-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "05/26/2023 16:22:06"

-- 
-- Device: Altera 10M25SAE144C8G Package EQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_TMS~	=>  Location: PIN_16,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TCK~	=>  Location: PIN_18,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDI~	=>  Location: PIN_19,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDO~	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_CONFIG_SEL~	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCONFIG~	=>  Location: PIN_129,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_nSTATUS~	=>  Location: PIN_136,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_CONF_DONE~	=>  Location: PIN_138,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Datapath IS
    PORT (
	clock : IN std_logic;
	reset : IN std_logic;
	Reg_sel : IN std_logic_vector(3 DOWNTO 0);
	CF_out : BUFFER std_logic;
	ZF_out : BUFFER std_logic;
	output_Reg : BUFFER std_logic_vector(7 DOWNTO 0)
	);
END Datapath;

-- Design Ports Information
-- CF_out	=>  Location: PIN_122,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ZF_out	=>  Location: PIN_61,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_Reg[0]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_Reg[1]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_Reg[2]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_Reg[3]	=>  Location: PIN_56,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_Reg[4]	=>  Location: PIN_57,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_Reg[5]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_Reg[6]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_Reg[7]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Reg_sel[2]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Reg_sel[1]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Reg_sel[0]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Reg_sel[3]	=>  Location: PIN_123,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Datapath IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_Reg_sel : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_CF_out : std_logic;
SIGNAL ww_ZF_out : std_logic;
SIGNAL ww_output_Reg : std_logic_vector(7 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \clock~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \CF_out~output_o\ : std_logic;
SIGNAL \ZF_out~output_o\ : std_logic;
SIGNAL \output_Reg[0]~output_o\ : std_logic;
SIGNAL \output_Reg[1]~output_o\ : std_logic;
SIGNAL \output_Reg[2]~output_o\ : std_logic;
SIGNAL \output_Reg[3]~output_o\ : std_logic;
SIGNAL \output_Reg[4]~output_o\ : std_logic;
SIGNAL \output_Reg[5]~output_o\ : std_logic;
SIGNAL \output_Reg[6]~output_o\ : std_logic;
SIGNAL \output_Reg[7]~output_o\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputclkctrl_outclk\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \ID_RR_pipeline|PC|Output[5]~feeder_combout\ : std_logic;
SIGNAL \MyROM|Mux14~0_combout\ : std_logic;
SIGNAL \MyROM|Mux0~1_combout\ : std_logic;
SIGNAL \MyROM|Mux11~0_combout\ : std_logic;
SIGNAL \MyROM|Mux11~1_combout\ : std_logic;
SIGNAL \MyROM|Mux14~1_combout\ : std_logic;
SIGNAL \instruc_decode|counter_in[0]~0_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~7_combout\ : std_logic;
SIGNAL \MyROM|Mux15~0_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~6_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~14_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~15_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~13_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~16_combout\ : std_logic;
SIGNAL \instruc_decode|Equal0~0_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~17_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~29_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~18_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~11_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~12_combout\ : std_logic;
SIGNAL \ALU3_EX|Outp[1]~1\ : std_logic;
SIGNAL \ALU3_EX|Outp[2]~3\ : std_logic;
SIGNAL \ALU3_EX|Outp[3]~4_combout\ : std_logic;
SIGNAL \PCp2_EX[1]~1\ : std_logic;
SIGNAL \PCp2_EX[2]~3\ : std_logic;
SIGNAL \PCp2_EX[3]~4_combout\ : std_logic;
SIGNAL \instruc_decode|var_D3_MUX~8_combout\ : std_logic;
SIGNAL \instruc_decode|Equal1~0_combout\ : std_logic;
SIGNAL \instruc_decode|ALU_sel[0]~5_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|ALU_sel|Output[0]~feeder_combout\ : std_logic;
SIGNAL \ALU1_EX|Equal0~0_combout\ : std_logic;
SIGNAL \instruc_decode|CPL~0_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|CPL|Output~q\ : std_logic;
SIGNAL \RR_EX_pipeline|CPL|Output~q\ : std_logic;
SIGNAL \MyROM|Add0~1\ : std_logic;
SIGNAL \MyROM|Add0~3_cout\ : std_logic;
SIGNAL \MyROM|Add0~5\ : std_logic;
SIGNAL \MyROM|Add0~6_combout\ : std_logic;
SIGNAL \MyROM|Add0~7\ : std_logic;
SIGNAL \MyROM|Add0~9\ : std_logic;
SIGNAL \MyROM|Add0~11\ : std_logic;
SIGNAL \MyROM|Add0~12_combout\ : std_logic;
SIGNAL \MyROM|Add0~8_combout\ : std_logic;
SIGNAL \MyROM|Add0~10_combout\ : std_logic;
SIGNAL \MyROM|Mux8~0_combout\ : std_logic;
SIGNAL \MyROM|Add0~4_combout\ : std_logic;
SIGNAL \MyROM|Add0~0_combout\ : std_logic;
SIGNAL \MyROM|Mux8~1_combout\ : std_logic;
SIGNAL \MyROM|Mux11~2_combout\ : std_logic;
SIGNAL \MyROM|Mux11~3_combout\ : std_logic;
SIGNAL \MyROM|Mux10~0_combout\ : std_logic;
SIGNAL \MyROM|Mux9~0_combout\ : std_logic;
SIGNAL \instruc_decode|Equal0~2_combout\ : std_logic;
SIGNAL \instruc_decode|Equal0~3_combout\ : std_logic;
SIGNAL \MyROM|Mux6~2_combout\ : std_logic;
SIGNAL \MyROM|Mux6~3_combout\ : std_logic;
SIGNAL \MyROM|Mux5~2_combout\ : std_logic;
SIGNAL \MyROM|Mux5~3_combout\ : std_logic;
SIGNAL \MyROM|Mux7~0_combout\ : std_logic;
SIGNAL \MyROM|Mux4~2_combout\ : std_logic;
SIGNAL \MyROM|Mux4~3_combout\ : std_logic;
SIGNAL \instruc_decode|Equal0~1_combout\ : std_logic;
SIGNAL \instruc_decode|Equal0~4_combout\ : std_logic;
SIGNAL \instruc_decode|var_ALUB_MUX~0_combout\ : std_logic;
SIGNAL \instruc_decode|ALUB_MUX~0_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|ALUB_MUX|Output~q\ : std_logic;
SIGNAL \RR_EX_pipeline|ALUB_MUX|Output~q\ : std_logic;
SIGNAL \ID_RR_pipeline|RD|Output[2]~0_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|RD|Output[2]~1_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|RD|Output[2]~2_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|RD|Output[2]~3_combout\ : std_logic;
SIGNAL \instruc_decode|RD[1]~0_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~27_combout\ : std_logic;
SIGNAL \instruc_decode|counter_in[1]~1_combout\ : std_logic;
SIGNAL \instruc_decode|RD[1]~1_combout\ : std_logic;
SIGNAL \instruc_decode|Equal1~1_combout\ : std_logic;
SIGNAL \instruc_decode|Decode~0_combout\ : std_logic;
SIGNAL \instruc_decode|RS2[1]~1_combout\ : std_logic;
SIGNAL \instruc_decode|RS2[0]~0_combout\ : std_logic;
SIGNAL \MovingFWD|MuxB[0]~1_combout\ : std_logic;
SIGNAL \instruc_decode|RS2[2]~2_combout\ : std_logic;
SIGNAL \instruc_decode|CZ[1]~0_combout\ : std_logic;
SIGNAL \instruc_decode|counter_in~2_combout\ : std_logic;
SIGNAL \instruc_decode|var_RF_wr~2_combout\ : std_logic;
SIGNAL \instruc_decode|var_RF_wr~3_combout\ : std_logic;
SIGNAL \instruc_decode|var_RF_wr~0_combout\ : std_logic;
SIGNAL \instruc_decode|var_RF_wr~1_combout\ : std_logic;
SIGNAL \instruc_decode|var_RF_wr~4_combout\ : std_logic;
SIGNAL \instruc_decode|RF_wr~0_combout\ : std_logic;
SIGNAL \instruc_decode|var_RS1~4_combout\ : std_logic;
SIGNAL \instruc_decode|RF_wr~1_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|RF_wr|Output~q\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_wr|Output~q\ : std_logic;
SIGNAL \instruc_decode|Z_modified~0_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|Z_modified|Output~q\ : std_logic;
SIGNAL \RR_EX_pipeline|Z_modified|Output~q\ : std_logic;
SIGNAL \ZF_WR~0_combout\ : std_logic;
SIGNAL \ZF_WR~1_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|OP|Output[2]~feeder_combout\ : std_logic;
SIGNAL \instruc_decode|OP[1]~2_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|OP|Output[1]~feeder_combout\ : std_logic;
SIGNAL \BEX|process_0~5_combout\ : std_logic;
SIGNAL \PC|Output[15]~feeder_combout\ : std_logic;
SIGNAL \instruc_decode|RS1[1]~2_combout\ : std_logic;
SIGNAL \instruc_decode|var_RS1~3_combout\ : std_logic;
SIGNAL \instruc_decode|Imm[2]~0_combout\ : std_logic;
SIGNAL \instruc_decode|var_RS1~2_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|RS1|Output[1]~0_combout\ : std_logic;
SIGNAL \instruc_decode|RS1[1]~3_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|PC|Output[15]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[0][15]~q\ : std_logic;
SIGNAL \instruc_decode|RS1[0]~0_combout\ : std_logic;
SIGNAL \instruc_decode|RS1[0]~1_combout\ : std_logic;
SIGNAL \RF|Data[1][15]~11_combout\ : std_logic;
SIGNAL \instruc_decode|RD[2]~4_combout\ : std_logic;
SIGNAL \instruc_decode|RD[2]~5_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RD|Output[2]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_pipeline|CN|Output~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_pipeline|CN|Output~q\ : std_logic;
SIGNAL \RF|Decoder0~6_combout\ : std_logic;
SIGNAL \RF|Decoder0~7_combout\ : std_logic;
SIGNAL \RF|Data[1][15]~q\ : std_logic;
SIGNAL \RF|Mux16~2_combout\ : std_logic;
SIGNAL \RF|Decoder0~8_combout\ : std_logic;
SIGNAL \RF|Data[3][15]~q\ : std_logic;
SIGNAL \RF|Data[2][15]~12_combout\ : std_logic;
SIGNAL \RF|Decoder0~4_combout\ : std_logic;
SIGNAL \RF|Decoder0~5_combout\ : std_logic;
SIGNAL \RF|Data[2][15]~q\ : std_logic;
SIGNAL \RF|Mux16~3_combout\ : std_logic;
SIGNAL \instruc_decode|RS1[2]~4_combout\ : std_logic;
SIGNAL \instruc_decode|RS1[2]~5_combout\ : std_logic;
SIGNAL \RF|Decoder0~9_combout\ : std_logic;
SIGNAL \RF|Decoder0~13_combout\ : std_logic;
SIGNAL \RF|Data[5][15]~q\ : std_logic;
SIGNAL \RF|Decoder0~12_combout\ : std_logic;
SIGNAL \RF|Data[7][15]~q\ : std_logic;
SIGNAL \RF|Decoder0~11_combout\ : std_logic;
SIGNAL \RF|Data[4][15]~q\ : std_logic;
SIGNAL \RF|Decoder0~10_combout\ : std_logic;
SIGNAL \RF|Data[6][15]~q\ : std_logic;
SIGNAL \RF|Mux16~0_combout\ : std_logic;
SIGNAL \RF|Mux16~1_combout\ : std_logic;
SIGNAL \RF|Mux16~4_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D2|Output[14]~1_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D2|Output[4]~17_combout\ : std_logic;
SIGNAL \PC|Output[14]~feeder_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|PC|Output[13]~feeder_combout\ : std_logic;
SIGNAL \Jal|H_Jal~2_combout\ : std_logic;
SIGNAL \instruc_decode|Imm[9]~14_combout\ : std_logic;
SIGNAL \MovingFWD|forwarding~12_combout\ : std_logic;
SIGNAL \MovingFWD|forwarding~13_combout\ : std_logic;
SIGNAL \MovingFWD|forwarding~10_combout\ : std_logic;
SIGNAL \MovingFWD|forwarding~11_combout\ : std_logic;
SIGNAL \MovingFWD|forwarding~6_combout\ : std_logic;
SIGNAL \MovingFWD|forwarding~15_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D1|Output[7]~0_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D1|Output[7]~2_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D1|Output[7]~3_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D1|Output[7]~1_combout\ : std_logic;
SIGNAL \RF|Data[1][7]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[1][7]~q\ : std_logic;
SIGNAL \EX_MEM_pipeline|PC|Output[7]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_pipeline|PC|Output[7]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[0][7]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[0][7]~q\ : std_logic;
SIGNAL \RF|Mux24~2_combout\ : std_logic;
SIGNAL \RF|Data[2][7]~q\ : std_logic;
SIGNAL \RF|Data[3][7]~q\ : std_logic;
SIGNAL \RF|Mux24~3_combout\ : std_logic;
SIGNAL \RF|Data[6][7]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[6][7]~q\ : std_logic;
SIGNAL \RF|Data[4][7]~q\ : std_logic;
SIGNAL \RF|Mux24~0_combout\ : std_logic;
SIGNAL \RF|Data[7][7]~q\ : std_logic;
SIGNAL \RF|Data[5][7]~q\ : std_logic;
SIGNAL \RF|Mux24~1_combout\ : std_logic;
SIGNAL \RF|Mux24~4_combout\ : std_logic;
SIGNAL \MuxA1|Mux8~0_combout\ : std_logic;
SIGNAL \PCp2_EX[5]~9\ : std_logic;
SIGNAL \PCp2_EX[6]~11\ : std_logic;
SIGNAL \PCp2_EX[7]~12_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~22_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~21_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~23_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~24_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~25_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~26_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~30_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~8_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~19_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~20_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~28_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~9_combout\ : std_logic;
SIGNAL \instruc_decode|var_Imm~10_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|Imm|Output[2]~2_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|Imm|Output[2]~0_combout\ : std_logic;
SIGNAL \instruc_decode|Imm[2]~4_combout\ : std_logic;
SIGNAL \instruc_decode|Imm[3]~9_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|Imm|Output[2]~1_combout\ : std_logic;
SIGNAL \instruc_decode|Imm[2]~6_combout\ : std_logic;
SIGNAL \instruc_decode|Imm[3]~10_combout\ : std_logic;
SIGNAL \instruc_decode|Imm[3]~11_combout\ : std_logic;
SIGNAL \ALU3_EX|Outp[3]~5\ : std_logic;
SIGNAL \ALU3_EX|Outp[4]~7\ : std_logic;
SIGNAL \ALU3_EX|Outp[5]~9\ : std_logic;
SIGNAL \ALU3_EX|Outp[6]~11\ : std_logic;
SIGNAL \ALU3_EX|Outp[7]~12_combout\ : std_logic;
SIGNAL \instruc_decode|Imm[8]~2_combout\ : std_logic;
SIGNAL \instruc_decode|Imm[7]~12_combout\ : std_logic;
SIGNAL \instruc_decode|Imm[7]~13_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D2|Output[7]~14_combout\ : std_logic;
SIGNAL \MuxB1|Mux8~0_combout\ : std_logic;
SIGNAL \MuxB1|Mux8~1_combout\ : std_logic;
SIGNAL \MuxB1|Mux8~3_combout\ : std_logic;
SIGNAL \MuxB1|Mux8~4_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D2|Output[4]~16_combout\ : std_logic;
SIGNAL \MuxB1|Mux8~2_combout\ : std_logic;
SIGNAL \MuxB1|Mux8~5_combout\ : std_logic;
SIGNAL \MovingFWD|forwarding~8_combout\ : std_logic;
SIGNAL \MovingFWD|forwarding~9_combout\ : std_logic;
SIGNAL \MovingFWD|forwarding~4_combout\ : std_logic;
SIGNAL \MovingFWD|forwarding~14_combout\ : std_logic;
SIGNAL \MovingFWD|MuxB[1]~4_combout\ : std_logic;
SIGNAL \MUX_ALUB|F[7]~10_combout\ : std_logic;
SIGNAL \instruc_decode|var_Mem_wr~0_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|ALUA_MUX|Output~q\ : std_logic;
SIGNAL \RR_EX_pipeline|ALUA_MUX|Output~q\ : std_logic;
SIGNAL \MUX_ALUA|F[7]~8_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D2|Output[6]~7_combout\ : std_logic;
SIGNAL \RF|Data[0][6]~q\ : std_logic;
SIGNAL \RF|Data[1][6]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[1][6]~q\ : std_logic;
SIGNAL \MuxB1|Mux9~0_combout\ : std_logic;
SIGNAL \RF|Data[3][6]~q\ : std_logic;
SIGNAL \RF|Data[2][6]~q\ : std_logic;
SIGNAL \MuxB1|Mux9~1_combout\ : std_logic;
SIGNAL \MuxB1|Mux9~2_combout\ : std_logic;
SIGNAL \RF|Data[7][6]~q\ : std_logic;
SIGNAL \RF|Data[5][6]~q\ : std_logic;
SIGNAL \RF|Data[4][6]~q\ : std_logic;
SIGNAL \RF|Data[6][6]~q\ : std_logic;
SIGNAL \MuxB1|Mux9~3_combout\ : std_logic;
SIGNAL \MuxB1|Mux9~4_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[1]~4_combout\ : std_logic;
SIGNAL \RF|Mux25~0_combout\ : std_logic;
SIGNAL \RF|Mux25~1_combout\ : std_logic;
SIGNAL \RF|Mux25~2_combout\ : std_logic;
SIGNAL \RF|Mux25~3_combout\ : std_logic;
SIGNAL \RF|Mux25~4_combout\ : std_logic;
SIGNAL \MuxA1|Mux9~0_combout\ : std_logic;
SIGNAL \MuxA1|Mux9~1_combout\ : std_logic;
SIGNAL \MuxA1|Mux9~2_combout\ : std_logic;
SIGNAL \MUX_ALUA|F[6]~9_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[6]~4_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D2|Output[4]~8_combout\ : std_logic;
SIGNAL \MEM_WB_pipeline|PC|Output[4]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[0][4]~q\ : std_logic;
SIGNAL \RF|Data[1][4]~q\ : std_logic;
SIGNAL \MuxB1|Mux11~0_combout\ : std_logic;
SIGNAL \RF|Data[2][4]~q\ : std_logic;
SIGNAL \RF|Data[3][4]~q\ : std_logic;
SIGNAL \MuxB1|Mux11~1_combout\ : std_logic;
SIGNAL \RF|Data[6][4]~q\ : std_logic;
SIGNAL \RF|Data[4][4]~q\ : std_logic;
SIGNAL \MuxB1|Mux11~3_combout\ : std_logic;
SIGNAL \RF|Data[5][4]~q\ : std_logic;
SIGNAL \RF|Data[7][4]~q\ : std_logic;
SIGNAL \MuxB1|Mux11~4_combout\ : std_logic;
SIGNAL \MuxB1|Mux11~2_combout\ : std_logic;
SIGNAL \MuxB1|Mux11~5_combout\ : std_logic;
SIGNAL \RF|Mux27~0_combout\ : std_logic;
SIGNAL \RF|Mux27~1_combout\ : std_logic;
SIGNAL \RF|Mux27~2_combout\ : std_logic;
SIGNAL \RF|Mux27~3_combout\ : std_logic;
SIGNAL \RF|Mux27~4_combout\ : std_logic;
SIGNAL \MuxA1|Mux11~0_combout\ : std_logic;
SIGNAL \MuxA1|Mux11~1_combout\ : std_logic;
SIGNAL \MuxA1|Mux11~2_combout\ : std_logic;
SIGNAL \MUX_ALUA|F[4]~11_combout\ : std_logic;
SIGNAL \MUX_ALUB|F[4]~3_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~8_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D2|Output[5]~13_combout\ : std_logic;
SIGNAL \RF|Data[5][5]~q\ : std_logic;
SIGNAL \RF|Data[7][5]~q\ : std_logic;
SIGNAL \RF|Data[4][5]~q\ : std_logic;
SIGNAL \RF|Data[6][5]~q\ : std_logic;
SIGNAL \MuxB1|Mux10~3_combout\ : std_logic;
SIGNAL \MuxB1|Mux10~4_combout\ : std_logic;
SIGNAL \RF|Data[2][5]~q\ : std_logic;
SIGNAL \RF|Data[3][5]~q\ : std_logic;
SIGNAL \MEM_WB_pipeline|PC|Output[5]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[0][5]~q\ : std_logic;
SIGNAL \RF|Data[1][5]~q\ : std_logic;
SIGNAL \MuxB1|Mux10~0_combout\ : std_logic;
SIGNAL \MuxB1|Mux10~1_combout\ : std_logic;
SIGNAL \MuxB1|Mux10~2_combout\ : std_logic;
SIGNAL \MuxB1|Mux10~5_combout\ : std_logic;
SIGNAL \RF|Mux26~0_combout\ : std_logic;
SIGNAL \RF|Mux26~1_combout\ : std_logic;
SIGNAL \RF|Mux26~2_combout\ : std_logic;
SIGNAL \RF|Mux26~3_combout\ : std_logic;
SIGNAL \RF|Mux26~4_combout\ : std_logic;
SIGNAL \MuxA1|Mux10~0_combout\ : std_logic;
SIGNAL \MuxA1|Mux10~1_combout\ : std_logic;
SIGNAL \MuxA1|Mux10~2_combout\ : std_logic;
SIGNAL \MUX_ALUA|F[5]~10_combout\ : std_logic;
SIGNAL \MUX_ALUB|F[5]~8_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D2|Output[3]~12_combout\ : std_logic;
SIGNAL \MuxB1|Mux12~2_combout\ : std_logic;
SIGNAL \RF|Data[4][3]~q\ : std_logic;
SIGNAL \RF|Data[6][3]~q\ : std_logic;
SIGNAL \MuxB1|Mux12~3_combout\ : std_logic;
SIGNAL \RF|Data[5][3]~q\ : std_logic;
SIGNAL \RF|Data[7][3]~q\ : std_logic;
SIGNAL \MuxB1|Mux12~4_combout\ : std_logic;
SIGNAL \RF|Data[2][3]~q\ : std_logic;
SIGNAL \RF|Data[3][3]~q\ : std_logic;
SIGNAL \RF|Data[1][3]~q\ : std_logic;
SIGNAL \RF|Data[0][3]~q\ : std_logic;
SIGNAL \MuxB1|Mux12~0_combout\ : std_logic;
SIGNAL \MuxB1|Mux12~1_combout\ : std_logic;
SIGNAL \MuxB1|Mux12~5_combout\ : std_logic;
SIGNAL \MUX_ALUB|F[3]~7_combout\ : std_logic;
SIGNAL \RF|Mux28~0_combout\ : std_logic;
SIGNAL \RF|Mux28~1_combout\ : std_logic;
SIGNAL \RF|Mux28~2_combout\ : std_logic;
SIGNAL \RF|Mux28~3_combout\ : std_logic;
SIGNAL \RF|Mux28~4_combout\ : std_logic;
SIGNAL \MuxA1|Mux12~0_combout\ : std_logic;
SIGNAL \MuxA1|Mux12~1_combout\ : std_logic;
SIGNAL \MuxA1|Mux12~2_combout\ : std_logic;
SIGNAL \MUX_ALUA|F[3]~12_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~9_combout\ : std_logic;
SIGNAL \RF|Data[3][2]~q\ : std_logic;
SIGNAL \RF|Data[2][2]~q\ : std_logic;
SIGNAL \MEM_WB_pipeline|PC|Output[2]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[0][2]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[0][2]~q\ : std_logic;
SIGNAL \RF|Data[1][2]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[1][2]~q\ : std_logic;
SIGNAL \RF|Mux29~2_combout\ : std_logic;
SIGNAL \RF|Mux29~3_combout\ : std_logic;
SIGNAL \RF|Data[5][2]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[5][2]~q\ : std_logic;
SIGNAL \RF|Data[7][2]~q\ : std_logic;
SIGNAL \RF|Data[6][2]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[6][2]~q\ : std_logic;
SIGNAL \RF|Data[4][2]~q\ : std_logic;
SIGNAL \RF|Mux29~0_combout\ : std_logic;
SIGNAL \RF|Mux29~1_combout\ : std_logic;
SIGNAL \RF|Mux29~4_combout\ : std_logic;
SIGNAL \MuxA1|Mux13~0_combout\ : std_logic;
SIGNAL \MuxA1|Mux13~1_combout\ : std_logic;
SIGNAL \MuxA1|Mux13~2_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D2|Output[2]~9_combout\ : std_logic;
SIGNAL \MuxB1|Mux13~3_combout\ : std_logic;
SIGNAL \MuxB1|Mux13~4_combout\ : std_logic;
SIGNAL \MuxB1|Mux13~0_combout\ : std_logic;
SIGNAL \MuxB1|Mux13~1_combout\ : std_logic;
SIGNAL \MuxB1|Mux13~2_combout\ : std_logic;
SIGNAL \MuxB1|Mux13~5_combout\ : std_logic;
SIGNAL \MUX_ALUA|F[2]~13_combout\ : std_logic;
SIGNAL \MUX_ALUB|F[2]~6_combout\ : std_logic;
SIGNAL \RF|Data[5][1]~q\ : std_logic;
SIGNAL \RF|Data[7][1]~q\ : std_logic;
SIGNAL \RF|Data[6][1]~q\ : std_logic;
SIGNAL \RF|Data[4][1]~q\ : std_logic;
SIGNAL \RF|Mux30~0_combout\ : std_logic;
SIGNAL \RF|Mux30~1_combout\ : std_logic;
SIGNAL \RF|Data[3][1]~q\ : std_logic;
SIGNAL \RF|Data[1][1]~q\ : std_logic;
SIGNAL \EX_MEM_pipeline|PC|Output[1]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_pipeline|PC|Output[1]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[0][1]~q\ : std_logic;
SIGNAL \RF|Mux30~2_combout\ : std_logic;
SIGNAL \RF|Data[2][1]~q\ : std_logic;
SIGNAL \RF|Mux30~3_combout\ : std_logic;
SIGNAL \RF|Mux30~4_combout\ : std_logic;
SIGNAL \MuxA1|Mux14~0_combout\ : std_logic;
SIGNAL \MuxA1|Mux14~1_combout\ : std_logic;
SIGNAL \MuxA1|Mux14~2_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D2|Output[1]~11_combout\ : std_logic;
SIGNAL \MuxB1|Mux14~3_combout\ : std_logic;
SIGNAL \MuxB1|Mux14~4_combout\ : std_logic;
SIGNAL \MuxB1|Mux14~0_combout\ : std_logic;
SIGNAL \MuxB1|Mux14~1_combout\ : std_logic;
SIGNAL \MuxB1|Mux14~2_combout\ : std_logic;
SIGNAL \MuxB1|Mux14~5_combout\ : std_logic;
SIGNAL \MUX_ALUA|F[1]~14_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|PC|Output[0]~feeder_combout\ : std_logic;
SIGNAL \instruc_decode|Equal0~5_combout\ : std_logic;
SIGNAL \instruc_decode|var_Carry_sel~0_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|Carry_sel|Output~q\ : std_logic;
SIGNAL \RR_EX_pipeline|Carry_sel|Output~q\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[0]~3_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[0]~2_combout\ : std_logic;
SIGNAL \EX_MUX|Mux15~0_combout\ : std_logic;
SIGNAL \EX_MUX|Mux15~1_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|ALU1_C|Output[0]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|ALU1_C|Output[6]~feeder_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~21_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|RF_D1|Output[0]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[2][8]~q\ : std_logic;
SIGNAL \RF|Data[3][8]~q\ : std_logic;
SIGNAL \RF|Data[0][8]~0_combout\ : std_logic;
SIGNAL \RF|Data[0][8]~q\ : std_logic;
SIGNAL \RF|Data[1][8]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[1][8]~q\ : std_logic;
SIGNAL \RF|Mux23~2_combout\ : std_logic;
SIGNAL \RF|Mux23~3_combout\ : std_logic;
SIGNAL \RF|Data[6][8]~q\ : std_logic;
SIGNAL \RF|Data[4][8]~q\ : std_logic;
SIGNAL \RF|Mux23~0_combout\ : std_logic;
SIGNAL \RF|Data[7][8]~q\ : std_logic;
SIGNAL \RF|Data[5][8]~q\ : std_logic;
SIGNAL \RF|Mux23~1_combout\ : std_logic;
SIGNAL \RF|Mux23~4_combout\ : std_logic;
SIGNAL \MuxA1|Mux7~0_combout\ : std_logic;
SIGNAL \MuxA1|Mux7~1_combout\ : std_logic;
SIGNAL \MuxA1|Mux7~2_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~53_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~54_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~10_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[2][6]~11_combout\ : std_logic;
SIGNAL \instruc_decode|var_Mem_wr~1_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|Mem_wr|Output~q\ : std_logic;
SIGNAL \RR_EX_pipeline|Mem_wr|Output~feeder_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|Mem_wr|Output~q\ : std_logic;
SIGNAL \EX_MEM_pipeline|Mem_wr|Output~feeder_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|Mem_wr|Output~q\ : std_logic;
SIGNAL \Ram_wr~combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~12_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[98][0]~13_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[98][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~129_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~227_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~940_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[99][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~111_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~80_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~219_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[48][0]~156_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~90_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~220_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[41][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~128_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~225_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~226_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[57][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~113_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~127_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~221_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~8_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~222_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[49][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~223_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~209_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~224_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[33][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~52_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~53_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~79_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~126_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~217_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~9_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~218_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[61][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~211_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~212_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[45][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~107_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~215_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~101_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~216_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[37][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~125_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~213_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~214_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[53][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~50_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~51_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~54_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~208_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~210_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[97][0]~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[0]~18_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~120_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~198_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~199_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[63][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~119_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~196_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~197_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[39][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~118_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~194_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~195_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[55][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~45_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~117_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~192_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~193_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[47][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~46_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~124_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~206_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~207_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[59][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~121_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~200_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~201_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[43][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~123_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~204_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~205_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[35][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~122_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~202_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~203_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[51][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~47_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~48_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~49_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[0]~19_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~29_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~30_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~61_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~130_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~51_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~19_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~52_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[16][0]~52_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[16][0]~53_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[80][0]~54_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[80][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~146_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~172_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[32][4]~173_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[32][4]~174_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[96][0]~938_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[96][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~69_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~131_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~55_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[8][0]~56_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[88][0]~57_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[88][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~132_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~58_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[72][0]~59_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[72][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~10_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~22_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~65_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~136_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~69_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[4][5]~67_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[68][0]~70_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[68][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~135_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~66_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[84][0]~68_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[84][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~11_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~57_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~134_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~63_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[12][0]~64_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[76][0]~65_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[76][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~137_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~71_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[92][0]~72_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[92][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~12_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[0]~34_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[0]~35_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~102_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~147_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~148_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[85][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~105_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~153_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~154_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[93][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~103_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~149_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~150_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[89][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~104_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~151_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~152_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[81][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~33_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~34_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~123_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~124_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[69][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~129_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~130_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[77][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~127_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~128_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[65][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~125_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~126_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[73][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~26_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~27_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~55_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~101_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~137_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~15_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~138_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[29][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~63_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~98_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~131_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~132_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[21][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~59_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~99_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~133_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~134_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[25][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~67_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~100_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~135_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~136_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[17][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~28_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~29_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~139_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~140_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[5][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~145_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~146_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[13][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~73_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~143_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~144_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~141_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~142_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[9][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~30_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~31_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~32_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~35_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~97_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~121_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~122_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[95][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~94_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~115_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~116_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[91][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~96_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~119_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~120_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[27][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~95_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~117_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~118_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[31][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~23_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~24_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~82_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~89_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~91_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[75][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~85_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~96_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~97_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[79][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~84_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~94_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~95_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[11][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~83_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~92_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~93_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[15][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~16_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~17_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~86_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~98_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~99_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[83][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~87_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~100_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~102_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[23][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~88_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~103_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~104_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[19][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~18_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~89_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~105_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~106_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[87][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~19_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~93_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~113_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~114_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[71][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~90_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~107_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~108_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[67][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~91_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~109_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~110_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[7][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~92_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~144_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~111_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~112_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[3][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~20_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~21_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~22_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~25_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~36_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~139_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~75_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[8][0]~76_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[8][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~138_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~73_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[24][0]~74_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[24][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~13_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~150_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~181_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[32][0]~939_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[32][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~140_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~77_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[16][0]~78_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[16][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~142_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~81_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[12][0]~82_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[12][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~143_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~83_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[20][0]~84_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[20][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~85_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[4][0]~86_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[4][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~14_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~145_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~87_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[28][0]~88_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[28][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~15_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[0]~31_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[0]~32_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[0]~33_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~75_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~43_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[14][0]~16_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[30][0]~44_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[30][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~78_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~49_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[94][0]~50_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[94][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~77_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~47_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[10][0]~20_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[26][0]~48_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[26][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~76_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~45_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[90][0]~46_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[90][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~7_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~8_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~70_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~33_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[6][6]~27_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[86][0]~34_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[86][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~64_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~26_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[22][0]~28_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[22][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~68_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~31_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[18][0]~32_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[18][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~66_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~29_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[82][0]~30_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[82][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~2_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~3_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~71_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~35_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[6][0]~36_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[6][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~74_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~41_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[70][0]~42_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[70][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~72_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~37_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[66][0]~38_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[66][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~39_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[2][0]~40_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[2][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~4_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~5_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~6_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~56_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~14_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[14][0]~17_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[14][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~60_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~22_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[10][0]~23_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[10][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~58_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~18_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[74][0]~21_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[74][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~0_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~62_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~24_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[78][0]~25_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[78][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~1_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~9_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[0]~36_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~149_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~179_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[48][0]~180_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[48][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~154_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~188_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[60][0]~189_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[60][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~152_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~184_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[52][0]~185_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[52][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~153_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~186_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[36][0]~187_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[36][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~43_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~151_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~182_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[44][0]~183_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[44][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~44_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[0]~23_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~133_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~60_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[64][0]~61_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[64][0]~937_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[64][0]~62_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[64][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~148_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~177_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[40][0]~178_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[40][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~147_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~175_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[56][0]~176_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[56][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~42_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[0]~24_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~81_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~141_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~79_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[0][0]~80_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[0][0]~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~26_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~155_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~190_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[100][0]~191_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[100][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~116_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~170_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[58][0]~171_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[58][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~112_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~164_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[42][0]~165_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[42][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~115_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~168_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[34][0]~169_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[34][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~114_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~166_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[50][0]~167_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[50][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~39_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~40_combout\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~106_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~155_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[46][0]~157_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[46][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~110_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~162_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[62][0]~163_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[62][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~108_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~158_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[54][0]~159_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[54][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Decoder0~109_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~160_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[38][0]~161_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[38][0]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux15~37_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~38_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux15~41_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~25_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[0]~27_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[0]~28_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[0]~37_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[0]~38_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[0]~39_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|PC|Output[0]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[0][0]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[0][0]~q\ : std_logic;
SIGNAL \RF|Data[1][0]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[1][0]~q\ : std_logic;
SIGNAL \RF|Mux31~2_combout\ : std_logic;
SIGNAL \RF|Data[3][0]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[3][0]~q\ : std_logic;
SIGNAL \RF|Data[2][0]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[2][0]~q\ : std_logic;
SIGNAL \RF|Mux31~3_combout\ : std_logic;
SIGNAL \RF|Data[6][0]~q\ : std_logic;
SIGNAL \RF|Data[4][0]~q\ : std_logic;
SIGNAL \RF|Mux31~0_combout\ : std_logic;
SIGNAL \RF|Data[7][0]~q\ : std_logic;
SIGNAL \RF|Data[5][0]~q\ : std_logic;
SIGNAL \RF|Mux31~1_combout\ : std_logic;
SIGNAL \RF|Mux31~4_combout\ : std_logic;
SIGNAL \MuxA1|Mux15~0_combout\ : std_logic;
SIGNAL \MuxA1|Mux15~1_combout\ : std_logic;
SIGNAL \MuxA1|Mux15~2_combout\ : std_logic;
SIGNAL \MUX_ALUA|F[0]~15_combout\ : std_logic;
SIGNAL \MUX_ALUB|F[1]~5_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~10_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~11_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~12_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~13_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[6]~2_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~24_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~25_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~26_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~27_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~28_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~23_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~46_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~11_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~8_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~42_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~6_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~40_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~7_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~43_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[6]~3_combout\ : std_logic;
SIGNAL \ALU3_EX|Outp[6]~10_combout\ : std_logic;
SIGNAL \EX_MUX|Mux9~0_combout\ : std_logic;
SIGNAL \PCp2_EX[6]~10_combout\ : std_logic;
SIGNAL \EX_MUX|Mux9~1_combout\ : std_logic;
SIGNAL \MuxB1|Mux9~5_combout\ : std_logic;
SIGNAL \MUX_ALUB|F[6]~9_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~22_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~29_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~30_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~5_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[7]~1_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~14_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[7]~0_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[7]~2_combout\ : std_logic;
SIGNAL \EX_MUX|Mux8~0_combout\ : std_logic;
SIGNAL \EX_MUX|Mux8~1_combout\ : std_logic;
SIGNAL \MuxA1|Mux8~1_combout\ : std_logic;
SIGNAL \MuxA1|Mux8~2_combout\ : std_logic;
SIGNAL \MuxA1|Mux0~0_combout\ : std_logic;
SIGNAL \MuxA1|Mux0~1_combout\ : std_logic;
SIGNAL \MuxA1|Mux0~2_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~936_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[98][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~843_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[64][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~836_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[48][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~840_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[52][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~841_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[36][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~1_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~842_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[60][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~839_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[44][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~2_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~838_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[40][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~837_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[56][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~0_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[7]~196_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[7]~197_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~853_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[0][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~851_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[34][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~850_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[50][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~5_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~849_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[42][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~852_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[58][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~6_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~845_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[46][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~848_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[62][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~846_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[54][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~847_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[38][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~3_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~4_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~7_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~844_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[100][7]~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[7]~198_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[7]~199_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~879_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[32][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~872_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[16][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~874_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[8][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~873_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[24][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~18_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~875_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[12][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~876_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[20][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~877_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[4][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~19_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~878_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[28][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~20_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[7]~202_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[7]~203_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~935_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[96][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~931_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[76][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~933_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[68][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~932_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[84][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~53_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~934_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[92][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~54_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~930_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[80][7]~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[7]~205_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~929_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[72][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~928_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[88][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~52_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[7]~206_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~881_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[14][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~882_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[10][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~21_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~880_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[74][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~883_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[78][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~22_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~892_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[90][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~895_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[94][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~893_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[30][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~894_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[26][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~28_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~29_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~888_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[6][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~891_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[70][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~890_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[2][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~889_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[66][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~25_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~26_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~884_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[22][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~887_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[86][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~885_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[82][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~886_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[18][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~23_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~24_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~27_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~30_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~911_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[95][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~908_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[91][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~909_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[31][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~910_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[27][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~38_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~39_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~904_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[67][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~907_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[71][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~905_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[7][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~906_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~299_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[3][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~35_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~36_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~903_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[79][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~900_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[75][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~901_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[15][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~902_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[11][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~33_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~34_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~37_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~896_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[83][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~899_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[87][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~897_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[23][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~898_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[19][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~31_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~32_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~40_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~915_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[77][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~914_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[65][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~913_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[73][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~41_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~912_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[69][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~42_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~927_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[93][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~924_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[85][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~926_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[81][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~925_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[89][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~48_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~49_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~917_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[25][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~918_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[17][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~43_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~919_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[29][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~916_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[21][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~44_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~923_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[13][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~921_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[9][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~922_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~316_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~45_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~920_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[5][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~46_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~47_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~50_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~51_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[7]~204_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[7]~207_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~871_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[99][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~857_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[63][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~854_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[47][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~855_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[55][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~856_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[39][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~8_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~9_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~858_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[43][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~859_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[51][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~860_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[35][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~10_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~861_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[59][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~11_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~12_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~870_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[57][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~867_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[41][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~868_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[49][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~869_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[33][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~15_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~16_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~863_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[45][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~866_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[61][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~865_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[37][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~864_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[53][7]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux8~13_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~14_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux8~17_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~862_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[97][7]~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[7]~200_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[7]~201_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[7]~208_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[7]~209_combout\ : std_logic;
SIGNAL \PC|Output[7]~14_combout\ : std_logic;
SIGNAL \PC|Output[7]~feeder_combout\ : std_logic;
SIGNAL \Adder_RR|Outp[1]~1\ : std_logic;
SIGNAL \Adder_RR|Outp[2]~3\ : std_logic;
SIGNAL \Adder_RR|Outp[3]~5\ : std_logic;
SIGNAL \Adder_RR|Outp[4]~7\ : std_logic;
SIGNAL \Adder_RR|Outp[5]~9\ : std_logic;
SIGNAL \Adder_RR|Outp[6]~11\ : std_logic;
SIGNAL \Adder_RR|Outp[7]~12_combout\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[0]~1\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[1]~3\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[2]~5\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[3]~7\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[4]~9\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[5]~11\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[6]~13\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[7]~14_combout\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[6]~12_combout\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[5]~10_combout\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[4]~8_combout\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[3]~6_combout\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[2]~4_combout\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[1]~2_combout\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[0]~0_combout\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[0]~1\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[1]~3\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[2]~5\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[3]~7\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[4]~9\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[5]~11\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[6]~13\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[7]~14_combout\ : std_logic;
SIGNAL \Jal|H_Jal~4_combout\ : std_logic;
SIGNAL \Jal|H_Jal~3_combout\ : std_logic;
SIGNAL \BEX|H_BEX~0_combout\ : std_logic;
SIGNAL \BEX|process_0~2_combout\ : std_logic;
SIGNAL \COMPL|Outp[15]~4_combout\ : std_logic;
SIGNAL \MUX_ALUA|F[15]~0_combout\ : std_logic;
SIGNAL \MuxA1|Mux1~0_combout\ : std_logic;
SIGNAL \MuxA1|Mux1~1_combout\ : std_logic;
SIGNAL \MuxA1|Mux1~2_combout\ : std_logic;
SIGNAL \MUX_ALUA|F[14]~1_combout\ : std_logic;
SIGNAL \COMPL|Outp[14]~5_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D2|Output[13]~2_combout\ : std_logic;
SIGNAL \RF|Data[6][13]~q\ : std_logic;
SIGNAL \RF|Data[4][13]~q\ : std_logic;
SIGNAL \MuxB1|Mux2~3_combout\ : std_logic;
SIGNAL \RF|Data[5][13]~q\ : std_logic;
SIGNAL \RF|Data[7][13]~q\ : std_logic;
SIGNAL \MuxB1|Mux2~4_combout\ : std_logic;
SIGNAL \RF|Data[3][13]~q\ : std_logic;
SIGNAL \RF|Data[1][13]~9_combout\ : std_logic;
SIGNAL \RF|Data[1][13]~q\ : std_logic;
SIGNAL \MEM_WB_pipeline|PC|Output[13]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[0][13]~q\ : std_logic;
SIGNAL \MuxB1|Mux2~0_combout\ : std_logic;
SIGNAL \RF|Data[2][13]~8_combout\ : std_logic;
SIGNAL \RF|Data[2][13]~q\ : std_logic;
SIGNAL \MuxB1|Mux2~1_combout\ : std_logic;
SIGNAL \MuxB1|Mux2~2_combout\ : std_logic;
SIGNAL \MuxB1|Mux2~5_combout\ : std_logic;
SIGNAL \RF|Mux18~0_combout\ : std_logic;
SIGNAL \RF|Mux18~1_combout\ : std_logic;
SIGNAL \RF|Mux18~2_combout\ : std_logic;
SIGNAL \RF|Mux18~3_combout\ : std_logic;
SIGNAL \RF|Mux18~4_combout\ : std_logic;
SIGNAL \MuxA1|Mux2~0_combout\ : std_logic;
SIGNAL \MuxA1|Mux2~1_combout\ : std_logic;
SIGNAL \MuxA1|Mux2~2_combout\ : std_logic;
SIGNAL \MUX_ALUA|F[13]~2_combout\ : std_logic;
SIGNAL \COMPL|Outp[13]~3_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D2|Output[12]~3_combout\ : std_logic;
SIGNAL \RF|Data[3][12]~q\ : std_logic;
SIGNAL \RF|Data[2][12]~q\ : std_logic;
SIGNAL \RF|Data[1][12]~7_combout\ : std_logic;
SIGNAL \RF|Data[1][12]~q\ : std_logic;
SIGNAL \EX_MEM_pipeline|PC|Output[12]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[0][12]~q\ : std_logic;
SIGNAL \MuxB1|Mux3~0_combout\ : std_logic;
SIGNAL \MuxB1|Mux3~1_combout\ : std_logic;
SIGNAL \MuxB1|Mux3~2_combout\ : std_logic;
SIGNAL \RF|Data[4][12]~q\ : std_logic;
SIGNAL \RF|Data[6][12]~q\ : std_logic;
SIGNAL \MuxB1|Mux3~3_combout\ : std_logic;
SIGNAL \RF|Data[7][12]~q\ : std_logic;
SIGNAL \RF|Data[5][12]~q\ : std_logic;
SIGNAL \MuxB1|Mux3~4_combout\ : std_logic;
SIGNAL \MuxB1|Mux3~5_combout\ : std_logic;
SIGNAL \COMPL|Outp[12]~2_combout\ : std_logic;
SIGNAL \RF|Mux19~0_combout\ : std_logic;
SIGNAL \RF|Mux19~1_combout\ : std_logic;
SIGNAL \RF|Mux19~2_combout\ : std_logic;
SIGNAL \RF|Mux19~3_combout\ : std_logic;
SIGNAL \RF|Mux19~4_combout\ : std_logic;
SIGNAL \MuxA1|Mux3~0_combout\ : std_logic;
SIGNAL \MuxA1|Mux3~1_combout\ : std_logic;
SIGNAL \MuxA1|Mux3~2_combout\ : std_logic;
SIGNAL \MUX_ALUA|F[12]~3_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D2|Output[11]~4_combout\ : std_logic;
SIGNAL \RF|Data[5][11]~q\ : std_logic;
SIGNAL \RF|Data[7][11]~q\ : std_logic;
SIGNAL \RF|Data[4][11]~q\ : std_logic;
SIGNAL \RF|Data[6][11]~q\ : std_logic;
SIGNAL \MuxB1|Mux4~3_combout\ : std_logic;
SIGNAL \MuxB1|Mux4~4_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|PC|Output[11]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_pipeline|PC|Output[11]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[0][11]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[0][11]~q\ : std_logic;
SIGNAL \RF|Data[1][11]~5_combout\ : std_logic;
SIGNAL \RF|Data[1][11]~q\ : std_logic;
SIGNAL \MuxB1|Mux4~0_combout\ : std_logic;
SIGNAL \RF|Data[3][11]~q\ : std_logic;
SIGNAL \RF|Data[2][11]~6_combout\ : std_logic;
SIGNAL \RF|Data[2][11]~q\ : std_logic;
SIGNAL \MuxB1|Mux4~1_combout\ : std_logic;
SIGNAL \MuxB1|Mux4~2_combout\ : std_logic;
SIGNAL \MuxB1|Mux4~5_combout\ : std_logic;
SIGNAL \RF|Mux20~2_combout\ : std_logic;
SIGNAL \RF|Mux20~3_combout\ : std_logic;
SIGNAL \RF|Mux20~0_combout\ : std_logic;
SIGNAL \RF|Mux20~1_combout\ : std_logic;
SIGNAL \RF|Mux20~4_combout\ : std_logic;
SIGNAL \MuxA1|Mux4~0_combout\ : std_logic;
SIGNAL \MuxA1|Mux4~1_combout\ : std_logic;
SIGNAL \MuxA1|Mux4~2_combout\ : std_logic;
SIGNAL \MUX_ALUA|F[11]~4_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D2|Output[10]~5_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|PC|Output[10]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[0][10]~q\ : std_logic;
SIGNAL \RF|Data[1][10]~4_combout\ : std_logic;
SIGNAL \RF|Data[1][10]~q\ : std_logic;
SIGNAL \MuxB1|Mux5~0_combout\ : std_logic;
SIGNAL \RF|Data[3][10]~q\ : std_logic;
SIGNAL \RF|Data[2][10]~q\ : std_logic;
SIGNAL \MuxB1|Mux5~1_combout\ : std_logic;
SIGNAL \MuxB1|Mux5~2_combout\ : std_logic;
SIGNAL \RF|Data[6][10]~q\ : std_logic;
SIGNAL \RF|Data[4][10]~q\ : std_logic;
SIGNAL \MuxB1|Mux5~3_combout\ : std_logic;
SIGNAL \RF|Data[5][10]~q\ : std_logic;
SIGNAL \RF|Data[7][10]~q\ : std_logic;
SIGNAL \MuxB1|Mux5~4_combout\ : std_logic;
SIGNAL \MuxB1|Mux5~5_combout\ : std_logic;
SIGNAL \COMPL|Outp[10]~0_combout\ : std_logic;
SIGNAL \RF|Mux21~2_combout\ : std_logic;
SIGNAL \RF|Mux21~3_combout\ : std_logic;
SIGNAL \RF|Mux21~0_combout\ : std_logic;
SIGNAL \RF|Mux21~1_combout\ : std_logic;
SIGNAL \RF|Mux21~4_combout\ : std_logic;
SIGNAL \MuxA1|Mux5~0_combout\ : std_logic;
SIGNAL \MuxA1|Mux5~1_combout\ : std_logic;
SIGNAL \MuxA1|Mux5~2_combout\ : std_logic;
SIGNAL \MUX_ALUA|F[10]~5_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D2|Output[8]~6_combout\ : std_logic;
SIGNAL \MuxB1|Mux7~3_combout\ : std_logic;
SIGNAL \MuxB1|Mux7~4_combout\ : std_logic;
SIGNAL \MuxB1|Mux7~0_combout\ : std_logic;
SIGNAL \MuxB1|Mux7~1_combout\ : std_logic;
SIGNAL \MuxB1|Mux7~2_combout\ : std_logic;
SIGNAL \MuxB1|Mux7~5_combout\ : std_logic;
SIGNAL \MUX_ALUA|F[8]~7_combout\ : std_logic;
SIGNAL \instruc_decode|Imm[8]~1_combout\ : std_logic;
SIGNAL \instruc_decode|Imm[8]~3_combout\ : std_logic;
SIGNAL \MUX_ALUB|F[8]~2_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~21_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D2|Output[9]~15_combout\ : std_logic;
SIGNAL \RF|Data[2][9]~1_combout\ : std_logic;
SIGNAL \RF|Data[2][9]~q\ : std_logic;
SIGNAL \RF|Data[3][9]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[3][9]~q\ : std_logic;
SIGNAL \MEM_WB_pipeline|PC|Output[9]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[0][9]~3_combout\ : std_logic;
SIGNAL \RF|Data[0][9]~q\ : std_logic;
SIGNAL \RF|Data[1][9]~2_combout\ : std_logic;
SIGNAL \RF|Data[1][9]~q\ : std_logic;
SIGNAL \MuxB1|Mux6~0_combout\ : std_logic;
SIGNAL \MuxB1|Mux6~1_combout\ : std_logic;
SIGNAL \MuxB1|Mux6~2_combout\ : std_logic;
SIGNAL \RF|Data[5][9]~q\ : std_logic;
SIGNAL \RF|Data[7][9]~q\ : std_logic;
SIGNAL \RF|Data[4][9]~q\ : std_logic;
SIGNAL \RF|Data[6][9]~q\ : std_logic;
SIGNAL \MuxB1|Mux6~3_combout\ : std_logic;
SIGNAL \MuxB1|Mux6~4_combout\ : std_logic;
SIGNAL \MuxB1|Mux6~5_combout\ : std_logic;
SIGNAL \MUX_ALUB|F[9]~11_combout\ : std_logic;
SIGNAL \RF|Mux22~2_combout\ : std_logic;
SIGNAL \RF|Mux22~3_combout\ : std_logic;
SIGNAL \RF|Mux22~0_combout\ : std_logic;
SIGNAL \RF|Mux22~1_combout\ : std_logic;
SIGNAL \RF|Mux22~4_combout\ : std_logic;
SIGNAL \MuxA1|Mux6~0_combout\ : std_logic;
SIGNAL \MuxA1|Mux6~1_combout\ : std_logic;
SIGNAL \MuxA1|Mux6~2_combout\ : std_logic;
SIGNAL \MUX_ALUA|F[9]~6_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~31_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~32_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~33_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~34_combout\ : std_logic;
SIGNAL \COMPL|Outp[11]~1_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~35_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~36_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~37_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~38_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~39_combout\ : std_logic;
SIGNAL \BEX|process_0~4_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[13]~4_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~3_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[13]~8_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~53_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~4_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~45_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~52_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~44_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~47_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~48_combout\ : std_logic;
SIGNAL \MUX_ALUB|F[13]~12_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~6_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~7_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~15_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~16_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~17_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~18_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~19_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[13]~5_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[13]~6_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[13]~7_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[11]~3_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[11]~5_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[11]~2_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[11]~4_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[10]~0_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[10]~1_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[10]~2_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[1]~5_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[1]~6_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[1]~8_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~9_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[1]~7_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[2]~0_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[2]~1_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~19_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[2]~2_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[5]~0_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[5]~1_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~51_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[5]~2_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[5]~3_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~20_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~21_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[4]~0_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[4]~1_combout\ : std_logic;
SIGNAL \ALU1_EX|Equal2~1_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~10_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~18_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~17_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~50_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[8]~0_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[8]~1_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[9]~5_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[9]~8_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[9]~4_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[9]~6_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[9]~7_combout\ : std_logic;
SIGNAL \ALU1_EX|Equal2~0_combout\ : std_logic;
SIGNAL \ALU1_EX|Equal2~2_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[12]~0_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[12]~1_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[12]~2_combout\ : std_logic;
SIGNAL \ALU1_EX|Equal2~3_combout\ : std_logic;
SIGNAL \MUX_ALUB|F[14]~1_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~12_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~14_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~15_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[15]~4_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[15]~2_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~2_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~54_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~49_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~13_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[15]~3_combout\ : std_logic;
SIGNAL \ALU1_EX|Equal2~4_combout\ : std_logic;
SIGNAL \BEX|H_BEX~1_combout\ : std_logic;
SIGNAL \BEX|H_BEX~2_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|f_ifid~0_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|IF_ID_flush~2_combout\ : std_logic;
SIGNAL \IF_ID_Pipepline_Reg|Canc|Output~q\ : std_logic;
SIGNAL \Can_ID~0_combout\ : std_logic;
SIGNAL \Can_ID~1_combout\ : std_logic;
SIGNAL \Can_ID~combout\ : std_logic;
SIGNAL \ID_RR_pipeline|CN|Output~q\ : std_logic;
SIGNAL \JLR|H_JLR~0_combout\ : std_logic;
SIGNAL \JLR|H_JLR~2_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|RR_EX_flush~0_combout\ : std_logic;
SIGNAL \JLR|H_JLR~3_combout\ : std_logic;
SIGNAL \PC|Output[10]~16_combout\ : std_logic;
SIGNAL \PC|Output[10]~17_combout\ : std_logic;
SIGNAL \IF_add|Outp[1]~1\ : std_logic;
SIGNAL \IF_add|Outp[2]~3\ : std_logic;
SIGNAL \IF_add|Outp[3]~5\ : std_logic;
SIGNAL \IF_add|Outp[4]~7\ : std_logic;
SIGNAL \IF_add|Outp[5]~9\ : std_logic;
SIGNAL \IF_add|Outp[6]~11\ : std_logic;
SIGNAL \IF_add|Outp[7]~12_combout\ : std_logic;
SIGNAL \PC|Output[10]~18_combout\ : std_logic;
SIGNAL \PC|Output[10]~19_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[7]~31_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[7]~32_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|PC|Output[7]~feeder_combout\ : std_logic;
SIGNAL \PCp2_EX[7]~13\ : std_logic;
SIGNAL \PCp2_EX[8]~14_combout\ : std_logic;
SIGNAL \ALU3_EX|Outp[7]~13\ : std_logic;
SIGNAL \ALU3_EX|Outp[8]~14_combout\ : std_logic;
SIGNAL \EX_MUX|Mux7~0_combout\ : std_logic;
SIGNAL \EX_MUX|Mux7~1_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[14]~0_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[14]~10_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[14]~11_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[14]~12_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[14]~2_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[8]~13_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[8]~14_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[8]~15_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[8]~16_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[8]~3_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[8]~4_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[14]~1_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[14]~5_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[8]~6_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[8]~7_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[8]~8_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[8]~9_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[8]~17_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[8]~20_combout\ : std_logic;
SIGNAL \PC|Output[8]~13_combout\ : std_logic;
SIGNAL \PC|Output[8]~feeder_combout\ : std_logic;
SIGNAL \IF_add|Outp[7]~13\ : std_logic;
SIGNAL \IF_add|Outp[8]~14_combout\ : std_logic;
SIGNAL \Adder_RR|Outp[7]~13\ : std_logic;
SIGNAL \Adder_RR|Outp[8]~14_combout\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[7]~15\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[8]~16_combout\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[7]~15\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[8]~16_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[8]~29_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[8]~30_combout\ : std_logic;
SIGNAL \PCp2_EX[8]~15\ : std_logic;
SIGNAL \PCp2_EX[9]~16_combout\ : std_logic;
SIGNAL \ALU3_EX|Outp[8]~15\ : std_logic;
SIGNAL \ALU3_EX|Outp[9]~16_combout\ : std_logic;
SIGNAL \EX_MUX|Mux6~0_combout\ : std_logic;
SIGNAL \EX_MUX|Mux6~1_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|RF_D1|Output[9]~feeder_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~329_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[96][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~271_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[32][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~229_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[56][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~230_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[40][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~0_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[9]~60_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~228_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[48][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~233_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[36][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~232_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[52][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~1_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~234_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[60][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~231_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[44][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~2_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[9]~61_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[9]~62_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~240_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[62][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~237_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[46][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~238_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[54][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~239_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[38][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~3_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~4_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~241_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[42][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~244_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[58][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~242_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[50][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~243_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[34][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~5_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~6_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~7_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~236_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[100][1]~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[9]~63_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~330_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[98][1]~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[9]~64_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~263_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[99][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~254_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[97][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~258_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[61][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~255_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[45][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~256_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[53][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~257_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[37][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~13_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~14_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~259_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[41][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~262_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[57][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~261_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[33][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~260_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[49][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~15_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~16_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~17_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[1]~44_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~249_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[63][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~246_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[47][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~247_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[55][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~248_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[39][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~8_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~9_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~250_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[43][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~253_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[59][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~251_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[51][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~252_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[35][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~10_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~11_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~12_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[1]~45_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~235_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[64][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~324_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[80][1]~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[9]~54_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~323_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[72][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~322_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[88][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~52_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~325_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[76][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~328_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[92][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~327_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[68][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~326_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[84][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~53_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~54_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[9]~55_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~318_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[85][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~321_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[93][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~319_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[89][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~320_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[81][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~48_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~49_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~308_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[77][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~305_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[69][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~306_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[73][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~307_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[65][1]~feeder_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[65][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~41_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~42_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~317_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[13][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~315_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~314_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[9][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~45_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~313_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[5][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~46_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~311_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[17][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~310_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[25][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~43_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~312_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[29][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~309_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[21][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~44_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~47_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~50_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~288_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[75][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~291_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[79][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~290_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[11][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~289_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[15][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~31_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~32_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~296_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[67][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~300_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[71][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~297_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[7][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~298_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[3][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~35_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~36_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~294_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[19][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~293_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[23][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~33_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~292_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[83][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~295_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[87][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~34_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~37_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~301_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[91][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~303_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[27][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~302_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[31][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~38_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~304_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[95][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~39_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~40_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~51_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~264_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[16][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~266_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[8][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~265_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[24][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~18_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~245_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[0][1]~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[9]~56_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~267_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[12][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~270_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[28][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~268_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[20][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~269_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[4][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~19_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~20_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[9]~57_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~272_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[14][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~275_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[78][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~274_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[10][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~273_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[74][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~21_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~22_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~287_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[94][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~284_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[90][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~285_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[30][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~286_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[26][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~28_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~29_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~280_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[6][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~283_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[70][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~282_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[2][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~281_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[66][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~25_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~26_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~276_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[22][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~279_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[86][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~277_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[82][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~278_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[18][1]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux14~23_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~24_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~27_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux14~30_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[9]~58_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[9]~59_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[9]~65_combout\ : std_logic;
SIGNAL \PC|Output[9]~15_combout\ : std_logic;
SIGNAL \PC|Output[9]~feeder_combout\ : std_logic;
SIGNAL \Adder_RR|Outp[8]~15\ : std_logic;
SIGNAL \Adder_RR|Outp[9]~16_combout\ : std_logic;
SIGNAL \IF_add|Outp[8]~15\ : std_logic;
SIGNAL \IF_add|Outp[9]~16_combout\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[8]~17\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[9]~18_combout\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[8]~17\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[9]~18_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[9]~26_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[9]~27_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[9]~28_combout\ : std_logic;
SIGNAL \PCp2_EX[9]~17\ : std_logic;
SIGNAL \PCp2_EX[10]~18_combout\ : std_logic;
SIGNAL \ALU3_EX|Outp[9]~17\ : std_logic;
SIGNAL \ALU3_EX|Outp[10]~18_combout\ : std_logic;
SIGNAL \EX_MUX|Mux5~0_combout\ : std_logic;
SIGNAL \EX_MUX|Mux5~1_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|RF_D1|Output[10]~feeder_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~339_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[97][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~347_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[57][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~344_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[41][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~346_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[33][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~345_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[49][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~7_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~8_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~340_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[45][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~343_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[61][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~342_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[37][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~341_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[53][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~5_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~6_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~9_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[2]~66_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~348_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[99][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~335_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[43][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~338_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[59][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~336_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[51][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~337_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[35][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~2_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~3_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~334_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[63][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~332_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[55][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~333_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[39][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~0_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~331_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[47][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~1_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~4_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[2]~67_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~431_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[98][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~430_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[96][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~349_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[100][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~362_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[42][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~365_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[58][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~364_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[34][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~363_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[50][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~15_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~16_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~361_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[62][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~358_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[46][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~360_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[38][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~359_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[54][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~13_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~14_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~17_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~350_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[56][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~351_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[40][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~10_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~353_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[44][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~355_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[36][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~354_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[52][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~11_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~356_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[60][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~12_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~352_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[48][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~390_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[32][2]~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[10]~86_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[10]~87_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[10]~88_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[10]~89_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~411_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[21][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~414_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[29][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~412_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[25][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~413_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[17][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~43_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~44_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~415_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[5][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~418_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[13][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~417_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~416_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[9][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~45_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~46_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~47_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~422_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[93][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~419_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[85][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~420_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[89][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~421_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[81][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~48_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~49_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~410_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[77][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~407_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[69][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~409_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[65][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~408_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[73][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~41_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~42_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~50_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~391_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[75][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~394_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[79][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~392_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[15][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~393_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[11][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~31_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~32_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~403_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[91][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~405_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[27][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~404_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[31][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~38_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~406_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[95][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~39_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~402_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[71][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~399_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[67][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~401_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[3][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~400_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[7][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~35_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~36_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~398_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[87][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~395_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[83][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~396_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[23][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~397_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[19][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~33_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~34_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~37_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~40_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~51_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~426_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[76][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~428_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[68][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~427_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[84][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~53_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~429_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[92][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~54_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~423_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[80][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~357_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[64][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~425_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[72][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~424_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[88][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~52_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[10]~80_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[10]~81_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~386_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[12][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~387_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[20][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~388_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[4][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~29_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~389_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[28][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~30_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~384_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[8][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~383_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[24][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~28_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~385_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[16][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~366_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[0][2]~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[10]~82_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[10]~83_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[10]~84_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~374_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[86][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~371_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[22][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~373_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[18][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~372_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[82][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~20_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~21_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~375_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[6][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~378_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[70][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~376_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[66][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~377_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[2][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~22_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~23_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~24_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~370_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[78][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~367_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[74][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~368_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[14][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~369_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[10][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~18_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~19_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~379_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[90][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~382_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[94][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~381_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[26][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~380_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[30][2]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux13~25_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~26_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux13~27_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[10]~85_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[10]~90_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[10]~91_combout\ : std_logic;
SIGNAL \PC|Output[10]~12_combout\ : std_logic;
SIGNAL \PC|Output[10]~feeder_combout\ : std_logic;
SIGNAL \Adder_RR|Outp[9]~17\ : std_logic;
SIGNAL \Adder_RR|Outp[10]~18_combout\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[9]~19\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[10]~20_combout\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[9]~19\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[10]~20_combout\ : std_logic;
SIGNAL \IF_add|Outp[9]~17\ : std_logic;
SIGNAL \IF_add|Outp[10]~18_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[10]~24_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[10]~25_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|PC|Output[10]~feeder_combout\ : std_logic;
SIGNAL \ALU3_EX|Outp[10]~19\ : std_logic;
SIGNAL \ALU3_EX|Outp[11]~20_combout\ : std_logic;
SIGNAL \PCp2_EX[10]~19\ : std_logic;
SIGNAL \PCp2_EX[11]~20_combout\ : std_logic;
SIGNAL \EX_MUX|Mux4~0_combout\ : std_logic;
SIGNAL \EX_MUX|Mux4~1_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|RF_D1|Output[3]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|RF_D1|Output[11]~feeder_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~467_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[99][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~454_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[43][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~457_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[59][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~455_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[51][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~456_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[35][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~10_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~11_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~450_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[47][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~453_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[63][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~451_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[55][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~452_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[39][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~8_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~9_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~12_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~458_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[97][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~463_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[41][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~466_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[57][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~465_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[33][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~464_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[49][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~15_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~16_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~462_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[61][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~459_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[45][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~461_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[37][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~460_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[53][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~13_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~14_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~17_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[3]~96_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[3]~97_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~491_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[94][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~488_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[90][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~489_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[30][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~490_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[26][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~28_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~29_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~479_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[78][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~477_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[14][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~478_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[10][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~21_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~476_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[74][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~22_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~483_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[86][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~480_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[22][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~482_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[18][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~481_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[82][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~23_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~24_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~484_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[6][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~487_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[70][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~485_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[66][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~486_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[2][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~25_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~26_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~27_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~30_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~449_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[0][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~469_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[24][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~470_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[8][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~18_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[11]~108_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~468_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[16][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~471_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[12][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~474_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[28][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~472_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[20][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~473_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[4][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~19_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~20_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[11]~109_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[11]~110_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~439_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[64][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~526_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[80][3]~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[11]~106_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~527_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[76][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~529_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[68][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~528_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[84][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~53_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~530_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[92][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~54_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~525_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[72][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~524_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[88][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~52_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[11]~107_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~504_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[91][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~507_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[95][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~505_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[31][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~506_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[27][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~38_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~39_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~495_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[87][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~492_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[83][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~493_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[23][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~494_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[19][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~31_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~32_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~499_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[79][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~496_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[75][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~497_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[15][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~498_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[11][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~33_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~34_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~500_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[67][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~503_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[71][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~501_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[7][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~502_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[3][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~35_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~36_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~37_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~40_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~511_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[77][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~510_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[65][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~509_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[73][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~41_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~508_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[69][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~42_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~520_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[85][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~523_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[93][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~522_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[81][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~521_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[89][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~48_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~49_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~515_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[29][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~512_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[21][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~513_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[25][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~514_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[17][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~43_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~44_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~519_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[13][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~516_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[5][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~517_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[9][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~518_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~45_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~46_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~47_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~50_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~51_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[11]~111_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~532_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[98][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~440_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[100][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~531_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[96][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~437_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[36][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~436_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[52][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~1_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~435_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[44][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~438_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[60][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~2_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~432_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[48][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~434_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[40][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~433_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[56][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~0_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~475_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[32][3]~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[11]~112_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[11]~113_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[11]~114_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~445_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[42][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~446_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[50][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~447_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[34][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~5_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~448_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[58][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~6_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~441_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[46][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~444_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[62][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~443_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[38][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~442_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[54][3]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux12~3_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~4_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux12~7_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[11]~115_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[11]~116_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[11]~117_combout\ : std_logic;
SIGNAL \PC|Output[11]~11_combout\ : std_logic;
SIGNAL \PC|Output[11]~feeder_combout\ : std_logic;
SIGNAL \Adder_RR|Outp[10]~19\ : std_logic;
SIGNAL \Adder_RR|Outp[11]~20_combout\ : std_logic;
SIGNAL \IF_add|Outp[10]~19\ : std_logic;
SIGNAL \IF_add|Outp[11]~20_combout\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[10]~21\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[11]~22_combout\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[10]~21\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[11]~22_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[11]~21_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[11]~22_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[11]~23_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|PC|Output[11]~feeder_combout\ : std_logic;
SIGNAL \ALU3_EX|Outp[11]~21\ : std_logic;
SIGNAL \ALU3_EX|Outp[12]~22_combout\ : std_logic;
SIGNAL \PCp2_EX[11]~21\ : std_logic;
SIGNAL \PCp2_EX[12]~22_combout\ : std_logic;
SIGNAL \EX_MUX|Mux3~0_combout\ : std_logic;
SIGNAL \EX_MUX|Mux3~1_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|RF_D1|Output[4]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|RF_D1|Output[12]~feeder_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~533_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[98][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~598_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[96][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~615_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[100][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~608_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[40][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~607_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[56][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~42_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~611_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[44][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~614_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[60][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~612_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[52][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~613_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[36][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~43_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~44_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~609_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[48][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~610_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[32][4]~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[12]~124_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[12]~125_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~606_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[58][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~603_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[42][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~604_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[50][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~605_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[34][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~39_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~40_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~602_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[62][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~599_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[46][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~601_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[38][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~600_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[54][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~37_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~38_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~41_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[12]~126_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[12]~127_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~582_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[69][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~584_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[65][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~583_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[73][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~26_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~585_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[77][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~27_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~593_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[13][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~590_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[5][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~592_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~591_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[9][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~30_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~31_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~586_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[21][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~589_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[29][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~588_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[17][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~587_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[25][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~28_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~29_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~32_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~594_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[85][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~597_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[93][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~595_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[89][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~596_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[81][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~33_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~34_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~35_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~566_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[83][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~568_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[19][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~567_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[23][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~16_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~569_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[87][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~17_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~578_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[91][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~581_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[95][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~580_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[27][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~579_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[31][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~23_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~24_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~574_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[67][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~577_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[71][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~576_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[3][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~575_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[7][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~20_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~21_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~570_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[75][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~573_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[79][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~572_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[11][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~571_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[15][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~18_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~19_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~22_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~25_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~36_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~546_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[90][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~549_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[94][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~548_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[26][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~547_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[30][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~7_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~8_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~537_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[78][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~534_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[74][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~536_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[10][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~535_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[14][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~0_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~1_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~545_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[70][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~542_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[6][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~544_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[2][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~543_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[66][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~4_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~5_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~538_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[22][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~541_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[86][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~540_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[18][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~539_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[82][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~2_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~3_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~6_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~9_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~553_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[64][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~552_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[72][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~551_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[88][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~10_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[12]~118_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~550_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[80][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~557_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[92][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~556_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[68][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~555_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[84][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~11_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~554_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[76][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~12_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[12]~119_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~559_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[8][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~558_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[24][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~13_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~563_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[20][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~564_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[4][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~14_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~562_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[12][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~565_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[28][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~15_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~561_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[0][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~560_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[16][4]~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[12]~120_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[12]~121_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[12]~122_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[12]~123_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[12]~128_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~633_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[99][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~620_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[43][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~621_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[51][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~622_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[35][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~47_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~623_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[59][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~48_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~619_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[63][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~616_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[47][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~617_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[55][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~618_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[39][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~45_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~46_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~49_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~624_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[97][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~628_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[61][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~626_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[53][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~627_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[37][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~50_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~625_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[45][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~51_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~629_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[41][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~632_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[57][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~631_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[33][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~630_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[49][4]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux11~52_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~53_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux11~54_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[4]~129_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[4]~130_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[12]~131_combout\ : std_logic;
SIGNAL \PC|Output[12]~10_combout\ : std_logic;
SIGNAL \PC|Output[12]~feeder_combout\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[11]~23\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[12]~24_combout\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[11]~23\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[12]~24_combout\ : std_logic;
SIGNAL \Adder_RR|Outp[11]~21\ : std_logic;
SIGNAL \Adder_RR|Outp[12]~22_combout\ : std_logic;
SIGNAL \IF_add|Outp[11]~21\ : std_logic;
SIGNAL \IF_add|Outp[12]~22_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[12]~19_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[12]~20_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|PC|Output[12]~feeder_combout\ : std_logic;
SIGNAL \ALU3_EX|Outp[12]~23\ : std_logic;
SIGNAL \ALU3_EX|Outp[13]~24_combout\ : std_logic;
SIGNAL \PCp2_EX[12]~23\ : std_logic;
SIGNAL \PCp2_EX[13]~24_combout\ : std_logic;
SIGNAL \EX_MUX|Mux2~0_combout\ : std_logic;
SIGNAL \EX_MUX|Mux2~1_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|RF_D1|Output[5]~feeder_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~734_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[98][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~643_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[46][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~646_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[62][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~645_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[38][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~644_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[54][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~3_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~4_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~647_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[42][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~650_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[58][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~648_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[50][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~649_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[34][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~5_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~6_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~7_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~642_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[100][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~733_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[96][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~634_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[48][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~640_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[60][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~639_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[36][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~638_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[52][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~1_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~637_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[44][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~2_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~635_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[56][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~636_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[40][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~0_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~677_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[32][5]~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[13]~164_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[13]~165_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[13]~166_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[13]~167_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[13]~168_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~660_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[97][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~665_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[41][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~668_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[57][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~666_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[49][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~667_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[33][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~15_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~16_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~664_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[61][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~662_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[53][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~663_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[37][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~13_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~661_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[45][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~14_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~17_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[5]~148_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~669_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[99][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~656_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[43][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~658_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[35][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~657_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[51][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~10_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~659_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[59][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~11_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~653_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[55][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~654_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[39][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~8_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~655_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[63][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~652_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[47][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~9_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~12_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[5]~149_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~641_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[64][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~728_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[80][5]~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[13]~158_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~732_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[92][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~731_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[68][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~730_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[84][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~53_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~729_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[76][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~54_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~726_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[88][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~727_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[72][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~52_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[13]~159_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~670_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[16][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~673_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[12][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~675_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[4][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~674_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[20][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~19_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~676_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[28][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~20_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~651_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[0][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~672_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[8][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~671_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[24][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~18_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[13]~160_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[13]~161_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~681_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[78][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~678_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[74][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~679_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[14][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~680_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[10][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~21_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~22_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~689_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[70][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~686_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[6][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~688_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[2][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~687_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[66][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~25_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~26_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~682_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[22][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~685_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[86][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~684_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[18][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~683_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[82][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~23_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~24_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~27_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~690_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[90][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~693_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[94][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~692_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[26][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~691_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[30][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~28_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~29_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~30_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[13]~162_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~722_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[85][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~725_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[93][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~724_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[81][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~723_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[89][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~48_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~49_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~710_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[69][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~713_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[77][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~711_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[73][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~712_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[65][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~41_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~42_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~718_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[5][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~721_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[13][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~719_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[9][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~720_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~45_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~46_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~714_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[21][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~717_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[29][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~716_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[17][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~715_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[25][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~43_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~44_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~47_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~50_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~697_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[87][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~694_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[83][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~696_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[19][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~695_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[23][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~31_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~32_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~705_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[71][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~702_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[67][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~703_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[7][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~704_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[3][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~35_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~36_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~701_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[79][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~698_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[75][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~699_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[15][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~700_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[11][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~33_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~34_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~37_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~709_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[95][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~706_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[91][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~708_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[27][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~707_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[31][5]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux10~38_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~39_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~40_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux10~51_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[13]~163_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[13]~169_combout\ : std_logic;
SIGNAL \PC|Output[13]~9_combout\ : std_logic;
SIGNAL \PC|Output[13]~feeder_combout\ : std_logic;
SIGNAL \Adder_RR|Outp[12]~23\ : std_logic;
SIGNAL \Adder_RR|Outp[13]~24_combout\ : std_logic;
SIGNAL \IF_add|Outp[12]~23\ : std_logic;
SIGNAL \IF_add|Outp[13]~24_combout\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[12]~25\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[13]~26_combout\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[12]~25\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[13]~26_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[13]~16_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[13]~17_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[13]~18_combout\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[13]~27\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[14]~28_combout\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[13]~27\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[14]~28_combout\ : std_logic;
SIGNAL \Adder_RR|Outp[13]~25\ : std_logic;
SIGNAL \Adder_RR|Outp[14]~26_combout\ : std_logic;
SIGNAL \IF_add|Outp[13]~25\ : std_logic;
SIGNAL \IF_add|Outp[14]~26_combout\ : std_logic;
SIGNAL \ALU3_EX|Outp[13]~25\ : std_logic;
SIGNAL \ALU3_EX|Outp[14]~26_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[14]~14_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[14]~15_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|PC|Output[14]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[2][14]~q\ : std_logic;
SIGNAL \RF|Data[3][14]~q\ : std_logic;
SIGNAL \MEM_WB_pipeline|PC|Output[14]~feeder_combout\ : std_logic;
SIGNAL \RF|Data[0][14]~q\ : std_logic;
SIGNAL \MuxB1|Mux1~0_combout\ : std_logic;
SIGNAL \MuxB1|Mux1~1_combout\ : std_logic;
SIGNAL \MuxB1|Mux1~2_combout\ : std_logic;
SIGNAL \RF|Data[5][14]~q\ : std_logic;
SIGNAL \RF|Data[7][14]~q\ : std_logic;
SIGNAL \RF|Data[6][14]~q\ : std_logic;
SIGNAL \RF|Data[4][14]~q\ : std_logic;
SIGNAL \MuxB1|Mux1~3_combout\ : std_logic;
SIGNAL \MuxB1|Mux1~4_combout\ : std_logic;
SIGNAL \MuxB1|Mux1~5_combout\ : std_logic;
SIGNAL \ALU1_EX|S~2_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[14]~0_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~22_combout\ : std_logic;
SIGNAL \ALU1_EX|sum~16_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[14]~1_combout\ : std_logic;
SIGNAL \PCp2_EX[13]~25\ : std_logic;
SIGNAL \PCp2_EX[14]~26_combout\ : std_logic;
SIGNAL \EX_MUX|Mux1~0_combout\ : std_logic;
SIGNAL \EX_MUX|Mux1~1_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|RF_D1|Output[6]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|RF_D1|Output[14]~feeder_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~835_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[98][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~752_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[99][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~739_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[43][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~742_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[59][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~740_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[51][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~741_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[35][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~2_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~3_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~736_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[55][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~737_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[39][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~0_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~735_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[47][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~738_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[63][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~1_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~4_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~743_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[97][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~745_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[53][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~746_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[37][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~5_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~747_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[61][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~744_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[45][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~6_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~751_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[57][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~750_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[33][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~749_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[49][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~7_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~748_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[41][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~8_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~9_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~170_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~171_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~753_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[100][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~834_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[96][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~762_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[46][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~765_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[62][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~763_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[54][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~764_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[38][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~13_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~14_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~769_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[58][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~767_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[50][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~768_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[34][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~15_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~766_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[42][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~16_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~17_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~755_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[40][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~754_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[56][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~10_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~757_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[44][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~760_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[60][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~759_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[36][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~758_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[52][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~11_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~12_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~756_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[48][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~794_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[32][6]~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[14]~190_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[14]~191_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[14]~192_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[14]~193_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~787_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[24][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~788_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[8][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~28_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~791_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[20][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~792_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[4][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~29_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~790_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[12][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~793_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[28][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~30_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~789_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[16][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~770_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[0][6]~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[14]~186_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[14]~187_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~827_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[80][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~761_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[64][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~829_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[72][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~828_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[88][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~52_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[14]~184_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~832_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[68][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~831_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[84][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~53_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~830_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[76][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~833_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[92][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~54_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[14]~185_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[14]~188_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~784_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[30][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~785_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[26][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~25_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~783_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[90][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~786_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[94][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~26_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~774_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[78][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~771_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[74][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~773_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[10][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~772_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[14][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~18_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~19_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~775_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[22][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~778_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[86][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~777_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[18][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~776_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[82][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~20_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~21_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~780_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[66][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~781_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[2][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~22_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~782_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[70][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~779_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[6][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~23_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~24_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~27_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~811_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[69][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~813_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[65][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~812_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[73][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~41_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~814_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[77][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~42_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~823_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[85][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~826_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[93][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~825_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[81][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~824_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[89][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~48_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~49_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~818_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[29][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~815_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[21][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~816_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[25][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~817_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[17][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~43_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~44_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~819_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[5][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~822_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[13][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~820_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[9][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~821_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[1][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~45_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~46_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~47_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~50_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~810_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[95][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~809_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[27][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~808_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[31][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~38_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~807_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[91][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~39_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~798_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[87][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~795_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[83][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~797_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[19][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~796_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[23][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~31_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~32_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~803_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[67][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~806_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[71][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~804_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[7][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~805_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[3][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~35_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~36_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~799_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[75][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~800_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[15][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Data~801_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[11][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~33_combout\ : std_logic;
SIGNAL \RAM_MEM|Data~802_combout\ : std_logic;
SIGNAL \RAM_MEM|Data[79][6]~q\ : std_logic;
SIGNAL \RAM_MEM|Mux9~34_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~37_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~40_combout\ : std_logic;
SIGNAL \RAM_MEM|Mux9~51_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[14]~189_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[14]~194_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[14]~195_combout\ : std_logic;
SIGNAL \PC|Output[14]~8_combout\ : std_logic;
SIGNAL \RF|Data[1][14]~10_combout\ : std_logic;
SIGNAL \RF|Data[1][14]~q\ : std_logic;
SIGNAL \RF|Mux17~2_combout\ : std_logic;
SIGNAL \RF|Mux17~3_combout\ : std_logic;
SIGNAL \RF|Mux17~0_combout\ : std_logic;
SIGNAL \RF|Mux17~1_combout\ : std_logic;
SIGNAL \RF|Mux17~4_combout\ : std_logic;
SIGNAL \Adder_RR|Outp[14]~27\ : std_logic;
SIGNAL \Adder_RR|Outp[15]~28_combout\ : std_logic;
SIGNAL \IF_add|Outp[14]~27\ : std_logic;
SIGNAL \IF_add|Outp[15]~28_combout\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[14]~29\ : std_logic;
SIGNAL \instruc_decode|ad|Outp[15]~30_combout\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[14]~29\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[15]~30_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[15]~12_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[15]~13_combout\ : std_logic;
SIGNAL \ALU3_EX|Outp[14]~27\ : std_logic;
SIGNAL \ALU3_EX|Outp[15]~28_combout\ : std_logic;
SIGNAL \PCp2_EX[14]~27\ : std_logic;
SIGNAL \PCp2_EX[15]~28_combout\ : std_logic;
SIGNAL \EX_MUX|Mux0~0_combout\ : std_logic;
SIGNAL \EX_MUX|Mux0~1_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[15]~216_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[15]~217_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[15]~218_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[15]~219_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[15]~220_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[15]~210_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[15]~211_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[15]~212_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[15]~213_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[15]~214_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[15]~215_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[15]~221_combout\ : std_logic;
SIGNAL \PC|Output[15]~7_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D2|Output[15]~0_combout\ : std_logic;
SIGNAL \MuxB1|Mux0~3_combout\ : std_logic;
SIGNAL \MuxB1|Mux0~4_combout\ : std_logic;
SIGNAL \MuxB1|Mux0~0_combout\ : std_logic;
SIGNAL \MuxB1|Mux0~1_combout\ : std_logic;
SIGNAL \MuxB1|Mux0~2_combout\ : std_logic;
SIGNAL \MuxB1|Mux0~5_combout\ : std_logic;
SIGNAL \MUX_ALUB|F[15]~0_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~20_combout\ : std_logic;
SIGNAL \ALU1_EX|C_F~0_combout\ : std_logic;
SIGNAL \ALU1_EX|C_F~1_combout\ : std_logic;
SIGNAL \ALU1_EX|C_F~2_combout\ : std_logic;
SIGNAL \BEX|process_0~3_combout\ : std_logic;
SIGNAL \JLR|H_JLR~1_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|CN|Output~q\ : std_logic;
SIGNAL \ZF_EX|q_reg~0_combout\ : std_logic;
SIGNAL \ZF_EX|q_reg~q\ : std_logic;
SIGNAL \MUX_rfwr|Mux0~0_combout\ : std_logic;
SIGNAL \MUX_rfwr|Mux0~1_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|RF_wr|Output~q\ : std_logic;
SIGNAL \MEM_WB_pipeline|RF_wr|Output~q\ : std_logic;
SIGNAL \MovingFWD|MuxB[0]~2_combout\ : std_logic;
SIGNAL \MovingFWD|MuxB[0]~3_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D2|Output[0]~10_combout\ : std_logic;
SIGNAL \MuxB1|Mux15~2_combout\ : std_logic;
SIGNAL \MuxB1|Mux15~3_combout\ : std_logic;
SIGNAL \MuxB1|Mux15~4_combout\ : std_logic;
SIGNAL \MuxB1|Mux15~0_combout\ : std_logic;
SIGNAL \MuxB1|Mux15~1_combout\ : std_logic;
SIGNAL \MuxB1|Mux15~5_combout\ : std_logic;
SIGNAL \MUX_ALUB|F[0]~4_combout\ : std_logic;
SIGNAL \ALU1_EX|carry~41_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[3]~5_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[3]~2_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[3]~3_combout\ : std_logic;
SIGNAL \ALU1_EX|alu:temp[3]~4_combout\ : std_logic;
SIGNAL \EX_MUX|Mux12~0_combout\ : std_logic;
SIGNAL \EX_MUX|Mux12~1_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|ALU1_C|Output[3]~feeder_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[3]~101_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[3]~102_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[3]~98_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[3]~99_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[3]~100_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[3]~103_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[3]~104_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[3]~94_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[3]~92_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[3]~93_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[3]~95_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[3]~105_combout\ : std_logic;
SIGNAL \PC|Output[3]~6_combout\ : std_logic;
SIGNAL \PC|Output[3]~feeder_combout\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[3]~6_combout\ : std_logic;
SIGNAL \Adder_RR|Outp[3]~4_combout\ : std_logic;
SIGNAL \IF_add|Outp[3]~4_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[3]~0_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[3]~1_combout\ : std_logic;
SIGNAL \PCp2_EX[3]~5\ : std_logic;
SIGNAL \PCp2_EX[4]~7\ : std_logic;
SIGNAL \PCp2_EX[5]~8_combout\ : std_logic;
SIGNAL \ALU3_EX|Outp[5]~8_combout\ : std_logic;
SIGNAL \EX_MUX|Mux10~0_combout\ : std_logic;
SIGNAL \EX_MUX|Mux10~1_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[5]~146_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[5]~144_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[5]~145_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[5]~147_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[5]~150_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[5]~151_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[5]~153_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[5]~154_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[5]~152_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[5]~155_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[5]~156_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[5]~157_combout\ : std_logic;
SIGNAL \PC|Output[5]~1_combout\ : std_logic;
SIGNAL \PC|Output[5]~feeder_combout\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[5]~10_combout\ : std_logic;
SIGNAL \Adder_RR|Outp[5]~8_combout\ : std_logic;
SIGNAL \IF_add|Outp[5]~8_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[5]~4_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[5]~5_combout\ : std_logic;
SIGNAL \MyROM|Mux12~2_combout\ : std_logic;
SIGNAL \MyROM|Mux12~3_combout\ : std_logic;
SIGNAL \instruc_decode|RD[0]~2_combout\ : std_logic;
SIGNAL \instruc_decode|RD[0]~3_combout\ : std_logic;
SIGNAL \R0_Haz_ctrl|H_R0~0_combout\ : std_logic;
SIGNAL \CN_EX1~combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|CN|Output~feeder_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|CN|Output~q\ : std_logic;
SIGNAL \R0_Haz_ctrl|H_R0~1_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|IF_ID_WR~0_combout\ : std_logic;
SIGNAL \JLR|H_JLR~4_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_naya~0_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|IF_ID_WR~1_combout\ : std_logic;
SIGNAL \PCp2_EX[4]~6_combout\ : std_logic;
SIGNAL \ALU3_EX|Outp[4]~6_combout\ : std_logic;
SIGNAL \EX_MUX|Mux11~0_combout\ : std_logic;
SIGNAL \EX_MUX|Mux11~1_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[4]~132_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[4]~133_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[4]~134_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[4]~135_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[4]~139_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[4]~140_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[4]~136_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[4]~137_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[4]~138_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[4]~141_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[4]~142_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[4]~143_combout\ : std_logic;
SIGNAL \PC|Output[4]~2_combout\ : std_logic;
SIGNAL \PC|Output[4]~feeder_combout\ : std_logic;
SIGNAL \IF_add|Outp[4]~6_combout\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[4]~8_combout\ : std_logic;
SIGNAL \Adder_RR|Outp[4]~6_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[4]~6_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[4]~7_combout\ : std_logic;
SIGNAL \MyROM|Mux0~0_combout\ : std_logic;
SIGNAL \MyROM|Mux2~0_combout\ : std_logic;
SIGNAL \instruc_decode|var_D3_MUX~7_combout\ : std_logic;
SIGNAL \EX_MUX|Mux14~0_combout\ : std_logic;
SIGNAL \ALU3_EX|Outp[1]~0_combout\ : std_logic;
SIGNAL \PCp2_EX[1]~0_combout\ : std_logic;
SIGNAL \EX_MUX|Mux14~1_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|ALU1_C|Output[1]~feeder_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[1]~42_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[1]~40_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[1]~41_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[1]~43_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[1]~49_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[1]~50_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[1]~46_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[1]~47_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[1]~48_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[1]~51_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[1]~52_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[1]~53_combout\ : std_logic;
SIGNAL \PC|Output[1]~4_combout\ : std_logic;
SIGNAL \PC|Output[1]~feeder_combout\ : std_logic;
SIGNAL \Adder_RR|Outp[1]~0_combout\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[1]~2_combout\ : std_logic;
SIGNAL \IF_add|Outp[1]~0_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[1]~10_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[1]~11_combout\ : std_logic;
SIGNAL \MyROM|Mux3~2_combout\ : std_logic;
SIGNAL \MyROM|Mux3~3_combout\ : std_logic;
SIGNAL \instruc_decode|WB_MUX~0_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|WB_MUX|Output~q\ : std_logic;
SIGNAL \RR_EX_pipeline|WB_MUX|Output~feeder_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|WB_MUX|Output~q\ : std_logic;
SIGNAL \EX_MEM_pipeline|WB_MUX|Output~q\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~172_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~173_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~174_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~175_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~179_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~180_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~176_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~177_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~178_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~181_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~182_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[6]~183_combout\ : std_logic;
SIGNAL \PC|Output[6]~0_combout\ : std_logic;
SIGNAL \PC|Output[6]~feeder_combout\ : std_logic;
SIGNAL \IF_add|Outp[6]~10_combout\ : std_logic;
SIGNAL \Adder_RR|Outp[6]~10_combout\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[6]~12_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[6]~2_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[6]~3_combout\ : std_logic;
SIGNAL \MyROM|Mux13~2_combout\ : std_logic;
SIGNAL \MyROM|Mux13~3_combout\ : std_logic;
SIGNAL \instruc_decode|Imm[2]~5_combout\ : std_logic;
SIGNAL \instruc_decode|Imm[2]~7_combout\ : std_logic;
SIGNAL \instruc_decode|Imm[2]~8_combout\ : std_logic;
SIGNAL \PCp2_EX[2]~2_combout\ : std_logic;
SIGNAL \ALU3_EX|Outp[2]~2_combout\ : std_logic;
SIGNAL \EX_MUX|Mux13~0_combout\ : std_logic;
SIGNAL \EX_MUX|Mux13~1_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|ALU1_C|Output[2]~feeder_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[2]~68_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[2]~69_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[2]~70_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[2]~71_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[2]~75_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[2]~76_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[2]~72_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[2]~73_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[2]~74_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[2]~77_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[2]~78_combout\ : std_logic;
SIGNAL \WB_MUX_MEM1|F[2]~79_combout\ : std_logic;
SIGNAL \PC|Output[2]~5_combout\ : std_logic;
SIGNAL \PC|Output[2]~feeder_combout\ : std_logic;
SIGNAL \IF_add|Outp[2]~2_combout\ : std_logic;
SIGNAL \Adder_RR|Outp[2]~2_combout\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[2]~4_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[2]~8_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_New[2]~9_combout\ : std_logic;
SIGNAL \MyROM|Mux0~2_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|OP|Output[3]~feeder_combout\ : std_logic;
SIGNAL \MovingFWD|MuxB[0]~0_combout\ : std_logic;
SIGNAL \MovingFWD|forwarding~7_combout\ : std_logic;
SIGNAL \MovingFWD|forwarding~5_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|OP|Output[2]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM_pipeline|OP|Output[1]~feeder_combout\ : std_logic;
SIGNAL \Load|Equal1~0_combout\ : std_logic;
SIGNAL \Load|process_0~0_combout\ : std_logic;
SIGNAL \Load|Load_Imm~2_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_naya~1_combout\ : std_logic;
SIGNAL \instruc_decode|ad2|Outp[0]~0_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_naya~2_combout\ : std_logic;
SIGNAL \PC_hazard_ctrl|PC_naya~3_combout\ : std_logic;
SIGNAL \PC|Output[0]~3_combout\ : std_logic;
SIGNAL \MyROM|Mux1~0_combout\ : std_logic;
SIGNAL \instruc_decode|var_RD~0_combout\ : std_logic;
SIGNAL \instruc_decode|CZ[0]~1_combout\ : std_logic;
SIGNAL \instruc_decode|C_modified~2_combout\ : std_logic;
SIGNAL \ID_RR_pipeline|C_modified|Output~q\ : std_logic;
SIGNAL \RR_EX_pipeline|C_modified|Output~q\ : std_logic;
SIGNAL \CF_EX|q_reg~2_combout\ : std_logic;
SIGNAL \CF_EX|q_reg~3_combout\ : std_logic;
SIGNAL \CF_EX|q_reg~5_combout\ : std_logic;
SIGNAL \CF_EX|q_reg~4_combout\ : std_logic;
SIGNAL \CF_EX|q_reg~q\ : std_logic;
SIGNAL \MEM_WB_pipeline|CF|Output~q\ : std_logic;
SIGNAL \Carry_Flag|Output~feeder_combout\ : std_logic;
SIGNAL \Carry_Flag|Output~q\ : std_logic;
SIGNAL \MEM_WB_pipeline|ZF|Output~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_pipeline|ZF|Output~q\ : std_logic;
SIGNAL \Zero_Flag|Output~feeder_combout\ : std_logic;
SIGNAL \Zero_Flag|Output~q\ : std_logic;
SIGNAL \Reg_sel[2]~input_o\ : std_logic;
SIGNAL \Reg_sel[1]~input_o\ : std_logic;
SIGNAL \RF|Reg_data[0]~0_combout\ : std_logic;
SIGNAL \RF|Reg_data[0]~1_combout\ : std_logic;
SIGNAL \Reg_sel[0]~input_o\ : std_logic;
SIGNAL \RF|Reg_data[0]~2_combout\ : std_logic;
SIGNAL \RF|Reg_data[0]~3_combout\ : std_logic;
SIGNAL \Reg_sel[3]~input_o\ : std_logic;
SIGNAL \RF|Reg_data[0]~4_combout\ : std_logic;
SIGNAL \RF|Reg_data[0]~5_combout\ : std_logic;
SIGNAL \RF|Reg_data[0]~6_combout\ : std_logic;
SIGNAL \RF|Reg_data[0]~7_combout\ : std_logic;
SIGNAL \RF|Reg_data[0]~8_combout\ : std_logic;
SIGNAL \RF|Reg_data[0]~9_combout\ : std_logic;
SIGNAL \RF|Reg_data[1]~10_combout\ : std_logic;
SIGNAL \RF|Reg_data[1]~11_combout\ : std_logic;
SIGNAL \RF|Reg_data[1]~17_combout\ : std_logic;
SIGNAL \RF|Reg_data[1]~18_combout\ : std_logic;
SIGNAL \RF|Reg_data[1]~12_combout\ : std_logic;
SIGNAL \RF|Reg_data[1]~13_combout\ : std_logic;
SIGNAL \RF|Reg_data[1]~14_combout\ : std_logic;
SIGNAL \RF|Reg_data[1]~15_combout\ : std_logic;
SIGNAL \RF|Reg_data[1]~16_combout\ : std_logic;
SIGNAL \RF|Reg_data[1]~19_combout\ : std_logic;
SIGNAL \RF|Reg_data[2]~20_combout\ : std_logic;
SIGNAL \RF|Reg_data[2]~21_combout\ : std_logic;
SIGNAL \RF|Reg_data[2]~27_combout\ : std_logic;
SIGNAL \RF|Reg_data[2]~28_combout\ : std_logic;
SIGNAL \RF|Reg_data[2]~24_combout\ : std_logic;
SIGNAL \RF|Reg_data[2]~25_combout\ : std_logic;
SIGNAL \RF|Reg_data[2]~22_combout\ : std_logic;
SIGNAL \RF|Reg_data[2]~23_combout\ : std_logic;
SIGNAL \RF|Reg_data[2]~26_combout\ : std_logic;
SIGNAL \RF|Reg_data[2]~29_combout\ : std_logic;
SIGNAL \RF|Reg_data[3]~37_combout\ : std_logic;
SIGNAL \RF|Reg_data[3]~38_combout\ : std_logic;
SIGNAL \RF|Reg_data[3]~30_combout\ : std_logic;
SIGNAL \RF|Reg_data[3]~31_combout\ : std_logic;
SIGNAL \RF|Reg_data[3]~32_combout\ : std_logic;
SIGNAL \RF|Reg_data[3]~33_combout\ : std_logic;
SIGNAL \RF|Reg_data[3]~34_combout\ : std_logic;
SIGNAL \RF|Reg_data[3]~35_combout\ : std_logic;
SIGNAL \RF|Reg_data[3]~36_combout\ : std_logic;
SIGNAL \RF|Reg_data[3]~39_combout\ : std_logic;
SIGNAL \RF|Reg_data[4]~44_combout\ : std_logic;
SIGNAL \RF|Reg_data[4]~45_combout\ : std_logic;
SIGNAL \RF|Reg_data[4]~42_combout\ : std_logic;
SIGNAL \RF|Reg_data[4]~43_combout\ : std_logic;
SIGNAL \RF|Reg_data[4]~46_combout\ : std_logic;
SIGNAL \RF|Reg_data[4]~40_combout\ : std_logic;
SIGNAL \RF|Reg_data[4]~41_combout\ : std_logic;
SIGNAL \RF|Reg_data[4]~47_combout\ : std_logic;
SIGNAL \RF|Reg_data[4]~48_combout\ : std_logic;
SIGNAL \RF|Reg_data[4]~49_combout\ : std_logic;
SIGNAL \RF|Reg_data[5]~50_combout\ : std_logic;
SIGNAL \RF|Reg_data[5]~51_combout\ : std_logic;
SIGNAL \RF|Reg_data[5]~57_combout\ : std_logic;
SIGNAL \RF|Reg_data[5]~58_combout\ : std_logic;
SIGNAL \RF|Reg_data[5]~52_combout\ : std_logic;
SIGNAL \RF|Reg_data[5]~53_combout\ : std_logic;
SIGNAL \RF|Reg_data[5]~54_combout\ : std_logic;
SIGNAL \RF|Reg_data[5]~55_combout\ : std_logic;
SIGNAL \RF|Reg_data[5]~56_combout\ : std_logic;
SIGNAL \RF|Reg_data[5]~59_combout\ : std_logic;
SIGNAL \RF|Reg_data[6]~62_combout\ : std_logic;
SIGNAL \RF|Reg_data[6]~63_combout\ : std_logic;
SIGNAL \RF|Reg_data[6]~64_combout\ : std_logic;
SIGNAL \RF|Reg_data[6]~65_combout\ : std_logic;
SIGNAL \RF|Reg_data[6]~66_combout\ : std_logic;
SIGNAL \RF|Reg_data[6]~67_combout\ : std_logic;
SIGNAL \RF|Reg_data[6]~68_combout\ : std_logic;
SIGNAL \RF|Reg_data[6]~60_combout\ : std_logic;
SIGNAL \RF|Reg_data[6]~61_combout\ : std_logic;
SIGNAL \RF|Reg_data[6]~69_combout\ : std_logic;
SIGNAL \RF|Reg_data[7]~70_combout\ : std_logic;
SIGNAL \RF|Reg_data[7]~71_combout\ : std_logic;
SIGNAL \RF|Reg_data[7]~72_combout\ : std_logic;
SIGNAL \RF|Reg_data[7]~73_combout\ : std_logic;
SIGNAL \RF|Reg_data[7]~74_combout\ : std_logic;
SIGNAL \RF|Reg_data[7]~75_combout\ : std_logic;
SIGNAL \RF|Reg_data[7]~76_combout\ : std_logic;
SIGNAL \RF|Reg_data[7]~77_combout\ : std_logic;
SIGNAL \RF|Reg_data[7]~78_combout\ : std_logic;
SIGNAL \RF|Reg_data[7]~79_combout\ : std_logic;
SIGNAL \RR_EX_pipeline|RF_D2|Output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ID_RR_pipeline|PC|Output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \MEM_WB_pipeline|PC|Output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PC|Output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \EX_MEM_pipeline|RD|Output\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ID_RR_pipeline|Imm|Output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \MEM_WB_pipeline|Data_out_WB|Output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \EX_MEM_pipeline|PC|Output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ID_RR_pipeline|RS2|Output\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \MEM_WB_pipeline|RD|Output\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RR_EX_pipeline|CZ|Output\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RR_EX_pipeline|RF_D1|Output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \EX_MEM_pipeline|ALU1_C|Output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RR_EX_pipeline|ALU_sel|Output\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RR_EX_pipeline|Imm|Output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RR_EX_pipeline|PC|Output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RR_EX_pipeline|D3_MUX|Output\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \EX_MEM_pipeline|RF_D1|Output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RR_EX_pipeline|RD|Output\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ID_RR_pipeline|ALU_sel|Output\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IF_ID_Pipepline_Reg|PC|Output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RR_EX_pipeline|OP|Output\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ID_RR_pipeline|RS1|Output\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ID_RR_pipeline|CZ|Output\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \EX_MEM_pipeline|OP|Output\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ID_RR_pipeline|D3_MUX|Output\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IF_ID_Pipepline_Reg|Instruction|Output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ID_RR_pipeline|RD|Output\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ID_RR_pipeline|OP|Output\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \instruc_decode|counter|Output\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALT_INV_reset~input_o\ : std_logic;
SIGNAL \Load|ALT_INV_Load_Imm~2_combout\ : std_logic;
SIGNAL \R0_Haz_ctrl|ALT_INV_H_R0~1_combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clock <= clock;
ww_reset <= reset;
ww_Reg_sel <= Reg_sel;
CF_out <= ww_CF_out;
ZF_out <= ww_ZF_out;
output_Reg <= ww_output_Reg;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\clock~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clock~input_o\);
\ALT_INV_reset~input_o\ <= NOT \reset~input_o\;
\Load|ALT_INV_Load_Imm~2_combout\ <= NOT \Load|Load_Imm~2_combout\;
\R0_Haz_ctrl|ALT_INV_H_R0~1_combout\ <= NOT \R0_Haz_ctrl|H_R0~1_combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: LCCOMB_X26_Y25_N16
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X16_Y21_N16
\CF_out~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Carry_Flag|Output~q\,
	devoe => ww_devoe,
	o => \CF_out~output_o\);

-- Location: IOOBUF_X36_Y0_N30
\ZF_out~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Zero_Flag|Output~q\,
	devoe => ww_devoe,
	o => \ZF_out~output_o\);

-- Location: IOOBUF_X16_Y0_N16
\output_Reg[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RF|Reg_data[0]~9_combout\,
	devoe => ww_devoe,
	o => \output_Reg[0]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\output_Reg[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RF|Reg_data[1]~19_combout\,
	devoe => ww_devoe,
	o => \output_Reg[1]~output_o\);

-- Location: IOOBUF_X19_Y0_N23
\output_Reg[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RF|Reg_data[2]~29_combout\,
	devoe => ww_devoe,
	o => \output_Reg[2]~output_o\);

-- Location: IOOBUF_X21_Y0_N23
\output_Reg[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RF|Reg_data[3]~39_combout\,
	devoe => ww_devoe,
	o => \output_Reg[3]~output_o\);

-- Location: IOOBUF_X21_Y0_N2
\output_Reg[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RF|Reg_data[4]~49_combout\,
	devoe => ww_devoe,
	o => \output_Reg[4]~output_o\);

-- Location: IOOBUF_X24_Y0_N30
\output_Reg[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RF|Reg_data[5]~59_combout\,
	devoe => ww_devoe,
	o => \output_Reg[5]~output_o\);

-- Location: IOOBUF_X24_Y0_N9
\output_Reg[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RF|Reg_data[6]~69_combout\,
	devoe => ww_devoe,
	o => \output_Reg[6]~output_o\);

-- Location: IOOBUF_X24_Y0_N2
\output_Reg[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RF|Reg_data[7]~79_combout\,
	devoe => ww_devoe,
	o => \output_Reg[7]~output_o\);

-- Location: IOIBUF_X0_Y11_N22
\clock~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G4
\clock~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~inputclkctrl_outclk\);

-- Location: IOIBUF_X3_Y0_N1
\reset~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: FF_X30_Y8_N11
\IF_ID_Pipepline_Reg|PC|Output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \PC|Output\(5),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|PC|Output\(5));

-- Location: LCCOMB_X29_Y9_N16
\ID_RR_pipeline|PC|Output[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_RR_pipeline|PC|Output[5]~feeder_combout\ = \IF_ID_Pipepline_Reg|PC|Output\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipepline_Reg|PC|Output\(5),
	combout => \ID_RR_pipeline|PC|Output[5]~feeder_combout\);

-- Location: FF_X29_Y9_N17
\ID_RR_pipeline|PC|Output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID_RR_pipeline|PC|Output[5]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|PC|Output\(5));

-- Location: FF_X27_Y11_N9
\RR_EX_pipeline|PC|Output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|PC|Output\(5),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|PC|Output\(5));

-- Location: LCCOMB_X31_Y9_N22
\MyROM|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux14~0_combout\ = (!\PC|Output\(3) & ((\PC|Output\(2) & (\PC|Output\(0) $ (\PC|Output\(1)))) # (!\PC|Output\(2) & (\PC|Output\(0) & \PC|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(2),
	datab => \PC|Output\(0),
	datac => \PC|Output\(3),
	datad => \PC|Output\(1),
	combout => \MyROM|Mux14~0_combout\);

-- Location: LCCOMB_X31_Y9_N2
\MyROM|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux0~1_combout\ = (!\PC|Output\(5) & (!\PC|Output\(4) & !\PC|Output\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(5),
	datac => \PC|Output\(4),
	datad => \PC|Output\(6),
	combout => \MyROM|Mux0~1_combout\);

-- Location: LCCOMB_X31_Y9_N24
\MyROM|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux11~0_combout\ = (\PC|Output\(5) & (\PC|Output\(6) & (\PC|Output\(1) & \PC|Output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(5),
	datab => \PC|Output\(6),
	datac => \PC|Output\(1),
	datad => \PC|Output\(2),
	combout => \MyROM|Mux11~0_combout\);

-- Location: LCCOMB_X31_Y9_N26
\MyROM|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux11~1_combout\ = (\PC|Output\(4) & (\PC|Output\(0) & (\PC|Output\(3) & \MyROM|Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(4),
	datab => \PC|Output\(0),
	datac => \PC|Output\(3),
	datad => \MyROM|Mux11~0_combout\,
	combout => \MyROM|Mux11~1_combout\);

-- Location: LCCOMB_X30_Y9_N8
\MyROM|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux14~1_combout\ = (\MyROM|Mux11~1_combout\) # ((\MyROM|Mux14~0_combout\ & \MyROM|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyROM|Mux14~0_combout\,
	datac => \MyROM|Mux0~1_combout\,
	datad => \MyROM|Mux11~1_combout\,
	combout => \MyROM|Mux14~1_combout\);

-- Location: FF_X30_Y9_N9
\IF_ID_Pipepline_Reg|Instruction|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MyROM|Mux14~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|Instruction|Output\(1));

-- Location: LCCOMB_X25_Y10_N10
\instruc_decode|counter_in[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|counter_in[0]~0_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(14) & (\IF_ID_Pipepline_Reg|Instruction|Output\(13) & (!\instruc_decode|counter|Output\(0) & !\IF_ID_Pipepline_Reg|Instruction|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	datac => \instruc_decode|counter|Output\(0),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	combout => \instruc_decode|counter_in[0]~0_combout\);

-- Location: FF_X25_Y10_N11
\instruc_decode|counter|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|counter_in[0]~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instruc_decode|counter|Output\(0));

-- Location: LCCOMB_X25_Y10_N6
\instruc_decode|var_Imm~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~7_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(15)) # ((\IF_ID_Pipepline_Reg|Instruction|Output\(13) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(12)) # (\IF_ID_Pipepline_Reg|Instruction|Output\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	combout => \instruc_decode|var_Imm~7_combout\);

-- Location: LCCOMB_X31_Y9_N4
\MyROM|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux15~0_combout\ = (\MyROM|Mux0~0_combout\ & (!\PC|Output\(0) & (!\PC|Output\(1) & !\PC|Output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyROM|Mux0~0_combout\,
	datab => \PC|Output\(0),
	datac => \PC|Output\(1),
	datad => \PC|Output\(2),
	combout => \MyROM|Mux15~0_combout\);

-- Location: FF_X31_Y9_N5
\IF_ID_Pipepline_Reg|Instruction|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MyROM|Mux15~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|Instruction|Output\(0));

-- Location: LCCOMB_X25_Y10_N20
\instruc_decode|var_Imm~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~6_combout\ = (!\IF_ID_Pipepline_Reg|Instruction|Output\(13) & \IF_ID_Pipepline_Reg|Instruction|Output\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	combout => \instruc_decode|var_Imm~6_combout\);

-- Location: LCCOMB_X25_Y10_N22
\instruc_decode|var_Imm~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~14_combout\ = (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & ((\instruc_decode|var_Imm~7_combout\) # ((\IF_ID_Pipepline_Reg|Instruction|Output\(0) & \instruc_decode|var_Imm~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|var_Imm~7_combout\,
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(0),
	datad => \instruc_decode|var_Imm~6_combout\,
	combout => \instruc_decode|var_Imm~14_combout\);

-- Location: LCCOMB_X25_Y10_N8
\instruc_decode|var_Imm~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~15_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(13) & (\IF_ID_Pipepline_Reg|Instruction|Output\(14) $ (((\IF_ID_Pipepline_Reg|Instruction|Output\(12) & !\instruc_decode|var_Imm~14_combout\))))) # 
-- (!\IF_ID_Pipepline_Reg|Instruction|Output\(13) & (\IF_ID_Pipepline_Reg|Instruction|Output\(12) & (!\instruc_decode|var_Imm~14_combout\ & \IF_ID_Pipepline_Reg|Instruction|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	datac => \instruc_decode|var_Imm~14_combout\,
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	combout => \instruc_decode|var_Imm~15_combout\);

-- Location: LCCOMB_X25_Y10_N0
\instruc_decode|var_Imm~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~13_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(0) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (\instruc_decode|var_Imm~7_combout\)) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & 
-- ((\instruc_decode|var_Imm~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|var_Imm~7_combout\,
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(0),
	datad => \instruc_decode|var_Imm~6_combout\,
	combout => \instruc_decode|var_Imm~13_combout\);

-- Location: LCCOMB_X25_Y10_N14
\instruc_decode|var_Imm~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~16_combout\ = (\instruc_decode|var_Imm~13_combout\) # ((\instruc_decode|counter|Output\(0) & \instruc_decode|var_Imm~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|counter|Output\(0),
	datac => \instruc_decode|var_Imm~15_combout\,
	datad => \instruc_decode|var_Imm~13_combout\,
	combout => \instruc_decode|var_Imm~16_combout\);

-- Location: LCCOMB_X26_Y13_N28
\instruc_decode|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Equal0~0_combout\ = (!\IF_ID_Pipepline_Reg|Instruction|Output\(12) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(13) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & !\IF_ID_Pipepline_Reg|Instruction|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	combout => \instruc_decode|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y10_N28
\instruc_decode|var_Imm~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~17_combout\ = (\instruc_decode|var_Imm~14_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(12) & (\IF_ID_Pipepline_Reg|Instruction|Output\(13))) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(12) & 
-- ((\IF_ID_Pipepline_Reg|Instruction|Output\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	datac => \instruc_decode|var_Imm~14_combout\,
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	combout => \instruc_decode|var_Imm~17_combout\);

-- Location: LCCOMB_X25_Y10_N16
\instruc_decode|var_Imm~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~29_combout\ = (\instruc_decode|var_Imm~15_combout\ & (!\instruc_decode|var_Imm~17_combout\ & ((\instruc_decode|counter|Output\(0)) # (\instruc_decode|var_Imm~13_combout\)))) # (!\instruc_decode|var_Imm~15_combout\ & 
-- (((!\instruc_decode|var_Imm~13_combout\ & \instruc_decode|var_Imm~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|counter|Output\(0),
	datab => \instruc_decode|var_Imm~13_combout\,
	datac => \instruc_decode|var_Imm~15_combout\,
	datad => \instruc_decode|var_Imm~17_combout\,
	combout => \instruc_decode|var_Imm~29_combout\);

-- Location: LCCOMB_X25_Y10_N26
\instruc_decode|var_Imm~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~18_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(1) & ((\instruc_decode|Equal0~0_combout\) # (\instruc_decode|var_Imm~16_combout\ $ (\instruc_decode|var_Imm~29_combout\)))) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(1) & 
-- (\instruc_decode|var_Imm~16_combout\ & ((!\instruc_decode|var_Imm~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(1),
	datab => \instruc_decode|var_Imm~16_combout\,
	datac => \instruc_decode|Equal0~0_combout\,
	datad => \instruc_decode|var_Imm~29_combout\,
	combout => \instruc_decode|var_Imm~18_combout\);

-- Location: FF_X25_Y10_N27
\ID_RR_pipeline|Imm|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|var_Imm~18_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|Imm|Output\(1));

-- Location: FF_X30_Y13_N13
\RR_EX_pipeline|Imm|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|Imm|Output\(1),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|Imm|Output\(1));

-- Location: FF_X30_Y8_N5
\IF_ID_Pipepline_Reg|PC|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \PC|Output\(2),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|PC|Output\(2));

-- Location: FF_X29_Y8_N17
\ID_RR_pipeline|PC|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \IF_ID_Pipepline_Reg|PC|Output\(2),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|PC|Output\(2));

-- Location: FF_X27_Y11_N5
\RR_EX_pipeline|PC|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|PC|Output\(2),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|PC|Output\(2));

-- Location: FF_X30_Y8_N3
\IF_ID_Pipepline_Reg|PC|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \PC|Output\(1),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|PC|Output\(1));

-- Location: FF_X29_Y8_N23
\ID_RR_pipeline|PC|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \IF_ID_Pipepline_Reg|PC|Output\(1),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|PC|Output\(1));

-- Location: FF_X27_Y11_N1
\RR_EX_pipeline|PC|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|PC|Output\(1),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|PC|Output\(1));

-- Location: LCCOMB_X32_Y12_N6
\instruc_decode|var_Imm~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~11_combout\ = (!\IF_ID_Pipepline_Reg|Instruction|Output\(14) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (\IF_ID_Pipepline_Reg|Instruction|Output\(12) $ (!\IF_ID_Pipepline_Reg|Instruction|Output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \instruc_decode|var_Imm~11_combout\);

-- Location: LCCOMB_X32_Y12_N24
\instruc_decode|var_Imm~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~12_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(0) & \instruc_decode|var_Imm~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(0),
	datad => \instruc_decode|var_Imm~11_combout\,
	combout => \instruc_decode|var_Imm~12_combout\);

-- Location: FF_X32_Y12_N25
\ID_RR_pipeline|Imm|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|var_Imm~12_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|Imm|Output\(0));

-- Location: FF_X30_Y13_N27
\RR_EX_pipeline|Imm|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|Imm|Output\(0),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|Imm|Output\(0));

-- Location: LCCOMB_X27_Y11_N0
\ALU3_EX|Outp[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU3_EX|Outp[1]~0_combout\ = (\RR_EX_pipeline|PC|Output\(1) & (\RR_EX_pipeline|Imm|Output\(0) $ (VCC))) # (!\RR_EX_pipeline|PC|Output\(1) & (\RR_EX_pipeline|Imm|Output\(0) & VCC))
-- \ALU3_EX|Outp[1]~1\ = CARRY((\RR_EX_pipeline|PC|Output\(1) & \RR_EX_pipeline|Imm|Output\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|PC|Output\(1),
	datab => \RR_EX_pipeline|Imm|Output\(0),
	datad => VCC,
	combout => \ALU3_EX|Outp[1]~0_combout\,
	cout => \ALU3_EX|Outp[1]~1\);

-- Location: LCCOMB_X27_Y11_N2
\ALU3_EX|Outp[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU3_EX|Outp[2]~2_combout\ = (\RR_EX_pipeline|Imm|Output\(1) & ((\RR_EX_pipeline|PC|Output\(2) & (\ALU3_EX|Outp[1]~1\ & VCC)) # (!\RR_EX_pipeline|PC|Output\(2) & (!\ALU3_EX|Outp[1]~1\)))) # (!\RR_EX_pipeline|Imm|Output\(1) & 
-- ((\RR_EX_pipeline|PC|Output\(2) & (!\ALU3_EX|Outp[1]~1\)) # (!\RR_EX_pipeline|PC|Output\(2) & ((\ALU3_EX|Outp[1]~1\) # (GND)))))
-- \ALU3_EX|Outp[2]~3\ = CARRY((\RR_EX_pipeline|Imm|Output\(1) & (!\RR_EX_pipeline|PC|Output\(2) & !\ALU3_EX|Outp[1]~1\)) # (!\RR_EX_pipeline|Imm|Output\(1) & ((!\ALU3_EX|Outp[1]~1\) # (!\RR_EX_pipeline|PC|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|Imm|Output\(1),
	datab => \RR_EX_pipeline|PC|Output\(2),
	datad => VCC,
	cin => \ALU3_EX|Outp[1]~1\,
	combout => \ALU3_EX|Outp[2]~2_combout\,
	cout => \ALU3_EX|Outp[2]~3\);

-- Location: LCCOMB_X27_Y11_N4
\ALU3_EX|Outp[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU3_EX|Outp[3]~4_combout\ = ((\RR_EX_pipeline|PC|Output\(3) $ (\RR_EX_pipeline|Imm|Output\(2) $ (!\ALU3_EX|Outp[2]~3\)))) # (GND)
-- \ALU3_EX|Outp[3]~5\ = CARRY((\RR_EX_pipeline|PC|Output\(3) & ((\RR_EX_pipeline|Imm|Output\(2)) # (!\ALU3_EX|Outp[2]~3\))) # (!\RR_EX_pipeline|PC|Output\(3) & (\RR_EX_pipeline|Imm|Output\(2) & !\ALU3_EX|Outp[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|PC|Output\(3),
	datab => \RR_EX_pipeline|Imm|Output\(2),
	datad => VCC,
	cin => \ALU3_EX|Outp[2]~3\,
	combout => \ALU3_EX|Outp[3]~4_combout\,
	cout => \ALU3_EX|Outp[3]~5\);

-- Location: LCCOMB_X25_Y11_N2
\PCp2_EX[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCp2_EX[1]~0_combout\ = \RR_EX_pipeline|PC|Output\(1) $ (VCC)
-- \PCp2_EX[1]~1\ = CARRY(\RR_EX_pipeline|PC|Output\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|PC|Output\(1),
	datad => VCC,
	combout => \PCp2_EX[1]~0_combout\,
	cout => \PCp2_EX[1]~1\);

-- Location: LCCOMB_X25_Y11_N4
\PCp2_EX[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCp2_EX[2]~2_combout\ = (\RR_EX_pipeline|PC|Output\(2) & (!\PCp2_EX[1]~1\)) # (!\RR_EX_pipeline|PC|Output\(2) & ((\PCp2_EX[1]~1\) # (GND)))
-- \PCp2_EX[2]~3\ = CARRY((!\PCp2_EX[1]~1\) # (!\RR_EX_pipeline|PC|Output\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX_pipeline|PC|Output\(2),
	datad => VCC,
	cin => \PCp2_EX[1]~1\,
	combout => \PCp2_EX[2]~2_combout\,
	cout => \PCp2_EX[2]~3\);

-- Location: LCCOMB_X25_Y11_N6
\PCp2_EX[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCp2_EX[3]~4_combout\ = (\RR_EX_pipeline|PC|Output\(3) & (\PCp2_EX[2]~3\ $ (GND))) # (!\RR_EX_pipeline|PC|Output\(3) & (!\PCp2_EX[2]~3\ & VCC))
-- \PCp2_EX[3]~5\ = CARRY((\RR_EX_pipeline|PC|Output\(3) & !\PCp2_EX[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX_pipeline|PC|Output\(3),
	datad => VCC,
	cin => \PCp2_EX[2]~3\,
	combout => \PCp2_EX[3]~4_combout\,
	cout => \PCp2_EX[3]~5\);

-- Location: LCCOMB_X26_Y11_N22
\instruc_decode|var_D3_MUX~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_D3_MUX~8_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(14) & (\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(13)))) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(14) & 
-- (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (\IF_ID_Pipepline_Reg|Instruction|Output\(13) & \IF_ID_Pipepline_Reg|Instruction|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	combout => \instruc_decode|var_D3_MUX~8_combout\);

-- Location: FF_X26_Y11_N23
\ID_RR_pipeline|D3_MUX|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|var_D3_MUX~8_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|D3_MUX|Output\(0));

-- Location: FF_X26_Y11_N21
\RR_EX_pipeline|D3_MUX|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|D3_MUX|Output\(0),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|D3_MUX|Output\(0));

-- Location: LCCOMB_X28_Y10_N8
\instruc_decode|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Equal1~0_combout\ = (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(12) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(14) & \IF_ID_Pipepline_Reg|Instruction|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \instruc_decode|Equal1~0_combout\);

-- Location: FF_X28_Y10_N9
\ID_RR_pipeline|ALU_sel|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|Equal1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|ALU_sel|Output\(1));

-- Location: FF_X28_Y10_N25
\RR_EX_pipeline|ALU_sel|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|ALU_sel|Output\(1),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|ALU_sel|Output\(1));

-- Location: LCCOMB_X28_Y10_N18
\instruc_decode|ALU_sel[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ALU_sel[0]~5_combout\ = (!\IF_ID_Pipepline_Reg|Instruction|Output\(14) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(13) & ((!\IF_ID_Pipepline_Reg|Instruction|Output\(12)))) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(13) & 
-- (\IF_ID_Pipepline_Reg|Instruction|Output\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \instruc_decode|ALU_sel[0]~5_combout\);

-- Location: FF_X28_Y10_N19
\ID_RR_pipeline|ALU_sel|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|ALU_sel[0]~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|ALU_sel|Output\(0));

-- Location: LCCOMB_X28_Y10_N12
\RR_EX_pipeline|ALU_sel|Output[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|ALU_sel|Output[0]~feeder_combout\ = \ID_RR_pipeline|ALU_sel|Output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_RR_pipeline|ALU_sel|Output\(0),
	combout => \RR_EX_pipeline|ALU_sel|Output[0]~feeder_combout\);

-- Location: FF_X28_Y10_N13
\RR_EX_pipeline|ALU_sel|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|ALU_sel|Output[0]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|ALU_sel|Output\(0));

-- Location: LCCOMB_X28_Y10_N2
\ALU1_EX|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|Equal0~0_combout\ = (\RR_EX_pipeline|ALU_sel|Output\(1)) # (\RR_EX_pipeline|ALU_sel|Output\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX_pipeline|ALU_sel|Output\(1),
	datad => \RR_EX_pipeline|ALU_sel|Output\(0),
	combout => \ALU1_EX|Equal0~0_combout\);

-- Location: LCCOMB_X26_Y13_N2
\instruc_decode|CPL~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|CPL~0_combout\ = (\instruc_decode|var_RD~0_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(2) & !\instruc_decode|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruc_decode|var_RD~0_combout\,
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(2),
	datad => \instruc_decode|Equal0~0_combout\,
	combout => \instruc_decode|CPL~0_combout\);

-- Location: FF_X26_Y13_N3
\ID_RR_pipeline|CPL|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|CPL~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|CPL|Output~q\);

-- Location: FF_X30_Y13_N9
\RR_EX_pipeline|CPL|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|CPL|Output~q\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|CPL|Output~q\);

-- Location: LCCOMB_X31_Y9_N6
\MyROM|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Add0~0_combout\ = \PC|Output\(0) $ (VCC)
-- \MyROM|Add0~1\ = CARRY(\PC|Output\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|Output\(0),
	datad => VCC,
	combout => \MyROM|Add0~0_combout\,
	cout => \MyROM|Add0~1\);

-- Location: LCCOMB_X31_Y9_N8
\MyROM|Add0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Add0~3_cout\ = CARRY((!\MyROM|Add0~1\) # (!\PC|Output\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|Output\(1),
	datad => VCC,
	cin => \MyROM|Add0~1\,
	cout => \MyROM|Add0~3_cout\);

-- Location: LCCOMB_X31_Y9_N10
\MyROM|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Add0~4_combout\ = (\PC|Output\(2) & (\MyROM|Add0~3_cout\ $ (GND))) # (!\PC|Output\(2) & (!\MyROM|Add0~3_cout\ & VCC))
-- \MyROM|Add0~5\ = CARRY((\PC|Output\(2) & !\MyROM|Add0~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(2),
	datad => VCC,
	cin => \MyROM|Add0~3_cout\,
	combout => \MyROM|Add0~4_combout\,
	cout => \MyROM|Add0~5\);

-- Location: LCCOMB_X31_Y9_N12
\MyROM|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Add0~6_combout\ = (\PC|Output\(3) & (!\MyROM|Add0~5\)) # (!\PC|Output\(3) & ((\MyROM|Add0~5\) # (GND)))
-- \MyROM|Add0~7\ = CARRY((!\MyROM|Add0~5\) # (!\PC|Output\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|Output\(3),
	datad => VCC,
	cin => \MyROM|Add0~5\,
	combout => \MyROM|Add0~6_combout\,
	cout => \MyROM|Add0~7\);

-- Location: LCCOMB_X31_Y9_N14
\MyROM|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Add0~8_combout\ = (\PC|Output\(4) & (\MyROM|Add0~7\ $ (GND))) # (!\PC|Output\(4) & (!\MyROM|Add0~7\ & VCC))
-- \MyROM|Add0~9\ = CARRY((\PC|Output\(4) & !\MyROM|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|Output\(4),
	datad => VCC,
	cin => \MyROM|Add0~7\,
	combout => \MyROM|Add0~8_combout\,
	cout => \MyROM|Add0~9\);

-- Location: LCCOMB_X31_Y9_N16
\MyROM|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Add0~10_combout\ = (\PC|Output\(5) & (!\MyROM|Add0~9\)) # (!\PC|Output\(5) & ((\MyROM|Add0~9\) # (GND)))
-- \MyROM|Add0~11\ = CARRY((!\MyROM|Add0~9\) # (!\PC|Output\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(5),
	datad => VCC,
	cin => \MyROM|Add0~9\,
	combout => \MyROM|Add0~10_combout\,
	cout => \MyROM|Add0~11\);

-- Location: LCCOMB_X31_Y9_N18
\MyROM|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Add0~12_combout\ = \MyROM|Add0~11\ $ (!\PC|Output\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PC|Output\(6),
	cin => \MyROM|Add0~11\,
	combout => \MyROM|Add0~12_combout\);

-- Location: LCCOMB_X31_Y9_N28
\MyROM|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux8~0_combout\ = (!\MyROM|Add0~6_combout\ & (!\MyROM|Add0~12_combout\ & (!\MyROM|Add0~8_combout\ & !\MyROM|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyROM|Add0~6_combout\,
	datab => \MyROM|Add0~12_combout\,
	datac => \MyROM|Add0~8_combout\,
	datad => \MyROM|Add0~10_combout\,
	combout => \MyROM|Mux8~0_combout\);

-- Location: LCCOMB_X30_Y9_N6
\MyROM|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux8~1_combout\ = (\MyROM|Mux8~0_combout\ & (\MyROM|Add0~4_combout\ & \MyROM|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyROM|Mux8~0_combout\,
	datac => \MyROM|Add0~4_combout\,
	datad => \MyROM|Add0~0_combout\,
	combout => \MyROM|Mux8~1_combout\);

-- Location: FF_X30_Y9_N7
\IF_ID_Pipepline_Reg|Instruction|Output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MyROM|Mux8~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|Instruction|Output\(7));

-- Location: LCCOMB_X31_Y9_N20
\MyROM|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux11~2_combout\ = (!\PC|Output\(3) & ((\PC|Output\(2) & (!\PC|Output\(0) & !\PC|Output\(1))) # (!\PC|Output\(2) & (\PC|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(2),
	datab => \PC|Output\(0),
	datac => \PC|Output\(3),
	datad => \PC|Output\(1),
	combout => \MyROM|Mux11~2_combout\);

-- Location: LCCOMB_X30_Y9_N0
\MyROM|Mux11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux11~3_combout\ = (\MyROM|Mux11~1_combout\) # ((\MyROM|Mux0~1_combout\ & \MyROM|Mux11~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyROM|Mux0~1_combout\,
	datac => \MyROM|Mux11~2_combout\,
	datad => \MyROM|Mux11~1_combout\,
	combout => \MyROM|Mux11~3_combout\);

-- Location: FF_X30_Y9_N1
\IF_ID_Pipepline_Reg|Instruction|Output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MyROM|Mux11~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|Instruction|Output\(4));

-- Location: LCCOMB_X30_Y9_N30
\MyROM|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux10~0_combout\ = (\MyROM|Mux8~0_combout\ & (!\MyROM|Add0~4_combout\ & !\MyROM|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MyROM|Mux8~0_combout\,
	datac => \MyROM|Add0~4_combout\,
	datad => \MyROM|Add0~0_combout\,
	combout => \MyROM|Mux10~0_combout\);

-- Location: FF_X30_Y9_N31
\IF_ID_Pipepline_Reg|Instruction|Output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MyROM|Mux10~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|Instruction|Output\(5));

-- Location: LCCOMB_X31_Y9_N0
\MyROM|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux9~0_combout\ = (\MyROM|Mux0~0_combout\ & (!\PC|Output\(0) & (\PC|Output\(1) & \PC|Output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyROM|Mux0~0_combout\,
	datab => \PC|Output\(0),
	datac => \PC|Output\(1),
	datad => \PC|Output\(2),
	combout => \MyROM|Mux9~0_combout\);

-- Location: FF_X30_Y9_N13
\IF_ID_Pipepline_Reg|Instruction|Output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MyROM|Mux9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|Instruction|Output\(6));

-- Location: LCCOMB_X30_Y9_N26
\instruc_decode|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Equal0~2_combout\ = (!\IF_ID_Pipepline_Reg|Instruction|Output\(7) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(4) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(5) & !\IF_ID_Pipepline_Reg|Instruction|Output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(7),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(4),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(5),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(6),
	combout => \instruc_decode|Equal0~2_combout\);

-- Location: LCCOMB_X30_Y9_N14
\instruc_decode|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Equal0~3_combout\ = (!\IF_ID_Pipepline_Reg|Instruction|Output\(0) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(3) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(1) & !\IF_ID_Pipepline_Reg|Instruction|Output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(0),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(3),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(1),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(2),
	combout => \instruc_decode|Equal0~3_combout\);

-- Location: LCCOMB_X32_Y9_N6
\MyROM|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux6~2_combout\ = (\PC|Output\(3)) # ((\PC|Output\(1) & (!\PC|Output\(2))) # (!\PC|Output\(1) & ((\PC|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(2),
	datab => \PC|Output\(1),
	datac => \PC|Output\(0),
	datad => \PC|Output\(3),
	combout => \MyROM|Mux6~2_combout\);

-- Location: LCCOMB_X32_Y9_N0
\MyROM|Mux6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux6~3_combout\ = (!\PC|Output\(6) & (!\MyROM|Mux6~2_combout\ & (!\PC|Output\(5) & !\PC|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(6),
	datab => \MyROM|Mux6~2_combout\,
	datac => \PC|Output\(5),
	datad => \PC|Output\(4),
	combout => \MyROM|Mux6~3_combout\);

-- Location: FF_X31_Y9_N17
\IF_ID_Pipepline_Reg|Instruction|Output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MyROM|Mux6~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|Instruction|Output\(9));

-- Location: LCCOMB_X32_Y9_N16
\MyROM|Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux5~2_combout\ = (!\PC|Output\(3) & ((\PC|Output\(1)) # ((!\PC|Output\(2) & \PC|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(2),
	datab => \PC|Output\(1),
	datac => \PC|Output\(0),
	datad => \PC|Output\(3),
	combout => \MyROM|Mux5~2_combout\);

-- Location: LCCOMB_X32_Y9_N24
\MyROM|Mux5~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux5~3_combout\ = (!\PC|Output\(6) & (\MyROM|Mux5~2_combout\ & (!\PC|Output\(5) & !\PC|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(6),
	datab => \MyROM|Mux5~2_combout\,
	datac => \PC|Output\(5),
	datad => \PC|Output\(4),
	combout => \MyROM|Mux5~3_combout\);

-- Location: FF_X32_Y9_N25
\IF_ID_Pipepline_Reg|Instruction|Output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MyROM|Mux5~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|Instruction|Output\(10));

-- Location: LCCOMB_X31_Y9_N30
\MyROM|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux7~0_combout\ = (\MyROM|Mux0~0_combout\ & (\PC|Output\(0) & (!\PC|Output\(1) & !\PC|Output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MyROM|Mux0~0_combout\,
	datab => \PC|Output\(0),
	datac => \PC|Output\(1),
	datad => \PC|Output\(2),
	combout => \MyROM|Mux7~0_combout\);

-- Location: FF_X30_Y9_N29
\IF_ID_Pipepline_Reg|Instruction|Output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MyROM|Mux7~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|Instruction|Output\(8));

-- Location: LCCOMB_X32_Y9_N14
\MyROM|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux4~2_combout\ = (\PC|Output\(0) & (!\PC|Output\(3) & ((\PC|Output\(2)) # (\PC|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(2),
	datab => \PC|Output\(1),
	datac => \PC|Output\(0),
	datad => \PC|Output\(3),
	combout => \MyROM|Mux4~2_combout\);

-- Location: LCCOMB_X32_Y9_N30
\MyROM|Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux4~3_combout\ = (!\PC|Output\(6) & (\MyROM|Mux4~2_combout\ & (!\PC|Output\(5) & !\PC|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(6),
	datab => \MyROM|Mux4~2_combout\,
	datac => \PC|Output\(5),
	datad => \PC|Output\(4),
	combout => \MyROM|Mux4~3_combout\);

-- Location: FF_X31_Y9_N11
\IF_ID_Pipepline_Reg|Instruction|Output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MyROM|Mux4~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|Instruction|Output\(11));

-- Location: LCCOMB_X26_Y9_N4
\instruc_decode|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Equal0~1_combout\ = (!\IF_ID_Pipepline_Reg|Instruction|Output\(9) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(10) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(8) & !\IF_ID_Pipepline_Reg|Instruction|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(9),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(10),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(8),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(11),
	combout => \instruc_decode|Equal0~1_combout\);

-- Location: LCCOMB_X30_Y9_N24
\instruc_decode|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Equal0~4_combout\ = (\instruc_decode|Equal0~2_combout\ & (\instruc_decode|Equal0~0_combout\ & (\instruc_decode|Equal0~3_combout\ & \instruc_decode|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|Equal0~2_combout\,
	datab => \instruc_decode|Equal0~0_combout\,
	datac => \instruc_decode|Equal0~3_combout\,
	datad => \instruc_decode|Equal0~1_combout\,
	combout => \instruc_decode|Equal0~4_combout\);

-- Location: LCCOMB_X27_Y13_N16
\instruc_decode|var_ALUB_MUX~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_ALUB_MUX~0_combout\ = (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(14)) # ((!\IF_ID_Pipepline_Reg|Instruction|Output\(12) & !\IF_ID_Pipepline_Reg|Instruction|Output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \instruc_decode|var_ALUB_MUX~0_combout\);

-- Location: LCCOMB_X27_Y13_N8
\instruc_decode|ALUB_MUX~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ALUB_MUX~0_combout\ = (!\instruc_decode|Equal0~4_combout\ & \instruc_decode|var_ALUB_MUX~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruc_decode|Equal0~4_combout\,
	datad => \instruc_decode|var_ALUB_MUX~0_combout\,
	combout => \instruc_decode|ALUB_MUX~0_combout\);

-- Location: FF_X27_Y13_N9
\ID_RR_pipeline|ALUB_MUX|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|ALUB_MUX~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|ALUB_MUX|Output~q\);

-- Location: FF_X31_Y13_N13
\RR_EX_pipeline|ALUB_MUX|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|ALUB_MUX|Output~q\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|ALUB_MUX|Output~q\);

-- Location: LCCOMB_X32_Y12_N20
\ID_RR_pipeline|RD|Output[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_RR_pipeline|RD|Output[2]~0_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(14) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(13)) # ((!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & \IF_ID_Pipepline_Reg|Instruction|Output\(12))))) # 
-- (!\IF_ID_Pipepline_Reg|Instruction|Output\(14) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(15)) # (\IF_ID_Pipepline_Reg|Instruction|Output\(12) $ (\IF_ID_Pipepline_Reg|Instruction|Output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \ID_RR_pipeline|RD|Output[2]~0_combout\);

-- Location: LCCOMB_X30_Y9_N28
\ID_RR_pipeline|RD|Output[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_RR_pipeline|RD|Output[2]~1_combout\ = (\ID_RR_pipeline|RD|Output[2]~0_combout\) # (\instruc_decode|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RD|Output[2]~0_combout\,
	datad => \instruc_decode|Equal0~4_combout\,
	combout => \ID_RR_pipeline|RD|Output[2]~1_combout\);

-- Location: LCCOMB_X25_Y10_N30
\ID_RR_pipeline|RD|Output[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_RR_pipeline|RD|Output[2]~2_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(12)) # ((\IF_ID_Pipepline_Reg|Instruction|Output\(15)) # (\IF_ID_Pipepline_Reg|Instruction|Output\(13) $ (\IF_ID_Pipepline_Reg|Instruction|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	combout => \ID_RR_pipeline|RD|Output[2]~2_combout\);

-- Location: LCCOMB_X25_Y9_N6
\ID_RR_pipeline|RD|Output[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_RR_pipeline|RD|Output[2]~3_combout\ = (\ID_RR_pipeline|RD|Output[2]~2_combout\) # (\instruc_decode|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_RR_pipeline|RD|Output[2]~2_combout\,
	datad => \instruc_decode|Equal0~4_combout\,
	combout => \ID_RR_pipeline|RD|Output[2]~3_combout\);

-- Location: LCCOMB_X26_Y9_N22
\instruc_decode|RD[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|RD[1]~0_combout\ = (\ID_RR_pipeline|RD|Output[2]~1_combout\ & (\ID_RR_pipeline|RD|Output[2]~3_combout\)) # (!\ID_RR_pipeline|RD|Output[2]~1_combout\ & ((\ID_RR_pipeline|RD|Output[2]~3_combout\ & 
-- ((\IF_ID_Pipepline_Reg|Instruction|Output\(10)))) # (!\ID_RR_pipeline|RD|Output[2]~3_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RD|Output[2]~1_combout\,
	datab => \ID_RR_pipeline|RD|Output[2]~3_combout\,
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(7),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(10),
	combout => \instruc_decode|RD[1]~0_combout\);

-- Location: LCCOMB_X25_Y9_N12
\instruc_decode|var_Imm~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~27_combout\ = (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (\IF_ID_Pipepline_Reg|Instruction|Output\(14) & \IF_ID_Pipepline_Reg|Instruction|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \instruc_decode|var_Imm~27_combout\);

-- Location: LCCOMB_X30_Y9_N10
\instruc_decode|counter_in[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|counter_in[1]~1_combout\ = (\instruc_decode|var_Imm~27_combout\ & (\instruc_decode|counter|Output\(1) $ (\instruc_decode|counter|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|var_Imm~27_combout\,
	datac => \instruc_decode|counter|Output\(1),
	datad => \instruc_decode|counter|Output\(0),
	combout => \instruc_decode|counter_in[1]~1_combout\);

-- Location: FF_X30_Y9_N11
\instruc_decode|counter|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|counter_in[1]~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instruc_decode|counter|Output\(1));

-- Location: LCCOMB_X26_Y9_N24
\instruc_decode|RD[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|RD[1]~1_combout\ = (\ID_RR_pipeline|RD|Output[2]~1_combout\ & ((\instruc_decode|RD[1]~0_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(4))) # (!\instruc_decode|RD[1]~0_combout\ & ((!\instruc_decode|counter|Output\(1)))))) # 
-- (!\ID_RR_pipeline|RD|Output[2]~1_combout\ & (((\instruc_decode|RD[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RD|Output[2]~1_combout\,
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(4),
	datac => \instruc_decode|RD[1]~0_combout\,
	datad => \instruc_decode|counter|Output\(1),
	combout => \instruc_decode|RD[1]~1_combout\);

-- Location: FF_X26_Y9_N25
\ID_RR_pipeline|RD|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|RD[1]~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|RD|Output\(1));

-- Location: FF_X26_Y10_N29
\RR_EX_pipeline|RD|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|RD|Output\(1),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RD|Output\(1));

-- Location: FF_X26_Y10_N15
\EX_MEM_pipeline|RD|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|RD|Output\(1),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RD|Output\(1));

-- Location: FF_X26_Y10_N3
\MEM_WB_pipeline|RD|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \EX_MEM_pipeline|RD|Output\(1),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|RD|Output\(1));

-- Location: LCCOMB_X27_Y13_N6
\instruc_decode|Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Equal1~1_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(14) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (\IF_ID_Pipepline_Reg|Instruction|Output\(12) & \IF_ID_Pipepline_Reg|Instruction|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \instruc_decode|Equal1~1_combout\);

-- Location: LCCOMB_X25_Y10_N12
\instruc_decode|Decode~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Decode~0_combout\ = (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(12) & (\IF_ID_Pipepline_Reg|Instruction|Output\(13) & !\IF_ID_Pipepline_Reg|Instruction|Output\(14))) # 
-- (!\IF_ID_Pipepline_Reg|Instruction|Output\(12) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(13) & \IF_ID_Pipepline_Reg|Instruction|Output\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	combout => \instruc_decode|Decode~0_combout\);

-- Location: LCCOMB_X26_Y9_N6
\instruc_decode|RS2[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|RS2[1]~1_combout\ = (\instruc_decode|Equal1~1_combout\ & ((\instruc_decode|Decode~0_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(7))) # (!\instruc_decode|Decode~0_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(10)))))) # 
-- (!\instruc_decode|Equal1~1_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|Equal1~1_combout\,
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(7),
	datac => \instruc_decode|Decode~0_combout\,
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(10),
	combout => \instruc_decode|RS2[1]~1_combout\);

-- Location: FF_X26_Y9_N7
\ID_RR_pipeline|RS2|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|RS2[1]~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|RS2|Output\(1));

-- Location: FF_X26_Y10_N19
\MEM_WB_pipeline|RD|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \EX_MEM_pipeline|RD|Output\(0),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|RD|Output\(0));

-- Location: LCCOMB_X26_Y9_N0
\instruc_decode|RS2[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|RS2[0]~0_combout\ = (\instruc_decode|Equal1~1_combout\ & ((\instruc_decode|Decode~0_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(6)))) # (!\instruc_decode|Decode~0_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(9))))) # 
-- (!\instruc_decode|Equal1~1_combout\ & (((\IF_ID_Pipepline_Reg|Instruction|Output\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|Equal1~1_combout\,
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(9),
	datac => \instruc_decode|Decode~0_combout\,
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(6),
	combout => \instruc_decode|RS2[0]~0_combout\);

-- Location: FF_X26_Y9_N1
\ID_RR_pipeline|RS2|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|RS2[0]~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|RS2|Output\(0));

-- Location: LCCOMB_X26_Y10_N18
\MovingFWD|MuxB[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MovingFWD|MuxB[0]~1_combout\ = (\MEM_WB_pipeline|RD|Output\(1) & (\ID_RR_pipeline|RS2|Output\(1) & (\MEM_WB_pipeline|RD|Output\(0) $ (!\ID_RR_pipeline|RS2|Output\(0))))) # (!\MEM_WB_pipeline|RD|Output\(1) & (!\ID_RR_pipeline|RS2|Output\(1) & 
-- (\MEM_WB_pipeline|RD|Output\(0) $ (!\ID_RR_pipeline|RS2|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_pipeline|RD|Output\(1),
	datab => \ID_RR_pipeline|RS2|Output\(1),
	datac => \MEM_WB_pipeline|RD|Output\(0),
	datad => \ID_RR_pipeline|RS2|Output\(0),
	combout => \MovingFWD|MuxB[0]~1_combout\);

-- Location: LCCOMB_X26_Y9_N16
\instruc_decode|RS2[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|RS2[2]~2_combout\ = (\instruc_decode|Decode~0_combout\ & (((\IF_ID_Pipepline_Reg|Instruction|Output\(8))))) # (!\instruc_decode|Decode~0_combout\ & ((\instruc_decode|Equal1~1_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(11))) # 
-- (!\instruc_decode|Equal1~1_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|Decode~0_combout\,
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(11),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(8),
	datad => \instruc_decode|Equal1~1_combout\,
	combout => \instruc_decode|RS2[2]~2_combout\);

-- Location: FF_X26_Y9_N17
\ID_RR_pipeline|RS2|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|RS2[2]~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|RS2|Output\(2));

-- Location: LCCOMB_X26_Y13_N8
\instruc_decode|CZ[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|CZ[1]~0_combout\ = (\instruc_decode|var_RD~0_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(1) & !\instruc_decode|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruc_decode|var_RD~0_combout\,
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(1),
	datad => \instruc_decode|Equal0~0_combout\,
	combout => \instruc_decode|CZ[1]~0_combout\);

-- Location: FF_X26_Y13_N9
\ID_RR_pipeline|CZ|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|CZ[1]~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|CZ|Output\(1));

-- Location: FF_X27_Y10_N25
\RR_EX_pipeline|CZ|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|CZ|Output\(1),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|CZ|Output\(1));

-- Location: LCCOMB_X30_Y9_N20
\instruc_decode|counter_in~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|counter_in~2_combout\ = (\instruc_decode|var_Imm~27_combout\ & (\instruc_decode|counter|Output\(2) $ (((\instruc_decode|counter|Output\(0) & \instruc_decode|counter|Output\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|var_Imm~27_combout\,
	datab => \instruc_decode|counter|Output\(0),
	datac => \instruc_decode|counter|Output\(2),
	datad => \instruc_decode|counter|Output\(1),
	combout => \instruc_decode|counter_in~2_combout\);

-- Location: FF_X30_Y9_N21
\instruc_decode|counter|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|counter_in~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \instruc_decode|counter|Output\(2));

-- Location: LCCOMB_X30_Y9_N4
\instruc_decode|var_RF_wr~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_RF_wr~2_combout\ = (\instruc_decode|counter|Output\(1) & (\instruc_decode|counter|Output\(0))) # (!\instruc_decode|counter|Output\(1) & ((\instruc_decode|counter|Output\(0) & (\IF_ID_Pipepline_Reg|Instruction|Output\(1))) # 
-- (!\instruc_decode|counter|Output\(0) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|counter|Output\(1),
	datab => \instruc_decode|counter|Output\(0),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(1),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(0),
	combout => \instruc_decode|var_RF_wr~2_combout\);

-- Location: LCCOMB_X30_Y9_N22
\instruc_decode|var_RF_wr~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_RF_wr~3_combout\ = (\instruc_decode|var_RF_wr~2_combout\ & (((\IF_ID_Pipepline_Reg|Instruction|Output\(3)) # (!\instruc_decode|counter|Output\(1))))) # (!\instruc_decode|var_RF_wr~2_combout\ & 
-- (\IF_ID_Pipepline_Reg|Instruction|Output\(2) & ((\instruc_decode|counter|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(2),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(3),
	datac => \instruc_decode|var_RF_wr~2_combout\,
	datad => \instruc_decode|counter|Output\(1),
	combout => \instruc_decode|var_RF_wr~3_combout\);

-- Location: LCCOMB_X30_Y9_N2
\instruc_decode|var_RF_wr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_RF_wr~0_combout\ = (\instruc_decode|counter|Output\(0) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(5)) # ((\instruc_decode|counter|Output\(1))))) # (!\instruc_decode|counter|Output\(0) & (((\IF_ID_Pipepline_Reg|Instruction|Output\(4) 
-- & !\instruc_decode|counter|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(5),
	datab => \instruc_decode|counter|Output\(0),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(4),
	datad => \instruc_decode|counter|Output\(1),
	combout => \instruc_decode|var_RF_wr~0_combout\);

-- Location: LCCOMB_X30_Y9_N12
\instruc_decode|var_RF_wr~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_RF_wr~1_combout\ = (\instruc_decode|counter|Output\(1) & ((\instruc_decode|var_RF_wr~0_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(7)))) # (!\instruc_decode|var_RF_wr~0_combout\ & 
-- (\IF_ID_Pipepline_Reg|Instruction|Output\(6))))) # (!\instruc_decode|counter|Output\(1) & (\instruc_decode|var_RF_wr~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|counter|Output\(1),
	datab => \instruc_decode|var_RF_wr~0_combout\,
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(6),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(7),
	combout => \instruc_decode|var_RF_wr~1_combout\);

-- Location: LCCOMB_X30_Y9_N16
\instruc_decode|var_RF_wr~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_RF_wr~4_combout\ = ((\instruc_decode|counter|Output\(2) & ((\instruc_decode|var_RF_wr~1_combout\))) # (!\instruc_decode|counter|Output\(2) & (\instruc_decode|var_RF_wr~3_combout\))) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	datab => \instruc_decode|counter|Output\(2),
	datac => \instruc_decode|var_RF_wr~3_combout\,
	datad => \instruc_decode|var_RF_wr~1_combout\,
	combout => \instruc_decode|var_RF_wr~4_combout\);

-- Location: LCCOMB_X26_Y13_N26
\instruc_decode|RF_wr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|RF_wr~0_combout\ = (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (((\instruc_decode|var_RF_wr~4_combout\ & !\IF_ID_Pipepline_Reg|Instruction|Output\(12))) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datac => \instruc_decode|var_RF_wr~4_combout\,
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	combout => \instruc_decode|RF_wr~0_combout\);

-- Location: LCCOMB_X27_Y13_N2
\instruc_decode|var_RS1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_RS1~4_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (\IF_ID_Pipepline_Reg|Instruction|Output\(14) & !\IF_ID_Pipepline_Reg|Instruction|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \instruc_decode|var_RS1~4_combout\);

-- Location: LCCOMB_X27_Y13_N12
\instruc_decode|RF_wr~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|RF_wr~1_combout\ = (!\instruc_decode|Equal0~4_combout\ & ((\instruc_decode|RF_wr~0_combout\) # (\instruc_decode|var_RS1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|RF_wr~0_combout\,
	datab => \instruc_decode|Equal0~4_combout\,
	datad => \instruc_decode|var_RS1~4_combout\,
	combout => \instruc_decode|RF_wr~1_combout\);

-- Location: FF_X27_Y13_N13
\ID_RR_pipeline|RF_wr|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|RF_wr~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|RF_wr|Output~q\);

-- Location: FF_X27_Y10_N17
\RR_EX_pipeline|RF_wr|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|RF_wr|Output~q\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_wr|Output~q\);

-- Location: LCCOMB_X26_Y13_N14
\instruc_decode|Z_modified~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Z_modified~0_combout\ = (!\instruc_decode|Equal0~4_combout\ & ((\instruc_decode|var_RD~0_combout\) # (\instruc_decode|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|Equal0~4_combout\,
	datac => \instruc_decode|var_RD~0_combout\,
	datad => \instruc_decode|Equal0~0_combout\,
	combout => \instruc_decode|Z_modified~0_combout\);

-- Location: FF_X26_Y13_N15
\ID_RR_pipeline|Z_modified|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|Z_modified~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|Z_modified|Output~q\);

-- Location: FF_X28_Y10_N21
\RR_EX_pipeline|Z_modified|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|Z_modified|Output~q\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|Z_modified|Output~q\);

-- Location: LCCOMB_X28_Y10_N20
\ZF_WR~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ZF_WR~0_combout\ = (!\RR_EX_pipeline|CZ|Output\(1) & ((\RR_EX_pipeline|CZ|Output\(0) & (\CF_EX|q_reg~q\)) # (!\RR_EX_pipeline|CZ|Output\(0) & ((\RR_EX_pipeline|Z_modified|Output~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CF_EX|q_reg~q\,
	datab => \RR_EX_pipeline|CZ|Output\(1),
	datac => \RR_EX_pipeline|Z_modified|Output~q\,
	datad => \RR_EX_pipeline|CZ|Output\(0),
	combout => \ZF_WR~0_combout\);

-- Location: LCCOMB_X28_Y10_N16
\ZF_WR~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ZF_WR~1_combout\ = (\ZF_WR~0_combout\) # ((\RR_EX_pipeline|CZ|Output\(1) & (\ZF_EX|q_reg~q\ & !\RR_EX_pipeline|CZ|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ZF_WR~0_combout\,
	datab => \RR_EX_pipeline|CZ|Output\(1),
	datac => \ZF_EX|q_reg~q\,
	datad => \RR_EX_pipeline|CZ|Output\(0),
	combout => \ZF_WR~1_combout\);

-- Location: FF_X28_Y14_N7
\ID_RR_pipeline|OP|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|OP|Output\(2));

-- Location: LCCOMB_X28_Y14_N18
\RR_EX_pipeline|OP|Output[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|OP|Output[2]~feeder_combout\ = \ID_RR_pipeline|OP|Output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_RR_pipeline|OP|Output\(2),
	combout => \RR_EX_pipeline|OP|Output[2]~feeder_combout\);

-- Location: FF_X28_Y14_N19
\RR_EX_pipeline|OP|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|OP|Output[2]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|OP|Output\(2));

-- Location: LCCOMB_X28_Y14_N0
\instruc_decode|OP[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|OP[1]~2_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(13) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(15)) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	combout => \instruc_decode|OP[1]~2_combout\);

-- Location: FF_X28_Y14_N1
\ID_RR_pipeline|OP|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|OP[1]~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|OP|Output\(1));

-- Location: LCCOMB_X28_Y14_N16
\RR_EX_pipeline|OP|Output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|OP|Output[1]~feeder_combout\ = \ID_RR_pipeline|OP|Output\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_RR_pipeline|OP|Output\(1),
	combout => \RR_EX_pipeline|OP|Output[1]~feeder_combout\);

-- Location: FF_X28_Y14_N17
\RR_EX_pipeline|OP|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|OP|Output[1]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|OP|Output\(1));

-- Location: FF_X28_Y14_N3
\ID_RR_pipeline|OP|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|OP|Output\(0));

-- Location: FF_X28_Y14_N25
\RR_EX_pipeline|OP|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|OP|Output\(0),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|OP|Output\(0));

-- Location: LCCOMB_X28_Y14_N26
\BEX|process_0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BEX|process_0~5_combout\ = (!\RR_EX_pipeline|OP|Output\(2) & (\RR_EX_pipeline|OP|Output\(1) & (\RR_EX_pipeline|OP|Output\(3) & !\RR_EX_pipeline|OP|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|OP|Output\(2),
	datab => \RR_EX_pipeline|OP|Output\(1),
	datac => \RR_EX_pipeline|OP|Output\(3),
	datad => \RR_EX_pipeline|OP|Output\(0),
	combout => \BEX|process_0~5_combout\);

-- Location: LCCOMB_X28_Y12_N22
\PC|Output[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[15]~feeder_combout\ = \PC|Output[15]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|Output[15]~7_combout\,
	combout => \PC|Output[15]~feeder_combout\);

-- Location: LCCOMB_X26_Y9_N10
\instruc_decode|RS1[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|RS1[1]~2_combout\ = (\instruc_decode|Equal1~1_combout\ & (!\instruc_decode|counter|Output\(1))) # (!\instruc_decode|Equal1~1_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruc_decode|counter|Output\(1),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(7),
	datad => \instruc_decode|Equal1~1_combout\,
	combout => \instruc_decode|RS1[1]~2_combout\);

-- Location: LCCOMB_X26_Y13_N22
\instruc_decode|var_RS1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_RS1~3_combout\ = (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (\IF_ID_Pipepline_Reg|Instruction|Output\(14) & (\IF_ID_Pipepline_Reg|Instruction|Output\(12) $ (\IF_ID_Pipepline_Reg|Instruction|Output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	combout => \instruc_decode|var_RS1~3_combout\);

-- Location: LCCOMB_X26_Y13_N4
\instruc_decode|Imm[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Imm[2]~0_combout\ = (!\instruc_decode|Equal0~4_combout\ & !\instruc_decode|var_RD~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|Equal0~4_combout\,
	datac => \instruc_decode|var_RD~0_combout\,
	combout => \instruc_decode|Imm[2]~0_combout\);

-- Location: LCCOMB_X27_Y13_N18
\instruc_decode|var_RS1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_RS1~2_combout\ = (!\instruc_decode|Equal1~1_combout\ & (!\instruc_decode|Decode~0_combout\ & ((!\instruc_decode|var_RS1~4_combout\) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|Equal1~1_combout\,
	datab => \instruc_decode|Decode~0_combout\,
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datad => \instruc_decode|var_RS1~4_combout\,
	combout => \instruc_decode|var_RS1~2_combout\);

-- Location: LCCOMB_X26_Y13_N6
\ID_RR_pipeline|RS1|Output[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_RR_pipeline|RS1|Output[1]~0_combout\ = (\instruc_decode|var_RS1~3_combout\) # ((\instruc_decode|Equal0~0_combout\) # ((\instruc_decode|var_RS1~2_combout\) # (!\instruc_decode|Imm[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|var_RS1~3_combout\,
	datab => \instruc_decode|Equal0~0_combout\,
	datac => \instruc_decode|Imm[2]~0_combout\,
	datad => \instruc_decode|var_RS1~2_combout\,
	combout => \ID_RR_pipeline|RS1|Output[1]~0_combout\);

-- Location: LCCOMB_X26_Y9_N8
\instruc_decode|RS1[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|RS1[1]~3_combout\ = (\ID_RR_pipeline|RS1|Output[1]~0_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(10))) # (!\ID_RR_pipeline|RS1|Output[1]~0_combout\ & ((\instruc_decode|RS1[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(10),
	datac => \instruc_decode|RS1[1]~2_combout\,
	datad => \ID_RR_pipeline|RS1|Output[1]~0_combout\,
	combout => \instruc_decode|RS1[1]~3_combout\);

-- Location: FF_X26_Y9_N9
\ID_RR_pipeline|RS1|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|RS1[1]~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|RS1|Output\(1));

-- Location: LCCOMB_X19_Y11_N8
\EX_MEM_pipeline|PC|Output[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|PC|Output[15]~feeder_combout\ = \RR_EX_pipeline|PC|Output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RR_EX_pipeline|PC|Output\(15),
	combout => \EX_MEM_pipeline|PC|Output[15]~feeder_combout\);

-- Location: FF_X19_Y11_N9
\EX_MEM_pipeline|PC|Output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|PC|Output[15]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|PC|Output\(15));

-- Location: FF_X19_Y11_N15
\MEM_WB_pipeline|PC|Output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \EX_MEM_pipeline|PC|Output\(15),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|PC|Output\(15));

-- Location: FF_X19_Y11_N17
\RF|Data[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|PC|Output\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[0][15]~q\);

-- Location: LCCOMB_X26_Y9_N14
\instruc_decode|RS1[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|RS1[0]~0_combout\ = (\instruc_decode|Equal1~1_combout\ & ((!\instruc_decode|counter|Output\(0)))) # (!\instruc_decode|Equal1~1_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(6),
	datab => \instruc_decode|counter|Output\(0),
	datad => \instruc_decode|Equal1~1_combout\,
	combout => \instruc_decode|RS1[0]~0_combout\);

-- Location: LCCOMB_X26_Y9_N2
\instruc_decode|RS1[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|RS1[0]~1_combout\ = (\ID_RR_pipeline|RS1|Output[1]~0_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(9)))) # (!\ID_RR_pipeline|RS1|Output[1]~0_combout\ & (\instruc_decode|RS1[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruc_decode|RS1[0]~0_combout\,
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(9),
	datad => \ID_RR_pipeline|RS1|Output[1]~0_combout\,
	combout => \instruc_decode|RS1[0]~1_combout\);

-- Location: FF_X26_Y9_N3
\ID_RR_pipeline|RS1|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|RS1[0]~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|RS1|Output\(0));

-- Location: LCCOMB_X20_Y11_N22
\RF|Data[1][15]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[1][15]~11_combout\ = !\MEM_WB_pipeline|Data_out_WB|Output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(15),
	combout => \RF|Data[1][15]~11_combout\);

-- Location: LCCOMB_X26_Y9_N26
\instruc_decode|RD[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|RD[2]~4_combout\ = (\ID_RR_pipeline|RD|Output[2]~3_combout\ & (((\ID_RR_pipeline|RD|Output[2]~1_combout\)))) # (!\ID_RR_pipeline|RD|Output[2]~3_combout\ & ((\ID_RR_pipeline|RD|Output[2]~1_combout\ & ((!\instruc_decode|counter|Output\(2)))) 
-- # (!\ID_RR_pipeline|RD|Output[2]~1_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(8),
	datab => \ID_RR_pipeline|RD|Output[2]~3_combout\,
	datac => \ID_RR_pipeline|RD|Output[2]~1_combout\,
	datad => \instruc_decode|counter|Output\(2),
	combout => \instruc_decode|RD[2]~4_combout\);

-- Location: LCCOMB_X26_Y9_N28
\instruc_decode|RD[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|RD[2]~5_combout\ = (\instruc_decode|RD[2]~4_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(5)) # ((!\ID_RR_pipeline|RD|Output[2]~3_combout\)))) # (!\instruc_decode|RD[2]~4_combout\ & (((\ID_RR_pipeline|RD|Output[2]~3_combout\ & 
-- \IF_ID_Pipepline_Reg|Instruction|Output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|RD[2]~4_combout\,
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(5),
	datac => \ID_RR_pipeline|RD|Output[2]~3_combout\,
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(11),
	combout => \instruc_decode|RD[2]~5_combout\);

-- Location: FF_X26_Y9_N29
\ID_RR_pipeline|RD|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|RD[2]~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|RD|Output\(2));

-- Location: LCCOMB_X26_Y10_N22
\RR_EX_pipeline|RD|Output[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RD|Output[2]~feeder_combout\ = \ID_RR_pipeline|RD|Output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_RR_pipeline|RD|Output\(2),
	combout => \RR_EX_pipeline|RD|Output[2]~feeder_combout\);

-- Location: FF_X26_Y10_N23
\RR_EX_pipeline|RD|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|RD|Output[2]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RD|Output\(2));

-- Location: FF_X26_Y10_N7
\EX_MEM_pipeline|RD|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|RD|Output\(2),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RD|Output\(2));

-- Location: FF_X26_Y10_N21
\MEM_WB_pipeline|RD|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \EX_MEM_pipeline|RD|Output\(2),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|RD|Output\(2));

-- Location: LCCOMB_X25_Y10_N24
\MEM_WB_pipeline|CN|Output~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB_pipeline|CN|Output~feeder_combout\ = \EX_MEM_pipeline|CN|Output~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_pipeline|CN|Output~q\,
	combout => \MEM_WB_pipeline|CN|Output~feeder_combout\);

-- Location: FF_X25_Y10_N25
\MEM_WB_pipeline|CN|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MEM_WB_pipeline|CN|Output~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|CN|Output~q\);

-- Location: LCCOMB_X22_Y10_N12
\RF|Decoder0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Decoder0~6_combout\ = (\MEM_WB_pipeline|RD|Output\(0) & (\MEM_WB_pipeline|RF_wr|Output~q\ & !\MEM_WB_pipeline|CN|Output~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_pipeline|RD|Output\(0),
	datac => \MEM_WB_pipeline|RF_wr|Output~q\,
	datad => \MEM_WB_pipeline|CN|Output~q\,
	combout => \RF|Decoder0~6_combout\);

-- Location: LCCOMB_X22_Y10_N26
\RF|Decoder0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Decoder0~7_combout\ = (!\MEM_WB_pipeline|RD|Output\(2) & (!\MEM_WB_pipeline|RD|Output\(1) & \RF|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_pipeline|RD|Output\(2),
	datac => \MEM_WB_pipeline|RD|Output\(1),
	datad => \RF|Decoder0~6_combout\,
	combout => \RF|Decoder0~7_combout\);

-- Location: FF_X20_Y11_N23
\RF|Data[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[1][15]~11_combout\,
	ena => \RF|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[1][15]~q\);

-- Location: LCCOMB_X19_Y11_N0
\RF|Mux16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux16~2_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & (((\ID_RR_pipeline|RS1|Output\(0))))) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\ID_RR_pipeline|RS1|Output\(0) & ((!\RF|Data[1][15]~q\))) # (!\ID_RR_pipeline|RS1|Output\(0) & (\RF|Data[0][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Data[0][15]~q\,
	datac => \ID_RR_pipeline|RS1|Output\(0),
	datad => \RF|Data[1][15]~q\,
	combout => \RF|Mux16~2_combout\);

-- Location: LCCOMB_X22_Y10_N10
\RF|Decoder0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Decoder0~8_combout\ = (\RF|Decoder0~6_combout\ & (\MEM_WB_pipeline|RD|Output\(1) & !\MEM_WB_pipeline|RD|Output\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Decoder0~6_combout\,
	datab => \MEM_WB_pipeline|RD|Output\(1),
	datad => \MEM_WB_pipeline|RD|Output\(2),
	combout => \RF|Decoder0~8_combout\);

-- Location: FF_X19_Y11_N27
\RF|Data[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(15),
	sload => VCC,
	ena => \RF|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[3][15]~q\);

-- Location: LCCOMB_X21_Y11_N14
\RF|Data[2][15]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[2][15]~12_combout\ = !\MEM_WB_pipeline|Data_out_WB|Output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MEM_WB_pipeline|Data_out_WB|Output\(15),
	combout => \RF|Data[2][15]~12_combout\);

-- Location: LCCOMB_X22_Y10_N20
\RF|Decoder0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Decoder0~4_combout\ = (!\MEM_WB_pipeline|RD|Output\(0) & (\MEM_WB_pipeline|RD|Output\(1) & (\MEM_WB_pipeline|RF_wr|Output~q\ & !\MEM_WB_pipeline|CN|Output~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_pipeline|RD|Output\(0),
	datab => \MEM_WB_pipeline|RD|Output\(1),
	datac => \MEM_WB_pipeline|RF_wr|Output~q\,
	datad => \MEM_WB_pipeline|CN|Output~q\,
	combout => \RF|Decoder0~4_combout\);

-- Location: LCCOMB_X22_Y10_N2
\RF|Decoder0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Decoder0~5_combout\ = (!\MEM_WB_pipeline|RD|Output\(2) & \RF|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_pipeline|RD|Output\(2),
	datad => \RF|Decoder0~4_combout\,
	combout => \RF|Decoder0~5_combout\);

-- Location: FF_X21_Y11_N15
\RF|Data[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[2][15]~12_combout\,
	ena => \RF|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[2][15]~q\);

-- Location: LCCOMB_X19_Y11_N10
\RF|Mux16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux16~3_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Mux16~2_combout\ & (\RF|Data[3][15]~q\)) # (!\RF|Mux16~2_combout\ & ((!\RF|Data[2][15]~q\))))) # (!\ID_RR_pipeline|RS1|Output\(1) & (\RF|Mux16~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Mux16~2_combout\,
	datac => \RF|Data[3][15]~q\,
	datad => \RF|Data[2][15]~q\,
	combout => \RF|Mux16~3_combout\);

-- Location: LCCOMB_X26_Y9_N12
\instruc_decode|RS1[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|RS1[2]~4_combout\ = (\instruc_decode|Equal1~1_combout\ & ((!\instruc_decode|counter|Output\(2)))) # (!\instruc_decode|Equal1~1_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|Equal1~1_combout\,
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(8),
	datad => \instruc_decode|counter|Output\(2),
	combout => \instruc_decode|RS1[2]~4_combout\);

-- Location: LCCOMB_X26_Y9_N30
\instruc_decode|RS1[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|RS1[2]~5_combout\ = (\ID_RR_pipeline|RS1|Output[1]~0_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(11)))) # (!\ID_RR_pipeline|RS1|Output[1]~0_combout\ & (\instruc_decode|RS1[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|RS1[2]~4_combout\,
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(11),
	datad => \ID_RR_pipeline|RS1|Output[1]~0_combout\,
	combout => \instruc_decode|RS1[2]~5_combout\);

-- Location: FF_X26_Y9_N31
\ID_RR_pipeline|RS1|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|RS1[2]~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|RS1|Output\(2));

-- Location: LCCOMB_X22_Y10_N28
\RF|Decoder0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Decoder0~9_combout\ = (!\MEM_WB_pipeline|RD|Output\(1) & \MEM_WB_pipeline|RD|Output\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MEM_WB_pipeline|RD|Output\(1),
	datad => \MEM_WB_pipeline|RD|Output\(2),
	combout => \RF|Decoder0~9_combout\);

-- Location: LCCOMB_X22_Y10_N18
\RF|Decoder0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Decoder0~13_combout\ = (\MEM_WB_pipeline|RD|Output\(0) & (!\MEM_WB_pipeline|CN|Output~q\ & (\MEM_WB_pipeline|RF_wr|Output~q\ & \RF|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_pipeline|RD|Output\(0),
	datab => \MEM_WB_pipeline|CN|Output~q\,
	datac => \MEM_WB_pipeline|RF_wr|Output~q\,
	datad => \RF|Decoder0~9_combout\,
	combout => \RF|Decoder0~13_combout\);

-- Location: FF_X20_Y13_N11
\RF|Data[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(15),
	sload => VCC,
	ena => \RF|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[5][15]~q\);

-- Location: LCCOMB_X22_Y10_N14
\RF|Decoder0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Decoder0~12_combout\ = (\MEM_WB_pipeline|RD|Output\(2) & (\MEM_WB_pipeline|RD|Output\(1) & \RF|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_pipeline|RD|Output\(2),
	datac => \MEM_WB_pipeline|RD|Output\(1),
	datad => \RF|Decoder0~6_combout\,
	combout => \RF|Decoder0~12_combout\);

-- Location: FF_X20_Y13_N1
\RF|Data[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(15),
	sload => VCC,
	ena => \RF|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[7][15]~q\);

-- Location: LCCOMB_X22_Y10_N4
\RF|Decoder0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Decoder0~11_combout\ = (!\MEM_WB_pipeline|RD|Output\(0) & (!\MEM_WB_pipeline|CN|Output~q\ & (\MEM_WB_pipeline|RF_wr|Output~q\ & \RF|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_pipeline|RD|Output\(0),
	datab => \MEM_WB_pipeline|CN|Output~q\,
	datac => \MEM_WB_pipeline|RF_wr|Output~q\,
	datad => \RF|Decoder0~9_combout\,
	combout => \RF|Decoder0~11_combout\);

-- Location: FF_X19_Y14_N9
\RF|Data[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(15),
	sload => VCC,
	ena => \RF|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[4][15]~q\);

-- Location: LCCOMB_X22_Y10_N6
\RF|Decoder0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Decoder0~10_combout\ = (\MEM_WB_pipeline|RD|Output\(2) & \RF|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_pipeline|RD|Output\(2),
	datad => \RF|Decoder0~4_combout\,
	combout => \RF|Decoder0~10_combout\);

-- Location: FF_X20_Y12_N25
\RF|Data[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(15),
	sload => VCC,
	ena => \RF|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[6][15]~q\);

-- Location: LCCOMB_X19_Y14_N8
\RF|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux16~0_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & ((\ID_RR_pipeline|RS1|Output\(0)) # ((\RF|Data[6][15]~q\)))) # (!\ID_RR_pipeline|RS1|Output\(1) & (!\ID_RR_pipeline|RS1|Output\(0) & (\RF|Data[4][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[4][15]~q\,
	datad => \RF|Data[6][15]~q\,
	combout => \RF|Mux16~0_combout\);

-- Location: LCCOMB_X20_Y13_N0
\RF|Mux16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux16~1_combout\ = (\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Mux16~0_combout\ & ((\RF|Data[7][15]~q\))) # (!\RF|Mux16~0_combout\ & (\RF|Data[5][15]~q\)))) # (!\ID_RR_pipeline|RS1|Output\(0) & (((\RF|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[5][15]~q\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[7][15]~q\,
	datad => \RF|Mux16~0_combout\,
	combout => \RF|Mux16~1_combout\);

-- Location: LCCOMB_X20_Y13_N22
\RF|Mux16~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux16~4_combout\ = (\ID_RR_pipeline|RS1|Output\(2) & ((\RF|Mux16~1_combout\))) # (!\ID_RR_pipeline|RS1|Output\(2) & (\RF|Mux16~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux16~3_combout\,
	datac => \ID_RR_pipeline|RS1|Output\(2),
	datad => \RF|Mux16~1_combout\,
	combout => \RF|Mux16~4_combout\);

-- Location: LCCOMB_X30_Y11_N4
\RR_EX_pipeline|RF_D2|Output[14]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D2|Output[14]~1_combout\ = (\MovingFWD|MuxB[0]~3_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(14))) # (!\MovingFWD|MuxB[0]~3_combout\ & ((\PC|Output[14]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_pipeline|Data_out_WB|Output\(14),
	datab => \MovingFWD|MuxB[0]~3_combout\,
	datad => \PC|Output[14]~8_combout\,
	combout => \RR_EX_pipeline|RF_D2|Output[14]~1_combout\);

-- Location: LCCOMB_X27_Y10_N10
\RR_EX_pipeline|RF_D2|Output[4]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D2|Output[4]~17_combout\ = (\MovingFWD|MuxB[0]~3_combout\) # (\ID_RR_pipeline|RS2|Output\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MovingFWD|MuxB[0]~3_combout\,
	datad => \ID_RR_pipeline|RS2|Output\(2),
	combout => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\);

-- Location: LCCOMB_X29_Y12_N18
\PC|Output[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[14]~feeder_combout\ = \PC|Output[14]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|Output[14]~8_combout\,
	combout => \PC|Output[14]~feeder_combout\);

-- Location: LCCOMB_X27_Y9_N12
\ID_RR_pipeline|PC|Output[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_RR_pipeline|PC|Output[13]~feeder_combout\ = \IF_ID_Pipepline_Reg|PC|Output\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipepline_Reg|PC|Output\(13),
	combout => \ID_RR_pipeline|PC|Output[13]~feeder_combout\);

-- Location: FF_X27_Y9_N13
\ID_RR_pipeline|PC|Output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID_RR_pipeline|PC|Output[13]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|PC|Output\(13));

-- Location: FF_X27_Y11_N25
\RR_EX_pipeline|PC|Output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|PC|Output\(13),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|PC|Output\(13));

-- Location: LCCOMB_X27_Y13_N0
\Jal|H_Jal~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Jal|H_Jal~2_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(14) & \IF_ID_Pipepline_Reg|Instruction|Output\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	combout => \Jal|H_Jal~2_combout\);

-- Location: LCCOMB_X27_Y13_N10
\instruc_decode|Imm[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Imm[9]~14_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(8) & (\Jal|H_Jal~2_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(12) $ (!\IF_ID_Pipepline_Reg|Instruction|Output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(8),
	datab => \Jal|H_Jal~2_combout\,
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \instruc_decode|Imm[9]~14_combout\);

-- Location: FF_X27_Y13_N11
\ID_RR_pipeline|Imm|Output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|Imm[9]~14_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|Imm|Output\(9));

-- Location: FF_X32_Y13_N19
\RR_EX_pipeline|Imm|Output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|Imm|Output\(9),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|Imm|Output\(9));

-- Location: FF_X28_Y13_N27
\MEM_WB_pipeline|Data_out_WB|Output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[7]~14_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|Data_out_WB|Output\(7));

-- Location: LCCOMB_X26_Y10_N2
\MovingFWD|forwarding~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MovingFWD|forwarding~12_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & (\MEM_WB_pipeline|RD|Output\(1) & (\ID_RR_pipeline|RS1|Output\(0) $ (!\MEM_WB_pipeline|RD|Output\(0))))) # (!\ID_RR_pipeline|RS1|Output\(1) & (!\MEM_WB_pipeline|RD|Output\(1) & 
-- (\ID_RR_pipeline|RS1|Output\(0) $ (!\MEM_WB_pipeline|RD|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \MEM_WB_pipeline|RD|Output\(1),
	datad => \MEM_WB_pipeline|RD|Output\(0),
	combout => \MovingFWD|forwarding~12_combout\);

-- Location: LCCOMB_X26_Y10_N20
\MovingFWD|forwarding~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MovingFWD|forwarding~13_combout\ = (\MEM_WB_pipeline|RF_wr|Output~q\ & (\MovingFWD|forwarding~12_combout\ & (\ID_RR_pipeline|RS1|Output\(2) $ (!\MEM_WB_pipeline|RD|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_pipeline|RF_wr|Output~q\,
	datab => \ID_RR_pipeline|RS1|Output\(2),
	datac => \MEM_WB_pipeline|RD|Output\(2),
	datad => \MovingFWD|forwarding~12_combout\,
	combout => \MovingFWD|forwarding~13_combout\);

-- Location: LCCOMB_X26_Y10_N12
\MovingFWD|forwarding~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MovingFWD|forwarding~10_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & (\EX_MEM_pipeline|RD|Output\(1) & (\EX_MEM_pipeline|RD|Output\(0) $ (!\ID_RR_pipeline|RS1|Output\(0))))) # (!\ID_RR_pipeline|RS1|Output\(1) & (!\EX_MEM_pipeline|RD|Output\(1) & 
-- (\EX_MEM_pipeline|RD|Output\(0) $ (!\ID_RR_pipeline|RS1|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \EX_MEM_pipeline|RD|Output\(1),
	datac => \EX_MEM_pipeline|RD|Output\(0),
	datad => \ID_RR_pipeline|RS1|Output\(0),
	combout => \MovingFWD|forwarding~10_combout\);

-- Location: LCCOMB_X26_Y10_N30
\MovingFWD|forwarding~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MovingFWD|forwarding~11_combout\ = (\MovingFWD|forwarding~10_combout\ & (\EX_MEM_pipeline|RF_wr|Output~q\ & (\EX_MEM_pipeline|RD|Output\(2) $ (!\ID_RR_pipeline|RS1|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MovingFWD|forwarding~10_combout\,
	datab => \EX_MEM_pipeline|RF_wr|Output~q\,
	datac => \EX_MEM_pipeline|RD|Output\(2),
	datad => \ID_RR_pipeline|RS1|Output\(2),
	combout => \MovingFWD|forwarding~11_combout\);

-- Location: LCCOMB_X26_Y10_N28
\MovingFWD|forwarding~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MovingFWD|forwarding~6_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & (\RR_EX_pipeline|RD|Output\(1) & (\RR_EX_pipeline|RD|Output\(0) $ (!\ID_RR_pipeline|RS1|Output\(0))))) # (!\ID_RR_pipeline|RS1|Output\(1) & (!\RR_EX_pipeline|RD|Output\(1) & 
-- (\RR_EX_pipeline|RD|Output\(0) $ (!\ID_RR_pipeline|RS1|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RR_EX_pipeline|RD|Output\(0),
	datac => \RR_EX_pipeline|RD|Output\(1),
	datad => \ID_RR_pipeline|RS1|Output\(0),
	combout => \MovingFWD|forwarding~6_combout\);

-- Location: LCCOMB_X27_Y10_N8
\MovingFWD|forwarding~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MovingFWD|forwarding~15_combout\ = (\MUX_rfwr|Mux0~1_combout\ & (\MovingFWD|forwarding~6_combout\ & (\RR_EX_pipeline|RD|Output\(2) $ (!\ID_RR_pipeline|RS1|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_rfwr|Mux0~1_combout\,
	datab => \RR_EX_pipeline|RD|Output\(2),
	datac => \ID_RR_pipeline|RS1|Output\(2),
	datad => \MovingFWD|forwarding~6_combout\,
	combout => \MovingFWD|forwarding~15_combout\);

-- Location: LCCOMB_X28_Y9_N16
\RR_EX_pipeline|RF_D1|Output[7]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D1|Output[7]~0_combout\ = ((\MovingFWD|forwarding~11_combout\) # (\MovingFWD|forwarding~15_combout\)) # (!\MovingFWD|forwarding~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MovingFWD|forwarding~13_combout\,
	datac => \MovingFWD|forwarding~11_combout\,
	datad => \MovingFWD|forwarding~15_combout\,
	combout => \RR_EX_pipeline|RF_D1|Output[7]~0_combout\);

-- Location: LCCOMB_X26_Y10_N26
\RR_EX_pipeline|RF_D1|Output[7]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D1|Output[7]~2_combout\ = (!\MovingFWD|forwarding~13_combout\ & ((\ID_RR_pipeline|RS1|Output\(1)) # ((\ID_RR_pipeline|RS1|Output\(0)) # (\ID_RR_pipeline|RS1|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \MovingFWD|forwarding~13_combout\,
	datad => \ID_RR_pipeline|RS1|Output\(2),
	combout => \RR_EX_pipeline|RF_D1|Output[7]~2_combout\);

-- Location: LCCOMB_X27_Y10_N28
\RR_EX_pipeline|RF_D1|Output[7]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D1|Output[7]~3_combout\ = (\MovingFWD|forwarding~11_combout\ & (((\MovingFWD|MuxB[0]~0_combout\)) # (!\MovingFWD|forwarding~15_combout\))) # (!\MovingFWD|forwarding~11_combout\ & (!\MovingFWD|forwarding~15_combout\ & 
-- ((!\RR_EX_pipeline|RF_D1|Output[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MovingFWD|forwarding~11_combout\,
	datab => \MovingFWD|forwarding~15_combout\,
	datac => \MovingFWD|MuxB[0]~0_combout\,
	datad => \RR_EX_pipeline|RF_D1|Output[7]~2_combout\,
	combout => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\);

-- Location: LCCOMB_X28_Y9_N30
\RR_EX_pipeline|RF_D1|Output[7]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D1|Output[7]~1_combout\ = (\MovingFWD|forwarding~13_combout\) # ((\MovingFWD|forwarding~11_combout\) # (\MovingFWD|forwarding~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MovingFWD|forwarding~13_combout\,
	datac => \MovingFWD|forwarding~11_combout\,
	datad => \MovingFWD|forwarding~15_combout\,
	combout => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\);

-- Location: LCCOMB_X20_Y11_N28
\RF|Data[1][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[1][7]~feeder_combout\ = \MEM_WB_pipeline|Data_out_WB|Output\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(7),
	combout => \RF|Data[1][7]~feeder_combout\);

-- Location: FF_X20_Y11_N29
\RF|Data[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[1][7]~feeder_combout\,
	ena => \RF|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[1][7]~q\);

-- Location: LCCOMB_X19_Y11_N6
\EX_MEM_pipeline|PC|Output[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|PC|Output[7]~feeder_combout\ = \RR_EX_pipeline|PC|Output\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RR_EX_pipeline|PC|Output\(7),
	combout => \EX_MEM_pipeline|PC|Output[7]~feeder_combout\);

-- Location: FF_X19_Y11_N7
\EX_MEM_pipeline|PC|Output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|PC|Output[7]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|PC|Output\(7));

-- Location: LCCOMB_X19_Y11_N28
\MEM_WB_pipeline|PC|Output[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB_pipeline|PC|Output[7]~feeder_combout\ = \EX_MEM_pipeline|PC|Output\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_pipeline|PC|Output\(7),
	combout => \MEM_WB_pipeline|PC|Output[7]~feeder_combout\);

-- Location: FF_X19_Y11_N29
\MEM_WB_pipeline|PC|Output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MEM_WB_pipeline|PC|Output[7]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|PC|Output\(7));

-- Location: LCCOMB_X20_Y11_N18
\RF|Data[0][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[0][7]~feeder_combout\ = \MEM_WB_pipeline|PC|Output\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|PC|Output\(7),
	combout => \RF|Data[0][7]~feeder_combout\);

-- Location: FF_X20_Y11_N19
\RF|Data[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[0][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[0][7]~q\);

-- Location: LCCOMB_X20_Y11_N8
\RF|Mux24~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux24~2_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & (((\ID_RR_pipeline|RS1|Output\(0))))) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\ID_RR_pipeline|RS1|Output\(0) & (\RF|Data[1][7]~q\)) # (!\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Data[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Data[1][7]~q\,
	datac => \ID_RR_pipeline|RS1|Output\(0),
	datad => \RF|Data[0][7]~q\,
	combout => \RF|Mux24~2_combout\);

-- Location: FF_X24_Y13_N31
\RF|Data[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(7),
	sload => VCC,
	ena => \RF|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[2][7]~q\);

-- Location: FF_X20_Y14_N15
\RF|Data[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(7),
	sload => VCC,
	ena => \RF|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[3][7]~q\);

-- Location: LCCOMB_X24_Y13_N30
\RF|Mux24~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux24~3_combout\ = (\RF|Mux24~2_combout\ & (((\RF|Data[3][7]~q\)) # (!\ID_RR_pipeline|RS1|Output\(1)))) # (!\RF|Mux24~2_combout\ & (\ID_RR_pipeline|RS1|Output\(1) & (\RF|Data[2][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux24~2_combout\,
	datab => \ID_RR_pipeline|RS1|Output\(1),
	datac => \RF|Data[2][7]~q\,
	datad => \RF|Data[3][7]~q\,
	combout => \RF|Mux24~3_combout\);

-- Location: LCCOMB_X20_Y12_N26
\RF|Data[6][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[6][7]~feeder_combout\ = \MEM_WB_pipeline|Data_out_WB|Output\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(7),
	combout => \RF|Data[6][7]~feeder_combout\);

-- Location: FF_X20_Y12_N27
\RF|Data[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[6][7]~feeder_combout\,
	ena => \RF|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[6][7]~q\);

-- Location: FF_X19_Y14_N29
\RF|Data[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(7),
	sload => VCC,
	ena => \RF|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[4][7]~q\);

-- Location: LCCOMB_X19_Y14_N28
\RF|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux24~0_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Data[6][7]~q\) # ((\ID_RR_pipeline|RS1|Output\(0))))) # (!\ID_RR_pipeline|RS1|Output\(1) & (((\RF|Data[4][7]~q\ & !\ID_RR_pipeline|RS1|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Data[6][7]~q\,
	datac => \RF|Data[4][7]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(0),
	combout => \RF|Mux24~0_combout\);

-- Location: FF_X20_Y14_N29
\RF|Data[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(7),
	sload => VCC,
	ena => \RF|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[7][7]~q\);

-- Location: FF_X19_Y14_N17
\RF|Data[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(7),
	sload => VCC,
	ena => \RF|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[5][7]~q\);

-- Location: LCCOMB_X19_Y14_N16
\RF|Mux24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux24~1_combout\ = (\RF|Mux24~0_combout\ & ((\RF|Data[7][7]~q\) # ((!\ID_RR_pipeline|RS1|Output\(0))))) # (!\RF|Mux24~0_combout\ & (((\RF|Data[5][7]~q\ & \ID_RR_pipeline|RS1|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux24~0_combout\,
	datab => \RF|Data[7][7]~q\,
	datac => \RF|Data[5][7]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(0),
	combout => \RF|Mux24~1_combout\);

-- Location: LCCOMB_X24_Y13_N28
\RF|Mux24~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux24~4_combout\ = (\ID_RR_pipeline|RS1|Output\(2) & ((\RF|Mux24~1_combout\))) # (!\ID_RR_pipeline|RS1|Output\(2) & (\RF|Mux24~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_RR_pipeline|RS1|Output\(2),
	datac => \RF|Mux24~3_combout\,
	datad => \RF|Mux24~1_combout\,
	combout => \RF|Mux24~4_combout\);

-- Location: LCCOMB_X28_Y9_N8
\MuxA1|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux8~0_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & ((\ID_RR_pipeline|PC|Output\(7)) # ((\RR_EX_pipeline|RF_D1|Output[7]~1_combout\)))) # (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & (((!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & 
-- \RF|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|PC|Output\(7),
	datab => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datac => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datad => \RF|Mux24~4_combout\,
	combout => \MuxA1|Mux8~0_combout\);

-- Location: FF_X30_Y8_N13
\IF_ID_Pipepline_Reg|PC|Output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \PC|Output\(6),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|PC|Output\(6));

-- Location: FF_X29_Y11_N15
\ID_RR_pipeline|PC|Output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \IF_ID_Pipepline_Reg|PC|Output\(6),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|PC|Output\(6));

-- Location: FF_X28_Y11_N7
\RR_EX_pipeline|PC|Output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|PC|Output\(6),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|PC|Output\(6));

-- Location: LCCOMB_X25_Y11_N10
\PCp2_EX[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCp2_EX[5]~8_combout\ = (\RR_EX_pipeline|PC|Output\(5) & (\PCp2_EX[4]~7\ $ (GND))) # (!\RR_EX_pipeline|PC|Output\(5) & (!\PCp2_EX[4]~7\ & VCC))
-- \PCp2_EX[5]~9\ = CARRY((\RR_EX_pipeline|PC|Output\(5) & !\PCp2_EX[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX_pipeline|PC|Output\(5),
	datad => VCC,
	cin => \PCp2_EX[4]~7\,
	combout => \PCp2_EX[5]~8_combout\,
	cout => \PCp2_EX[5]~9\);

-- Location: LCCOMB_X25_Y11_N12
\PCp2_EX[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCp2_EX[6]~10_combout\ = (\RR_EX_pipeline|PC|Output\(6) & (!\PCp2_EX[5]~9\)) # (!\RR_EX_pipeline|PC|Output\(6) & ((\PCp2_EX[5]~9\) # (GND)))
-- \PCp2_EX[6]~11\ = CARRY((!\PCp2_EX[5]~9\) # (!\RR_EX_pipeline|PC|Output\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|PC|Output\(6),
	datad => VCC,
	cin => \PCp2_EX[5]~9\,
	combout => \PCp2_EX[6]~10_combout\,
	cout => \PCp2_EX[6]~11\);

-- Location: LCCOMB_X25_Y11_N14
\PCp2_EX[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCp2_EX[7]~12_combout\ = (\RR_EX_pipeline|PC|Output\(7) & (\PCp2_EX[6]~11\ $ (GND))) # (!\RR_EX_pipeline|PC|Output\(7) & (!\PCp2_EX[6]~11\ & VCC))
-- \PCp2_EX[7]~13\ = CARRY((\RR_EX_pipeline|PC|Output\(7) & !\PCp2_EX[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|PC|Output\(7),
	datad => VCC,
	cin => \PCp2_EX[6]~11\,
	combout => \PCp2_EX[7]~12_combout\,
	cout => \PCp2_EX[7]~13\);

-- Location: LCCOMB_X25_Y9_N10
\instruc_decode|var_Imm~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~22_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (\IF_ID_Pipepline_Reg|Instruction|Output\(5) & (\IF_ID_Pipepline_Reg|Instruction|Output\(12) $ (!\IF_ID_Pipepline_Reg|Instruction|Output\(13))))) # 
-- (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(13) & (\IF_ID_Pipepline_Reg|Instruction|Output\(12))) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(13) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(5),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \instruc_decode|var_Imm~22_combout\);

-- Location: LCCOMB_X25_Y9_N24
\instruc_decode|var_Imm~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~21_combout\ = (\instruc_decode|var_Imm~7_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(15)) # (\IF_ID_Pipepline_Reg|Instruction|Output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(6),
	datac => \instruc_decode|var_Imm~7_combout\,
	combout => \instruc_decode|var_Imm~21_combout\);

-- Location: LCCOMB_X25_Y9_N20
\instruc_decode|var_Imm~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~23_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(13) & (((\IF_ID_Pipepline_Reg|Instruction|Output\(5))) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(15)))) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(13) & 
-- (\IF_ID_Pipepline_Reg|Instruction|Output\(12) & (\IF_ID_Pipepline_Reg|Instruction|Output\(15) $ (!\IF_ID_Pipepline_Reg|Instruction|Output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(5),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \instruc_decode|var_Imm~23_combout\);

-- Location: LCCOMB_X25_Y9_N26
\instruc_decode|var_Imm~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~24_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(14) & \instruc_decode|var_Imm~23_combout\)) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & 
-- (\IF_ID_Pipepline_Reg|Instruction|Output\(14) & !\instruc_decode|var_Imm~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datad => \instruc_decode|var_Imm~23_combout\,
	combout => \instruc_decode|var_Imm~24_combout\);

-- Location: LCCOMB_X25_Y9_N28
\instruc_decode|var_Imm~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~25_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(15)) # ((!\IF_ID_Pipepline_Reg|Instruction|Output\(14) & \instruc_decode|var_Imm~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datad => \instruc_decode|var_Imm~23_combout\,
	combout => \instruc_decode|var_Imm~25_combout\);

-- Location: LCCOMB_X25_Y9_N4
\instruc_decode|var_Imm~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~26_combout\ = (\instruc_decode|var_Imm~22_combout\ & ((\instruc_decode|var_Imm~24_combout\ & ((!\instruc_decode|var_Imm~25_combout\))) # (!\instruc_decode|var_Imm~24_combout\ & (\instruc_decode|var_Imm~21_combout\ & 
-- \instruc_decode|var_Imm~25_combout\)))) # (!\instruc_decode|var_Imm~22_combout\ & (\instruc_decode|var_Imm~21_combout\ & (\instruc_decode|var_Imm~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|var_Imm~22_combout\,
	datab => \instruc_decode|var_Imm~21_combout\,
	datac => \instruc_decode|var_Imm~24_combout\,
	datad => \instruc_decode|var_Imm~25_combout\,
	combout => \instruc_decode|var_Imm~26_combout\);

-- Location: FF_X25_Y9_N5
\ID_RR_pipeline|Imm|Output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|var_Imm~26_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|Imm|Output\(6));

-- Location: FF_X31_Y11_N25
\RR_EX_pipeline|Imm|Output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|Imm|Output\(6),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|Imm|Output\(6));

-- Location: LCCOMB_X25_Y9_N16
\instruc_decode|var_Imm~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~30_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(4) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(15)) # ((!\IF_ID_Pipepline_Reg|Instruction|Output\(13) & \IF_ID_Pipepline_Reg|Instruction|Output\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(4),
	combout => \instruc_decode|var_Imm~30_combout\);

-- Location: LCCOMB_X25_Y9_N14
\instruc_decode|var_Imm~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~8_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(14) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (\IF_ID_Pipepline_Reg|Instruction|Output\(12) $ (\IF_ID_Pipepline_Reg|Instruction|Output\(13)))) # 
-- (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(12) & !\IF_ID_Pipepline_Reg|Instruction|Output\(13))))) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(14) & (((\IF_ID_Pipepline_Reg|Instruction|Output\(12) & 
-- \IF_ID_Pipepline_Reg|Instruction|Output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \instruc_decode|var_Imm~8_combout\);

-- Location: LCCOMB_X25_Y9_N2
\instruc_decode|var_Imm~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~19_combout\ = (\instruc_decode|var_Imm~7_combout\ & (\instruc_decode|var_Imm~8_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(15) $ (!\instruc_decode|var_Imm~30_combout\)))) # (!\instruc_decode|var_Imm~7_combout\ & 
-- (\IF_ID_Pipepline_Reg|Instruction|Output\(15) & ((\instruc_decode|var_Imm~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datab => \instruc_decode|var_Imm~8_combout\,
	datac => \instruc_decode|var_Imm~7_combout\,
	datad => \instruc_decode|var_Imm~30_combout\,
	combout => \instruc_decode|var_Imm~19_combout\);

-- Location: LCCOMB_X25_Y9_N22
\instruc_decode|var_Imm~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~20_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(5) & ((\instruc_decode|Equal0~0_combout\) # (\instruc_decode|var_Imm~30_combout\ $ (\instruc_decode|var_Imm~19_combout\)))) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(5) & 
-- (\instruc_decode|var_Imm~30_combout\ & ((!\instruc_decode|var_Imm~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(5),
	datab => \instruc_decode|var_Imm~30_combout\,
	datac => \instruc_decode|Equal0~0_combout\,
	datad => \instruc_decode|var_Imm~19_combout\,
	combout => \instruc_decode|var_Imm~20_combout\);

-- Location: FF_X25_Y9_N23
\ID_RR_pipeline|Imm|Output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|var_Imm~20_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|Imm|Output\(5));

-- Location: FF_X32_Y13_N15
\RR_EX_pipeline|Imm|Output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|Imm|Output\(5),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|Imm|Output\(5));

-- Location: LCCOMB_X25_Y9_N18
\instruc_decode|var_Imm~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~28_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(3) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(15)) # ((\IF_ID_Pipepline_Reg|Instruction|Output\(14) & !\IF_ID_Pipepline_Reg|Instruction|Output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(3),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \instruc_decode|var_Imm~28_combout\);

-- Location: LCCOMB_X25_Y9_N0
\instruc_decode|var_Imm~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~9_combout\ = (\instruc_decode|var_Imm~7_combout\ & (\instruc_decode|var_Imm~8_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(15) $ (!\instruc_decode|var_Imm~28_combout\)))) # (!\instruc_decode|var_Imm~7_combout\ & 
-- (\IF_ID_Pipepline_Reg|Instruction|Output\(15) & ((\instruc_decode|var_Imm~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datab => \instruc_decode|var_Imm~8_combout\,
	datac => \instruc_decode|var_Imm~7_combout\,
	datad => \instruc_decode|var_Imm~28_combout\,
	combout => \instruc_decode|var_Imm~9_combout\);

-- Location: LCCOMB_X25_Y9_N8
\instruc_decode|var_Imm~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Imm~10_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(4) & ((\instruc_decode|Equal0~0_combout\) # (\instruc_decode|var_Imm~9_combout\ $ (\instruc_decode|var_Imm~28_combout\)))) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(4) & 
-- (!\instruc_decode|var_Imm~9_combout\ & ((\instruc_decode|var_Imm~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(4),
	datab => \instruc_decode|var_Imm~9_combout\,
	datac => \instruc_decode|Equal0~0_combout\,
	datad => \instruc_decode|var_Imm~28_combout\,
	combout => \instruc_decode|var_Imm~10_combout\);

-- Location: FF_X25_Y9_N9
\ID_RR_pipeline|Imm|Output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|var_Imm~10_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|Imm|Output\(4));

-- Location: FF_X29_Y13_N9
\RR_EX_pipeline|Imm|Output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|Imm|Output\(4),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|Imm|Output\(4));

-- Location: LCCOMB_X26_Y13_N10
\ID_RR_pipeline|Imm|Output[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_RR_pipeline|Imm|Output[2]~2_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(12) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(13) & (\IF_ID_Pipepline_Reg|Instruction|Output\(15) $ (\IF_ID_Pipepline_Reg|Instruction|Output\(14))))) # 
-- (!\IF_ID_Pipepline_Reg|Instruction|Output\(12) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(14) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(13))) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(14) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	combout => \ID_RR_pipeline|Imm|Output[2]~2_combout\);

-- Location: LCCOMB_X33_Y13_N18
\ID_RR_pipeline|Imm|Output[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_RR_pipeline|Imm|Output[2]~0_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(12) & (\IF_ID_Pipepline_Reg|Instruction|Output\(15) & \IF_ID_Pipepline_Reg|Instruction|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \ID_RR_pipeline|Imm|Output[2]~0_combout\);

-- Location: LCCOMB_X33_Y13_N28
\instruc_decode|Imm[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Imm[2]~4_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (\IF_ID_Pipepline_Reg|Instruction|Output\(12) $ (\IF_ID_Pipepline_Reg|Instruction|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \instruc_decode|Imm[2]~4_combout\);

-- Location: LCCOMB_X33_Y13_N6
\instruc_decode|Imm[3]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Imm[3]~9_combout\ = (\ID_RR_pipeline|Imm|Output[2]~0_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(2))) # (!\ID_RR_pipeline|Imm|Output[2]~0_combout\ & (((\instruc_decode|counter|Output\(2) & !\instruc_decode|Imm[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(2),
	datab => \instruc_decode|counter|Output\(2),
	datac => \ID_RR_pipeline|Imm|Output[2]~0_combout\,
	datad => \instruc_decode|Imm[2]~4_combout\,
	combout => \instruc_decode|Imm[3]~9_combout\);

-- Location: LCCOMB_X33_Y13_N8
\ID_RR_pipeline|Imm|Output[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_RR_pipeline|Imm|Output[2]~1_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(14) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(13)) # ((\IF_ID_Pipepline_Reg|Instruction|Output\(12) & \IF_ID_Pipepline_Reg|Instruction|Output\(15))))) # 
-- (!\IF_ID_Pipepline_Reg|Instruction|Output\(14) & (\IF_ID_Pipepline_Reg|Instruction|Output\(12) & (\IF_ID_Pipepline_Reg|Instruction|Output\(15) & \IF_ID_Pipepline_Reg|Instruction|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \ID_RR_pipeline|Imm|Output[2]~1_combout\);

-- Location: LCCOMB_X33_Y13_N10
\instruc_decode|Imm[2]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Imm[2]~6_combout\ = (\ID_RR_pipeline|Imm|Output[2]~0_combout\ & (((\IF_ID_Pipepline_Reg|Instruction|Output\(13) & !\ID_RR_pipeline|Imm|Output[2]~1_combout\)) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|Imm|Output[2]~0_combout\,
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	datac => \ID_RR_pipeline|Imm|Output[2]~1_combout\,
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	combout => \instruc_decode|Imm[2]~6_combout\);

-- Location: LCCOMB_X33_Y13_N24
\instruc_decode|Imm[3]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Imm[3]~10_combout\ = (!\instruc_decode|Imm[2]~6_combout\ & ((\ID_RR_pipeline|Imm|Output[2]~1_combout\ & (\instruc_decode|Imm[3]~9_combout\)) # (!\ID_RR_pipeline|Imm|Output[2]~1_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|Imm[3]~9_combout\,
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(3),
	datac => \ID_RR_pipeline|Imm|Output[2]~1_combout\,
	datad => \instruc_decode|Imm[2]~6_combout\,
	combout => \instruc_decode|Imm[3]~10_combout\);

-- Location: LCCOMB_X26_Y13_N30
\instruc_decode|Imm[3]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Imm[3]~11_combout\ = (\instruc_decode|Imm[2]~0_combout\ & ((\ID_RR_pipeline|Imm|Output[2]~2_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(2))) # (!\ID_RR_pipeline|Imm|Output[2]~2_combout\ & ((\instruc_decode|Imm[3]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|Imm|Output[2]~2_combout\,
	datab => \instruc_decode|Imm[2]~0_combout\,
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(2),
	datad => \instruc_decode|Imm[3]~10_combout\,
	combout => \instruc_decode|Imm[3]~11_combout\);

-- Location: FF_X26_Y13_N31
\ID_RR_pipeline|Imm|Output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|Imm[3]~11_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|Imm|Output\(3));

-- Location: FF_X30_Y13_N11
\RR_EX_pipeline|Imm|Output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|Imm|Output\(3),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|Imm|Output\(3));

-- Location: LCCOMB_X27_Y11_N6
\ALU3_EX|Outp[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU3_EX|Outp[4]~6_combout\ = (\RR_EX_pipeline|PC|Output\(4) & ((\RR_EX_pipeline|Imm|Output\(3) & (\ALU3_EX|Outp[3]~5\ & VCC)) # (!\RR_EX_pipeline|Imm|Output\(3) & (!\ALU3_EX|Outp[3]~5\)))) # (!\RR_EX_pipeline|PC|Output\(4) & 
-- ((\RR_EX_pipeline|Imm|Output\(3) & (!\ALU3_EX|Outp[3]~5\)) # (!\RR_EX_pipeline|Imm|Output\(3) & ((\ALU3_EX|Outp[3]~5\) # (GND)))))
-- \ALU3_EX|Outp[4]~7\ = CARRY((\RR_EX_pipeline|PC|Output\(4) & (!\RR_EX_pipeline|Imm|Output\(3) & !\ALU3_EX|Outp[3]~5\)) # (!\RR_EX_pipeline|PC|Output\(4) & ((!\ALU3_EX|Outp[3]~5\) # (!\RR_EX_pipeline|Imm|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|PC|Output\(4),
	datab => \RR_EX_pipeline|Imm|Output\(3),
	datad => VCC,
	cin => \ALU3_EX|Outp[3]~5\,
	combout => \ALU3_EX|Outp[4]~6_combout\,
	cout => \ALU3_EX|Outp[4]~7\);

-- Location: LCCOMB_X27_Y11_N8
\ALU3_EX|Outp[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU3_EX|Outp[5]~8_combout\ = ((\RR_EX_pipeline|PC|Output\(5) $ (\RR_EX_pipeline|Imm|Output\(4) $ (!\ALU3_EX|Outp[4]~7\)))) # (GND)
-- \ALU3_EX|Outp[5]~9\ = CARRY((\RR_EX_pipeline|PC|Output\(5) & ((\RR_EX_pipeline|Imm|Output\(4)) # (!\ALU3_EX|Outp[4]~7\))) # (!\RR_EX_pipeline|PC|Output\(5) & (\RR_EX_pipeline|Imm|Output\(4) & !\ALU3_EX|Outp[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|PC|Output\(5),
	datab => \RR_EX_pipeline|Imm|Output\(4),
	datad => VCC,
	cin => \ALU3_EX|Outp[4]~7\,
	combout => \ALU3_EX|Outp[5]~8_combout\,
	cout => \ALU3_EX|Outp[5]~9\);

-- Location: LCCOMB_X27_Y11_N10
\ALU3_EX|Outp[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU3_EX|Outp[6]~10_combout\ = (\RR_EX_pipeline|PC|Output\(6) & ((\RR_EX_pipeline|Imm|Output\(5) & (\ALU3_EX|Outp[5]~9\ & VCC)) # (!\RR_EX_pipeline|Imm|Output\(5) & (!\ALU3_EX|Outp[5]~9\)))) # (!\RR_EX_pipeline|PC|Output\(6) & 
-- ((\RR_EX_pipeline|Imm|Output\(5) & (!\ALU3_EX|Outp[5]~9\)) # (!\RR_EX_pipeline|Imm|Output\(5) & ((\ALU3_EX|Outp[5]~9\) # (GND)))))
-- \ALU3_EX|Outp[6]~11\ = CARRY((\RR_EX_pipeline|PC|Output\(6) & (!\RR_EX_pipeline|Imm|Output\(5) & !\ALU3_EX|Outp[5]~9\)) # (!\RR_EX_pipeline|PC|Output\(6) & ((!\ALU3_EX|Outp[5]~9\) # (!\RR_EX_pipeline|Imm|Output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|PC|Output\(6),
	datab => \RR_EX_pipeline|Imm|Output\(5),
	datad => VCC,
	cin => \ALU3_EX|Outp[5]~9\,
	combout => \ALU3_EX|Outp[6]~10_combout\,
	cout => \ALU3_EX|Outp[6]~11\);

-- Location: LCCOMB_X27_Y11_N12
\ALU3_EX|Outp[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU3_EX|Outp[7]~12_combout\ = ((\RR_EX_pipeline|PC|Output\(7) $ (\RR_EX_pipeline|Imm|Output\(6) $ (!\ALU3_EX|Outp[6]~11\)))) # (GND)
-- \ALU3_EX|Outp[7]~13\ = CARRY((\RR_EX_pipeline|PC|Output\(7) & ((\RR_EX_pipeline|Imm|Output\(6)) # (!\ALU3_EX|Outp[6]~11\))) # (!\RR_EX_pipeline|PC|Output\(7) & (\RR_EX_pipeline|Imm|Output\(6) & !\ALU3_EX|Outp[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|PC|Output\(7),
	datab => \RR_EX_pipeline|Imm|Output\(6),
	datad => VCC,
	cin => \ALU3_EX|Outp[6]~11\,
	combout => \ALU3_EX|Outp[7]~12_combout\,
	cout => \ALU3_EX|Outp[7]~13\);

-- Location: LCCOMB_X26_Y13_N16
\instruc_decode|Imm[8]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Imm[8]~2_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(12) & (\IF_ID_Pipepline_Reg|Instruction|Output\(13) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & !\IF_ID_Pipepline_Reg|Instruction|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	combout => \instruc_decode|Imm[8]~2_combout\);

-- Location: LCCOMB_X27_Y13_N24
\instruc_decode|Imm[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Imm[7]~12_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(14) & (\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (\IF_ID_Pipepline_Reg|Instruction|Output\(12) $ (!\IF_ID_Pipepline_Reg|Instruction|Output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \instruc_decode|Imm[7]~12_combout\);

-- Location: LCCOMB_X27_Y13_N30
\instruc_decode|Imm[7]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Imm[7]~13_combout\ = (\instruc_decode|Imm[8]~2_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(7)) # ((\instruc_decode|Imm[7]~12_combout\ & \IF_ID_Pipepline_Reg|Instruction|Output\(6))))) # (!\instruc_decode|Imm[8]~2_combout\ & 
-- (\instruc_decode|Imm[7]~12_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|Imm[8]~2_combout\,
	datab => \instruc_decode|Imm[7]~12_combout\,
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(7),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(6),
	combout => \instruc_decode|Imm[7]~13_combout\);

-- Location: FF_X27_Y13_N31
\ID_RR_pipeline|Imm|Output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|Imm[7]~13_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|Imm|Output\(7));

-- Location: FF_X27_Y13_N1
\RR_EX_pipeline|Imm|Output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|Imm|Output\(7),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|Imm|Output\(7));

-- Location: LCCOMB_X28_Y13_N28
\RR_EX_pipeline|RF_D2|Output[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D2|Output[7]~14_combout\ = (\MovingFWD|MuxB[0]~3_combout\ & ((\MEM_WB_pipeline|Data_out_WB|Output\(7)))) # (!\MovingFWD|MuxB[0]~3_combout\ & (\PC|Output[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output[7]~14_combout\,
	datab => \MEM_WB_pipeline|Data_out_WB|Output\(7),
	datad => \MovingFWD|MuxB[0]~3_combout\,
	combout => \RR_EX_pipeline|RF_D2|Output[7]~14_combout\);

-- Location: LCCOMB_X20_Y11_N10
\MuxB1|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux8~0_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & ((\RF|Data[1][7]~q\) # ((\ID_RR_pipeline|RS2|Output\(1))))) # (!\ID_RR_pipeline|RS2|Output\(0) & (((!\ID_RR_pipeline|RS2|Output\(1) & \RF|Data[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(0),
	datab => \RF|Data[1][7]~q\,
	datac => \ID_RR_pipeline|RS2|Output\(1),
	datad => \RF|Data[0][7]~q\,
	combout => \MuxB1|Mux8~0_combout\);

-- Location: LCCOMB_X20_Y14_N14
\MuxB1|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux8~1_combout\ = (\ID_RR_pipeline|RS2|Output\(1) & ((\MuxB1|Mux8~0_combout\ & ((\RF|Data[3][7]~q\))) # (!\MuxB1|Mux8~0_combout\ & (\RF|Data[2][7]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(1) & (((\MuxB1|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(1),
	datab => \RF|Data[2][7]~q\,
	datac => \RF|Data[3][7]~q\,
	datad => \MuxB1|Mux8~0_combout\,
	combout => \MuxB1|Mux8~1_combout\);

-- Location: LCCOMB_X20_Y12_N28
\MuxB1|Mux8~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux8~3_combout\ = (\ID_RR_pipeline|RS2|Output\(1) & ((\RF|Data[6][7]~q\) # ((\ID_RR_pipeline|RS2|Output\(0))))) # (!\ID_RR_pipeline|RS2|Output\(1) & (((\RF|Data[4][7]~q\ & !\ID_RR_pipeline|RS2|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[6][7]~q\,
	datab => \ID_RR_pipeline|RS2|Output\(1),
	datac => \RF|Data[4][7]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(0),
	combout => \MuxB1|Mux8~3_combout\);

-- Location: LCCOMB_X20_Y14_N28
\MuxB1|Mux8~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux8~4_combout\ = (\MuxB1|Mux8~3_combout\ & (((\RF|Data[7][7]~q\) # (!\ID_RR_pipeline|RS2|Output\(0))))) # (!\MuxB1|Mux8~3_combout\ & (\RF|Data[5][7]~q\ & ((\ID_RR_pipeline|RS2|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[5][7]~q\,
	datab => \MuxB1|Mux8~3_combout\,
	datac => \RF|Data[7][7]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(0),
	combout => \MuxB1|Mux8~4_combout\);

-- Location: LCCOMB_X26_Y10_N16
\RR_EX_pipeline|RF_D2|Output[4]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D2|Output[4]~16_combout\ = (!\MovingFWD|MuxB[0]~3_combout\ & ((\ID_RR_pipeline|RS2|Output\(0)) # ((\ID_RR_pipeline|RS2|Output\(2)) # (\ID_RR_pipeline|RS2|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MovingFWD|MuxB[0]~3_combout\,
	datab => \ID_RR_pipeline|RS2|Output\(0),
	datac => \ID_RR_pipeline|RS2|Output\(2),
	datad => \ID_RR_pipeline|RS2|Output\(1),
	combout => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\);

-- Location: LCCOMB_X28_Y13_N10
\MuxB1|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux8~2_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & (((\RR_EX_pipeline|RF_D2|Output[4]~16_combout\) # (\EX_MUX|Mux8~1_combout\)))) # (!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & (\ID_RR_pipeline|PC|Output\(7) & 
-- (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datab => \ID_RR_pipeline|PC|Output\(7),
	datac => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	datad => \EX_MUX|Mux8~1_combout\,
	combout => \MuxB1|Mux8~2_combout\);

-- Location: LCCOMB_X28_Y13_N4
\MuxB1|Mux8~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux8~5_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & ((\MuxB1|Mux8~2_combout\ & ((\MuxB1|Mux8~4_combout\))) # (!\MuxB1|Mux8~2_combout\ & (\MuxB1|Mux8~1_combout\)))) # (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & 
-- (((\MuxB1|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux8~1_combout\,
	datab => \MuxB1|Mux8~4_combout\,
	datac => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	datad => \MuxB1|Mux8~2_combout\,
	combout => \MuxB1|Mux8~5_combout\);

-- Location: LCCOMB_X26_Y10_N14
\MovingFWD|forwarding~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MovingFWD|forwarding~8_combout\ = (\EX_MEM_pipeline|RD|Output\(0) & (\ID_RR_pipeline|RS2|Output\(0) & (\EX_MEM_pipeline|RD|Output\(1) $ (!\ID_RR_pipeline|RS2|Output\(1))))) # (!\EX_MEM_pipeline|RD|Output\(0) & (!\ID_RR_pipeline|RS2|Output\(0) & 
-- (\EX_MEM_pipeline|RD|Output\(1) $ (!\ID_RR_pipeline|RS2|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RD|Output\(0),
	datab => \ID_RR_pipeline|RS2|Output\(0),
	datac => \EX_MEM_pipeline|RD|Output\(1),
	datad => \ID_RR_pipeline|RS2|Output\(1),
	combout => \MovingFWD|forwarding~8_combout\);

-- Location: LCCOMB_X26_Y10_N8
\MovingFWD|forwarding~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MovingFWD|forwarding~9_combout\ = (\EX_MEM_pipeline|RF_wr|Output~q\ & (\MovingFWD|forwarding~8_combout\ & (\EX_MEM_pipeline|RD|Output\(2) $ (!\ID_RR_pipeline|RS2|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RD|Output\(2),
	datab => \EX_MEM_pipeline|RF_wr|Output~q\,
	datac => \ID_RR_pipeline|RS2|Output\(2),
	datad => \MovingFWD|forwarding~8_combout\,
	combout => \MovingFWD|forwarding~9_combout\);

-- Location: LCCOMB_X26_Y10_N10
\MovingFWD|forwarding~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MovingFWD|forwarding~4_combout\ = (\RR_EX_pipeline|RD|Output\(1) & (\ID_RR_pipeline|RS2|Output\(1) & (\ID_RR_pipeline|RS2|Output\(0) $ (!\RR_EX_pipeline|RD|Output\(0))))) # (!\RR_EX_pipeline|RD|Output\(1) & (!\ID_RR_pipeline|RS2|Output\(1) & 
-- (\ID_RR_pipeline|RS2|Output\(0) $ (!\RR_EX_pipeline|RD|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RD|Output\(1),
	datab => \ID_RR_pipeline|RS2|Output\(0),
	datac => \RR_EX_pipeline|RD|Output\(0),
	datad => \ID_RR_pipeline|RS2|Output\(1),
	combout => \MovingFWD|forwarding~4_combout\);

-- Location: LCCOMB_X26_Y10_N24
\MovingFWD|forwarding~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MovingFWD|forwarding~14_combout\ = (\MovingFWD|forwarding~4_combout\ & (\MUX_rfwr|Mux0~1_combout\ & (\ID_RR_pipeline|RS2|Output\(2) $ (!\RR_EX_pipeline|RD|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MovingFWD|forwarding~4_combout\,
	datab => \ID_RR_pipeline|RS2|Output\(2),
	datac => \RR_EX_pipeline|RD|Output\(2),
	datad => \MUX_rfwr|Mux0~1_combout\,
	combout => \MovingFWD|forwarding~14_combout\);

-- Location: LCCOMB_X30_Y10_N24
\MovingFWD|MuxB[1]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MovingFWD|MuxB[1]~4_combout\ = (\MovingFWD|forwarding~9_combout\ & (((!\MovingFWD|MuxB[0]~0_combout\ & \MovingFWD|forwarding~14_combout\)))) # (!\MovingFWD|forwarding~9_combout\ & (((\MovingFWD|forwarding~14_combout\)) # 
-- (!\MovingFWD|MuxB[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MovingFWD|MuxB[0]~2_combout\,
	datab => \MovingFWD|forwarding~9_combout\,
	datac => \MovingFWD|MuxB[0]~0_combout\,
	datad => \MovingFWD|forwarding~14_combout\,
	combout => \MovingFWD|MuxB[1]~4_combout\);

-- Location: FF_X28_Y13_N29
\RR_EX_pipeline|RF_D2|Output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|RF_D2|Output[7]~14_combout\,
	asdata => \MuxB1|Mux8~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \MovingFWD|MuxB[1]~4_combout\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D2|Output\(7));

-- Location: LCCOMB_X27_Y13_N20
\MUX_ALUB|F[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUB|F[7]~10_combout\ = (\RR_EX_pipeline|ALUB_MUX|Output~q\ & (\RR_EX_pipeline|Imm|Output\(7))) # (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & ((\RR_EX_pipeline|CPL|Output~q\ $ (\RR_EX_pipeline|RF_D2|Output\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|Imm|Output\(7),
	datab => \RR_EX_pipeline|CPL|Output~q\,
	datac => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datad => \RR_EX_pipeline|RF_D2|Output\(7),
	combout => \MUX_ALUB|F[7]~10_combout\);

-- Location: LCCOMB_X27_Y13_N26
\instruc_decode|var_Mem_wr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Mem_wr~0_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(14) & (\IF_ID_Pipepline_Reg|Instruction|Output\(12) & !\IF_ID_Pipepline_Reg|Instruction|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	combout => \instruc_decode|var_Mem_wr~0_combout\);

-- Location: FF_X27_Y13_N27
\ID_RR_pipeline|ALUA_MUX|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|var_Mem_wr~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|ALUA_MUX|Output~q\);

-- Location: FF_X30_Y13_N31
\RR_EX_pipeline|ALUA_MUX|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|ALUA_MUX|Output~q\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|ALUA_MUX|Output~q\);

-- Location: LCCOMB_X32_Y13_N20
\MUX_ALUA|F[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUA|F[7]~8_combout\ = (\RR_EX_pipeline|ALUA_MUX|Output~q\ & ((\RR_EX_pipeline|CPL|Output~q\ $ (\RR_EX_pipeline|RF_D2|Output\(7))))) # (!\RR_EX_pipeline|ALUA_MUX|Output~q\ & (\RR_EX_pipeline|RF_D1|Output\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|ALUA_MUX|Output~q\,
	datab => \RR_EX_pipeline|RF_D1|Output\(7),
	datac => \RR_EX_pipeline|CPL|Output~q\,
	datad => \RR_EX_pipeline|RF_D2|Output\(7),
	combout => \MUX_ALUA|F[7]~8_combout\);

-- Location: FF_X29_Y11_N13
\MEM_WB_pipeline|Data_out_WB|Output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[6]~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|Data_out_WB|Output\(6));

-- Location: LCCOMB_X30_Y11_N6
\RR_EX_pipeline|RF_D2|Output[6]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D2|Output[6]~7_combout\ = (\MovingFWD|MuxB[0]~3_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(6))) # (!\MovingFWD|MuxB[0]~3_combout\ & ((\PC|Output[6]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_pipeline|Data_out_WB|Output\(6),
	datab => \MovingFWD|MuxB[0]~3_combout\,
	datad => \PC|Output[6]~0_combout\,
	combout => \RR_EX_pipeline|RF_D2|Output[6]~7_combout\);

-- Location: FF_X25_Y11_N3
\EX_MEM_pipeline|PC|Output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|PC|Output\(6),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|PC|Output\(6));

-- Location: FF_X25_Y11_N21
\MEM_WB_pipeline|PC|Output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \EX_MEM_pipeline|PC|Output\(6),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|PC|Output\(6));

-- Location: FF_X24_Y11_N17
\RF|Data[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|PC|Output\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[0][6]~q\);

-- Location: LCCOMB_X20_Y11_N2
\RF|Data[1][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[1][6]~feeder_combout\ = \MEM_WB_pipeline|Data_out_WB|Output\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(6),
	combout => \RF|Data[1][6]~feeder_combout\);

-- Location: FF_X20_Y11_N3
\RF|Data[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[1][6]~feeder_combout\,
	ena => \RF|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[1][6]~q\);

-- Location: LCCOMB_X20_Y11_N14
\MuxB1|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux9~0_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & (((\ID_RR_pipeline|RS2|Output\(1)) # (\RF|Data[1][6]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(0) & (\RF|Data[0][6]~q\ & (!\ID_RR_pipeline|RS2|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(0),
	datab => \RF|Data[0][6]~q\,
	datac => \ID_RR_pipeline|RS2|Output\(1),
	datad => \RF|Data[1][6]~q\,
	combout => \MuxB1|Mux9~0_combout\);

-- Location: FF_X21_Y11_N9
\RF|Data[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(6),
	sload => VCC,
	ena => \RF|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[3][6]~q\);

-- Location: FF_X21_Y11_N25
\RF|Data[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(6),
	sload => VCC,
	ena => \RF|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[2][6]~q\);

-- Location: LCCOMB_X21_Y11_N24
\MuxB1|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux9~1_combout\ = (\MuxB1|Mux9~0_combout\ & ((\RF|Data[3][6]~q\) # ((!\ID_RR_pipeline|RS2|Output\(1))))) # (!\MuxB1|Mux9~0_combout\ & (((\RF|Data[2][6]~q\ & \ID_RR_pipeline|RS2|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux9~0_combout\,
	datab => \RF|Data[3][6]~q\,
	datac => \RF|Data[2][6]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(1),
	combout => \MuxB1|Mux9~1_combout\);

-- Location: LCCOMB_X28_Y11_N16
\MuxB1|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux9~2_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & (((\RR_EX_pipeline|RF_D2|Output[4]~16_combout\)))) # (!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & ((\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & ((\MuxB1|Mux9~1_combout\))) # 
-- (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & (\ID_RR_pipeline|PC|Output\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datab => \ID_RR_pipeline|PC|Output\(6),
	datac => \MuxB1|Mux9~1_combout\,
	datad => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	combout => \MuxB1|Mux9~2_combout\);

-- Location: FF_X22_Y13_N5
\RF|Data[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(6),
	sload => VCC,
	ena => \RF|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[7][6]~q\);

-- Location: FF_X22_Y13_N7
\RF|Data[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(6),
	sload => VCC,
	ena => \RF|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[5][6]~q\);

-- Location: FF_X19_Y13_N7
\RF|Data[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(6),
	sload => VCC,
	ena => \RF|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[4][6]~q\);

-- Location: FF_X19_Y13_N17
\RF|Data[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(6),
	sload => VCC,
	ena => \RF|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[6][6]~q\);

-- Location: LCCOMB_X19_Y13_N16
\MuxB1|Mux9~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux9~3_combout\ = (\ID_RR_pipeline|RS2|Output\(1) & (((\RF|Data[6][6]~q\) # (\ID_RR_pipeline|RS2|Output\(0))))) # (!\ID_RR_pipeline|RS2|Output\(1) & (\RF|Data[4][6]~q\ & ((!\ID_RR_pipeline|RS2|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[4][6]~q\,
	datab => \ID_RR_pipeline|RS2|Output\(1),
	datac => \RF|Data[6][6]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(0),
	combout => \MuxB1|Mux9~3_combout\);

-- Location: LCCOMB_X22_Y13_N6
\MuxB1|Mux9~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux9~4_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & ((\MuxB1|Mux9~3_combout\ & (\RF|Data[7][6]~q\)) # (!\MuxB1|Mux9~3_combout\ & ((\RF|Data[5][6]~q\))))) # (!\ID_RR_pipeline|RS2|Output\(0) & (((\MuxB1|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(0),
	datab => \RF|Data[7][6]~q\,
	datac => \RF|Data[5][6]~q\,
	datad => \MuxB1|Mux9~3_combout\,
	combout => \MuxB1|Mux9~4_combout\);

-- Location: LCCOMB_X28_Y10_N10
\ALU1_EX|alu:temp[1]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[1]~4_combout\ = (!\RR_EX_pipeline|ALU_sel|Output\(1) & ((\CF_EX|q_reg~q\) # (\RR_EX_pipeline|ALU_sel|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX_pipeline|ALU_sel|Output\(1),
	datac => \CF_EX|q_reg~q\,
	datad => \RR_EX_pipeline|ALU_sel|Output\(0),
	combout => \ALU1_EX|alu:temp[1]~4_combout\);

-- Location: LCCOMB_X19_Y13_N6
\RF|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux25~0_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & ((\ID_RR_pipeline|RS1|Output\(0)) # ((\RF|Data[6][6]~q\)))) # (!\ID_RR_pipeline|RS1|Output\(1) & (!\ID_RR_pipeline|RS1|Output\(0) & (\RF|Data[4][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[4][6]~q\,
	datad => \RF|Data[6][6]~q\,
	combout => \RF|Mux25~0_combout\);

-- Location: LCCOMB_X22_Y13_N4
\RF|Mux25~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux25~1_combout\ = (\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Mux25~0_combout\ & ((\RF|Data[7][6]~q\))) # (!\RF|Mux25~0_combout\ & (\RF|Data[5][6]~q\)))) # (!\ID_RR_pipeline|RS1|Output\(0) & (((\RF|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[5][6]~q\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[7][6]~q\,
	datad => \RF|Mux25~0_combout\,
	combout => \RF|Mux25~1_combout\);

-- Location: LCCOMB_X20_Y11_N12
\RF|Mux25~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux25~2_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & (((\ID_RR_pipeline|RS1|Output\(0))))) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Data[1][6]~q\))) # (!\ID_RR_pipeline|RS1|Output\(0) & (\RF|Data[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Data[0][6]~q\,
	datac => \ID_RR_pipeline|RS1|Output\(0),
	datad => \RF|Data[1][6]~q\,
	combout => \RF|Mux25~2_combout\);

-- Location: LCCOMB_X21_Y11_N8
\RF|Mux25~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux25~3_combout\ = (\RF|Mux25~2_combout\ & (((\RF|Data[3][6]~q\)) # (!\ID_RR_pipeline|RS1|Output\(1)))) # (!\RF|Mux25~2_combout\ & (\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Data[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux25~2_combout\,
	datab => \ID_RR_pipeline|RS1|Output\(1),
	datac => \RF|Data[3][6]~q\,
	datad => \RF|Data[2][6]~q\,
	combout => \RF|Mux25~3_combout\);

-- Location: LCCOMB_X22_Y11_N0
\RF|Mux25~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux25~4_combout\ = (\ID_RR_pipeline|RS1|Output\(2) & (\RF|Mux25~1_combout\)) # (!\ID_RR_pipeline|RS1|Output\(2) & ((\RF|Mux25~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux25~1_combout\,
	datab => \ID_RR_pipeline|RS1|Output\(2),
	datad => \RF|Mux25~3_combout\,
	combout => \RF|Mux25~4_combout\);

-- Location: LCCOMB_X29_Y11_N28
\MuxA1|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux9~0_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & (\RR_EX_pipeline|RF_D1|Output[7]~1_combout\)) # (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & ((\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & ((\EX_MUX|Mux9~1_combout\))) # 
-- (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & (\RF|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datab => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datac => \RF|Mux25~4_combout\,
	datad => \EX_MUX|Mux9~1_combout\,
	combout => \MuxA1|Mux9~0_combout\);

-- Location: LCCOMB_X29_Y11_N14
\MuxA1|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux9~1_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & ((\MuxA1|Mux9~0_combout\ & ((\PC|Output[6]~0_combout\))) # (!\MuxA1|Mux9~0_combout\ & (\ID_RR_pipeline|PC|Output\(6))))) # (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & 
-- (\MuxA1|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datab => \MuxA1|Mux9~0_combout\,
	datac => \ID_RR_pipeline|PC|Output\(6),
	datad => \PC|Output[6]~0_combout\,
	combout => \MuxA1|Mux9~1_combout\);

-- Location: LCCOMB_X31_Y11_N20
\MuxA1|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux9~2_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & ((\MuxA1|Mux9~1_combout\))) # (!\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_pipeline|Data_out_WB|Output\(6),
	datab => \RR_EX_pipeline|RF_D1|Output[7]~0_combout\,
	datad => \MuxA1|Mux9~1_combout\,
	combout => \MuxA1|Mux9~2_combout\);

-- Location: FF_X31_Y11_N21
\RR_EX_pipeline|RF_D1|Output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MuxA1|Mux9~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D1|Output\(6));

-- Location: LCCOMB_X31_Y11_N2
\MUX_ALUA|F[6]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUA|F[6]~9_combout\ = (\RR_EX_pipeline|ALUA_MUX|Output~q\ & (\RR_EX_pipeline|CPL|Output~q\ $ (((\RR_EX_pipeline|RF_D2|Output\(6)))))) # (!\RR_EX_pipeline|ALUA_MUX|Output~q\ & (((\RR_EX_pipeline|RF_D1|Output\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|CPL|Output~q\,
	datab => \RR_EX_pipeline|RF_D1|Output\(6),
	datac => \RR_EX_pipeline|RF_D2|Output\(6),
	datad => \RR_EX_pipeline|ALUA_MUX|Output~q\,
	combout => \MUX_ALUA|F[6]~9_combout\);

-- Location: LCCOMB_X31_Y11_N14
\ALU1_EX|alu:temp[6]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[6]~4_combout\ = (\MUX_ALUB|F[6]~9_combout\ & ((!\MUX_ALUA|F[6]~9_combout\))) # (!\MUX_ALUB|F[6]~9_combout\ & ((\MUX_ALUA|F[6]~9_combout\) # (!\ALU1_EX|alu:temp[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[1]~4_combout\,
	datac => \MUX_ALUB|F[6]~9_combout\,
	datad => \MUX_ALUA|F[6]~9_combout\,
	combout => \ALU1_EX|alu:temp[6]~4_combout\);

-- Location: FF_X28_Y11_N1
\MEM_WB_pipeline|Data_out_WB|Output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[4]~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|Data_out_WB|Output\(4));

-- Location: LCCOMB_X28_Y13_N14
\RR_EX_pipeline|RF_D2|Output[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D2|Output[4]~8_combout\ = (\MovingFWD|MuxB[0]~3_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(4))) # (!\MovingFWD|MuxB[0]~3_combout\ & ((\PC|Output[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_pipeline|Data_out_WB|Output\(4),
	datab => \MovingFWD|MuxB[0]~3_combout\,
	datad => \PC|Output[4]~2_combout\,
	combout => \RR_EX_pipeline|RF_D2|Output[4]~8_combout\);

-- Location: FF_X22_Y11_N7
\EX_MEM_pipeline|PC|Output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|PC|Output\(4),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|PC|Output\(4));

-- Location: LCCOMB_X22_Y11_N10
\MEM_WB_pipeline|PC|Output[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB_pipeline|PC|Output[4]~feeder_combout\ = \EX_MEM_pipeline|PC|Output\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_pipeline|PC|Output\(4),
	combout => \MEM_WB_pipeline|PC|Output[4]~feeder_combout\);

-- Location: FF_X22_Y11_N11
\MEM_WB_pipeline|PC|Output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MEM_WB_pipeline|PC|Output[4]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|PC|Output\(4));

-- Location: FF_X21_Y14_N23
\RF|Data[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|PC|Output\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[0][4]~q\);

-- Location: FF_X21_Y14_N1
\RF|Data[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(4),
	sload => VCC,
	ena => \RF|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[1][4]~q\);

-- Location: LCCOMB_X21_Y14_N0
\MuxB1|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux11~0_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & (((\RF|Data[1][4]~q\) # (\ID_RR_pipeline|RS2|Output\(1))))) # (!\ID_RR_pipeline|RS2|Output\(0) & (\RF|Data[0][4]~q\ & ((!\ID_RR_pipeline|RS2|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(0),
	datab => \RF|Data[0][4]~q\,
	datac => \RF|Data[1][4]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(1),
	combout => \MuxB1|Mux11~0_combout\);

-- Location: FF_X24_Y13_N21
\RF|Data[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(4),
	sload => VCC,
	ena => \RF|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[2][4]~q\);

-- Location: FF_X24_Y13_N19
\RF|Data[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(4),
	sload => VCC,
	ena => \RF|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[3][4]~q\);

-- Location: LCCOMB_X24_Y13_N20
\MuxB1|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux11~1_combout\ = (\MuxB1|Mux11~0_combout\ & (((\RF|Data[3][4]~q\)) # (!\ID_RR_pipeline|RS2|Output\(1)))) # (!\MuxB1|Mux11~0_combout\ & (\ID_RR_pipeline|RS2|Output\(1) & (\RF|Data[2][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux11~0_combout\,
	datab => \ID_RR_pipeline|RS2|Output\(1),
	datac => \RF|Data[2][4]~q\,
	datad => \RF|Data[3][4]~q\,
	combout => \MuxB1|Mux11~1_combout\);

-- Location: FF_X21_Y13_N25
\RF|Data[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(4),
	sload => VCC,
	ena => \RF|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[6][4]~q\);

-- Location: FF_X21_Y13_N19
\RF|Data[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(4),
	sload => VCC,
	ena => \RF|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[4][4]~q\);

-- Location: LCCOMB_X21_Y13_N24
\MuxB1|Mux11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux11~3_combout\ = (\ID_RR_pipeline|RS2|Output\(1) & ((\ID_RR_pipeline|RS2|Output\(0)) # ((\RF|Data[6][4]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(1) & (!\ID_RR_pipeline|RS2|Output\(0) & ((\RF|Data[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(1),
	datab => \ID_RR_pipeline|RS2|Output\(0),
	datac => \RF|Data[6][4]~q\,
	datad => \RF|Data[4][4]~q\,
	combout => \MuxB1|Mux11~3_combout\);

-- Location: FF_X22_Y13_N23
\RF|Data[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(4),
	sload => VCC,
	ena => \RF|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[5][4]~q\);

-- Location: FF_X22_Y13_N3
\RF|Data[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(4),
	sload => VCC,
	ena => \RF|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[7][4]~q\);

-- Location: LCCOMB_X22_Y13_N22
\MuxB1|Mux11~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux11~4_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & ((\MuxB1|Mux11~3_combout\ & ((\RF|Data[7][4]~q\))) # (!\MuxB1|Mux11~3_combout\ & (\RF|Data[5][4]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(0) & (\MuxB1|Mux11~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(0),
	datab => \MuxB1|Mux11~3_combout\,
	datac => \RF|Data[5][4]~q\,
	datad => \RF|Data[7][4]~q\,
	combout => \MuxB1|Mux11~4_combout\);

-- Location: LCCOMB_X28_Y11_N22
\MuxB1|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux11~2_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & ((\RR_EX_pipeline|RF_D2|Output[4]~16_combout\) # ((\EX_MUX|Mux11~1_combout\)))) # (!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & 
-- (\ID_RR_pipeline|PC|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datab => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	datac => \ID_RR_pipeline|PC|Output\(4),
	datad => \EX_MUX|Mux11~1_combout\,
	combout => \MuxB1|Mux11~2_combout\);

-- Location: LCCOMB_X28_Y13_N22
\MuxB1|Mux11~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux11~5_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & ((\MuxB1|Mux11~2_combout\ & ((\MuxB1|Mux11~4_combout\))) # (!\MuxB1|Mux11~2_combout\ & (\MuxB1|Mux11~1_combout\)))) # (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & 
-- (((\MuxB1|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux11~1_combout\,
	datab => \MuxB1|Mux11~4_combout\,
	datac => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	datad => \MuxB1|Mux11~2_combout\,
	combout => \MuxB1|Mux11~5_combout\);

-- Location: FF_X28_Y13_N15
\RR_EX_pipeline|RF_D2|Output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|RF_D2|Output[4]~8_combout\,
	asdata => \MuxB1|Mux11~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \MovingFWD|MuxB[1]~4_combout\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D2|Output\(4));

-- Location: LCCOMB_X21_Y13_N18
\RF|Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux27~0_combout\ = (\ID_RR_pipeline|RS1|Output\(0) & (((\ID_RR_pipeline|RS1|Output\(1))))) # (!\ID_RR_pipeline|RS1|Output\(0) & ((\ID_RR_pipeline|RS1|Output\(1) & (\RF|Data[6][4]~q\)) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Data[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[6][4]~q\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[4][4]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(1),
	combout => \RF|Mux27~0_combout\);

-- Location: LCCOMB_X22_Y13_N2
\RF|Mux27~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux27~1_combout\ = (\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Mux27~0_combout\ & ((\RF|Data[7][4]~q\))) # (!\RF|Mux27~0_combout\ & (\RF|Data[5][4]~q\)))) # (!\ID_RR_pipeline|RS1|Output\(0) & (((\RF|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[5][4]~q\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[7][4]~q\,
	datad => \RF|Mux27~0_combout\,
	combout => \RF|Mux27~1_combout\);

-- Location: LCCOMB_X21_Y14_N22
\RF|Mux27~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux27~2_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & (((\ID_RR_pipeline|RS1|Output\(0))))) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\ID_RR_pipeline|RS1|Output\(0) & (\RF|Data[1][4]~q\)) # (!\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Data[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Data[1][4]~q\,
	datac => \RF|Data[0][4]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(0),
	combout => \RF|Mux27~2_combout\);

-- Location: LCCOMB_X24_Y13_N18
\RF|Mux27~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux27~3_combout\ = (\RF|Mux27~2_combout\ & (((\RF|Data[3][4]~q\)) # (!\ID_RR_pipeline|RS1|Output\(1)))) # (!\RF|Mux27~2_combout\ & (\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Data[2][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux27~2_combout\,
	datab => \ID_RR_pipeline|RS1|Output\(1),
	datac => \RF|Data[3][4]~q\,
	datad => \RF|Data[2][4]~q\,
	combout => \RF|Mux27~3_combout\);

-- Location: LCCOMB_X24_Y13_N16
\RF|Mux27~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux27~4_combout\ = (\ID_RR_pipeline|RS1|Output\(2) & (\RF|Mux27~1_combout\)) # (!\ID_RR_pipeline|RS1|Output\(2) & ((\RF|Mux27~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux27~1_combout\,
	datab => \ID_RR_pipeline|RS1|Output\(2),
	datad => \RF|Mux27~3_combout\,
	combout => \RF|Mux27~4_combout\);

-- Location: LCCOMB_X28_Y11_N14
\MuxA1|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux11~0_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & (\RR_EX_pipeline|RF_D1|Output[7]~3_combout\)) # (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & ((\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & (\ID_RR_pipeline|PC|Output\(4))) # 
-- (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & ((\RF|Mux27~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datab => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datac => \ID_RR_pipeline|PC|Output\(4),
	datad => \RF|Mux27~4_combout\,
	combout => \MuxA1|Mux11~0_combout\);

-- Location: LCCOMB_X28_Y11_N20
\MuxA1|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux11~1_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & ((\MuxA1|Mux11~0_combout\ & (\PC|Output[4]~2_combout\)) # (!\MuxA1|Mux11~0_combout\ & ((\EX_MUX|Mux11~1_combout\))))) # (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & 
-- (((\MuxA1|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datab => \PC|Output[4]~2_combout\,
	datac => \MuxA1|Mux11~0_combout\,
	datad => \EX_MUX|Mux11~1_combout\,
	combout => \MuxA1|Mux11~1_combout\);

-- Location: LCCOMB_X29_Y13_N20
\MuxA1|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux11~2_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & ((\MuxA1|Mux11~1_combout\))) # (!\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~0_combout\,
	datac => \MEM_WB_pipeline|Data_out_WB|Output\(4),
	datad => \MuxA1|Mux11~1_combout\,
	combout => \MuxA1|Mux11~2_combout\);

-- Location: FF_X29_Y13_N21
\RR_EX_pipeline|RF_D1|Output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MuxA1|Mux11~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D1|Output\(4));

-- Location: LCCOMB_X29_Y13_N30
\MUX_ALUA|F[4]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUA|F[4]~11_combout\ = (\RR_EX_pipeline|ALUA_MUX|Output~q\ & (\RR_EX_pipeline|RF_D2|Output\(4) $ (((\RR_EX_pipeline|CPL|Output~q\))))) # (!\RR_EX_pipeline|ALUA_MUX|Output~q\ & (((\RR_EX_pipeline|RF_D1|Output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output\(4),
	datab => \RR_EX_pipeline|RF_D1|Output\(4),
	datac => \RR_EX_pipeline|CPL|Output~q\,
	datad => \RR_EX_pipeline|ALUA_MUX|Output~q\,
	combout => \MUX_ALUA|F[4]~11_combout\);

-- Location: LCCOMB_X29_Y13_N18
\MUX_ALUB|F[4]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUB|F[4]~3_combout\ = (\RR_EX_pipeline|ALUB_MUX|Output~q\ & (((\RR_EX_pipeline|Imm|Output\(4))))) # (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & (\RR_EX_pipeline|RF_D2|Output\(4) $ (((\RR_EX_pipeline|CPL|Output~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output\(4),
	datab => \RR_EX_pipeline|Imm|Output\(4),
	datac => \RR_EX_pipeline|CPL|Output~q\,
	datad => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	combout => \MUX_ALUB|F[4]~3_combout\);

-- Location: LCCOMB_X29_Y13_N12
\ALU1_EX|carry~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~8_combout\ = (\MUX_ALUA|F[4]~11_combout\ & !\MUX_ALUB|F[4]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_ALUA|F[4]~11_combout\,
	datad => \MUX_ALUB|F[4]~3_combout\,
	combout => \ALU1_EX|carry~8_combout\);

-- Location: FF_X34_Y13_N1
\MEM_WB_pipeline|Data_out_WB|Output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[5]~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|Data_out_WB|Output\(5));

-- Location: LCCOMB_X34_Y13_N22
\RR_EX_pipeline|RF_D2|Output[5]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D2|Output[5]~13_combout\ = (\MovingFWD|MuxB[0]~3_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(5))) # (!\MovingFWD|MuxB[0]~3_combout\ & ((\PC|Output[5]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_pipeline|Data_out_WB|Output\(5),
	datab => \PC|Output[5]~1_combout\,
	datad => \MovingFWD|MuxB[0]~3_combout\,
	combout => \RR_EX_pipeline|RF_D2|Output[5]~13_combout\);

-- Location: FF_X20_Y13_N7
\RF|Data[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(5),
	sload => VCC,
	ena => \RF|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[5][5]~q\);

-- Location: FF_X20_Y13_N3
\RF|Data[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(5),
	sload => VCC,
	ena => \RF|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[7][5]~q\);

-- Location: FF_X21_Y13_N5
\RF|Data[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(5),
	sload => VCC,
	ena => \RF|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[4][5]~q\);

-- Location: FF_X21_Y13_N17
\RF|Data[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(5),
	sload => VCC,
	ena => \RF|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[6][5]~q\);

-- Location: LCCOMB_X21_Y13_N16
\MuxB1|Mux10~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux10~3_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & (((\ID_RR_pipeline|RS2|Output\(1))))) # (!\ID_RR_pipeline|RS2|Output\(0) & ((\ID_RR_pipeline|RS2|Output\(1) & ((\RF|Data[6][5]~q\))) # (!\ID_RR_pipeline|RS2|Output\(1) & (\RF|Data[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[4][5]~q\,
	datab => \ID_RR_pipeline|RS2|Output\(0),
	datac => \RF|Data[6][5]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(1),
	combout => \MuxB1|Mux10~3_combout\);

-- Location: LCCOMB_X20_Y13_N2
\MuxB1|Mux10~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux10~4_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & ((\MuxB1|Mux10~3_combout\ & ((\RF|Data[7][5]~q\))) # (!\MuxB1|Mux10~3_combout\ & (\RF|Data[5][5]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(0) & (((\MuxB1|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[5][5]~q\,
	datab => \ID_RR_pipeline|RS2|Output\(0),
	datac => \RF|Data[7][5]~q\,
	datad => \MuxB1|Mux10~3_combout\,
	combout => \MuxB1|Mux10~4_combout\);

-- Location: FF_X24_Y13_N1
\RF|Data[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(5),
	sload => VCC,
	ena => \RF|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[2][5]~q\);

-- Location: FF_X20_Y14_N17
\RF|Data[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(5),
	sload => VCC,
	ena => \RF|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[3][5]~q\);

-- Location: FF_X22_Y11_N3
\EX_MEM_pipeline|PC|Output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|PC|Output\(5),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|PC|Output\(5));

-- Location: LCCOMB_X22_Y11_N24
\MEM_WB_pipeline|PC|Output[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB_pipeline|PC|Output[5]~feeder_combout\ = \EX_MEM_pipeline|PC|Output\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_pipeline|PC|Output\(5),
	combout => \MEM_WB_pipeline|PC|Output[5]~feeder_combout\);

-- Location: FF_X22_Y11_N25
\MEM_WB_pipeline|PC|Output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MEM_WB_pipeline|PC|Output[5]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|PC|Output\(5));

-- Location: FF_X21_Y14_N9
\RF|Data[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|PC|Output\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[0][5]~q\);

-- Location: FF_X21_Y14_N25
\RF|Data[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(5),
	sload => VCC,
	ena => \RF|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[1][5]~q\);

-- Location: LCCOMB_X21_Y14_N24
\MuxB1|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux10~0_combout\ = (\ID_RR_pipeline|RS2|Output\(1) & (((\ID_RR_pipeline|RS2|Output\(0))))) # (!\ID_RR_pipeline|RS2|Output\(1) & ((\ID_RR_pipeline|RS2|Output\(0) & ((\RF|Data[1][5]~q\))) # (!\ID_RR_pipeline|RS2|Output\(0) & (\RF|Data[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(1),
	datab => \RF|Data[0][5]~q\,
	datac => \RF|Data[1][5]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(0),
	combout => \MuxB1|Mux10~0_combout\);

-- Location: LCCOMB_X20_Y14_N16
\MuxB1|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux10~1_combout\ = (\ID_RR_pipeline|RS2|Output\(1) & ((\MuxB1|Mux10~0_combout\ & ((\RF|Data[3][5]~q\))) # (!\MuxB1|Mux10~0_combout\ & (\RF|Data[2][5]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(1) & (((\MuxB1|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(1),
	datab => \RF|Data[2][5]~q\,
	datac => \RF|Data[3][5]~q\,
	datad => \MuxB1|Mux10~0_combout\,
	combout => \MuxB1|Mux10~1_combout\);

-- Location: LCCOMB_X34_Y13_N4
\MuxB1|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux10~2_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & ((\RR_EX_pipeline|RF_D2|Output[4]~17_combout\) # ((\MuxB1|Mux10~1_combout\)))) # (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & (!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & 
-- (\ID_RR_pipeline|PC|Output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	datab => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datac => \ID_RR_pipeline|PC|Output\(5),
	datad => \MuxB1|Mux10~1_combout\,
	combout => \MuxB1|Mux10~2_combout\);

-- Location: LCCOMB_X34_Y13_N14
\MuxB1|Mux10~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux10~5_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & ((\MuxB1|Mux10~2_combout\ & (\MuxB1|Mux10~4_combout\)) # (!\MuxB1|Mux10~2_combout\ & ((\EX_MUX|Mux10~1_combout\))))) # (!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & 
-- (((\MuxB1|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux10~4_combout\,
	datab => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datac => \MuxB1|Mux10~2_combout\,
	datad => \EX_MUX|Mux10~1_combout\,
	combout => \MuxB1|Mux10~5_combout\);

-- Location: FF_X34_Y13_N23
\RR_EX_pipeline|RF_D2|Output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|RF_D2|Output[5]~13_combout\,
	asdata => \MuxB1|Mux10~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \MovingFWD|MuxB[1]~4_combout\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D2|Output\(5));

-- Location: LCCOMB_X21_Y13_N4
\RF|Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux26~0_combout\ = (\ID_RR_pipeline|RS1|Output\(0) & (((\ID_RR_pipeline|RS1|Output\(1))))) # (!\ID_RR_pipeline|RS1|Output\(0) & ((\ID_RR_pipeline|RS1|Output\(1) & (\RF|Data[6][5]~q\)) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Data[4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[6][5]~q\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[4][5]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(1),
	combout => \RF|Mux26~0_combout\);

-- Location: LCCOMB_X20_Y13_N6
\RF|Mux26~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux26~1_combout\ = (\RF|Mux26~0_combout\ & (((\RF|Data[7][5]~q\)) # (!\ID_RR_pipeline|RS1|Output\(0)))) # (!\RF|Mux26~0_combout\ & (\ID_RR_pipeline|RS1|Output\(0) & (\RF|Data[5][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux26~0_combout\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[5][5]~q\,
	datad => \RF|Data[7][5]~q\,
	combout => \RF|Mux26~1_combout\);

-- Location: LCCOMB_X21_Y14_N8
\RF|Mux26~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux26~2_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & (((\ID_RR_pipeline|RS1|Output\(0))))) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\ID_RR_pipeline|RS1|Output\(0) & (\RF|Data[1][5]~q\)) # (!\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Data[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Data[1][5]~q\,
	datac => \RF|Data[0][5]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(0),
	combout => \RF|Mux26~2_combout\);

-- Location: LCCOMB_X24_Y13_N0
\RF|Mux26~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux26~3_combout\ = (\RF|Mux26~2_combout\ & (((\RF|Data[3][5]~q\)) # (!\ID_RR_pipeline|RS1|Output\(1)))) # (!\RF|Mux26~2_combout\ & (\ID_RR_pipeline|RS1|Output\(1) & (\RF|Data[2][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux26~2_combout\,
	datab => \ID_RR_pipeline|RS1|Output\(1),
	datac => \RF|Data[2][5]~q\,
	datad => \RF|Data[3][5]~q\,
	combout => \RF|Mux26~3_combout\);

-- Location: LCCOMB_X24_Y13_N2
\RF|Mux26~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux26~4_combout\ = (\ID_RR_pipeline|RS1|Output\(2) & (\RF|Mux26~1_combout\)) # (!\ID_RR_pipeline|RS1|Output\(2) & ((\RF|Mux26~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_RR_pipeline|RS1|Output\(2),
	datac => \RF|Mux26~1_combout\,
	datad => \RF|Mux26~3_combout\,
	combout => \RF|Mux26~4_combout\);

-- Location: LCCOMB_X34_Y13_N16
\MuxA1|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux10~0_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & (((\RR_EX_pipeline|RF_D1|Output[7]~1_combout\)))) # (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & ((\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & ((\EX_MUX|Mux10~1_combout\))) # 
-- (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & (\RF|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datab => \RF|Mux26~4_combout\,
	datac => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datad => \EX_MUX|Mux10~1_combout\,
	combout => \MuxA1|Mux10~0_combout\);

-- Location: LCCOMB_X34_Y13_N2
\MuxA1|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux10~1_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & ((\MuxA1|Mux10~0_combout\ & (\PC|Output[5]~1_combout\)) # (!\MuxA1|Mux10~0_combout\ & ((\ID_RR_pipeline|PC|Output\(5)))))) # (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & 
-- (((\MuxA1|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datab => \PC|Output[5]~1_combout\,
	datac => \ID_RR_pipeline|PC|Output\(5),
	datad => \MuxA1|Mux10~0_combout\,
	combout => \MuxA1|Mux10~1_combout\);

-- Location: LCCOMB_X34_Y13_N8
\MuxA1|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux10~2_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & ((\MuxA1|Mux10~1_combout\))) # (!\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_pipeline|Data_out_WB|Output\(5),
	datac => \RR_EX_pipeline|RF_D1|Output[7]~0_combout\,
	datad => \MuxA1|Mux10~1_combout\,
	combout => \MuxA1|Mux10~2_combout\);

-- Location: FF_X34_Y13_N9
\RR_EX_pipeline|RF_D1|Output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MuxA1|Mux10~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D1|Output\(5));

-- Location: LCCOMB_X34_Y13_N26
\MUX_ALUA|F[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUA|F[5]~10_combout\ = (\RR_EX_pipeline|ALUA_MUX|Output~q\ & (\RR_EX_pipeline|CPL|Output~q\ $ ((\RR_EX_pipeline|RF_D2|Output\(5))))) # (!\RR_EX_pipeline|ALUA_MUX|Output~q\ & (((\RR_EX_pipeline|RF_D1|Output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|ALUA_MUX|Output~q\,
	datab => \RR_EX_pipeline|CPL|Output~q\,
	datac => \RR_EX_pipeline|RF_D2|Output\(5),
	datad => \RR_EX_pipeline|RF_D1|Output\(5),
	combout => \MUX_ALUA|F[5]~10_combout\);

-- Location: LCCOMB_X32_Y13_N14
\MUX_ALUB|F[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUB|F[5]~8_combout\ = (\RR_EX_pipeline|ALUB_MUX|Output~q\ & (((\RR_EX_pipeline|Imm|Output\(5))))) # (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & (\RR_EX_pipeline|RF_D2|Output\(5) $ ((\RR_EX_pipeline|CPL|Output~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output\(5),
	datab => \RR_EX_pipeline|CPL|Output~q\,
	datac => \RR_EX_pipeline|Imm|Output\(5),
	datad => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	combout => \MUX_ALUB|F[5]~8_combout\);

-- Location: FF_X28_Y13_N9
\MEM_WB_pipeline|Data_out_WB|Output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[3]~6_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|Data_out_WB|Output\(3));

-- Location: LCCOMB_X28_Y13_N16
\RR_EX_pipeline|RF_D2|Output[3]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D2|Output[3]~12_combout\ = (\MovingFWD|MuxB[0]~3_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(3))) # (!\MovingFWD|MuxB[0]~3_combout\ & ((\PC|Output[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_pipeline|Data_out_WB|Output\(3),
	datab => \PC|Output[3]~6_combout\,
	datad => \MovingFWD|MuxB[0]~3_combout\,
	combout => \RR_EX_pipeline|RF_D2|Output[3]~12_combout\);

-- Location: LCCOMB_X28_Y13_N12
\MuxB1|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux12~2_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & (((\RR_EX_pipeline|RF_D2|Output[4]~16_combout\) # (\EX_MUX|Mux12~1_combout\)))) # (!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & (\ID_RR_pipeline|PC|Output\(3) & 
-- (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datab => \ID_RR_pipeline|PC|Output\(3),
	datac => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	datad => \EX_MUX|Mux12~1_combout\,
	combout => \MuxB1|Mux12~2_combout\);

-- Location: FF_X19_Y13_N3
\RF|Data[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(3),
	sload => VCC,
	ena => \RF|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[4][3]~q\);

-- Location: FF_X19_Y13_N29
\RF|Data[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(3),
	sload => VCC,
	ena => \RF|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[6][3]~q\);

-- Location: LCCOMB_X19_Y13_N26
\MuxB1|Mux12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux12~3_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & (((\ID_RR_pipeline|RS2|Output\(1))))) # (!\ID_RR_pipeline|RS2|Output\(0) & ((\ID_RR_pipeline|RS2|Output\(1) & ((\RF|Data[6][3]~q\))) # (!\ID_RR_pipeline|RS2|Output\(1) & (\RF|Data[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(0),
	datab => \RF|Data[4][3]~q\,
	datac => \ID_RR_pipeline|RS2|Output\(1),
	datad => \RF|Data[6][3]~q\,
	combout => \MuxB1|Mux12~3_combout\);

-- Location: FF_X22_Y13_N15
\RF|Data[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(3),
	sload => VCC,
	ena => \RF|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[5][3]~q\);

-- Location: FF_X22_Y13_N11
\RF|Data[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(3),
	sload => VCC,
	ena => \RF|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[7][3]~q\);

-- Location: LCCOMB_X22_Y13_N10
\MuxB1|Mux12~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux12~4_combout\ = (\MuxB1|Mux12~3_combout\ & (((\RF|Data[7][3]~q\) # (!\ID_RR_pipeline|RS2|Output\(0))))) # (!\MuxB1|Mux12~3_combout\ & (\RF|Data[5][3]~q\ & ((\ID_RR_pipeline|RS2|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux12~3_combout\,
	datab => \RF|Data[5][3]~q\,
	datac => \RF|Data[7][3]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(0),
	combout => \MuxB1|Mux12~4_combout\);

-- Location: FF_X24_Y13_N11
\RF|Data[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(3),
	sload => VCC,
	ena => \RF|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[2][3]~q\);

-- Location: FF_X24_Y13_N27
\RF|Data[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(3),
	sload => VCC,
	ena => \RF|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[3][3]~q\);

-- Location: FF_X25_Y13_N19
\RF|Data[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(3),
	sload => VCC,
	ena => \RF|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[1][3]~q\);

-- Location: FF_X32_Y11_N27
\EX_MEM_pipeline|PC|Output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|PC|Output\(3),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|PC|Output\(3));

-- Location: FF_X32_Y11_N3
\MEM_WB_pipeline|PC|Output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \EX_MEM_pipeline|PC|Output\(3),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|PC|Output\(3));

-- Location: FF_X25_Y13_N25
\RF|Data[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|PC|Output\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[0][3]~q\);

-- Location: LCCOMB_X25_Y13_N18
\MuxB1|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux12~0_combout\ = (\ID_RR_pipeline|RS2|Output\(1) & (\ID_RR_pipeline|RS2|Output\(0))) # (!\ID_RR_pipeline|RS2|Output\(1) & ((\ID_RR_pipeline|RS2|Output\(0) & (\RF|Data[1][3]~q\)) # (!\ID_RR_pipeline|RS2|Output\(0) & ((\RF|Data[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(1),
	datab => \ID_RR_pipeline|RS2|Output\(0),
	datac => \RF|Data[1][3]~q\,
	datad => \RF|Data[0][3]~q\,
	combout => \MuxB1|Mux12~0_combout\);

-- Location: LCCOMB_X24_Y13_N26
\MuxB1|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux12~1_combout\ = (\ID_RR_pipeline|RS2|Output\(1) & ((\MuxB1|Mux12~0_combout\ & ((\RF|Data[3][3]~q\))) # (!\MuxB1|Mux12~0_combout\ & (\RF|Data[2][3]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(1) & (((\MuxB1|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[2][3]~q\,
	datab => \ID_RR_pipeline|RS2|Output\(1),
	datac => \RF|Data[3][3]~q\,
	datad => \MuxB1|Mux12~0_combout\,
	combout => \MuxB1|Mux12~1_combout\);

-- Location: LCCOMB_X28_Y13_N30
\MuxB1|Mux12~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux12~5_combout\ = (\MuxB1|Mux12~2_combout\ & ((\MuxB1|Mux12~4_combout\) # ((!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\)))) # (!\MuxB1|Mux12~2_combout\ & (((\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & \MuxB1|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux12~2_combout\,
	datab => \MuxB1|Mux12~4_combout\,
	datac => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	datad => \MuxB1|Mux12~1_combout\,
	combout => \MuxB1|Mux12~5_combout\);

-- Location: FF_X28_Y13_N17
\RR_EX_pipeline|RF_D2|Output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|RF_D2|Output[3]~12_combout\,
	asdata => \MuxB1|Mux12~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \MovingFWD|MuxB[1]~4_combout\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D2|Output\(3));

-- Location: LCCOMB_X30_Y13_N10
\MUX_ALUB|F[3]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUB|F[3]~7_combout\ = (\RR_EX_pipeline|ALUB_MUX|Output~q\ & (((\RR_EX_pipeline|Imm|Output\(3))))) # (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & (\RR_EX_pipeline|CPL|Output~q\ $ (((\RR_EX_pipeline|RF_D2|Output\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|CPL|Output~q\,
	datab => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datac => \RR_EX_pipeline|Imm|Output\(3),
	datad => \RR_EX_pipeline|RF_D2|Output\(3),
	combout => \MUX_ALUB|F[3]~7_combout\);

-- Location: LCCOMB_X19_Y13_N2
\RF|Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux28~0_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & ((\ID_RR_pipeline|RS1|Output\(0)) # ((\RF|Data[6][3]~q\)))) # (!\ID_RR_pipeline|RS1|Output\(1) & (!\ID_RR_pipeline|RS1|Output\(0) & (\RF|Data[4][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[4][3]~q\,
	datad => \RF|Data[6][3]~q\,
	combout => \RF|Mux28~0_combout\);

-- Location: LCCOMB_X22_Y13_N14
\RF|Mux28~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux28~1_combout\ = (\RF|Mux28~0_combout\ & (((\RF|Data[7][3]~q\)) # (!\ID_RR_pipeline|RS1|Output\(0)))) # (!\RF|Mux28~0_combout\ & (\ID_RR_pipeline|RS1|Output\(0) & (\RF|Data[5][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux28~0_combout\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[5][3]~q\,
	datad => \RF|Data[7][3]~q\,
	combout => \RF|Mux28~1_combout\);

-- Location: LCCOMB_X25_Y13_N24
\RF|Mux28~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux28~2_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & (((\ID_RR_pipeline|RS1|Output\(0))))) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\ID_RR_pipeline|RS1|Output\(0) & (\RF|Data[1][3]~q\)) # (!\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Data[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Data[1][3]~q\,
	datac => \RF|Data[0][3]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(0),
	combout => \RF|Mux28~2_combout\);

-- Location: LCCOMB_X24_Y13_N10
\RF|Mux28~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux28~3_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Mux28~2_combout\ & (\RF|Data[3][3]~q\)) # (!\RF|Mux28~2_combout\ & ((\RF|Data[2][3]~q\))))) # (!\ID_RR_pipeline|RS1|Output\(1) & (((\RF|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[3][3]~q\,
	datab => \ID_RR_pipeline|RS1|Output\(1),
	datac => \RF|Data[2][3]~q\,
	datad => \RF|Mux28~2_combout\,
	combout => \RF|Mux28~3_combout\);

-- Location: LCCOMB_X24_Y13_N6
\RF|Mux28~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux28~4_combout\ = (\ID_RR_pipeline|RS1|Output\(2) & (\RF|Mux28~1_combout\)) # (!\ID_RR_pipeline|RS1|Output\(2) & ((\RF|Mux28~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux28~1_combout\,
	datab => \ID_RR_pipeline|RS1|Output\(2),
	datac => \RF|Mux28~3_combout\,
	combout => \RF|Mux28~4_combout\);

-- Location: LCCOMB_X28_Y13_N24
\MuxA1|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux12~0_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & ((\RR_EX_pipeline|RF_D1|Output[7]~1_combout\) # ((\ID_RR_pipeline|PC|Output\(3))))) # (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & 
-- ((\RF|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datab => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datac => \ID_RR_pipeline|PC|Output\(3),
	datad => \RF|Mux28~4_combout\,
	combout => \MuxA1|Mux12~0_combout\);

-- Location: LCCOMB_X28_Y13_N18
\MuxA1|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux12~1_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & ((\MuxA1|Mux12~0_combout\ & ((\PC|Output[3]~6_combout\))) # (!\MuxA1|Mux12~0_combout\ & (\EX_MUX|Mux12~1_combout\)))) # (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & 
-- (((\MuxA1|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MUX|Mux12~1_combout\,
	datab => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datac => \PC|Output[3]~6_combout\,
	datad => \MuxA1|Mux12~0_combout\,
	combout => \MuxA1|Mux12~1_combout\);

-- Location: LCCOMB_X28_Y13_N20
\MuxA1|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux12~2_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & ((\MuxA1|Mux12~1_combout\))) # (!\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_pipeline|Data_out_WB|Output\(3),
	datab => \RR_EX_pipeline|RF_D1|Output[7]~0_combout\,
	datad => \MuxA1|Mux12~1_combout\,
	combout => \MuxA1|Mux12~2_combout\);

-- Location: FF_X28_Y13_N21
\RR_EX_pipeline|RF_D1|Output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MuxA1|Mux12~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D1|Output\(3));

-- Location: LCCOMB_X30_Y13_N16
\MUX_ALUA|F[3]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUA|F[3]~12_combout\ = (\RR_EX_pipeline|ALUA_MUX|Output~q\ & (\RR_EX_pipeline|CPL|Output~q\ $ ((\RR_EX_pipeline|RF_D2|Output\(3))))) # (!\RR_EX_pipeline|ALUA_MUX|Output~q\ & (((\RR_EX_pipeline|RF_D1|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|CPL|Output~q\,
	datab => \RR_EX_pipeline|ALUA_MUX|Output~q\,
	datac => \RR_EX_pipeline|RF_D2|Output\(3),
	datad => \RR_EX_pipeline|RF_D1|Output\(3),
	combout => \MUX_ALUA|F[3]~12_combout\);

-- Location: LCCOMB_X29_Y13_N6
\ALU1_EX|carry~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~9_combout\ = (\MUX_ALUA|F[4]~11_combout\) # (!\MUX_ALUB|F[4]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_ALUA|F[4]~11_combout\,
	datad => \MUX_ALUB|F[4]~3_combout\,
	combout => \ALU1_EX|carry~9_combout\);

-- Location: FF_X29_Y9_N5
\MEM_WB_pipeline|Data_out_WB|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[2]~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|Data_out_WB|Output\(2));

-- Location: FF_X22_Y10_N11
\RF|Data[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(2),
	sload => VCC,
	ena => \RF|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[3][2]~q\);

-- Location: FF_X22_Y10_N25
\RF|Data[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(2),
	sload => VCC,
	ena => \RF|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[2][2]~q\);

-- Location: FF_X19_Y11_N19
\EX_MEM_pipeline|PC|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|PC|Output\(2),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|PC|Output\(2));

-- Location: LCCOMB_X19_Y11_N20
\MEM_WB_pipeline|PC|Output[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB_pipeline|PC|Output[2]~feeder_combout\ = \EX_MEM_pipeline|PC|Output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_pipeline|PC|Output\(2),
	combout => \MEM_WB_pipeline|PC|Output[2]~feeder_combout\);

-- Location: FF_X19_Y11_N21
\MEM_WB_pipeline|PC|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MEM_WB_pipeline|PC|Output[2]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|PC|Output\(2));

-- Location: LCCOMB_X19_Y11_N24
\RF|Data[0][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[0][2]~feeder_combout\ = \MEM_WB_pipeline|PC|Output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|PC|Output\(2),
	combout => \RF|Data[0][2]~feeder_combout\);

-- Location: FF_X19_Y11_N25
\RF|Data[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[0][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[0][2]~q\);

-- Location: LCCOMB_X20_Y11_N16
\RF|Data[1][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[1][2]~feeder_combout\ = \MEM_WB_pipeline|Data_out_WB|Output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(2),
	combout => \RF|Data[1][2]~feeder_combout\);

-- Location: FF_X20_Y11_N17
\RF|Data[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[1][2]~feeder_combout\,
	ena => \RF|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[1][2]~q\);

-- Location: LCCOMB_X20_Y11_N4
\RF|Mux29~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux29~2_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & (((\ID_RR_pipeline|RS1|Output\(0))))) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Data[1][2]~q\))) # (!\ID_RR_pipeline|RS1|Output\(0) & (\RF|Data[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Data[0][2]~q\,
	datac => \ID_RR_pipeline|RS1|Output\(0),
	datad => \RF|Data[1][2]~q\,
	combout => \RF|Mux29~2_combout\);

-- Location: LCCOMB_X19_Y11_N12
\RF|Mux29~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux29~3_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Mux29~2_combout\ & (\RF|Data[3][2]~q\)) # (!\RF|Mux29~2_combout\ & ((\RF|Data[2][2]~q\))))) # (!\ID_RR_pipeline|RS1|Output\(1) & (((\RF|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[3][2]~q\,
	datab => \RF|Data[2][2]~q\,
	datac => \ID_RR_pipeline|RS1|Output\(1),
	datad => \RF|Mux29~2_combout\,
	combout => \RF|Mux29~3_combout\);

-- Location: LCCOMB_X20_Y12_N14
\RF|Data[5][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[5][2]~feeder_combout\ = \MEM_WB_pipeline|Data_out_WB|Output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(2),
	combout => \RF|Data[5][2]~feeder_combout\);

-- Location: FF_X20_Y12_N15
\RF|Data[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[5][2]~feeder_combout\,
	ena => \RF|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[5][2]~q\);

-- Location: FF_X21_Y12_N17
\RF|Data[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(2),
	sload => VCC,
	ena => \RF|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[7][2]~q\);

-- Location: LCCOMB_X20_Y12_N20
\RF|Data[6][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[6][2]~feeder_combout\ = \MEM_WB_pipeline|Data_out_WB|Output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(2),
	combout => \RF|Data[6][2]~feeder_combout\);

-- Location: FF_X20_Y12_N21
\RF|Data[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[6][2]~feeder_combout\,
	ena => \RF|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[6][2]~q\);

-- Location: FF_X21_Y12_N25
\RF|Data[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(2),
	sload => VCC,
	ena => \RF|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[4][2]~q\);

-- Location: LCCOMB_X21_Y12_N18
\RF|Mux29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux29~0_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Data[6][2]~q\) # ((\ID_RR_pipeline|RS1|Output\(0))))) # (!\ID_RR_pipeline|RS1|Output\(1) & (((!\ID_RR_pipeline|RS1|Output\(0) & \RF|Data[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Data[6][2]~q\,
	datac => \ID_RR_pipeline|RS1|Output\(0),
	datad => \RF|Data[4][2]~q\,
	combout => \RF|Mux29~0_combout\);

-- Location: LCCOMB_X21_Y12_N16
\RF|Mux29~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux29~1_combout\ = (\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Mux29~0_combout\ & ((\RF|Data[7][2]~q\))) # (!\RF|Mux29~0_combout\ & (\RF|Data[5][2]~q\)))) # (!\ID_RR_pipeline|RS1|Output\(0) & (((\RF|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[5][2]~q\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[7][2]~q\,
	datad => \RF|Mux29~0_combout\,
	combout => \RF|Mux29~1_combout\);

-- Location: LCCOMB_X22_Y11_N4
\RF|Mux29~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux29~4_combout\ = (\ID_RR_pipeline|RS1|Output\(2) & ((\RF|Mux29~1_combout\))) # (!\ID_RR_pipeline|RS1|Output\(2) & (\RF|Mux29~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(2),
	datab => \RF|Mux29~3_combout\,
	datad => \RF|Mux29~1_combout\,
	combout => \RF|Mux29~4_combout\);

-- Location: LCCOMB_X29_Y9_N18
\MuxA1|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux13~0_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & (\RR_EX_pipeline|RF_D1|Output[7]~1_combout\)) # (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & ((\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & (\EX_MUX|Mux13~1_combout\)) # 
-- (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & ((\RF|Mux29~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datab => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datac => \EX_MUX|Mux13~1_combout\,
	datad => \RF|Mux29~4_combout\,
	combout => \MuxA1|Mux13~0_combout\);

-- Location: LCCOMB_X29_Y9_N28
\MuxA1|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux13~1_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & ((\MuxA1|Mux13~0_combout\ & (\PC|Output[2]~5_combout\)) # (!\MuxA1|Mux13~0_combout\ & ((\ID_RR_pipeline|PC|Output\(2)))))) # (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & 
-- (\MuxA1|Mux13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datab => \MuxA1|Mux13~0_combout\,
	datac => \PC|Output[2]~5_combout\,
	datad => \ID_RR_pipeline|PC|Output\(2),
	combout => \MuxA1|Mux13~1_combout\);

-- Location: LCCOMB_X30_Y13_N18
\MuxA1|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux13~2_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & ((\MuxA1|Mux13~1_combout\))) # (!\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX_pipeline|RF_D1|Output[7]~0_combout\,
	datac => \MEM_WB_pipeline|Data_out_WB|Output\(2),
	datad => \MuxA1|Mux13~1_combout\,
	combout => \MuxA1|Mux13~2_combout\);

-- Location: FF_X30_Y13_N19
\RR_EX_pipeline|RF_D1|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MuxA1|Mux13~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D1|Output\(2));

-- Location: LCCOMB_X29_Y9_N2
\RR_EX_pipeline|RF_D2|Output[2]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D2|Output[2]~9_combout\ = (\MovingFWD|MuxB[0]~3_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(2))) # (!\MovingFWD|MuxB[0]~3_combout\ & ((\PC|Output[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_pipeline|Data_out_WB|Output\(2),
	datab => \MovingFWD|MuxB[0]~3_combout\,
	datad => \PC|Output[2]~5_combout\,
	combout => \RR_EX_pipeline|RF_D2|Output[2]~9_combout\);

-- Location: LCCOMB_X20_Y12_N6
\MuxB1|Mux13~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux13~3_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & (((\ID_RR_pipeline|RS2|Output\(1))))) # (!\ID_RR_pipeline|RS2|Output\(0) & ((\ID_RR_pipeline|RS2|Output\(1) & ((\RF|Data[6][2]~q\))) # (!\ID_RR_pipeline|RS2|Output\(1) & (\RF|Data[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(0),
	datab => \RF|Data[4][2]~q\,
	datac => \ID_RR_pipeline|RS2|Output\(1),
	datad => \RF|Data[6][2]~q\,
	combout => \MuxB1|Mux13~3_combout\);

-- Location: LCCOMB_X21_Y12_N8
\MuxB1|Mux13~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux13~4_combout\ = (\MuxB1|Mux13~3_combout\ & ((\RF|Data[7][2]~q\) # ((!\ID_RR_pipeline|RS2|Output\(0))))) # (!\MuxB1|Mux13~3_combout\ & (((\RF|Data[5][2]~q\ & \ID_RR_pipeline|RS2|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[7][2]~q\,
	datab => \RF|Data[5][2]~q\,
	datac => \MuxB1|Mux13~3_combout\,
	datad => \ID_RR_pipeline|RS2|Output\(0),
	combout => \MuxB1|Mux13~4_combout\);

-- Location: LCCOMB_X20_Y11_N30
\MuxB1|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux13~0_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & (((\ID_RR_pipeline|RS2|Output\(1)) # (\RF|Data[1][2]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(0) & (\RF|Data[0][2]~q\ & (!\ID_RR_pipeline|RS2|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(0),
	datab => \RF|Data[0][2]~q\,
	datac => \ID_RR_pipeline|RS2|Output\(1),
	datad => \RF|Data[1][2]~q\,
	combout => \MuxB1|Mux13~0_combout\);

-- Location: LCCOMB_X22_Y9_N8
\MuxB1|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux13~1_combout\ = (\MuxB1|Mux13~0_combout\ & (((\RF|Data[3][2]~q\)) # (!\ID_RR_pipeline|RS2|Output\(1)))) # (!\MuxB1|Mux13~0_combout\ & (\ID_RR_pipeline|RS2|Output\(1) & ((\RF|Data[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux13~0_combout\,
	datab => \ID_RR_pipeline|RS2|Output\(1),
	datac => \RF|Data[3][2]~q\,
	datad => \RF|Data[2][2]~q\,
	combout => \MuxB1|Mux13~1_combout\);

-- Location: LCCOMB_X29_Y9_N6
\MuxB1|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux13~2_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & (((\MuxB1|Mux13~1_combout\) # (\RR_EX_pipeline|RF_D2|Output[4]~17_combout\)))) # (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & (\ID_RR_pipeline|PC|Output\(2) & 
-- ((!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|PC|Output\(2),
	datab => \MuxB1|Mux13~1_combout\,
	datac => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	datad => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	combout => \MuxB1|Mux13~2_combout\);

-- Location: LCCOMB_X29_Y9_N8
\MuxB1|Mux13~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux13~5_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & ((\MuxB1|Mux13~2_combout\ & (\MuxB1|Mux13~4_combout\)) # (!\MuxB1|Mux13~2_combout\ & ((\EX_MUX|Mux13~1_combout\))))) # (!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & 
-- (((\MuxB1|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux13~4_combout\,
	datab => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datac => \EX_MUX|Mux13~1_combout\,
	datad => \MuxB1|Mux13~2_combout\,
	combout => \MuxB1|Mux13~5_combout\);

-- Location: FF_X29_Y9_N3
\RR_EX_pipeline|RF_D2|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|RF_D2|Output[2]~9_combout\,
	asdata => \MuxB1|Mux13~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \MovingFWD|MuxB[1]~4_combout\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D2|Output\(2));

-- Location: LCCOMB_X30_Y13_N4
\MUX_ALUA|F[2]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUA|F[2]~13_combout\ = (\RR_EX_pipeline|ALUA_MUX|Output~q\ & (\RR_EX_pipeline|CPL|Output~q\ $ (((\RR_EX_pipeline|RF_D2|Output\(2)))))) # (!\RR_EX_pipeline|ALUA_MUX|Output~q\ & (((\RR_EX_pipeline|RF_D1|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|CPL|Output~q\,
	datab => \RR_EX_pipeline|ALUA_MUX|Output~q\,
	datac => \RR_EX_pipeline|RF_D1|Output\(2),
	datad => \RR_EX_pipeline|RF_D2|Output\(2),
	combout => \MUX_ALUA|F[2]~13_combout\);

-- Location: LCCOMB_X30_Y13_N28
\MUX_ALUB|F[2]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUB|F[2]~6_combout\ = (\RR_EX_pipeline|ALUB_MUX|Output~q\ & (((\RR_EX_pipeline|Imm|Output\(2))))) # (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & (\RR_EX_pipeline|CPL|Output~q\ $ (((\RR_EX_pipeline|RF_D2|Output\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|CPL|Output~q\,
	datab => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datac => \RR_EX_pipeline|Imm|Output\(2),
	datad => \RR_EX_pipeline|RF_D2|Output\(2),
	combout => \MUX_ALUB|F[2]~6_combout\);

-- Location: FF_X29_Y11_N9
\MEM_WB_pipeline|Data_out_WB|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[1]~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|Data_out_WB|Output\(1));

-- Location: FF_X20_Y13_N5
\RF|Data[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(1),
	sload => VCC,
	ena => \RF|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[5][1]~q\);

-- Location: FF_X20_Y13_N27
\RF|Data[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(1),
	sload => VCC,
	ena => \RF|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[7][1]~q\);

-- Location: FF_X21_Y13_N1
\RF|Data[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(1),
	sload => VCC,
	ena => \RF|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[6][1]~q\);

-- Location: FF_X19_Y14_N7
\RF|Data[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(1),
	sload => VCC,
	ena => \RF|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[4][1]~q\);

-- Location: LCCOMB_X19_Y14_N6
\RF|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux30~0_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Data[6][1]~q\) # ((\ID_RR_pipeline|RS1|Output\(0))))) # (!\ID_RR_pipeline|RS1|Output\(1) & (((\RF|Data[4][1]~q\ & !\ID_RR_pipeline|RS1|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Data[6][1]~q\,
	datac => \RF|Data[4][1]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(0),
	combout => \RF|Mux30~0_combout\);

-- Location: LCCOMB_X19_Y14_N2
\RF|Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux30~1_combout\ = (\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Mux30~0_combout\ & ((\RF|Data[7][1]~q\))) # (!\RF|Mux30~0_combout\ & (\RF|Data[5][1]~q\)))) # (!\ID_RR_pipeline|RS1|Output\(0) & (((\RF|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[5][1]~q\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[7][1]~q\,
	datad => \RF|Mux30~0_combout\,
	combout => \RF|Mux30~1_combout\);

-- Location: FF_X21_Y10_N31
\RF|Data[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(1),
	sload => VCC,
	ena => \RF|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[3][1]~q\);

-- Location: FF_X20_Y10_N15
\RF|Data[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(1),
	sload => VCC,
	ena => \RF|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[1][1]~q\);

-- Location: LCCOMB_X32_Y11_N16
\EX_MEM_pipeline|PC|Output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|PC|Output[1]~feeder_combout\ = \RR_EX_pipeline|PC|Output\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RR_EX_pipeline|PC|Output\(1),
	combout => \EX_MEM_pipeline|PC|Output[1]~feeder_combout\);

-- Location: FF_X32_Y11_N17
\EX_MEM_pipeline|PC|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|PC|Output[1]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|PC|Output\(1));

-- Location: LCCOMB_X32_Y11_N8
\MEM_WB_pipeline|PC|Output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB_pipeline|PC|Output[1]~feeder_combout\ = \EX_MEM_pipeline|PC|Output\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_pipeline|PC|Output\(1),
	combout => \MEM_WB_pipeline|PC|Output[1]~feeder_combout\);

-- Location: FF_X32_Y11_N9
\MEM_WB_pipeline|PC|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MEM_WB_pipeline|PC|Output[1]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|PC|Output\(1));

-- Location: FF_X24_Y10_N7
\RF|Data[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|PC|Output\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[0][1]~q\);

-- Location: LCCOMB_X20_Y10_N6
\RF|Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux30~2_combout\ = (\ID_RR_pipeline|RS1|Output\(0) & ((\ID_RR_pipeline|RS1|Output\(1)) # ((\RF|Data[1][1]~q\)))) # (!\ID_RR_pipeline|RS1|Output\(0) & (!\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Data[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(0),
	datab => \ID_RR_pipeline|RS1|Output\(1),
	datac => \RF|Data[1][1]~q\,
	datad => \RF|Data[0][1]~q\,
	combout => \RF|Mux30~2_combout\);

-- Location: FF_X21_Y10_N9
\RF|Data[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(1),
	sload => VCC,
	ena => \RF|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[2][1]~q\);

-- Location: LCCOMB_X21_Y10_N8
\RF|Mux30~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux30~3_combout\ = (\RF|Mux30~2_combout\ & ((\RF|Data[3][1]~q\) # ((!\ID_RR_pipeline|RS1|Output\(1))))) # (!\RF|Mux30~2_combout\ & (((\RF|Data[2][1]~q\ & \ID_RR_pipeline|RS1|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[3][1]~q\,
	datab => \RF|Mux30~2_combout\,
	datac => \RF|Data[2][1]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(1),
	combout => \RF|Mux30~3_combout\);

-- Location: LCCOMB_X22_Y10_N16
\RF|Mux30~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux30~4_combout\ = (\ID_RR_pipeline|RS1|Output\(2) & (\RF|Mux30~1_combout\)) # (!\ID_RR_pipeline|RS1|Output\(2) & ((\RF|Mux30~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(2),
	datac => \RF|Mux30~1_combout\,
	datad => \RF|Mux30~3_combout\,
	combout => \RF|Mux30~4_combout\);

-- Location: LCCOMB_X29_Y9_N14
\MuxA1|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux14~0_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & (\RR_EX_pipeline|RF_D1|Output[7]~1_combout\)) # (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & ((\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & ((\EX_MUX|Mux14~1_combout\))) # 
-- (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & (\RF|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datab => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datac => \RF|Mux30~4_combout\,
	datad => \EX_MUX|Mux14~1_combout\,
	combout => \MuxA1|Mux14~0_combout\);

-- Location: LCCOMB_X29_Y9_N0
\MuxA1|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux14~1_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & ((\MuxA1|Mux14~0_combout\ & ((\PC|Output[1]~4_combout\))) # (!\MuxA1|Mux14~0_combout\ & (\ID_RR_pipeline|PC|Output\(1))))) # (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & 
-- (\MuxA1|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datab => \MuxA1|Mux14~0_combout\,
	datac => \ID_RR_pipeline|PC|Output\(1),
	datad => \PC|Output[1]~4_combout\,
	combout => \MuxA1|Mux14~1_combout\);

-- Location: LCCOMB_X29_Y9_N12
\MuxA1|Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux14~2_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & ((\MuxA1|Mux14~1_combout\))) # (!\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~0_combout\,
	datac => \MEM_WB_pipeline|Data_out_WB|Output\(1),
	datad => \MuxA1|Mux14~1_combout\,
	combout => \MuxA1|Mux14~2_combout\);

-- Location: FF_X29_Y9_N13
\RR_EX_pipeline|RF_D1|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MuxA1|Mux14~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D1|Output\(1));

-- Location: LCCOMB_X29_Y9_N24
\RR_EX_pipeline|RF_D2|Output[1]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D2|Output[1]~11_combout\ = (\MovingFWD|MuxB[0]~3_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(1))) # (!\MovingFWD|MuxB[0]~3_combout\ & ((\PC|Output[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_pipeline|Data_out_WB|Output\(1),
	datab => \MovingFWD|MuxB[0]~3_combout\,
	datad => \PC|Output[1]~4_combout\,
	combout => \RR_EX_pipeline|RF_D2|Output[1]~11_combout\);

-- Location: LCCOMB_X21_Y13_N0
\MuxB1|Mux14~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux14~3_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & (((\ID_RR_pipeline|RS2|Output\(1))))) # (!\ID_RR_pipeline|RS2|Output\(0) & ((\ID_RR_pipeline|RS2|Output\(1) & ((\RF|Data[6][1]~q\))) # (!\ID_RR_pipeline|RS2|Output\(1) & (\RF|Data[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[4][1]~q\,
	datab => \ID_RR_pipeline|RS2|Output\(0),
	datac => \RF|Data[6][1]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(1),
	combout => \MuxB1|Mux14~3_combout\);

-- Location: LCCOMB_X20_Y13_N18
\MuxB1|Mux14~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux14~4_combout\ = (\MuxB1|Mux14~3_combout\ & ((\RF|Data[7][1]~q\) # ((!\ID_RR_pipeline|RS2|Output\(0))))) # (!\MuxB1|Mux14~3_combout\ & (((\RF|Data[5][1]~q\ & \ID_RR_pipeline|RS2|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[7][1]~q\,
	datab => \RF|Data[5][1]~q\,
	datac => \MuxB1|Mux14~3_combout\,
	datad => \ID_RR_pipeline|RS2|Output\(0),
	combout => \MuxB1|Mux14~4_combout\);

-- Location: LCCOMB_X20_Y10_N14
\MuxB1|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux14~0_combout\ = (\ID_RR_pipeline|RS2|Output\(1) & (\ID_RR_pipeline|RS2|Output\(0))) # (!\ID_RR_pipeline|RS2|Output\(1) & ((\ID_RR_pipeline|RS2|Output\(0) & (\RF|Data[1][1]~q\)) # (!\ID_RR_pipeline|RS2|Output\(0) & ((\RF|Data[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(1),
	datab => \ID_RR_pipeline|RS2|Output\(0),
	datac => \RF|Data[1][1]~q\,
	datad => \RF|Data[0][1]~q\,
	combout => \MuxB1|Mux14~0_combout\);

-- Location: LCCOMB_X21_Y10_N30
\MuxB1|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux14~1_combout\ = (\MuxB1|Mux14~0_combout\ & (((\RF|Data[3][1]~q\) # (!\ID_RR_pipeline|RS2|Output\(1))))) # (!\MuxB1|Mux14~0_combout\ & (\RF|Data[2][1]~q\ & ((\ID_RR_pipeline|RS2|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux14~0_combout\,
	datab => \RF|Data[2][1]~q\,
	datac => \RF|Data[3][1]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(1),
	combout => \MuxB1|Mux14~1_combout\);

-- Location: LCCOMB_X29_Y10_N28
\MuxB1|Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux14~2_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & (((\RR_EX_pipeline|RF_D2|Output[4]~16_combout\)))) # (!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & ((\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & ((\MuxB1|Mux14~1_combout\))) # 
-- (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & (\ID_RR_pipeline|PC|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|PC|Output\(1),
	datab => \MuxB1|Mux14~1_combout\,
	datac => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datad => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	combout => \MuxB1|Mux14~2_combout\);

-- Location: LCCOMB_X29_Y9_N22
\MuxB1|Mux14~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux14~5_combout\ = (\MuxB1|Mux14~2_combout\ & ((\MuxB1|Mux14~4_combout\) # ((!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\)))) # (!\MuxB1|Mux14~2_combout\ & (((\EX_MUX|Mux14~1_combout\ & \RR_EX_pipeline|RF_D2|Output[4]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux14~4_combout\,
	datab => \EX_MUX|Mux14~1_combout\,
	datac => \MuxB1|Mux14~2_combout\,
	datad => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	combout => \MuxB1|Mux14~5_combout\);

-- Location: FF_X29_Y9_N25
\RR_EX_pipeline|RF_D2|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|RF_D2|Output[1]~11_combout\,
	asdata => \MuxB1|Mux14~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \MovingFWD|MuxB[1]~4_combout\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D2|Output\(1));

-- Location: LCCOMB_X30_Y13_N2
\MUX_ALUA|F[1]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUA|F[1]~14_combout\ = (\RR_EX_pipeline|ALUA_MUX|Output~q\ & (\RR_EX_pipeline|CPL|Output~q\ $ (((\RR_EX_pipeline|RF_D2|Output\(1)))))) # (!\RR_EX_pipeline|ALUA_MUX|Output~q\ & (((\RR_EX_pipeline|RF_D1|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|CPL|Output~q\,
	datab => \RR_EX_pipeline|ALUA_MUX|Output~q\,
	datac => \RR_EX_pipeline|RF_D1|Output\(1),
	datad => \RR_EX_pipeline|RF_D2|Output\(1),
	combout => \MUX_ALUA|F[1]~14_combout\);

-- Location: FF_X30_Y8_N1
\IF_ID_Pipepline_Reg|PC|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \PC|Output\(0),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|PC|Output\(0));

-- Location: FF_X29_Y8_N25
\ID_RR_pipeline|PC|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \IF_ID_Pipepline_Reg|PC|Output\(0),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|PC|Output\(0));

-- Location: LCCOMB_X29_Y10_N14
\RR_EX_pipeline|PC|Output[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|PC|Output[0]~feeder_combout\ = \ID_RR_pipeline|PC|Output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_RR_pipeline|PC|Output\(0),
	combout => \RR_EX_pipeline|PC|Output[0]~feeder_combout\);

-- Location: FF_X29_Y10_N15
\RR_EX_pipeline|PC|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|PC|Output[0]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|PC|Output\(0));

-- Location: LCCOMB_X26_Y13_N12
\instruc_decode|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Equal0~5_combout\ = (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(13) & !\IF_ID_Pipepline_Reg|Instruction|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	combout => \instruc_decode|Equal0~5_combout\);

-- Location: LCCOMB_X26_Y13_N0
\instruc_decode|var_Carry_sel~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Carry_sel~0_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(12) & (\IF_ID_Pipepline_Reg|Instruction|Output\(0) & (\IF_ID_Pipepline_Reg|Instruction|Output\(1) & \instruc_decode|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(0),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(1),
	datad => \instruc_decode|Equal0~5_combout\,
	combout => \instruc_decode|var_Carry_sel~0_combout\);

-- Location: FF_X26_Y13_N1
\ID_RR_pipeline|Carry_sel|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|var_Carry_sel~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|Carry_sel|Output~q\);

-- Location: FF_X29_Y14_N15
\RR_EX_pipeline|Carry_sel|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|Carry_sel|Output~q\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|Carry_sel|Output~q\);

-- Location: LCCOMB_X28_Y10_N14
\ALU1_EX|alu:temp[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[0]~3_combout\ = (\CF_EX|q_reg~q\ & (!\RR_EX_pipeline|ALU_sel|Output\(1) & (\RR_EX_pipeline|Carry_sel|Output~q\ & !\RR_EX_pipeline|ALU_sel|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CF_EX|q_reg~q\,
	datab => \RR_EX_pipeline|ALU_sel|Output\(1),
	datac => \RR_EX_pipeline|Carry_sel|Output~q\,
	datad => \RR_EX_pipeline|ALU_sel|Output\(0),
	combout => \ALU1_EX|alu:temp[0]~3_combout\);

-- Location: LCCOMB_X29_Y10_N18
\ALU1_EX|alu:temp[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[0]~2_combout\ = (\RR_EX_pipeline|ALU_sel|Output\(1) & (((!\MUX_ALUA|F[0]~15_combout\) # (!\MUX_ALUB|F[0]~4_combout\)))) # (!\RR_EX_pipeline|ALU_sel|Output\(1) & (\ALU1_EX|alu:temp[0]~3_combout\ $ (\MUX_ALUB|F[0]~4_combout\ $ 
-- (\MUX_ALUA|F[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[0]~3_combout\,
	datab => \RR_EX_pipeline|ALU_sel|Output\(1),
	datac => \MUX_ALUB|F[0]~4_combout\,
	datad => \MUX_ALUA|F[0]~15_combout\,
	combout => \ALU1_EX|alu:temp[0]~2_combout\);

-- Location: LCCOMB_X29_Y10_N0
\EX_MUX|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux15~0_combout\ = (!\RR_EX_pipeline|D3_MUX|Output\(1) & ((\RR_EX_pipeline|D3_MUX|Output\(0) & (\RR_EX_pipeline|Imm|Output\(0))) # (!\RR_EX_pipeline|D3_MUX|Output\(0) & ((\ALU1_EX|alu:temp[0]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|Imm|Output\(0),
	datab => \RR_EX_pipeline|D3_MUX|Output\(0),
	datac => \RR_EX_pipeline|D3_MUX|Output\(1),
	datad => \ALU1_EX|alu:temp[0]~2_combout\,
	combout => \EX_MUX|Mux15~0_combout\);

-- Location: LCCOMB_X29_Y10_N8
\EX_MUX|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux15~1_combout\ = (\EX_MUX|Mux15~0_combout\) # ((\RR_EX_pipeline|PC|Output\(0) & \RR_EX_pipeline|D3_MUX|Output\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX_pipeline|PC|Output\(0),
	datac => \RR_EX_pipeline|D3_MUX|Output\(1),
	datad => \EX_MUX|Mux15~0_combout\,
	combout => \EX_MUX|Mux15~1_combout\);

-- Location: LCCOMB_X30_Y10_N10
\EX_MEM_pipeline|ALU1_C|Output[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|ALU1_C|Output[0]~feeder_combout\ = \EX_MUX|Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MUX|Mux15~1_combout\,
	combout => \EX_MEM_pipeline|ALU1_C|Output[0]~feeder_combout\);

-- Location: FF_X30_Y10_N11
\EX_MEM_pipeline|ALU1_C|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|ALU1_C|Output[0]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|ALU1_C|Output\(0));

-- Location: LCCOMB_X33_Y8_N16
\EX_MEM_pipeline|ALU1_C|Output[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|ALU1_C|Output[6]~feeder_combout\ = \EX_MUX|Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MUX|Mux9~1_combout\,
	combout => \EX_MEM_pipeline|ALU1_C|Output[6]~feeder_combout\);

-- Location: FF_X33_Y8_N17
\EX_MEM_pipeline|ALU1_C|Output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|ALU1_C|Output[6]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|ALU1_C|Output\(6));

-- Location: LCCOMB_X33_Y12_N10
\WB_MUX_MEM1|F[6]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~21_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(5) & (((\EX_MEM_pipeline|ALU1_C|Output\(6) & !\EX_MEM_pipeline|ALU1_C|Output\(1))) # (!\EX_MEM_pipeline|ALU1_C|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(5),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \WB_MUX_MEM1|F[6]~21_combout\);

-- Location: LCCOMB_X33_Y13_N22
\EX_MEM_pipeline|RF_D1|Output[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|RF_D1|Output[0]~feeder_combout\ = \RR_EX_pipeline|RF_D1|Output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RR_EX_pipeline|RF_D1|Output\(0),
	combout => \EX_MEM_pipeline|RF_D1|Output[0]~feeder_combout\);

-- Location: FF_X33_Y13_N23
\EX_MEM_pipeline|RF_D1|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|RF_D1|Output[0]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RF_D1|Output\(0));

-- Location: FF_X33_Y12_N5
\MEM_WB_pipeline|Data_out_WB|Output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[8]~13_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|Data_out_WB|Output\(8));

-- Location: FF_X21_Y10_N21
\RF|Data[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(8),
	sload => VCC,
	ena => \RF|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[2][8]~q\);

-- Location: FF_X21_Y10_N17
\RF|Data[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(8),
	sload => VCC,
	ena => \RF|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[3][8]~q\);

-- Location: FF_X25_Y11_N7
\EX_MEM_pipeline|PC|Output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|PC|Output\(8),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|PC|Output\(8));

-- Location: FF_X25_Y11_N9
\MEM_WB_pipeline|PC|Output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \EX_MEM_pipeline|PC|Output\(8),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|PC|Output\(8));

-- Location: LCCOMB_X21_Y14_N18
\RF|Data[0][8]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[0][8]~0_combout\ = !\MEM_WB_pipeline|PC|Output\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|PC|Output\(8),
	combout => \RF|Data[0][8]~0_combout\);

-- Location: FF_X21_Y14_N19
\RF|Data[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[0][8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[0][8]~q\);

-- Location: LCCOMB_X21_Y14_N4
\RF|Data[1][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[1][8]~feeder_combout\ = \MEM_WB_pipeline|Data_out_WB|Output\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(8),
	combout => \RF|Data[1][8]~feeder_combout\);

-- Location: FF_X21_Y14_N5
\RF|Data[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[1][8]~feeder_combout\,
	ena => \RF|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[1][8]~q\);

-- Location: LCCOMB_X21_Y14_N26
\RF|Mux23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux23~2_combout\ = (\ID_RR_pipeline|RS1|Output\(0) & (((\RF|Data[1][8]~q\) # (\ID_RR_pipeline|RS1|Output\(1))))) # (!\ID_RR_pipeline|RS1|Output\(0) & (!\RF|Data[0][8]~q\ & ((!\ID_RR_pipeline|RS1|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(0),
	datab => \RF|Data[0][8]~q\,
	datac => \RF|Data[1][8]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(1),
	combout => \RF|Mux23~2_combout\);

-- Location: LCCOMB_X21_Y10_N16
\RF|Mux23~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux23~3_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Mux23~2_combout\ & ((\RF|Data[3][8]~q\))) # (!\RF|Mux23~2_combout\ & (\RF|Data[2][8]~q\)))) # (!\ID_RR_pipeline|RS1|Output\(1) & (((\RF|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Data[2][8]~q\,
	datac => \RF|Data[3][8]~q\,
	datad => \RF|Mux23~2_combout\,
	combout => \RF|Mux23~3_combout\);

-- Location: FF_X21_Y13_N29
\RF|Data[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(8),
	sload => VCC,
	ena => \RF|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[6][8]~q\);

-- Location: FF_X21_Y13_N15
\RF|Data[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(8),
	sload => VCC,
	ena => \RF|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[4][8]~q\);

-- Location: LCCOMB_X21_Y13_N14
\RF|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux23~0_combout\ = (\ID_RR_pipeline|RS1|Output\(0) & (((\ID_RR_pipeline|RS1|Output\(1))))) # (!\ID_RR_pipeline|RS1|Output\(0) & ((\ID_RR_pipeline|RS1|Output\(1) & (\RF|Data[6][8]~q\)) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Data[4][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[6][8]~q\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[4][8]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(1),
	combout => \RF|Mux23~0_combout\);

-- Location: FF_X22_Y13_N29
\RF|Data[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(8),
	sload => VCC,
	ena => \RF|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[7][8]~q\);

-- Location: FF_X22_Y13_N19
\RF|Data[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(8),
	sload => VCC,
	ena => \RF|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[5][8]~q\);

-- Location: LCCOMB_X22_Y13_N28
\RF|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux23~1_combout\ = (\RF|Mux23~0_combout\ & (((\RF|Data[7][8]~q\)) # (!\ID_RR_pipeline|RS1|Output\(0)))) # (!\RF|Mux23~0_combout\ & (\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Data[5][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux23~0_combout\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[7][8]~q\,
	datad => \RF|Data[5][8]~q\,
	combout => \RF|Mux23~1_combout\);

-- Location: LCCOMB_X25_Y12_N30
\RF|Mux23~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux23~4_combout\ = (\ID_RR_pipeline|RS1|Output\(2) & ((\RF|Mux23~1_combout\))) # (!\ID_RR_pipeline|RS1|Output\(2) & (\RF|Mux23~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(2),
	datac => \RF|Mux23~3_combout\,
	datad => \RF|Mux23~1_combout\,
	combout => \RF|Mux23~4_combout\);

-- Location: LCCOMB_X33_Y12_N12
\MuxA1|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux7~0_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & ((\ID_RR_pipeline|PC|Output\(8)) # ((\RR_EX_pipeline|RF_D1|Output[7]~1_combout\)))) # (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & (((!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & 
-- \RF|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|PC|Output\(8),
	datab => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datac => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datad => \RF|Mux23~4_combout\,
	combout => \MuxA1|Mux7~0_combout\);

-- Location: LCCOMB_X33_Y12_N2
\MuxA1|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux7~1_combout\ = (\MuxA1|Mux7~0_combout\ & ((\PC|Output[8]~13_combout\) # ((!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\)))) # (!\MuxA1|Mux7~0_combout\ & (((\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & \EX_MUX|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxA1|Mux7~0_combout\,
	datab => \PC|Output[8]~13_combout\,
	datac => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datad => \EX_MUX|Mux7~1_combout\,
	combout => \MuxA1|Mux7~1_combout\);

-- Location: LCCOMB_X33_Y12_N26
\MuxA1|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux7~2_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & ((\MuxA1|Mux7~1_combout\))) # (!\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~0_combout\,
	datac => \MEM_WB_pipeline|Data_out_WB|Output\(8),
	datad => \MuxA1|Mux7~1_combout\,
	combout => \MuxA1|Mux7~2_combout\);

-- Location: FF_X33_Y12_N27
\RR_EX_pipeline|RF_D1|Output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MuxA1|Mux7~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D1|Output\(8));

-- Location: FF_X33_Y12_N25
\EX_MEM_pipeline|RF_D1|Output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|RF_D1|Output\(8),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RF_D1|Output\(8));

-- Location: LCCOMB_X39_Y8_N8
\RAM_MEM|Decoder0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~53_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (\EX_MEM_pipeline|ALU1_C|Output\(5) & (\EX_MEM_pipeline|ALU1_C|Output\(6) & !\EX_MEM_pipeline|ALU1_C|Output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(5),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Decoder0~53_combout\);

-- Location: LCCOMB_X34_Y12_N12
\RAM_MEM|Decoder0~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~54_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\RAM_MEM|Decoder0~53_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & !\EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \RAM_MEM|Decoder0~53_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~54_combout\);

-- Location: LCCOMB_X34_Y12_N28
\RAM_MEM|Data~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~10_combout\ = (\RAM_MEM|Decoder0~54_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~54_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~54_combout\,
	combout => \RAM_MEM|Data~10_combout\);

-- Location: LCCOMB_X34_Y12_N14
\RAM_MEM|Data[2][6]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[2][6]~11_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\EX_MEM_pipeline|ALU1_C|Output\(1) $ (\EX_MEM_pipeline|ALU1_C|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(0),
	combout => \RAM_MEM|Data[2][6]~11_combout\);

-- Location: LCCOMB_X28_Y9_N14
\instruc_decode|var_Mem_wr~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_Mem_wr~1_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(14) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (\instruc_decode|var_RF_wr~4_combout\ & \IF_ID_Pipepline_Reg|Instruction|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datac => \instruc_decode|var_RF_wr~4_combout\,
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	combout => \instruc_decode|var_Mem_wr~1_combout\);

-- Location: FF_X28_Y9_N15
\ID_RR_pipeline|Mem_wr|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|var_Mem_wr~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|Mem_wr|Output~q\);

-- Location: LCCOMB_X29_Y9_N20
\RR_EX_pipeline|Mem_wr|Output~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|Mem_wr|Output~feeder_combout\ = \ID_RR_pipeline|Mem_wr|Output~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_RR_pipeline|Mem_wr|Output~q\,
	combout => \RR_EX_pipeline|Mem_wr|Output~feeder_combout\);

-- Location: FF_X29_Y9_N21
\RR_EX_pipeline|Mem_wr|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|Mem_wr|Output~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|Mem_wr|Output~q\);

-- Location: LCCOMB_X29_Y9_N30
\EX_MEM_pipeline|Mem_wr|Output~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|Mem_wr|Output~feeder_combout\ = \RR_EX_pipeline|Mem_wr|Output~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RR_EX_pipeline|Mem_wr|Output~q\,
	combout => \EX_MEM_pipeline|Mem_wr|Output~feeder_combout\);

-- Location: FF_X29_Y9_N31
\EX_MEM_pipeline|Mem_wr|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|Mem_wr|Output~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|Mem_wr|Output~q\);

-- Location: LCCOMB_X36_Y8_N16
Ram_wr : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Ram_wr~combout\ = (\EX_MEM_pipeline|Mem_wr|Output~q\ & !\EX_MEM_pipeline|CN|Output~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_pipeline|Mem_wr|Output~q\,
	datad => \EX_MEM_pipeline|CN|Output~q\,
	combout => \Ram_wr~combout\);

-- Location: LCCOMB_X37_Y12_N30
\RAM_MEM|Data[1][2]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~12_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (\Ram_wr~combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(5) & !\EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \Ram_wr~combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(5),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[1][2]~12_combout\);

-- Location: LCCOMB_X34_Y12_N24
\RAM_MEM|Data[98][0]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[98][0]~13_combout\ = (\RAM_MEM|Data[2][6]~11_combout\ & \RAM_MEM|Data[1][2]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[2][6]~11_combout\,
	datac => \RAM_MEM|Data[1][2]~12_combout\,
	combout => \RAM_MEM|Data[98][0]~13_combout\);

-- Location: FF_X34_Y12_N29
\RAM_MEM|Data[98][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~10_combout\,
	ena => \RAM_MEM|Data[98][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[98][0]~q\);

-- Location: LCCOMB_X35_Y6_N26
\RAM_MEM|Decoder0~129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~129_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Decoder0~53_combout\ & !\EX_MEM_pipeline|ALU1_C|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Decoder0~53_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(0),
	combout => \RAM_MEM|Decoder0~129_combout\);

-- Location: LCCOMB_X35_Y8_N4
\RAM_MEM|Data~227\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~227_combout\ = (\RAM_MEM|Decoder0~129_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~129_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~129_combout\,
	combout => \RAM_MEM|Data~227_combout\);

-- Location: LCCOMB_X35_Y6_N14
\RAM_MEM|Data[1][2]~940\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~940_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(3) & \RAM_MEM|Data[1][2]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[1][2]~12_combout\,
	combout => \RAM_MEM|Data[1][2]~940_combout\);

-- Location: FF_X35_Y8_N5
\RAM_MEM|Data[99][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~227_combout\,
	ena => \RAM_MEM|Data[1][2]~940_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[99][0]~q\);

-- Location: LCCOMB_X39_Y8_N30
\RAM_MEM|Decoder0~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~111_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (\EX_MEM_pipeline|ALU1_C|Output\(5) & (!\EX_MEM_pipeline|ALU1_C|Output\(6) & !\EX_MEM_pipeline|ALU1_C|Output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(5),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Decoder0~111_combout\);

-- Location: LCCOMB_X45_Y11_N24
\RAM_MEM|Decoder0~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~80_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & !\EX_MEM_pipeline|ALU1_C|Output\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~80_combout\);

-- Location: LCCOMB_X34_Y7_N8
\RAM_MEM|Data~219\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~219_combout\ = (\RAM_MEM|Decoder0~111_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8)))))) # (!\RAM_MEM|Decoder0~111_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datab => \RAM_MEM|Decoder0~111_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~219_combout\);

-- Location: LCCOMB_X36_Y8_N12
\RAM_MEM|Data[48][0]~156\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[48][0]~156_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(5) & (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (\EX_MEM_pipeline|Mem_wr|Output~q\ & !\EX_MEM_pipeline|CN|Output~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(5),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \EX_MEM_pipeline|Mem_wr|Output~q\,
	datad => \EX_MEM_pipeline|CN|Output~q\,
	combout => \RAM_MEM|Data[48][0]~156_combout\);

-- Location: LCCOMB_X36_Y8_N20
\RAM_MEM|Data[1][2]~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~90_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(2) & \EX_MEM_pipeline|ALU1_C|Output\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Data[1][2]~90_combout\);

-- Location: LCCOMB_X36_Y8_N28
\RAM_MEM|Data[1][2]~220\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~220_combout\ = (\RAM_MEM|Data[48][0]~156_combout\ & (\RAM_MEM|Data[1][2]~90_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & !\EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[48][0]~156_combout\,
	datab => \RAM_MEM|Data[1][2]~90_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[1][2]~220_combout\);

-- Location: FF_X34_Y7_N9
\RAM_MEM|Data[41][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~219_combout\,
	ena => \RAM_MEM|Data[1][2]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[41][0]~q\);

-- Location: LCCOMB_X38_Y7_N4
\RAM_MEM|Decoder0~128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~128_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (\RAM_MEM|Decoder0~111_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & \EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \RAM_MEM|Decoder0~111_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~128_combout\);

-- Location: LCCOMB_X45_Y7_N10
\RAM_MEM|Data~225\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~225_combout\ = (\RAM_MEM|Decoder0~128_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~128_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~128_combout\,
	combout => \RAM_MEM|Data~225_combout\);

-- Location: LCCOMB_X41_Y7_N4
\RAM_MEM|Data[1][2]~226\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~226_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~90_combout\ & \RAM_MEM|Data[48][0]~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~90_combout\,
	datad => \RAM_MEM|Data[48][0]~156_combout\,
	combout => \RAM_MEM|Data[1][2]~226_combout\);

-- Location: FF_X45_Y7_N11
\RAM_MEM|Data[57][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~225_combout\,
	ena => \RAM_MEM|Data[1][2]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[57][0]~q\);

-- Location: LCCOMB_X39_Y8_N6
\RAM_MEM|Decoder0~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~113_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (\EX_MEM_pipeline|ALU1_C|Output\(5) & (!\EX_MEM_pipeline|ALU1_C|Output\(6) & !\EX_MEM_pipeline|ALU1_C|Output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(5),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Decoder0~113_combout\);

-- Location: LCCOMB_X37_Y6_N24
\RAM_MEM|Decoder0~127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~127_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Decoder0~113_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Decoder0~113_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~127_combout\);

-- Location: LCCOMB_X37_Y6_N20
\RAM_MEM|Data~221\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~221_combout\ = (\RAM_MEM|Decoder0~127_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~127_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datab => \RAM_MEM|Decoder0~127_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~221_combout\);

-- Location: LCCOMB_X36_Y8_N8
\RAM_MEM|Data[1][2]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~8_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(2) & !\EX_MEM_pipeline|ALU1_C|Output\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Data[1][2]~8_combout\);

-- Location: LCCOMB_X36_Y6_N6
\RAM_MEM|Data[1][2]~222\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~222_combout\ = (\RAM_MEM|Data[48][0]~156_combout\ & (\RAM_MEM|Data[1][2]~8_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(4) & !\EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[48][0]~156_combout\,
	datab => \RAM_MEM|Data[1][2]~8_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Data[1][2]~222_combout\);

-- Location: FF_X37_Y6_N21
\RAM_MEM|Data[49][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~221_combout\,
	ena => \RAM_MEM|Data[1][2]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[49][0]~q\);

-- Location: LCCOMB_X37_Y6_N30
\RAM_MEM|Data~223\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~223_combout\ = (\RAM_MEM|Decoder0~113_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8))))) # (!\RAM_MEM|Decoder0~113_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datab => \RAM_MEM|Decoder0~113_combout\,
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~223_combout\);

-- Location: LCCOMB_X42_Y11_N26
\RAM_MEM|Data[1][2]~209\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~209_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & !\EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[1][2]~209_combout\);

-- Location: LCCOMB_X35_Y8_N0
\RAM_MEM|Data[1][2]~224\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~224_combout\ = (\RAM_MEM|Data[48][0]~156_combout\ & \RAM_MEM|Data[1][2]~209_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[48][0]~156_combout\,
	datad => \RAM_MEM|Data[1][2]~209_combout\,
	combout => \RAM_MEM|Data[1][2]~224_combout\);

-- Location: FF_X37_Y6_N11
\RAM_MEM|Data[33][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RAM_MEM|Data~223_combout\,
	sload => VCC,
	ena => \RAM_MEM|Data[1][2]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[33][0]~q\);

-- Location: LCCOMB_X37_Y6_N10
\RAM_MEM|Mux15~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~52_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[49][0]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\RAM_MEM|Data[33][0]~q\ & !\EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Data[49][0]~q\,
	datac => \RAM_MEM|Data[33][0]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux15~52_combout\);

-- Location: LCCOMB_X34_Y7_N18
\RAM_MEM|Mux15~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~53_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux15~52_combout\ & ((\RAM_MEM|Data[57][0]~q\))) # (!\RAM_MEM|Mux15~52_combout\ & (\RAM_MEM|Data[41][0]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux15~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[41][0]~q\,
	datac => \RAM_MEM|Data[57][0]~q\,
	datad => \RAM_MEM|Mux15~52_combout\,
	combout => \RAM_MEM|Mux15~53_combout\);

-- Location: LCCOMB_X34_Y8_N8
\RAM_MEM|Decoder0~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~79_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (\EX_MEM_pipeline|ALU1_C|Output\(2) & (!\EX_MEM_pipeline|ALU1_C|Output\(6) & \EX_MEM_pipeline|ALU1_C|Output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(5),
	combout => \RAM_MEM|Decoder0~79_combout\);

-- Location: LCCOMB_X36_Y7_N22
\RAM_MEM|Decoder0~126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~126_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & \RAM_MEM|Decoder0~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \RAM_MEM|Decoder0~79_combout\,
	combout => \RAM_MEM|Decoder0~126_combout\);

-- Location: LCCOMB_X33_Y7_N14
\RAM_MEM|Data~217\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~217_combout\ = (\RAM_MEM|Decoder0~126_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~126_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~126_combout\,
	combout => \RAM_MEM|Data~217_combout\);

-- Location: LCCOMB_X35_Y12_N12
\RAM_MEM|Data[1][2]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~9_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & \EX_MEM_pipeline|ALU1_C|Output\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Data[1][2]~9_combout\);

-- Location: LCCOMB_X36_Y7_N24
\RAM_MEM|Data[1][2]~218\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~218_combout\ = (\RAM_MEM|Data[48][0]~156_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~9_combout\ & !\EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[48][0]~156_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Data[1][2]~218_combout\);

-- Location: FF_X33_Y7_N15
\RAM_MEM|Data[61][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~217_combout\,
	ena => \RAM_MEM|Data[1][2]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[61][0]~q\);

-- Location: LCCOMB_X34_Y7_N20
\RAM_MEM|Data~211\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~211_combout\ = (\RAM_MEM|Decoder0~79_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8)))))) # (!\RAM_MEM|Decoder0~79_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datab => \RAM_MEM|Decoder0~79_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~211_combout\);

-- Location: LCCOMB_X36_Y7_N8
\RAM_MEM|Data[1][2]~212\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~212_combout\ = (\RAM_MEM|Data[48][0]~156_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~9_combout\ & !\EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[48][0]~156_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Data[1][2]~212_combout\);

-- Location: FF_X34_Y7_N21
\RAM_MEM|Data[45][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~211_combout\,
	ena => \RAM_MEM|Data[1][2]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[45][0]~q\);

-- Location: LCCOMB_X40_Y10_N0
\RAM_MEM|Decoder0~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~107_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (\EX_MEM_pipeline|ALU1_C|Output\(2) & \EX_MEM_pipeline|ALU1_C|Output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(5),
	combout => \RAM_MEM|Decoder0~107_combout\);

-- Location: LCCOMB_X38_Y7_N16
\RAM_MEM|Data~215\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~215_combout\ = (\RAM_MEM|Decoder0~107_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8)))))) # (!\RAM_MEM|Decoder0~107_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~107_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(8),
	combout => \RAM_MEM|Data~215_combout\);

-- Location: LCCOMB_X43_Y8_N8
\RAM_MEM|Data[1][2]~101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~101_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & !\EX_MEM_pipeline|ALU1_C|Output\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Data[1][2]~101_combout\);

-- Location: LCCOMB_X39_Y11_N8
\RAM_MEM|Data[1][2]~216\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~216_combout\ = (\RAM_MEM|Data[48][0]~156_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Data[1][2]~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[48][0]~156_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Data[1][2]~101_combout\,
	combout => \RAM_MEM|Data[1][2]~216_combout\);

-- Location: FF_X38_Y7_N17
\RAM_MEM|Data[37][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~215_combout\,
	ena => \RAM_MEM|Data[1][2]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[37][0]~q\);

-- Location: LCCOMB_X36_Y7_N2
\RAM_MEM|Decoder0~125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~125_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (\RAM_MEM|Decoder0~107_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \RAM_MEM|Decoder0~107_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~125_combout\);

-- Location: LCCOMB_X35_Y7_N16
\RAM_MEM|Data~213\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~213_combout\ = (\RAM_MEM|Decoder0~125_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~125_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~125_combout\,
	combout => \RAM_MEM|Data~213_combout\);

-- Location: LCCOMB_X36_Y7_N20
\RAM_MEM|Data[1][2]~214\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~214_combout\ = (\RAM_MEM|Data[1][2]~101_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[48][0]~156_combout\ & !\EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~101_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[48][0]~156_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Data[1][2]~214_combout\);

-- Location: FF_X35_Y7_N17
\RAM_MEM|Data[53][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~213_combout\,
	ena => \RAM_MEM|Data[1][2]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[53][0]~q\);

-- Location: LCCOMB_X35_Y7_N10
\RAM_MEM|Mux15~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~50_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[53][0]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[37][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[37][0]~q\,
	datab => \RAM_MEM|Data[53][0]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux15~50_combout\);

-- Location: LCCOMB_X34_Y7_N6
\RAM_MEM|Mux15~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~51_combout\ = (\RAM_MEM|Mux15~50_combout\ & ((\RAM_MEM|Data[61][0]~q\) # ((!\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\RAM_MEM|Mux15~50_combout\ & (((\RAM_MEM|Data[45][0]~q\ & \EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[61][0]~q\,
	datab => \RAM_MEM|Data[45][0]~q\,
	datac => \RAM_MEM|Mux15~50_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux15~51_combout\);

-- Location: LCCOMB_X34_Y7_N0
\RAM_MEM|Mux15~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~54_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux15~51_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux15~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Mux15~53_combout\,
	datad => \RAM_MEM|Mux15~51_combout\,
	combout => \RAM_MEM|Mux15~54_combout\);

-- Location: LCCOMB_X35_Y8_N20
\RAM_MEM|Data~208\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~208_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~53_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~53_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \RAM_MEM|Decoder0~53_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~208_combout\);

-- Location: LCCOMB_X35_Y8_N6
\RAM_MEM|Data[1][2]~210\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~210_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (\Ram_wr~combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(5) & \RAM_MEM|Data[1][2]~209_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \Ram_wr~combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(5),
	datad => \RAM_MEM|Data[1][2]~209_combout\,
	combout => \RAM_MEM|Data[1][2]~210_combout\);

-- Location: FF_X35_Y8_N21
\RAM_MEM|Data[97][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~208_combout\,
	ena => \RAM_MEM|Data[1][2]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[97][0]~q\);

-- Location: LCCOMB_X35_Y8_N14
\WB_MUX_MEM1|F[0]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[0]~18_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & (((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Data[97][0]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Mux15~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux15~54_combout\,
	datab => \RAM_MEM|Data[97][0]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(6),
	combout => \WB_MUX_MEM1|F[0]~18_combout\);

-- Location: LCCOMB_X36_Y6_N18
\RAM_MEM|Decoder0~120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~120_combout\ = (\RAM_MEM|Decoder0~79_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & \EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~79_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~120_combout\);

-- Location: LCCOMB_X36_Y6_N28
\RAM_MEM|Data~198\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~198_combout\ = (\RAM_MEM|Decoder0~120_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~120_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~120_combout\,
	combout => \RAM_MEM|Data~198_combout\);

-- Location: LCCOMB_X36_Y6_N12
\RAM_MEM|Data[1][2]~199\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~199_combout\ = (\RAM_MEM|Data[48][0]~156_combout\ & (\RAM_MEM|Data[1][2]~9_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(4) & \EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[48][0]~156_combout\,
	datab => \RAM_MEM|Data[1][2]~9_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Data[1][2]~199_combout\);

-- Location: FF_X36_Y6_N29
\RAM_MEM|Data[63][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~198_combout\,
	ena => \RAM_MEM|Data[1][2]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[63][0]~q\);

-- Location: LCCOMB_X39_Y10_N14
\RAM_MEM|Decoder0~119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~119_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Decoder0~107_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(1) & !\EX_MEM_pipeline|ALU1_C|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Decoder0~107_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(0),
	combout => \RAM_MEM|Decoder0~119_combout\);

-- Location: LCCOMB_X40_Y10_N18
\RAM_MEM|Data~196\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~196_combout\ = (\RAM_MEM|Decoder0~119_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~119_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~119_combout\,
	combout => \RAM_MEM|Data~196_combout\);

-- Location: LCCOMB_X39_Y10_N8
\RAM_MEM|Data[1][2]~197\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~197_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~101_combout\ & (\RAM_MEM|Data[48][0]~156_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Data[1][2]~101_combout\,
	datac => \RAM_MEM|Data[48][0]~156_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Data[1][2]~197_combout\);

-- Location: FF_X40_Y10_N19
\RAM_MEM|Data[39][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~196_combout\,
	ena => \RAM_MEM|Data[1][2]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[39][0]~q\);

-- Location: LCCOMB_X36_Y7_N0
\RAM_MEM|Decoder0~118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~118_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (\RAM_MEM|Decoder0~107_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \RAM_MEM|Decoder0~107_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~118_combout\);

-- Location: LCCOMB_X37_Y8_N10
\RAM_MEM|Data~194\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~194_combout\ = (\RAM_MEM|Decoder0~118_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~118_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~118_combout\,
	combout => \RAM_MEM|Data~194_combout\);

-- Location: LCCOMB_X36_Y8_N14
\RAM_MEM|Data[1][2]~195\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~195_combout\ = (\RAM_MEM|Data[48][0]~156_combout\ & (\RAM_MEM|Data[1][2]~101_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[48][0]~156_combout\,
	datab => \RAM_MEM|Data[1][2]~101_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[1][2]~195_combout\);

-- Location: FF_X37_Y8_N11
\RAM_MEM|Data[55][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~194_combout\,
	ena => \RAM_MEM|Data[1][2]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[55][0]~q\);

-- Location: LCCOMB_X37_Y8_N24
\RAM_MEM|Mux15~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~45_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[55][0]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[39][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[39][0]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[55][0]~q\,
	combout => \RAM_MEM|Mux15~45_combout\);

-- Location: LCCOMB_X36_Y6_N20
\RAM_MEM|Decoder0~117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~117_combout\ = (\RAM_MEM|Decoder0~79_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & \EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~79_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~117_combout\);

-- Location: LCCOMB_X39_Y6_N24
\RAM_MEM|Data~192\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~192_combout\ = (\RAM_MEM|Decoder0~117_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~117_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~117_combout\,
	combout => \RAM_MEM|Data~192_combout\);

-- Location: LCCOMB_X34_Y6_N12
\RAM_MEM|Data[1][2]~193\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~193_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Data[1][2]~9_combout\ & \RAM_MEM|Data[48][0]~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \RAM_MEM|Data[48][0]~156_combout\,
	combout => \RAM_MEM|Data[1][2]~193_combout\);

-- Location: FF_X39_Y6_N25
\RAM_MEM|Data[47][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~192_combout\,
	ena => \RAM_MEM|Data[1][2]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[47][0]~q\);

-- Location: LCCOMB_X36_Y8_N18
\RAM_MEM|Mux15~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~46_combout\ = (\RAM_MEM|Mux15~45_combout\ & ((\RAM_MEM|Data[63][0]~q\) # ((!\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\RAM_MEM|Mux15~45_combout\ & (((\RAM_MEM|Data[47][0]~q\ & \EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[63][0]~q\,
	datab => \RAM_MEM|Mux15~45_combout\,
	datac => \RAM_MEM|Data[47][0]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux15~46_combout\);

-- Location: LCCOMB_X39_Y8_N18
\RAM_MEM|Decoder0~124\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~124_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Decoder0~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Decoder0~111_combout\,
	combout => \RAM_MEM|Decoder0~124_combout\);

-- Location: LCCOMB_X39_Y7_N10
\RAM_MEM|Data~206\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~206_combout\ = (\RAM_MEM|Decoder0~124_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~124_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \RAM_MEM|Decoder0~124_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(8),
	combout => \RAM_MEM|Data~206_combout\);

-- Location: LCCOMB_X41_Y7_N26
\RAM_MEM|Data[1][2]~207\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~207_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~90_combout\ & \RAM_MEM|Data[48][0]~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~90_combout\,
	datad => \RAM_MEM|Data[48][0]~156_combout\,
	combout => \RAM_MEM|Data[1][2]~207_combout\);

-- Location: FF_X39_Y7_N11
\RAM_MEM|Data[59][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~206_combout\,
	ena => \RAM_MEM|Data[1][2]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[59][0]~q\);

-- Location: LCCOMB_X39_Y8_N12
\RAM_MEM|Decoder0~121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~121_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Decoder0~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Decoder0~111_combout\,
	combout => \RAM_MEM|Decoder0~121_combout\);

-- Location: LCCOMB_X39_Y7_N20
\RAM_MEM|Data~200\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~200_combout\ = (\RAM_MEM|Decoder0~121_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~121_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~121_combout\,
	combout => \RAM_MEM|Data~200_combout\);

-- Location: LCCOMB_X41_Y7_N10
\RAM_MEM|Data[1][2]~201\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~201_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~90_combout\ & \RAM_MEM|Data[48][0]~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~90_combout\,
	datad => \RAM_MEM|Data[48][0]~156_combout\,
	combout => \RAM_MEM|Data[1][2]~201_combout\);

-- Location: FF_X39_Y7_N21
\RAM_MEM|Data[43][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~200_combout\,
	ena => \RAM_MEM|Data[1][2]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[43][0]~q\);

-- Location: LCCOMB_X36_Y7_N10
\RAM_MEM|Decoder0~123\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~123_combout\ = (\RAM_MEM|Decoder0~113_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & \EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~113_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~123_combout\);

-- Location: LCCOMB_X40_Y7_N18
\RAM_MEM|Data~204\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~204_combout\ = (\RAM_MEM|Decoder0~123_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~123_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~123_combout\,
	combout => \RAM_MEM|Data~204_combout\);

-- Location: LCCOMB_X41_Y7_N28
\RAM_MEM|Data[1][2]~205\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~205_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Data[1][2]~8_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[48][0]~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \RAM_MEM|Data[1][2]~8_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[48][0]~156_combout\,
	combout => \RAM_MEM|Data[1][2]~205_combout\);

-- Location: FF_X40_Y7_N19
\RAM_MEM|Data[35][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~204_combout\,
	ena => \RAM_MEM|Data[1][2]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[35][0]~q\);

-- Location: LCCOMB_X34_Y6_N22
\RAM_MEM|Decoder0~122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~122_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (\RAM_MEM|Decoder0~113_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \RAM_MEM|Decoder0~113_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~122_combout\);

-- Location: LCCOMB_X39_Y6_N26
\RAM_MEM|Data~202\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~202_combout\ = (\RAM_MEM|Decoder0~122_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~122_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~122_combout\,
	combout => \RAM_MEM|Data~202_combout\);

-- Location: LCCOMB_X41_Y6_N2
\RAM_MEM|Data[1][2]~203\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~203_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Data[1][2]~8_combout\ & \RAM_MEM|Data[48][0]~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \RAM_MEM|Data[48][0]~156_combout\,
	combout => \RAM_MEM|Data[1][2]~203_combout\);

-- Location: FF_X39_Y6_N27
\RAM_MEM|Data[51][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~202_combout\,
	ena => \RAM_MEM|Data[1][2]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[51][0]~q\);

-- Location: LCCOMB_X39_Y6_N8
\RAM_MEM|Mux15~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~47_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[51][0]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[35][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[35][0]~q\,
	datac => \RAM_MEM|Data[51][0]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux15~47_combout\);

-- Location: LCCOMB_X39_Y7_N16
\RAM_MEM|Mux15~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~48_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux15~47_combout\ & (\RAM_MEM|Data[59][0]~q\)) # (!\RAM_MEM|Mux15~47_combout\ & ((\RAM_MEM|Data[43][0]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux15~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[59][0]~q\,
	datab => \RAM_MEM|Data[43][0]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux15~47_combout\,
	combout => \RAM_MEM|Mux15~48_combout\);

-- Location: LCCOMB_X36_Y8_N4
\RAM_MEM|Mux15~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~49_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux15~46_combout\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux15~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Mux15~46_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Mux15~48_combout\,
	combout => \RAM_MEM|Mux15~49_combout\);

-- Location: LCCOMB_X35_Y8_N22
\WB_MUX_MEM1|F[0]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[0]~19_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\WB_MUX_MEM1|F[0]~18_combout\ & (\RAM_MEM|Data[99][0]~q\)) # (!\WB_MUX_MEM1|F[0]~18_combout\ & ((\RAM_MEM|Mux15~49_combout\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(1) & 
-- (((\WB_MUX_MEM1|F[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \RAM_MEM|Data[99][0]~q\,
	datac => \WB_MUX_MEM1|F[0]~18_combout\,
	datad => \RAM_MEM|Mux15~49_combout\,
	combout => \WB_MUX_MEM1|F[0]~19_combout\);

-- Location: LCCOMB_X33_Y12_N8
\WB_MUX_MEM1|F[6]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~29_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(5) & \EX_MEM_pipeline|ALU1_C|Output\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(5),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	combout => \WB_MUX_MEM1|F[6]~29_combout\);

-- Location: LCCOMB_X38_Y13_N20
\WB_MUX_MEM1|F[6]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~30_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & ((\EX_MEM_pipeline|ALU1_C|Output\(6)) # (!\EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(6),
	combout => \WB_MUX_MEM1|F[6]~30_combout\);

-- Location: LCCOMB_X41_Y13_N26
\RAM_MEM|Decoder0~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~61_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (\EX_MEM_pipeline|ALU1_C|Output\(2) & (\EX_MEM_pipeline|ALU1_C|Output\(6) & !\EX_MEM_pipeline|ALU1_C|Output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(5),
	combout => \RAM_MEM|Decoder0~61_combout\);

-- Location: LCCOMB_X37_Y13_N26
\RAM_MEM|Decoder0~130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~130_combout\ = (\RAM_MEM|Decoder0~61_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & !\EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~61_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~130_combout\);

-- Location: LCCOMB_X36_Y12_N18
\RAM_MEM|Data~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~51_combout\ = (\RAM_MEM|Decoder0~130_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~130_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~130_combout\,
	combout => \RAM_MEM|Data~51_combout\);

-- Location: LCCOMB_X36_Y8_N0
\RAM_MEM|Data[1][2]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~19_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(5) & (\EX_MEM_pipeline|ALU1_C|Output\(6) & (\EX_MEM_pipeline|Mem_wr|Output~q\ & !\EX_MEM_pipeline|CN|Output~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(5),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \EX_MEM_pipeline|Mem_wr|Output~q\,
	datad => \EX_MEM_pipeline|CN|Output~q\,
	combout => \RAM_MEM|Data[1][2]~19_combout\);

-- Location: LCCOMB_X37_Y12_N10
\RAM_MEM|Decoder0~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~52_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & \EX_MEM_pipeline|ALU1_C|Output\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~52_combout\);

-- Location: LCCOMB_X37_Y12_N20
\RAM_MEM|Data[16][0]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[16][0]~52_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Data[1][2]~8_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & \EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \RAM_MEM|Data[1][2]~8_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[16][0]~52_combout\);

-- Location: LCCOMB_X38_Y12_N20
\RAM_MEM|Data[16][0]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[16][0]~53_combout\ = (\RAM_MEM|Data[16][0]~52_combout\) # ((\RAM_MEM|Decoder0~52_combout\ & (\RAM_MEM|Data[1][2]~9_combout\ & !\EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~52_combout\,
	datab => \RAM_MEM|Data[16][0]~52_combout\,
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[16][0]~53_combout\);

-- Location: LCCOMB_X38_Y12_N18
\RAM_MEM|Data[80][0]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[80][0]~54_combout\ = (\RAM_MEM|Data[1][2]~19_combout\ & \RAM_MEM|Data[16][0]~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_MEM|Data[1][2]~19_combout\,
	datad => \RAM_MEM|Data[16][0]~53_combout\,
	combout => \RAM_MEM|Data[80][0]~54_combout\);

-- Location: FF_X36_Y12_N19
\RAM_MEM|Data[80][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~51_combout\,
	ena => \RAM_MEM|Data[80][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[80][0]~q\);

-- Location: LCCOMB_X34_Y12_N18
\RAM_MEM|Decoder0~146\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~146_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Decoder0~61_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(4) & \EX_MEM_pipeline|ALU1_C|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \RAM_MEM|Decoder0~61_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(0),
	combout => \RAM_MEM|Decoder0~146_combout\);

-- Location: LCCOMB_X34_Y12_N6
\RAM_MEM|Data~172\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~172_combout\ = (\RAM_MEM|Decoder0~146_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~146_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~146_combout\,
	combout => \RAM_MEM|Data~172_combout\);

-- Location: LCCOMB_X37_Y12_N12
\RAM_MEM|Data[32][4]~173\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[32][4]~173_combout\ = (\RAM_MEM|Decoder0~52_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~9_combout\ & !\EX_MEM_pipeline|ALU1_C|Output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~52_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(5),
	combout => \RAM_MEM|Data[32][4]~173_combout\);

-- Location: LCCOMB_X37_Y12_N18
\RAM_MEM|Data[32][4]~174\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[32][4]~174_combout\ = (\RAM_MEM|Data[32][4]~173_combout\) # ((\RAM_MEM|Data[1][2]~8_combout\ & (\RAM_MEM|Decoder0~80_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[32][4]~173_combout\,
	datab => \RAM_MEM|Data[1][2]~8_combout\,
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(5),
	combout => \RAM_MEM|Data[32][4]~174_combout\);

-- Location: LCCOMB_X36_Y8_N6
\RAM_MEM|Data[96][0]~938\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[96][0]~938_combout\ = (\RAM_MEM|Data[32][4]~174_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(6) & (\EX_MEM_pipeline|Mem_wr|Output~q\ & !\EX_MEM_pipeline|CN|Output~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[32][4]~174_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \EX_MEM_pipeline|Mem_wr|Output~q\,
	datad => \EX_MEM_pipeline|CN|Output~q\,
	combout => \RAM_MEM|Data[96][0]~938_combout\);

-- Location: FF_X34_Y12_N7
\RAM_MEM|Data[96][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~172_combout\,
	ena => \RAM_MEM|Data[96][0]~938_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[96][0]~q\);

-- Location: LCCOMB_X41_Y13_N20
\RAM_MEM|Decoder0~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~69_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (\EX_MEM_pipeline|ALU1_C|Output\(2) & (\EX_MEM_pipeline|ALU1_C|Output\(6) & !\EX_MEM_pipeline|ALU1_C|Output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(5),
	combout => \RAM_MEM|Decoder0~69_combout\);

-- Location: LCCOMB_X39_Y15_N18
\RAM_MEM|Decoder0~131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~131_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\RAM_MEM|Decoder0~69_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(4) & \EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \RAM_MEM|Decoder0~69_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~131_combout\);

-- Location: LCCOMB_X38_Y15_N0
\RAM_MEM|Data~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~55_combout\ = (\RAM_MEM|Decoder0~131_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~131_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~131_combout\,
	combout => \RAM_MEM|Data~55_combout\);

-- Location: LCCOMB_X39_Y8_N22
\RAM_MEM|Data[8][0]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[8][0]~56_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(3) & \EX_MEM_pipeline|ALU1_C|Output\(2)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(0) & 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(3) & !\EX_MEM_pipeline|ALU1_C|Output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Data[8][0]~56_combout\);

-- Location: LCCOMB_X39_Y11_N16
\RAM_MEM|Data[88][0]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[88][0]~57_combout\ = (\RAM_MEM|Data[1][2]~19_combout\ & (\RAM_MEM|Data[8][0]~56_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[1][2]~19_combout\,
	datac => \RAM_MEM|Data[8][0]~56_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[88][0]~57_combout\);

-- Location: FF_X38_Y15_N1
\RAM_MEM|Data[88][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~55_combout\,
	ena => \RAM_MEM|Data[88][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[88][0]~q\);

-- Location: LCCOMB_X40_Y11_N26
\RAM_MEM|Decoder0~132\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~132_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Decoder0~69_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(0) & \EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Decoder0~69_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~132_combout\);

-- Location: LCCOMB_X38_Y15_N14
\RAM_MEM|Data~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~58_combout\ = (\RAM_MEM|Decoder0~132_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~132_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~132_combout\,
	combout => \RAM_MEM|Data~58_combout\);

-- Location: LCCOMB_X39_Y11_N2
\RAM_MEM|Data[72][0]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[72][0]~59_combout\ = (\RAM_MEM|Data[1][2]~19_combout\ & (\RAM_MEM|Data[8][0]~56_combout\ & !\EX_MEM_pipeline|ALU1_C|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[1][2]~19_combout\,
	datac => \RAM_MEM|Data[8][0]~56_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[72][0]~59_combout\);

-- Location: FF_X38_Y15_N15
\RAM_MEM|Data[72][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~58_combout\,
	ena => \RAM_MEM|Data[72][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[72][0]~q\);

-- Location: LCCOMB_X39_Y15_N0
\RAM_MEM|Mux15~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~10_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[88][0]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[72][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[88][0]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[72][0]~q\,
	combout => \RAM_MEM|Mux15~10_combout\);

-- Location: LCCOMB_X35_Y9_N0
\WB_MUX_MEM1|F[6]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~22_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(4)) # (!\EX_MEM_pipeline|ALU1_C|Output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \WB_MUX_MEM1|F[6]~22_combout\);

-- Location: LCCOMB_X43_Y12_N12
\RAM_MEM|Decoder0~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~65_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (!\EX_MEM_pipeline|ALU1_C|Output\(5) & (!\EX_MEM_pipeline|ALU1_C|Output\(2) & !\EX_MEM_pipeline|ALU1_C|Output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(5),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Decoder0~65_combout\);

-- Location: LCCOMB_X41_Y12_N24
\RAM_MEM|Decoder0~136\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~136_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Decoder0~65_combout\,
	combout => \RAM_MEM|Decoder0~136_combout\);

-- Location: LCCOMB_X40_Y12_N6
\RAM_MEM|Data~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~69_combout\ = (\RAM_MEM|Decoder0~136_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~136_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~136_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~69_combout\);

-- Location: LCCOMB_X37_Y12_N8
\RAM_MEM|Data[4][5]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[4][5]~67_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(0) & !\EX_MEM_pipeline|ALU1_C|Output\(2))) # (!\EX_MEM_pipeline|ALU1_C|Output\(1) & 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(0) & \EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Data[4][5]~67_combout\);

-- Location: LCCOMB_X40_Y12_N26
\RAM_MEM|Data[68][0]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[68][0]~70_combout\ = (\RAM_MEM|Data[1][2]~19_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[4][5]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~19_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[4][5]~67_combout\,
	combout => \RAM_MEM|Data[68][0]~70_combout\);

-- Location: FF_X40_Y12_N7
\RAM_MEM|Data[68][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~69_combout\,
	ena => \RAM_MEM|Data[68][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[68][0]~q\);

-- Location: LCCOMB_X41_Y12_N22
\RAM_MEM|Decoder0~135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~135_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Decoder0~65_combout\,
	combout => \RAM_MEM|Decoder0~135_combout\);

-- Location: LCCOMB_X40_Y12_N24
\RAM_MEM|Data~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~66_combout\ = (\RAM_MEM|Decoder0~135_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~135_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~135_combout\,
	combout => \RAM_MEM|Data~66_combout\);

-- Location: LCCOMB_X40_Y12_N4
\RAM_MEM|Data[84][0]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[84][0]~68_combout\ = (\RAM_MEM|Data[1][2]~19_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[4][5]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~19_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[4][5]~67_combout\,
	combout => \RAM_MEM|Data[84][0]~68_combout\);

-- Location: FF_X40_Y12_N25
\RAM_MEM|Data[84][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~66_combout\,
	ena => \RAM_MEM|Data[84][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[84][0]~q\);

-- Location: LCCOMB_X40_Y12_N8
\RAM_MEM|Mux15~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~11_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\RAM_MEM|Data[84][0]~q\) # (\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[68][0]~q\ & ((!\EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[68][0]~q\,
	datab => \RAM_MEM|Data[84][0]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux15~11_combout\);

-- Location: LCCOMB_X44_Y12_N4
\RAM_MEM|Decoder0~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~57_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\EX_MEM_pipeline|ALU1_C|Output\(3) & (\EX_MEM_pipeline|ALU1_C|Output\(6) & !\EX_MEM_pipeline|ALU1_C|Output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(5),
	combout => \RAM_MEM|Decoder0~57_combout\);

-- Location: LCCOMB_X39_Y14_N28
\RAM_MEM|Decoder0~134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~134_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Decoder0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Decoder0~57_combout\,
	combout => \RAM_MEM|Decoder0~134_combout\);

-- Location: LCCOMB_X37_Y14_N8
\RAM_MEM|Data~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~63_combout\ = (\RAM_MEM|Decoder0~134_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~134_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~134_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \EX_MEM_pipeline|RF_D1|Output\(8),
	combout => \RAM_MEM|Data~63_combout\);

-- Location: LCCOMB_X37_Y12_N6
\RAM_MEM|Data[12][0]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[12][0]~64_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(0) & !\EX_MEM_pipeline|ALU1_C|Output\(2))) # (!\EX_MEM_pipeline|ALU1_C|Output\(1) & 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(0) & \EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Data[12][0]~64_combout\);

-- Location: LCCOMB_X37_Y14_N14
\RAM_MEM|Data[76][0]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[76][0]~65_combout\ = (\RAM_MEM|Data[12][0]~64_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[1][2]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[12][0]~64_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[1][2]~19_combout\,
	combout => \RAM_MEM|Data[76][0]~65_combout\);

-- Location: FF_X37_Y14_N9
\RAM_MEM|Data[76][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~63_combout\,
	ena => \RAM_MEM|Data[76][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[76][0]~q\);

-- Location: LCCOMB_X39_Y14_N30
\RAM_MEM|Decoder0~137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~137_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Decoder0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Decoder0~57_combout\,
	combout => \RAM_MEM|Decoder0~137_combout\);

-- Location: LCCOMB_X38_Y13_N30
\RAM_MEM|Data~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~71_combout\ = (\RAM_MEM|Decoder0~137_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~137_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \RAM_MEM|Decoder0~137_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~71_combout\);

-- Location: LCCOMB_X38_Y13_N22
\RAM_MEM|Data[92][0]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[92][0]~72_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[12][0]~64_combout\ & \RAM_MEM|Data[1][2]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[12][0]~64_combout\,
	datad => \RAM_MEM|Data[1][2]~19_combout\,
	combout => \RAM_MEM|Data[92][0]~72_combout\);

-- Location: FF_X38_Y13_N31
\RAM_MEM|Data[92][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~71_combout\,
	ena => \RAM_MEM|Data[92][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[92][0]~q\);

-- Location: LCCOMB_X37_Y12_N4
\RAM_MEM|Mux15~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~12_combout\ = (\RAM_MEM|Mux15~11_combout\ & (((\RAM_MEM|Data[92][0]~q\) # (!\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\RAM_MEM|Mux15~11_combout\ & (\RAM_MEM|Data[76][0]~q\ & ((\EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux15~11_combout\,
	datab => \RAM_MEM|Data[76][0]~q\,
	datac => \RAM_MEM|Data[92][0]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux15~12_combout\);

-- Location: LCCOMB_X36_Y12_N10
\WB_MUX_MEM1|F[0]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[0]~34_combout\ = (\RAM_MEM|Data[1][2]~9_combout\ & (((\WB_MUX_MEM1|F[6]~22_combout\)))) # (!\RAM_MEM|Data[1][2]~9_combout\ & ((\WB_MUX_MEM1|F[6]~22_combout\ & (\RAM_MEM|Mux15~10_combout\)) # (!\WB_MUX_MEM1|F[6]~22_combout\ & 
-- ((\RAM_MEM|Mux15~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~9_combout\,
	datab => \RAM_MEM|Mux15~10_combout\,
	datac => \WB_MUX_MEM1|F[6]~22_combout\,
	datad => \RAM_MEM|Mux15~12_combout\,
	combout => \WB_MUX_MEM1|F[0]~34_combout\);

-- Location: LCCOMB_X36_Y12_N8
\WB_MUX_MEM1|F[0]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[0]~35_combout\ = (\RAM_MEM|Data[1][2]~9_combout\ & ((\WB_MUX_MEM1|F[0]~34_combout\ & ((\RAM_MEM|Data[96][0]~q\))) # (!\WB_MUX_MEM1|F[0]~34_combout\ & (\RAM_MEM|Data[80][0]~q\)))) # (!\RAM_MEM|Data[1][2]~9_combout\ & 
-- (((\WB_MUX_MEM1|F[0]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~9_combout\,
	datab => \RAM_MEM|Data[80][0]~q\,
	datac => \RAM_MEM|Data[96][0]~q\,
	datad => \WB_MUX_MEM1|F[0]~34_combout\,
	combout => \WB_MUX_MEM1|F[0]~35_combout\);

-- Location: LCCOMB_X40_Y11_N12
\RAM_MEM|Decoder0~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~102_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Decoder0~69_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & !\EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Decoder0~69_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~102_combout\);

-- Location: LCCOMB_X41_Y11_N4
\RAM_MEM|Data~147\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~147_combout\ = (\RAM_MEM|Decoder0~102_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~102_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~102_combout\,
	combout => \RAM_MEM|Data~147_combout\);

-- Location: LCCOMB_X41_Y11_N10
\RAM_MEM|Data[1][2]~148\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~148_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~19_combout\ & \RAM_MEM|Data[1][2]~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~19_combout\,
	datad => \RAM_MEM|Data[1][2]~101_combout\,
	combout => \RAM_MEM|Data[1][2]~148_combout\);

-- Location: FF_X41_Y11_N5
\RAM_MEM|Data[85][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~147_combout\,
	ena => \RAM_MEM|Data[1][2]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[85][0]~q\);

-- Location: LCCOMB_X41_Y10_N28
\RAM_MEM|Decoder0~105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~105_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Decoder0~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Decoder0~61_combout\,
	combout => \RAM_MEM|Decoder0~105_combout\);

-- Location: LCCOMB_X44_Y10_N10
\RAM_MEM|Data~153\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~153_combout\ = (\RAM_MEM|Decoder0~105_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~105_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~105_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	combout => \RAM_MEM|Data~153_combout\);

-- Location: LCCOMB_X38_Y10_N12
\RAM_MEM|Data[1][2]~154\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~154_combout\ = (\RAM_MEM|Data[1][2]~19_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Data[1][2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~19_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Data[1][2]~9_combout\,
	combout => \RAM_MEM|Data[1][2]~154_combout\);

-- Location: FF_X44_Y10_N11
\RAM_MEM|Data[93][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~153_combout\,
	ena => \RAM_MEM|Data[1][2]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[93][0]~q\);

-- Location: LCCOMB_X41_Y10_N10
\RAM_MEM|Decoder0~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~103_combout\ = (\RAM_MEM|Decoder0~57_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & !\EX_MEM_pipeline|ALU1_C|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~57_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(0),
	combout => \RAM_MEM|Decoder0~103_combout\);

-- Location: LCCOMB_X42_Y9_N28
\RAM_MEM|Data~149\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~149_combout\ = (\RAM_MEM|Decoder0~103_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~103_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~103_combout\,
	combout => \RAM_MEM|Data~149_combout\);

-- Location: LCCOMB_X42_Y9_N10
\RAM_MEM|Data[1][2]~150\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~150_combout\ = (\RAM_MEM|Data[1][2]~90_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[1][2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~90_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[1][2]~19_combout\,
	combout => \RAM_MEM|Data[1][2]~150_combout\);

-- Location: FF_X42_Y9_N29
\RAM_MEM|Data[89][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~149_combout\,
	ena => \RAM_MEM|Data[1][2]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[89][0]~q\);

-- Location: LCCOMB_X43_Y12_N22
\RAM_MEM|Decoder0~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~104_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & \RAM_MEM|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \RAM_MEM|Decoder0~65_combout\,
	combout => \RAM_MEM|Decoder0~104_combout\);

-- Location: LCCOMB_X43_Y9_N14
\RAM_MEM|Data~151\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~151_combout\ = (\RAM_MEM|Decoder0~104_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~104_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~104_combout\,
	combout => \RAM_MEM|Data~151_combout\);

-- Location: LCCOMB_X42_Y12_N2
\RAM_MEM|Data[1][2]~152\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~152_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~8_combout\ & \RAM_MEM|Data[1][2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \RAM_MEM|Data[1][2]~19_combout\,
	combout => \RAM_MEM|Data[1][2]~152_combout\);

-- Location: FF_X43_Y9_N15
\RAM_MEM|Data[81][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~151_combout\,
	ena => \RAM_MEM|Data[1][2]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[81][0]~q\);

-- Location: LCCOMB_X43_Y9_N16
\RAM_MEM|Mux15~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~33_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[89][0]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) 
-- & ((\RAM_MEM|Data[81][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[89][0]~q\,
	datac => \RAM_MEM|Data[81][0]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux15~33_combout\);

-- Location: LCCOMB_X43_Y11_N12
\RAM_MEM|Mux15~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~34_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux15~33_combout\ & ((\RAM_MEM|Data[93][0]~q\))) # (!\RAM_MEM|Mux15~33_combout\ & (\RAM_MEM|Data[85][0]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux15~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[85][0]~q\,
	datac => \RAM_MEM|Data[93][0]~q\,
	datad => \RAM_MEM|Mux15~33_combout\,
	combout => \RAM_MEM|Mux15~34_combout\);

-- Location: LCCOMB_X43_Y11_N18
\RAM_MEM|Data~123\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~123_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~69_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~69_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \RAM_MEM|Decoder0~69_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~123_combout\);

-- Location: LCCOMB_X41_Y11_N2
\RAM_MEM|Data[1][2]~124\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~124_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~19_combout\ & \RAM_MEM|Data[1][2]~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~19_combout\,
	datad => \RAM_MEM|Data[1][2]~101_combout\,
	combout => \RAM_MEM|Data[1][2]~124_combout\);

-- Location: FF_X43_Y11_N19
\RAM_MEM|Data[69][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~123_combout\,
	ena => \RAM_MEM|Data[1][2]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[69][0]~q\);

-- Location: LCCOMB_X44_Y11_N12
\RAM_MEM|Data~129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~129_combout\ = (\RAM_MEM|Decoder0~61_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8))))) # (!\RAM_MEM|Decoder0~61_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~61_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~129_combout\);

-- Location: LCCOMB_X41_Y11_N28
\RAM_MEM|Data[1][2]~130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~130_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~19_combout\ & \RAM_MEM|Data[1][2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~19_combout\,
	datad => \RAM_MEM|Data[1][2]~9_combout\,
	combout => \RAM_MEM|Data[1][2]~130_combout\);

-- Location: FF_X44_Y11_N13
\RAM_MEM|Data[77][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~129_combout\,
	ena => \RAM_MEM|Data[1][2]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[77][0]~q\);

-- Location: LCCOMB_X42_Y12_N4
\RAM_MEM|Data~127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~127_combout\ = (\RAM_MEM|Decoder0~65_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8))))) # (!\RAM_MEM|Decoder0~65_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~65_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~127_combout\);

-- Location: LCCOMB_X42_Y12_N28
\RAM_MEM|Data[1][2]~128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~128_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~8_combout\ & \RAM_MEM|Data[1][2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \RAM_MEM|Data[1][2]~19_combout\,
	combout => \RAM_MEM|Data[1][2]~128_combout\);

-- Location: FF_X42_Y12_N5
\RAM_MEM|Data[65][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~127_combout\,
	ena => \RAM_MEM|Data[1][2]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[65][0]~q\);

-- Location: LCCOMB_X44_Y10_N24
\RAM_MEM|Data~125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~125_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~57_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~57_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \RAM_MEM|Decoder0~57_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~125_combout\);

-- Location: LCCOMB_X44_Y8_N26
\RAM_MEM|Data[1][2]~126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~126_combout\ = (\RAM_MEM|Data[1][2]~19_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~90_combout\ & !\EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~19_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~90_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Data[1][2]~126_combout\);

-- Location: FF_X44_Y10_N25
\RAM_MEM|Data[73][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~125_combout\,
	ena => \RAM_MEM|Data[1][2]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[73][0]~q\);

-- Location: LCCOMB_X43_Y12_N0
\RAM_MEM|Mux15~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~26_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (\EX_MEM_pipeline|ALU1_C|Output\(3))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Data[73][0]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (\RAM_MEM|Data[65][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[65][0]~q\,
	datad => \RAM_MEM|Data[73][0]~q\,
	combout => \RAM_MEM|Mux15~26_combout\);

-- Location: LCCOMB_X43_Y11_N8
\RAM_MEM|Mux15~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~27_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux15~26_combout\ & ((\RAM_MEM|Data[77][0]~q\))) # (!\RAM_MEM|Mux15~26_combout\ & (\RAM_MEM|Data[69][0]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux15~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[69][0]~q\,
	datac => \RAM_MEM|Data[77][0]~q\,
	datad => \RAM_MEM|Mux15~26_combout\,
	combout => \RAM_MEM|Mux15~27_combout\);

-- Location: LCCOMB_X44_Y12_N30
\RAM_MEM|Decoder0~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~55_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (\EX_MEM_pipeline|ALU1_C|Output\(3) & (!\EX_MEM_pipeline|ALU1_C|Output\(6) & !\EX_MEM_pipeline|ALU1_C|Output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(5),
	combout => \RAM_MEM|Decoder0~55_combout\);

-- Location: LCCOMB_X45_Y9_N12
\RAM_MEM|Decoder0~101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~101_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Decoder0~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Decoder0~55_combout\,
	combout => \RAM_MEM|Decoder0~101_combout\);

-- Location: LCCOMB_X45_Y9_N8
\RAM_MEM|Data~137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~137_combout\ = (\RAM_MEM|Decoder0~101_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~101_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~101_combout\,
	combout => \RAM_MEM|Data~137_combout\);

-- Location: LCCOMB_X36_Y8_N10
\RAM_MEM|Data[1][2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~15_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(5) & (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (\EX_MEM_pipeline|Mem_wr|Output~q\ & !\EX_MEM_pipeline|CN|Output~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(5),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \EX_MEM_pipeline|Mem_wr|Output~q\,
	datad => \EX_MEM_pipeline|CN|Output~q\,
	combout => \RAM_MEM|Data[1][2]~15_combout\);

-- Location: LCCOMB_X45_Y9_N14
\RAM_MEM|Data[1][2]~138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~138_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Data[1][2]~9_combout\ & \RAM_MEM|Data[1][2]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \RAM_MEM|Data[1][2]~15_combout\,
	combout => \RAM_MEM|Data[1][2]~138_combout\);

-- Location: FF_X45_Y9_N9
\RAM_MEM|Data[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~137_combout\,
	ena => \RAM_MEM|Data[1][2]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[29][0]~q\);

-- Location: LCCOMB_X43_Y12_N10
\RAM_MEM|Decoder0~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~63_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (!\EX_MEM_pipeline|ALU1_C|Output\(5) & (\EX_MEM_pipeline|ALU1_C|Output\(2) & !\EX_MEM_pipeline|ALU1_C|Output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(5),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Decoder0~63_combout\);

-- Location: LCCOMB_X44_Y9_N8
\RAM_MEM|Decoder0~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~98_combout\ = (\RAM_MEM|Decoder0~63_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & !\EX_MEM_pipeline|ALU1_C|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~63_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(0),
	combout => \RAM_MEM|Decoder0~98_combout\);

-- Location: LCCOMB_X45_Y7_N8
\RAM_MEM|Data~131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~131_combout\ = (\RAM_MEM|Decoder0~98_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~98_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~98_combout\,
	combout => \RAM_MEM|Data~131_combout\);

-- Location: LCCOMB_X41_Y7_N8
\RAM_MEM|Data[1][2]~132\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~132_combout\ = (\RAM_MEM|Data[1][2]~15_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Data[1][2]~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~15_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Data[1][2]~101_combout\,
	combout => \RAM_MEM|Data[1][2]~132_combout\);

-- Location: FF_X45_Y7_N9
\RAM_MEM|Data[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~131_combout\,
	ena => \RAM_MEM|Data[1][2]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[21][0]~q\);

-- Location: LCCOMB_X44_Y12_N22
\RAM_MEM|Decoder0~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~59_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\EX_MEM_pipeline|ALU1_C|Output\(3) & (!\EX_MEM_pipeline|ALU1_C|Output\(6) & !\EX_MEM_pipeline|ALU1_C|Output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(5),
	combout => \RAM_MEM|Decoder0~59_combout\);

-- Location: LCCOMB_X42_Y10_N10
\RAM_MEM|Decoder0~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~99_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (\RAM_MEM|Decoder0~59_combout\ & !\EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \RAM_MEM|Decoder0~59_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~99_combout\);

-- Location: LCCOMB_X42_Y10_N18
\RAM_MEM|Data~133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~133_combout\ = (\RAM_MEM|Decoder0~99_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~99_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~99_combout\,
	combout => \RAM_MEM|Data~133_combout\);

-- Location: LCCOMB_X41_Y10_N16
\RAM_MEM|Data[1][2]~134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~134_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Data[1][2]~15_combout\ & \RAM_MEM|Data[1][2]~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Data[1][2]~15_combout\,
	datad => \RAM_MEM|Data[1][2]~90_combout\,
	combout => \RAM_MEM|Data[1][2]~134_combout\);

-- Location: FF_X42_Y10_N19
\RAM_MEM|Data[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~133_combout\,
	ena => \RAM_MEM|Data[1][2]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[25][0]~q\);

-- Location: LCCOMB_X41_Y13_N16
\RAM_MEM|Decoder0~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~67_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (!\EX_MEM_pipeline|ALU1_C|Output\(6) & !\EX_MEM_pipeline|ALU1_C|Output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(5),
	combout => \RAM_MEM|Decoder0~67_combout\);

-- Location: LCCOMB_X42_Y11_N12
\RAM_MEM|Decoder0~100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~100_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Decoder0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Decoder0~67_combout\,
	combout => \RAM_MEM|Decoder0~100_combout\);

-- Location: LCCOMB_X44_Y11_N26
\RAM_MEM|Data~135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~135_combout\ = (\RAM_MEM|Decoder0~100_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~100_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~100_combout\,
	combout => \RAM_MEM|Data~135_combout\);

-- Location: LCCOMB_X41_Y11_N26
\RAM_MEM|Data[1][2]~136\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~136_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & (\RAM_MEM|Data[1][2]~15_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & \EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~8_combout\,
	datab => \RAM_MEM|Data[1][2]~15_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[1][2]~136_combout\);

-- Location: FF_X44_Y11_N27
\RAM_MEM|Data[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~135_combout\,
	ena => \RAM_MEM|Data[1][2]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[17][0]~q\);

-- Location: LCCOMB_X45_Y7_N2
\RAM_MEM|Mux15~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~28_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[25][0]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) 
-- & ((\RAM_MEM|Data[17][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[25][0]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[17][0]~q\,
	combout => \RAM_MEM|Mux15~28_combout\);

-- Location: LCCOMB_X45_Y7_N20
\RAM_MEM|Mux15~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~29_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux15~28_combout\ & (\RAM_MEM|Data[29][0]~q\)) # (!\RAM_MEM|Mux15~28_combout\ & ((\RAM_MEM|Data[21][0]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux15~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[29][0]~q\,
	datab => \RAM_MEM|Data[21][0]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Mux15~28_combout\,
	combout => \RAM_MEM|Mux15~29_combout\);

-- Location: LCCOMB_X42_Y11_N14
\RAM_MEM|Data~139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~139_combout\ = (\RAM_MEM|Decoder0~63_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8))))) # (!\RAM_MEM|Decoder0~63_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~63_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~139_combout\);

-- Location: LCCOMB_X41_Y11_N16
\RAM_MEM|Data[1][2]~140\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~140_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~15_combout\ & \RAM_MEM|Data[1][2]~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~15_combout\,
	datad => \RAM_MEM|Data[1][2]~101_combout\,
	combout => \RAM_MEM|Data[1][2]~140_combout\);

-- Location: FF_X42_Y11_N15
\RAM_MEM|Data[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~139_combout\,
	ena => \RAM_MEM|Data[1][2]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[5][0]~q\);

-- Location: LCCOMB_X43_Y11_N14
\RAM_MEM|Data~145\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~145_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~55_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~55_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \RAM_MEM|Decoder0~55_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~145_combout\);

-- Location: LCCOMB_X45_Y9_N6
\RAM_MEM|Data[1][2]~146\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~146_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Data[1][2]~9_combout\ & \RAM_MEM|Data[1][2]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \RAM_MEM|Data[1][2]~15_combout\,
	combout => \RAM_MEM|Data[1][2]~146_combout\);

-- Location: FF_X43_Y11_N15
\RAM_MEM|Data[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~145_combout\,
	ena => \RAM_MEM|Data[1][2]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[13][0]~q\);

-- Location: LCCOMB_X41_Y12_N6
\RAM_MEM|Decoder0~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~73_combout\ = (\RAM_MEM|Decoder0~67_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & \EX_MEM_pipeline|ALU1_C|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~67_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(0),
	combout => \RAM_MEM|Decoder0~73_combout\);

-- Location: LCCOMB_X41_Y12_N20
\RAM_MEM|Data~143\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~143_combout\ = (\RAM_MEM|Decoder0~73_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8)))) # (!\RAM_MEM|Decoder0~73_combout\ & (!\RAM_MEM|Data[1][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][0]~q\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~73_combout\,
	combout => \RAM_MEM|Data~143_combout\);

-- Location: LCCOMB_X41_Y12_N26
\RAM_MEM|Data~144\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~144_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~67_combout\ & ((!\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~67_combout\ & (!\RAM_MEM|Data~143_combout\)))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (!\RAM_MEM|Data~143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \RAM_MEM|Data~143_combout\,
	datac => \RAM_MEM|Decoder0~67_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~144_combout\);

-- Location: FF_X41_Y12_N27
\RAM_MEM|Data[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~144_combout\,
	ena => \Ram_wr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[1][0]~q\);

-- Location: LCCOMB_X45_Y12_N20
\RAM_MEM|Data~141\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~141_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~59_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~59_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datab => \RAM_MEM|Decoder0~80_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~59_combout\,
	combout => \RAM_MEM|Data~141_combout\);

-- Location: LCCOMB_X45_Y9_N24
\RAM_MEM|Data[1][2]~142\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~142_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Data[1][2]~90_combout\ & \RAM_MEM|Data[1][2]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Data[1][2]~90_combout\,
	datad => \RAM_MEM|Data[1][2]~15_combout\,
	combout => \RAM_MEM|Data[1][2]~142_combout\);

-- Location: FF_X45_Y12_N21
\RAM_MEM|Data[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~141_combout\,
	ena => \RAM_MEM|Data[1][2]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[9][0]~q\);

-- Location: LCCOMB_X42_Y12_N10
\RAM_MEM|Mux15~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~30_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\RAM_MEM|Data[9][0]~q\) # (\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (!\RAM_MEM|Data[1][0]~q\ & ((!\EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][0]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[9][0]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux15~30_combout\);

-- Location: LCCOMB_X43_Y11_N24
\RAM_MEM|Mux15~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~31_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux15~30_combout\ & ((\RAM_MEM|Data[13][0]~q\))) # (!\RAM_MEM|Mux15~30_combout\ & (\RAM_MEM|Data[5][0]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux15~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[5][0]~q\,
	datab => \RAM_MEM|Data[13][0]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Mux15~30_combout\,
	combout => \RAM_MEM|Mux15~31_combout\);

-- Location: LCCOMB_X43_Y11_N2
\RAM_MEM|Mux15~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~32_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\EX_MEM_pipeline|ALU1_C|Output\(6)) # ((\RAM_MEM|Mux15~29_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux15~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Mux15~29_combout\,
	datad => \RAM_MEM|Mux15~31_combout\,
	combout => \RAM_MEM|Mux15~32_combout\);

-- Location: LCCOMB_X43_Y11_N30
\RAM_MEM|Mux15~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~35_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux15~32_combout\ & (\RAM_MEM|Mux15~34_combout\)) # (!\RAM_MEM|Mux15~32_combout\ & ((\RAM_MEM|Mux15~27_combout\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux15~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux15~34_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Mux15~27_combout\,
	datad => \RAM_MEM|Mux15~32_combout\,
	combout => \RAM_MEM|Mux15~35_combout\);

-- Location: LCCOMB_X41_Y10_N14
\RAM_MEM|Decoder0~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~97_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Decoder0~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Decoder0~61_combout\,
	combout => \RAM_MEM|Decoder0~97_combout\);

-- Location: LCCOMB_X44_Y8_N2
\RAM_MEM|Data~121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~121_combout\ = (\RAM_MEM|Decoder0~97_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~97_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~97_combout\,
	combout => \RAM_MEM|Data~121_combout\);

-- Location: LCCOMB_X44_Y8_N16
\RAM_MEM|Data[1][2]~122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~122_combout\ = (\RAM_MEM|Data[1][2]~19_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[1][2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~19_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[1][2]~9_combout\,
	combout => \RAM_MEM|Data[1][2]~122_combout\);

-- Location: FF_X44_Y8_N3
\RAM_MEM|Data[95][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~121_combout\,
	ena => \RAM_MEM|Data[1][2]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[95][0]~q\);

-- Location: LCCOMB_X45_Y9_N18
\RAM_MEM|Decoder0~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~94_combout\ = (\RAM_MEM|Decoder0~57_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~57_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~94_combout\);

-- Location: LCCOMB_X44_Y8_N8
\RAM_MEM|Data~115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~115_combout\ = (\RAM_MEM|Decoder0~94_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~94_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~94_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~115_combout\);

-- Location: LCCOMB_X44_Y8_N18
\RAM_MEM|Data[1][2]~116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~116_combout\ = (\RAM_MEM|Data[1][2]~19_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~90_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~19_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~90_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Data[1][2]~116_combout\);

-- Location: FF_X44_Y8_N9
\RAM_MEM|Data[91][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~115_combout\,
	ena => \RAM_MEM|Data[1][2]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[91][0]~q\);

-- Location: LCCOMB_X41_Y9_N22
\RAM_MEM|Decoder0~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~96_combout\ = (\RAM_MEM|Decoder0~59_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~59_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~96_combout\);

-- Location: LCCOMB_X43_Y6_N6
\RAM_MEM|Data~119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~119_combout\ = (\RAM_MEM|Decoder0~96_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~96_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~96_combout\,
	combout => \RAM_MEM|Data~119_combout\);

-- Location: LCCOMB_X41_Y6_N0
\RAM_MEM|Data[1][2]~120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~120_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~15_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Data[1][2]~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Data[1][2]~15_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Data[1][2]~90_combout\,
	combout => \RAM_MEM|Data[1][2]~120_combout\);

-- Location: FF_X43_Y6_N7
\RAM_MEM|Data[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~119_combout\,
	ena => \RAM_MEM|Data[1][2]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[27][0]~q\);

-- Location: LCCOMB_X41_Y9_N8
\RAM_MEM|Decoder0~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~95_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Decoder0~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Decoder0~55_combout\,
	combout => \RAM_MEM|Decoder0~95_combout\);

-- Location: LCCOMB_X43_Y6_N16
\RAM_MEM|Data~117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~117_combout\ = (\RAM_MEM|Decoder0~95_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~95_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~95_combout\,
	combout => \RAM_MEM|Data~117_combout\);

-- Location: LCCOMB_X41_Y6_N30
\RAM_MEM|Data[1][2]~118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~118_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Data[1][2]~9_combout\ & \RAM_MEM|Data[1][2]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \RAM_MEM|Data[1][2]~15_combout\,
	combout => \RAM_MEM|Data[1][2]~118_combout\);

-- Location: FF_X43_Y6_N17
\RAM_MEM|Data[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~117_combout\,
	ena => \RAM_MEM|Data[1][2]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[31][0]~q\);

-- Location: LCCOMB_X43_Y8_N4
\RAM_MEM|Mux15~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~23_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (\EX_MEM_pipeline|ALU1_C|Output\(2))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[31][0]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (\RAM_MEM|Data[27][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Data[27][0]~q\,
	datad => \RAM_MEM|Data[31][0]~q\,
	combout => \RAM_MEM|Mux15~23_combout\);

-- Location: LCCOMB_X43_Y8_N26
\RAM_MEM|Mux15~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~24_combout\ = (\RAM_MEM|Mux15~23_combout\ & ((\RAM_MEM|Data[95][0]~q\) # ((!\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\RAM_MEM|Mux15~23_combout\ & (((\RAM_MEM|Data[91][0]~q\ & \EX_MEM_pipeline|ALU1_C|Output\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[95][0]~q\,
	datab => \RAM_MEM|Data[91][0]~q\,
	datac => \RAM_MEM|Mux15~23_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(6),
	combout => \RAM_MEM|Mux15~24_combout\);

-- Location: LCCOMB_X45_Y9_N4
\RAM_MEM|Decoder0~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~82_combout\ = (\RAM_MEM|Decoder0~57_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & !\EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~57_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~82_combout\);

-- Location: LCCOMB_X43_Y9_N8
\RAM_MEM|Data~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~89_combout\ = (\RAM_MEM|Decoder0~82_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~82_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \RAM_MEM|Decoder0~82_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(8),
	combout => \RAM_MEM|Data~89_combout\);

-- Location: LCCOMB_X36_Y8_N22
\RAM_MEM|Data[1][2]~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~91_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~90_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Data[1][2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Data[1][2]~90_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Data[1][2]~19_combout\,
	combout => \RAM_MEM|Data[1][2]~91_combout\);

-- Location: FF_X43_Y9_N9
\RAM_MEM|Data[75][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~89_combout\,
	ena => \RAM_MEM|Data[1][2]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[75][0]~q\);

-- Location: LCCOMB_X41_Y10_N22
\RAM_MEM|Decoder0~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~85_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Decoder0~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Decoder0~61_combout\,
	combout => \RAM_MEM|Decoder0~85_combout\);

-- Location: LCCOMB_X40_Y8_N20
\RAM_MEM|Data~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~96_combout\ = (\RAM_MEM|Decoder0~85_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~85_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~85_combout\,
	combout => \RAM_MEM|Data~96_combout\);

-- Location: LCCOMB_X41_Y6_N20
\RAM_MEM|Data[1][2]~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~97_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Data[1][2]~9_combout\ & \RAM_MEM|Data[1][2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \RAM_MEM|Data[1][2]~19_combout\,
	combout => \RAM_MEM|Data[1][2]~97_combout\);

-- Location: FF_X40_Y8_N21
\RAM_MEM|Data[79][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~96_combout\,
	ena => \RAM_MEM|Data[1][2]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[79][0]~q\);

-- Location: LCCOMB_X41_Y9_N30
\RAM_MEM|Decoder0~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~84_combout\ = (\RAM_MEM|Decoder0~59_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & !\EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~59_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~84_combout\);

-- Location: LCCOMB_X42_Y8_N26
\RAM_MEM|Data~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~94_combout\ = (\RAM_MEM|Decoder0~84_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~84_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~84_combout\,
	combout => \RAM_MEM|Data~94_combout\);

-- Location: LCCOMB_X42_Y9_N12
\RAM_MEM|Data[1][2]~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~95_combout\ = (\RAM_MEM|Data[1][2]~90_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[1][2]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~90_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[1][2]~15_combout\,
	combout => \RAM_MEM|Data[1][2]~95_combout\);

-- Location: FF_X42_Y8_N27
\RAM_MEM|Data[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~94_combout\,
	ena => \RAM_MEM|Data[1][2]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[11][0]~q\);

-- Location: LCCOMB_X39_Y8_N28
\RAM_MEM|Decoder0~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~83_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (\RAM_MEM|Decoder0~55_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \RAM_MEM|Decoder0~55_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~83_combout\);

-- Location: LCCOMB_X42_Y8_N16
\RAM_MEM|Data~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~92_combout\ = (\RAM_MEM|Decoder0~83_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~83_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~83_combout\,
	combout => \RAM_MEM|Data~92_combout\);

-- Location: LCCOMB_X39_Y8_N26
\RAM_MEM|Data[1][2]~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~93_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Data[1][2]~9_combout\ & \RAM_MEM|Data[1][2]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \RAM_MEM|Data[1][2]~15_combout\,
	combout => \RAM_MEM|Data[1][2]~93_combout\);

-- Location: FF_X42_Y8_N17
\RAM_MEM|Data[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~92_combout\,
	ena => \RAM_MEM|Data[1][2]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[15][0]~q\);

-- Location: LCCOMB_X42_Y11_N24
\RAM_MEM|Mux15~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~16_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(6)) # ((\RAM_MEM|Data[15][0]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[11][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[11][0]~q\,
	datad => \RAM_MEM|Data[15][0]~q\,
	combout => \RAM_MEM|Mux15~16_combout\);

-- Location: LCCOMB_X43_Y11_N16
\RAM_MEM|Mux15~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~17_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux15~16_combout\ & ((\RAM_MEM|Data[79][0]~q\))) # (!\RAM_MEM|Mux15~16_combout\ & (\RAM_MEM|Data[75][0]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[75][0]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[79][0]~q\,
	datad => \RAM_MEM|Mux15~16_combout\,
	combout => \RAM_MEM|Mux15~17_combout\);

-- Location: LCCOMB_X41_Y12_N12
\RAM_MEM|Decoder0~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~86_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Decoder0~65_combout\,
	combout => \RAM_MEM|Decoder0~86_combout\);

-- Location: LCCOMB_X42_Y10_N24
\RAM_MEM|Data~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~98_combout\ = (\RAM_MEM|Decoder0~86_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~86_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~86_combout\,
	combout => \RAM_MEM|Data~98_combout\);

-- Location: LCCOMB_X41_Y6_N18
\RAM_MEM|Data[1][2]~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~99_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Data[1][2]~8_combout\ & \RAM_MEM|Data[1][2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \RAM_MEM|Data[1][2]~19_combout\,
	combout => \RAM_MEM|Data[1][2]~99_combout\);

-- Location: FF_X42_Y10_N25
\RAM_MEM|Data[83][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~98_combout\,
	ena => \RAM_MEM|Data[1][2]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[83][0]~q\);

-- Location: LCCOMB_X42_Y11_N8
\RAM_MEM|Decoder0~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~87_combout\ = (\RAM_MEM|Decoder0~63_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~63_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~87_combout\);

-- Location: LCCOMB_X43_Y7_N12
\RAM_MEM|Data~100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~100_combout\ = (\RAM_MEM|Decoder0~87_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~87_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~87_combout\,
	combout => \RAM_MEM|Data~100_combout\);

-- Location: LCCOMB_X44_Y8_N10
\RAM_MEM|Data[1][2]~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~102_combout\ = (\RAM_MEM|Data[1][2]~15_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~101_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~15_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~101_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Data[1][2]~102_combout\);

-- Location: FF_X43_Y7_N13
\RAM_MEM|Data[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~100_combout\,
	ena => \RAM_MEM|Data[1][2]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[23][0]~q\);

-- Location: LCCOMB_X42_Y11_N2
\RAM_MEM|Decoder0~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~88_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Decoder0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Decoder0~67_combout\,
	combout => \RAM_MEM|Decoder0~88_combout\);

-- Location: LCCOMB_X43_Y7_N10
\RAM_MEM|Data~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~103_combout\ = (\RAM_MEM|Decoder0~88_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~88_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~88_combout\,
	combout => \RAM_MEM|Data~103_combout\);

-- Location: LCCOMB_X41_Y11_N8
\RAM_MEM|Data[1][2]~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~104_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & (\RAM_MEM|Data[1][2]~15_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~8_combout\,
	datab => \RAM_MEM|Data[1][2]~15_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[1][2]~104_combout\);

-- Location: FF_X43_Y7_N11
\RAM_MEM|Data[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~103_combout\,
	ena => \RAM_MEM|Data[1][2]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[19][0]~q\);

-- Location: LCCOMB_X43_Y11_N22
\RAM_MEM|Mux15~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~18_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[23][0]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\RAM_MEM|Data[19][0]~q\ & !\EX_MEM_pipeline|ALU1_C|Output\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[23][0]~q\,
	datab => \RAM_MEM|Data[19][0]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(6),
	combout => \RAM_MEM|Mux15~18_combout\);

-- Location: LCCOMB_X40_Y11_N24
\RAM_MEM|Decoder0~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~89_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Decoder0~69_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & \EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Decoder0~69_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~89_combout\);

-- Location: LCCOMB_X44_Y7_N16
\RAM_MEM|Data~105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~105_combout\ = (\RAM_MEM|Decoder0~89_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~89_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~89_combout\,
	combout => \RAM_MEM|Data~105_combout\);

-- Location: LCCOMB_X44_Y7_N4
\RAM_MEM|Data[1][2]~106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~106_combout\ = (\RAM_MEM|Data[1][2]~19_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[1][2]~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~19_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[1][2]~101_combout\,
	combout => \RAM_MEM|Data[1][2]~106_combout\);

-- Location: FF_X44_Y7_N17
\RAM_MEM|Data[87][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~105_combout\,
	ena => \RAM_MEM|Data[1][2]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[87][0]~q\);

-- Location: LCCOMB_X43_Y11_N4
\RAM_MEM|Mux15~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~19_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux15~18_combout\ & ((\RAM_MEM|Data[87][0]~q\))) # (!\RAM_MEM|Mux15~18_combout\ & (\RAM_MEM|Data[83][0]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux15~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[83][0]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Mux15~18_combout\,
	datad => \RAM_MEM|Data[87][0]~q\,
	combout => \RAM_MEM|Mux15~19_combout\);

-- Location: LCCOMB_X40_Y11_N14
\RAM_MEM|Decoder0~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~93_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Decoder0~69_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(0) & \EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Decoder0~69_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~93_combout\);

-- Location: LCCOMB_X41_Y8_N16
\RAM_MEM|Data~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~113_combout\ = (\RAM_MEM|Decoder0~93_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~93_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~93_combout\,
	combout => \RAM_MEM|Data~113_combout\);

-- Location: LCCOMB_X44_Y8_N24
\RAM_MEM|Data[1][2]~114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~114_combout\ = (\RAM_MEM|Data[1][2]~19_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~101_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~19_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~101_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Data[1][2]~114_combout\);

-- Location: FF_X41_Y8_N17
\RAM_MEM|Data[71][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~113_combout\,
	ena => \RAM_MEM|Data[1][2]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[71][0]~q\);

-- Location: LCCOMB_X41_Y12_N30
\RAM_MEM|Decoder0~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~90_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Decoder0~65_combout\,
	combout => \RAM_MEM|Decoder0~90_combout\);

-- Location: LCCOMB_X41_Y8_N24
\RAM_MEM|Data~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~107_combout\ = (\RAM_MEM|Decoder0~90_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~90_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~90_combout\,
	combout => \RAM_MEM|Data~107_combout\);

-- Location: LCCOMB_X41_Y6_N8
\RAM_MEM|Data[1][2]~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~108_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Data[1][2]~8_combout\ & \RAM_MEM|Data[1][2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \RAM_MEM|Data[1][2]~19_combout\,
	combout => \RAM_MEM|Data[1][2]~108_combout\);

-- Location: FF_X41_Y8_N25
\RAM_MEM|Data[67][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~107_combout\,
	ena => \RAM_MEM|Data[1][2]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[67][0]~q\);

-- Location: LCCOMB_X41_Y10_N8
\RAM_MEM|Decoder0~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~91_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(0) & (\RAM_MEM|Decoder0~63_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \RAM_MEM|Decoder0~63_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~91_combout\);

-- Location: LCCOMB_X40_Y8_N14
\RAM_MEM|Data~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~109_combout\ = (\RAM_MEM|Decoder0~91_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~91_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~91_combout\,
	combout => \RAM_MEM|Data~109_combout\);

-- Location: LCCOMB_X39_Y8_N4
\RAM_MEM|Data[1][2]~110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~110_combout\ = (\RAM_MEM|Data[1][2]~15_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[1][2]~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~15_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[1][2]~101_combout\,
	combout => \RAM_MEM|Data[1][2]~110_combout\);

-- Location: FF_X40_Y8_N15
\RAM_MEM|Data[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~109_combout\,
	ena => \RAM_MEM|Data[1][2]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[7][0]~q\);

-- Location: LCCOMB_X41_Y12_N8
\RAM_MEM|Decoder0~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~92_combout\ = (\RAM_MEM|Decoder0~67_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & !\EX_MEM_pipeline|ALU1_C|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~67_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(0),
	combout => \RAM_MEM|Decoder0~92_combout\);

-- Location: LCCOMB_X41_Y12_N18
\RAM_MEM|Decoder0~144\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~144_combout\ = (\RAM_MEM|Decoder0~67_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \EX_MEM_pipeline|ALU1_C|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~67_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(0),
	combout => \RAM_MEM|Decoder0~144_combout\);

-- Location: LCCOMB_X41_Y12_N14
\RAM_MEM|Data~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~111_combout\ = (!\RAM_MEM|Decoder0~92_combout\ & ((\RAM_MEM|Decoder0~144_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8))) # (!\RAM_MEM|Decoder0~144_combout\ & ((!\RAM_MEM|Data[3][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~144_combout\,
	datab => \RAM_MEM|Decoder0~92_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Data[3][0]~q\,
	combout => \RAM_MEM|Data~111_combout\);

-- Location: LCCOMB_X41_Y12_N28
\RAM_MEM|Data~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~112_combout\ = (!\RAM_MEM|Data~111_combout\ & ((!\EX_MEM_pipeline|RF_D1|Output\(0)) # (!\RAM_MEM|Decoder0~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~92_combout\,
	datac => \RAM_MEM|Data~111_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~112_combout\);

-- Location: FF_X41_Y12_N29
\RAM_MEM|Data[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~112_combout\,
	ena => \Ram_wr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[3][0]~q\);

-- Location: LCCOMB_X41_Y8_N14
\RAM_MEM|Mux15~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~20_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[7][0]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- ((!\RAM_MEM|Data[3][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[7][0]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Data[3][0]~q\,
	combout => \RAM_MEM|Mux15~20_combout\);

-- Location: LCCOMB_X42_Y8_N4
\RAM_MEM|Mux15~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~21_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux15~20_combout\ & (\RAM_MEM|Data[71][0]~q\)) # (!\RAM_MEM|Mux15~20_combout\ & ((\RAM_MEM|Data[67][0]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux15~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[71][0]~q\,
	datab => \RAM_MEM|Data[67][0]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Mux15~20_combout\,
	combout => \RAM_MEM|Mux15~21_combout\);

-- Location: LCCOMB_X43_Y11_N6
\RAM_MEM|Mux15~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~22_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\EX_MEM_pipeline|ALU1_C|Output\(3)) # ((\RAM_MEM|Mux15~19_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux15~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Mux15~19_combout\,
	datad => \RAM_MEM|Mux15~21_combout\,
	combout => \RAM_MEM|Mux15~22_combout\);

-- Location: LCCOMB_X43_Y11_N28
\RAM_MEM|Mux15~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~25_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux15~22_combout\ & (\RAM_MEM|Mux15~24_combout\)) # (!\RAM_MEM|Mux15~22_combout\ & ((\RAM_MEM|Mux15~17_combout\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux15~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux15~24_combout\,
	datab => \RAM_MEM|Mux15~17_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux15~22_combout\,
	combout => \RAM_MEM|Mux15~25_combout\);

-- Location: LCCOMB_X43_Y11_N0
\RAM_MEM|Mux15~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~36_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\RAM_MEM|Mux15~25_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Mux15~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Mux15~35_combout\,
	datad => \RAM_MEM|Mux15~25_combout\,
	combout => \RAM_MEM|Mux15~36_combout\);

-- Location: LCCOMB_X41_Y10_N6
\RAM_MEM|Decoder0~139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~139_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\RAM_MEM|Decoder0~63_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \RAM_MEM|Decoder0~63_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~139_combout\);

-- Location: LCCOMB_X33_Y9_N30
\RAM_MEM|Data~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~75_combout\ = (\RAM_MEM|Decoder0~139_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~139_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~139_combout\,
	combout => \RAM_MEM|Data~75_combout\);

-- Location: LCCOMB_X37_Y10_N12
\RAM_MEM|Data[8][0]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[8][0]~76_combout\ = (\RAM_MEM|Data[1][2]~15_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[8][0]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~15_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[8][0]~56_combout\,
	combout => \RAM_MEM|Data[8][0]~76_combout\);

-- Location: FF_X33_Y9_N31
\RAM_MEM|Data[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~75_combout\,
	ena => \RAM_MEM|Data[8][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[8][0]~q\);

-- Location: LCCOMB_X41_Y9_N16
\RAM_MEM|Decoder0~138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~138_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Decoder0~63_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \EX_MEM_pipeline|ALU1_C|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Decoder0~63_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(0),
	combout => \RAM_MEM|Decoder0~138_combout\);

-- Location: LCCOMB_X33_Y9_N24
\RAM_MEM|Data~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~73_combout\ = (\RAM_MEM|Decoder0~138_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~138_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~138_combout\,
	combout => \RAM_MEM|Data~73_combout\);

-- Location: LCCOMB_X36_Y8_N30
\RAM_MEM|Data[24][0]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[24][0]~74_combout\ = (\RAM_MEM|Data[1][2]~15_combout\ & (\RAM_MEM|Data[8][0]~56_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~15_combout\,
	datab => \RAM_MEM|Data[8][0]~56_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[24][0]~74_combout\);

-- Location: FF_X33_Y9_N25
\RAM_MEM|Data[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~73_combout\,
	ena => \RAM_MEM|Data[24][0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[24][0]~q\);

-- Location: LCCOMB_X33_Y9_N0
\RAM_MEM|Mux15~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~13_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[24][0]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[8][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[8][0]~q\,
	datab => \RAM_MEM|Data[24][0]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux15~13_combout\);

-- Location: LCCOMB_X39_Y11_N0
\RAM_MEM|Decoder0~150\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~150_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Decoder0~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Decoder0~55_combout\,
	combout => \RAM_MEM|Decoder0~150_combout\);

-- Location: LCCOMB_X35_Y12_N6
\RAM_MEM|Data~181\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~181_combout\ = (\RAM_MEM|Decoder0~150_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~150_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~150_combout\,
	combout => \RAM_MEM|Data~181_combout\);

-- Location: LCCOMB_X36_Y8_N24
\RAM_MEM|Data[32][0]~939\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[32][0]~939_combout\ = (\RAM_MEM|Data[32][4]~174_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (\EX_MEM_pipeline|Mem_wr|Output~q\ & !\EX_MEM_pipeline|CN|Output~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[32][4]~174_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \EX_MEM_pipeline|Mem_wr|Output~q\,
	datad => \EX_MEM_pipeline|CN|Output~q\,
	combout => \RAM_MEM|Data[32][0]~939_combout\);

-- Location: FF_X35_Y12_N7
\RAM_MEM|Data[32][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~181_combout\,
	ena => \RAM_MEM|Data[32][0]~939_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[32][0]~q\);

-- Location: LCCOMB_X39_Y11_N30
\RAM_MEM|Decoder0~140\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~140_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(0) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Decoder0~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Decoder0~55_combout\,
	combout => \RAM_MEM|Decoder0~140_combout\);

-- Location: LCCOMB_X35_Y14_N6
\RAM_MEM|Data~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~77_combout\ = (\RAM_MEM|Decoder0~140_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~140_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~140_combout\,
	combout => \RAM_MEM|Data~77_combout\);

-- Location: LCCOMB_X39_Y11_N12
\RAM_MEM|Data[16][0]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[16][0]~78_combout\ = (\RAM_MEM|Data[1][2]~15_combout\ & \RAM_MEM|Data[16][0]~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_MEM|Data[1][2]~15_combout\,
	datad => \RAM_MEM|Data[16][0]~53_combout\,
	combout => \RAM_MEM|Data[16][0]~78_combout\);

-- Location: FF_X35_Y14_N7
\RAM_MEM|Data[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~77_combout\,
	ena => \RAM_MEM|Data[16][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[16][0]~q\);

-- Location: LCCOMB_X45_Y12_N10
\RAM_MEM|Decoder0~142\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~142_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(0) & \RAM_MEM|Decoder0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \RAM_MEM|Decoder0~59_combout\,
	combout => \RAM_MEM|Decoder0~142_combout\);

-- Location: LCCOMB_X35_Y15_N4
\RAM_MEM|Data~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~81_combout\ = (\RAM_MEM|Decoder0~142_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~142_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~142_combout\,
	combout => \RAM_MEM|Data~81_combout\);

-- Location: LCCOMB_X37_Y15_N2
\RAM_MEM|Data[12][0]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[12][0]~82_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~15_combout\ & \RAM_MEM|Data[12][0]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~15_combout\,
	datad => \RAM_MEM|Data[12][0]~64_combout\,
	combout => \RAM_MEM|Data[12][0]~82_combout\);

-- Location: FF_X35_Y15_N5
\RAM_MEM|Data[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~81_combout\,
	ena => \RAM_MEM|Data[12][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[12][0]~q\);

-- Location: LCCOMB_X40_Y11_N4
\RAM_MEM|Decoder0~143\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~143_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Decoder0~67_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(0) & \EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Decoder0~67_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~143_combout\);

-- Location: LCCOMB_X35_Y15_N2
\RAM_MEM|Data~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~83_combout\ = (\RAM_MEM|Decoder0~143_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~143_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~143_combout\,
	combout => \RAM_MEM|Data~83_combout\);

-- Location: LCCOMB_X37_Y13_N24
\RAM_MEM|Data[20][0]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[20][0]~84_combout\ = (\RAM_MEM|Data[4][5]~67_combout\ & (\RAM_MEM|Data[1][2]~15_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[4][5]~67_combout\,
	datab => \RAM_MEM|Data[1][2]~15_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[20][0]~84_combout\);

-- Location: FF_X35_Y15_N3
\RAM_MEM|Data[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~83_combout\,
	ena => \RAM_MEM|Data[20][0]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[20][0]~q\);

-- Location: LCCOMB_X36_Y15_N20
\RAM_MEM|Data~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~85_combout\ = (\RAM_MEM|Decoder0~144_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~144_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~144_combout\,
	combout => \RAM_MEM|Data~85_combout\);

-- Location: LCCOMB_X37_Y15_N12
\RAM_MEM|Data[4][0]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[4][0]~86_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~15_combout\ & \RAM_MEM|Data[4][5]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~15_combout\,
	datad => \RAM_MEM|Data[4][5]~67_combout\,
	combout => \RAM_MEM|Data[4][0]~86_combout\);

-- Location: FF_X36_Y15_N21
\RAM_MEM|Data[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~85_combout\,
	ena => \RAM_MEM|Data[4][0]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[4][0]~q\);

-- Location: LCCOMB_X36_Y15_N26
\RAM_MEM|Mux15~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~14_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[20][0]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (((!\EX_MEM_pipeline|ALU1_C|Output\(3) & \RAM_MEM|Data[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[20][0]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[4][0]~q\,
	combout => \RAM_MEM|Mux15~14_combout\);

-- Location: LCCOMB_X45_Y12_N12
\RAM_MEM|Decoder0~145\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~145_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(0) & \RAM_MEM|Decoder0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \RAM_MEM|Decoder0~59_combout\,
	combout => \RAM_MEM|Decoder0~145_combout\);

-- Location: LCCOMB_X37_Y15_N28
\RAM_MEM|Data~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~87_combout\ = (\RAM_MEM|Decoder0~145_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~145_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~145_combout\,
	combout => \RAM_MEM|Data~87_combout\);

-- Location: LCCOMB_X37_Y14_N30
\RAM_MEM|Data[28][0]~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[28][0]~88_combout\ = (\RAM_MEM|Data[1][2]~15_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[12][0]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~15_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[12][0]~64_combout\,
	combout => \RAM_MEM|Data[28][0]~88_combout\);

-- Location: FF_X37_Y15_N29
\RAM_MEM|Data[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~87_combout\,
	ena => \RAM_MEM|Data[28][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[28][0]~q\);

-- Location: LCCOMB_X36_Y15_N16
\RAM_MEM|Mux15~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~15_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux15~14_combout\ & ((\RAM_MEM|Data[28][0]~q\))) # (!\RAM_MEM|Mux15~14_combout\ & (\RAM_MEM|Data[12][0]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[12][0]~q\,
	datac => \RAM_MEM|Mux15~14_combout\,
	datad => \RAM_MEM|Data[28][0]~q\,
	combout => \RAM_MEM|Mux15~15_combout\);

-- Location: LCCOMB_X35_Y12_N20
\WB_MUX_MEM1|F[0]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[0]~31_combout\ = (\RAM_MEM|Data[1][2]~9_combout\ & ((\RAM_MEM|Data[16][0]~q\) # ((\WB_MUX_MEM1|F[6]~22_combout\)))) # (!\RAM_MEM|Data[1][2]~9_combout\ & (((!\WB_MUX_MEM1|F[6]~22_combout\ & \RAM_MEM|Mux15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~9_combout\,
	datab => \RAM_MEM|Data[16][0]~q\,
	datac => \WB_MUX_MEM1|F[6]~22_combout\,
	datad => \RAM_MEM|Mux15~15_combout\,
	combout => \WB_MUX_MEM1|F[0]~31_combout\);

-- Location: LCCOMB_X36_Y12_N2
\WB_MUX_MEM1|F[0]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[0]~32_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & ((\WB_MUX_MEM1|F[0]~31_combout\ & ((\RAM_MEM|Data[32][0]~q\))) # (!\WB_MUX_MEM1|F[0]~31_combout\ & (\RAM_MEM|Mux15~13_combout\)))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & 
-- (((\WB_MUX_MEM1|F[0]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux15~13_combout\,
	datab => \RAM_MEM|Data[32][0]~q\,
	datac => \WB_MUX_MEM1|F[6]~22_combout\,
	datad => \WB_MUX_MEM1|F[0]~31_combout\,
	combout => \WB_MUX_MEM1|F[0]~32_combout\);

-- Location: LCCOMB_X36_Y12_N4
\WB_MUX_MEM1|F[0]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[0]~33_combout\ = (\WB_MUX_MEM1|F[6]~30_combout\ & (\RAM_MEM|Decoder0~52_combout\)) # (!\WB_MUX_MEM1|F[6]~30_combout\ & ((\RAM_MEM|Decoder0~52_combout\ & ((\WB_MUX_MEM1|F[0]~32_combout\))) # (!\RAM_MEM|Decoder0~52_combout\ & 
-- (\RAM_MEM|Mux15~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~30_combout\,
	datab => \RAM_MEM|Decoder0~52_combout\,
	datac => \RAM_MEM|Mux15~36_combout\,
	datad => \WB_MUX_MEM1|F[0]~32_combout\,
	combout => \WB_MUX_MEM1|F[0]~33_combout\);

-- Location: LCCOMB_X39_Y13_N26
\RAM_MEM|Decoder0~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~75_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Decoder0~55_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(0) & \EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \RAM_MEM|Decoder0~55_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~75_combout\);

-- Location: LCCOMB_X43_Y13_N22
\RAM_MEM|Data~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~43_combout\ = (\RAM_MEM|Decoder0~75_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~75_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~75_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~43_combout\);

-- Location: LCCOMB_X38_Y13_N26
\RAM_MEM|Data[14][0]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[14][0]~16_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (\EX_MEM_pipeline|ALU1_C|Output\(2) & (\EX_MEM_pipeline|ALU1_C|Output\(1) $ (\EX_MEM_pipeline|ALU1_C|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Data[14][0]~16_combout\);

-- Location: LCCOMB_X38_Y13_N10
\RAM_MEM|Data[30][0]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[30][0]~44_combout\ = (\RAM_MEM|Data[14][0]~16_combout\ & (\RAM_MEM|Data[1][2]~15_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[14][0]~16_combout\,
	datac => \RAM_MEM|Data[1][2]~15_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[30][0]~44_combout\);

-- Location: FF_X43_Y13_N23
\RAM_MEM|Data[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~43_combout\,
	ena => \RAM_MEM|Data[30][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[30][0]~q\);

-- Location: LCCOMB_X38_Y13_N24
\RAM_MEM|Decoder0~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~78_combout\ = (\RAM_MEM|Decoder0~61_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(0) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & \EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~61_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~78_combout\);

-- Location: LCCOMB_X40_Y13_N30
\RAM_MEM|Data~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~49_combout\ = (\RAM_MEM|Decoder0~78_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~78_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~78_combout\,
	combout => \RAM_MEM|Data~49_combout\);

-- Location: LCCOMB_X41_Y14_N30
\RAM_MEM|Data[94][0]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[94][0]~50_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[14][0]~16_combout\ & \RAM_MEM|Data[1][2]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[14][0]~16_combout\,
	datad => \RAM_MEM|Data[1][2]~19_combout\,
	combout => \RAM_MEM|Data[94][0]~50_combout\);

-- Location: FF_X40_Y13_N31
\RAM_MEM|Data[94][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~49_combout\,
	ena => \RAM_MEM|Data[94][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[94][0]~q\);

-- Location: LCCOMB_X41_Y10_N18
\RAM_MEM|Decoder0~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~77_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Decoder0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Decoder0~59_combout\,
	combout => \RAM_MEM|Decoder0~77_combout\);

-- Location: LCCOMB_X40_Y10_N4
\RAM_MEM|Data~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~47_combout\ = (\RAM_MEM|Decoder0~77_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~77_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~77_combout\,
	combout => \RAM_MEM|Data~47_combout\);

-- Location: LCCOMB_X38_Y13_N28
\RAM_MEM|Data[10][0]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[10][0]~20_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\EX_MEM_pipeline|ALU1_C|Output\(1) $ (\EX_MEM_pipeline|ALU1_C|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Data[10][0]~20_combout\);

-- Location: LCCOMB_X41_Y10_N24
\RAM_MEM|Data[26][0]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[26][0]~48_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~15_combout\ & \RAM_MEM|Data[10][0]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~15_combout\,
	datad => \RAM_MEM|Data[10][0]~20_combout\,
	combout => \RAM_MEM|Data[26][0]~48_combout\);

-- Location: FF_X40_Y10_N5
\RAM_MEM|Data[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~47_combout\,
	ena => \RAM_MEM|Data[26][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[26][0]~q\);

-- Location: LCCOMB_X39_Y13_N12
\RAM_MEM|Decoder0~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~76_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Decoder0~57_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(0) & \EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \RAM_MEM|Decoder0~57_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~76_combout\);

-- Location: LCCOMB_X39_Y13_N30
\RAM_MEM|Data~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~45_combout\ = (\RAM_MEM|Decoder0~76_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~76_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~76_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	combout => \RAM_MEM|Data~45_combout\);

-- Location: LCCOMB_X39_Y13_N22
\RAM_MEM|Data[90][0]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[90][0]~46_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[10][0]~20_combout\ & \RAM_MEM|Data[1][2]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[10][0]~20_combout\,
	datad => \RAM_MEM|Data[1][2]~19_combout\,
	combout => \RAM_MEM|Data[90][0]~46_combout\);

-- Location: FF_X39_Y13_N31
\RAM_MEM|Data[90][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~45_combout\,
	ena => \RAM_MEM|Data[90][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[90][0]~q\);

-- Location: LCCOMB_X40_Y13_N12
\RAM_MEM|Mux15~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~7_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (\EX_MEM_pipeline|ALU1_C|Output\(6))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Data[90][0]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (\RAM_MEM|Data[26][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[26][0]~q\,
	datad => \RAM_MEM|Data[90][0]~q\,
	combout => \RAM_MEM|Mux15~7_combout\);

-- Location: LCCOMB_X40_Y13_N16
\RAM_MEM|Mux15~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~8_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux15~7_combout\ & ((\RAM_MEM|Data[94][0]~q\))) # (!\RAM_MEM|Mux15~7_combout\ & (\RAM_MEM|Data[30][0]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[30][0]~q\,
	datac => \RAM_MEM|Data[94][0]~q\,
	datad => \RAM_MEM|Mux15~7_combout\,
	combout => \RAM_MEM|Mux15~8_combout\);

-- Location: LCCOMB_X40_Y11_N6
\RAM_MEM|Decoder0~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~70_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Decoder0~69_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(0) & !\EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Decoder0~69_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~70_combout\);

-- Location: LCCOMB_X40_Y7_N24
\RAM_MEM|Data~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~33_combout\ = (\RAM_MEM|Decoder0~70_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~70_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~70_combout\,
	combout => \RAM_MEM|Data~33_combout\);

-- Location: LCCOMB_X39_Y10_N16
\RAM_MEM|Data[6][6]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[6][6]~27_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (\EX_MEM_pipeline|ALU1_C|Output\(0) $ (\EX_MEM_pipeline|ALU1_C|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Data[6][6]~27_combout\);

-- Location: LCCOMB_X39_Y11_N20
\RAM_MEM|Data[86][0]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[86][0]~34_combout\ = (\RAM_MEM|Data[6][6]~27_combout\ & (\RAM_MEM|Data[1][2]~19_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[6][6]~27_combout\,
	datac => \RAM_MEM|Data[1][2]~19_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[86][0]~34_combout\);

-- Location: FF_X40_Y7_N25
\RAM_MEM|Data[86][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~33_combout\,
	ena => \RAM_MEM|Data[86][0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[86][0]~q\);

-- Location: LCCOMB_X41_Y10_N20
\RAM_MEM|Decoder0~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~64_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\RAM_MEM|Decoder0~63_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(4) & !\EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \RAM_MEM|Decoder0~63_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~64_combout\);

-- Location: LCCOMB_X44_Y13_N12
\RAM_MEM|Data~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~26_combout\ = (\RAM_MEM|Decoder0~64_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~64_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~64_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~26_combout\);

-- Location: LCCOMB_X39_Y11_N10
\RAM_MEM|Data[22][0]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[22][0]~28_combout\ = (\RAM_MEM|Data[1][2]~15_combout\ & (\RAM_MEM|Data[6][6]~27_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[1][2]~15_combout\,
	datac => \RAM_MEM|Data[6][6]~27_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[22][0]~28_combout\);

-- Location: FF_X44_Y13_N13
\RAM_MEM|Data[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~26_combout\,
	ena => \RAM_MEM|Data[22][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[22][0]~q\);

-- Location: LCCOMB_X41_Y13_N14
\RAM_MEM|Decoder0~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~68_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(0) & \RAM_MEM|Decoder0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \RAM_MEM|Decoder0~67_combout\,
	combout => \RAM_MEM|Decoder0~68_combout\);

-- Location: LCCOMB_X42_Y13_N24
\RAM_MEM|Data~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~31_combout\ = (\RAM_MEM|Decoder0~68_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~68_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~68_combout\,
	combout => \RAM_MEM|Data~31_combout\);

-- Location: LCCOMB_X42_Y13_N2
\RAM_MEM|Data[18][0]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[18][0]~32_combout\ = (\RAM_MEM|Data[1][2]~15_combout\ & (\RAM_MEM|Data[2][6]~11_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~15_combout\,
	datac => \RAM_MEM|Data[2][6]~11_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[18][0]~32_combout\);

-- Location: FF_X42_Y13_N25
\RAM_MEM|Data[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~31_combout\,
	ena => \RAM_MEM|Data[18][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[18][0]~q\);

-- Location: LCCOMB_X43_Y12_N18
\RAM_MEM|Decoder0~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~66_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(0) & \RAM_MEM|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \RAM_MEM|Decoder0~65_combout\,
	combout => \RAM_MEM|Decoder0~66_combout\);

-- Location: LCCOMB_X43_Y13_N28
\RAM_MEM|Data~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~29_combout\ = (\RAM_MEM|Decoder0~66_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~66_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \RAM_MEM|Decoder0~66_combout\,
	combout => \RAM_MEM|Data~29_combout\);

-- Location: LCCOMB_X42_Y13_N16
\RAM_MEM|Data[82][0]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[82][0]~30_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[2][6]~11_combout\ & \RAM_MEM|Data[1][2]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[2][6]~11_combout\,
	datad => \RAM_MEM|Data[1][2]~19_combout\,
	combout => \RAM_MEM|Data[82][0]~30_combout\);

-- Location: FF_X43_Y13_N29
\RAM_MEM|Data[82][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~29_combout\,
	ena => \RAM_MEM|Data[82][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[82][0]~q\);

-- Location: LCCOMB_X43_Y13_N10
\RAM_MEM|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~2_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Data[82][0]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) 
-- & (\RAM_MEM|Data[18][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[18][0]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Data[82][0]~q\,
	combout => \RAM_MEM|Mux15~2_combout\);

-- Location: LCCOMB_X43_Y13_N24
\RAM_MEM|Mux15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~3_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux15~2_combout\ & (\RAM_MEM|Data[86][0]~q\)) # (!\RAM_MEM|Mux15~2_combout\ & ((\RAM_MEM|Data[22][0]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[86][0]~q\,
	datab => \RAM_MEM|Data[22][0]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Mux15~2_combout\,
	combout => \RAM_MEM|Mux15~3_combout\);

-- Location: LCCOMB_X45_Y12_N24
\RAM_MEM|Decoder0~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~71_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(0) & \RAM_MEM|Decoder0~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \RAM_MEM|Decoder0~63_combout\,
	combout => \RAM_MEM|Decoder0~71_combout\);

-- Location: LCCOMB_X43_Y12_N4
\RAM_MEM|Data~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~35_combout\ = (\RAM_MEM|Decoder0~71_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~71_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~71_combout\,
	combout => \RAM_MEM|Data~35_combout\);

-- Location: LCCOMB_X39_Y11_N22
\RAM_MEM|Data[6][0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[6][0]~36_combout\ = (\RAM_MEM|Data[1][2]~15_combout\ & (\RAM_MEM|Data[6][6]~27_combout\ & !\EX_MEM_pipeline|ALU1_C|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[1][2]~15_combout\,
	datac => \RAM_MEM|Data[6][6]~27_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[6][0]~36_combout\);

-- Location: FF_X43_Y12_N5
\RAM_MEM|Data[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~35_combout\,
	ena => \RAM_MEM|Data[6][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[6][0]~q\);

-- Location: LCCOMB_X41_Y14_N12
\RAM_MEM|Decoder0~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~74_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Decoder0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Decoder0~69_combout\,
	combout => \RAM_MEM|Decoder0~74_combout\);

-- Location: LCCOMB_X43_Y14_N12
\RAM_MEM|Data~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~41_combout\ = (\RAM_MEM|Decoder0~74_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~74_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~74_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	combout => \RAM_MEM|Data~41_combout\);

-- Location: LCCOMB_X39_Y13_N16
\RAM_MEM|Data[70][0]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[70][0]~42_combout\ = (\RAM_MEM|Data[6][6]~27_combout\ & (\RAM_MEM|Data[1][2]~19_combout\ & !\EX_MEM_pipeline|ALU1_C|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[6][6]~27_combout\,
	datac => \RAM_MEM|Data[1][2]~19_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[70][0]~42_combout\);

-- Location: FF_X43_Y14_N13
\RAM_MEM|Data[70][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~41_combout\,
	ena => \RAM_MEM|Data[70][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[70][0]~q\);

-- Location: LCCOMB_X43_Y12_N8
\RAM_MEM|Decoder0~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~72_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(0) & \RAM_MEM|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \RAM_MEM|Decoder0~65_combout\,
	combout => \RAM_MEM|Decoder0~72_combout\);

-- Location: LCCOMB_X45_Y14_N20
\RAM_MEM|Data~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~37_combout\ = (\RAM_MEM|Decoder0~72_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~72_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~72_combout\,
	combout => \RAM_MEM|Data~37_combout\);

-- Location: LCCOMB_X42_Y13_N0
\RAM_MEM|Data[66][0]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[66][0]~38_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[2][6]~11_combout\ & \RAM_MEM|Data[1][2]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[2][6]~11_combout\,
	datad => \RAM_MEM|Data[1][2]~19_combout\,
	combout => \RAM_MEM|Data[66][0]~38_combout\);

-- Location: FF_X45_Y14_N21
\RAM_MEM|Data[66][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~37_combout\,
	ena => \RAM_MEM|Data[66][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[66][0]~q\);

-- Location: LCCOMB_X45_Y14_N14
\RAM_MEM|Data~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~39_combout\ = (\RAM_MEM|Decoder0~73_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~73_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~73_combout\,
	combout => \RAM_MEM|Data~39_combout\);

-- Location: LCCOMB_X42_Y13_N22
\RAM_MEM|Data[2][0]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[2][0]~40_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[2][6]~11_combout\ & \RAM_MEM|Data[1][2]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[2][6]~11_combout\,
	datad => \RAM_MEM|Data[1][2]~15_combout\,
	combout => \RAM_MEM|Data[2][0]~40_combout\);

-- Location: FF_X45_Y14_N15
\RAM_MEM|Data[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~39_combout\,
	ena => \RAM_MEM|Data[2][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[2][0]~q\);

-- Location: LCCOMB_X44_Y12_N0
\RAM_MEM|Mux15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~4_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Data[66][0]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\RAM_MEM|Data[2][0]~q\ & !\EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[66][0]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[2][0]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux15~4_combout\);

-- Location: LCCOMB_X44_Y12_N6
\RAM_MEM|Mux15~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~5_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux15~4_combout\ & ((\RAM_MEM|Data[70][0]~q\))) # (!\RAM_MEM|Mux15~4_combout\ & (\RAM_MEM|Data[6][0]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[6][0]~q\,
	datac => \RAM_MEM|Data[70][0]~q\,
	datad => \RAM_MEM|Mux15~4_combout\,
	combout => \RAM_MEM|Mux15~5_combout\);

-- Location: LCCOMB_X43_Y12_N30
\RAM_MEM|Mux15~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~6_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Mux15~3_combout\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) 
-- & ((\RAM_MEM|Mux15~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux15~3_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Mux15~5_combout\,
	combout => \RAM_MEM|Mux15~6_combout\);

-- Location: LCCOMB_X40_Y11_N16
\RAM_MEM|Decoder0~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~56_combout\ = (\RAM_MEM|Decoder0~55_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(0) & !\EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~55_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~56_combout\);

-- Location: LCCOMB_X40_Y15_N24
\RAM_MEM|Data~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~14_combout\ = (\RAM_MEM|Decoder0~56_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~56_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datab => \RAM_MEM|Decoder0~56_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~14_combout\);

-- Location: LCCOMB_X39_Y15_N16
\RAM_MEM|Data[14][0]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[14][0]~17_combout\ = (\RAM_MEM|Data[1][2]~15_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[14][0]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~15_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[14][0]~16_combout\,
	combout => \RAM_MEM|Data[14][0]~17_combout\);

-- Location: FF_X40_Y15_N25
\RAM_MEM|Data[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~14_combout\,
	ena => \RAM_MEM|Data[14][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[14][0]~q\);

-- Location: LCCOMB_X42_Y14_N10
\RAM_MEM|Decoder0~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~60_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(0) & \RAM_MEM|Decoder0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \RAM_MEM|Decoder0~59_combout\,
	combout => \RAM_MEM|Decoder0~60_combout\);

-- Location: LCCOMB_X41_Y14_N6
\RAM_MEM|Data~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~22_combout\ = (\RAM_MEM|Decoder0~60_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~60_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~60_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~22_combout\);

-- Location: LCCOMB_X39_Y14_N22
\RAM_MEM|Data[10][0]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[10][0]~23_combout\ = (\RAM_MEM|Data[10][0]~20_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[1][2]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[10][0]~20_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[1][2]~15_combout\,
	combout => \RAM_MEM|Data[10][0]~23_combout\);

-- Location: FF_X41_Y14_N7
\RAM_MEM|Data[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~22_combout\,
	ena => \RAM_MEM|Data[10][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[10][0]~q\);

-- Location: LCCOMB_X41_Y14_N0
\RAM_MEM|Decoder0~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~58_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\RAM_MEM|Decoder0~57_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & !\EX_MEM_pipeline|ALU1_C|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \RAM_MEM|Decoder0~57_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \RAM_MEM|Decoder0~58_combout\);

-- Location: LCCOMB_X41_Y14_N20
\RAM_MEM|Data~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~18_combout\ = (\RAM_MEM|Decoder0~58_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~58_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~58_combout\,
	combout => \RAM_MEM|Data~18_combout\);

-- Location: LCCOMB_X41_Y14_N14
\RAM_MEM|Data[74][0]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[74][0]~21_combout\ = (\RAM_MEM|Data[1][2]~19_combout\ & (\RAM_MEM|Data[10][0]~20_combout\ & !\EX_MEM_pipeline|ALU1_C|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~19_combout\,
	datab => \RAM_MEM|Data[10][0]~20_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[74][0]~21_combout\);

-- Location: FF_X41_Y14_N21
\RAM_MEM|Data[74][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~18_combout\,
	ena => \RAM_MEM|Data[74][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[74][0]~q\);

-- Location: LCCOMB_X40_Y14_N8
\RAM_MEM|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~0_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\RAM_MEM|Data[74][0]~q\) # (\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[10][0]~q\ & ((!\EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[10][0]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[74][0]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux15~0_combout\);

-- Location: LCCOMB_X38_Y13_N2
\RAM_MEM|Decoder0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~62_combout\ = (\RAM_MEM|Decoder0~61_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(0) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & !\EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~61_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~62_combout\);

-- Location: LCCOMB_X38_Y13_N16
\RAM_MEM|Data~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~24_combout\ = (\RAM_MEM|Decoder0~62_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~62_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~62_combout\,
	combout => \RAM_MEM|Data~24_combout\);

-- Location: LCCOMB_X38_Y13_N0
\RAM_MEM|Data[78][0]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[78][0]~25_combout\ = (\RAM_MEM|Data[1][2]~19_combout\ & (\RAM_MEM|Data[14][0]~16_combout\ & !\EX_MEM_pipeline|ALU1_C|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~19_combout\,
	datac => \RAM_MEM|Data[14][0]~16_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[78][0]~25_combout\);

-- Location: FF_X38_Y13_N17
\RAM_MEM|Data[78][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~24_combout\,
	ena => \RAM_MEM|Data[78][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[78][0]~q\);

-- Location: LCCOMB_X39_Y13_N8
\RAM_MEM|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~1_combout\ = (\RAM_MEM|Mux15~0_combout\ & (((\RAM_MEM|Data[78][0]~q\) # (!\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\RAM_MEM|Mux15~0_combout\ & (\RAM_MEM|Data[14][0]~q\ & ((\EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[14][0]~q\,
	datab => \RAM_MEM|Mux15~0_combout\,
	datac => \RAM_MEM|Data[78][0]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux15~1_combout\);

-- Location: LCCOMB_X36_Y12_N0
\RAM_MEM|Mux15~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~9_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux15~6_combout\ & (\RAM_MEM|Mux15~8_combout\)) # (!\RAM_MEM|Mux15~6_combout\ & ((\RAM_MEM|Mux15~1_combout\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux15~8_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Mux15~6_combout\,
	datad => \RAM_MEM|Mux15~1_combout\,
	combout => \RAM_MEM|Mux15~9_combout\);

-- Location: LCCOMB_X36_Y12_N14
\WB_MUX_MEM1|F[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[0]~36_combout\ = (\WB_MUX_MEM1|F[6]~30_combout\ & ((\WB_MUX_MEM1|F[0]~33_combout\ & (\WB_MUX_MEM1|F[0]~35_combout\)) # (!\WB_MUX_MEM1|F[0]~33_combout\ & ((\RAM_MEM|Mux15~9_combout\))))) # (!\WB_MUX_MEM1|F[6]~30_combout\ & 
-- (((\WB_MUX_MEM1|F[0]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~30_combout\,
	datab => \WB_MUX_MEM1|F[0]~35_combout\,
	datac => \WB_MUX_MEM1|F[0]~33_combout\,
	datad => \RAM_MEM|Mux15~9_combout\,
	combout => \WB_MUX_MEM1|F[0]~36_combout\);

-- Location: LCCOMB_X36_Y11_N30
\RAM_MEM|Decoder0~149\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~149_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Decoder0~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Decoder0~79_combout\,
	combout => \RAM_MEM|Decoder0~149_combout\);

-- Location: LCCOMB_X35_Y12_N4
\RAM_MEM|Data~179\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~179_combout\ = (\RAM_MEM|Decoder0~149_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~149_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \RAM_MEM|Decoder0~149_combout\,
	combout => \RAM_MEM|Data~179_combout\);

-- Location: LCCOMB_X39_Y11_N6
\RAM_MEM|Data[48][0]~180\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[48][0]~180_combout\ = (\RAM_MEM|Data[48][0]~156_combout\ & \RAM_MEM|Data[16][0]~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RAM_MEM|Data[48][0]~156_combout\,
	datad => \RAM_MEM|Data[16][0]~53_combout\,
	combout => \RAM_MEM|Data[48][0]~180_combout\);

-- Location: FF_X35_Y12_N5
\RAM_MEM|Data[48][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~179_combout\,
	ena => \RAM_MEM|Data[48][0]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[48][0]~q\);

-- Location: LCCOMB_X34_Y6_N28
\RAM_MEM|Decoder0~154\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~154_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Decoder0~111_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \EX_MEM_pipeline|ALU1_C|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Decoder0~111_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(0),
	combout => \RAM_MEM|Decoder0~154_combout\);

-- Location: LCCOMB_X34_Y10_N18
\RAM_MEM|Data~188\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~188_combout\ = (\RAM_MEM|Decoder0~154_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~154_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \RAM_MEM|Decoder0~154_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~188_combout\);

-- Location: LCCOMB_X38_Y10_N24
\RAM_MEM|Data[60][0]~189\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[60][0]~189_combout\ = (\RAM_MEM|Data[48][0]~156_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[12][0]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[48][0]~156_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[12][0]~64_combout\,
	combout => \RAM_MEM|Data[60][0]~189_combout\);

-- Location: FF_X34_Y10_N19
\RAM_MEM|Data[60][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~188_combout\,
	ena => \RAM_MEM|Data[60][0]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[60][0]~q\);

-- Location: LCCOMB_X34_Y6_N8
\RAM_MEM|Decoder0~152\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~152_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\RAM_MEM|Decoder0~113_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \RAM_MEM|Decoder0~113_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~152_combout\);

-- Location: LCCOMB_X33_Y7_N16
\RAM_MEM|Data~184\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~184_combout\ = (\RAM_MEM|Decoder0~152_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~152_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~152_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \EX_MEM_pipeline|RF_D1|Output\(8),
	combout => \RAM_MEM|Data~184_combout\);

-- Location: LCCOMB_X36_Y11_N4
\RAM_MEM|Data[52][0]~185\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[52][0]~185_combout\ = (\RAM_MEM|Data[48][0]~156_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[4][5]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[48][0]~156_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[4][5]~67_combout\,
	combout => \RAM_MEM|Data[52][0]~185_combout\);

-- Location: FF_X33_Y7_N17
\RAM_MEM|Data[52][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~184_combout\,
	ena => \RAM_MEM|Data[52][0]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[52][0]~q\);

-- Location: LCCOMB_X34_Y6_N10
\RAM_MEM|Decoder0~153\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~153_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\RAM_MEM|Decoder0~113_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(1) & !\EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \RAM_MEM|Decoder0~113_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~153_combout\);

-- Location: LCCOMB_X33_Y10_N0
\RAM_MEM|Data~186\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~186_combout\ = (\RAM_MEM|Decoder0~153_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~153_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \RAM_MEM|Decoder0~153_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(8),
	combout => \RAM_MEM|Data~186_combout\);

-- Location: LCCOMB_X36_Y11_N26
\RAM_MEM|Data[36][0]~187\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[36][0]~187_combout\ = (\RAM_MEM|Data[48][0]~156_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[4][5]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[48][0]~156_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[4][5]~67_combout\,
	combout => \RAM_MEM|Data[36][0]~187_combout\);

-- Location: FF_X33_Y10_N1
\RAM_MEM|Data[36][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~186_combout\,
	ena => \RAM_MEM|Data[36][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[36][0]~q\);

-- Location: LCCOMB_X33_Y10_N6
\RAM_MEM|Mux15~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~43_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\EX_MEM_pipeline|ALU1_C|Output\(3)) # ((\RAM_MEM|Data[52][0]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Data[36][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[52][0]~q\,
	datad => \RAM_MEM|Data[36][0]~q\,
	combout => \RAM_MEM|Mux15~43_combout\);

-- Location: LCCOMB_X36_Y7_N18
\RAM_MEM|Decoder0~151\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~151_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\RAM_MEM|Decoder0~111_combout\ & !\EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \RAM_MEM|Decoder0~111_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~151_combout\);

-- Location: LCCOMB_X34_Y10_N24
\RAM_MEM|Data~182\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~182_combout\ = (\RAM_MEM|Decoder0~151_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~151_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~151_combout\,
	combout => \RAM_MEM|Data~182_combout\);

-- Location: LCCOMB_X35_Y11_N30
\RAM_MEM|Data[44][0]~183\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[44][0]~183_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[48][0]~156_combout\ & \RAM_MEM|Data[12][0]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[48][0]~156_combout\,
	datad => \RAM_MEM|Data[12][0]~64_combout\,
	combout => \RAM_MEM|Data[44][0]~183_combout\);

-- Location: FF_X34_Y10_N25
\RAM_MEM|Data[44][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~182_combout\,
	ena => \RAM_MEM|Data[44][0]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[44][0]~q\);

-- Location: LCCOMB_X34_Y10_N16
\RAM_MEM|Mux15~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~44_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux15~43_combout\ & (\RAM_MEM|Data[60][0]~q\)) # (!\RAM_MEM|Mux15~43_combout\ & ((\RAM_MEM|Data[44][0]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux15~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[60][0]~q\,
	datac => \RAM_MEM|Mux15~43_combout\,
	datad => \RAM_MEM|Data[44][0]~q\,
	combout => \RAM_MEM|Mux15~44_combout\);

-- Location: LCCOMB_X35_Y12_N14
\WB_MUX_MEM1|F[0]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[0]~23_combout\ = (\RAM_MEM|Data[1][2]~9_combout\ & ((\RAM_MEM|Data[48][0]~q\) # ((\WB_MUX_MEM1|F[6]~22_combout\)))) # (!\RAM_MEM|Data[1][2]~9_combout\ & (((!\WB_MUX_MEM1|F[6]~22_combout\ & \RAM_MEM|Mux15~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~9_combout\,
	datab => \RAM_MEM|Data[48][0]~q\,
	datac => \WB_MUX_MEM1|F[6]~22_combout\,
	datad => \RAM_MEM|Mux15~44_combout\,
	combout => \WB_MUX_MEM1|F[0]~23_combout\);

-- Location: LCCOMB_X36_Y11_N28
\RAM_MEM|Decoder0~133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~133_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Decoder0~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Decoder0~79_combout\,
	combout => \RAM_MEM|Decoder0~133_combout\);

-- Location: LCCOMB_X36_Y11_N0
\RAM_MEM|Data~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~60_combout\ = (\RAM_MEM|Decoder0~133_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~133_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~133_combout\,
	combout => \RAM_MEM|Data~60_combout\);

-- Location: LCCOMB_X37_Y12_N22
\RAM_MEM|Data[64][0]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[64][0]~61_combout\ = (\RAM_MEM|Decoder0~52_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[1][2]~9_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~52_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(5),
	combout => \RAM_MEM|Data[64][0]~61_combout\);

-- Location: LCCOMB_X37_Y12_N2
\RAM_MEM|Data[64][0]~937\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[64][0]~937_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (!\EX_MEM_pipeline|ALU1_C|Output\(5) & (\RAM_MEM|Decoder0~80_combout\ & !\EX_MEM_pipeline|ALU1_C|Output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(5),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Data[64][0]~937_combout\);

-- Location: LCCOMB_X37_Y12_N16
\RAM_MEM|Data[64][0]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[64][0]~62_combout\ = (\Ram_wr~combout\ & ((\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Data[64][0]~937_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[64][0]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \Ram_wr~combout\,
	datac => \RAM_MEM|Data[64][0]~61_combout\,
	datad => \RAM_MEM|Data[64][0]~937_combout\,
	combout => \RAM_MEM|Data[64][0]~62_combout\);

-- Location: FF_X36_Y11_N1
\RAM_MEM|Data[64][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~60_combout\,
	ena => \RAM_MEM|Data[64][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[64][0]~q\);

-- Location: LCCOMB_X39_Y10_N22
\RAM_MEM|Decoder0~148\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~148_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Decoder0~107_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Decoder0~107_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(0),
	combout => \RAM_MEM|Decoder0~148_combout\);

-- Location: LCCOMB_X36_Y10_N18
\RAM_MEM|Data~177\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~177_combout\ = (\RAM_MEM|Decoder0~148_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~148_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~148_combout\,
	combout => \RAM_MEM|Data~177_combout\);

-- Location: LCCOMB_X39_Y10_N4
\RAM_MEM|Data[40][0]~178\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[40][0]~178_combout\ = (\RAM_MEM|Data[48][0]~156_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[8][0]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[48][0]~156_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[8][0]~56_combout\,
	combout => \RAM_MEM|Data[40][0]~178_combout\);

-- Location: FF_X36_Y10_N19
\RAM_MEM|Data[40][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~177_combout\,
	ena => \RAM_MEM|Data[40][0]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[40][0]~q\);

-- Location: LCCOMB_X39_Y10_N24
\RAM_MEM|Decoder0~147\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~147_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Decoder0~107_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Decoder0~107_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(0),
	combout => \RAM_MEM|Decoder0~147_combout\);

-- Location: LCCOMB_X36_Y10_N0
\RAM_MEM|Data~175\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~175_combout\ = (\RAM_MEM|Decoder0~147_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~147_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~147_combout\,
	combout => \RAM_MEM|Data~175_combout\);

-- Location: LCCOMB_X37_Y10_N26
\RAM_MEM|Data[56][0]~176\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[56][0]~176_combout\ = (\RAM_MEM|Data[8][0]~56_combout\ & (\RAM_MEM|Data[48][0]~156_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[8][0]~56_combout\,
	datab => \RAM_MEM|Data[48][0]~156_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[56][0]~176_combout\);

-- Location: FF_X36_Y10_N1
\RAM_MEM|Data[56][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~175_combout\,
	ena => \RAM_MEM|Data[56][0]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[56][0]~q\);

-- Location: LCCOMB_X36_Y12_N24
\RAM_MEM|Mux15~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~42_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[56][0]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[40][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[40][0]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[56][0]~q\,
	combout => \RAM_MEM|Mux15~42_combout\);

-- Location: LCCOMB_X36_Y12_N30
\WB_MUX_MEM1|F[0]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[0]~24_combout\ = (\WB_MUX_MEM1|F[0]~23_combout\ & ((\RAM_MEM|Data[64][0]~q\) # ((!\WB_MUX_MEM1|F[6]~22_combout\)))) # (!\WB_MUX_MEM1|F[0]~23_combout\ & (((\WB_MUX_MEM1|F[6]~22_combout\ & \RAM_MEM|Mux15~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[0]~23_combout\,
	datab => \RAM_MEM|Data[64][0]~q\,
	datac => \WB_MUX_MEM1|F[6]~22_combout\,
	datad => \RAM_MEM|Mux15~42_combout\,
	combout => \WB_MUX_MEM1|F[0]~24_combout\);

-- Location: LCCOMB_X41_Y13_N18
\RAM_MEM|Decoder0~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~81_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (\EX_MEM_pipeline|ALU1_C|Output\(2) & (\EX_MEM_pipeline|ALU1_C|Output\(6) & \EX_MEM_pipeline|ALU1_C|Output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(5),
	combout => \RAM_MEM|Decoder0~81_combout\);

-- Location: LCCOMB_X41_Y13_N4
\RAM_MEM|Decoder0~141\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~141_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(0) & \RAM_MEM|Decoder0~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \RAM_MEM|Decoder0~81_combout\,
	combout => \RAM_MEM|Decoder0~141_combout\);

-- Location: LCCOMB_X37_Y8_N28
\RAM_MEM|Data~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~79_combout\ = (\RAM_MEM|Decoder0~141_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~141_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datab => \RAM_MEM|Decoder0~141_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~79_combout\);

-- Location: LCCOMB_X37_Y12_N26
\RAM_MEM|Data[0][0]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[0][0]~80_combout\ = (\Ram_wr~combout\ & ((\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[64][0]~61_combout\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Data[64][0]~937_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \Ram_wr~combout\,
	datac => \RAM_MEM|Data[64][0]~61_combout\,
	datad => \RAM_MEM|Data[64][0]~937_combout\,
	combout => \RAM_MEM|Data[0][0]~80_combout\);

-- Location: FF_X37_Y8_N29
\RAM_MEM|Data[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~79_combout\,
	ena => \RAM_MEM|Data[0][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[0][0]~q\);

-- Location: LCCOMB_X37_Y9_N0
\WB_MUX_MEM1|F[6]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~26_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & \EX_MEM_pipeline|ALU1_C|Output\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(6),
	combout => \WB_MUX_MEM1|F[6]~26_combout\);

-- Location: LCCOMB_X37_Y13_N20
\RAM_MEM|Decoder0~155\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~155_combout\ = (\RAM_MEM|Decoder0~53_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & !\EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~53_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~155_combout\);

-- Location: LCCOMB_X37_Y13_N8
\RAM_MEM|Data~190\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~190_combout\ = (\RAM_MEM|Decoder0~155_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~155_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~155_combout\,
	combout => \RAM_MEM|Data~190_combout\);

-- Location: LCCOMB_X37_Y12_N0
\RAM_MEM|Data[100][0]~191\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[100][0]~191_combout\ = (\RAM_MEM|Data[4][5]~67_combout\ & \RAM_MEM|Data[1][2]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[4][5]~67_combout\,
	datac => \RAM_MEM|Data[1][2]~12_combout\,
	combout => \RAM_MEM|Data[100][0]~191_combout\);

-- Location: FF_X37_Y13_N9
\RAM_MEM|Data[100][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~190_combout\,
	ena => \RAM_MEM|Data[100][0]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[100][0]~q\);

-- Location: LCCOMB_X38_Y7_N26
\RAM_MEM|Decoder0~116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~116_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\RAM_MEM|Decoder0~111_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & \EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \RAM_MEM|Decoder0~111_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~116_combout\);

-- Location: LCCOMB_X38_Y9_N22
\RAM_MEM|Data~170\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~170_combout\ = (\RAM_MEM|Decoder0~116_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~116_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~116_combout\,
	combout => \RAM_MEM|Data~170_combout\);

-- Location: LCCOMB_X38_Y9_N6
\RAM_MEM|Data[58][0]~171\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[58][0]~171_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[10][0]~20_combout\ & \RAM_MEM|Data[48][0]~156_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[10][0]~20_combout\,
	datad => \RAM_MEM|Data[48][0]~156_combout\,
	combout => \RAM_MEM|Data[58][0]~171_combout\);

-- Location: FF_X38_Y9_N23
\RAM_MEM|Data[58][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~170_combout\,
	ena => \RAM_MEM|Data[58][0]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[58][0]~q\);

-- Location: LCCOMB_X39_Y8_N0
\RAM_MEM|Decoder0~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~112_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Decoder0~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Decoder0~111_combout\,
	combout => \RAM_MEM|Decoder0~112_combout\);

-- Location: LCCOMB_X38_Y9_N4
\RAM_MEM|Data~164\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~164_combout\ = (\RAM_MEM|Decoder0~112_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~112_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(8),
	datab => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~112_combout\,
	combout => \RAM_MEM|Data~164_combout\);

-- Location: LCCOMB_X38_Y9_N24
\RAM_MEM|Data[42][0]~165\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[42][0]~165_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[10][0]~20_combout\ & \RAM_MEM|Data[48][0]~156_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[10][0]~20_combout\,
	datad => \RAM_MEM|Data[48][0]~156_combout\,
	combout => \RAM_MEM|Data[42][0]~165_combout\);

-- Location: FF_X38_Y9_N5
\RAM_MEM|Data[42][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~164_combout\,
	ena => \RAM_MEM|Data[42][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[42][0]~q\);

-- Location: LCCOMB_X38_Y7_N8
\RAM_MEM|Decoder0~115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~115_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\RAM_MEM|Decoder0~113_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & !\EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \RAM_MEM|Decoder0~113_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~115_combout\);

-- Location: LCCOMB_X39_Y13_N20
\RAM_MEM|Data~168\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~168_combout\ = (\RAM_MEM|Decoder0~115_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~115_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~115_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~168_combout\);

-- Location: LCCOMB_X34_Y9_N22
\RAM_MEM|Data[34][0]~169\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[34][0]~169_combout\ = (\RAM_MEM|Data[48][0]~156_combout\ & (\RAM_MEM|Data[2][6]~11_combout\ & !\EX_MEM_pipeline|ALU1_C|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[48][0]~156_combout\,
	datab => \RAM_MEM|Data[2][6]~11_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[34][0]~169_combout\);

-- Location: FF_X39_Y13_N21
\RAM_MEM|Data[34][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~168_combout\,
	ena => \RAM_MEM|Data[34][0]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[34][0]~q\);

-- Location: LCCOMB_X34_Y6_N6
\RAM_MEM|Decoder0~114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~114_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\RAM_MEM|Decoder0~113_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & \EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datab => \RAM_MEM|Decoder0~113_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~114_combout\);

-- Location: LCCOMB_X34_Y9_N12
\RAM_MEM|Data~166\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~166_combout\ = (\RAM_MEM|Decoder0~114_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~114_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~114_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \EX_MEM_pipeline|RF_D1|Output\(0),
	combout => \RAM_MEM|Data~166_combout\);

-- Location: LCCOMB_X34_Y9_N4
\RAM_MEM|Data[50][0]~167\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[50][0]~167_combout\ = (\RAM_MEM|Data[48][0]~156_combout\ & (\RAM_MEM|Data[2][6]~11_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[48][0]~156_combout\,
	datab => \RAM_MEM|Data[2][6]~11_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[50][0]~167_combout\);

-- Location: FF_X34_Y9_N13
\RAM_MEM|Data[50][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~166_combout\,
	ena => \RAM_MEM|Data[50][0]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[50][0]~q\);

-- Location: LCCOMB_X39_Y9_N24
\RAM_MEM|Mux15~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~39_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[50][0]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[34][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[34][0]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[50][0]~q\,
	combout => \RAM_MEM|Mux15~39_combout\);

-- Location: LCCOMB_X39_Y9_N30
\RAM_MEM|Mux15~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~40_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux15~39_combout\ & (\RAM_MEM|Data[58][0]~q\)) # (!\RAM_MEM|Mux15~39_combout\ & ((\RAM_MEM|Data[42][0]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux15~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[58][0]~q\,
	datac => \RAM_MEM|Data[42][0]~q\,
	datad => \RAM_MEM|Mux15~39_combout\,
	combout => \RAM_MEM|Mux15~40_combout\);

-- Location: LCCOMB_X36_Y9_N12
\RAM_MEM|Decoder0~106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~106_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Decoder0~79_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Decoder0~79_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(0),
	combout => \RAM_MEM|Decoder0~106_combout\);

-- Location: LCCOMB_X36_Y9_N8
\RAM_MEM|Data~155\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~155_combout\ = (\RAM_MEM|Decoder0~106_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~106_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~106_combout\,
	combout => \RAM_MEM|Data~155_combout\);

-- Location: LCCOMB_X38_Y10_N2
\RAM_MEM|Data[46][0]~157\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[46][0]~157_combout\ = (\RAM_MEM|Data[48][0]~156_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[14][0]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[48][0]~156_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[14][0]~16_combout\,
	combout => \RAM_MEM|Data[46][0]~157_combout\);

-- Location: FF_X36_Y9_N9
\RAM_MEM|Data[46][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~155_combout\,
	ena => \RAM_MEM|Data[46][0]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[46][0]~q\);

-- Location: LCCOMB_X36_Y9_N2
\RAM_MEM|Decoder0~110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~110_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(0) & (\RAM_MEM|Decoder0~79_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \RAM_MEM|Decoder0~79_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Decoder0~110_combout\);

-- Location: LCCOMB_X36_Y9_N14
\RAM_MEM|Data~162\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~162_combout\ = (\RAM_MEM|Decoder0~110_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(0)))) # (!\RAM_MEM|Decoder0~110_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(8),
	datac => \EX_MEM_pipeline|RF_D1|Output\(0),
	datad => \RAM_MEM|Decoder0~110_combout\,
	combout => \RAM_MEM|Data~162_combout\);

-- Location: LCCOMB_X39_Y9_N26
\RAM_MEM|Data[62][0]~163\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[62][0]~163_combout\ = (\RAM_MEM|Data[48][0]~156_combout\ & (\RAM_MEM|Data[14][0]~16_combout\ & \EX_MEM_pipeline|ALU1_C|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[48][0]~156_combout\,
	datac => \RAM_MEM|Data[14][0]~16_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Data[62][0]~163_combout\);

-- Location: FF_X36_Y9_N15
\RAM_MEM|Data[62][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~162_combout\,
	ena => \RAM_MEM|Data[62][0]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[62][0]~q\);

-- Location: LCCOMB_X40_Y9_N16
\RAM_MEM|Decoder0~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~108_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(0) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Decoder0~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Decoder0~107_combout\,
	combout => \RAM_MEM|Decoder0~108_combout\);

-- Location: LCCOMB_X40_Y9_N8
\RAM_MEM|Data~158\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~158_combout\ = (\RAM_MEM|Decoder0~108_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~108_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~108_combout\,
	combout => \RAM_MEM|Data~158_combout\);

-- Location: LCCOMB_X39_Y9_N16
\RAM_MEM|Data[54][0]~159\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[54][0]~159_combout\ = (\RAM_MEM|Data[48][0]~156_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[6][6]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[48][0]~156_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[6][6]~27_combout\,
	combout => \RAM_MEM|Data[54][0]~159_combout\);

-- Location: FF_X40_Y9_N9
\RAM_MEM|Data[54][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~158_combout\,
	ena => \RAM_MEM|Data[54][0]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[54][0]~q\);

-- Location: LCCOMB_X40_Y9_N2
\RAM_MEM|Decoder0~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Decoder0~109_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(0) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Decoder0~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Decoder0~107_combout\,
	combout => \RAM_MEM|Decoder0~109_combout\);

-- Location: LCCOMB_X40_Y9_N30
\RAM_MEM|Data~160\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~160_combout\ = (\RAM_MEM|Decoder0~109_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(0))) # (!\RAM_MEM|Decoder0~109_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(0),
	datac => \EX_MEM_pipeline|RF_D1|Output\(8),
	datad => \RAM_MEM|Decoder0~109_combout\,
	combout => \RAM_MEM|Data~160_combout\);

-- Location: LCCOMB_X39_Y10_N2
\RAM_MEM|Data[38][0]~161\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[38][0]~161_combout\ = (\RAM_MEM|Data[48][0]~156_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & \RAM_MEM|Data[6][6]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[48][0]~156_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[6][6]~27_combout\,
	combout => \RAM_MEM|Data[38][0]~161_combout\);

-- Location: FF_X40_Y9_N31
\RAM_MEM|Data[38][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~160_combout\,
	ena => \RAM_MEM|Data[38][0]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[38][0]~q\);

-- Location: LCCOMB_X40_Y9_N24
\RAM_MEM|Mux15~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~37_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[54][0]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\RAM_MEM|Data[38][0]~q\ & !\EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Data[54][0]~q\,
	datac => \RAM_MEM|Data[38][0]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux15~37_combout\);

-- Location: LCCOMB_X40_Y9_N26
\RAM_MEM|Mux15~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~38_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux15~37_combout\ & ((\RAM_MEM|Data[62][0]~q\))) # (!\RAM_MEM|Mux15~37_combout\ & (\RAM_MEM|Data[46][0]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux15~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[46][0]~q\,
	datac => \RAM_MEM|Data[62][0]~q\,
	datad => \RAM_MEM|Mux15~37_combout\,
	combout => \RAM_MEM|Mux15~38_combout\);

-- Location: LCCOMB_X39_Y9_N8
\RAM_MEM|Mux15~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux15~41_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux15~38_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux15~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Mux15~40_combout\,
	datad => \RAM_MEM|Mux15~38_combout\,
	combout => \RAM_MEM|Mux15~41_combout\);

-- Location: LCCOMB_X37_Y9_N26
\WB_MUX_MEM1|F[6]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~25_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\EX_MEM_pipeline|ALU1_C|Output\(2)) # (!\EX_MEM_pipeline|ALU1_C|Output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(6),
	combout => \WB_MUX_MEM1|F[6]~25_combout\);

-- Location: LCCOMB_X37_Y13_N6
\WB_MUX_MEM1|F[0]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[0]~27_combout\ = (\WB_MUX_MEM1|F[6]~26_combout\ & ((\RAM_MEM|Data[100][0]~q\) # ((\WB_MUX_MEM1|F[6]~25_combout\)))) # (!\WB_MUX_MEM1|F[6]~26_combout\ & (((\RAM_MEM|Mux15~41_combout\ & !\WB_MUX_MEM1|F[6]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~26_combout\,
	datab => \RAM_MEM|Data[100][0]~q\,
	datac => \RAM_MEM|Mux15~41_combout\,
	datad => \WB_MUX_MEM1|F[6]~25_combout\,
	combout => \WB_MUX_MEM1|F[0]~27_combout\);

-- Location: LCCOMB_X36_Y12_N28
\WB_MUX_MEM1|F[0]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[0]~28_combout\ = (\WB_MUX_MEM1|F[0]~27_combout\ & (((\RAM_MEM|Data[0][0]~q\) # (!\WB_MUX_MEM1|F[6]~25_combout\)))) # (!\WB_MUX_MEM1|F[0]~27_combout\ & (\WB_MUX_MEM1|F[0]~24_combout\ & ((\WB_MUX_MEM1|F[6]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[0]~24_combout\,
	datab => \RAM_MEM|Data[0][0]~q\,
	datac => \WB_MUX_MEM1|F[0]~27_combout\,
	datad => \WB_MUX_MEM1|F[6]~25_combout\,
	combout => \WB_MUX_MEM1|F[0]~28_combout\);

-- Location: LCCOMB_X33_Y12_N6
\WB_MUX_MEM1|F[0]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[0]~37_combout\ = (\WB_MUX_MEM1|F[6]~21_combout\ & (\WB_MUX_MEM1|F[6]~29_combout\)) # (!\WB_MUX_MEM1|F[6]~21_combout\ & ((\WB_MUX_MEM1|F[6]~29_combout\ & ((\WB_MUX_MEM1|F[0]~28_combout\))) # (!\WB_MUX_MEM1|F[6]~29_combout\ & 
-- (\WB_MUX_MEM1|F[0]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~21_combout\,
	datab => \WB_MUX_MEM1|F[6]~29_combout\,
	datac => \WB_MUX_MEM1|F[0]~36_combout\,
	datad => \WB_MUX_MEM1|F[0]~28_combout\,
	combout => \WB_MUX_MEM1|F[0]~37_combout\);

-- Location: LCCOMB_X33_Y12_N20
\WB_MUX_MEM1|F[0]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[0]~38_combout\ = (\WB_MUX_MEM1|F[6]~21_combout\ & ((\WB_MUX_MEM1|F[0]~37_combout\ & (\RAM_MEM|Data[98][0]~q\)) # (!\WB_MUX_MEM1|F[0]~37_combout\ & ((\WB_MUX_MEM1|F[0]~19_combout\))))) # (!\WB_MUX_MEM1|F[6]~21_combout\ & 
-- (((\WB_MUX_MEM1|F[0]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~21_combout\,
	datab => \RAM_MEM|Data[98][0]~q\,
	datac => \WB_MUX_MEM1|F[0]~19_combout\,
	datad => \WB_MUX_MEM1|F[0]~37_combout\,
	combout => \WB_MUX_MEM1|F[0]~38_combout\);

-- Location: LCCOMB_X29_Y10_N6
\WB_MUX_MEM1|F[0]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[0]~39_combout\ = (\EX_MEM_pipeline|WB_MUX|Output~q\ & ((\WB_MUX_MEM1|F[0]~38_combout\))) # (!\EX_MEM_pipeline|WB_MUX|Output~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|WB_MUX|Output~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \WB_MUX_MEM1|F[0]~38_combout\,
	combout => \WB_MUX_MEM1|F[0]~39_combout\);

-- Location: FF_X29_Y10_N7
\MEM_WB_pipeline|Data_out_WB|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \WB_MUX_MEM1|F[0]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|Data_out_WB|Output\(0));

-- Location: LCCOMB_X29_Y10_N24
\EX_MEM_pipeline|PC|Output[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|PC|Output[0]~feeder_combout\ = \RR_EX_pipeline|PC|Output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RR_EX_pipeline|PC|Output\(0),
	combout => \EX_MEM_pipeline|PC|Output[0]~feeder_combout\);

-- Location: FF_X29_Y10_N25
\EX_MEM_pipeline|PC|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|PC|Output[0]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|PC|Output\(0));

-- Location: FF_X28_Y10_N3
\MEM_WB_pipeline|PC|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \EX_MEM_pipeline|PC|Output\(0),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|PC|Output\(0));

-- Location: LCCOMB_X24_Y10_N0
\RF|Data[0][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[0][0]~feeder_combout\ = \MEM_WB_pipeline|PC|Output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|PC|Output\(0),
	combout => \RF|Data[0][0]~feeder_combout\);

-- Location: FF_X24_Y10_N1
\RF|Data[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[0][0]~q\);

-- Location: LCCOMB_X20_Y11_N24
\RF|Data[1][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[1][0]~feeder_combout\ = \MEM_WB_pipeline|Data_out_WB|Output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(0),
	combout => \RF|Data[1][0]~feeder_combout\);

-- Location: FF_X20_Y11_N25
\RF|Data[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[1][0]~feeder_combout\,
	ena => \RF|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[1][0]~q\);

-- Location: LCCOMB_X20_Y11_N0
\RF|Mux31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux31~2_combout\ = (\ID_RR_pipeline|RS1|Output\(0) & (((\ID_RR_pipeline|RS1|Output\(1)) # (\RF|Data[1][0]~q\)))) # (!\ID_RR_pipeline|RS1|Output\(0) & (\RF|Data[0][0]~q\ & (!\ID_RR_pipeline|RS1|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[0][0]~q\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \ID_RR_pipeline|RS1|Output\(1),
	datad => \RF|Data[1][0]~q\,
	combout => \RF|Mux31~2_combout\);

-- Location: LCCOMB_X21_Y11_N16
\RF|Data[3][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[3][0]~feeder_combout\ = \MEM_WB_pipeline|Data_out_WB|Output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(0),
	combout => \RF|Data[3][0]~feeder_combout\);

-- Location: FF_X21_Y11_N17
\RF|Data[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[3][0]~feeder_combout\,
	ena => \RF|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[3][0]~q\);

-- Location: LCCOMB_X21_Y11_N22
\RF|Data[2][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[2][0]~feeder_combout\ = \MEM_WB_pipeline|Data_out_WB|Output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(0),
	combout => \RF|Data[2][0]~feeder_combout\);

-- Location: FF_X21_Y11_N23
\RF|Data[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[2][0]~feeder_combout\,
	ena => \RF|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[2][0]~q\);

-- Location: LCCOMB_X21_Y11_N4
\RF|Mux31~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux31~3_combout\ = (\RF|Mux31~2_combout\ & ((\RF|Data[3][0]~q\) # ((!\ID_RR_pipeline|RS1|Output\(1))))) # (!\RF|Mux31~2_combout\ & (((\RF|Data[2][0]~q\ & \ID_RR_pipeline|RS1|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux31~2_combout\,
	datab => \RF|Data[3][0]~q\,
	datac => \RF|Data[2][0]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(1),
	combout => \RF|Mux31~3_combout\);

-- Location: FF_X21_Y13_N13
\RF|Data[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(0),
	sload => VCC,
	ena => \RF|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[6][0]~q\);

-- Location: FF_X21_Y13_N11
\RF|Data[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(0),
	sload => VCC,
	ena => \RF|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[4][0]~q\);

-- Location: LCCOMB_X21_Y13_N10
\RF|Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux31~0_combout\ = (\ID_RR_pipeline|RS1|Output\(0) & (((\ID_RR_pipeline|RS1|Output\(1))))) # (!\ID_RR_pipeline|RS1|Output\(0) & ((\ID_RR_pipeline|RS1|Output\(1) & (\RF|Data[6][0]~q\)) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Data[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[6][0]~q\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[4][0]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(1),
	combout => \RF|Mux31~0_combout\);

-- Location: FF_X22_Y13_N9
\RF|Data[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(0),
	sload => VCC,
	ena => \RF|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[7][0]~q\);

-- Location: FF_X22_Y13_N21
\RF|Data[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(0),
	sload => VCC,
	ena => \RF|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[5][0]~q\);

-- Location: LCCOMB_X22_Y13_N8
\RF|Mux31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux31~1_combout\ = (\RF|Mux31~0_combout\ & (((\RF|Data[7][0]~q\)) # (!\ID_RR_pipeline|RS1|Output\(0)))) # (!\RF|Mux31~0_combout\ & (\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Data[5][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux31~0_combout\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[7][0]~q\,
	datad => \RF|Data[5][0]~q\,
	combout => \RF|Mux31~1_combout\);

-- Location: LCCOMB_X22_Y11_N8
\RF|Mux31~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux31~4_combout\ = (\ID_RR_pipeline|RS1|Output\(2) & ((\RF|Mux31~1_combout\))) # (!\ID_RR_pipeline|RS1|Output\(2) & (\RF|Mux31~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(2),
	datab => \RF|Mux31~3_combout\,
	datad => \RF|Mux31~1_combout\,
	combout => \RF|Mux31~4_combout\);

-- Location: LCCOMB_X29_Y10_N30
\MuxA1|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux15~0_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & (\RR_EX_pipeline|RF_D1|Output[7]~3_combout\)) # (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & ((\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & (\ID_RR_pipeline|PC|Output\(0))) # 
-- (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & ((\RF|Mux31~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datab => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datac => \ID_RR_pipeline|PC|Output\(0),
	datad => \RF|Mux31~4_combout\,
	combout => \MuxA1|Mux15~0_combout\);

-- Location: LCCOMB_X29_Y10_N20
\MuxA1|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux15~1_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & ((\MuxA1|Mux15~0_combout\ & ((\WB_MUX_MEM1|F[0]~39_combout\))) # (!\MuxA1|Mux15~0_combout\ & (\EX_MUX|Mux15~1_combout\)))) # (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & 
-- (((\MuxA1|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datab => \EX_MUX|Mux15~1_combout\,
	datac => \MuxA1|Mux15~0_combout\,
	datad => \WB_MUX_MEM1|F[0]~39_combout\,
	combout => \MuxA1|Mux15~1_combout\);

-- Location: LCCOMB_X29_Y10_N22
\MuxA1|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux15~2_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & ((\MuxA1|Mux15~1_combout\))) # (!\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_pipeline|Data_out_WB|Output\(0),
	datac => \RR_EX_pipeline|RF_D1|Output[7]~0_combout\,
	datad => \MuxA1|Mux15~1_combout\,
	combout => \MuxA1|Mux15~2_combout\);

-- Location: FF_X30_Y13_N1
\RR_EX_pipeline|RF_D1|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MuxA1|Mux15~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D1|Output\(0));

-- Location: LCCOMB_X30_Y13_N30
\MUX_ALUA|F[0]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUA|F[0]~15_combout\ = (\RR_EX_pipeline|ALUA_MUX|Output~q\ & ((\RR_EX_pipeline|CPL|Output~q\ $ (\RR_EX_pipeline|RF_D2|Output\(0))))) # (!\RR_EX_pipeline|ALUA_MUX|Output~q\ & (\RR_EX_pipeline|RF_D1|Output\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output\(0),
	datab => \RR_EX_pipeline|CPL|Output~q\,
	datac => \RR_EX_pipeline|ALUA_MUX|Output~q\,
	datad => \RR_EX_pipeline|RF_D2|Output\(0),
	combout => \MUX_ALUA|F[0]~15_combout\);

-- Location: LCCOMB_X30_Y13_N8
\MUX_ALUB|F[1]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUB|F[1]~5_combout\ = (\RR_EX_pipeline|ALUB_MUX|Output~q\ & (\RR_EX_pipeline|Imm|Output\(1))) # (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & ((\RR_EX_pipeline|CPL|Output~q\ $ (\RR_EX_pipeline|RF_D2|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datab => \RR_EX_pipeline|Imm|Output\(1),
	datac => \RR_EX_pipeline|CPL|Output~q\,
	datad => \RR_EX_pipeline|RF_D2|Output\(1),
	combout => \MUX_ALUB|F[1]~5_combout\);

-- Location: LCCOMB_X30_Y13_N6
\ALU1_EX|carry~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~10_combout\ = (\MUX_ALUA|F[1]~14_combout\ & (((\MUX_ALUA|F[0]~15_combout\) # (!\MUX_ALUB|F[1]~5_combout\)) # (!\MUX_ALUB|F[0]~4_combout\))) # (!\MUX_ALUA|F[1]~14_combout\ & (!\MUX_ALUB|F[1]~5_combout\ & ((\MUX_ALUA|F[0]~15_combout\) # 
-- (!\MUX_ALUB|F[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUB|F[0]~4_combout\,
	datab => \MUX_ALUA|F[1]~14_combout\,
	datac => \MUX_ALUA|F[0]~15_combout\,
	datad => \MUX_ALUB|F[1]~5_combout\,
	combout => \ALU1_EX|carry~10_combout\);

-- Location: LCCOMB_X30_Y13_N0
\ALU1_EX|carry~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~11_combout\ = (\MUX_ALUA|F[2]~13_combout\ & ((\ALU1_EX|carry~10_combout\) # (!\MUX_ALUB|F[2]~6_combout\))) # (!\MUX_ALUA|F[2]~13_combout\ & (!\MUX_ALUB|F[2]~6_combout\ & \ALU1_EX|carry~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[2]~13_combout\,
	datab => \MUX_ALUB|F[2]~6_combout\,
	datad => \ALU1_EX|carry~10_combout\,
	combout => \ALU1_EX|carry~11_combout\);

-- Location: LCCOMB_X30_Y13_N24
\ALU1_EX|carry~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~12_combout\ = (\ALU1_EX|carry~9_combout\ & ((\MUX_ALUB|F[3]~7_combout\ & (\MUX_ALUA|F[3]~12_combout\ & \ALU1_EX|carry~11_combout\)) # (!\MUX_ALUB|F[3]~7_combout\ & ((\MUX_ALUA|F[3]~12_combout\) # (\ALU1_EX|carry~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUB|F[3]~7_combout\,
	datab => \MUX_ALUA|F[3]~12_combout\,
	datac => \ALU1_EX|carry~9_combout\,
	datad => \ALU1_EX|carry~11_combout\,
	combout => \ALU1_EX|carry~12_combout\);

-- Location: LCCOMB_X32_Y13_N24
\ALU1_EX|carry~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~13_combout\ = (\MUX_ALUA|F[5]~10_combout\ & ((\ALU1_EX|carry~8_combout\) # ((\ALU1_EX|carry~12_combout\) # (!\MUX_ALUB|F[5]~8_combout\)))) # (!\MUX_ALUA|F[5]~10_combout\ & (!\MUX_ALUB|F[5]~8_combout\ & ((\ALU1_EX|carry~8_combout\) # 
-- (\ALU1_EX|carry~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|carry~8_combout\,
	datab => \MUX_ALUA|F[5]~10_combout\,
	datac => \MUX_ALUB|F[5]~8_combout\,
	datad => \ALU1_EX|carry~12_combout\,
	combout => \ALU1_EX|carry~13_combout\);

-- Location: LCCOMB_X31_Y11_N4
\ALU1_EX|alu:temp[6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[6]~2_combout\ = (\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|alu:temp[6]~4_combout\ $ (((\ALU1_EX|alu:temp[1]~4_combout\ & !\ALU1_EX|carry~13_combout\))))) # (!\ALU1_EX|Equal0~0_combout\ & (!\ALU1_EX|alu:temp[1]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010101100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[1]~4_combout\,
	datab => \ALU1_EX|alu:temp[6]~4_combout\,
	datac => \ALU1_EX|Equal0~0_combout\,
	datad => \ALU1_EX|carry~13_combout\,
	combout => \ALU1_EX|alu:temp[6]~2_combout\);

-- Location: LCCOMB_X30_Y13_N22
\ALU1_EX|carry~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~24_combout\ = (\MUX_ALUA|F[2]~13_combout\ & \MUX_ALUB|F[2]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_ALUA|F[2]~13_combout\,
	datad => \MUX_ALUB|F[2]~6_combout\,
	combout => \ALU1_EX|carry~24_combout\);

-- Location: LCCOMB_X30_Y13_N20
\ALU1_EX|carry~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~25_combout\ = (\MUX_ALUB|F[1]~5_combout\ & ((\MUX_ALUA|F[1]~14_combout\) # ((\MUX_ALUA|F[0]~15_combout\ & \MUX_ALUB|F[0]~4_combout\)))) # (!\MUX_ALUB|F[1]~5_combout\ & (\MUX_ALUA|F[0]~15_combout\ & (\MUX_ALUB|F[0]~4_combout\ & 
-- \MUX_ALUA|F[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[0]~15_combout\,
	datab => \MUX_ALUB|F[0]~4_combout\,
	datac => \MUX_ALUB|F[1]~5_combout\,
	datad => \MUX_ALUA|F[1]~14_combout\,
	combout => \ALU1_EX|carry~25_combout\);

-- Location: LCCOMB_X30_Y13_N12
\ALU1_EX|carry~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~26_combout\ = (\ALU1_EX|carry~25_combout\ & ((\MUX_ALUA|F[2]~13_combout\) # (\MUX_ALUB|F[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[2]~13_combout\,
	datab => \MUX_ALUB|F[2]~6_combout\,
	datad => \ALU1_EX|carry~25_combout\,
	combout => \ALU1_EX|carry~26_combout\);

-- Location: LCCOMB_X30_Y13_N14
\ALU1_EX|carry~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~27_combout\ = (\MUX_ALUB|F[3]~7_combout\ & ((\MUX_ALUA|F[3]~12_combout\) # ((\ALU1_EX|carry~24_combout\) # (\ALU1_EX|carry~26_combout\)))) # (!\MUX_ALUB|F[3]~7_combout\ & (\MUX_ALUA|F[3]~12_combout\ & ((\ALU1_EX|carry~24_combout\) # 
-- (\ALU1_EX|carry~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUB|F[3]~7_combout\,
	datab => \MUX_ALUA|F[3]~12_combout\,
	datac => \ALU1_EX|carry~24_combout\,
	datad => \ALU1_EX|carry~26_combout\,
	combout => \ALU1_EX|carry~27_combout\);

-- Location: LCCOMB_X31_Y13_N18
\ALU1_EX|carry~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~28_combout\ = (\ALU1_EX|carry~27_combout\ & ((\MUX_ALUB|F[4]~3_combout\) # (\MUX_ALUA|F[4]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUX_ALUB|F[4]~3_combout\,
	datac => \MUX_ALUA|F[4]~11_combout\,
	datad => \ALU1_EX|carry~27_combout\,
	combout => \ALU1_EX|carry~28_combout\);

-- Location: LCCOMB_X29_Y13_N16
\ALU1_EX|carry~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~23_combout\ = (\MUX_ALUA|F[4]~11_combout\ & \MUX_ALUB|F[4]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_ALUA|F[4]~11_combout\,
	datad => \MUX_ALUB|F[4]~3_combout\,
	combout => \ALU1_EX|carry~23_combout\);

-- Location: LCCOMB_X30_Y14_N6
\ALU1_EX|carry~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~46_combout\ = (\MUX_ALUA|F[5]~10_combout\ & ((\MUX_ALUB|F[5]~8_combout\) # ((\ALU1_EX|carry~28_combout\) # (\ALU1_EX|carry~23_combout\)))) # (!\MUX_ALUA|F[5]~10_combout\ & (\MUX_ALUB|F[5]~8_combout\ & ((\ALU1_EX|carry~28_combout\) # 
-- (\ALU1_EX|carry~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[5]~10_combout\,
	datab => \MUX_ALUB|F[5]~8_combout\,
	datac => \ALU1_EX|carry~28_combout\,
	datad => \ALU1_EX|carry~23_combout\,
	combout => \ALU1_EX|carry~46_combout\);

-- Location: LCCOMB_X30_Y14_N16
\ALU1_EX|sum~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~11_combout\ = \MUX_ALUA|F[6]~9_combout\ $ (\MUX_ALUB|F[6]~9_combout\ $ (\ALU1_EX|carry~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[6]~9_combout\,
	datac => \MUX_ALUB|F[6]~9_combout\,
	datad => \ALU1_EX|carry~46_combout\,
	combout => \ALU1_EX|sum~11_combout\);

-- Location: LCCOMB_X29_Y14_N12
\ALU1_EX|sum~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~8_combout\ = \MUX_ALUB|F[3]~7_combout\ $ (\MUX_ALUA|F[3]~12_combout\ $ (((\ALU1_EX|carry~26_combout\) # (\ALU1_EX|carry~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUB|F[3]~7_combout\,
	datab => \MUX_ALUA|F[3]~12_combout\,
	datac => \ALU1_EX|carry~26_combout\,
	datad => \ALU1_EX|carry~24_combout\,
	combout => \ALU1_EX|sum~8_combout\);

-- Location: LCCOMB_X29_Y14_N20
\ALU1_EX|carry~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~42_combout\ = (\ALU1_EX|carry~41_combout\ & (\MUX_ALUA|F[2]~13_combout\ $ (\MUX_ALUB|F[2]~6_combout\ $ (\ALU1_EX|carry~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[2]~13_combout\,
	datab => \MUX_ALUB|F[2]~6_combout\,
	datac => \ALU1_EX|carry~25_combout\,
	datad => \ALU1_EX|carry~41_combout\,
	combout => \ALU1_EX|carry~42_combout\);

-- Location: LCCOMB_X30_Y14_N30
\ALU1_EX|sum~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~6_combout\ = \MUX_ALUB|F[5]~8_combout\ $ (\MUX_ALUA|F[5]~10_combout\ $ (((\ALU1_EX|carry~23_combout\) # (\ALU1_EX|carry~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|carry~23_combout\,
	datab => \MUX_ALUB|F[5]~8_combout\,
	datac => \ALU1_EX|carry~28_combout\,
	datad => \MUX_ALUA|F[5]~10_combout\,
	combout => \ALU1_EX|sum~6_combout\);

-- Location: LCCOMB_X29_Y13_N2
\ALU1_EX|carry~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~40_combout\ = (\MUX_ALUA|F[3]~12_combout\ & ((\ALU1_EX|carry~26_combout\) # ((\MUX_ALUB|F[3]~7_combout\) # (\ALU1_EX|carry~24_combout\)))) # (!\MUX_ALUA|F[3]~12_combout\ & (\MUX_ALUB|F[3]~7_combout\ & ((\ALU1_EX|carry~26_combout\) # 
-- (\ALU1_EX|carry~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[3]~12_combout\,
	datab => \ALU1_EX|carry~26_combout\,
	datac => \MUX_ALUB|F[3]~7_combout\,
	datad => \ALU1_EX|carry~24_combout\,
	combout => \ALU1_EX|carry~40_combout\);

-- Location: LCCOMB_X29_Y13_N0
\ALU1_EX|sum~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~7_combout\ = \MUX_ALUB|F[4]~3_combout\ $ (\MUX_ALUA|F[4]~11_combout\ $ (\ALU1_EX|carry~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUB|F[4]~3_combout\,
	datac => \MUX_ALUA|F[4]~11_combout\,
	datad => \ALU1_EX|carry~40_combout\,
	combout => \ALU1_EX|sum~7_combout\);

-- Location: LCCOMB_X30_Y14_N8
\ALU1_EX|carry~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~43_combout\ = (\ALU1_EX|sum~8_combout\ & (\ALU1_EX|carry~42_combout\ & (\ALU1_EX|sum~6_combout\ & \ALU1_EX|sum~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|sum~8_combout\,
	datab => \ALU1_EX|carry~42_combout\,
	datac => \ALU1_EX|sum~6_combout\,
	datad => \ALU1_EX|sum~7_combout\,
	combout => \ALU1_EX|carry~43_combout\);

-- Location: LCCOMB_X31_Y11_N6
\ALU1_EX|alu:temp[6]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[6]~3_combout\ = (\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|alu:temp[6]~2_combout\)) # (!\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|sum~11_combout\ $ (((!\ALU1_EX|alu:temp[6]~2_combout\ & \ALU1_EX|carry~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|Equal0~0_combout\,
	datab => \ALU1_EX|alu:temp[6]~2_combout\,
	datac => \ALU1_EX|sum~11_combout\,
	datad => \ALU1_EX|carry~43_combout\,
	combout => \ALU1_EX|alu:temp[6]~3_combout\);

-- Location: LCCOMB_X31_Y11_N12
\EX_MUX|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux9~0_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(1) & (((\ALU3_EX|Outp[6]~10_combout\) # (\RR_EX_pipeline|D3_MUX|Output\(0))))) # (!\RR_EX_pipeline|D3_MUX|Output\(1) & (\ALU1_EX|alu:temp[6]~3_combout\ & ((!\RR_EX_pipeline|D3_MUX|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[6]~3_combout\,
	datab => \RR_EX_pipeline|D3_MUX|Output\(1),
	datac => \ALU3_EX|Outp[6]~10_combout\,
	datad => \RR_EX_pipeline|D3_MUX|Output\(0),
	combout => \EX_MUX|Mux9~0_combout\);

-- Location: LCCOMB_X31_Y11_N26
\EX_MUX|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux9~1_combout\ = (\EX_MUX|Mux9~0_combout\ & (((\PCp2_EX[6]~10_combout\)) # (!\RR_EX_pipeline|D3_MUX|Output\(0)))) # (!\EX_MUX|Mux9~0_combout\ & (\RR_EX_pipeline|D3_MUX|Output\(0) & ((\RR_EX_pipeline|Imm|Output\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MUX|Mux9~0_combout\,
	datab => \RR_EX_pipeline|D3_MUX|Output\(0),
	datac => \PCp2_EX[6]~10_combout\,
	datad => \RR_EX_pipeline|Imm|Output\(6),
	combout => \EX_MUX|Mux9~1_combout\);

-- Location: LCCOMB_X29_Y11_N10
\MuxB1|Mux9~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux9~5_combout\ = (\MuxB1|Mux9~2_combout\ & ((\MuxB1|Mux9~4_combout\) # ((!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\)))) # (!\MuxB1|Mux9~2_combout\ & (((\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & \EX_MUX|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux9~2_combout\,
	datab => \MuxB1|Mux9~4_combout\,
	datac => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datad => \EX_MUX|Mux9~1_combout\,
	combout => \MuxB1|Mux9~5_combout\);

-- Location: FF_X30_Y11_N7
\RR_EX_pipeline|RF_D2|Output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|RF_D2|Output[6]~7_combout\,
	asdata => \MuxB1|Mux9~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \MovingFWD|MuxB[1]~4_combout\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D2|Output\(6));

-- Location: LCCOMB_X31_Y11_N22
\MUX_ALUB|F[6]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUB|F[6]~9_combout\ = (\RR_EX_pipeline|ALUB_MUX|Output~q\ & (((\RR_EX_pipeline|Imm|Output\(6))))) # (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & (\RR_EX_pipeline|RF_D2|Output\(6) $ ((\RR_EX_pipeline|CPL|Output~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datab => \RR_EX_pipeline|RF_D2|Output\(6),
	datac => \RR_EX_pipeline|CPL|Output~q\,
	datad => \RR_EX_pipeline|Imm|Output\(6),
	combout => \MUX_ALUB|F[6]~9_combout\);

-- Location: LCCOMB_X31_Y11_N0
\ALU1_EX|carry~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~22_combout\ = (\MUX_ALUB|F[6]~9_combout\ & \MUX_ALUA|F[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_ALUB|F[6]~9_combout\,
	datad => \MUX_ALUA|F[6]~9_combout\,
	combout => \ALU1_EX|carry~22_combout\);

-- Location: LCCOMB_X31_Y13_N16
\ALU1_EX|carry~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~29_combout\ = (\MUX_ALUA|F[5]~10_combout\ & ((\MUX_ALUB|F[5]~8_combout\) # ((\ALU1_EX|carry~23_combout\) # (\ALU1_EX|carry~28_combout\)))) # (!\MUX_ALUA|F[5]~10_combout\ & (\MUX_ALUB|F[5]~8_combout\ & ((\ALU1_EX|carry~23_combout\) # 
-- (\ALU1_EX|carry~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[5]~10_combout\,
	datab => \MUX_ALUB|F[5]~8_combout\,
	datac => \ALU1_EX|carry~23_combout\,
	datad => \ALU1_EX|carry~28_combout\,
	combout => \ALU1_EX|carry~29_combout\);

-- Location: LCCOMB_X31_Y13_N6
\ALU1_EX|carry~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~30_combout\ = (\ALU1_EX|carry~29_combout\ & ((\MUX_ALUB|F[6]~9_combout\) # (\MUX_ALUA|F[6]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUX_ALUB|F[6]~9_combout\,
	datac => \MUX_ALUA|F[6]~9_combout\,
	datad => \ALU1_EX|carry~29_combout\,
	combout => \ALU1_EX|carry~30_combout\);

-- Location: LCCOMB_X30_Y14_N0
\ALU1_EX|sum~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~5_combout\ = \MUX_ALUB|F[7]~10_combout\ $ (\MUX_ALUA|F[7]~8_combout\ $ (((\ALU1_EX|carry~22_combout\) # (\ALU1_EX|carry~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUB|F[7]~10_combout\,
	datab => \MUX_ALUA|F[7]~8_combout\,
	datac => \ALU1_EX|carry~22_combout\,
	datad => \ALU1_EX|carry~30_combout\,
	combout => \ALU1_EX|sum~5_combout\);

-- Location: LCCOMB_X30_Y14_N14
\ALU1_EX|alu:temp[7]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[7]~1_combout\ = (\ALU1_EX|alu:temp[1]~4_combout\ & (\ALU1_EX|carry~43_combout\ & \ALU1_EX|sum~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU1_EX|alu:temp[1]~4_combout\,
	datac => \ALU1_EX|carry~43_combout\,
	datad => \ALU1_EX|sum~11_combout\,
	combout => \ALU1_EX|alu:temp[7]~1_combout\);

-- Location: LCCOMB_X32_Y13_N6
\ALU1_EX|carry~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~14_combout\ = (\MUX_ALUB|F[6]~9_combout\ & (\MUX_ALUA|F[6]~9_combout\ & \ALU1_EX|carry~13_combout\)) # (!\MUX_ALUB|F[6]~9_combout\ & ((\MUX_ALUA|F[6]~9_combout\) # (\ALU1_EX|carry~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUB|F[6]~9_combout\,
	datac => \MUX_ALUA|F[6]~9_combout\,
	datad => \ALU1_EX|carry~13_combout\,
	combout => \ALU1_EX|carry~14_combout\);

-- Location: LCCOMB_X32_Y13_N26
\ALU1_EX|alu:temp[7]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[7]~0_combout\ = (\ALU1_EX|alu:temp[1]~4_combout\ & (\MUX_ALUB|F[7]~10_combout\ $ (\MUX_ALUA|F[7]~8_combout\ $ (\ALU1_EX|carry~14_combout\)))) # (!\ALU1_EX|alu:temp[1]~4_combout\ & (\MUX_ALUB|F[7]~10_combout\ & 
-- (\MUX_ALUA|F[7]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUB|F[7]~10_combout\,
	datab => \MUX_ALUA|F[7]~8_combout\,
	datac => \ALU1_EX|alu:temp[1]~4_combout\,
	datad => \ALU1_EX|carry~14_combout\,
	combout => \ALU1_EX|alu:temp[7]~0_combout\);

-- Location: LCCOMB_X30_Y14_N24
\ALU1_EX|alu:temp[7]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[7]~2_combout\ = (\ALU1_EX|Equal0~0_combout\ & (((!\ALU1_EX|alu:temp[7]~0_combout\)))) # (!\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|sum~5_combout\ $ ((\ALU1_EX|alu:temp[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|Equal0~0_combout\,
	datab => \ALU1_EX|sum~5_combout\,
	datac => \ALU1_EX|alu:temp[7]~1_combout\,
	datad => \ALU1_EX|alu:temp[7]~0_combout\,
	combout => \ALU1_EX|alu:temp[7]~2_combout\);

-- Location: LCCOMB_X26_Y11_N0
\EX_MUX|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux8~0_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(0) & ((\RR_EX_pipeline|Imm|Output\(7)) # ((\RR_EX_pipeline|D3_MUX|Output\(1))))) # (!\RR_EX_pipeline|D3_MUX|Output\(0) & (((!\RR_EX_pipeline|D3_MUX|Output\(1) & \ALU1_EX|alu:temp[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|D3_MUX|Output\(0),
	datab => \RR_EX_pipeline|Imm|Output\(7),
	datac => \RR_EX_pipeline|D3_MUX|Output\(1),
	datad => \ALU1_EX|alu:temp[7]~2_combout\,
	combout => \EX_MUX|Mux8~0_combout\);

-- Location: LCCOMB_X26_Y11_N12
\EX_MUX|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux8~1_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(1) & ((\EX_MUX|Mux8~0_combout\ & (\PCp2_EX[7]~12_combout\)) # (!\EX_MUX|Mux8~0_combout\ & ((\ALU3_EX|Outp[7]~12_combout\))))) # (!\RR_EX_pipeline|D3_MUX|Output\(1) & (((\EX_MUX|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCp2_EX[7]~12_combout\,
	datab => \ALU3_EX|Outp[7]~12_combout\,
	datac => \RR_EX_pipeline|D3_MUX|Output\(1),
	datad => \EX_MUX|Mux8~0_combout\,
	combout => \EX_MUX|Mux8~1_combout\);

-- Location: LCCOMB_X28_Y13_N0
\MuxA1|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux8~1_combout\ = (\MuxA1|Mux8~0_combout\ & (((\PC|Output[7]~14_combout\)) # (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\))) # (!\MuxA1|Mux8~0_combout\ & (\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & ((\EX_MUX|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxA1|Mux8~0_combout\,
	datab => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datac => \PC|Output[7]~14_combout\,
	datad => \EX_MUX|Mux8~1_combout\,
	combout => \MuxA1|Mux8~1_combout\);

-- Location: LCCOMB_X28_Y13_N2
\MuxA1|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux8~2_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & ((\MuxA1|Mux8~1_combout\))) # (!\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_pipeline|Data_out_WB|Output\(7),
	datac => \RR_EX_pipeline|RF_D1|Output[7]~0_combout\,
	datad => \MuxA1|Mux8~1_combout\,
	combout => \MuxA1|Mux8~2_combout\);

-- Location: FF_X28_Y13_N3
\RR_EX_pipeline|RF_D1|Output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MuxA1|Mux8~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D1|Output\(7));

-- Location: FF_X32_Y13_N23
\EX_MEM_pipeline|RF_D1|Output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|RF_D1|Output\(7),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RF_D1|Output\(7));

-- Location: LCCOMB_X27_Y9_N6
\MuxA1|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux0~0_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & ((\ID_RR_pipeline|PC|Output\(15)) # ((\RR_EX_pipeline|RF_D1|Output[7]~1_combout\)))) # (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & (((!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & 
-- \RF|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|PC|Output\(15),
	datab => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datac => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datad => \RF|Mux16~4_combout\,
	combout => \MuxA1|Mux0~0_combout\);

-- Location: LCCOMB_X28_Y9_N24
\MuxA1|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux0~1_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & ((\MuxA1|Mux0~0_combout\ & (\PC|Output[15]~7_combout\)) # (!\MuxA1|Mux0~0_combout\ & ((\EX_MUX|Mux0~1_combout\))))) # (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & 
-- (((\MuxA1|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datab => \PC|Output[15]~7_combout\,
	datac => \MuxA1|Mux0~0_combout\,
	datad => \EX_MUX|Mux0~1_combout\,
	combout => \MuxA1|Mux0~1_combout\);

-- Location: LCCOMB_X28_Y9_N4
\MuxA1|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux0~2_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & ((\MuxA1|Mux0~1_combout\))) # (!\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~0_combout\,
	datac => \MEM_WB_pipeline|Data_out_WB|Output\(15),
	datad => \MuxA1|Mux0~1_combout\,
	combout => \MuxA1|Mux0~2_combout\);

-- Location: FF_X28_Y9_N5
\RR_EX_pipeline|RF_D1|Output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MuxA1|Mux0~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D1|Output\(15));

-- Location: FF_X32_Y7_N25
\EX_MEM_pipeline|RF_D1|Output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|RF_D1|Output\(15),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RF_D1|Output\(15));

-- Location: LCCOMB_X35_Y13_N10
\RAM_MEM|Data~936\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~936_combout\ = (\RAM_MEM|Decoder0~54_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~54_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~54_combout\,
	combout => \RAM_MEM|Data~936_combout\);

-- Location: FF_X35_Y13_N11
\RAM_MEM|Data[98][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~936_combout\,
	ena => \RAM_MEM|Data[98][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[98][7]~q\);

-- Location: LCCOMB_X36_Y11_N18
\RAM_MEM|Data~843\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~843_combout\ = (\RAM_MEM|Decoder0~133_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~133_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~133_combout\,
	combout => \RAM_MEM|Data~843_combout\);

-- Location: FF_X36_Y11_N19
\RAM_MEM|Data[64][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~843_combout\,
	ena => \RAM_MEM|Data[64][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[64][7]~q\);

-- Location: LCCOMB_X36_Y11_N20
\RAM_MEM|Data~836\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~836_combout\ = (\RAM_MEM|Decoder0~149_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~149_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \RAM_MEM|Decoder0~149_combout\,
	combout => \RAM_MEM|Data~836_combout\);

-- Location: FF_X36_Y11_N21
\RAM_MEM|Data[48][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~836_combout\,
	ena => \RAM_MEM|Data[48][0]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[48][7]~q\);

-- Location: LCCOMB_X35_Y11_N8
\RAM_MEM|Data~840\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~840_combout\ = (\RAM_MEM|Decoder0~152_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~152_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~152_combout\,
	combout => \RAM_MEM|Data~840_combout\);

-- Location: FF_X35_Y11_N9
\RAM_MEM|Data[52][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~840_combout\,
	ena => \RAM_MEM|Data[52][0]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[52][7]~q\);

-- Location: LCCOMB_X33_Y10_N22
\RAM_MEM|Data~841\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~841_combout\ = (\RAM_MEM|Decoder0~153_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~153_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \RAM_MEM|Decoder0~153_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(15),
	combout => \RAM_MEM|Data~841_combout\);

-- Location: FF_X33_Y10_N23
\RAM_MEM|Data[36][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~841_combout\,
	ena => \RAM_MEM|Data[36][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[36][7]~q\);

-- Location: LCCOMB_X35_Y11_N6
\RAM_MEM|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~1_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[52][7]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (((!\EX_MEM_pipeline|ALU1_C|Output\(3) & \RAM_MEM|Data[36][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Data[52][7]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[36][7]~q\,
	combout => \RAM_MEM|Mux8~1_combout\);

-- Location: LCCOMB_X34_Y10_N22
\RAM_MEM|Data~842\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~842_combout\ = (\RAM_MEM|Decoder0~154_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~154_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~154_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \EX_MEM_pipeline|RF_D1|Output\(15),
	combout => \RAM_MEM|Data~842_combout\);

-- Location: FF_X34_Y10_N23
\RAM_MEM|Data[60][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~842_combout\,
	ena => \RAM_MEM|Data[60][0]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[60][7]~q\);

-- Location: LCCOMB_X35_Y11_N14
\RAM_MEM|Data~839\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~839_combout\ = (\RAM_MEM|Decoder0~151_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~151_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~151_combout\,
	combout => \RAM_MEM|Data~839_combout\);

-- Location: FF_X35_Y11_N15
\RAM_MEM|Data[44][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~839_combout\,
	ena => \RAM_MEM|Data[44][0]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[44][7]~q\);

-- Location: LCCOMB_X35_Y11_N24
\RAM_MEM|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~2_combout\ = (\RAM_MEM|Mux8~1_combout\ & ((\RAM_MEM|Data[60][7]~q\) # ((!\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\RAM_MEM|Mux8~1_combout\ & (((\RAM_MEM|Data[44][7]~q\ & \EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux8~1_combout\,
	datab => \RAM_MEM|Data[60][7]~q\,
	datac => \RAM_MEM|Data[44][7]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux8~2_combout\);

-- Location: LCCOMB_X36_Y10_N20
\RAM_MEM|Data~838\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~838_combout\ = (\RAM_MEM|Decoder0~148_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~148_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~148_combout\,
	combout => \RAM_MEM|Data~838_combout\);

-- Location: FF_X36_Y10_N21
\RAM_MEM|Data[40][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~838_combout\,
	ena => \RAM_MEM|Data[40][0]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[40][7]~q\);

-- Location: LCCOMB_X36_Y10_N22
\RAM_MEM|Data~837\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~837_combout\ = (\RAM_MEM|Decoder0~147_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~147_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~147_combout\,
	combout => \RAM_MEM|Data~837_combout\);

-- Location: FF_X36_Y10_N11
\RAM_MEM|Data[56][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RAM_MEM|Data~837_combout\,
	sload => VCC,
	ena => \RAM_MEM|Data[56][0]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[56][7]~q\);

-- Location: LCCOMB_X36_Y10_N10
\RAM_MEM|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~0_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[56][7]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[40][7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[40][7]~q\,
	datac => \RAM_MEM|Data[56][7]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux8~0_combout\);

-- Location: LCCOMB_X35_Y11_N10
\WB_MUX_MEM1|F[7]~196\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[7]~196_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & (((\RAM_MEM|Mux8~0_combout\) # (\RAM_MEM|Data[1][2]~9_combout\)))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & (\RAM_MEM|Mux8~2_combout\ & ((!\RAM_MEM|Data[1][2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~22_combout\,
	datab => \RAM_MEM|Mux8~2_combout\,
	datac => \RAM_MEM|Mux8~0_combout\,
	datad => \RAM_MEM|Data[1][2]~9_combout\,
	combout => \WB_MUX_MEM1|F[7]~196_combout\);

-- Location: LCCOMB_X35_Y11_N0
\WB_MUX_MEM1|F[7]~197\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[7]~197_combout\ = (\RAM_MEM|Data[1][2]~9_combout\ & ((\WB_MUX_MEM1|F[7]~196_combout\ & (\RAM_MEM|Data[64][7]~q\)) # (!\WB_MUX_MEM1|F[7]~196_combout\ & ((\RAM_MEM|Data[48][7]~q\))))) # (!\RAM_MEM|Data[1][2]~9_combout\ & 
-- (((\WB_MUX_MEM1|F[7]~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~9_combout\,
	datab => \RAM_MEM|Data[64][7]~q\,
	datac => \RAM_MEM|Data[48][7]~q\,
	datad => \WB_MUX_MEM1|F[7]~196_combout\,
	combout => \WB_MUX_MEM1|F[7]~197_combout\);

-- Location: LCCOMB_X35_Y13_N4
\RAM_MEM|Data~853\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~853_combout\ = (\RAM_MEM|Decoder0~141_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~141_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~141_combout\,
	combout => \RAM_MEM|Data~853_combout\);

-- Location: FF_X35_Y13_N5
\RAM_MEM|Data[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~853_combout\,
	ena => \RAM_MEM|Data[0][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[0][7]~q\);

-- Location: LCCOMB_X34_Y9_N6
\RAM_MEM|Data~851\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~851_combout\ = (\RAM_MEM|Decoder0~115_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~115_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datab => \RAM_MEM|Decoder0~115_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~851_combout\);

-- Location: FF_X34_Y9_N7
\RAM_MEM|Data[34][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~851_combout\,
	ena => \RAM_MEM|Data[34][0]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[34][7]~q\);

-- Location: LCCOMB_X34_Y9_N28
\RAM_MEM|Data~850\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~850_combout\ = (\RAM_MEM|Decoder0~114_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~114_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datab => \RAM_MEM|Decoder0~114_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~850_combout\);

-- Location: FF_X34_Y9_N29
\RAM_MEM|Data[50][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~850_combout\,
	ena => \RAM_MEM|Data[50][0]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[50][7]~q\);

-- Location: LCCOMB_X35_Y9_N22
\RAM_MEM|Mux8~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~5_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\EX_MEM_pipeline|ALU1_C|Output\(3)) # ((\RAM_MEM|Data[50][7]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[34][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[34][7]~q\,
	datad => \RAM_MEM|Data[50][7]~q\,
	combout => \RAM_MEM|Mux8~5_combout\);

-- Location: LCCOMB_X35_Y9_N24
\RAM_MEM|Data~849\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~849_combout\ = (\RAM_MEM|Decoder0~112_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~112_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \RAM_MEM|Decoder0~112_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~849_combout\);

-- Location: FF_X35_Y9_N25
\RAM_MEM|Data[42][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~849_combout\,
	ena => \RAM_MEM|Data[42][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[42][7]~q\);

-- Location: LCCOMB_X38_Y9_N18
\RAM_MEM|Data~852\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~852_combout\ = (\RAM_MEM|Decoder0~116_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~116_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~116_combout\,
	combout => \RAM_MEM|Data~852_combout\);

-- Location: FF_X38_Y9_N19
\RAM_MEM|Data[58][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~852_combout\,
	ena => \RAM_MEM|Data[58][0]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[58][7]~q\);

-- Location: LCCOMB_X35_Y9_N8
\RAM_MEM|Mux8~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~6_combout\ = (\RAM_MEM|Mux8~5_combout\ & (((\RAM_MEM|Data[58][7]~q\) # (!\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\RAM_MEM|Mux8~5_combout\ & (\RAM_MEM|Data[42][7]~q\ & ((\EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux8~5_combout\,
	datab => \RAM_MEM|Data[42][7]~q\,
	datac => \RAM_MEM|Data[58][7]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux8~6_combout\);

-- Location: LCCOMB_X35_Y9_N14
\RAM_MEM|Data~845\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~845_combout\ = (\RAM_MEM|Decoder0~106_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~106_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \RAM_MEM|Decoder0~106_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~845_combout\);

-- Location: FF_X35_Y9_N15
\RAM_MEM|Data[46][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~845_combout\,
	ena => \RAM_MEM|Data[46][0]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[46][7]~q\);

-- Location: LCCOMB_X36_Y9_N0
\RAM_MEM|Data~848\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~848_combout\ = (\RAM_MEM|Decoder0~110_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~110_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~110_combout\,
	combout => \RAM_MEM|Data~848_combout\);

-- Location: FF_X36_Y9_N1
\RAM_MEM|Data[62][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~848_combout\,
	ena => \RAM_MEM|Data[62][0]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[62][7]~q\);

-- Location: LCCOMB_X39_Y9_N14
\RAM_MEM|Data~846\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~846_combout\ = (\RAM_MEM|Decoder0~108_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~108_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~108_combout\,
	combout => \RAM_MEM|Data~846_combout\);

-- Location: FF_X39_Y9_N15
\RAM_MEM|Data[54][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~846_combout\,
	ena => \RAM_MEM|Data[54][0]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[54][7]~q\);

-- Location: LCCOMB_X36_Y6_N0
\RAM_MEM|Data~847\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~847_combout\ = (\RAM_MEM|Decoder0~109_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~109_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~109_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~847_combout\);

-- Location: FF_X36_Y6_N1
\RAM_MEM|Data[38][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~847_combout\,
	ena => \RAM_MEM|Data[38][0]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[38][7]~q\);

-- Location: LCCOMB_X36_Y9_N30
\RAM_MEM|Mux8~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~3_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[54][7]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & 
-- ((\RAM_MEM|Data[38][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[54][7]~q\,
	datac => \RAM_MEM|Data[38][7]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux8~3_combout\);

-- Location: LCCOMB_X36_Y9_N18
\RAM_MEM|Mux8~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~4_combout\ = (\RAM_MEM|Mux8~3_combout\ & (((\RAM_MEM|Data[62][7]~q\) # (!\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\RAM_MEM|Mux8~3_combout\ & (\RAM_MEM|Data[46][7]~q\ & ((\EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[46][7]~q\,
	datab => \RAM_MEM|Data[62][7]~q\,
	datac => \RAM_MEM|Mux8~3_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux8~4_combout\);

-- Location: LCCOMB_X35_Y9_N10
\RAM_MEM|Mux8~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~7_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux8~4_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux8~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Mux8~6_combout\,
	datad => \RAM_MEM|Mux8~4_combout\,
	combout => \RAM_MEM|Mux8~7_combout\);

-- Location: LCCOMB_X37_Y13_N28
\RAM_MEM|Data~844\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~844_combout\ = (\RAM_MEM|Decoder0~155_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~155_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~155_combout\,
	combout => \RAM_MEM|Data~844_combout\);

-- Location: FF_X37_Y13_N29
\RAM_MEM|Data[100][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~844_combout\,
	ena => \RAM_MEM|Data[100][0]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[100][7]~q\);

-- Location: LCCOMB_X35_Y13_N6
\WB_MUX_MEM1|F[7]~198\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[7]~198_combout\ = (\WB_MUX_MEM1|F[6]~25_combout\ & (((\WB_MUX_MEM1|F[6]~26_combout\)))) # (!\WB_MUX_MEM1|F[6]~25_combout\ & ((\WB_MUX_MEM1|F[6]~26_combout\ & ((\RAM_MEM|Data[100][7]~q\))) # (!\WB_MUX_MEM1|F[6]~26_combout\ & 
-- (\RAM_MEM|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux8~7_combout\,
	datab => \RAM_MEM|Data[100][7]~q\,
	datac => \WB_MUX_MEM1|F[6]~25_combout\,
	datad => \WB_MUX_MEM1|F[6]~26_combout\,
	combout => \WB_MUX_MEM1|F[7]~198_combout\);

-- Location: LCCOMB_X35_Y13_N18
\WB_MUX_MEM1|F[7]~199\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[7]~199_combout\ = (\WB_MUX_MEM1|F[6]~25_combout\ & ((\WB_MUX_MEM1|F[7]~198_combout\ & ((\RAM_MEM|Data[0][7]~q\))) # (!\WB_MUX_MEM1|F[7]~198_combout\ & (\WB_MUX_MEM1|F[7]~197_combout\)))) # (!\WB_MUX_MEM1|F[6]~25_combout\ & 
-- (((\WB_MUX_MEM1|F[7]~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~25_combout\,
	datab => \WB_MUX_MEM1|F[7]~197_combout\,
	datac => \RAM_MEM|Data[0][7]~q\,
	datad => \WB_MUX_MEM1|F[7]~198_combout\,
	combout => \WB_MUX_MEM1|F[7]~199_combout\);

-- Location: LCCOMB_X35_Y12_N0
\RAM_MEM|Data~879\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~879_combout\ = (\RAM_MEM|Decoder0~150_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~150_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~150_combout\,
	combout => \RAM_MEM|Data~879_combout\);

-- Location: FF_X35_Y12_N1
\RAM_MEM|Data[32][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~879_combout\,
	ena => \RAM_MEM|Data[32][0]~939_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[32][7]~q\);

-- Location: LCCOMB_X35_Y14_N20
\RAM_MEM|Data~872\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~872_combout\ = (\RAM_MEM|Decoder0~140_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~140_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~140_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \EX_MEM_pipeline|RF_D1|Output\(15),
	combout => \RAM_MEM|Data~872_combout\);

-- Location: FF_X35_Y14_N21
\RAM_MEM|Data[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~872_combout\,
	ena => \RAM_MEM|Data[16][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[16][7]~q\);

-- Location: LCCOMB_X32_Y10_N22
\RAM_MEM|Data~874\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~874_combout\ = (\RAM_MEM|Decoder0~139_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~139_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~139_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~874_combout\);

-- Location: FF_X32_Y10_N23
\RAM_MEM|Data[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~874_combout\,
	ena => \RAM_MEM|Data[8][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[8][7]~q\);

-- Location: LCCOMB_X33_Y9_N22
\RAM_MEM|Data~873\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~873_combout\ = (\RAM_MEM|Decoder0~138_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~138_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~138_combout\,
	combout => \RAM_MEM|Data~873_combout\);

-- Location: FF_X33_Y9_N23
\RAM_MEM|Data[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~873_combout\,
	ena => \RAM_MEM|Data[24][0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[24][7]~q\);

-- Location: LCCOMB_X32_Y10_N8
\RAM_MEM|Mux8~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~18_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[24][7]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[8][7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[8][7]~q\,
	datad => \RAM_MEM|Data[24][7]~q\,
	combout => \RAM_MEM|Mux8~18_combout\);

-- Location: LCCOMB_X37_Y15_N6
\RAM_MEM|Data~875\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~875_combout\ = (\RAM_MEM|Decoder0~142_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~142_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~142_combout\,
	combout => \RAM_MEM|Data~875_combout\);

-- Location: FF_X37_Y15_N7
\RAM_MEM|Data[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~875_combout\,
	ena => \RAM_MEM|Data[12][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[12][7]~q\);

-- Location: LCCOMB_X35_Y15_N12
\RAM_MEM|Data~876\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~876_combout\ = (\RAM_MEM|Decoder0~143_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~143_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~143_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~876_combout\);

-- Location: FF_X35_Y15_N13
\RAM_MEM|Data[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~876_combout\,
	ena => \RAM_MEM|Data[20][0]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[20][7]~q\);

-- Location: LCCOMB_X36_Y15_N28
\RAM_MEM|Data~877\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~877_combout\ = (\RAM_MEM|Decoder0~144_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~144_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datab => \RAM_MEM|Decoder0~144_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(15),
	combout => \RAM_MEM|Data~877_combout\);

-- Location: FF_X36_Y15_N29
\RAM_MEM|Data[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~877_combout\,
	ena => \RAM_MEM|Data[4][0]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[4][7]~q\);

-- Location: LCCOMB_X35_Y15_N26
\RAM_MEM|Mux8~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~19_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[20][7]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (((!\EX_MEM_pipeline|ALU1_C|Output\(3) & \RAM_MEM|Data[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[20][7]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[4][7]~q\,
	combout => \RAM_MEM|Mux8~19_combout\);

-- Location: LCCOMB_X37_Y15_N4
\RAM_MEM|Data~878\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~878_combout\ = (\RAM_MEM|Decoder0~145_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~145_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~145_combout\,
	combout => \RAM_MEM|Data~878_combout\);

-- Location: FF_X37_Y15_N5
\RAM_MEM|Data[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~878_combout\,
	ena => \RAM_MEM|Data[28][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[28][7]~q\);

-- Location: LCCOMB_X36_Y15_N30
\RAM_MEM|Mux8~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~20_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux8~19_combout\ & ((\RAM_MEM|Data[28][7]~q\))) # (!\RAM_MEM|Mux8~19_combout\ & (\RAM_MEM|Data[12][7]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux8~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[12][7]~q\,
	datac => \RAM_MEM|Mux8~19_combout\,
	datad => \RAM_MEM|Data[28][7]~q\,
	combout => \RAM_MEM|Mux8~20_combout\);

-- Location: LCCOMB_X36_Y14_N22
\WB_MUX_MEM1|F[7]~202\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[7]~202_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & ((\RAM_MEM|Mux8~18_combout\) # ((\RAM_MEM|Data[1][2]~9_combout\)))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & (((\RAM_MEM|Mux8~20_combout\ & !\RAM_MEM|Data[1][2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux8~18_combout\,
	datab => \WB_MUX_MEM1|F[6]~22_combout\,
	datac => \RAM_MEM|Mux8~20_combout\,
	datad => \RAM_MEM|Data[1][2]~9_combout\,
	combout => \WB_MUX_MEM1|F[7]~202_combout\);

-- Location: LCCOMB_X35_Y14_N14
\WB_MUX_MEM1|F[7]~203\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[7]~203_combout\ = (\RAM_MEM|Data[1][2]~9_combout\ & ((\WB_MUX_MEM1|F[7]~202_combout\ & (\RAM_MEM|Data[32][7]~q\)) # (!\WB_MUX_MEM1|F[7]~202_combout\ & ((\RAM_MEM|Data[16][7]~q\))))) # (!\RAM_MEM|Data[1][2]~9_combout\ & 
-- (((\WB_MUX_MEM1|F[7]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[32][7]~q\,
	datab => \RAM_MEM|Data[16][7]~q\,
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \WB_MUX_MEM1|F[7]~202_combout\,
	combout => \WB_MUX_MEM1|F[7]~203_combout\);

-- Location: LCCOMB_X34_Y12_N26
\RAM_MEM|Data~935\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~935_combout\ = (\RAM_MEM|Decoder0~146_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~146_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~146_combout\,
	combout => \RAM_MEM|Data~935_combout\);

-- Location: FF_X34_Y12_N27
\RAM_MEM|Data[96][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~935_combout\,
	ena => \RAM_MEM|Data[96][0]~938_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[96][7]~q\);

-- Location: LCCOMB_X38_Y14_N0
\RAM_MEM|Data~931\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~931_combout\ = (\RAM_MEM|Decoder0~134_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~134_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~134_combout\,
	combout => \RAM_MEM|Data~931_combout\);

-- Location: FF_X38_Y14_N1
\RAM_MEM|Data[76][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~931_combout\,
	ena => \RAM_MEM|Data[76][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[76][7]~q\);

-- Location: LCCOMB_X39_Y12_N18
\RAM_MEM|Data~933\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~933_combout\ = (\RAM_MEM|Decoder0~136_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~136_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~136_combout\,
	combout => \RAM_MEM|Data~933_combout\);

-- Location: FF_X39_Y12_N19
\RAM_MEM|Data[68][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~933_combout\,
	ena => \RAM_MEM|Data[68][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[68][7]~q\);

-- Location: LCCOMB_X40_Y12_N2
\RAM_MEM|Data~932\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~932_combout\ = (\RAM_MEM|Decoder0~135_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~135_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~135_combout\,
	combout => \RAM_MEM|Data~932_combout\);

-- Location: FF_X40_Y12_N3
\RAM_MEM|Data[84][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~932_combout\,
	ena => \RAM_MEM|Data[84][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[84][7]~q\);

-- Location: LCCOMB_X39_Y12_N12
\RAM_MEM|Mux8~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~53_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\EX_MEM_pipeline|ALU1_C|Output\(3)) # (\RAM_MEM|Data[84][7]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[68][7]~q\ & (!\EX_MEM_pipeline|ALU1_C|Output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Data[68][7]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[84][7]~q\,
	combout => \RAM_MEM|Mux8~53_combout\);

-- Location: LCCOMB_X39_Y14_N2
\RAM_MEM|Data~934\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~934_combout\ = (\RAM_MEM|Decoder0~137_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~137_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \RAM_MEM|Decoder0~137_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(15),
	combout => \RAM_MEM|Data~934_combout\);

-- Location: FF_X39_Y14_N3
\RAM_MEM|Data[92][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~934_combout\,
	ena => \RAM_MEM|Data[92][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[92][7]~q\);

-- Location: LCCOMB_X39_Y14_N20
\RAM_MEM|Mux8~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~54_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux8~53_combout\ & ((\RAM_MEM|Data[92][7]~q\))) # (!\RAM_MEM|Mux8~53_combout\ & (\RAM_MEM|Data[76][7]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux8~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[76][7]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Mux8~53_combout\,
	datad => \RAM_MEM|Data[92][7]~q\,
	combout => \RAM_MEM|Mux8~54_combout\);

-- Location: LCCOMB_X37_Y13_N22
\RAM_MEM|Data~930\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~930_combout\ = (\RAM_MEM|Decoder0~130_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~130_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \RAM_MEM|Decoder0~130_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(15),
	combout => \RAM_MEM|Data~930_combout\);

-- Location: FF_X37_Y13_N23
\RAM_MEM|Data[80][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~930_combout\,
	ena => \RAM_MEM|Data[80][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[80][7]~q\);

-- Location: LCCOMB_X36_Y14_N26
\WB_MUX_MEM1|F[7]~205\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[7]~205_combout\ = (\RAM_MEM|Data[1][2]~9_combout\ & ((\WB_MUX_MEM1|F[6]~22_combout\) # ((\RAM_MEM|Data[80][7]~q\)))) # (!\RAM_MEM|Data[1][2]~9_combout\ & (!\WB_MUX_MEM1|F[6]~22_combout\ & (\RAM_MEM|Mux8~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~9_combout\,
	datab => \WB_MUX_MEM1|F[6]~22_combout\,
	datac => \RAM_MEM|Mux8~54_combout\,
	datad => \RAM_MEM|Data[80][7]~q\,
	combout => \WB_MUX_MEM1|F[7]~205_combout\);

-- Location: LCCOMB_X38_Y15_N2
\RAM_MEM|Data~929\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~929_combout\ = (\RAM_MEM|Decoder0~132_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~132_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~132_combout\,
	combout => \RAM_MEM|Data~929_combout\);

-- Location: FF_X38_Y15_N3
\RAM_MEM|Data[72][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~929_combout\,
	ena => \RAM_MEM|Data[72][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[72][7]~q\);

-- Location: LCCOMB_X38_Y15_N12
\RAM_MEM|Data~928\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~928_combout\ = (\RAM_MEM|Decoder0~131_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~131_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~131_combout\,
	combout => \RAM_MEM|Data~928_combout\);

-- Location: FF_X38_Y15_N13
\RAM_MEM|Data[88][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~928_combout\,
	ena => \RAM_MEM|Data[88][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[88][7]~q\);

-- Location: LCCOMB_X39_Y15_N30
\RAM_MEM|Mux8~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~52_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[88][7]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[72][7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[72][7]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[88][7]~q\,
	combout => \RAM_MEM|Mux8~52_combout\);

-- Location: LCCOMB_X36_Y14_N4
\WB_MUX_MEM1|F[7]~206\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[7]~206_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & ((\WB_MUX_MEM1|F[7]~205_combout\ & (\RAM_MEM|Data[96][7]~q\)) # (!\WB_MUX_MEM1|F[7]~205_combout\ & ((\RAM_MEM|Mux8~52_combout\))))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & 
-- (((\WB_MUX_MEM1|F[7]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[96][7]~q\,
	datab => \WB_MUX_MEM1|F[6]~22_combout\,
	datac => \WB_MUX_MEM1|F[7]~205_combout\,
	datad => \RAM_MEM|Mux8~52_combout\,
	combout => \WB_MUX_MEM1|F[7]~206_combout\);

-- Location: LCCOMB_X40_Y15_N4
\RAM_MEM|Data~881\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~881_combout\ = (\RAM_MEM|Decoder0~56_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~56_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~56_combout\,
	combout => \RAM_MEM|Data~881_combout\);

-- Location: FF_X40_Y15_N5
\RAM_MEM|Data[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~881_combout\,
	ena => \RAM_MEM|Data[14][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[14][7]~q\);

-- Location: LCCOMB_X39_Y14_N8
\RAM_MEM|Data~882\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~882_combout\ = (\RAM_MEM|Decoder0~60_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~60_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~60_combout\,
	combout => \RAM_MEM|Data~882_combout\);

-- Location: FF_X39_Y14_N9
\RAM_MEM|Data[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~882_combout\,
	ena => \RAM_MEM|Data[10][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[10][7]~q\);

-- Location: LCCOMB_X40_Y14_N30
\RAM_MEM|Mux8~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~21_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[14][7]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (((!\EX_MEM_pipeline|ALU1_C|Output\(6) & \RAM_MEM|Data[10][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[14][7]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Data[10][7]~q\,
	combout => \RAM_MEM|Mux8~21_combout\);

-- Location: LCCOMB_X41_Y14_N22
\RAM_MEM|Data~880\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~880_combout\ = (\RAM_MEM|Decoder0~58_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~58_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~58_combout\,
	combout => \RAM_MEM|Data~880_combout\);

-- Location: FF_X41_Y14_N23
\RAM_MEM|Data[74][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~880_combout\,
	ena => \RAM_MEM|Data[74][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[74][7]~q\);

-- Location: LCCOMB_X38_Y13_N12
\RAM_MEM|Data~883\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~883_combout\ = (\RAM_MEM|Decoder0~62_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~62_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~62_combout\,
	combout => \RAM_MEM|Data~883_combout\);

-- Location: FF_X38_Y13_N13
\RAM_MEM|Data[78][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~883_combout\,
	ena => \RAM_MEM|Data[78][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[78][7]~q\);

-- Location: LCCOMB_X40_Y13_N18
\RAM_MEM|Mux8~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~22_combout\ = (\RAM_MEM|Mux8~21_combout\ & (((\RAM_MEM|Data[78][7]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(6)))) # (!\RAM_MEM|Mux8~21_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[74][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux8~21_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[74][7]~q\,
	datad => \RAM_MEM|Data[78][7]~q\,
	combout => \RAM_MEM|Mux8~22_combout\);

-- Location: LCCOMB_X39_Y13_N2
\RAM_MEM|Data~892\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~892_combout\ = (\RAM_MEM|Decoder0~76_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~76_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~76_combout\,
	combout => \RAM_MEM|Data~892_combout\);

-- Location: FF_X39_Y13_N3
\RAM_MEM|Data[90][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~892_combout\,
	ena => \RAM_MEM|Data[90][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[90][7]~q\);

-- Location: LCCOMB_X40_Y13_N20
\RAM_MEM|Data~895\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~895_combout\ = (\RAM_MEM|Decoder0~78_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~78_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~78_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~895_combout\);

-- Location: FF_X40_Y13_N21
\RAM_MEM|Data[94][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~895_combout\,
	ena => \RAM_MEM|Data[94][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[94][7]~q\);

-- Location: LCCOMB_X40_Y13_N24
\RAM_MEM|Data~893\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~893_combout\ = (\RAM_MEM|Decoder0~75_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~75_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \RAM_MEM|Decoder0~75_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~893_combout\);

-- Location: FF_X40_Y13_N25
\RAM_MEM|Data[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~893_combout\,
	ena => \RAM_MEM|Data[30][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[30][7]~q\);

-- Location: LCCOMB_X40_Y10_N2
\RAM_MEM|Data~894\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~894_combout\ = (\RAM_MEM|Decoder0~77_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~77_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~77_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \EX_MEM_pipeline|RF_D1|Output\(15),
	combout => \RAM_MEM|Data~894_combout\);

-- Location: FF_X40_Y10_N3
\RAM_MEM|Data[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~894_combout\,
	ena => \RAM_MEM|Data[26][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[26][7]~q\);

-- Location: LCCOMB_X40_Y13_N6
\RAM_MEM|Mux8~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~28_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[30][7]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (((!\EX_MEM_pipeline|ALU1_C|Output\(6) & \RAM_MEM|Data[26][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[30][7]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Data[26][7]~q\,
	combout => \RAM_MEM|Mux8~28_combout\);

-- Location: LCCOMB_X40_Y13_N26
\RAM_MEM|Mux8~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~29_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux8~28_combout\ & ((\RAM_MEM|Data[94][7]~q\))) # (!\RAM_MEM|Mux8~28_combout\ & (\RAM_MEM|Data[90][7]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux8~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[90][7]~q\,
	datab => \RAM_MEM|Data[94][7]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Mux8~28_combout\,
	combout => \RAM_MEM|Mux8~29_combout\);

-- Location: LCCOMB_X41_Y13_N30
\RAM_MEM|Data~888\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~888_combout\ = (\RAM_MEM|Decoder0~71_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~71_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \RAM_MEM|Decoder0~71_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(15),
	combout => \RAM_MEM|Data~888_combout\);

-- Location: FF_X41_Y13_N31
\RAM_MEM|Data[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~888_combout\,
	ena => \RAM_MEM|Data[6][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[6][7]~q\);

-- Location: LCCOMB_X41_Y13_N0
\RAM_MEM|Data~891\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~891_combout\ = (\RAM_MEM|Decoder0~74_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~74_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~74_combout\,
	combout => \RAM_MEM|Data~891_combout\);

-- Location: FF_X41_Y13_N1
\RAM_MEM|Data[70][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~891_combout\,
	ena => \RAM_MEM|Data[70][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[70][7]~q\);

-- Location: LCCOMB_X45_Y14_N22
\RAM_MEM|Data~890\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~890_combout\ = (\RAM_MEM|Decoder0~73_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~73_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~73_combout\,
	combout => \RAM_MEM|Data~890_combout\);

-- Location: FF_X45_Y14_N23
\RAM_MEM|Data[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~890_combout\,
	ena => \RAM_MEM|Data[2][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[2][7]~q\);

-- Location: LCCOMB_X45_Y14_N28
\RAM_MEM|Data~889\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~889_combout\ = (\RAM_MEM|Decoder0~72_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~72_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~72_combout\,
	combout => \RAM_MEM|Data~889_combout\);

-- Location: FF_X45_Y14_N29
\RAM_MEM|Data[66][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~889_combout\,
	ena => \RAM_MEM|Data[66][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[66][7]~q\);

-- Location: LCCOMB_X44_Y14_N30
\RAM_MEM|Mux8~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~25_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Data[66][7]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) 
-- & (\RAM_MEM|Data[2][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[2][7]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Data[66][7]~q\,
	combout => \RAM_MEM|Mux8~25_combout\);

-- Location: LCCOMB_X41_Y13_N6
\RAM_MEM|Mux8~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~26_combout\ = (\RAM_MEM|Mux8~25_combout\ & (((\RAM_MEM|Data[70][7]~q\) # (!\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\RAM_MEM|Mux8~25_combout\ & (\RAM_MEM|Data[6][7]~q\ & ((\EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[6][7]~q\,
	datab => \RAM_MEM|Data[70][7]~q\,
	datac => \RAM_MEM|Mux8~25_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux8~26_combout\);

-- Location: LCCOMB_X44_Y13_N22
\RAM_MEM|Data~884\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~884_combout\ = (\RAM_MEM|Decoder0~64_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~64_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~64_combout\,
	combout => \RAM_MEM|Data~884_combout\);

-- Location: FF_X44_Y13_N23
\RAM_MEM|Data[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~884_combout\,
	ena => \RAM_MEM|Data[22][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[22][7]~q\);

-- Location: LCCOMB_X40_Y7_N22
\RAM_MEM|Data~887\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~887_combout\ = (\RAM_MEM|Decoder0~70_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~70_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~70_combout\,
	combout => \RAM_MEM|Data~887_combout\);

-- Location: FF_X40_Y7_N23
\RAM_MEM|Data[86][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~887_combout\,
	ena => \RAM_MEM|Data[86][0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[86][7]~q\);

-- Location: LCCOMB_X43_Y13_N4
\RAM_MEM|Data~885\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~885_combout\ = (\RAM_MEM|Decoder0~66_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~66_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~66_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \EX_MEM_pipeline|RF_D1|Output\(15),
	combout => \RAM_MEM|Data~885_combout\);

-- Location: FF_X43_Y13_N5
\RAM_MEM|Data[82][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~885_combout\,
	ena => \RAM_MEM|Data[82][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[82][7]~q\);

-- Location: LCCOMB_X42_Y13_N8
\RAM_MEM|Data~886\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~886_combout\ = (\RAM_MEM|Decoder0~68_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~68_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~68_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~886_combout\);

-- Location: FF_X42_Y13_N9
\RAM_MEM|Data[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~886_combout\,
	ena => \RAM_MEM|Data[18][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[18][7]~q\);

-- Location: LCCOMB_X42_Y13_N26
\RAM_MEM|Mux8~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~23_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[82][7]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- ((\RAM_MEM|Data[18][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[82][7]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Data[18][7]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(6),
	combout => \RAM_MEM|Mux8~23_combout\);

-- Location: LCCOMB_X41_Y13_N28
\RAM_MEM|Mux8~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~24_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux8~23_combout\ & ((\RAM_MEM|Data[86][7]~q\))) # (!\RAM_MEM|Mux8~23_combout\ & (\RAM_MEM|Data[22][7]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux8~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[22][7]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Data[86][7]~q\,
	datad => \RAM_MEM|Mux8~23_combout\,
	combout => \RAM_MEM|Mux8~24_combout\);

-- Location: LCCOMB_X41_Y13_N24
\RAM_MEM|Mux8~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~27_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\EX_MEM_pipeline|ALU1_C|Output\(3)) # (\RAM_MEM|Mux8~24_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Mux8~26_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux8~26_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux8~24_combout\,
	combout => \RAM_MEM|Mux8~27_combout\);

-- Location: LCCOMB_X40_Y13_N0
\RAM_MEM|Mux8~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~30_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux8~27_combout\ & ((\RAM_MEM|Mux8~29_combout\))) # (!\RAM_MEM|Mux8~27_combout\ & (\RAM_MEM|Mux8~22_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux8~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Mux8~22_combout\,
	datac => \RAM_MEM|Mux8~29_combout\,
	datad => \RAM_MEM|Mux8~27_combout\,
	combout => \RAM_MEM|Mux8~30_combout\);

-- Location: LCCOMB_X42_Y6_N28
\RAM_MEM|Data~911\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~911_combout\ = (\RAM_MEM|Decoder0~97_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~97_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~97_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \EX_MEM_pipeline|RF_D1|Output\(15),
	combout => \RAM_MEM|Data~911_combout\);

-- Location: FF_X42_Y6_N29
\RAM_MEM|Data[95][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~911_combout\,
	ena => \RAM_MEM|Data[1][2]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[95][7]~q\);

-- Location: LCCOMB_X42_Y6_N4
\RAM_MEM|Data~908\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~908_combout\ = (\RAM_MEM|Decoder0~94_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~94_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~94_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \EX_MEM_pipeline|RF_D1|Output\(15),
	combout => \RAM_MEM|Data~908_combout\);

-- Location: FF_X42_Y6_N5
\RAM_MEM|Data[91][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~908_combout\,
	ena => \RAM_MEM|Data[1][2]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[91][7]~q\);

-- Location: LCCOMB_X43_Y6_N4
\RAM_MEM|Data~909\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~909_combout\ = (\RAM_MEM|Decoder0~95_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~95_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~95_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~909_combout\);

-- Location: FF_X43_Y6_N5
\RAM_MEM|Data[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~909_combout\,
	ena => \RAM_MEM|Data[1][2]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[31][7]~q\);

-- Location: LCCOMB_X43_Y6_N10
\RAM_MEM|Data~910\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~910_combout\ = (\RAM_MEM|Decoder0~96_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~96_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~96_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \EX_MEM_pipeline|RF_D1|Output\(15),
	combout => \RAM_MEM|Data~910_combout\);

-- Location: FF_X43_Y6_N11
\RAM_MEM|Data[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~910_combout\,
	ena => \RAM_MEM|Data[1][2]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[27][7]~q\);

-- Location: LCCOMB_X42_Y6_N18
\RAM_MEM|Mux8~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~38_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[31][7]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- ((\RAM_MEM|Data[27][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[31][7]~q\,
	datab => \RAM_MEM|Data[27][7]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux8~38_combout\);

-- Location: LCCOMB_X42_Y6_N2
\RAM_MEM|Mux8~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~39_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux8~38_combout\ & (\RAM_MEM|Data[95][7]~q\)) # (!\RAM_MEM|Mux8~38_combout\ & ((\RAM_MEM|Data[91][7]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux8~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[95][7]~q\,
	datac => \RAM_MEM|Data[91][7]~q\,
	datad => \RAM_MEM|Mux8~38_combout\,
	combout => \RAM_MEM|Mux8~39_combout\);

-- Location: LCCOMB_X41_Y8_N12
\RAM_MEM|Data~904\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~904_combout\ = (\RAM_MEM|Decoder0~90_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~90_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~90_combout\,
	combout => \RAM_MEM|Data~904_combout\);

-- Location: FF_X41_Y8_N13
\RAM_MEM|Data[67][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~904_combout\,
	ena => \RAM_MEM|Data[1][2]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[67][7]~q\);

-- Location: LCCOMB_X41_Y8_N8
\RAM_MEM|Data~907\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~907_combout\ = (\RAM_MEM|Decoder0~93_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~93_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~93_combout\,
	combout => \RAM_MEM|Data~907_combout\);

-- Location: FF_X41_Y8_N9
\RAM_MEM|Data[71][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~907_combout\,
	ena => \RAM_MEM|Data[1][2]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[71][7]~q\);

-- Location: LCCOMB_X40_Y8_N16
\RAM_MEM|Data~905\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~905_combout\ = (\RAM_MEM|Decoder0~91_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~91_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~91_combout\,
	combout => \RAM_MEM|Data~905_combout\);

-- Location: FF_X40_Y8_N17
\RAM_MEM|Data[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~905_combout\,
	ena => \RAM_MEM|Data[1][2]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[7][7]~q\);

-- Location: LCCOMB_X41_Y7_N18
\RAM_MEM|Data~906\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~906_combout\ = (\RAM_MEM|Decoder0~92_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~92_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~92_combout\,
	combout => \RAM_MEM|Data~906_combout\);

-- Location: LCCOMB_X41_Y7_N2
\RAM_MEM|Data[1][2]~299\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~299_combout\ = (\RAM_MEM|Data[1][2]~15_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Data[1][2]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~15_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Data[1][2]~8_combout\,
	combout => \RAM_MEM|Data[1][2]~299_combout\);

-- Location: FF_X41_Y7_N19
\RAM_MEM|Data[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~906_combout\,
	ena => \RAM_MEM|Data[1][2]~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[3][7]~q\);

-- Location: LCCOMB_X41_Y8_N6
\RAM_MEM|Mux8~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~35_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[7][7]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (((!\EX_MEM_pipeline|ALU1_C|Output\(6) & \RAM_MEM|Data[3][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[7][7]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Data[3][7]~q\,
	combout => \RAM_MEM|Mux8~35_combout\);

-- Location: LCCOMB_X41_Y8_N26
\RAM_MEM|Mux8~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~36_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux8~35_combout\ & ((\RAM_MEM|Data[71][7]~q\))) # (!\RAM_MEM|Mux8~35_combout\ & (\RAM_MEM|Data[67][7]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux8~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[67][7]~q\,
	datab => \RAM_MEM|Data[71][7]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Mux8~35_combout\,
	combout => \RAM_MEM|Mux8~36_combout\);

-- Location: LCCOMB_X40_Y8_N22
\RAM_MEM|Data~903\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~903_combout\ = (\RAM_MEM|Decoder0~85_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~85_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~85_combout\,
	combout => \RAM_MEM|Data~903_combout\);

-- Location: FF_X40_Y8_N23
\RAM_MEM|Data[79][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~903_combout\,
	ena => \RAM_MEM|Data[1][2]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[79][7]~q\);

-- Location: LCCOMB_X43_Y9_N30
\RAM_MEM|Data~900\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~900_combout\ = (\RAM_MEM|Decoder0~82_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~82_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \RAM_MEM|Decoder0~82_combout\,
	combout => \RAM_MEM|Data~900_combout\);

-- Location: FF_X43_Y9_N31
\RAM_MEM|Data[75][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~900_combout\,
	ena => \RAM_MEM|Data[1][2]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[75][7]~q\);

-- Location: LCCOMB_X42_Y8_N2
\RAM_MEM|Data~901\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~901_combout\ = (\RAM_MEM|Decoder0~83_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~83_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~83_combout\,
	combout => \RAM_MEM|Data~901_combout\);

-- Location: FF_X42_Y8_N3
\RAM_MEM|Data[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~901_combout\,
	ena => \RAM_MEM|Data[1][2]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[15][7]~q\);

-- Location: LCCOMB_X42_Y9_N18
\RAM_MEM|Data~902\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~902_combout\ = (\RAM_MEM|Decoder0~84_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~84_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~84_combout\,
	combout => \RAM_MEM|Data~902_combout\);

-- Location: FF_X42_Y9_N19
\RAM_MEM|Data[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~902_combout\,
	ena => \RAM_MEM|Data[1][2]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[11][7]~q\);

-- Location: LCCOMB_X42_Y9_N24
\RAM_MEM|Mux8~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~33_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[15][7]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (((!\EX_MEM_pipeline|ALU1_C|Output\(6) & \RAM_MEM|Data[11][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[15][7]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Data[11][7]~q\,
	combout => \RAM_MEM|Mux8~33_combout\);

-- Location: LCCOMB_X43_Y11_N10
\RAM_MEM|Mux8~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~34_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux8~33_combout\ & (\RAM_MEM|Data[79][7]~q\)) # (!\RAM_MEM|Mux8~33_combout\ & ((\RAM_MEM|Data[75][7]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux8~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[79][7]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[75][7]~q\,
	datad => \RAM_MEM|Mux8~33_combout\,
	combout => \RAM_MEM|Mux8~34_combout\);

-- Location: LCCOMB_X45_Y11_N26
\RAM_MEM|Mux8~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~37_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4)) # ((\RAM_MEM|Mux8~34_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Mux8~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Mux8~36_combout\,
	datad => \RAM_MEM|Mux8~34_combout\,
	combout => \RAM_MEM|Mux8~37_combout\);

-- Location: LCCOMB_X45_Y12_N14
\RAM_MEM|Data~896\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~896_combout\ = (\RAM_MEM|Decoder0~86_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~86_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~86_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \EX_MEM_pipeline|RF_D1|Output\(15),
	combout => \RAM_MEM|Data~896_combout\);

-- Location: FF_X45_Y12_N15
\RAM_MEM|Data[83][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~896_combout\,
	ena => \RAM_MEM|Data[1][2]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[83][7]~q\);

-- Location: LCCOMB_X44_Y7_N6
\RAM_MEM|Data~899\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~899_combout\ = (\RAM_MEM|Decoder0~89_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~89_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~89_combout\,
	combout => \RAM_MEM|Data~899_combout\);

-- Location: FF_X44_Y7_N7
\RAM_MEM|Data[87][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~899_combout\,
	ena => \RAM_MEM|Data[1][2]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[87][7]~q\);

-- Location: LCCOMB_X45_Y13_N12
\RAM_MEM|Data~897\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~897_combout\ = (\RAM_MEM|Decoder0~87_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~87_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~87_combout\,
	combout => \RAM_MEM|Data~897_combout\);

-- Location: FF_X45_Y13_N13
\RAM_MEM|Data[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~897_combout\,
	ena => \RAM_MEM|Data[1][2]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[23][7]~q\);

-- Location: LCCOMB_X45_Y13_N14
\RAM_MEM|Data~898\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~898_combout\ = (\RAM_MEM|Decoder0~88_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~88_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \RAM_MEM|Decoder0~88_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~898_combout\);

-- Location: FF_X45_Y13_N15
\RAM_MEM|Data[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~898_combout\,
	ena => \RAM_MEM|Data[1][2]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[19][7]~q\);

-- Location: LCCOMB_X45_Y13_N20
\RAM_MEM|Mux8~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~31_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[23][7]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- ((\RAM_MEM|Data[19][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[23][7]~q\,
	datab => \RAM_MEM|Data[19][7]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux8~31_combout\);

-- Location: LCCOMB_X45_Y11_N28
\RAM_MEM|Mux8~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~32_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux8~31_combout\ & ((\RAM_MEM|Data[87][7]~q\))) # (!\RAM_MEM|Mux8~31_combout\ & (\RAM_MEM|Data[83][7]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux8~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[83][7]~q\,
	datab => \RAM_MEM|Data[87][7]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Mux8~31_combout\,
	combout => \RAM_MEM|Mux8~32_combout\);

-- Location: LCCOMB_X45_Y11_N4
\RAM_MEM|Mux8~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~40_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Mux8~37_combout\ & (\RAM_MEM|Mux8~39_combout\)) # (!\RAM_MEM|Mux8~37_combout\ & ((\RAM_MEM|Mux8~32_combout\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & 
-- (((\RAM_MEM|Mux8~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux8~39_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Mux8~37_combout\,
	datad => \RAM_MEM|Mux8~32_combout\,
	combout => \RAM_MEM|Mux8~40_combout\);

-- Location: LCCOMB_X44_Y11_N8
\RAM_MEM|Data~915\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~915_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~61_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~61_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \RAM_MEM|Decoder0~61_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(15),
	combout => \RAM_MEM|Data~915_combout\);

-- Location: FF_X44_Y11_N9
\RAM_MEM|Data[77][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~915_combout\,
	ena => \RAM_MEM|Data[1][2]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[77][7]~q\);

-- Location: LCCOMB_X42_Y12_N6
\RAM_MEM|Data~914\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~914_combout\ = (\RAM_MEM|Decoder0~65_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15)))))) # (!\RAM_MEM|Decoder0~65_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datab => \RAM_MEM|Decoder0~65_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~914_combout\);

-- Location: FF_X42_Y12_N7
\RAM_MEM|Data[65][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~914_combout\,
	ena => \RAM_MEM|Data[1][2]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[65][7]~q\);

-- Location: LCCOMB_X44_Y10_N8
\RAM_MEM|Data~913\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~913_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~57_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~57_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~57_combout\,
	combout => \RAM_MEM|Data~913_combout\);

-- Location: FF_X44_Y10_N9
\RAM_MEM|Data[73][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~913_combout\,
	ena => \RAM_MEM|Data[1][2]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[73][7]~q\);

-- Location: LCCOMB_X45_Y11_N14
\RAM_MEM|Mux8~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~41_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Data[73][7]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) 
-- & (\RAM_MEM|Data[65][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[65][7]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[73][7]~q\,
	combout => \RAM_MEM|Mux8~41_combout\);

-- Location: LCCOMB_X41_Y11_N20
\RAM_MEM|Data~912\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~912_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~69_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~69_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datab => \RAM_MEM|Decoder0~80_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~69_combout\,
	combout => \RAM_MEM|Data~912_combout\);

-- Location: FF_X41_Y11_N21
\RAM_MEM|Data[69][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~912_combout\,
	ena => \RAM_MEM|Data[1][2]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[69][7]~q\);

-- Location: LCCOMB_X45_Y11_N8
\RAM_MEM|Mux8~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~42_combout\ = (\RAM_MEM|Mux8~41_combout\ & ((\RAM_MEM|Data[77][7]~q\) # ((!\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\RAM_MEM|Mux8~41_combout\ & (((\EX_MEM_pipeline|ALU1_C|Output\(2) & \RAM_MEM|Data[69][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[77][7]~q\,
	datab => \RAM_MEM|Mux8~41_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Data[69][7]~q\,
	combout => \RAM_MEM|Mux8~42_combout\);

-- Location: LCCOMB_X44_Y10_N14
\RAM_MEM|Data~927\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~927_combout\ = (\RAM_MEM|Decoder0~105_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~105_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \RAM_MEM|Decoder0~105_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~927_combout\);

-- Location: FF_X44_Y10_N15
\RAM_MEM|Data[93][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~927_combout\,
	ena => \RAM_MEM|Data[1][2]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[93][7]~q\);

-- Location: LCCOMB_X41_Y11_N22
\RAM_MEM|Data~924\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~924_combout\ = (\RAM_MEM|Decoder0~102_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~102_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~102_combout\,
	combout => \RAM_MEM|Data~924_combout\);

-- Location: FF_X41_Y11_N23
\RAM_MEM|Data[85][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~924_combout\,
	ena => \RAM_MEM|Data[1][2]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[85][7]~q\);

-- Location: LCCOMB_X43_Y9_N20
\RAM_MEM|Data~926\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~926_combout\ = (\RAM_MEM|Decoder0~104_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~104_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~104_combout\,
	combout => \RAM_MEM|Data~926_combout\);

-- Location: FF_X43_Y9_N21
\RAM_MEM|Data[81][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~926_combout\,
	ena => \RAM_MEM|Data[1][2]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[81][7]~q\);

-- Location: LCCOMB_X42_Y9_N6
\RAM_MEM|Data~925\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~925_combout\ = (\RAM_MEM|Decoder0~103_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~103_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~103_combout\,
	combout => \RAM_MEM|Data~925_combout\);

-- Location: FF_X42_Y9_N7
\RAM_MEM|Data[89][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~925_combout\,
	ena => \RAM_MEM|Data[1][2]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[89][7]~q\);

-- Location: LCCOMB_X43_Y9_N6
\RAM_MEM|Mux8~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~48_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Data[89][7]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) 
-- & (\RAM_MEM|Data[81][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[81][7]~q\,
	datac => \RAM_MEM|Data[89][7]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux8~48_combout\);

-- Location: LCCOMB_X45_Y11_N22
\RAM_MEM|Mux8~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~49_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux8~48_combout\ & (\RAM_MEM|Data[93][7]~q\)) # (!\RAM_MEM|Mux8~48_combout\ & ((\RAM_MEM|Data[85][7]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux8~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[93][7]~q\,
	datac => \RAM_MEM|Data[85][7]~q\,
	datad => \RAM_MEM|Mux8~48_combout\,
	combout => \RAM_MEM|Mux8~49_combout\);

-- Location: LCCOMB_X42_Y10_N0
\RAM_MEM|Data~917\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~917_combout\ = (\RAM_MEM|Decoder0~99_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~99_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~99_combout\,
	combout => \RAM_MEM|Data~917_combout\);

-- Location: FF_X42_Y10_N1
\RAM_MEM|Data[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~917_combout\,
	ena => \RAM_MEM|Data[1][2]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[25][7]~q\);

-- Location: LCCOMB_X44_Y11_N18
\RAM_MEM|Data~918\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~918_combout\ = (\RAM_MEM|Decoder0~100_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~100_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~100_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \EX_MEM_pipeline|RF_D1|Output\(15),
	combout => \RAM_MEM|Data~918_combout\);

-- Location: FF_X44_Y11_N19
\RAM_MEM|Data[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~918_combout\,
	ena => \RAM_MEM|Data[1][2]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[17][7]~q\);

-- Location: LCCOMB_X45_Y11_N2
\RAM_MEM|Mux8~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~43_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[25][7]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- ((\RAM_MEM|Data[17][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[25][7]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[17][7]~q\,
	combout => \RAM_MEM|Mux8~43_combout\);

-- Location: LCCOMB_X45_Y9_N2
\RAM_MEM|Data~919\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~919_combout\ = (\RAM_MEM|Decoder0~101_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~101_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~101_combout\,
	combout => \RAM_MEM|Data~919_combout\);

-- Location: FF_X45_Y9_N3
\RAM_MEM|Data[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~919_combout\,
	ena => \RAM_MEM|Data[1][2]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[29][7]~q\);

-- Location: LCCOMB_X45_Y7_N14
\RAM_MEM|Data~916\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~916_combout\ = (\RAM_MEM|Decoder0~98_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~98_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~98_combout\,
	combout => \RAM_MEM|Data~916_combout\);

-- Location: FF_X45_Y7_N15
\RAM_MEM|Data[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~916_combout\,
	ena => \RAM_MEM|Data[1][2]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[21][7]~q\);

-- Location: LCCOMB_X45_Y11_N12
\RAM_MEM|Mux8~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~44_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux8~43_combout\ & (\RAM_MEM|Data[29][7]~q\)) # (!\RAM_MEM|Mux8~43_combout\ & ((\RAM_MEM|Data[21][7]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux8~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Mux8~43_combout\,
	datac => \RAM_MEM|Data[29][7]~q\,
	datad => \RAM_MEM|Data[21][7]~q\,
	combout => \RAM_MEM|Mux8~44_combout\);

-- Location: LCCOMB_X45_Y11_N16
\RAM_MEM|Data~923\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~923_combout\ = (\RAM_MEM|Decoder0~55_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15))))) # (!\RAM_MEM|Decoder0~55_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~55_combout\,
	datab => \RAM_MEM|Decoder0~80_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~923_combout\);

-- Location: FF_X45_Y11_N17
\RAM_MEM|Data[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~923_combout\,
	ena => \RAM_MEM|Data[1][2]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[13][7]~q\);

-- Location: LCCOMB_X45_Y12_N28
\RAM_MEM|Data~921\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~921_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~59_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~59_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~59_combout\,
	combout => \RAM_MEM|Data~921_combout\);

-- Location: FF_X45_Y12_N29
\RAM_MEM|Data[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~921_combout\,
	ena => \RAM_MEM|Data[1][2]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[9][7]~q\);

-- Location: LCCOMB_X41_Y12_N0
\RAM_MEM|Data~922\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~922_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~67_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~67_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \RAM_MEM|Decoder0~67_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~922_combout\);

-- Location: LCCOMB_X42_Y12_N8
\RAM_MEM|Data[1][2]~316\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[1][2]~316_combout\ = (\RAM_MEM|Data[1][2]~15_combout\ & \RAM_MEM|Data[1][2]~209_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[1][2]~15_combout\,
	datad => \RAM_MEM|Data[1][2]~209_combout\,
	combout => \RAM_MEM|Data[1][2]~316_combout\);

-- Location: FF_X41_Y12_N1
\RAM_MEM|Data[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~922_combout\,
	ena => \RAM_MEM|Data[1][2]~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[1][7]~q\);

-- Location: LCCOMB_X45_Y12_N30
\RAM_MEM|Mux8~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~45_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[9][7]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- ((\RAM_MEM|Data[1][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[9][7]~q\,
	datac => \RAM_MEM|Data[1][7]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux8~45_combout\);

-- Location: LCCOMB_X45_Y11_N30
\RAM_MEM|Data~920\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~920_combout\ = (\RAM_MEM|Decoder0~63_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15))))) # (!\RAM_MEM|Decoder0~63_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~63_combout\,
	datab => \RAM_MEM|Decoder0~80_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~920_combout\);

-- Location: FF_X45_Y11_N31
\RAM_MEM|Data[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~920_combout\,
	ena => \RAM_MEM|Data[1][2]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[5][7]~q\);

-- Location: LCCOMB_X45_Y11_N6
\RAM_MEM|Mux8~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~46_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux8~45_combout\ & (\RAM_MEM|Data[13][7]~q\)) # (!\RAM_MEM|Mux8~45_combout\ & ((\RAM_MEM|Data[5][7]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux8~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[13][7]~q\,
	datac => \RAM_MEM|Mux8~45_combout\,
	datad => \RAM_MEM|Data[5][7]~q\,
	combout => \RAM_MEM|Mux8~46_combout\);

-- Location: LCCOMB_X45_Y11_N20
\RAM_MEM|Mux8~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~47_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Mux8~44_combout\) # ((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (((!\EX_MEM_pipeline|ALU1_C|Output\(6) & \RAM_MEM|Mux8~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux8~44_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Mux8~46_combout\,
	combout => \RAM_MEM|Mux8~47_combout\);

-- Location: LCCOMB_X45_Y11_N0
\RAM_MEM|Mux8~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~50_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux8~47_combout\ & ((\RAM_MEM|Mux8~49_combout\))) # (!\RAM_MEM|Mux8~47_combout\ & (\RAM_MEM|Mux8~42_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux8~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Mux8~42_combout\,
	datac => \RAM_MEM|Mux8~49_combout\,
	datad => \RAM_MEM|Mux8~47_combout\,
	combout => \RAM_MEM|Mux8~50_combout\);

-- Location: LCCOMB_X45_Y11_N18
\RAM_MEM|Mux8~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~51_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Mux8~40_combout\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\RAM_MEM|Mux8~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Mux8~40_combout\,
	datad => \RAM_MEM|Mux8~50_combout\,
	combout => \RAM_MEM|Mux8~51_combout\);

-- Location: LCCOMB_X36_Y14_N16
\WB_MUX_MEM1|F[7]~204\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[7]~204_combout\ = (\WB_MUX_MEM1|F[6]~30_combout\ & ((\RAM_MEM|Mux8~30_combout\) # ((\RAM_MEM|Decoder0~52_combout\)))) # (!\WB_MUX_MEM1|F[6]~30_combout\ & (((!\RAM_MEM|Decoder0~52_combout\ & \RAM_MEM|Mux8~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux8~30_combout\,
	datab => \WB_MUX_MEM1|F[6]~30_combout\,
	datac => \RAM_MEM|Decoder0~52_combout\,
	datad => \RAM_MEM|Mux8~51_combout\,
	combout => \WB_MUX_MEM1|F[7]~204_combout\);

-- Location: LCCOMB_X36_Y14_N30
\WB_MUX_MEM1|F[7]~207\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[7]~207_combout\ = (\RAM_MEM|Decoder0~52_combout\ & ((\WB_MUX_MEM1|F[7]~204_combout\ & ((\WB_MUX_MEM1|F[7]~206_combout\))) # (!\WB_MUX_MEM1|F[7]~204_combout\ & (\WB_MUX_MEM1|F[7]~203_combout\)))) # (!\RAM_MEM|Decoder0~52_combout\ & 
-- (((\WB_MUX_MEM1|F[7]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[7]~203_combout\,
	datab => \WB_MUX_MEM1|F[7]~206_combout\,
	datac => \RAM_MEM|Decoder0~52_combout\,
	datad => \WB_MUX_MEM1|F[7]~204_combout\,
	combout => \WB_MUX_MEM1|F[7]~207_combout\);

-- Location: LCCOMB_X35_Y8_N2
\RAM_MEM|Data~871\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~871_combout\ = (\RAM_MEM|Decoder0~129_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~129_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~129_combout\,
	combout => \RAM_MEM|Data~871_combout\);

-- Location: FF_X35_Y8_N3
\RAM_MEM|Data[99][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~871_combout\,
	ena => \RAM_MEM|Data[1][2]~940_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[99][7]~q\);

-- Location: LCCOMB_X36_Y6_N22
\RAM_MEM|Data~857\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~857_combout\ = (\RAM_MEM|Decoder0~120_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~120_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~120_combout\,
	combout => \RAM_MEM|Data~857_combout\);

-- Location: FF_X36_Y6_N23
\RAM_MEM|Data[63][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~857_combout\,
	ena => \RAM_MEM|Data[1][2]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[63][7]~q\);

-- Location: LCCOMB_X40_Y6_N30
\RAM_MEM|Data~854\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~854_combout\ = (\RAM_MEM|Decoder0~117_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~117_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~117_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~854_combout\);

-- Location: FF_X40_Y6_N31
\RAM_MEM|Data[47][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~854_combout\,
	ena => \RAM_MEM|Data[1][2]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[47][7]~q\);

-- Location: LCCOMB_X37_Y8_N14
\RAM_MEM|Data~855\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~855_combout\ = (\RAM_MEM|Decoder0~118_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~118_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~118_combout\,
	combout => \RAM_MEM|Data~855_combout\);

-- Location: FF_X37_Y8_N15
\RAM_MEM|Data[55][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~855_combout\,
	ena => \RAM_MEM|Data[1][2]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[55][7]~q\);

-- Location: LCCOMB_X40_Y10_N8
\RAM_MEM|Data~856\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~856_combout\ = (\RAM_MEM|Decoder0~119_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~119_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~119_combout\,
	combout => \RAM_MEM|Data~856_combout\);

-- Location: FF_X40_Y10_N9
\RAM_MEM|Data[39][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~856_combout\,
	ena => \RAM_MEM|Data[1][2]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[39][7]~q\);

-- Location: LCCOMB_X37_Y7_N20
\RAM_MEM|Mux8~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~8_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[55][7]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & 
-- ((\RAM_MEM|Data[39][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[55][7]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[39][7]~q\,
	combout => \RAM_MEM|Mux8~8_combout\);

-- Location: LCCOMB_X37_Y7_N30
\RAM_MEM|Mux8~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~9_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux8~8_combout\ & (\RAM_MEM|Data[63][7]~q\)) # (!\RAM_MEM|Mux8~8_combout\ & ((\RAM_MEM|Data[47][7]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\RAM_MEM|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[63][7]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[47][7]~q\,
	datad => \RAM_MEM|Mux8~8_combout\,
	combout => \RAM_MEM|Mux8~9_combout\);

-- Location: LCCOMB_X39_Y7_N24
\RAM_MEM|Data~858\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~858_combout\ = (\RAM_MEM|Decoder0~121_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~121_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~121_combout\,
	combout => \RAM_MEM|Data~858_combout\);

-- Location: FF_X39_Y7_N25
\RAM_MEM|Data[43][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~858_combout\,
	ena => \RAM_MEM|Data[1][2]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[43][7]~q\);

-- Location: LCCOMB_X41_Y6_N22
\RAM_MEM|Data~859\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~859_combout\ = (\RAM_MEM|Decoder0~122_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~122_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datab => \RAM_MEM|Decoder0~122_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~859_combout\);

-- Location: FF_X41_Y6_N23
\RAM_MEM|Data[51][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~859_combout\,
	ena => \RAM_MEM|Data[1][2]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[51][7]~q\);

-- Location: LCCOMB_X40_Y7_N8
\RAM_MEM|Data~860\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~860_combout\ = (\RAM_MEM|Decoder0~123_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~123_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~123_combout\,
	combout => \RAM_MEM|Data~860_combout\);

-- Location: FF_X40_Y7_N9
\RAM_MEM|Data[35][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~860_combout\,
	ena => \RAM_MEM|Data[1][2]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[35][7]~q\);

-- Location: LCCOMB_X37_Y7_N16
\RAM_MEM|Mux8~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~10_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[51][7]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\RAM_MEM|Data[35][7]~q\ & !\EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Data[51][7]~q\,
	datac => \RAM_MEM|Data[35][7]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux8~10_combout\);

-- Location: LCCOMB_X39_Y7_N2
\RAM_MEM|Data~861\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~861_combout\ = (\RAM_MEM|Decoder0~124_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~124_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \RAM_MEM|Decoder0~124_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~861_combout\);

-- Location: FF_X39_Y7_N3
\RAM_MEM|Data[59][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~861_combout\,
	ena => \RAM_MEM|Data[1][2]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[59][7]~q\);

-- Location: LCCOMB_X38_Y7_N24
\RAM_MEM|Mux8~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~11_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux8~10_combout\ & ((\RAM_MEM|Data[59][7]~q\))) # (!\RAM_MEM|Mux8~10_combout\ & (\RAM_MEM|Data[43][7]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[43][7]~q\,
	datac => \RAM_MEM|Mux8~10_combout\,
	datad => \RAM_MEM|Data[59][7]~q\,
	combout => \RAM_MEM|Mux8~11_combout\);

-- Location: LCCOMB_X37_Y7_N2
\RAM_MEM|Mux8~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~12_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux8~9_combout\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux8~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Mux8~9_combout\,
	datad => \RAM_MEM|Mux8~11_combout\,
	combout => \RAM_MEM|Mux8~12_combout\);

-- Location: LCCOMB_X37_Y7_N12
\RAM_MEM|Data~870\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~870_combout\ = (\RAM_MEM|Decoder0~128_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~128_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~128_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~870_combout\);

-- Location: FF_X37_Y7_N13
\RAM_MEM|Data[57][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~870_combout\,
	ena => \RAM_MEM|Data[1][2]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[57][7]~q\);

-- Location: LCCOMB_X38_Y7_N30
\RAM_MEM|Data~867\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~867_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~111_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~111_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \RAM_MEM|Decoder0~111_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~867_combout\);

-- Location: FF_X37_Y7_N5
\RAM_MEM|Data[41][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RAM_MEM|Data~867_combout\,
	sload => VCC,
	ena => \RAM_MEM|Data[1][2]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[41][7]~q\);

-- Location: LCCOMB_X37_Y6_N8
\RAM_MEM|Data~868\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~868_combout\ = (\RAM_MEM|Decoder0~127_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~127_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \EX_MEM_pipeline|RF_D1|Output\(15),
	datad => \RAM_MEM|Decoder0~127_combout\,
	combout => \RAM_MEM|Data~868_combout\);

-- Location: FF_X37_Y6_N9
\RAM_MEM|Data[49][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~868_combout\,
	ena => \RAM_MEM|Data[1][2]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[49][7]~q\);

-- Location: LCCOMB_X37_Y6_N6
\RAM_MEM|Data~869\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~869_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~113_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~113_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datab => \EX_MEM_pipeline|RF_D1|Output\(7),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \RAM_MEM|Decoder0~113_combout\,
	combout => \RAM_MEM|Data~869_combout\);

-- Location: FF_X37_Y6_N7
\RAM_MEM|Data[33][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~869_combout\,
	ena => \RAM_MEM|Data[1][2]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[33][7]~q\);

-- Location: LCCOMB_X37_Y7_N10
\RAM_MEM|Mux8~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~15_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[49][7]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & 
-- ((\RAM_MEM|Data[33][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[49][7]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[33][7]~q\,
	combout => \RAM_MEM|Mux8~15_combout\);

-- Location: LCCOMB_X37_Y7_N4
\RAM_MEM|Mux8~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~16_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux8~15_combout\ & (\RAM_MEM|Data[57][7]~q\)) # (!\RAM_MEM|Mux8~15_combout\ & ((\RAM_MEM|Data[41][7]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux8~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[57][7]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[41][7]~q\,
	datad => \RAM_MEM|Mux8~15_combout\,
	combout => \RAM_MEM|Mux8~16_combout\);

-- Location: LCCOMB_X34_Y7_N10
\RAM_MEM|Data~863\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~863_combout\ = (\RAM_MEM|Decoder0~79_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15))))) # (!\RAM_MEM|Decoder0~79_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(15),
	datab => \RAM_MEM|Decoder0~79_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~863_combout\);

-- Location: FF_X34_Y7_N11
\RAM_MEM|Data[45][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~863_combout\,
	ena => \RAM_MEM|Data[1][2]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[45][7]~q\);

-- Location: LCCOMB_X33_Y7_N20
\RAM_MEM|Data~866\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~866_combout\ = (\RAM_MEM|Decoder0~126_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~126_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~126_combout\,
	combout => \RAM_MEM|Data~866_combout\);

-- Location: FF_X33_Y7_N21
\RAM_MEM|Data[61][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~866_combout\,
	ena => \RAM_MEM|Data[1][2]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[61][7]~q\);

-- Location: LCCOMB_X38_Y7_N22
\RAM_MEM|Data~865\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~865_combout\ = (\RAM_MEM|Decoder0~107_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15))))) # (!\RAM_MEM|Decoder0~107_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~107_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(7),
	combout => \RAM_MEM|Data~865_combout\);

-- Location: FF_X38_Y7_N23
\RAM_MEM|Data[37][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~865_combout\,
	ena => \RAM_MEM|Data[1][2]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[37][7]~q\);

-- Location: LCCOMB_X36_Y7_N6
\RAM_MEM|Data~864\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~864_combout\ = (\RAM_MEM|Decoder0~125_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(7))) # (!\RAM_MEM|Decoder0~125_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(7),
	datab => \RAM_MEM|Decoder0~125_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(15),
	combout => \RAM_MEM|Data~864_combout\);

-- Location: FF_X36_Y7_N7
\RAM_MEM|Data[53][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~864_combout\,
	ena => \RAM_MEM|Data[1][2]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[53][7]~q\);

-- Location: LCCOMB_X37_Y7_N0
\RAM_MEM|Mux8~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~13_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\RAM_MEM|Data[53][7]~q\) # (\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[37][7]~q\ & ((!\EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Data[37][7]~q\,
	datac => \RAM_MEM|Data[53][7]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux8~13_combout\);

-- Location: LCCOMB_X37_Y7_N6
\RAM_MEM|Mux8~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~14_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux8~13_combout\ & ((\RAM_MEM|Data[61][7]~q\))) # (!\RAM_MEM|Mux8~13_combout\ & (\RAM_MEM|Data[45][7]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux8~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[45][7]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[61][7]~q\,
	datad => \RAM_MEM|Mux8~13_combout\,
	combout => \RAM_MEM|Mux8~14_combout\);

-- Location: LCCOMB_X37_Y7_N26
\RAM_MEM|Mux8~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux8~17_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux8~14_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux8~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Mux8~16_combout\,
	datad => \RAM_MEM|Mux8~14_combout\,
	combout => \RAM_MEM|Mux8~17_combout\);

-- Location: LCCOMB_X35_Y8_N8
\RAM_MEM|Data~862\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~862_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~53_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(7)))) # (!\RAM_MEM|Decoder0~53_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(15))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(15),
	datac => \EX_MEM_pipeline|RF_D1|Output\(7),
	datad => \RAM_MEM|Decoder0~53_combout\,
	combout => \RAM_MEM|Data~862_combout\);

-- Location: FF_X35_Y8_N9
\RAM_MEM|Data[97][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~862_combout\,
	ena => \RAM_MEM|Data[1][2]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[97][7]~q\);

-- Location: LCCOMB_X36_Y8_N26
\WB_MUX_MEM1|F[7]~200\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[7]~200_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(6))) # (!\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Data[97][7]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Mux8~17_combout\,
	datad => \RAM_MEM|Data[97][7]~q\,
	combout => \WB_MUX_MEM1|F[7]~200_combout\);

-- Location: LCCOMB_X35_Y8_N24
\WB_MUX_MEM1|F[7]~201\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[7]~201_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\WB_MUX_MEM1|F[7]~200_combout\ & (\RAM_MEM|Data[99][7]~q\)) # (!\WB_MUX_MEM1|F[7]~200_combout\ & ((\RAM_MEM|Mux8~12_combout\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(1) & 
-- (((\WB_MUX_MEM1|F[7]~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \RAM_MEM|Data[99][7]~q\,
	datac => \RAM_MEM|Mux8~12_combout\,
	datad => \WB_MUX_MEM1|F[7]~200_combout\,
	combout => \WB_MUX_MEM1|F[7]~201_combout\);

-- Location: LCCOMB_X35_Y13_N16
\WB_MUX_MEM1|F[7]~208\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[7]~208_combout\ = (\WB_MUX_MEM1|F[6]~21_combout\ & ((\WB_MUX_MEM1|F[6]~29_combout\) # ((\WB_MUX_MEM1|F[7]~201_combout\)))) # (!\WB_MUX_MEM1|F[6]~21_combout\ & (!\WB_MUX_MEM1|F[6]~29_combout\ & (\WB_MUX_MEM1|F[7]~207_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~21_combout\,
	datab => \WB_MUX_MEM1|F[6]~29_combout\,
	datac => \WB_MUX_MEM1|F[7]~207_combout\,
	datad => \WB_MUX_MEM1|F[7]~201_combout\,
	combout => \WB_MUX_MEM1|F[7]~208_combout\);

-- Location: LCCOMB_X35_Y13_N0
\WB_MUX_MEM1|F[7]~209\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[7]~209_combout\ = (\WB_MUX_MEM1|F[6]~29_combout\ & ((\WB_MUX_MEM1|F[7]~208_combout\ & (\RAM_MEM|Data[98][7]~q\)) # (!\WB_MUX_MEM1|F[7]~208_combout\ & ((\WB_MUX_MEM1|F[7]~199_combout\))))) # (!\WB_MUX_MEM1|F[6]~29_combout\ & 
-- (((\WB_MUX_MEM1|F[7]~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[98][7]~q\,
	datab => \WB_MUX_MEM1|F[7]~199_combout\,
	datac => \WB_MUX_MEM1|F[6]~29_combout\,
	datad => \WB_MUX_MEM1|F[7]~208_combout\,
	combout => \WB_MUX_MEM1|F[7]~209_combout\);

-- Location: FF_X26_Y11_N13
\EX_MEM_pipeline|ALU1_C|Output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MUX|Mux8~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|ALU1_C|Output\(7));

-- Location: LCCOMB_X28_Y13_N26
\PC|Output[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[7]~14_combout\ = (\EX_MEM_pipeline|WB_MUX|Output~q\ & (\WB_MUX_MEM1|F[7]~209_combout\)) # (!\EX_MEM_pipeline|WB_MUX|Output~q\ & ((\EX_MEM_pipeline|ALU1_C|Output\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|WB_MUX|Output~q\,
	datac => \WB_MUX_MEM1|F[7]~209_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(7),
	combout => \PC|Output[7]~14_combout\);

-- Location: LCCOMB_X28_Y12_N16
\PC|Output[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[7]~feeder_combout\ = \PC|Output[7]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|Output[7]~14_combout\,
	combout => \PC|Output[7]~feeder_combout\);

-- Location: LCCOMB_X25_Y12_N0
\Adder_RR|Outp[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Adder_RR|Outp[1]~0_combout\ = (\ID_RR_pipeline|Imm|Output\(0) & (\RF|Mux30~4_combout\ $ (VCC))) # (!\ID_RR_pipeline|Imm|Output\(0) & (\RF|Mux30~4_combout\ & VCC))
-- \Adder_RR|Outp[1]~1\ = CARRY((\ID_RR_pipeline|Imm|Output\(0) & \RF|Mux30~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|Imm|Output\(0),
	datab => \RF|Mux30~4_combout\,
	datad => VCC,
	combout => \Adder_RR|Outp[1]~0_combout\,
	cout => \Adder_RR|Outp[1]~1\);

-- Location: LCCOMB_X25_Y12_N2
\Adder_RR|Outp[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Adder_RR|Outp[2]~2_combout\ = (\RF|Mux29~4_combout\ & ((\ID_RR_pipeline|Imm|Output\(1) & (\Adder_RR|Outp[1]~1\ & VCC)) # (!\ID_RR_pipeline|Imm|Output\(1) & (!\Adder_RR|Outp[1]~1\)))) # (!\RF|Mux29~4_combout\ & ((\ID_RR_pipeline|Imm|Output\(1) & 
-- (!\Adder_RR|Outp[1]~1\)) # (!\ID_RR_pipeline|Imm|Output\(1) & ((\Adder_RR|Outp[1]~1\) # (GND)))))
-- \Adder_RR|Outp[2]~3\ = CARRY((\RF|Mux29~4_combout\ & (!\ID_RR_pipeline|Imm|Output\(1) & !\Adder_RR|Outp[1]~1\)) # (!\RF|Mux29~4_combout\ & ((!\Adder_RR|Outp[1]~1\) # (!\ID_RR_pipeline|Imm|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux29~4_combout\,
	datab => \ID_RR_pipeline|Imm|Output\(1),
	datad => VCC,
	cin => \Adder_RR|Outp[1]~1\,
	combout => \Adder_RR|Outp[2]~2_combout\,
	cout => \Adder_RR|Outp[2]~3\);

-- Location: LCCOMB_X25_Y12_N4
\Adder_RR|Outp[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Adder_RR|Outp[3]~4_combout\ = ((\RF|Mux28~4_combout\ $ (\ID_RR_pipeline|Imm|Output\(2) $ (!\Adder_RR|Outp[2]~3\)))) # (GND)
-- \Adder_RR|Outp[3]~5\ = CARRY((\RF|Mux28~4_combout\ & ((\ID_RR_pipeline|Imm|Output\(2)) # (!\Adder_RR|Outp[2]~3\))) # (!\RF|Mux28~4_combout\ & (\ID_RR_pipeline|Imm|Output\(2) & !\Adder_RR|Outp[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux28~4_combout\,
	datab => \ID_RR_pipeline|Imm|Output\(2),
	datad => VCC,
	cin => \Adder_RR|Outp[2]~3\,
	combout => \Adder_RR|Outp[3]~4_combout\,
	cout => \Adder_RR|Outp[3]~5\);

-- Location: LCCOMB_X25_Y12_N6
\Adder_RR|Outp[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Adder_RR|Outp[4]~6_combout\ = (\RF|Mux27~4_combout\ & ((\ID_RR_pipeline|Imm|Output\(3) & (\Adder_RR|Outp[3]~5\ & VCC)) # (!\ID_RR_pipeline|Imm|Output\(3) & (!\Adder_RR|Outp[3]~5\)))) # (!\RF|Mux27~4_combout\ & ((\ID_RR_pipeline|Imm|Output\(3) & 
-- (!\Adder_RR|Outp[3]~5\)) # (!\ID_RR_pipeline|Imm|Output\(3) & ((\Adder_RR|Outp[3]~5\) # (GND)))))
-- \Adder_RR|Outp[4]~7\ = CARRY((\RF|Mux27~4_combout\ & (!\ID_RR_pipeline|Imm|Output\(3) & !\Adder_RR|Outp[3]~5\)) # (!\RF|Mux27~4_combout\ & ((!\Adder_RR|Outp[3]~5\) # (!\ID_RR_pipeline|Imm|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux27~4_combout\,
	datab => \ID_RR_pipeline|Imm|Output\(3),
	datad => VCC,
	cin => \Adder_RR|Outp[3]~5\,
	combout => \Adder_RR|Outp[4]~6_combout\,
	cout => \Adder_RR|Outp[4]~7\);

-- Location: LCCOMB_X25_Y12_N8
\Adder_RR|Outp[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Adder_RR|Outp[5]~8_combout\ = ((\ID_RR_pipeline|Imm|Output\(4) $ (\RF|Mux26~4_combout\ $ (!\Adder_RR|Outp[4]~7\)))) # (GND)
-- \Adder_RR|Outp[5]~9\ = CARRY((\ID_RR_pipeline|Imm|Output\(4) & ((\RF|Mux26~4_combout\) # (!\Adder_RR|Outp[4]~7\))) # (!\ID_RR_pipeline|Imm|Output\(4) & (\RF|Mux26~4_combout\ & !\Adder_RR|Outp[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|Imm|Output\(4),
	datab => \RF|Mux26~4_combout\,
	datad => VCC,
	cin => \Adder_RR|Outp[4]~7\,
	combout => \Adder_RR|Outp[5]~8_combout\,
	cout => \Adder_RR|Outp[5]~9\);

-- Location: LCCOMB_X25_Y12_N10
\Adder_RR|Outp[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Adder_RR|Outp[6]~10_combout\ = (\RF|Mux25~4_combout\ & ((\ID_RR_pipeline|Imm|Output\(5) & (\Adder_RR|Outp[5]~9\ & VCC)) # (!\ID_RR_pipeline|Imm|Output\(5) & (!\Adder_RR|Outp[5]~9\)))) # (!\RF|Mux25~4_combout\ & ((\ID_RR_pipeline|Imm|Output\(5) & 
-- (!\Adder_RR|Outp[5]~9\)) # (!\ID_RR_pipeline|Imm|Output\(5) & ((\Adder_RR|Outp[5]~9\) # (GND)))))
-- \Adder_RR|Outp[6]~11\ = CARRY((\RF|Mux25~4_combout\ & (!\ID_RR_pipeline|Imm|Output\(5) & !\Adder_RR|Outp[5]~9\)) # (!\RF|Mux25~4_combout\ & ((!\Adder_RR|Outp[5]~9\) # (!\ID_RR_pipeline|Imm|Output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux25~4_combout\,
	datab => \ID_RR_pipeline|Imm|Output\(5),
	datad => VCC,
	cin => \Adder_RR|Outp[5]~9\,
	combout => \Adder_RR|Outp[6]~10_combout\,
	cout => \Adder_RR|Outp[6]~11\);

-- Location: LCCOMB_X25_Y12_N12
\Adder_RR|Outp[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Adder_RR|Outp[7]~12_combout\ = ((\ID_RR_pipeline|Imm|Output\(6) $ (\RF|Mux24~4_combout\ $ (!\Adder_RR|Outp[6]~11\)))) # (GND)
-- \Adder_RR|Outp[7]~13\ = CARRY((\ID_RR_pipeline|Imm|Output\(6) & ((\RF|Mux24~4_combout\) # (!\Adder_RR|Outp[6]~11\))) # (!\ID_RR_pipeline|Imm|Output\(6) & (\RF|Mux24~4_combout\ & !\Adder_RR|Outp[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|Imm|Output\(6),
	datab => \RF|Mux24~4_combout\,
	datad => VCC,
	cin => \Adder_RR|Outp[6]~11\,
	combout => \Adder_RR|Outp[7]~12_combout\,
	cout => \Adder_RR|Outp[7]~13\);

-- Location: LCCOMB_X30_Y8_N0
\instruc_decode|ad|Outp[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad|Outp[0]~0_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(0) & (\IF_ID_Pipepline_Reg|PC|Output\(0) $ (VCC))) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(0) & (\IF_ID_Pipepline_Reg|PC|Output\(0) & VCC))
-- \instruc_decode|ad|Outp[0]~1\ = CARRY((\IF_ID_Pipepline_Reg|Instruction|Output\(0) & \IF_ID_Pipepline_Reg|PC|Output\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(0),
	datab => \IF_ID_Pipepline_Reg|PC|Output\(0),
	datad => VCC,
	combout => \instruc_decode|ad|Outp[0]~0_combout\,
	cout => \instruc_decode|ad|Outp[0]~1\);

-- Location: LCCOMB_X30_Y8_N2
\instruc_decode|ad|Outp[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad|Outp[1]~2_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(1) & ((\IF_ID_Pipepline_Reg|PC|Output\(1) & (\instruc_decode|ad|Outp[0]~1\ & VCC)) # (!\IF_ID_Pipepline_Reg|PC|Output\(1) & (!\instruc_decode|ad|Outp[0]~1\)))) # 
-- (!\IF_ID_Pipepline_Reg|Instruction|Output\(1) & ((\IF_ID_Pipepline_Reg|PC|Output\(1) & (!\instruc_decode|ad|Outp[0]~1\)) # (!\IF_ID_Pipepline_Reg|PC|Output\(1) & ((\instruc_decode|ad|Outp[0]~1\) # (GND)))))
-- \instruc_decode|ad|Outp[1]~3\ = CARRY((\IF_ID_Pipepline_Reg|Instruction|Output\(1) & (!\IF_ID_Pipepline_Reg|PC|Output\(1) & !\instruc_decode|ad|Outp[0]~1\)) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(1) & ((!\instruc_decode|ad|Outp[0]~1\) # 
-- (!\IF_ID_Pipepline_Reg|PC|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(1),
	datab => \IF_ID_Pipepline_Reg|PC|Output\(1),
	datad => VCC,
	cin => \instruc_decode|ad|Outp[0]~1\,
	combout => \instruc_decode|ad|Outp[1]~2_combout\,
	cout => \instruc_decode|ad|Outp[1]~3\);

-- Location: LCCOMB_X30_Y8_N4
\instruc_decode|ad|Outp[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad|Outp[2]~4_combout\ = ((\IF_ID_Pipepline_Reg|Instruction|Output\(2) $ (\IF_ID_Pipepline_Reg|PC|Output\(2) $ (!\instruc_decode|ad|Outp[1]~3\)))) # (GND)
-- \instruc_decode|ad|Outp[2]~5\ = CARRY((\IF_ID_Pipepline_Reg|Instruction|Output\(2) & ((\IF_ID_Pipepline_Reg|PC|Output\(2)) # (!\instruc_decode|ad|Outp[1]~3\))) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(2) & (\IF_ID_Pipepline_Reg|PC|Output\(2) & 
-- !\instruc_decode|ad|Outp[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(2),
	datab => \IF_ID_Pipepline_Reg|PC|Output\(2),
	datad => VCC,
	cin => \instruc_decode|ad|Outp[1]~3\,
	combout => \instruc_decode|ad|Outp[2]~4_combout\,
	cout => \instruc_decode|ad|Outp[2]~5\);

-- Location: LCCOMB_X30_Y8_N6
\instruc_decode|ad|Outp[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad|Outp[3]~6_combout\ = (\IF_ID_Pipepline_Reg|PC|Output\(3) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(3) & (\instruc_decode|ad|Outp[2]~5\ & VCC)) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(3) & (!\instruc_decode|ad|Outp[2]~5\)))) # 
-- (!\IF_ID_Pipepline_Reg|PC|Output\(3) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(3) & (!\instruc_decode|ad|Outp[2]~5\)) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(3) & ((\instruc_decode|ad|Outp[2]~5\) # (GND)))))
-- \instruc_decode|ad|Outp[3]~7\ = CARRY((\IF_ID_Pipepline_Reg|PC|Output\(3) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(3) & !\instruc_decode|ad|Outp[2]~5\)) # (!\IF_ID_Pipepline_Reg|PC|Output\(3) & ((!\instruc_decode|ad|Outp[2]~5\) # 
-- (!\IF_ID_Pipepline_Reg|Instruction|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|PC|Output\(3),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(3),
	datad => VCC,
	cin => \instruc_decode|ad|Outp[2]~5\,
	combout => \instruc_decode|ad|Outp[3]~6_combout\,
	cout => \instruc_decode|ad|Outp[3]~7\);

-- Location: LCCOMB_X30_Y8_N8
\instruc_decode|ad|Outp[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad|Outp[4]~8_combout\ = ((\IF_ID_Pipepline_Reg|PC|Output\(4) $ (\IF_ID_Pipepline_Reg|Instruction|Output\(4) $ (!\instruc_decode|ad|Outp[3]~7\)))) # (GND)
-- \instruc_decode|ad|Outp[4]~9\ = CARRY((\IF_ID_Pipepline_Reg|PC|Output\(4) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(4)) # (!\instruc_decode|ad|Outp[3]~7\))) # (!\IF_ID_Pipepline_Reg|PC|Output\(4) & (\IF_ID_Pipepline_Reg|Instruction|Output\(4) & 
-- !\instruc_decode|ad|Outp[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|PC|Output\(4),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(4),
	datad => VCC,
	cin => \instruc_decode|ad|Outp[3]~7\,
	combout => \instruc_decode|ad|Outp[4]~8_combout\,
	cout => \instruc_decode|ad|Outp[4]~9\);

-- Location: LCCOMB_X30_Y8_N10
\instruc_decode|ad|Outp[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad|Outp[5]~10_combout\ = (\IF_ID_Pipepline_Reg|PC|Output\(5) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(5) & (\instruc_decode|ad|Outp[4]~9\ & VCC)) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(5) & (!\instruc_decode|ad|Outp[4]~9\)))) # 
-- (!\IF_ID_Pipepline_Reg|PC|Output\(5) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(5) & (!\instruc_decode|ad|Outp[4]~9\)) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(5) & ((\instruc_decode|ad|Outp[4]~9\) # (GND)))))
-- \instruc_decode|ad|Outp[5]~11\ = CARRY((\IF_ID_Pipepline_Reg|PC|Output\(5) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(5) & !\instruc_decode|ad|Outp[4]~9\)) # (!\IF_ID_Pipepline_Reg|PC|Output\(5) & ((!\instruc_decode|ad|Outp[4]~9\) # 
-- (!\IF_ID_Pipepline_Reg|Instruction|Output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|PC|Output\(5),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(5),
	datad => VCC,
	cin => \instruc_decode|ad|Outp[4]~9\,
	combout => \instruc_decode|ad|Outp[5]~10_combout\,
	cout => \instruc_decode|ad|Outp[5]~11\);

-- Location: LCCOMB_X30_Y8_N12
\instruc_decode|ad|Outp[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad|Outp[6]~12_combout\ = ((\IF_ID_Pipepline_Reg|PC|Output\(6) $ (\IF_ID_Pipepline_Reg|Instruction|Output\(6) $ (!\instruc_decode|ad|Outp[5]~11\)))) # (GND)
-- \instruc_decode|ad|Outp[6]~13\ = CARRY((\IF_ID_Pipepline_Reg|PC|Output\(6) & ((\IF_ID_Pipepline_Reg|Instruction|Output\(6)) # (!\instruc_decode|ad|Outp[5]~11\))) # (!\IF_ID_Pipepline_Reg|PC|Output\(6) & (\IF_ID_Pipepline_Reg|Instruction|Output\(6) & 
-- !\instruc_decode|ad|Outp[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|PC|Output\(6),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(6),
	datad => VCC,
	cin => \instruc_decode|ad|Outp[5]~11\,
	combout => \instruc_decode|ad|Outp[6]~12_combout\,
	cout => \instruc_decode|ad|Outp[6]~13\);

-- Location: LCCOMB_X30_Y8_N14
\instruc_decode|ad|Outp[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad|Outp[7]~14_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(7) & ((\IF_ID_Pipepline_Reg|PC|Output\(7) & (\instruc_decode|ad|Outp[6]~13\ & VCC)) # (!\IF_ID_Pipepline_Reg|PC|Output\(7) & (!\instruc_decode|ad|Outp[6]~13\)))) # 
-- (!\IF_ID_Pipepline_Reg|Instruction|Output\(7) & ((\IF_ID_Pipepline_Reg|PC|Output\(7) & (!\instruc_decode|ad|Outp[6]~13\)) # (!\IF_ID_Pipepline_Reg|PC|Output\(7) & ((\instruc_decode|ad|Outp[6]~13\) # (GND)))))
-- \instruc_decode|ad|Outp[7]~15\ = CARRY((\IF_ID_Pipepline_Reg|Instruction|Output\(7) & (!\IF_ID_Pipepline_Reg|PC|Output\(7) & !\instruc_decode|ad|Outp[6]~13\)) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(7) & ((!\instruc_decode|ad|Outp[6]~13\) # 
-- (!\IF_ID_Pipepline_Reg|PC|Output\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(7),
	datab => \IF_ID_Pipepline_Reg|PC|Output\(7),
	datad => VCC,
	cin => \instruc_decode|ad|Outp[6]~13\,
	combout => \instruc_decode|ad|Outp[7]~14_combout\,
	cout => \instruc_decode|ad|Outp[7]~15\);

-- Location: LCCOMB_X29_Y8_N0
\instruc_decode|ad2|Outp[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad2|Outp[0]~0_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(0) & (\instruc_decode|ad|Outp[0]~0_combout\ $ (VCC))) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(0) & (\instruc_decode|ad|Outp[0]~0_combout\ & VCC))
-- \instruc_decode|ad2|Outp[0]~1\ = CARRY((\IF_ID_Pipepline_Reg|Instruction|Output\(0) & \instruc_decode|ad|Outp[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(0),
	datab => \instruc_decode|ad|Outp[0]~0_combout\,
	datad => VCC,
	combout => \instruc_decode|ad2|Outp[0]~0_combout\,
	cout => \instruc_decode|ad2|Outp[0]~1\);

-- Location: LCCOMB_X29_Y8_N2
\instruc_decode|ad2|Outp[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad2|Outp[1]~2_combout\ = (\instruc_decode|ad|Outp[1]~2_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(1) & (\instruc_decode|ad2|Outp[0]~1\ & VCC)) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(1) & 
-- (!\instruc_decode|ad2|Outp[0]~1\)))) # (!\instruc_decode|ad|Outp[1]~2_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(1) & (!\instruc_decode|ad2|Outp[0]~1\)) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(1) & ((\instruc_decode|ad2|Outp[0]~1\) # 
-- (GND)))))
-- \instruc_decode|ad2|Outp[1]~3\ = CARRY((\instruc_decode|ad|Outp[1]~2_combout\ & (!\IF_ID_Pipepline_Reg|Instruction|Output\(1) & !\instruc_decode|ad2|Outp[0]~1\)) # (!\instruc_decode|ad|Outp[1]~2_combout\ & ((!\instruc_decode|ad2|Outp[0]~1\) # 
-- (!\IF_ID_Pipepline_Reg|Instruction|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|ad|Outp[1]~2_combout\,
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(1),
	datad => VCC,
	cin => \instruc_decode|ad2|Outp[0]~1\,
	combout => \instruc_decode|ad2|Outp[1]~2_combout\,
	cout => \instruc_decode|ad2|Outp[1]~3\);

-- Location: LCCOMB_X29_Y8_N4
\instruc_decode|ad2|Outp[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad2|Outp[2]~4_combout\ = ((\instruc_decode|ad|Outp[2]~4_combout\ $ (\IF_ID_Pipepline_Reg|Instruction|Output\(2) $ (!\instruc_decode|ad2|Outp[1]~3\)))) # (GND)
-- \instruc_decode|ad2|Outp[2]~5\ = CARRY((\instruc_decode|ad|Outp[2]~4_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(2)) # (!\instruc_decode|ad2|Outp[1]~3\))) # (!\instruc_decode|ad|Outp[2]~4_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(2) & 
-- !\instruc_decode|ad2|Outp[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|ad|Outp[2]~4_combout\,
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(2),
	datad => VCC,
	cin => \instruc_decode|ad2|Outp[1]~3\,
	combout => \instruc_decode|ad2|Outp[2]~4_combout\,
	cout => \instruc_decode|ad2|Outp[2]~5\);

-- Location: LCCOMB_X29_Y8_N6
\instruc_decode|ad2|Outp[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad2|Outp[3]~6_combout\ = (\instruc_decode|ad|Outp[3]~6_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(3) & (\instruc_decode|ad2|Outp[2]~5\ & VCC)) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(3) & 
-- (!\instruc_decode|ad2|Outp[2]~5\)))) # (!\instruc_decode|ad|Outp[3]~6_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(3) & (!\instruc_decode|ad2|Outp[2]~5\)) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(3) & ((\instruc_decode|ad2|Outp[2]~5\) # 
-- (GND)))))
-- \instruc_decode|ad2|Outp[3]~7\ = CARRY((\instruc_decode|ad|Outp[3]~6_combout\ & (!\IF_ID_Pipepline_Reg|Instruction|Output\(3) & !\instruc_decode|ad2|Outp[2]~5\)) # (!\instruc_decode|ad|Outp[3]~6_combout\ & ((!\instruc_decode|ad2|Outp[2]~5\) # 
-- (!\IF_ID_Pipepline_Reg|Instruction|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|ad|Outp[3]~6_combout\,
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(3),
	datad => VCC,
	cin => \instruc_decode|ad2|Outp[2]~5\,
	combout => \instruc_decode|ad2|Outp[3]~6_combout\,
	cout => \instruc_decode|ad2|Outp[3]~7\);

-- Location: LCCOMB_X29_Y8_N8
\instruc_decode|ad2|Outp[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad2|Outp[4]~8_combout\ = ((\IF_ID_Pipepline_Reg|Instruction|Output\(4) $ (\instruc_decode|ad|Outp[4]~8_combout\ $ (!\instruc_decode|ad2|Outp[3]~7\)))) # (GND)
-- \instruc_decode|ad2|Outp[4]~9\ = CARRY((\IF_ID_Pipepline_Reg|Instruction|Output\(4) & ((\instruc_decode|ad|Outp[4]~8_combout\) # (!\instruc_decode|ad2|Outp[3]~7\))) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(4) & (\instruc_decode|ad|Outp[4]~8_combout\ & 
-- !\instruc_decode|ad2|Outp[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(4),
	datab => \instruc_decode|ad|Outp[4]~8_combout\,
	datad => VCC,
	cin => \instruc_decode|ad2|Outp[3]~7\,
	combout => \instruc_decode|ad2|Outp[4]~8_combout\,
	cout => \instruc_decode|ad2|Outp[4]~9\);

-- Location: LCCOMB_X29_Y8_N10
\instruc_decode|ad2|Outp[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad2|Outp[5]~10_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(5) & ((\instruc_decode|ad|Outp[5]~10_combout\ & (\instruc_decode|ad2|Outp[4]~9\ & VCC)) # (!\instruc_decode|ad|Outp[5]~10_combout\ & (!\instruc_decode|ad2|Outp[4]~9\)))) # 
-- (!\IF_ID_Pipepline_Reg|Instruction|Output\(5) & ((\instruc_decode|ad|Outp[5]~10_combout\ & (!\instruc_decode|ad2|Outp[4]~9\)) # (!\instruc_decode|ad|Outp[5]~10_combout\ & ((\instruc_decode|ad2|Outp[4]~9\) # (GND)))))
-- \instruc_decode|ad2|Outp[5]~11\ = CARRY((\IF_ID_Pipepline_Reg|Instruction|Output\(5) & (!\instruc_decode|ad|Outp[5]~10_combout\ & !\instruc_decode|ad2|Outp[4]~9\)) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(5) & ((!\instruc_decode|ad2|Outp[4]~9\) # 
-- (!\instruc_decode|ad|Outp[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(5),
	datab => \instruc_decode|ad|Outp[5]~10_combout\,
	datad => VCC,
	cin => \instruc_decode|ad2|Outp[4]~9\,
	combout => \instruc_decode|ad2|Outp[5]~10_combout\,
	cout => \instruc_decode|ad2|Outp[5]~11\);

-- Location: LCCOMB_X29_Y8_N12
\instruc_decode|ad2|Outp[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad2|Outp[6]~12_combout\ = ((\instruc_decode|ad|Outp[6]~12_combout\ $ (\IF_ID_Pipepline_Reg|Instruction|Output\(6) $ (!\instruc_decode|ad2|Outp[5]~11\)))) # (GND)
-- \instruc_decode|ad2|Outp[6]~13\ = CARRY((\instruc_decode|ad|Outp[6]~12_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(6)) # (!\instruc_decode|ad2|Outp[5]~11\))) # (!\instruc_decode|ad|Outp[6]~12_combout\ & 
-- (\IF_ID_Pipepline_Reg|Instruction|Output\(6) & !\instruc_decode|ad2|Outp[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|ad|Outp[6]~12_combout\,
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(6),
	datad => VCC,
	cin => \instruc_decode|ad2|Outp[5]~11\,
	combout => \instruc_decode|ad2|Outp[6]~12_combout\,
	cout => \instruc_decode|ad2|Outp[6]~13\);

-- Location: LCCOMB_X29_Y8_N14
\instruc_decode|ad2|Outp[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad2|Outp[7]~14_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(7) & ((\instruc_decode|ad|Outp[7]~14_combout\ & (\instruc_decode|ad2|Outp[6]~13\ & VCC)) # (!\instruc_decode|ad|Outp[7]~14_combout\ & (!\instruc_decode|ad2|Outp[6]~13\)))) 
-- # (!\IF_ID_Pipepline_Reg|Instruction|Output\(7) & ((\instruc_decode|ad|Outp[7]~14_combout\ & (!\instruc_decode|ad2|Outp[6]~13\)) # (!\instruc_decode|ad|Outp[7]~14_combout\ & ((\instruc_decode|ad2|Outp[6]~13\) # (GND)))))
-- \instruc_decode|ad2|Outp[7]~15\ = CARRY((\IF_ID_Pipepline_Reg|Instruction|Output\(7) & (!\instruc_decode|ad|Outp[7]~14_combout\ & !\instruc_decode|ad2|Outp[6]~13\)) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(7) & ((!\instruc_decode|ad2|Outp[6]~13\) # 
-- (!\instruc_decode|ad|Outp[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(7),
	datab => \instruc_decode|ad|Outp[7]~14_combout\,
	datad => VCC,
	cin => \instruc_decode|ad2|Outp[6]~13\,
	combout => \instruc_decode|ad2|Outp[7]~14_combout\,
	cout => \instruc_decode|ad2|Outp[7]~15\);

-- Location: LCCOMB_X32_Y12_N22
\Jal|H_Jal~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Jal|H_Jal~4_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(14) & (\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(12) & !\IF_ID_Pipepline_Reg|Instruction|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \Jal|H_Jal~4_combout\);

-- Location: LCCOMB_X30_Y12_N16
\Jal|H_Jal~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Jal|H_Jal~3_combout\ = (\Jal|H_Jal~4_combout\ & (!\Can_ID~1_combout\ & ((\Load|Load_Imm~2_combout\) # (!\JLR|H_JLR~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Load|Load_Imm~2_combout\,
	datab => \Jal|H_Jal~4_combout\,
	datac => \JLR|H_JLR~3_combout\,
	datad => \Can_ID~1_combout\,
	combout => \Jal|H_Jal~3_combout\);

-- Location: LCCOMB_X28_Y14_N24
\BEX|H_BEX~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BEX|H_BEX~0_combout\ = (\RR_EX_pipeline|OP|Output\(1) & (((\RR_EX_pipeline|OP|Output\(0))))) # (!\RR_EX_pipeline|OP|Output\(1) & (\RR_EX_pipeline|OP|Output\(3) & (!\RR_EX_pipeline|OP|Output\(0) & !\RR_EX_pipeline|OP|Output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|OP|Output\(3),
	datab => \RR_EX_pipeline|OP|Output\(1),
	datac => \RR_EX_pipeline|OP|Output\(0),
	datad => \RR_EX_pipeline|OP|Output\(2),
	combout => \BEX|H_BEX~0_combout\);

-- Location: LCCOMB_X28_Y14_N8
\BEX|process_0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BEX|process_0~2_combout\ = (\RR_EX_pipeline|OP|Output\(3) & !\RR_EX_pipeline|OP|Output\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|OP|Output\(3),
	datad => \RR_EX_pipeline|OP|Output\(2),
	combout => \BEX|process_0~2_combout\);

-- Location: LCCOMB_X30_Y11_N0
\COMPL|Outp[15]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \COMPL|Outp[15]~4_combout\ = \RR_EX_pipeline|RF_D2|Output\(15) $ (\RR_EX_pipeline|CPL|Output~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output\(15),
	datad => \RR_EX_pipeline|CPL|Output~q\,
	combout => \COMPL|Outp[15]~4_combout\);

-- Location: LCCOMB_X30_Y11_N12
\MUX_ALUA|F[15]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUA|F[15]~0_combout\ = (\RR_EX_pipeline|ALUA_MUX|Output~q\ & (\RR_EX_pipeline|RF_D2|Output\(15) $ (((\RR_EX_pipeline|CPL|Output~q\))))) # (!\RR_EX_pipeline|ALUA_MUX|Output~q\ & (((\RR_EX_pipeline|RF_D1|Output\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output\(15),
	datab => \RR_EX_pipeline|ALUA_MUX|Output~q\,
	datac => \RR_EX_pipeline|RF_D1|Output\(15),
	datad => \RR_EX_pipeline|CPL|Output~q\,
	combout => \MUX_ALUA|F[15]~0_combout\);

-- Location: LCCOMB_X28_Y11_N28
\MuxA1|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux1~0_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & (((\ID_RR_pipeline|PC|Output\(14)) # (\RR_EX_pipeline|RF_D1|Output[7]~1_combout\)))) # (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & (\RF|Mux17~4_combout\ & 
-- ((!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux17~4_combout\,
	datab => \ID_RR_pipeline|PC|Output\(14),
	datac => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datad => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	combout => \MuxA1|Mux1~0_combout\);

-- Location: LCCOMB_X28_Y11_N18
\MuxA1|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux1~1_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & ((\MuxA1|Mux1~0_combout\ & (\PC|Output[14]~8_combout\)) # (!\MuxA1|Mux1~0_combout\ & ((\EX_MUX|Mux1~1_combout\))))) # (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & 
-- (\MuxA1|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datab => \MuxA1|Mux1~0_combout\,
	datac => \PC|Output[14]~8_combout\,
	datad => \EX_MUX|Mux1~1_combout\,
	combout => \MuxA1|Mux1~1_combout\);

-- Location: LCCOMB_X28_Y11_N4
\MuxA1|Mux1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux1~2_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & ((\MuxA1|Mux1~1_combout\))) # (!\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX_pipeline|RF_D1|Output[7]~0_combout\,
	datac => \MEM_WB_pipeline|Data_out_WB|Output\(14),
	datad => \MuxA1|Mux1~1_combout\,
	combout => \MuxA1|Mux1~2_combout\);

-- Location: FF_X28_Y11_N5
\RR_EX_pipeline|RF_D1|Output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MuxA1|Mux1~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D1|Output\(14));

-- Location: LCCOMB_X30_Y11_N22
\MUX_ALUA|F[14]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUA|F[14]~1_combout\ = (\RR_EX_pipeline|ALUA_MUX|Output~q\ & ((\RR_EX_pipeline|RF_D2|Output\(14) $ (\RR_EX_pipeline|CPL|Output~q\)))) # (!\RR_EX_pipeline|ALUA_MUX|Output~q\ & (\RR_EX_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output\(14),
	datab => \RR_EX_pipeline|ALUA_MUX|Output~q\,
	datac => \RR_EX_pipeline|RF_D2|Output\(14),
	datad => \RR_EX_pipeline|CPL|Output~q\,
	combout => \MUX_ALUA|F[14]~1_combout\);

-- Location: LCCOMB_X31_Y11_N18
\COMPL|Outp[14]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \COMPL|Outp[14]~5_combout\ = \RR_EX_pipeline|CPL|Output~q\ $ (\RR_EX_pipeline|RF_D2|Output\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|CPL|Output~q\,
	datac => \RR_EX_pipeline|RF_D2|Output\(14),
	combout => \COMPL|Outp[14]~5_combout\);

-- Location: FF_X27_Y9_N1
\MEM_WB_pipeline|Data_out_WB|Output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[13]~9_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|Data_out_WB|Output\(13));

-- Location: LCCOMB_X27_Y9_N16
\RR_EX_pipeline|RF_D2|Output[13]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D2|Output[13]~2_combout\ = (\MovingFWD|MuxB[0]~3_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(13))) # (!\MovingFWD|MuxB[0]~3_combout\ & ((\PC|Output[13]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MovingFWD|MuxB[0]~3_combout\,
	datab => \MEM_WB_pipeline|Data_out_WB|Output\(13),
	datad => \PC|Output[13]~9_combout\,
	combout => \RR_EX_pipeline|RF_D2|Output[13]~2_combout\);

-- Location: FF_X21_Y13_N31
\RF|Data[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(13),
	sload => VCC,
	ena => \RF|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[6][13]~q\);

-- Location: FF_X21_Y13_N3
\RF|Data[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(13),
	sload => VCC,
	ena => \RF|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[4][13]~q\);

-- Location: LCCOMB_X21_Y13_N30
\MuxB1|Mux2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux2~3_combout\ = (\ID_RR_pipeline|RS2|Output\(1) & ((\ID_RR_pipeline|RS2|Output\(0)) # ((\RF|Data[6][13]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(1) & (!\ID_RR_pipeline|RS2|Output\(0) & ((\RF|Data[4][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(1),
	datab => \ID_RR_pipeline|RS2|Output\(0),
	datac => \RF|Data[6][13]~q\,
	datad => \RF|Data[4][13]~q\,
	combout => \MuxB1|Mux2~3_combout\);

-- Location: FF_X20_Y13_N25
\RF|Data[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(13),
	sload => VCC,
	ena => \RF|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[5][13]~q\);

-- Location: FF_X20_Y13_N13
\RF|Data[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(13),
	sload => VCC,
	ena => \RF|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[7][13]~q\);

-- Location: LCCOMB_X20_Y13_N12
\MuxB1|Mux2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux2~4_combout\ = (\MuxB1|Mux2~3_combout\ & (((\RF|Data[7][13]~q\) # (!\ID_RR_pipeline|RS2|Output\(0))))) # (!\MuxB1|Mux2~3_combout\ & (\RF|Data[5][13]~q\ & ((\ID_RR_pipeline|RS2|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux2~3_combout\,
	datab => \RF|Data[5][13]~q\,
	datac => \RF|Data[7][13]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(0),
	combout => \MuxB1|Mux2~4_combout\);

-- Location: FF_X20_Y14_N31
\RF|Data[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(13),
	sload => VCC,
	ena => \RF|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[3][13]~q\);

-- Location: LCCOMB_X22_Y14_N6
\RF|Data[1][13]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[1][13]~9_combout\ = !\MEM_WB_pipeline|Data_out_WB|Output\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(13),
	combout => \RF|Data[1][13]~9_combout\);

-- Location: FF_X22_Y14_N7
\RF|Data[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[1][13]~9_combout\,
	ena => \RF|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[1][13]~q\);

-- Location: FF_X27_Y11_N3
\EX_MEM_pipeline|PC|Output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|PC|Output\(13),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|PC|Output\(13));

-- Location: LCCOMB_X27_Y11_N30
\MEM_WB_pipeline|PC|Output[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB_pipeline|PC|Output[13]~feeder_combout\ = \EX_MEM_pipeline|PC|Output\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_pipeline|PC|Output\(13),
	combout => \MEM_WB_pipeline|PC|Output[13]~feeder_combout\);

-- Location: FF_X27_Y11_N31
\MEM_WB_pipeline|PC|Output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MEM_WB_pipeline|PC|Output[13]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|PC|Output\(13));

-- Location: FF_X21_Y14_N15
\RF|Data[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|PC|Output\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[0][13]~q\);

-- Location: LCCOMB_X20_Y14_N20
\MuxB1|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux2~0_combout\ = (\ID_RR_pipeline|RS2|Output\(1) & (((\ID_RR_pipeline|RS2|Output\(0))))) # (!\ID_RR_pipeline|RS2|Output\(1) & ((\ID_RR_pipeline|RS2|Output\(0) & (!\RF|Data[1][13]~q\)) # (!\ID_RR_pipeline|RS2|Output\(0) & ((\RF|Data[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[1][13]~q\,
	datab => \RF|Data[0][13]~q\,
	datac => \ID_RR_pipeline|RS2|Output\(1),
	datad => \ID_RR_pipeline|RS2|Output\(0),
	combout => \MuxB1|Mux2~0_combout\);

-- Location: LCCOMB_X22_Y14_N8
\RF|Data[2][13]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[2][13]~8_combout\ = !\MEM_WB_pipeline|Data_out_WB|Output\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(13),
	combout => \RF|Data[2][13]~8_combout\);

-- Location: FF_X22_Y14_N9
\RF|Data[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[2][13]~8_combout\,
	ena => \RF|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[2][13]~q\);

-- Location: LCCOMB_X20_Y14_N18
\MuxB1|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux2~1_combout\ = (\MuxB1|Mux2~0_combout\ & ((\RF|Data[3][13]~q\) # ((!\ID_RR_pipeline|RS2|Output\(1))))) # (!\MuxB1|Mux2~0_combout\ & (((\ID_RR_pipeline|RS2|Output\(1) & !\RF|Data[2][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[3][13]~q\,
	datab => \MuxB1|Mux2~0_combout\,
	datac => \ID_RR_pipeline|RS2|Output\(1),
	datad => \RF|Data[2][13]~q\,
	combout => \MuxB1|Mux2~1_combout\);

-- Location: LCCOMB_X27_Y9_N2
\MuxB1|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux2~2_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & (((\RR_EX_pipeline|RF_D2|Output[4]~17_combout\)))) # (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & ((\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & ((\EX_MUX|Mux2~1_combout\))) # 
-- (!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & (\ID_RR_pipeline|PC|Output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|PC|Output\(13),
	datab => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	datac => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datad => \EX_MUX|Mux2~1_combout\,
	combout => \MuxB1|Mux2~2_combout\);

-- Location: LCCOMB_X27_Y9_N4
\MuxB1|Mux2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux2~5_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & ((\MuxB1|Mux2~2_combout\ & (\MuxB1|Mux2~4_combout\)) # (!\MuxB1|Mux2~2_combout\ & ((\MuxB1|Mux2~1_combout\))))) # (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & 
-- (((\MuxB1|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux2~4_combout\,
	datab => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	datac => \MuxB1|Mux2~1_combout\,
	datad => \MuxB1|Mux2~2_combout\,
	combout => \MuxB1|Mux2~5_combout\);

-- Location: FF_X27_Y9_N17
\RR_EX_pipeline|RF_D2|Output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|RF_D2|Output[13]~2_combout\,
	asdata => \MuxB1|Mux2~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \MovingFWD|MuxB[1]~4_combout\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D2|Output\(13));

-- Location: LCCOMB_X21_Y13_N2
\RF|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux18~0_combout\ = (\ID_RR_pipeline|RS1|Output\(0) & (((\ID_RR_pipeline|RS1|Output\(1))))) # (!\ID_RR_pipeline|RS1|Output\(0) & ((\ID_RR_pipeline|RS1|Output\(1) & (\RF|Data[6][13]~q\)) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Data[4][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[6][13]~q\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[4][13]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(1),
	combout => \RF|Mux18~0_combout\);

-- Location: LCCOMB_X20_Y13_N24
\RF|Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux18~1_combout\ = (\RF|Mux18~0_combout\ & (((\RF|Data[7][13]~q\)) # (!\ID_RR_pipeline|RS1|Output\(0)))) # (!\RF|Mux18~0_combout\ & (\ID_RR_pipeline|RS1|Output\(0) & (\RF|Data[5][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux18~0_combout\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[5][13]~q\,
	datad => \RF|Data[7][13]~q\,
	combout => \RF|Mux18~1_combout\);

-- Location: LCCOMB_X21_Y14_N14
\RF|Mux18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux18~2_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & (((\ID_RR_pipeline|RS1|Output\(0))))) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\ID_RR_pipeline|RS1|Output\(0) & (!\RF|Data[1][13]~q\)) # (!\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Data[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Data[1][13]~q\,
	datac => \RF|Data[0][13]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(0),
	combout => \RF|Mux18~2_combout\);

-- Location: LCCOMB_X20_Y14_N30
\RF|Mux18~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux18~3_combout\ = (\RF|Mux18~2_combout\ & (((\RF|Data[3][13]~q\)) # (!\ID_RR_pipeline|RS1|Output\(1)))) # (!\RF|Mux18~2_combout\ & (\ID_RR_pipeline|RS1|Output\(1) & ((!\RF|Data[2][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux18~2_combout\,
	datab => \ID_RR_pipeline|RS1|Output\(1),
	datac => \RF|Data[3][13]~q\,
	datad => \RF|Data[2][13]~q\,
	combout => \RF|Mux18~3_combout\);

-- Location: LCCOMB_X20_Y13_N4
\RF|Mux18~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux18~4_combout\ = (\ID_RR_pipeline|RS1|Output\(2) & (\RF|Mux18~1_combout\)) # (!\ID_RR_pipeline|RS1|Output\(2) & ((\RF|Mux18~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(2),
	datab => \RF|Mux18~1_combout\,
	datad => \RF|Mux18~3_combout\,
	combout => \RF|Mux18~4_combout\);

-- Location: LCCOMB_X27_Y9_N14
\MuxA1|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux2~0_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & (((\RR_EX_pipeline|RF_D1|Output[7]~3_combout\)))) # (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & ((\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & ((\ID_RR_pipeline|PC|Output\(13)))) # 
-- (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & (\RF|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datab => \RF|Mux18~4_combout\,
	datac => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datad => \ID_RR_pipeline|PC|Output\(13),
	combout => \MuxA1|Mux2~0_combout\);

-- Location: LCCOMB_X27_Y9_N28
\MuxA1|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux2~1_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & ((\MuxA1|Mux2~0_combout\ & ((\PC|Output[13]~9_combout\))) # (!\MuxA1|Mux2~0_combout\ & (\EX_MUX|Mux2~1_combout\)))) # (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & 
-- (((\MuxA1|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datab => \EX_MUX|Mux2~1_combout\,
	datac => \MuxA1|Mux2~0_combout\,
	datad => \PC|Output[13]~9_combout\,
	combout => \MuxA1|Mux2~1_combout\);

-- Location: LCCOMB_X27_Y9_N22
\MuxA1|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux2~2_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & ((\MuxA1|Mux2~1_combout\))) # (!\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX_pipeline|RF_D1|Output[7]~0_combout\,
	datac => \MEM_WB_pipeline|Data_out_WB|Output\(13),
	datad => \MuxA1|Mux2~1_combout\,
	combout => \MuxA1|Mux2~2_combout\);

-- Location: FF_X27_Y9_N23
\RR_EX_pipeline|RF_D1|Output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MuxA1|Mux2~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D1|Output\(13));

-- Location: LCCOMB_X30_Y11_N8
\MUX_ALUA|F[13]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUA|F[13]~2_combout\ = (\RR_EX_pipeline|ALUA_MUX|Output~q\ & (\RR_EX_pipeline|RF_D2|Output\(13) $ ((\RR_EX_pipeline|CPL|Output~q\)))) # (!\RR_EX_pipeline|ALUA_MUX|Output~q\ & (((\RR_EX_pipeline|RF_D1|Output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output\(13),
	datab => \RR_EX_pipeline|CPL|Output~q\,
	datac => \RR_EX_pipeline|ALUA_MUX|Output~q\,
	datad => \RR_EX_pipeline|RF_D1|Output\(13),
	combout => \MUX_ALUA|F[13]~2_combout\);

-- Location: LCCOMB_X30_Y11_N18
\COMPL|Outp[13]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \COMPL|Outp[13]~3_combout\ = \RR_EX_pipeline|RF_D2|Output\(13) $ (\RR_EX_pipeline|CPL|Output~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RR_EX_pipeline|RF_D2|Output\(13),
	datad => \RR_EX_pipeline|CPL|Output~q\,
	combout => \COMPL|Outp[13]~3_combout\);

-- Location: FF_X29_Y11_N31
\MEM_WB_pipeline|Data_out_WB|Output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[12]~10_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|Data_out_WB|Output\(12));

-- Location: LCCOMB_X27_Y9_N18
\RR_EX_pipeline|RF_D2|Output[12]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D2|Output[12]~3_combout\ = (\MovingFWD|MuxB[0]~3_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(12))) # (!\MovingFWD|MuxB[0]~3_combout\ & ((\PC|Output[12]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MovingFWD|MuxB[0]~3_combout\,
	datab => \MEM_WB_pipeline|Data_out_WB|Output\(12),
	datad => \PC|Output[12]~10_combout\,
	combout => \RR_EX_pipeline|RF_D2|Output[12]~3_combout\);

-- Location: FF_X21_Y10_N13
\RF|Data[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(12),
	sload => VCC,
	ena => \RF|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[3][12]~q\);

-- Location: FF_X21_Y10_N5
\RF|Data[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(12),
	sload => VCC,
	ena => \RF|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[2][12]~q\);

-- Location: LCCOMB_X22_Y11_N28
\RF|Data[1][12]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[1][12]~7_combout\ = !\MEM_WB_pipeline|Data_out_WB|Output\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MEM_WB_pipeline|Data_out_WB|Output\(12),
	combout => \RF|Data[1][12]~7_combout\);

-- Location: FF_X22_Y11_N29
\RF|Data[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[1][12]~7_combout\,
	ena => \RF|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[1][12]~q\);

-- Location: LCCOMB_X22_Y11_N22
\EX_MEM_pipeline|PC|Output[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|PC|Output[12]~feeder_combout\ = \RR_EX_pipeline|PC|Output\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RR_EX_pipeline|PC|Output\(12),
	combout => \EX_MEM_pipeline|PC|Output[12]~feeder_combout\);

-- Location: FF_X22_Y11_N23
\EX_MEM_pipeline|PC|Output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|PC|Output[12]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|PC|Output\(12));

-- Location: FF_X22_Y11_N5
\MEM_WB_pipeline|PC|Output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \EX_MEM_pipeline|PC|Output\(12),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|PC|Output\(12));

-- Location: FF_X22_Y11_N27
\RF|Data[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|PC|Output\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[0][12]~q\);

-- Location: LCCOMB_X21_Y10_N24
\MuxB1|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux3~0_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & (((\ID_RR_pipeline|RS2|Output\(1))) # (!\RF|Data[1][12]~q\))) # (!\ID_RR_pipeline|RS2|Output\(0) & (((\RF|Data[0][12]~q\ & !\ID_RR_pipeline|RS2|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[1][12]~q\,
	datab => \ID_RR_pipeline|RS2|Output\(0),
	datac => \RF|Data[0][12]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(1),
	combout => \MuxB1|Mux3~0_combout\);

-- Location: LCCOMB_X21_Y10_N4
\MuxB1|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux3~1_combout\ = (\ID_RR_pipeline|RS2|Output\(1) & ((\MuxB1|Mux3~0_combout\ & (\RF|Data[3][12]~q\)) # (!\MuxB1|Mux3~0_combout\ & ((\RF|Data[2][12]~q\))))) # (!\ID_RR_pipeline|RS2|Output\(1) & (((\MuxB1|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[3][12]~q\,
	datab => \ID_RR_pipeline|RS2|Output\(1),
	datac => \RF|Data[2][12]~q\,
	datad => \MuxB1|Mux3~0_combout\,
	combout => \MuxB1|Mux3~1_combout\);

-- Location: LCCOMB_X27_Y10_N30
\MuxB1|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux3~2_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & ((\MuxB1|Mux3~1_combout\) # ((\RR_EX_pipeline|RF_D2|Output[4]~17_combout\)))) # (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & (((\ID_RR_pipeline|PC|Output\(12) & 
-- !\RR_EX_pipeline|RF_D2|Output[4]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux3~1_combout\,
	datab => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	datac => \ID_RR_pipeline|PC|Output\(12),
	datad => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	combout => \MuxB1|Mux3~2_combout\);

-- Location: FF_X21_Y13_N7
\RF|Data[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(12),
	sload => VCC,
	ena => \RF|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[4][12]~q\);

-- Location: FF_X21_Y13_N21
\RF|Data[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(12),
	sload => VCC,
	ena => \RF|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[6][12]~q\);

-- Location: LCCOMB_X21_Y13_N20
\MuxB1|Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux3~3_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & (((\ID_RR_pipeline|RS2|Output\(1))))) # (!\ID_RR_pipeline|RS2|Output\(0) & ((\ID_RR_pipeline|RS2|Output\(1) & ((\RF|Data[6][12]~q\))) # (!\ID_RR_pipeline|RS2|Output\(1) & (\RF|Data[4][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[4][12]~q\,
	datab => \ID_RR_pipeline|RS2|Output\(0),
	datac => \RF|Data[6][12]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(1),
	combout => \MuxB1|Mux3~3_combout\);

-- Location: FF_X20_Y13_N29
\RF|Data[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(12),
	sload => VCC,
	ena => \RF|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[7][12]~q\);

-- Location: FF_X20_Y13_N31
\RF|Data[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(12),
	sload => VCC,
	ena => \RF|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[5][12]~q\);

-- Location: LCCOMB_X20_Y13_N30
\MuxB1|Mux3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux3~4_combout\ = (\MuxB1|Mux3~3_combout\ & ((\RF|Data[7][12]~q\) # ((!\ID_RR_pipeline|RS2|Output\(0))))) # (!\MuxB1|Mux3~3_combout\ & (((\RF|Data[5][12]~q\ & \ID_RR_pipeline|RS2|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux3~3_combout\,
	datab => \RF|Data[7][12]~q\,
	datac => \RF|Data[5][12]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(0),
	combout => \MuxB1|Mux3~4_combout\);

-- Location: LCCOMB_X27_Y9_N30
\MuxB1|Mux3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux3~5_combout\ = (\MuxB1|Mux3~2_combout\ & ((\MuxB1|Mux3~4_combout\) # ((!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\)))) # (!\MuxB1|Mux3~2_combout\ & (((\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & \EX_MUX|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux3~2_combout\,
	datab => \MuxB1|Mux3~4_combout\,
	datac => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datad => \EX_MUX|Mux3~1_combout\,
	combout => \MuxB1|Mux3~5_combout\);

-- Location: FF_X27_Y9_N19
\RR_EX_pipeline|RF_D2|Output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|RF_D2|Output[12]~3_combout\,
	asdata => \MuxB1|Mux3~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \MovingFWD|MuxB[1]~4_combout\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D2|Output\(12));

-- Location: LCCOMB_X31_Y11_N28
\COMPL|Outp[12]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \COMPL|Outp[12]~2_combout\ = \RR_EX_pipeline|CPL|Output~q\ $ (\RR_EX_pipeline|RF_D2|Output\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|CPL|Output~q\,
	datac => \RR_EX_pipeline|RF_D2|Output\(12),
	combout => \COMPL|Outp[12]~2_combout\);

-- Location: LCCOMB_X21_Y13_N6
\RF|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux19~0_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & ((\ID_RR_pipeline|RS1|Output\(0)) # ((\RF|Data[6][12]~q\)))) # (!\ID_RR_pipeline|RS1|Output\(1) & (!\ID_RR_pipeline|RS1|Output\(0) & (\RF|Data[4][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[4][12]~q\,
	datad => \RF|Data[6][12]~q\,
	combout => \RF|Mux19~0_combout\);

-- Location: LCCOMB_X20_Y13_N28
\RF|Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux19~1_combout\ = (\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Mux19~0_combout\ & ((\RF|Data[7][12]~q\))) # (!\RF|Mux19~0_combout\ & (\RF|Data[5][12]~q\)))) # (!\ID_RR_pipeline|RS1|Output\(0) & (((\RF|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[5][12]~q\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[7][12]~q\,
	datad => \RF|Mux19~0_combout\,
	combout => \RF|Mux19~1_combout\);

-- Location: LCCOMB_X22_Y11_N26
\RF|Mux19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux19~2_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & (((\ID_RR_pipeline|RS1|Output\(0))))) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\ID_RR_pipeline|RS1|Output\(0) & (!\RF|Data[1][12]~q\)) # (!\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Data[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Data[1][12]~q\,
	datac => \RF|Data[0][12]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(0),
	combout => \RF|Mux19~2_combout\);

-- Location: LCCOMB_X21_Y10_N12
\RF|Mux19~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux19~3_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Mux19~2_combout\ & ((\RF|Data[3][12]~q\))) # (!\RF|Mux19~2_combout\ & (\RF|Data[2][12]~q\)))) # (!\ID_RR_pipeline|RS1|Output\(1) & (((\RF|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Data[2][12]~q\,
	datac => \RF|Data[3][12]~q\,
	datad => \RF|Mux19~2_combout\,
	combout => \RF|Mux19~3_combout\);

-- Location: LCCOMB_X20_Y13_N8
\RF|Mux19~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux19~4_combout\ = (\ID_RR_pipeline|RS1|Output\(2) & (\RF|Mux19~1_combout\)) # (!\ID_RR_pipeline|RS1|Output\(2) & ((\RF|Mux19~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(2),
	datab => \RF|Mux19~1_combout\,
	datac => \RF|Mux19~3_combout\,
	combout => \RF|Mux19~4_combout\);

-- Location: LCCOMB_X29_Y11_N6
\MuxA1|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux3~0_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & (\RR_EX_pipeline|RF_D1|Output[7]~1_combout\)) # (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & ((\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & (\EX_MUX|Mux3~1_combout\)) # 
-- (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & ((\RF|Mux19~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datab => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datac => \EX_MUX|Mux3~1_combout\,
	datad => \RF|Mux19~4_combout\,
	combout => \MuxA1|Mux3~0_combout\);

-- Location: LCCOMB_X29_Y11_N24
\MuxA1|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux3~1_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & ((\MuxA1|Mux3~0_combout\ & ((\PC|Output[12]~10_combout\))) # (!\MuxA1|Mux3~0_combout\ & (\ID_RR_pipeline|PC|Output\(12))))) # (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & 
-- (((\MuxA1|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datab => \ID_RR_pipeline|PC|Output\(12),
	datac => \PC|Output[12]~10_combout\,
	datad => \MuxA1|Mux3~0_combout\,
	combout => \MuxA1|Mux3~1_combout\);

-- Location: LCCOMB_X29_Y11_N16
\MuxA1|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux3~2_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & ((\MuxA1|Mux3~1_combout\))) # (!\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~0_combout\,
	datab => \MEM_WB_pipeline|Data_out_WB|Output\(12),
	datad => \MuxA1|Mux3~1_combout\,
	combout => \MuxA1|Mux3~2_combout\);

-- Location: FF_X29_Y11_N17
\RR_EX_pipeline|RF_D1|Output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MuxA1|Mux3~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D1|Output\(12));

-- Location: LCCOMB_X31_Y11_N10
\MUX_ALUA|F[12]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUA|F[12]~3_combout\ = (\RR_EX_pipeline|ALUA_MUX|Output~q\ & (\RR_EX_pipeline|CPL|Output~q\ $ (((\RR_EX_pipeline|RF_D2|Output\(12)))))) # (!\RR_EX_pipeline|ALUA_MUX|Output~q\ & (((\RR_EX_pipeline|RF_D1|Output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|CPL|Output~q\,
	datab => \RR_EX_pipeline|RF_D1|Output\(12),
	datac => \RR_EX_pipeline|RF_D2|Output\(12),
	datad => \RR_EX_pipeline|ALUA_MUX|Output~q\,
	combout => \MUX_ALUA|F[12]~3_combout\);

-- Location: FF_X32_Y14_N25
\MEM_WB_pipeline|Data_out_WB|Output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[11]~11_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|Data_out_WB|Output\(11));

-- Location: LCCOMB_X32_Y14_N26
\RR_EX_pipeline|RF_D2|Output[11]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D2|Output[11]~4_combout\ = (\MovingFWD|MuxB[0]~3_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(11))) # (!\MovingFWD|MuxB[0]~3_combout\ & ((\PC|Output[11]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_pipeline|Data_out_WB|Output\(11),
	datab => \MovingFWD|MuxB[0]~3_combout\,
	datad => \PC|Output[11]~11_combout\,
	combout => \RR_EX_pipeline|RF_D2|Output[11]~4_combout\);

-- Location: FF_X22_Y13_N25
\RF|Data[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(11),
	sload => VCC,
	ena => \RF|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[5][11]~q\);

-- Location: FF_X22_Y13_N1
\RF|Data[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(11),
	sload => VCC,
	ena => \RF|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[7][11]~q\);

-- Location: FF_X21_Y13_N27
\RF|Data[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(11),
	sload => VCC,
	ena => \RF|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[4][11]~q\);

-- Location: FF_X21_Y13_N9
\RF|Data[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(11),
	sload => VCC,
	ena => \RF|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[6][11]~q\);

-- Location: LCCOMB_X21_Y13_N8
\MuxB1|Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux4~3_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & (((\ID_RR_pipeline|RS2|Output\(1))))) # (!\ID_RR_pipeline|RS2|Output\(0) & ((\ID_RR_pipeline|RS2|Output\(1) & ((\RF|Data[6][11]~q\))) # (!\ID_RR_pipeline|RS2|Output\(1) & (\RF|Data[4][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[4][11]~q\,
	datab => \ID_RR_pipeline|RS2|Output\(0),
	datac => \RF|Data[6][11]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(1),
	combout => \MuxB1|Mux4~3_combout\);

-- Location: LCCOMB_X22_Y13_N0
\MuxB1|Mux4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux4~4_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & ((\MuxB1|Mux4~3_combout\ & ((\RF|Data[7][11]~q\))) # (!\MuxB1|Mux4~3_combout\ & (\RF|Data[5][11]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(0) & (((\MuxB1|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(0),
	datab => \RF|Data[5][11]~q\,
	datac => \RF|Data[7][11]~q\,
	datad => \MuxB1|Mux4~3_combout\,
	combout => \MuxB1|Mux4~4_combout\);

-- Location: LCCOMB_X30_Y11_N20
\EX_MEM_pipeline|PC|Output[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|PC|Output[11]~feeder_combout\ = \RR_EX_pipeline|PC|Output\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RR_EX_pipeline|PC|Output\(11),
	combout => \EX_MEM_pipeline|PC|Output[11]~feeder_combout\);

-- Location: FF_X30_Y11_N21
\EX_MEM_pipeline|PC|Output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|PC|Output[11]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|PC|Output\(11));

-- Location: LCCOMB_X30_Y11_N10
\MEM_WB_pipeline|PC|Output[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB_pipeline|PC|Output[11]~feeder_combout\ = \EX_MEM_pipeline|PC|Output\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_pipeline|PC|Output\(11),
	combout => \MEM_WB_pipeline|PC|Output[11]~feeder_combout\);

-- Location: FF_X30_Y11_N11
\MEM_WB_pipeline|PC|Output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MEM_WB_pipeline|PC|Output[11]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|PC|Output\(11));

-- Location: LCCOMB_X30_Y11_N24
\RF|Data[0][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[0][11]~feeder_combout\ = \MEM_WB_pipeline|PC|Output\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|PC|Output\(11),
	combout => \RF|Data[0][11]~feeder_combout\);

-- Location: FF_X30_Y11_N25
\RF|Data[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[0][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[0][11]~q\);

-- Location: LCCOMB_X25_Y13_N4
\RF|Data[1][11]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[1][11]~5_combout\ = !\MEM_WB_pipeline|Data_out_WB|Output\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(11),
	combout => \RF|Data[1][11]~5_combout\);

-- Location: FF_X25_Y13_N5
\RF|Data[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[1][11]~5_combout\,
	ena => \RF|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[1][11]~q\);

-- Location: LCCOMB_X25_Y13_N12
\MuxB1|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux4~0_combout\ = (\ID_RR_pipeline|RS2|Output\(1) & (\ID_RR_pipeline|RS2|Output\(0))) # (!\ID_RR_pipeline|RS2|Output\(1) & ((\ID_RR_pipeline|RS2|Output\(0) & ((!\RF|Data[1][11]~q\))) # (!\ID_RR_pipeline|RS2|Output\(0) & (\RF|Data[0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(1),
	datab => \ID_RR_pipeline|RS2|Output\(0),
	datac => \RF|Data[0][11]~q\,
	datad => \RF|Data[1][11]~q\,
	combout => \MuxB1|Mux4~0_combout\);

-- Location: FF_X24_Y13_N5
\RF|Data[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(11),
	sload => VCC,
	ena => \RF|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[3][11]~q\);

-- Location: LCCOMB_X24_Y13_N8
\RF|Data[2][11]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[2][11]~6_combout\ = !\MEM_WB_pipeline|Data_out_WB|Output\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MEM_WB_pipeline|Data_out_WB|Output\(11),
	combout => \RF|Data[2][11]~6_combout\);

-- Location: FF_X24_Y13_N9
\RF|Data[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[2][11]~6_combout\,
	ena => \RF|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[2][11]~q\);

-- Location: LCCOMB_X25_Y13_N10
\MuxB1|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux4~1_combout\ = (\MuxB1|Mux4~0_combout\ & ((\RF|Data[3][11]~q\) # ((!\ID_RR_pipeline|RS2|Output\(1))))) # (!\MuxB1|Mux4~0_combout\ & (((\ID_RR_pipeline|RS2|Output\(1) & !\RF|Data[2][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux4~0_combout\,
	datab => \RF|Data[3][11]~q\,
	datac => \ID_RR_pipeline|RS2|Output\(1),
	datad => \RF|Data[2][11]~q\,
	combout => \MuxB1|Mux4~1_combout\);

-- Location: LCCOMB_X32_Y14_N16
\MuxB1|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux4~2_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & ((\RR_EX_pipeline|RF_D2|Output[4]~16_combout\) # ((\EX_MUX|Mux4~1_combout\)))) # (!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & 
-- (\ID_RR_pipeline|PC|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datab => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	datac => \ID_RR_pipeline|PC|Output\(11),
	datad => \EX_MUX|Mux4~1_combout\,
	combout => \MuxB1|Mux4~2_combout\);

-- Location: LCCOMB_X32_Y14_N22
\MuxB1|Mux4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux4~5_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & ((\MuxB1|Mux4~2_combout\ & (\MuxB1|Mux4~4_combout\)) # (!\MuxB1|Mux4~2_combout\ & ((\MuxB1|Mux4~1_combout\))))) # (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & 
-- (((\MuxB1|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux4~4_combout\,
	datab => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	datac => \MuxB1|Mux4~1_combout\,
	datad => \MuxB1|Mux4~2_combout\,
	combout => \MuxB1|Mux4~5_combout\);

-- Location: FF_X32_Y14_N27
\RR_EX_pipeline|RF_D2|Output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|RF_D2|Output[11]~4_combout\,
	asdata => \MuxB1|Mux4~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \MovingFWD|MuxB[1]~4_combout\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D2|Output\(11));

-- Location: LCCOMB_X25_Y13_N22
\RF|Mux20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux20~2_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & (((\ID_RR_pipeline|RS1|Output\(0))))) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\ID_RR_pipeline|RS1|Output\(0) & (!\RF|Data[1][11]~q\)) # (!\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Data[0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Data[1][11]~q\,
	datac => \RF|Data[0][11]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(0),
	combout => \RF|Mux20~2_combout\);

-- Location: LCCOMB_X24_Y13_N4
\RF|Mux20~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux20~3_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Mux20~2_combout\ & ((\RF|Data[3][11]~q\))) # (!\RF|Mux20~2_combout\ & (!\RF|Data[2][11]~q\)))) # (!\ID_RR_pipeline|RS1|Output\(1) & (((\RF|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[2][11]~q\,
	datab => \ID_RR_pipeline|RS1|Output\(1),
	datac => \RF|Data[3][11]~q\,
	datad => \RF|Mux20~2_combout\,
	combout => \RF|Mux20~3_combout\);

-- Location: LCCOMB_X21_Y13_N26
\RF|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux20~0_combout\ = (\ID_RR_pipeline|RS1|Output\(0) & (((\ID_RR_pipeline|RS1|Output\(1))))) # (!\ID_RR_pipeline|RS1|Output\(0) & ((\ID_RR_pipeline|RS1|Output\(1) & (\RF|Data[6][11]~q\)) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Data[4][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[6][11]~q\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[4][11]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(1),
	combout => \RF|Mux20~0_combout\);

-- Location: LCCOMB_X22_Y13_N24
\RF|Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux20~1_combout\ = (\RF|Mux20~0_combout\ & (((\RF|Data[7][11]~q\)) # (!\ID_RR_pipeline|RS1|Output\(0)))) # (!\RF|Mux20~0_combout\ & (\ID_RR_pipeline|RS1|Output\(0) & (\RF|Data[5][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux20~0_combout\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[5][11]~q\,
	datad => \RF|Data[7][11]~q\,
	combout => \RF|Mux20~1_combout\);

-- Location: LCCOMB_X24_Y13_N14
\RF|Mux20~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux20~4_combout\ = (\ID_RR_pipeline|RS1|Output\(2) & ((\RF|Mux20~1_combout\))) # (!\ID_RR_pipeline|RS1|Output\(2) & (\RF|Mux20~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_RR_pipeline|RS1|Output\(2),
	datac => \RF|Mux20~3_combout\,
	datad => \RF|Mux20~1_combout\,
	combout => \RF|Mux20~4_combout\);

-- Location: LCCOMB_X32_Y14_N4
\MuxA1|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux4~0_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & (\RR_EX_pipeline|RF_D1|Output[7]~3_combout\)) # (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & ((\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & (\ID_RR_pipeline|PC|Output\(11))) # 
-- (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & ((\RF|Mux20~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datab => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datac => \ID_RR_pipeline|PC|Output\(11),
	datad => \RF|Mux20~4_combout\,
	combout => \MuxA1|Mux4~0_combout\);

-- Location: LCCOMB_X32_Y14_N18
\MuxA1|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux4~1_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & ((\MuxA1|Mux4~0_combout\ & (\PC|Output[11]~11_combout\)) # (!\MuxA1|Mux4~0_combout\ & ((\EX_MUX|Mux4~1_combout\))))) # (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & 
-- (((\MuxA1|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datab => \PC|Output[11]~11_combout\,
	datac => \MuxA1|Mux4~0_combout\,
	datad => \EX_MUX|Mux4~1_combout\,
	combout => \MuxA1|Mux4~1_combout\);

-- Location: LCCOMB_X32_Y14_N2
\MuxA1|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux4~2_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & ((\MuxA1|Mux4~1_combout\))) # (!\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~0_combout\,
	datac => \MEM_WB_pipeline|Data_out_WB|Output\(11),
	datad => \MuxA1|Mux4~1_combout\,
	combout => \MuxA1|Mux4~2_combout\);

-- Location: FF_X32_Y14_N3
\RR_EX_pipeline|RF_D1|Output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MuxA1|Mux4~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D1|Output\(11));

-- Location: LCCOMB_X32_Y14_N20
\MUX_ALUA|F[11]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUA|F[11]~4_combout\ = (\RR_EX_pipeline|ALUA_MUX|Output~q\ & (\RR_EX_pipeline|RF_D2|Output\(11) $ (((\RR_EX_pipeline|CPL|Output~q\))))) # (!\RR_EX_pipeline|ALUA_MUX|Output~q\ & (((\RR_EX_pipeline|RF_D1|Output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output\(11),
	datab => \RR_EX_pipeline|RF_D1|Output\(11),
	datac => \RR_EX_pipeline|CPL|Output~q\,
	datad => \RR_EX_pipeline|ALUA_MUX|Output~q\,
	combout => \MUX_ALUA|F[11]~4_combout\);

-- Location: FF_X31_Y10_N27
\MEM_WB_pipeline|Data_out_WB|Output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[10]~12_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|Data_out_WB|Output\(10));

-- Location: LCCOMB_X31_Y10_N4
\RR_EX_pipeline|RF_D2|Output[10]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D2|Output[10]~5_combout\ = (\MovingFWD|MuxB[0]~3_combout\ & ((\MEM_WB_pipeline|Data_out_WB|Output\(10)))) # (!\MovingFWD|MuxB[0]~3_combout\ & (\PC|Output[10]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output[10]~12_combout\,
	datab => \MovingFWD|MuxB[0]~3_combout\,
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(10),
	combout => \RR_EX_pipeline|RF_D2|Output[10]~5_combout\);

-- Location: LCCOMB_X22_Y11_N30
\EX_MEM_pipeline|PC|Output[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|PC|Output[10]~feeder_combout\ = \RR_EX_pipeline|PC|Output\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RR_EX_pipeline|PC|Output\(10),
	combout => \EX_MEM_pipeline|PC|Output[10]~feeder_combout\);

-- Location: FF_X22_Y11_N31
\EX_MEM_pipeline|PC|Output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|PC|Output[10]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|PC|Output\(10));

-- Location: FF_X22_Y11_N9
\MEM_WB_pipeline|PC|Output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \EX_MEM_pipeline|PC|Output\(10),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|PC|Output\(10));

-- Location: FF_X22_Y11_N15
\RF|Data[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|PC|Output\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[0][10]~q\);

-- Location: LCCOMB_X22_Y11_N16
\RF|Data[1][10]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[1][10]~4_combout\ = !\MEM_WB_pipeline|Data_out_WB|Output\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(10),
	combout => \RF|Data[1][10]~4_combout\);

-- Location: FF_X22_Y11_N17
\RF|Data[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[1][10]~4_combout\,
	ena => \RF|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[1][10]~q\);

-- Location: LCCOMB_X21_Y10_N22
\MuxB1|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux5~0_combout\ = (\ID_RR_pipeline|RS2|Output\(1) & (((\ID_RR_pipeline|RS2|Output\(0))))) # (!\ID_RR_pipeline|RS2|Output\(1) & ((\ID_RR_pipeline|RS2|Output\(0) & ((!\RF|Data[1][10]~q\))) # (!\ID_RR_pipeline|RS2|Output\(0) & (\RF|Data[0][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[0][10]~q\,
	datab => \ID_RR_pipeline|RS2|Output\(1),
	datac => \ID_RR_pipeline|RS2|Output\(0),
	datad => \RF|Data[1][10]~q\,
	combout => \MuxB1|Mux5~0_combout\);

-- Location: FF_X21_Y10_N15
\RF|Data[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(10),
	sload => VCC,
	ena => \RF|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[3][10]~q\);

-- Location: FF_X21_Y10_N29
\RF|Data[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(10),
	sload => VCC,
	ena => \RF|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[2][10]~q\);

-- Location: LCCOMB_X21_Y10_N28
\MuxB1|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux5~1_combout\ = (\MuxB1|Mux5~0_combout\ & ((\RF|Data[3][10]~q\) # ((!\ID_RR_pipeline|RS2|Output\(1))))) # (!\MuxB1|Mux5~0_combout\ & (((\RF|Data[2][10]~q\ & \ID_RR_pipeline|RS2|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux5~0_combout\,
	datab => \RF|Data[3][10]~q\,
	datac => \RF|Data[2][10]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(1),
	combout => \MuxB1|Mux5~1_combout\);

-- Location: LCCOMB_X29_Y10_N10
\MuxB1|Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux5~2_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & (((\RR_EX_pipeline|RF_D2|Output[4]~16_combout\)))) # (!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & ((\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & ((\MuxB1|Mux5~1_combout\))) # 
-- (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & (\ID_RR_pipeline|PC|Output\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|PC|Output\(10),
	datab => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datac => \MuxB1|Mux5~1_combout\,
	datad => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	combout => \MuxB1|Mux5~2_combout\);

-- Location: FF_X22_Y12_N25
\RF|Data[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(10),
	sload => VCC,
	ena => \RF|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[6][10]~q\);

-- Location: FF_X21_Y12_N23
\RF|Data[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(10),
	sload => VCC,
	ena => \RF|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[4][10]~q\);

-- Location: LCCOMB_X22_Y12_N28
\MuxB1|Mux5~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux5~3_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & (((\ID_RR_pipeline|RS2|Output\(1))))) # (!\ID_RR_pipeline|RS2|Output\(0) & ((\ID_RR_pipeline|RS2|Output\(1) & (\RF|Data[6][10]~q\)) # (!\ID_RR_pipeline|RS2|Output\(1) & ((\RF|Data[4][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(0),
	datab => \RF|Data[6][10]~q\,
	datac => \ID_RR_pipeline|RS2|Output\(1),
	datad => \RF|Data[4][10]~q\,
	combout => \MuxB1|Mux5~3_combout\);

-- Location: FF_X22_Y12_N27
\RF|Data[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(10),
	sload => VCC,
	ena => \RF|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[5][10]~q\);

-- Location: FF_X21_Y12_N11
\RF|Data[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(10),
	sload => VCC,
	ena => \RF|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[7][10]~q\);

-- Location: LCCOMB_X22_Y12_N26
\MuxB1|Mux5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux5~4_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & ((\MuxB1|Mux5~3_combout\ & ((\RF|Data[7][10]~q\))) # (!\MuxB1|Mux5~3_combout\ & (\RF|Data[5][10]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(0) & (\MuxB1|Mux5~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(0),
	datab => \MuxB1|Mux5~3_combout\,
	datac => \RF|Data[5][10]~q\,
	datad => \RF|Data[7][10]~q\,
	combout => \MuxB1|Mux5~4_combout\);

-- Location: LCCOMB_X30_Y10_N30
\MuxB1|Mux5~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux5~5_combout\ = (\MuxB1|Mux5~2_combout\ & (((\MuxB1|Mux5~4_combout\)) # (!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\))) # (!\MuxB1|Mux5~2_combout\ & (\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & (\EX_MUX|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux5~2_combout\,
	datab => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datac => \EX_MUX|Mux5~1_combout\,
	datad => \MuxB1|Mux5~4_combout\,
	combout => \MuxB1|Mux5~5_combout\);

-- Location: FF_X31_Y10_N5
\RR_EX_pipeline|RF_D2|Output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|RF_D2|Output[10]~5_combout\,
	asdata => \MuxB1|Mux5~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \MovingFWD|MuxB[1]~4_combout\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D2|Output\(10));

-- Location: LCCOMB_X31_Y10_N28
\COMPL|Outp[10]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \COMPL|Outp[10]~0_combout\ = \RR_EX_pipeline|RF_D2|Output\(10) $ (\RR_EX_pipeline|CPL|Output~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RR_EX_pipeline|RF_D2|Output\(10),
	datad => \RR_EX_pipeline|CPL|Output~q\,
	combout => \COMPL|Outp[10]~0_combout\);

-- Location: LCCOMB_X22_Y11_N14
\RF|Mux21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux21~2_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & (((\ID_RR_pipeline|RS1|Output\(0))))) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\ID_RR_pipeline|RS1|Output\(0) & (!\RF|Data[1][10]~q\)) # (!\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Data[0][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Data[1][10]~q\,
	datac => \RF|Data[0][10]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(0),
	combout => \RF|Mux21~2_combout\);

-- Location: LCCOMB_X21_Y10_N14
\RF|Mux21~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux21~3_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Mux21~2_combout\ & ((\RF|Data[3][10]~q\))) # (!\RF|Mux21~2_combout\ & (\RF|Data[2][10]~q\)))) # (!\ID_RR_pipeline|RS1|Output\(1) & (((\RF|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Data[2][10]~q\,
	datac => \RF|Data[3][10]~q\,
	datad => \RF|Mux21~2_combout\,
	combout => \RF|Mux21~3_combout\);

-- Location: LCCOMB_X21_Y12_N22
\RF|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux21~0_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & ((\ID_RR_pipeline|RS1|Output\(0)) # ((\RF|Data[6][10]~q\)))) # (!\ID_RR_pipeline|RS1|Output\(1) & (!\ID_RR_pipeline|RS1|Output\(0) & (\RF|Data[4][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[4][10]~q\,
	datad => \RF|Data[6][10]~q\,
	combout => \RF|Mux21~0_combout\);

-- Location: LCCOMB_X21_Y12_N10
\RF|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux21~1_combout\ = (\RF|Mux21~0_combout\ & (((\RF|Data[7][10]~q\)) # (!\ID_RR_pipeline|RS1|Output\(0)))) # (!\RF|Mux21~0_combout\ & (\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Data[5][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux21~0_combout\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[7][10]~q\,
	datad => \RF|Data[5][10]~q\,
	combout => \RF|Mux21~1_combout\);

-- Location: LCCOMB_X22_Y10_N0
\RF|Mux21~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux21~4_combout\ = (\ID_RR_pipeline|RS1|Output\(2) & ((\RF|Mux21~1_combout\))) # (!\ID_RR_pipeline|RS1|Output\(2) & (\RF|Mux21~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux21~3_combout\,
	datac => \ID_RR_pipeline|RS1|Output\(2),
	datad => \RF|Mux21~1_combout\,
	combout => \RF|Mux21~4_combout\);

-- Location: LCCOMB_X31_Y10_N8
\MuxA1|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux5~0_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & ((\RR_EX_pipeline|RF_D1|Output[7]~3_combout\) # ((\EX_MUX|Mux5~1_combout\)))) # (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & 
-- (\RF|Mux21~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datab => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datac => \RF|Mux21~4_combout\,
	datad => \EX_MUX|Mux5~1_combout\,
	combout => \MuxA1|Mux5~0_combout\);

-- Location: LCCOMB_X31_Y10_N18
\MuxA1|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux5~1_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & ((\MuxA1|Mux5~0_combout\ & (\PC|Output[10]~12_combout\)) # (!\MuxA1|Mux5~0_combout\ & ((\ID_RR_pipeline|PC|Output\(10)))))) # (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & 
-- (((\MuxA1|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output[10]~12_combout\,
	datab => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datac => \MuxA1|Mux5~0_combout\,
	datad => \ID_RR_pipeline|PC|Output\(10),
	combout => \MuxA1|Mux5~1_combout\);

-- Location: LCCOMB_X31_Y10_N10
\MuxA1|Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux5~2_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & ((\MuxA1|Mux5~1_combout\))) # (!\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_pipeline|Data_out_WB|Output\(10),
	datab => \RR_EX_pipeline|RF_D1|Output[7]~0_combout\,
	datad => \MuxA1|Mux5~1_combout\,
	combout => \MuxA1|Mux5~2_combout\);

-- Location: FF_X31_Y10_N11
\RR_EX_pipeline|RF_D1|Output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MuxA1|Mux5~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D1|Output\(10));

-- Location: LCCOMB_X31_Y10_N16
\MUX_ALUA|F[10]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUA|F[10]~5_combout\ = (\RR_EX_pipeline|ALUA_MUX|Output~q\ & (\RR_EX_pipeline|CPL|Output~q\ $ ((\RR_EX_pipeline|RF_D2|Output\(10))))) # (!\RR_EX_pipeline|ALUA_MUX|Output~q\ & (((\RR_EX_pipeline|RF_D1|Output\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|CPL|Output~q\,
	datab => \RR_EX_pipeline|ALUA_MUX|Output~q\,
	datac => \RR_EX_pipeline|RF_D2|Output\(10),
	datad => \RR_EX_pipeline|RF_D1|Output\(10),
	combout => \MUX_ALUA|F[10]~5_combout\);

-- Location: LCCOMB_X31_Y10_N24
\RR_EX_pipeline|RF_D2|Output[8]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D2|Output[8]~6_combout\ = (\MovingFWD|MuxB[0]~3_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(8))) # (!\MovingFWD|MuxB[0]~3_combout\ & ((\PC|Output[8]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MovingFWD|MuxB[0]~3_combout\,
	datab => \MEM_WB_pipeline|Data_out_WB|Output\(8),
	datad => \PC|Output[8]~13_combout\,
	combout => \RR_EX_pipeline|RF_D2|Output[8]~6_combout\);

-- Location: LCCOMB_X21_Y13_N28
\MuxB1|Mux7~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux7~3_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & (((\ID_RR_pipeline|RS2|Output\(1))))) # (!\ID_RR_pipeline|RS2|Output\(0) & ((\ID_RR_pipeline|RS2|Output\(1) & ((\RF|Data[6][8]~q\))) # (!\ID_RR_pipeline|RS2|Output\(1) & (\RF|Data[4][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[4][8]~q\,
	datab => \ID_RR_pipeline|RS2|Output\(0),
	datac => \RF|Data[6][8]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(1),
	combout => \MuxB1|Mux7~3_combout\);

-- Location: LCCOMB_X22_Y13_N18
\MuxB1|Mux7~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux7~4_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & ((\MuxB1|Mux7~3_combout\ & (\RF|Data[7][8]~q\)) # (!\MuxB1|Mux7~3_combout\ & ((\RF|Data[5][8]~q\))))) # (!\ID_RR_pipeline|RS2|Output\(0) & (((\MuxB1|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(0),
	datab => \RF|Data[7][8]~q\,
	datac => \RF|Data[5][8]~q\,
	datad => \MuxB1|Mux7~3_combout\,
	combout => \MuxB1|Mux7~4_combout\);

-- Location: LCCOMB_X21_Y10_N26
\MuxB1|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux7~0_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & ((\ID_RR_pipeline|RS2|Output\(1)) # ((\RF|Data[1][8]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(0) & (!\ID_RR_pipeline|RS2|Output\(1) & (!\RF|Data[0][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(0),
	datab => \ID_RR_pipeline|RS2|Output\(1),
	datac => \RF|Data[0][8]~q\,
	datad => \RF|Data[1][8]~q\,
	combout => \MuxB1|Mux7~0_combout\);

-- Location: LCCOMB_X21_Y10_N20
\MuxB1|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux7~1_combout\ = (\MuxB1|Mux7~0_combout\ & (((\RF|Data[3][8]~q\)) # (!\ID_RR_pipeline|RS2|Output\(1)))) # (!\MuxB1|Mux7~0_combout\ & (\ID_RR_pipeline|RS2|Output\(1) & (\RF|Data[2][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux7~0_combout\,
	datab => \ID_RR_pipeline|RS2|Output\(1),
	datac => \RF|Data[2][8]~q\,
	datad => \RF|Data[3][8]~q\,
	combout => \MuxB1|Mux7~1_combout\);

-- Location: LCCOMB_X31_Y10_N20
\MuxB1|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux7~2_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & (((\RR_EX_pipeline|RF_D2|Output[4]~16_combout\) # (\EX_MUX|Mux7~1_combout\)))) # (!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & (\ID_RR_pipeline|PC|Output\(8) & 
-- (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|PC|Output\(8),
	datab => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datac => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	datad => \EX_MUX|Mux7~1_combout\,
	combout => \MuxB1|Mux7~2_combout\);

-- Location: LCCOMB_X31_Y10_N30
\MuxB1|Mux7~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux7~5_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & ((\MuxB1|Mux7~2_combout\ & (\MuxB1|Mux7~4_combout\)) # (!\MuxB1|Mux7~2_combout\ & ((\MuxB1|Mux7~1_combout\))))) # (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & 
-- (((\MuxB1|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux7~4_combout\,
	datab => \MuxB1|Mux7~1_combout\,
	datac => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	datad => \MuxB1|Mux7~2_combout\,
	combout => \MuxB1|Mux7~5_combout\);

-- Location: FF_X31_Y10_N25
\RR_EX_pipeline|RF_D2|Output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|RF_D2|Output[8]~6_combout\,
	asdata => \MuxB1|Mux7~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \MovingFWD|MuxB[1]~4_combout\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D2|Output\(8));

-- Location: LCCOMB_X32_Y13_N28
\MUX_ALUA|F[8]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUA|F[8]~7_combout\ = (\RR_EX_pipeline|ALUA_MUX|Output~q\ & (\RR_EX_pipeline|CPL|Output~q\ $ (((\RR_EX_pipeline|RF_D2|Output\(8)))))) # (!\RR_EX_pipeline|ALUA_MUX|Output~q\ & (((\RR_EX_pipeline|RF_D1|Output\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|CPL|Output~q\,
	datab => \RR_EX_pipeline|RF_D1|Output\(8),
	datac => \RR_EX_pipeline|ALUA_MUX|Output~q\,
	datad => \RR_EX_pipeline|RF_D2|Output\(8),
	combout => \MUX_ALUA|F[8]~7_combout\);

-- Location: LCCOMB_X27_Y13_N4
\instruc_decode|Imm[8]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Imm[8]~1_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(7) & (\Jal|H_Jal~2_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(13) $ (!\IF_ID_Pipepline_Reg|Instruction|Output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(7),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datad => \Jal|H_Jal~2_combout\,
	combout => \instruc_decode|Imm[8]~1_combout\);

-- Location: LCCOMB_X27_Y13_N22
\instruc_decode|Imm[8]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Imm[8]~3_combout\ = (!\instruc_decode|Equal0~4_combout\ & ((\instruc_decode|Imm[8]~1_combout\) # ((\IF_ID_Pipepline_Reg|Instruction|Output\(8) & \instruc_decode|Imm[8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(8),
	datab => \instruc_decode|Imm[8]~2_combout\,
	datac => \instruc_decode|Imm[8]~1_combout\,
	datad => \instruc_decode|Equal0~4_combout\,
	combout => \instruc_decode|Imm[8]~3_combout\);

-- Location: FF_X27_Y13_N23
\ID_RR_pipeline|Imm|Output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|Imm[8]~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|Imm|Output\(8));

-- Location: FF_X32_Y13_N3
\RR_EX_pipeline|Imm|Output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|Imm|Output\(8),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|Imm|Output\(8));

-- Location: LCCOMB_X32_Y13_N2
\MUX_ALUB|F[8]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUB|F[8]~2_combout\ = (\RR_EX_pipeline|ALUB_MUX|Output~q\ & (((\RR_EX_pipeline|Imm|Output\(8))))) # (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & (\RR_EX_pipeline|CPL|Output~q\ $ ((\RR_EX_pipeline|RF_D2|Output\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|CPL|Output~q\,
	datab => \RR_EX_pipeline|RF_D2|Output\(8),
	datac => \RR_EX_pipeline|Imm|Output\(8),
	datad => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	combout => \MUX_ALUB|F[8]~2_combout\);

-- Location: LCCOMB_X32_Y13_N4
\ALU1_EX|carry~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~21_combout\ = (\MUX_ALUA|F[8]~7_combout\ & \MUX_ALUB|F[8]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUX_ALUA|F[8]~7_combout\,
	datad => \MUX_ALUB|F[8]~2_combout\,
	combout => \ALU1_EX|carry~21_combout\);

-- Location: FF_X31_Y10_N13
\MEM_WB_pipeline|Data_out_WB|Output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[9]~15_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|Data_out_WB|Output\(9));

-- Location: LCCOMB_X31_Y10_N22
\RR_EX_pipeline|RF_D2|Output[9]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D2|Output[9]~15_combout\ = (\MovingFWD|MuxB[0]~3_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(9))) # (!\MovingFWD|MuxB[0]~3_combout\ & ((\PC|Output[9]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MovingFWD|MuxB[0]~3_combout\,
	datab => \MEM_WB_pipeline|Data_out_WB|Output\(9),
	datad => \PC|Output[9]~15_combout\,
	combout => \RR_EX_pipeline|RF_D2|Output[9]~15_combout\);

-- Location: LCCOMB_X21_Y11_N12
\RF|Data[2][9]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[2][9]~1_combout\ = !\MEM_WB_pipeline|Data_out_WB|Output\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(9),
	combout => \RF|Data[2][9]~1_combout\);

-- Location: FF_X21_Y11_N13
\RF|Data[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[2][9]~1_combout\,
	ena => \RF|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[2][9]~q\);

-- Location: LCCOMB_X21_Y11_N30
\RF|Data[3][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[3][9]~feeder_combout\ = \MEM_WB_pipeline|Data_out_WB|Output\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(9),
	combout => \RF|Data[3][9]~feeder_combout\);

-- Location: FF_X21_Y11_N31
\RF|Data[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[3][9]~feeder_combout\,
	ena => \RF|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[3][9]~q\);

-- Location: FF_X27_Y11_N21
\EX_MEM_pipeline|PC|Output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|PC|Output\(9),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|PC|Output\(9));

-- Location: LCCOMB_X26_Y13_N24
\MEM_WB_pipeline|PC|Output[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB_pipeline|PC|Output[9]~feeder_combout\ = \EX_MEM_pipeline|PC|Output\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_pipeline|PC|Output\(9),
	combout => \MEM_WB_pipeline|PC|Output[9]~feeder_combout\);

-- Location: FF_X26_Y13_N25
\MEM_WB_pipeline|PC|Output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MEM_WB_pipeline|PC|Output[9]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|PC|Output\(9));

-- Location: LCCOMB_X20_Y10_N12
\RF|Data[0][9]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[0][9]~3_combout\ = !\MEM_WB_pipeline|PC|Output\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|PC|Output\(9),
	combout => \RF|Data[0][9]~3_combout\);

-- Location: FF_X20_Y10_N13
\RF|Data[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[0][9]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[0][9]~q\);

-- Location: LCCOMB_X20_Y10_N16
\RF|Data[1][9]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[1][9]~2_combout\ = !\MEM_WB_pipeline|Data_out_WB|Output\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(9),
	combout => \RF|Data[1][9]~2_combout\);

-- Location: FF_X20_Y10_N17
\RF|Data[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[1][9]~2_combout\,
	ena => \RF|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[1][9]~q\);

-- Location: LCCOMB_X20_Y10_N18
\MuxB1|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux6~0_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & (((\ID_RR_pipeline|RS2|Output\(1)) # (!\RF|Data[1][9]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(0) & (!\RF|Data[0][9]~q\ & (!\ID_RR_pipeline|RS2|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[0][9]~q\,
	datab => \ID_RR_pipeline|RS2|Output\(0),
	datac => \ID_RR_pipeline|RS2|Output\(1),
	datad => \RF|Data[1][9]~q\,
	combout => \MuxB1|Mux6~0_combout\);

-- Location: LCCOMB_X20_Y10_N20
\MuxB1|Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux6~1_combout\ = (\ID_RR_pipeline|RS2|Output\(1) & ((\MuxB1|Mux6~0_combout\ & ((\RF|Data[3][9]~q\))) # (!\MuxB1|Mux6~0_combout\ & (!\RF|Data[2][9]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(1) & (((\MuxB1|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[2][9]~q\,
	datab => \ID_RR_pipeline|RS2|Output\(1),
	datac => \RF|Data[3][9]~q\,
	datad => \MuxB1|Mux6~0_combout\,
	combout => \MuxB1|Mux6~1_combout\);

-- Location: LCCOMB_X27_Y10_N0
\MuxB1|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux6~2_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & (((\RR_EX_pipeline|RF_D2|Output[4]~16_combout\)))) # (!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & ((\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & ((\MuxB1|Mux6~1_combout\))) # 
-- (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & (\ID_RR_pipeline|PC|Output\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datab => \ID_RR_pipeline|PC|Output\(9),
	datac => \MuxB1|Mux6~1_combout\,
	datad => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	combout => \MuxB1|Mux6~2_combout\);

-- Location: FF_X19_Y14_N21
\RF|Data[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(9),
	sload => VCC,
	ena => \RF|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[5][9]~q\);

-- Location: FF_X20_Y13_N17
\RF|Data[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(9),
	sload => VCC,
	ena => \RF|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[7][9]~q\);

-- Location: FF_X19_Y14_N5
\RF|Data[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(9),
	sload => VCC,
	ena => \RF|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[4][9]~q\);

-- Location: FF_X21_Y13_N23
\RF|Data[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(9),
	sload => VCC,
	ena => \RF|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[6][9]~q\);

-- Location: LCCOMB_X21_Y13_N22
\MuxB1|Mux6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux6~3_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & (((\ID_RR_pipeline|RS2|Output\(1))))) # (!\ID_RR_pipeline|RS2|Output\(0) & ((\ID_RR_pipeline|RS2|Output\(1) & ((\RF|Data[6][9]~q\))) # (!\ID_RR_pipeline|RS2|Output\(1) & (\RF|Data[4][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[4][9]~q\,
	datab => \ID_RR_pipeline|RS2|Output\(0),
	datac => \RF|Data[6][9]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(1),
	combout => \MuxB1|Mux6~3_combout\);

-- Location: LCCOMB_X20_Y13_N16
\MuxB1|Mux6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux6~4_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & ((\MuxB1|Mux6~3_combout\ & ((\RF|Data[7][9]~q\))) # (!\MuxB1|Mux6~3_combout\ & (\RF|Data[5][9]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(0) & (((\MuxB1|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(0),
	datab => \RF|Data[5][9]~q\,
	datac => \RF|Data[7][9]~q\,
	datad => \MuxB1|Mux6~3_combout\,
	combout => \MuxB1|Mux6~4_combout\);

-- Location: LCCOMB_X27_Y10_N22
\MuxB1|Mux6~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux6~5_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & ((\MuxB1|Mux6~2_combout\ & ((\MuxB1|Mux6~4_combout\))) # (!\MuxB1|Mux6~2_combout\ & (\EX_MUX|Mux6~1_combout\)))) # (!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & 
-- (\MuxB1|Mux6~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datab => \MuxB1|Mux6~2_combout\,
	datac => \EX_MUX|Mux6~1_combout\,
	datad => \MuxB1|Mux6~4_combout\,
	combout => \MuxB1|Mux6~5_combout\);

-- Location: FF_X31_Y10_N23
\RR_EX_pipeline|RF_D2|Output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|RF_D2|Output[9]~15_combout\,
	asdata => \MuxB1|Mux6~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \MovingFWD|MuxB[1]~4_combout\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D2|Output\(9));

-- Location: LCCOMB_X32_Y13_N18
\MUX_ALUB|F[9]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUB|F[9]~11_combout\ = (\RR_EX_pipeline|ALUB_MUX|Output~q\ & (((\RR_EX_pipeline|Imm|Output\(9))))) # (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & (\RR_EX_pipeline|CPL|Output~q\ $ (((\RR_EX_pipeline|RF_D2|Output\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datab => \RR_EX_pipeline|CPL|Output~q\,
	datac => \RR_EX_pipeline|Imm|Output\(9),
	datad => \RR_EX_pipeline|RF_D2|Output\(9),
	combout => \MUX_ALUB|F[9]~11_combout\);

-- Location: LCCOMB_X20_Y10_N24
\RF|Mux22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux22~2_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & (((\ID_RR_pipeline|RS1|Output\(0))))) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\ID_RR_pipeline|RS1|Output\(0) & ((!\RF|Data[1][9]~q\))) # (!\ID_RR_pipeline|RS1|Output\(0) & (!\RF|Data[0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[0][9]~q\,
	datab => \ID_RR_pipeline|RS1|Output\(1),
	datac => \ID_RR_pipeline|RS1|Output\(0),
	datad => \RF|Data[1][9]~q\,
	combout => \RF|Mux22~2_combout\);

-- Location: LCCOMB_X21_Y10_N0
\RF|Mux22~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux22~3_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Mux22~2_combout\ & (\RF|Data[3][9]~q\)) # (!\RF|Mux22~2_combout\ & ((!\RF|Data[2][9]~q\))))) # (!\ID_RR_pipeline|RS1|Output\(1) & (\RF|Mux22~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Mux22~2_combout\,
	datac => \RF|Data[3][9]~q\,
	datad => \RF|Data[2][9]~q\,
	combout => \RF|Mux22~3_combout\);

-- Location: LCCOMB_X19_Y14_N4
\RF|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux22~0_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & ((\ID_RR_pipeline|RS1|Output\(0)) # ((\RF|Data[6][9]~q\)))) # (!\ID_RR_pipeline|RS1|Output\(1) & (!\ID_RR_pipeline|RS1|Output\(0) & (\RF|Data[4][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[4][9]~q\,
	datad => \RF|Data[6][9]~q\,
	combout => \RF|Mux22~0_combout\);

-- Location: LCCOMB_X19_Y14_N24
\RF|Mux22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux22~1_combout\ = (\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Mux22~0_combout\ & (\RF|Data[7][9]~q\)) # (!\RF|Mux22~0_combout\ & ((\RF|Data[5][9]~q\))))) # (!\ID_RR_pipeline|RS1|Output\(0) & (((\RF|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[7][9]~q\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Mux22~0_combout\,
	datad => \RF|Data[5][9]~q\,
	combout => \RF|Mux22~1_combout\);

-- Location: LCCOMB_X22_Y10_N22
\RF|Mux22~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux22~4_combout\ = (\ID_RR_pipeline|RS1|Output\(2) & ((\RF|Mux22~1_combout\))) # (!\ID_RR_pipeline|RS1|Output\(2) & (\RF|Mux22~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(2),
	datac => \RF|Mux22~3_combout\,
	datad => \RF|Mux22~1_combout\,
	combout => \RF|Mux22~4_combout\);

-- Location: LCCOMB_X27_Y10_N12
\MuxA1|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux6~0_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & ((\RR_EX_pipeline|RF_D1|Output[7]~3_combout\) # ((\EX_MUX|Mux6~1_combout\)))) # (!\RR_EX_pipeline|RF_D1|Output[7]~1_combout\ & (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\ & 
-- ((\RF|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D1|Output[7]~1_combout\,
	datab => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	datac => \EX_MUX|Mux6~1_combout\,
	datad => \RF|Mux22~4_combout\,
	combout => \MuxA1|Mux6~0_combout\);

-- Location: LCCOMB_X27_Y10_N2
\MuxA1|Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux6~1_combout\ = (\MuxA1|Mux6~0_combout\ & (((\PC|Output[9]~15_combout\) # (!\RR_EX_pipeline|RF_D1|Output[7]~3_combout\)))) # (!\MuxA1|Mux6~0_combout\ & (\ID_RR_pipeline|PC|Output\(9) & ((\RR_EX_pipeline|RF_D1|Output[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxA1|Mux6~0_combout\,
	datab => \ID_RR_pipeline|PC|Output\(9),
	datac => \PC|Output[9]~15_combout\,
	datad => \RR_EX_pipeline|RF_D1|Output[7]~3_combout\,
	combout => \MuxA1|Mux6~1_combout\);

-- Location: LCCOMB_X27_Y10_N14
\MuxA1|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxA1|Mux6~2_combout\ = (\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & ((\MuxA1|Mux6~1_combout\))) # (!\RR_EX_pipeline|RF_D1|Output[7]~0_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX_pipeline|RF_D1|Output[7]~0_combout\,
	datac => \MEM_WB_pipeline|Data_out_WB|Output\(9),
	datad => \MuxA1|Mux6~1_combout\,
	combout => \MuxA1|Mux6~2_combout\);

-- Location: FF_X27_Y10_N15
\RR_EX_pipeline|RF_D1|Output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MuxA1|Mux6~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D1|Output\(9));

-- Location: LCCOMB_X31_Y10_N14
\MUX_ALUA|F[9]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUA|F[9]~6_combout\ = (\RR_EX_pipeline|ALUA_MUX|Output~q\ & (\RR_EX_pipeline|CPL|Output~q\ $ (((\RR_EX_pipeline|RF_D2|Output\(9)))))) # (!\RR_EX_pipeline|ALUA_MUX|Output~q\ & (((\RR_EX_pipeline|RF_D1|Output\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|CPL|Output~q\,
	datab => \RR_EX_pipeline|RF_D1|Output\(9),
	datac => \RR_EX_pipeline|RF_D2|Output\(9),
	datad => \RR_EX_pipeline|ALUA_MUX|Output~q\,
	combout => \MUX_ALUA|F[9]~6_combout\);

-- Location: LCCOMB_X31_Y13_N24
\ALU1_EX|carry~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~31_combout\ = (\MUX_ALUA|F[7]~8_combout\ & ((\MUX_ALUB|F[7]~10_combout\) # ((\ALU1_EX|carry~22_combout\) # (\ALU1_EX|carry~30_combout\)))) # (!\MUX_ALUA|F[7]~8_combout\ & (\MUX_ALUB|F[7]~10_combout\ & ((\ALU1_EX|carry~22_combout\) # 
-- (\ALU1_EX|carry~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[7]~8_combout\,
	datab => \MUX_ALUB|F[7]~10_combout\,
	datac => \ALU1_EX|carry~22_combout\,
	datad => \ALU1_EX|carry~30_combout\,
	combout => \ALU1_EX|carry~31_combout\);

-- Location: LCCOMB_X31_Y13_N10
\ALU1_EX|carry~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~32_combout\ = (\ALU1_EX|carry~31_combout\ & ((\MUX_ALUB|F[8]~2_combout\) # (\MUX_ALUA|F[8]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUB|F[8]~2_combout\,
	datac => \MUX_ALUA|F[8]~7_combout\,
	datad => \ALU1_EX|carry~31_combout\,
	combout => \ALU1_EX|carry~32_combout\);

-- Location: LCCOMB_X31_Y13_N0
\ALU1_EX|carry~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~33_combout\ = (\MUX_ALUB|F[9]~11_combout\ & ((\ALU1_EX|carry~21_combout\) # ((\MUX_ALUA|F[9]~6_combout\) # (\ALU1_EX|carry~32_combout\)))) # (!\MUX_ALUB|F[9]~11_combout\ & (\MUX_ALUA|F[9]~6_combout\ & ((\ALU1_EX|carry~21_combout\) # 
-- (\ALU1_EX|carry~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|carry~21_combout\,
	datab => \MUX_ALUB|F[9]~11_combout\,
	datac => \MUX_ALUA|F[9]~6_combout\,
	datad => \ALU1_EX|carry~32_combout\,
	combout => \ALU1_EX|carry~33_combout\);

-- Location: LCCOMB_X31_Y13_N14
\ALU1_EX|carry~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~34_combout\ = (\MUX_ALUA|F[10]~5_combout\ & ((\ALU1_EX|carry~33_combout\) # ((\COMPL|Outp[10]~0_combout\ & !\RR_EX_pipeline|ALUB_MUX|Output~q\)))) # (!\MUX_ALUA|F[10]~5_combout\ & (\COMPL|Outp[10]~0_combout\ & 
-- (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & \ALU1_EX|carry~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMPL|Outp[10]~0_combout\,
	datab => \MUX_ALUA|F[10]~5_combout\,
	datac => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datad => \ALU1_EX|carry~33_combout\,
	combout => \ALU1_EX|carry~34_combout\);

-- Location: LCCOMB_X32_Y14_N30
\COMPL|Outp[11]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \COMPL|Outp[11]~1_combout\ = \RR_EX_pipeline|CPL|Output~q\ $ (\RR_EX_pipeline|RF_D2|Output\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX_pipeline|CPL|Output~q\,
	datac => \RR_EX_pipeline|RF_D2|Output\(11),
	combout => \COMPL|Outp[11]~1_combout\);

-- Location: LCCOMB_X31_Y13_N20
\ALU1_EX|carry~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~35_combout\ = (\MUX_ALUA|F[11]~4_combout\ & ((\ALU1_EX|carry~34_combout\) # ((!\RR_EX_pipeline|ALUB_MUX|Output~q\ & \COMPL|Outp[11]~1_combout\)))) # (!\MUX_ALUA|F[11]~4_combout\ & (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & 
-- (\ALU1_EX|carry~34_combout\ & \COMPL|Outp[11]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[11]~4_combout\,
	datab => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datac => \ALU1_EX|carry~34_combout\,
	datad => \COMPL|Outp[11]~1_combout\,
	combout => \ALU1_EX|carry~35_combout\);

-- Location: LCCOMB_X31_Y13_N2
\ALU1_EX|carry~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~36_combout\ = (\MUX_ALUA|F[12]~3_combout\ & ((\ALU1_EX|carry~35_combout\) # ((\COMPL|Outp[12]~2_combout\ & !\RR_EX_pipeline|ALUB_MUX|Output~q\)))) # (!\MUX_ALUA|F[12]~3_combout\ & (\COMPL|Outp[12]~2_combout\ & 
-- (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & \ALU1_EX|carry~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMPL|Outp[12]~2_combout\,
	datab => \MUX_ALUA|F[12]~3_combout\,
	datac => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datad => \ALU1_EX|carry~35_combout\,
	combout => \ALU1_EX|carry~36_combout\);

-- Location: LCCOMB_X31_Y13_N28
\ALU1_EX|carry~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~37_combout\ = (\MUX_ALUA|F[13]~2_combout\ & ((\ALU1_EX|carry~36_combout\) # ((\COMPL|Outp[13]~3_combout\ & !\RR_EX_pipeline|ALUB_MUX|Output~q\)))) # (!\MUX_ALUA|F[13]~2_combout\ & (\COMPL|Outp[13]~3_combout\ & 
-- (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & \ALU1_EX|carry~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[13]~2_combout\,
	datab => \COMPL|Outp[13]~3_combout\,
	datac => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datad => \ALU1_EX|carry~36_combout\,
	combout => \ALU1_EX|carry~37_combout\);

-- Location: LCCOMB_X31_Y13_N26
\ALU1_EX|carry~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~38_combout\ = (\MUX_ALUA|F[14]~1_combout\ & ((\ALU1_EX|carry~37_combout\) # ((\COMPL|Outp[14]~5_combout\ & !\RR_EX_pipeline|ALUB_MUX|Output~q\)))) # (!\MUX_ALUA|F[14]~1_combout\ & (\COMPL|Outp[14]~5_combout\ & 
-- (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & \ALU1_EX|carry~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[14]~1_combout\,
	datab => \COMPL|Outp[14]~5_combout\,
	datac => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datad => \ALU1_EX|carry~37_combout\,
	combout => \ALU1_EX|carry~38_combout\);

-- Location: LCCOMB_X31_Y12_N24
\ALU1_EX|carry~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~39_combout\ = (\MUX_ALUA|F[15]~0_combout\ & ((\ALU1_EX|carry~38_combout\) # ((\COMPL|Outp[15]~4_combout\ & !\RR_EX_pipeline|ALUB_MUX|Output~q\)))) # (!\MUX_ALUA|F[15]~0_combout\ & (\COMPL|Outp[15]~4_combout\ & 
-- (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & \ALU1_EX|carry~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMPL|Outp[15]~4_combout\,
	datab => \MUX_ALUA|F[15]~0_combout\,
	datac => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datad => \ALU1_EX|carry~38_combout\,
	combout => \ALU1_EX|carry~39_combout\);

-- Location: LCCOMB_X30_Y12_N14
\BEX|process_0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BEX|process_0~4_combout\ = (\BEX|process_0~2_combout\ & ((\ALU1_EX|C_F~2_combout\) # ((!\ALU1_EX|Equal0~0_combout\ & \ALU1_EX|carry~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|Equal0~0_combout\,
	datab => \BEX|process_0~2_combout\,
	datac => \ALU1_EX|C_F~2_combout\,
	datad => \ALU1_EX|carry~39_combout\,
	combout => \BEX|process_0~4_combout\);

-- Location: LCCOMB_X31_Y14_N30
\ALU1_EX|alu:temp[13]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[13]~4_combout\ = (\RR_EX_pipeline|ALUB_MUX|Output~q\ & (((!\ALU1_EX|Equal0~0_combout\ & \ALU1_EX|carry~36_combout\)))) # (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & (\COMPL|Outp[13]~3_combout\ $ (((!\ALU1_EX|Equal0~0_combout\ & 
-- \ALU1_EX|carry~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datab => \COMPL|Outp[13]~3_combout\,
	datac => \ALU1_EX|Equal0~0_combout\,
	datad => \ALU1_EX|carry~36_combout\,
	combout => \ALU1_EX|alu:temp[13]~4_combout\);

-- Location: LCCOMB_X31_Y13_N4
\ALU1_EX|sum~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~3_combout\ = \MUX_ALUA|F[12]~3_combout\ $ (\ALU1_EX|carry~35_combout\ $ (((\COMPL|Outp[12]~2_combout\ & !\RR_EX_pipeline|ALUB_MUX|Output~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMPL|Outp[12]~2_combout\,
	datab => \MUX_ALUA|F[12]~3_combout\,
	datac => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datad => \ALU1_EX|carry~35_combout\,
	combout => \ALU1_EX|sum~3_combout\);

-- Location: LCCOMB_X31_Y14_N14
\ALU1_EX|alu:temp[13]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[13]~8_combout\ = (!\RR_EX_pipeline|ALU_sel|Output\(1) & ((\RR_EX_pipeline|ALU_sel|Output\(0)) # ((\CF_EX|q_reg~q\ & \ALU1_EX|sum~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|ALU_sel|Output\(1),
	datab => \CF_EX|q_reg~q\,
	datac => \RR_EX_pipeline|ALU_sel|Output\(0),
	datad => \ALU1_EX|sum~3_combout\,
	combout => \ALU1_EX|alu:temp[13]~8_combout\);

-- Location: LCCOMB_X32_Y14_N8
\ALU1_EX|carry~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~53_combout\ = \MUX_ALUA|F[11]~4_combout\ $ (((\RR_EX_pipeline|ALUB_MUX|Output~q\) # (\RR_EX_pipeline|CPL|Output~q\ $ (!\RR_EX_pipeline|RF_D2|Output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010011101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datab => \RR_EX_pipeline|CPL|Output~q\,
	datac => \RR_EX_pipeline|RF_D2|Output\(11),
	datad => \MUX_ALUA|F[11]~4_combout\,
	combout => \ALU1_EX|carry~53_combout\);

-- Location: LCCOMB_X31_Y14_N4
\ALU1_EX|sum~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~4_combout\ = \MUX_ALUA|F[10]~5_combout\ $ (\ALU1_EX|carry~33_combout\ $ (((!\RR_EX_pipeline|ALUB_MUX|Output~q\ & \COMPL|Outp[10]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datab => \MUX_ALUA|F[10]~5_combout\,
	datac => \COMPL|Outp[10]~0_combout\,
	datad => \ALU1_EX|carry~33_combout\,
	combout => \ALU1_EX|sum~4_combout\);

-- Location: LCCOMB_X31_Y14_N24
\ALU1_EX|carry~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~45_combout\ = (\MUX_ALUB|F[7]~10_combout\ & ((\MUX_ALUA|F[7]~8_combout\) # ((\ALU1_EX|carry~22_combout\) # (\ALU1_EX|carry~30_combout\)))) # (!\MUX_ALUB|F[7]~10_combout\ & (\MUX_ALUA|F[7]~8_combout\ & ((\ALU1_EX|carry~22_combout\) # 
-- (\ALU1_EX|carry~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUB|F[7]~10_combout\,
	datab => \MUX_ALUA|F[7]~8_combout\,
	datac => \ALU1_EX|carry~22_combout\,
	datad => \ALU1_EX|carry~30_combout\,
	combout => \ALU1_EX|carry~45_combout\);

-- Location: LCCOMB_X31_Y14_N26
\ALU1_EX|carry~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~52_combout\ = (\ALU1_EX|sum~11_combout\ & (\MUX_ALUA|F[8]~7_combout\ $ (\MUX_ALUB|F[8]~2_combout\ $ (\ALU1_EX|carry~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[8]~7_combout\,
	datab => \MUX_ALUB|F[8]~2_combout\,
	datac => \ALU1_EX|sum~11_combout\,
	datad => \ALU1_EX|carry~45_combout\,
	combout => \ALU1_EX|carry~52_combout\);

-- Location: LCCOMB_X31_Y14_N2
\ALU1_EX|carry~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~44_combout\ = \MUX_ALUB|F[9]~11_combout\ $ (\MUX_ALUA|F[9]~6_combout\ $ (((\ALU1_EX|carry~21_combout\) # (\ALU1_EX|carry~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|carry~21_combout\,
	datab => \MUX_ALUB|F[9]~11_combout\,
	datac => \MUX_ALUA|F[9]~6_combout\,
	datad => \ALU1_EX|carry~32_combout\,
	combout => \ALU1_EX|carry~44_combout\);

-- Location: LCCOMB_X31_Y14_N22
\ALU1_EX|carry~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~47_combout\ = (\ALU1_EX|sum~5_combout\ & (\ALU1_EX|carry~43_combout\ & (\ALU1_EX|carry~52_combout\ & \ALU1_EX|carry~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|sum~5_combout\,
	datab => \ALU1_EX|carry~43_combout\,
	datac => \ALU1_EX|carry~52_combout\,
	datad => \ALU1_EX|carry~44_combout\,
	combout => \ALU1_EX|carry~47_combout\);

-- Location: LCCOMB_X31_Y14_N12
\ALU1_EX|carry~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~48_combout\ = (\ALU1_EX|sum~4_combout\ & (\ALU1_EX|carry~47_combout\ & (\ALU1_EX|carry~53_combout\ $ (!\ALU1_EX|carry~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|carry~53_combout\,
	datab => \ALU1_EX|sum~4_combout\,
	datac => \ALU1_EX|carry~47_combout\,
	datad => \ALU1_EX|carry~34_combout\,
	combout => \ALU1_EX|carry~48_combout\);

-- Location: LCCOMB_X30_Y11_N28
\MUX_ALUB|F[13]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUB|F[13]~12_combout\ = (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & (\RR_EX_pipeline|RF_D2|Output\(13) $ (\RR_EX_pipeline|CPL|Output~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datac => \RR_EX_pipeline|RF_D2|Output\(13),
	datad => \RR_EX_pipeline|CPL|Output~q\,
	combout => \MUX_ALUB|F[13]~12_combout\);

-- Location: LCCOMB_X32_Y13_N8
\ALU1_EX|carry~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~6_combout\ = (\MUX_ALUA|F[8]~7_combout\ & !\MUX_ALUB|F[8]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUX_ALUA|F[8]~7_combout\,
	datad => \MUX_ALUB|F[8]~2_combout\,
	combout => \ALU1_EX|carry~6_combout\);

-- Location: LCCOMB_X32_Y13_N22
\ALU1_EX|carry~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~7_combout\ = (\MUX_ALUA|F[8]~7_combout\) # (!\MUX_ALUB|F[8]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUX_ALUA|F[8]~7_combout\,
	datad => \MUX_ALUB|F[8]~2_combout\,
	combout => \ALU1_EX|carry~7_combout\);

-- Location: LCCOMB_X32_Y13_N0
\ALU1_EX|carry~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~15_combout\ = (\ALU1_EX|carry~7_combout\ & ((\MUX_ALUA|F[7]~8_combout\ & ((\ALU1_EX|carry~14_combout\) # (!\MUX_ALUB|F[7]~10_combout\))) # (!\MUX_ALUA|F[7]~8_combout\ & (!\MUX_ALUB|F[7]~10_combout\ & \ALU1_EX|carry~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|carry~7_combout\,
	datab => \MUX_ALUA|F[7]~8_combout\,
	datac => \MUX_ALUB|F[7]~10_combout\,
	datad => \ALU1_EX|carry~14_combout\,
	combout => \ALU1_EX|carry~15_combout\);

-- Location: LCCOMB_X32_Y13_N16
\ALU1_EX|carry~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~16_combout\ = (\MUX_ALUA|F[9]~6_combout\ & (((\ALU1_EX|carry~6_combout\) # (\ALU1_EX|carry~15_combout\)) # (!\MUX_ALUB|F[9]~11_combout\))) # (!\MUX_ALUA|F[9]~6_combout\ & (!\MUX_ALUB|F[9]~11_combout\ & ((\ALU1_EX|carry~6_combout\) # 
-- (\ALU1_EX|carry~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[9]~6_combout\,
	datab => \MUX_ALUB|F[9]~11_combout\,
	datac => \ALU1_EX|carry~6_combout\,
	datad => \ALU1_EX|carry~15_combout\,
	combout => \ALU1_EX|carry~16_combout\);

-- Location: LCCOMB_X32_Y13_N30
\ALU1_EX|carry~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~17_combout\ = (\MUX_ALUA|F[10]~5_combout\ & ((\RR_EX_pipeline|ALUB_MUX|Output~q\) # ((\ALU1_EX|carry~16_combout\) # (!\COMPL|Outp[10]~0_combout\)))) # (!\MUX_ALUA|F[10]~5_combout\ & (\ALU1_EX|carry~16_combout\ & 
-- ((\RR_EX_pipeline|ALUB_MUX|Output~q\) # (!\COMPL|Outp[10]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datab => \MUX_ALUA|F[10]~5_combout\,
	datac => \COMPL|Outp[10]~0_combout\,
	datad => \ALU1_EX|carry~16_combout\,
	combout => \ALU1_EX|carry~17_combout\);

-- Location: LCCOMB_X31_Y12_N18
\ALU1_EX|carry~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~18_combout\ = (\MUX_ALUA|F[11]~4_combout\ & ((\RR_EX_pipeline|ALUB_MUX|Output~q\) # ((\ALU1_EX|carry~17_combout\) # (!\COMPL|Outp[11]~1_combout\)))) # (!\MUX_ALUA|F[11]~4_combout\ & (\ALU1_EX|carry~17_combout\ & 
-- ((\RR_EX_pipeline|ALUB_MUX|Output~q\) # (!\COMPL|Outp[11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[11]~4_combout\,
	datab => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datac => \COMPL|Outp[11]~1_combout\,
	datad => \ALU1_EX|carry~17_combout\,
	combout => \ALU1_EX|carry~18_combout\);

-- Location: LCCOMB_X31_Y12_N28
\ALU1_EX|carry~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~19_combout\ = (\MUX_ALUA|F[12]~3_combout\ & ((\RR_EX_pipeline|ALUB_MUX|Output~q\) # ((\ALU1_EX|carry~18_combout\) # (!\COMPL|Outp[12]~2_combout\)))) # (!\MUX_ALUA|F[12]~3_combout\ & (\ALU1_EX|carry~18_combout\ & 
-- ((\RR_EX_pipeline|ALUB_MUX|Output~q\) # (!\COMPL|Outp[12]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[12]~3_combout\,
	datab => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datac => \COMPL|Outp[12]~2_combout\,
	datad => \ALU1_EX|carry~18_combout\,
	combout => \ALU1_EX|carry~19_combout\);

-- Location: LCCOMB_X31_Y14_N16
\ALU1_EX|alu:temp[13]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[13]~5_combout\ = (\ALU1_EX|Equal0~0_combout\ & ((\MUX_ALUB|F[13]~12_combout\ $ (\ALU1_EX|carry~19_combout\)))) # (!\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|carry~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|carry~48_combout\,
	datab => \MUX_ALUB|F[13]~12_combout\,
	datac => \ALU1_EX|Equal0~0_combout\,
	datad => \ALU1_EX|carry~19_combout\,
	combout => \ALU1_EX|alu:temp[13]~5_combout\);

-- Location: LCCOMB_X31_Y14_N10
\ALU1_EX|alu:temp[13]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[13]~6_combout\ = \MUX_ALUA|F[13]~2_combout\ $ (((\ALU1_EX|alu:temp[13]~8_combout\ & \ALU1_EX|alu:temp[13]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUX_ALUA|F[13]~2_combout\,
	datac => \ALU1_EX|alu:temp[13]~8_combout\,
	datad => \ALU1_EX|alu:temp[13]~5_combout\,
	combout => \ALU1_EX|alu:temp[13]~6_combout\);

-- Location: LCCOMB_X31_Y14_N28
\ALU1_EX|alu:temp[13]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[13]~7_combout\ = (\ALU1_EX|alu:temp[13]~4_combout\ & (((!\ALU1_EX|alu:temp[13]~6_combout\)))) # (!\ALU1_EX|alu:temp[13]~4_combout\ & ((\ALU1_EX|Equal0~0_combout\ & ((!\ALU1_EX|alu:temp[13]~6_combout\) # 
-- (!\ALU1_EX|alu:temp[13]~8_combout\))) # (!\ALU1_EX|Equal0~0_combout\ & ((\ALU1_EX|alu:temp[13]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[13]~4_combout\,
	datab => \ALU1_EX|Equal0~0_combout\,
	datac => \ALU1_EX|alu:temp[13]~8_combout\,
	datad => \ALU1_EX|alu:temp[13]~6_combout\,
	combout => \ALU1_EX|alu:temp[13]~7_combout\);

-- Location: LCCOMB_X31_Y14_N20
\ALU1_EX|alu:temp[11]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[11]~3_combout\ = (\ALU1_EX|alu:temp[1]~4_combout\ & ((\ALU1_EX|Equal0~0_combout\) # ((\ALU1_EX|sum~4_combout\ & \ALU1_EX|carry~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[1]~4_combout\,
	datab => \ALU1_EX|Equal0~0_combout\,
	datac => \ALU1_EX|sum~4_combout\,
	datad => \ALU1_EX|carry~47_combout\,
	combout => \ALU1_EX|alu:temp[11]~3_combout\);

-- Location: LCCOMB_X31_Y14_N8
\ALU1_EX|alu:temp[11]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[11]~5_combout\ = (\RR_EX_pipeline|ALU_sel|Output\(1) & ((\ALU1_EX|carry~17_combout\) # ((!\ALU1_EX|alu:temp[11]~3_combout\)))) # (!\RR_EX_pipeline|ALU_sel|Output\(1) & (\RR_EX_pipeline|ALU_sel|Output\(0) & ((\ALU1_EX|carry~17_combout\) # 
-- (!\ALU1_EX|alu:temp[11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|ALU_sel|Output\(1),
	datab => \ALU1_EX|carry~17_combout\,
	datac => \RR_EX_pipeline|ALU_sel|Output\(0),
	datad => \ALU1_EX|alu:temp[11]~3_combout\,
	combout => \ALU1_EX|alu:temp[11]~5_combout\);

-- Location: LCCOMB_X32_Y14_N28
\ALU1_EX|alu:temp[11]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[11]~2_combout\ = (\RR_EX_pipeline|ALUB_MUX|Output~q\ & (!\ALU1_EX|Equal0~0_combout\ & ((\ALU1_EX|carry~34_combout\)))) # (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & (\COMPL|Outp[11]~1_combout\ $ (((!\ALU1_EX|Equal0~0_combout\ & 
-- \ALU1_EX|carry~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datab => \ALU1_EX|Equal0~0_combout\,
	datac => \COMPL|Outp[11]~1_combout\,
	datad => \ALU1_EX|carry~34_combout\,
	combout => \ALU1_EX|alu:temp[11]~2_combout\);

-- Location: LCCOMB_X31_Y14_N18
\ALU1_EX|alu:temp[11]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[11]~4_combout\ = (\ALU1_EX|alu:temp[11]~3_combout\ & (\MUX_ALUA|F[11]~4_combout\ $ (\ALU1_EX|alu:temp[11]~5_combout\ $ (!\ALU1_EX|alu:temp[11]~2_combout\)))) # (!\ALU1_EX|alu:temp[11]~3_combout\ & ((\MUX_ALUA|F[11]~4_combout\ & 
-- ((!\ALU1_EX|alu:temp[11]~2_combout\))) # (!\MUX_ALUA|F[11]~4_combout\ & ((\ALU1_EX|alu:temp[11]~5_combout\) # (\ALU1_EX|alu:temp[11]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[11]~4_combout\,
	datab => \ALU1_EX|alu:temp[11]~3_combout\,
	datac => \ALU1_EX|alu:temp[11]~5_combout\,
	datad => \ALU1_EX|alu:temp[11]~2_combout\,
	combout => \ALU1_EX|alu:temp[11]~4_combout\);

-- Location: LCCOMB_X33_Y13_N26
\ALU1_EX|alu:temp[10]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[10]~0_combout\ = (\MUX_ALUA|F[10]~5_combout\ & (\ALU1_EX|alu:temp[1]~4_combout\ $ (((\COMPL|Outp[10]~0_combout\ & !\RR_EX_pipeline|ALUB_MUX|Output~q\))))) # (!\MUX_ALUA|F[10]~5_combout\ & (\COMPL|Outp[10]~0_combout\ & 
-- (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & \ALU1_EX|alu:temp[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMPL|Outp[10]~0_combout\,
	datab => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datac => \MUX_ALUA|F[10]~5_combout\,
	datad => \ALU1_EX|alu:temp[1]~4_combout\,
	combout => \ALU1_EX|alu:temp[10]~0_combout\);

-- Location: LCCOMB_X32_Y13_N10
\ALU1_EX|alu:temp[10]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[10]~1_combout\ = (\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|alu:temp[10]~0_combout\ $ (((\ALU1_EX|alu:temp[1]~4_combout\ & \ALU1_EX|carry~16_combout\))))) # (!\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|alu:temp[1]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[1]~4_combout\,
	datab => \ALU1_EX|alu:temp[10]~0_combout\,
	datac => \ALU1_EX|Equal0~0_combout\,
	datad => \ALU1_EX|carry~16_combout\,
	combout => \ALU1_EX|alu:temp[10]~1_combout\);

-- Location: LCCOMB_X31_Y14_N0
\ALU1_EX|alu:temp[10]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[10]~2_combout\ = (\ALU1_EX|Equal0~0_combout\ & (((!\ALU1_EX|alu:temp[10]~1_combout\)))) # (!\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|sum~4_combout\ $ (((\ALU1_EX|carry~47_combout\ & \ALU1_EX|alu:temp[10]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|carry~47_combout\,
	datab => \ALU1_EX|Equal0~0_combout\,
	datac => \ALU1_EX|sum~4_combout\,
	datad => \ALU1_EX|alu:temp[10]~1_combout\,
	combout => \ALU1_EX|alu:temp[10]~2_combout\);

-- Location: LCCOMB_X29_Y14_N14
\ALU1_EX|alu:temp[1]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[1]~5_combout\ = (\ALU1_EX|alu:temp[1]~4_combout\ & (\MUX_ALUA|F[1]~14_combout\ $ (\MUX_ALUB|F[1]~5_combout\))) # (!\ALU1_EX|alu:temp[1]~4_combout\ & (\MUX_ALUA|F[1]~14_combout\ & \MUX_ALUB|F[1]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[1]~4_combout\,
	datab => \MUX_ALUA|F[1]~14_combout\,
	datad => \MUX_ALUB|F[1]~5_combout\,
	combout => \ALU1_EX|alu:temp[1]~5_combout\);

-- Location: LCCOMB_X29_Y14_N10
\ALU1_EX|alu:temp[1]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[1]~6_combout\ = (\ALU1_EX|Equal0~0_combout\ & (((!\MUX_ALUA|F[0]~15_combout\ & \MUX_ALUB|F[0]~4_combout\)))) # (!\ALU1_EX|Equal0~0_combout\ & (\RR_EX_pipeline|Carry_sel|Output~q\ & (\MUX_ALUA|F[0]~15_combout\ $ 
-- (\MUX_ALUB|F[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|Equal0~0_combout\,
	datab => \RR_EX_pipeline|Carry_sel|Output~q\,
	datac => \MUX_ALUA|F[0]~15_combout\,
	datad => \MUX_ALUB|F[0]~4_combout\,
	combout => \ALU1_EX|alu:temp[1]~6_combout\);

-- Location: LCCOMB_X29_Y14_N26
\ALU1_EX|alu:temp[1]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[1]~8_combout\ = (!\RR_EX_pipeline|ALU_sel|Output\(1) & ((\ALU1_EX|alu:temp[1]~6_combout\ & (!\RR_EX_pipeline|ALU_sel|Output\(0) & \CF_EX|q_reg~q\)) # (!\ALU1_EX|alu:temp[1]~6_combout\ & (\RR_EX_pipeline|ALU_sel|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[1]~6_combout\,
	datab => \RR_EX_pipeline|ALU_sel|Output\(1),
	datac => \RR_EX_pipeline|ALU_sel|Output\(0),
	datad => \CF_EX|q_reg~q\,
	combout => \ALU1_EX|alu:temp[1]~8_combout\);

-- Location: LCCOMB_X29_Y14_N24
\ALU1_EX|sum~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~9_combout\ = \MUX_ALUB|F[1]~5_combout\ $ (\MUX_ALUA|F[1]~14_combout\ $ (((\MUX_ALUA|F[0]~15_combout\ & \MUX_ALUB|F[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[0]~15_combout\,
	datab => \MUX_ALUB|F[1]~5_combout\,
	datac => \MUX_ALUA|F[1]~14_combout\,
	datad => \MUX_ALUB|F[0]~4_combout\,
	combout => \ALU1_EX|sum~9_combout\);

-- Location: LCCOMB_X29_Y14_N28
\ALU1_EX|alu:temp[1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[1]~7_combout\ = \ALU1_EX|alu:temp[1]~8_combout\ $ (((\ALU1_EX|Equal0~0_combout\ & (!\ALU1_EX|alu:temp[1]~5_combout\)) # (!\ALU1_EX|Equal0~0_combout\ & ((\ALU1_EX|sum~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|Equal0~0_combout\,
	datab => \ALU1_EX|alu:temp[1]~5_combout\,
	datac => \ALU1_EX|alu:temp[1]~8_combout\,
	datad => \ALU1_EX|sum~9_combout\,
	combout => \ALU1_EX|alu:temp[1]~7_combout\);

-- Location: LCCOMB_X29_Y14_N8
\ALU1_EX|alu:temp[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[2]~0_combout\ = \MUX_ALUB|F[2]~6_combout\ $ (\MUX_ALUA|F[2]~13_combout\ $ (\ALU1_EX|carry~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUX_ALUB|F[2]~6_combout\,
	datac => \MUX_ALUA|F[2]~13_combout\,
	datad => \ALU1_EX|carry~10_combout\,
	combout => \ALU1_EX|alu:temp[2]~0_combout\);

-- Location: LCCOMB_X29_Y14_N2
\ALU1_EX|alu:temp[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[2]~1_combout\ = (\ALU1_EX|Equal0~0_combout\ & ((\ALU1_EX|alu:temp[1]~4_combout\ & (\ALU1_EX|alu:temp[2]~0_combout\)) # (!\ALU1_EX|alu:temp[1]~4_combout\ & ((\ALU1_EX|carry~24_combout\))))) # (!\ALU1_EX|Equal0~0_combout\ & 
-- (((\ALU1_EX|alu:temp[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|Equal0~0_combout\,
	datab => \ALU1_EX|alu:temp[2]~0_combout\,
	datac => \ALU1_EX|alu:temp[1]~4_combout\,
	datad => \ALU1_EX|carry~24_combout\,
	combout => \ALU1_EX|alu:temp[2]~1_combout\);

-- Location: LCCOMB_X29_Y14_N22
\ALU1_EX|sum~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~19_combout\ = \MUX_ALUA|F[2]~13_combout\ $ (\ALU1_EX|carry~25_combout\ $ (\MUX_ALUB|F[2]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[2]~13_combout\,
	datac => \ALU1_EX|carry~25_combout\,
	datad => \MUX_ALUB|F[2]~6_combout\,
	combout => \ALU1_EX|sum~19_combout\);

-- Location: LCCOMB_X29_Y14_N0
\ALU1_EX|alu:temp[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[2]~2_combout\ = (\ALU1_EX|Equal0~0_combout\ & (!\ALU1_EX|alu:temp[2]~1_combout\)) # (!\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|sum~19_combout\ $ (((\ALU1_EX|alu:temp[2]~1_combout\ & \ALU1_EX|carry~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|Equal0~0_combout\,
	datab => \ALU1_EX|alu:temp[2]~1_combout\,
	datac => \ALU1_EX|sum~19_combout\,
	datad => \ALU1_EX|carry~41_combout\,
	combout => \ALU1_EX|alu:temp[2]~2_combout\);

-- Location: LCCOMB_X29_Y13_N10
\ALU1_EX|alu:temp[5]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[5]~0_combout\ = (\ALU1_EX|alu:temp[1]~4_combout\ & ((\ALU1_EX|carry~12_combout\) # ((\ALU1_EX|carry~8_combout\) # (!\ALU1_EX|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|carry~12_combout\,
	datab => \ALU1_EX|carry~8_combout\,
	datac => \ALU1_EX|Equal0~0_combout\,
	datad => \ALU1_EX|alu:temp[1]~4_combout\,
	combout => \ALU1_EX|alu:temp[5]~0_combout\);

-- Location: LCCOMB_X33_Y13_N20
\ALU1_EX|alu:temp[5]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[5]~1_combout\ = (\MUX_ALUA|F[5]~10_combout\ & (\MUX_ALUB|F[5]~8_combout\ $ (\ALU1_EX|alu:temp[1]~4_combout\))) # (!\MUX_ALUA|F[5]~10_combout\ & (\MUX_ALUB|F[5]~8_combout\ & \ALU1_EX|alu:temp[1]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUX_ALUA|F[5]~10_combout\,
	datac => \MUX_ALUB|F[5]~8_combout\,
	datad => \ALU1_EX|alu:temp[1]~4_combout\,
	combout => \ALU1_EX|alu:temp[5]~1_combout\);

-- Location: LCCOMB_X29_Y13_N8
\ALU1_EX|carry~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~51_combout\ = (\ALU1_EX|carry~42_combout\ & \ALU1_EX|sum~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|carry~42_combout\,
	datad => \ALU1_EX|sum~8_combout\,
	combout => \ALU1_EX|carry~51_combout\);

-- Location: LCCOMB_X29_Y13_N28
\ALU1_EX|alu:temp[5]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[5]~2_combout\ = (\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|alu:temp[5]~1_combout\)) # (!\ALU1_EX|Equal0~0_combout\ & (((\ALU1_EX|sum~7_combout\ & \ALU1_EX|carry~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[5]~1_combout\,
	datab => \ALU1_EX|sum~7_combout\,
	datac => \ALU1_EX|Equal0~0_combout\,
	datad => \ALU1_EX|carry~51_combout\,
	combout => \ALU1_EX|alu:temp[5]~2_combout\);

-- Location: LCCOMB_X29_Y13_N14
\ALU1_EX|alu:temp[5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[5]~3_combout\ = (\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|alu:temp[5]~0_combout\ $ (((!\ALU1_EX|alu:temp[5]~2_combout\))))) # (!\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|sum~6_combout\ $ (((\ALU1_EX|alu:temp[5]~0_combout\ & 
-- \ALU1_EX|alu:temp[5]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[5]~0_combout\,
	datab => \ALU1_EX|sum~6_combout\,
	datac => \ALU1_EX|Equal0~0_combout\,
	datad => \ALU1_EX|alu:temp[5]~2_combout\,
	combout => \ALU1_EX|alu:temp[5]~3_combout\);

-- Location: LCCOMB_X28_Y13_N6
\ALU1_EX|sum~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~20_combout\ = \MUX_ALUA|F[4]~11_combout\ $ (\MUX_ALUB|F[4]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_ALUA|F[4]~11_combout\,
	datad => \MUX_ALUB|F[4]~3_combout\,
	combout => \ALU1_EX|sum~20_combout\);

-- Location: LCCOMB_X29_Y13_N26
\ALU1_EX|sum~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~21_combout\ = \ALU1_EX|sum~20_combout\ $ (((\ALU1_EX|carry~11_combout\ & ((\MUX_ALUA|F[3]~12_combout\) # (!\MUX_ALUB|F[3]~7_combout\))) # (!\ALU1_EX|carry~11_combout\ & (!\MUX_ALUB|F[3]~7_combout\ & \MUX_ALUA|F[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|carry~11_combout\,
	datab => \MUX_ALUB|F[3]~7_combout\,
	datac => \ALU1_EX|sum~20_combout\,
	datad => \MUX_ALUA|F[3]~12_combout\,
	combout => \ALU1_EX|sum~21_combout\);

-- Location: LCCOMB_X29_Y13_N4
\ALU1_EX|alu:temp[4]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[4]~0_combout\ = (\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|alu:temp[1]~4_combout\)) # (!\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|sum~7_combout\ $ (((\ALU1_EX|alu:temp[1]~4_combout\ & \ALU1_EX|carry~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[1]~4_combout\,
	datab => \ALU1_EX|sum~7_combout\,
	datac => \ALU1_EX|Equal0~0_combout\,
	datad => \ALU1_EX|carry~51_combout\,
	combout => \ALU1_EX|alu:temp[4]~0_combout\);

-- Location: LCCOMB_X29_Y13_N24
\ALU1_EX|alu:temp[4]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[4]~1_combout\ = (\ALU1_EX|alu:temp[4]~0_combout\ & (((!\ALU1_EX|Equal0~0_combout\)) # (!\ALU1_EX|sum~21_combout\))) # (!\ALU1_EX|alu:temp[4]~0_combout\ & (((!\ALU1_EX|carry~23_combout\ & \ALU1_EX|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|sum~21_combout\,
	datab => \ALU1_EX|carry~23_combout\,
	datac => \ALU1_EX|alu:temp[4]~0_combout\,
	datad => \ALU1_EX|Equal0~0_combout\,
	combout => \ALU1_EX|alu:temp[4]~1_combout\);

-- Location: LCCOMB_X29_Y13_N22
\ALU1_EX|Equal2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|Equal2~1_combout\ = (!\ALU1_EX|alu:temp[2]~2_combout\ & (!\ALU1_EX|alu:temp[3]~4_combout\ & (!\ALU1_EX|alu:temp[5]~3_combout\ & !\ALU1_EX|alu:temp[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[2]~2_combout\,
	datab => \ALU1_EX|alu:temp[3]~4_combout\,
	datac => \ALU1_EX|alu:temp[5]~3_combout\,
	datad => \ALU1_EX|alu:temp[4]~1_combout\,
	combout => \ALU1_EX|Equal2~1_combout\);

-- Location: LCCOMB_X33_Y13_N4
\ALU1_EX|sum~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~10_combout\ = \MUX_ALUB|F[8]~2_combout\ $ (\MUX_ALUA|F[8]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_ALUB|F[8]~2_combout\,
	datad => \MUX_ALUA|F[8]~7_combout\,
	combout => \ALU1_EX|sum~10_combout\);

-- Location: LCCOMB_X32_Y13_N12
\ALU1_EX|sum~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~18_combout\ = \ALU1_EX|sum~10_combout\ $ (((\MUX_ALUA|F[7]~8_combout\ & ((\ALU1_EX|carry~14_combout\) # (!\MUX_ALUB|F[7]~10_combout\))) # (!\MUX_ALUA|F[7]~8_combout\ & (!\MUX_ALUB|F[7]~10_combout\ & \ALU1_EX|carry~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|sum~10_combout\,
	datab => \MUX_ALUA|F[7]~8_combout\,
	datac => \MUX_ALUB|F[7]~10_combout\,
	datad => \ALU1_EX|carry~14_combout\,
	combout => \ALU1_EX|sum~18_combout\);

-- Location: LCCOMB_X30_Y14_N4
\ALU1_EX|sum~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~17_combout\ = \MUX_ALUA|F[8]~7_combout\ $ (\MUX_ALUB|F[8]~2_combout\ $ (\ALU1_EX|carry~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[8]~7_combout\,
	datac => \MUX_ALUB|F[8]~2_combout\,
	datad => \ALU1_EX|carry~45_combout\,
	combout => \ALU1_EX|sum~17_combout\);

-- Location: LCCOMB_X30_Y14_N18
\ALU1_EX|carry~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~50_combout\ = (\ALU1_EX|sum~11_combout\ & (\ALU1_EX|carry~43_combout\ & \ALU1_EX|sum~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU1_EX|sum~11_combout\,
	datac => \ALU1_EX|carry~43_combout\,
	datad => \ALU1_EX|sum~5_combout\,
	combout => \ALU1_EX|carry~50_combout\);

-- Location: LCCOMB_X30_Y14_N2
\ALU1_EX|alu:temp[8]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[8]~0_combout\ = (\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|alu:temp[1]~4_combout\)) # (!\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|sum~17_combout\ $ (((\ALU1_EX|alu:temp[1]~4_combout\ & \ALU1_EX|carry~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|Equal0~0_combout\,
	datab => \ALU1_EX|alu:temp[1]~4_combout\,
	datac => \ALU1_EX|sum~17_combout\,
	datad => \ALU1_EX|carry~50_combout\,
	combout => \ALU1_EX|alu:temp[8]~0_combout\);

-- Location: LCCOMB_X30_Y14_N20
\ALU1_EX|alu:temp[8]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[8]~1_combout\ = (\ALU1_EX|Equal0~0_combout\ & ((\ALU1_EX|alu:temp[8]~0_combout\ & ((!\ALU1_EX|sum~18_combout\))) # (!\ALU1_EX|alu:temp[8]~0_combout\ & (!\ALU1_EX|carry~21_combout\)))) # (!\ALU1_EX|Equal0~0_combout\ & 
-- (((\ALU1_EX|alu:temp[8]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|Equal0~0_combout\,
	datab => \ALU1_EX|carry~21_combout\,
	datac => \ALU1_EX|sum~18_combout\,
	datad => \ALU1_EX|alu:temp[8]~0_combout\,
	combout => \ALU1_EX|alu:temp[8]~1_combout\);

-- Location: LCCOMB_X30_Y14_N12
\ALU1_EX|alu:temp[9]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[9]~5_combout\ = (\ALU1_EX|alu:temp[1]~4_combout\ & ((\ALU1_EX|Equal0~0_combout\) # ((\ALU1_EX|sum~17_combout\ & \ALU1_EX|carry~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|Equal0~0_combout\,
	datab => \ALU1_EX|alu:temp[1]~4_combout\,
	datac => \ALU1_EX|sum~17_combout\,
	datad => \ALU1_EX|carry~50_combout\,
	combout => \ALU1_EX|alu:temp[9]~5_combout\);

-- Location: LCCOMB_X30_Y14_N22
\ALU1_EX|alu:temp[9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[9]~8_combout\ = (!\ALU1_EX|alu:temp[9]~5_combout\ & ((\RR_EX_pipeline|ALU_sel|Output\(0)) # (\RR_EX_pipeline|ALU_sel|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX_pipeline|ALU_sel|Output\(0),
	datac => \RR_EX_pipeline|ALU_sel|Output\(1),
	datad => \ALU1_EX|alu:temp[9]~5_combout\,
	combout => \ALU1_EX|alu:temp[9]~8_combout\);

-- Location: LCCOMB_X30_Y14_N26
\ALU1_EX|alu:temp[9]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[9]~4_combout\ = (\ALU1_EX|Equal0~0_combout\ & (((\ALU1_EX|carry~6_combout\) # (\ALU1_EX|carry~15_combout\)))) # (!\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|carry~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|Equal0~0_combout\,
	datab => \ALU1_EX|carry~21_combout\,
	datac => \ALU1_EX|carry~6_combout\,
	datad => \ALU1_EX|carry~15_combout\,
	combout => \ALU1_EX|alu:temp[9]~4_combout\);

-- Location: LCCOMB_X30_Y14_N10
\ALU1_EX|alu:temp[9]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[9]~6_combout\ = (\ALU1_EX|Equal0~0_combout\ & (((!\ALU1_EX|alu:temp[9]~4_combout\ & \ALU1_EX|alu:temp[9]~5_combout\)))) # (!\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|alu:temp[9]~5_combout\ $ (((\ALU1_EX|carry~32_combout\) # 
-- (\ALU1_EX|alu:temp[9]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|Equal0~0_combout\,
	datab => \ALU1_EX|carry~32_combout\,
	datac => \ALU1_EX|alu:temp[9]~4_combout\,
	datad => \ALU1_EX|alu:temp[9]~5_combout\,
	combout => \ALU1_EX|alu:temp[9]~6_combout\);

-- Location: LCCOMB_X30_Y14_N28
\ALU1_EX|alu:temp[9]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[9]~7_combout\ = (\ALU1_EX|alu:temp[9]~8_combout\ & ((\MUX_ALUB|F[9]~11_combout\ & (!\MUX_ALUA|F[9]~6_combout\)) # (!\MUX_ALUB|F[9]~11_combout\ & ((\MUX_ALUA|F[9]~6_combout\) # (!\ALU1_EX|alu:temp[9]~6_combout\))))) # 
-- (!\ALU1_EX|alu:temp[9]~8_combout\ & (\MUX_ALUB|F[9]~11_combout\ $ (\MUX_ALUA|F[9]~6_combout\ $ (\ALU1_EX|alu:temp[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUB|F[9]~11_combout\,
	datab => \MUX_ALUA|F[9]~6_combout\,
	datac => \ALU1_EX|alu:temp[9]~8_combout\,
	datad => \ALU1_EX|alu:temp[9]~6_combout\,
	combout => \ALU1_EX|alu:temp[9]~7_combout\);

-- Location: LCCOMB_X30_Y12_N0
\ALU1_EX|Equal2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|Equal2~0_combout\ = (!\ALU1_EX|alu:temp[7]~2_combout\ & (!\ALU1_EX|alu:temp[6]~3_combout\ & (!\ALU1_EX|alu:temp[8]~1_combout\ & !\ALU1_EX|alu:temp[9]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[7]~2_combout\,
	datab => \ALU1_EX|alu:temp[6]~3_combout\,
	datac => \ALU1_EX|alu:temp[8]~1_combout\,
	datad => \ALU1_EX|alu:temp[9]~7_combout\,
	combout => \ALU1_EX|Equal2~0_combout\);

-- Location: LCCOMB_X30_Y12_N22
\ALU1_EX|Equal2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|Equal2~2_combout\ = (!\ALU1_EX|alu:temp[0]~2_combout\ & (!\ALU1_EX|alu:temp[1]~7_combout\ & (\ALU1_EX|Equal2~1_combout\ & \ALU1_EX|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[0]~2_combout\,
	datab => \ALU1_EX|alu:temp[1]~7_combout\,
	datac => \ALU1_EX|Equal2~1_combout\,
	datad => \ALU1_EX|Equal2~0_combout\,
	combout => \ALU1_EX|Equal2~2_combout\);

-- Location: LCCOMB_X31_Y11_N30
\ALU1_EX|alu:temp[12]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[12]~0_combout\ = (\ALU1_EX|alu:temp[1]~4_combout\ & (\MUX_ALUA|F[12]~3_combout\ $ (((\COMPL|Outp[12]~2_combout\ & !\RR_EX_pipeline|ALUB_MUX|Output~q\))))) # (!\ALU1_EX|alu:temp[1]~4_combout\ & (\COMPL|Outp[12]~2_combout\ & 
-- (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & \MUX_ALUA|F[12]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[1]~4_combout\,
	datab => \COMPL|Outp[12]~2_combout\,
	datac => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datad => \MUX_ALUA|F[12]~3_combout\,
	combout => \ALU1_EX|alu:temp[12]~0_combout\);

-- Location: LCCOMB_X32_Y12_N28
\ALU1_EX|alu:temp[12]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[12]~1_combout\ = (\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|alu:temp[12]~0_combout\ $ (((\ALU1_EX|alu:temp[1]~4_combout\ & \ALU1_EX|carry~18_combout\))))) # (!\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|alu:temp[1]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[1]~4_combout\,
	datab => \ALU1_EX|alu:temp[12]~0_combout\,
	datac => \ALU1_EX|Equal0~0_combout\,
	datad => \ALU1_EX|carry~18_combout\,
	combout => \ALU1_EX|alu:temp[12]~1_combout\);

-- Location: LCCOMB_X31_Y14_N6
\ALU1_EX|alu:temp[12]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[12]~2_combout\ = (\ALU1_EX|Equal0~0_combout\ & (((!\ALU1_EX|alu:temp[12]~1_combout\)))) # (!\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|sum~3_combout\ $ (((\ALU1_EX|carry~48_combout\ & \ALU1_EX|alu:temp[12]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|carry~48_combout\,
	datab => \ALU1_EX|Equal0~0_combout\,
	datac => \ALU1_EX|alu:temp[12]~1_combout\,
	datad => \ALU1_EX|sum~3_combout\,
	combout => \ALU1_EX|alu:temp[12]~2_combout\);

-- Location: LCCOMB_X30_Y12_N8
\ALU1_EX|Equal2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|Equal2~3_combout\ = (!\ALU1_EX|alu:temp[11]~4_combout\ & (!\ALU1_EX|alu:temp[10]~2_combout\ & (\ALU1_EX|Equal2~2_combout\ & !\ALU1_EX|alu:temp[12]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[11]~4_combout\,
	datab => \ALU1_EX|alu:temp[10]~2_combout\,
	datac => \ALU1_EX|Equal2~2_combout\,
	datad => \ALU1_EX|alu:temp[12]~2_combout\,
	combout => \ALU1_EX|Equal2~3_combout\);

-- Location: LCCOMB_X31_Y11_N16
\MUX_ALUB|F[14]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUB|F[14]~1_combout\ = (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & (\RR_EX_pipeline|CPL|Output~q\ $ (\RR_EX_pipeline|RF_D2|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|CPL|Output~q\,
	datab => \RR_EX_pipeline|RF_D2|Output\(14),
	datac => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	combout => \MUX_ALUB|F[14]~1_combout\);

-- Location: LCCOMB_X30_Y11_N2
\ALU1_EX|sum~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~12_combout\ = \MUX_ALUA|F[15]~0_combout\ $ (((!\RR_EX_pipeline|ALUB_MUX|Output~q\ & (\RR_EX_pipeline|RF_D2|Output\(15) $ (\RR_EX_pipeline|CPL|Output~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output\(15),
	datab => \RR_EX_pipeline|CPL|Output~q\,
	datac => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datad => \MUX_ALUA|F[15]~0_combout\,
	combout => \ALU1_EX|sum~12_combout\);

-- Location: LCCOMB_X31_Y12_N22
\ALU1_EX|sum~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~14_combout\ = (\MUX_ALUA|F[13]~2_combout\ & ((\RR_EX_pipeline|ALUB_MUX|Output~q\) # ((\ALU1_EX|carry~19_combout\) # (!\COMPL|Outp[13]~3_combout\)))) # (!\MUX_ALUA|F[13]~2_combout\ & (\ALU1_EX|carry~19_combout\ & 
-- ((\RR_EX_pipeline|ALUB_MUX|Output~q\) # (!\COMPL|Outp[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[13]~2_combout\,
	datab => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datac => \COMPL|Outp[13]~3_combout\,
	datad => \ALU1_EX|carry~19_combout\,
	combout => \ALU1_EX|sum~14_combout\);

-- Location: LCCOMB_X32_Y12_N30
\ALU1_EX|sum~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~15_combout\ = \ALU1_EX|sum~12_combout\ $ (((\MUX_ALUB|F[14]~1_combout\ & (\MUX_ALUA|F[14]~1_combout\ & \ALU1_EX|sum~14_combout\)) # (!\MUX_ALUB|F[14]~1_combout\ & ((\MUX_ALUA|F[14]~1_combout\) # (\ALU1_EX|sum~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUB|F[14]~1_combout\,
	datab => \ALU1_EX|sum~12_combout\,
	datac => \MUX_ALUA|F[14]~1_combout\,
	datad => \ALU1_EX|sum~14_combout\,
	combout => \ALU1_EX|sum~15_combout\);

-- Location: LCCOMB_X31_Y12_N26
\ALU1_EX|alu:temp[15]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[15]~4_combout\ = (\MUX_ALUA|F[15]~0_combout\ & (\MUX_ALUB|F[15]~0_combout\ $ (((\RR_EX_pipeline|ALU_sel|Output\(0)) # (\RR_EX_pipeline|ALU_sel|Output\(1)))))) # (!\MUX_ALUA|F[15]~0_combout\ & ((\RR_EX_pipeline|ALU_sel|Output\(0)) # 
-- ((\RR_EX_pipeline|ALU_sel|Output\(1)) # (!\MUX_ALUB|F[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|ALU_sel|Output\(0),
	datab => \RR_EX_pipeline|ALU_sel|Output\(1),
	datac => \MUX_ALUA|F[15]~0_combout\,
	datad => \MUX_ALUB|F[15]~0_combout\,
	combout => \ALU1_EX|alu:temp[15]~4_combout\);

-- Location: LCCOMB_X32_Y12_N8
\ALU1_EX|alu:temp[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[15]~2_combout\ = (\ALU1_EX|alu:temp[1]~4_combout\ & (((\ALU1_EX|Equal0~0_combout\)))) # (!\ALU1_EX|alu:temp[1]~4_combout\ & (\ALU1_EX|alu:temp[15]~4_combout\ $ (((!\ALU1_EX|Equal0~0_combout\ & !\ALU1_EX|carry~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[15]~4_combout\,
	datab => \ALU1_EX|Equal0~0_combout\,
	datac => \ALU1_EX|carry~38_combout\,
	datad => \ALU1_EX|alu:temp[1]~4_combout\,
	combout => \ALU1_EX|alu:temp[15]~2_combout\);

-- Location: LCCOMB_X31_Y13_N12
\ALU1_EX|sum~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~2_combout\ = \MUX_ALUA|F[14]~1_combout\ $ (\ALU1_EX|carry~37_combout\ $ (((\COMPL|Outp[14]~5_combout\ & !\RR_EX_pipeline|ALUB_MUX|Output~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[14]~1_combout\,
	datab => \COMPL|Outp[14]~5_combout\,
	datac => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datad => \ALU1_EX|carry~37_combout\,
	combout => \ALU1_EX|sum~2_combout\);

-- Location: LCCOMB_X30_Y11_N16
\ALU1_EX|carry~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~54_combout\ = \MUX_ALUA|F[13]~2_combout\ $ (((\RR_EX_pipeline|ALUB_MUX|Output~q\) # (\RR_EX_pipeline|RF_D2|Output\(13) $ (!\RR_EX_pipeline|CPL|Output~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output\(13),
	datab => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datac => \MUX_ALUA|F[13]~2_combout\,
	datad => \RR_EX_pipeline|CPL|Output~q\,
	combout => \ALU1_EX|carry~54_combout\);

-- Location: LCCOMB_X31_Y13_N30
\ALU1_EX|carry~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~49_combout\ = (\ALU1_EX|sum~3_combout\ & (\ALU1_EX|carry~48_combout\ & (\ALU1_EX|carry~54_combout\ $ (!\ALU1_EX|carry~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|carry~54_combout\,
	datab => \ALU1_EX|carry~36_combout\,
	datac => \ALU1_EX|sum~3_combout\,
	datad => \ALU1_EX|carry~48_combout\,
	combout => \ALU1_EX|carry~49_combout\);

-- Location: LCCOMB_X32_Y12_N10
\ALU1_EX|sum~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~13_combout\ = \ALU1_EX|sum~12_combout\ $ (\ALU1_EX|carry~38_combout\ $ (((\ALU1_EX|sum~2_combout\ & \ALU1_EX|carry~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|sum~2_combout\,
	datab => \ALU1_EX|sum~12_combout\,
	datac => \ALU1_EX|carry~38_combout\,
	datad => \ALU1_EX|carry~49_combout\,
	combout => \ALU1_EX|sum~13_combout\);

-- Location: LCCOMB_X32_Y12_N16
\ALU1_EX|alu:temp[15]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[15]~3_combout\ = (\ALU1_EX|alu:temp[1]~4_combout\ & ((\ALU1_EX|alu:temp[15]~2_combout\ & (!\ALU1_EX|sum~15_combout\)) # (!\ALU1_EX|alu:temp[15]~2_combout\ & ((\ALU1_EX|sum~13_combout\))))) # (!\ALU1_EX|alu:temp[1]~4_combout\ & 
-- (((\ALU1_EX|alu:temp[15]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|sum~15_combout\,
	datab => \ALU1_EX|alu:temp[1]~4_combout\,
	datac => \ALU1_EX|alu:temp[15]~2_combout\,
	datad => \ALU1_EX|sum~13_combout\,
	combout => \ALU1_EX|alu:temp[15]~3_combout\);

-- Location: LCCOMB_X30_Y12_N18
\ALU1_EX|Equal2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|Equal2~4_combout\ = (!\ALU1_EX|alu:temp[13]~7_combout\ & (\ALU1_EX|Equal2~3_combout\ & (!\ALU1_EX|alu:temp[14]~1_combout\ & !\ALU1_EX|alu:temp[15]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[13]~7_combout\,
	datab => \ALU1_EX|Equal2~3_combout\,
	datac => \ALU1_EX|alu:temp[14]~1_combout\,
	datad => \ALU1_EX|alu:temp[15]~3_combout\,
	combout => \ALU1_EX|Equal2~4_combout\);

-- Location: LCCOMB_X30_Y12_N20
\BEX|H_BEX~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BEX|H_BEX~1_combout\ = (\BEX|H_BEX~0_combout\ & (!\RR_EX_pipeline|OP|Output\(0) & ((\ALU1_EX|Equal2~4_combout\)))) # (!\BEX|H_BEX~0_combout\ & (\RR_EX_pipeline|OP|Output\(0) & (\BEX|process_0~4_combout\ & !\ALU1_EX|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BEX|H_BEX~0_combout\,
	datab => \RR_EX_pipeline|OP|Output\(0),
	datac => \BEX|process_0~4_combout\,
	datad => \ALU1_EX|Equal2~4_combout\,
	combout => \BEX|H_BEX~1_combout\);

-- Location: LCCOMB_X30_Y12_N30
\BEX|H_BEX~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BEX|H_BEX~2_combout\ = (\CN_EX1~combout\) # ((!\BEX|process_0~3_combout\ & !\BEX|H_BEX~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CN_EX1~combout\,
	datac => \BEX|process_0~3_combout\,
	datad => \BEX|H_BEX~1_combout\,
	combout => \BEX|H_BEX~2_combout\);

-- Location: LCCOMB_X30_Y10_N18
\PC_hazard_ctrl|f_ifid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|f_ifid~0_combout\ = (!\Load|Load_Imm~2_combout\ & ((\Jal|H_Jal~3_combout\ $ (\JLR|H_JLR~3_combout\)) # (!\BEX|H_BEX~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Load|Load_Imm~2_combout\,
	datab => \Jal|H_Jal~3_combout\,
	datac => \BEX|H_BEX~2_combout\,
	datad => \JLR|H_JLR~3_combout\,
	combout => \PC_hazard_ctrl|f_ifid~0_combout\);

-- Location: LCCOMB_X30_Y10_N0
\PC_hazard_ctrl|IF_ID_flush~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|IF_ID_flush~2_combout\ = (\PC_hazard_ctrl|f_ifid~0_combout\) # ((\R0_Haz_ctrl|H_R0~0_combout\ & !\EX_MEM_pipeline|CN|Output~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R0_Haz_ctrl|H_R0~0_combout\,
	datac => \EX_MEM_pipeline|CN|Output~q\,
	datad => \PC_hazard_ctrl|f_ifid~0_combout\,
	combout => \PC_hazard_ctrl|IF_ID_flush~2_combout\);

-- Location: FF_X30_Y10_N1
\IF_ID_Pipepline_Reg|Canc|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC_hazard_ctrl|IF_ID_flush~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|Canc|Output~q\);

-- Location: LCCOMB_X30_Y12_N24
\Can_ID~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Can_ID~0_combout\ = (!\CN_EX1~combout\ & ((\BEX|process_0~3_combout\) # (\BEX|H_BEX~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CN_EX1~combout\,
	datab => \BEX|process_0~3_combout\,
	datad => \BEX|H_BEX~1_combout\,
	combout => \Can_ID~0_combout\);

-- Location: LCCOMB_X30_Y12_N2
\Can_ID~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Can_ID~1_combout\ = (\R0_Haz_ctrl|H_R0~1_combout\) # ((\IF_ID_Pipepline_Reg|Canc|Output~q\) # ((!\Load|Load_Imm~2_combout\ & \Can_ID~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Load|Load_Imm~2_combout\,
	datab => \R0_Haz_ctrl|H_R0~1_combout\,
	datac => \IF_ID_Pipepline_Reg|Canc|Output~q\,
	datad => \Can_ID~0_combout\,
	combout => \Can_ID~1_combout\);

-- Location: LCCOMB_X30_Y12_N28
Can_ID : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Can_ID~combout\ = (\Can_ID~1_combout\) # ((!\Load|Load_Imm~2_combout\ & \JLR|H_JLR~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Load|Load_Imm~2_combout\,
	datac => \JLR|H_JLR~3_combout\,
	datad => \Can_ID~1_combout\,
	combout => \Can_ID~combout\);

-- Location: FF_X30_Y12_N29
\ID_RR_pipeline|CN|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Can_ID~combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|CN|Output~q\);

-- Location: LCCOMB_X30_Y10_N28
\JLR|H_JLR~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \JLR|H_JLR~0_combout\ = (!\ID_RR_pipeline|CN|Output~q\ & ((\EX_MEM_pipeline|CN|Output~q\) # (!\R0_Haz_ctrl|H_R0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R0_Haz_ctrl|H_R0~0_combout\,
	datab => \EX_MEM_pipeline|CN|Output~q\,
	datac => \ID_RR_pipeline|CN|Output~q\,
	combout => \JLR|H_JLR~0_combout\);

-- Location: LCCOMB_X28_Y14_N6
\JLR|H_JLR~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \JLR|H_JLR~2_combout\ = (\ID_RR_pipeline|OP|Output\(3) & (\ID_RR_pipeline|OP|Output\(0) & (\ID_RR_pipeline|OP|Output\(2) & \JLR|H_JLR~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|OP|Output\(3),
	datab => \ID_RR_pipeline|OP|Output\(0),
	datac => \ID_RR_pipeline|OP|Output\(2),
	datad => \JLR|H_JLR~0_combout\,
	combout => \JLR|H_JLR~2_combout\);

-- Location: LCCOMB_X31_Y10_N0
\PC_hazard_ctrl|RR_EX_flush~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|RR_EX_flush~0_combout\ = (!\RR_EX_pipeline|CN|Output~q\ & !\Load|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RR_EX_pipeline|CN|Output~q\,
	datad => \Load|process_0~0_combout\,
	combout => \PC_hazard_ctrl|RR_EX_flush~0_combout\);

-- Location: LCCOMB_X30_Y12_N4
\JLR|H_JLR~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \JLR|H_JLR~3_combout\ = (\JLR|H_JLR~2_combout\ & (((!\BEX|process_0~3_combout\ & !\BEX|H_BEX~1_combout\)) # (!\PC_hazard_ctrl|RR_EX_flush~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JLR|H_JLR~2_combout\,
	datab => \PC_hazard_ctrl|RR_EX_flush~0_combout\,
	datac => \BEX|process_0~3_combout\,
	datad => \BEX|H_BEX~1_combout\,
	combout => \JLR|H_JLR~3_combout\);

-- Location: LCCOMB_X30_Y12_N6
\PC|Output[10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[10]~16_combout\ = (\Jal|H_Jal~4_combout\ & !\Can_ID~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Jal|H_Jal~4_combout\,
	datad => \Can_ID~1_combout\,
	combout => \PC|Output[10]~16_combout\);

-- Location: LCCOMB_X30_Y12_N10
\PC|Output[10]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[10]~17_combout\ = (!\Load|Load_Imm~2_combout\ & (\BEX|H_BEX~2_combout\ & ((\JLR|H_JLR~3_combout\) # (\PC|Output[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Load|Load_Imm~2_combout\,
	datab => \JLR|H_JLR~3_combout\,
	datac => \BEX|H_BEX~2_combout\,
	datad => \PC|Output[10]~16_combout\,
	combout => \PC|Output[10]~17_combout\);

-- Location: LCCOMB_X27_Y12_N2
\IF_add|Outp[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_add|Outp[1]~0_combout\ = \PC|Output\(1) $ (VCC)
-- \IF_add|Outp[1]~1\ = CARRY(\PC|Output\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(1),
	datad => VCC,
	combout => \IF_add|Outp[1]~0_combout\,
	cout => \IF_add|Outp[1]~1\);

-- Location: LCCOMB_X27_Y12_N4
\IF_add|Outp[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_add|Outp[2]~2_combout\ = (\PC|Output\(2) & (!\IF_add|Outp[1]~1\)) # (!\PC|Output\(2) & ((\IF_add|Outp[1]~1\) # (GND)))
-- \IF_add|Outp[2]~3\ = CARRY((!\IF_add|Outp[1]~1\) # (!\PC|Output\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|Output\(2),
	datad => VCC,
	cin => \IF_add|Outp[1]~1\,
	combout => \IF_add|Outp[2]~2_combout\,
	cout => \IF_add|Outp[2]~3\);

-- Location: LCCOMB_X27_Y12_N6
\IF_add|Outp[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_add|Outp[3]~4_combout\ = (\PC|Output\(3) & (\IF_add|Outp[2]~3\ $ (GND))) # (!\PC|Output\(3) & (!\IF_add|Outp[2]~3\ & VCC))
-- \IF_add|Outp[3]~5\ = CARRY((\PC|Output\(3) & !\IF_add|Outp[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(3),
	datad => VCC,
	cin => \IF_add|Outp[2]~3\,
	combout => \IF_add|Outp[3]~4_combout\,
	cout => \IF_add|Outp[3]~5\);

-- Location: LCCOMB_X27_Y12_N8
\IF_add|Outp[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_add|Outp[4]~6_combout\ = (\PC|Output\(4) & (!\IF_add|Outp[3]~5\)) # (!\PC|Output\(4) & ((\IF_add|Outp[3]~5\) # (GND)))
-- \IF_add|Outp[4]~7\ = CARRY((!\IF_add|Outp[3]~5\) # (!\PC|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(4),
	datad => VCC,
	cin => \IF_add|Outp[3]~5\,
	combout => \IF_add|Outp[4]~6_combout\,
	cout => \IF_add|Outp[4]~7\);

-- Location: LCCOMB_X27_Y12_N10
\IF_add|Outp[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_add|Outp[5]~8_combout\ = (\PC|Output\(5) & (\IF_add|Outp[4]~7\ $ (GND))) # (!\PC|Output\(5) & (!\IF_add|Outp[4]~7\ & VCC))
-- \IF_add|Outp[5]~9\ = CARRY((\PC|Output\(5) & !\IF_add|Outp[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|Output\(5),
	datad => VCC,
	cin => \IF_add|Outp[4]~7\,
	combout => \IF_add|Outp[5]~8_combout\,
	cout => \IF_add|Outp[5]~9\);

-- Location: LCCOMB_X27_Y12_N12
\IF_add|Outp[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_add|Outp[6]~10_combout\ = (\PC|Output\(6) & (!\IF_add|Outp[5]~9\)) # (!\PC|Output\(6) & ((\IF_add|Outp[5]~9\) # (GND)))
-- \IF_add|Outp[6]~11\ = CARRY((!\IF_add|Outp[5]~9\) # (!\PC|Output\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|Output\(6),
	datad => VCC,
	cin => \IF_add|Outp[5]~9\,
	combout => \IF_add|Outp[6]~10_combout\,
	cout => \IF_add|Outp[6]~11\);

-- Location: LCCOMB_X27_Y12_N14
\IF_add|Outp[7]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_add|Outp[7]~12_combout\ = (\PC|Output\(7) & (\IF_add|Outp[6]~11\ $ (GND))) # (!\PC|Output\(7) & (!\IF_add|Outp[6]~11\ & VCC))
-- \IF_add|Outp[7]~13\ = CARRY((\PC|Output\(7) & !\IF_add|Outp[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|Output\(7),
	datad => VCC,
	cin => \IF_add|Outp[6]~11\,
	combout => \IF_add|Outp[7]~12_combout\,
	cout => \IF_add|Outp[7]~13\);

-- Location: LCCOMB_X30_Y12_N12
\PC|Output[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[10]~18_combout\ = (\Can_ID~1_combout\) # (!\Jal|H_Jal~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Jal|H_Jal~4_combout\,
	datad => \Can_ID~1_combout\,
	combout => \PC|Output[10]~18_combout\);

-- Location: LCCOMB_X30_Y12_N26
\PC|Output[10]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[10]~19_combout\ = (\Load|Load_Imm~2_combout\) # ((\BEX|H_BEX~2_combout\ & ((\JLR|H_JLR~3_combout\) # (\PC|Output[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Load|Load_Imm~2_combout\,
	datab => \JLR|H_JLR~3_combout\,
	datac => \BEX|H_BEX~2_combout\,
	datad => \PC|Output[10]~18_combout\,
	combout => \PC|Output[10]~19_combout\);

-- Location: LCCOMB_X28_Y12_N18
\PC_hazard_ctrl|PC_New[7]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[7]~31_combout\ = (\PC|Output[10]~19_combout\ & ((\IF_add|Outp[7]~12_combout\) # ((\PC|Output[10]~17_combout\)))) # (!\PC|Output[10]~19_combout\ & (((\ALU3_EX|Outp[7]~12_combout\ & !\PC|Output[10]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_add|Outp[7]~12_combout\,
	datab => \ALU3_EX|Outp[7]~12_combout\,
	datac => \PC|Output[10]~19_combout\,
	datad => \PC|Output[10]~17_combout\,
	combout => \PC_hazard_ctrl|PC_New[7]~31_combout\);

-- Location: LCCOMB_X28_Y12_N20
\PC_hazard_ctrl|PC_New[7]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[7]~32_combout\ = (\PC|Output[10]~17_combout\ & ((\PC_hazard_ctrl|PC_New[7]~31_combout\ & (\Adder_RR|Outp[7]~12_combout\)) # (!\PC_hazard_ctrl|PC_New[7]~31_combout\ & ((\instruc_decode|ad2|Outp[7]~14_combout\))))) # 
-- (!\PC|Output[10]~17_combout\ & (((\PC_hazard_ctrl|PC_New[7]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Adder_RR|Outp[7]~12_combout\,
	datab => \instruc_decode|ad2|Outp[7]~14_combout\,
	datac => \PC|Output[10]~17_combout\,
	datad => \PC_hazard_ctrl|PC_New[7]~31_combout\,
	combout => \PC_hazard_ctrl|PC_New[7]~32_combout\);

-- Location: FF_X28_Y12_N17
\PC|Output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[7]~feeder_combout\,
	asdata => \PC_hazard_ctrl|PC_New[7]~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \R0_Haz_ctrl|ALT_INV_H_R0~1_combout\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|Output\(7));

-- Location: FF_X30_Y12_N25
\IF_ID_Pipepline_Reg|PC|Output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \PC|Output\(7),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|PC|Output\(7));

-- Location: LCCOMB_X28_Y9_N10
\ID_RR_pipeline|PC|Output[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_RR_pipeline|PC|Output[7]~feeder_combout\ = \IF_ID_Pipepline_Reg|PC|Output\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipepline_Reg|PC|Output\(7),
	combout => \ID_RR_pipeline|PC|Output[7]~feeder_combout\);

-- Location: FF_X28_Y9_N11
\ID_RR_pipeline|PC|Output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID_RR_pipeline|PC|Output[7]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|PC|Output\(7));

-- Location: FF_X27_Y11_N13
\RR_EX_pipeline|PC|Output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|PC|Output\(7),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|PC|Output\(7));

-- Location: LCCOMB_X25_Y11_N16
\PCp2_EX[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCp2_EX[8]~14_combout\ = (\RR_EX_pipeline|PC|Output\(8) & (!\PCp2_EX[7]~13\)) # (!\RR_EX_pipeline|PC|Output\(8) & ((\PCp2_EX[7]~13\) # (GND)))
-- \PCp2_EX[8]~15\ = CARRY((!\PCp2_EX[7]~13\) # (!\RR_EX_pipeline|PC|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|PC|Output\(8),
	datad => VCC,
	cin => \PCp2_EX[7]~13\,
	combout => \PCp2_EX[8]~14_combout\,
	cout => \PCp2_EX[8]~15\);

-- Location: LCCOMB_X27_Y11_N14
\ALU3_EX|Outp[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU3_EX|Outp[8]~14_combout\ = (\RR_EX_pipeline|Imm|Output\(7) & ((\RR_EX_pipeline|PC|Output\(8) & (\ALU3_EX|Outp[7]~13\ & VCC)) # (!\RR_EX_pipeline|PC|Output\(8) & (!\ALU3_EX|Outp[7]~13\)))) # (!\RR_EX_pipeline|Imm|Output\(7) & 
-- ((\RR_EX_pipeline|PC|Output\(8) & (!\ALU3_EX|Outp[7]~13\)) # (!\RR_EX_pipeline|PC|Output\(8) & ((\ALU3_EX|Outp[7]~13\) # (GND)))))
-- \ALU3_EX|Outp[8]~15\ = CARRY((\RR_EX_pipeline|Imm|Output\(7) & (!\RR_EX_pipeline|PC|Output\(8) & !\ALU3_EX|Outp[7]~13\)) # (!\RR_EX_pipeline|Imm|Output\(7) & ((!\ALU3_EX|Outp[7]~13\) # (!\RR_EX_pipeline|PC|Output\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|Imm|Output\(7),
	datab => \RR_EX_pipeline|PC|Output\(8),
	datad => VCC,
	cin => \ALU3_EX|Outp[7]~13\,
	combout => \ALU3_EX|Outp[8]~14_combout\,
	cout => \ALU3_EX|Outp[8]~15\);

-- Location: LCCOMB_X26_Y11_N24
\EX_MUX|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux7~0_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(1) & (((\RR_EX_pipeline|D3_MUX|Output\(0))))) # (!\RR_EX_pipeline|D3_MUX|Output\(1) & ((\RR_EX_pipeline|D3_MUX|Output\(0) & ((\RR_EX_pipeline|Imm|Output\(8)))) # (!\RR_EX_pipeline|D3_MUX|Output\(0) 
-- & (\ALU1_EX|alu:temp[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[8]~1_combout\,
	datab => \RR_EX_pipeline|Imm|Output\(8),
	datac => \RR_EX_pipeline|D3_MUX|Output\(1),
	datad => \RR_EX_pipeline|D3_MUX|Output\(0),
	combout => \EX_MUX|Mux7~0_combout\);

-- Location: LCCOMB_X26_Y11_N30
\EX_MUX|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux7~1_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(1) & ((\EX_MUX|Mux7~0_combout\ & (\PCp2_EX[8]~14_combout\)) # (!\EX_MUX|Mux7~0_combout\ & ((\ALU3_EX|Outp[8]~14_combout\))))) # (!\RR_EX_pipeline|D3_MUX|Output\(1) & (((\EX_MUX|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCp2_EX[8]~14_combout\,
	datab => \ALU3_EX|Outp[8]~14_combout\,
	datac => \RR_EX_pipeline|D3_MUX|Output\(1),
	datad => \EX_MUX|Mux7~0_combout\,
	combout => \EX_MUX|Mux7~1_combout\);

-- Location: FF_X26_Y11_N31
\EX_MEM_pipeline|ALU1_C|Output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MUX|Mux7~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|ALU1_C|Output\(8));

-- Location: LCCOMB_X33_Y12_N22
\WB_MUX_MEM1|F[14]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[14]~0_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(5) & ((\EX_MEM_pipeline|ALU1_C|Output\(0)) # ((\EX_MEM_pipeline|ALU1_C|Output\(6) & \EX_MEM_pipeline|ALU1_C|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(5),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(1),
	combout => \WB_MUX_MEM1|F[14]~0_combout\);

-- Location: LCCOMB_X33_Y12_N0
\WB_MUX_MEM1|F[14]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[14]~10_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0)) # (!\EX_MEM_pipeline|ALU1_C|Output\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(5),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(0),
	combout => \WB_MUX_MEM1|F[14]~10_combout\);

-- Location: LCCOMB_X37_Y9_N16
\WB_MUX_MEM1|F[14]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[14]~11_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1)) # ((\EX_MEM_pipeline|ALU1_C|Output\(6) & \EX_MEM_pipeline|ALU1_C|Output\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \WB_MUX_MEM1|F[14]~11_combout\);

-- Location: LCCOMB_X36_Y11_N22
\WB_MUX_MEM1|F[14]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[14]~12_combout\ = (!\EX_MEM_pipeline|ALU1_C|Output\(1) & \EX_MEM_pipeline|ALU1_C|Output\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(6),
	combout => \WB_MUX_MEM1|F[14]~12_combout\);

-- Location: LCCOMB_X35_Y14_N4
\WB_MUX_MEM1|F[14]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[14]~2_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2)) # ((!\EX_MEM_pipeline|ALU1_C|Output\(3) & \EX_MEM_pipeline|ALU1_C|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \WB_MUX_MEM1|F[14]~2_combout\);

-- Location: LCCOMB_X35_Y12_N28
\WB_MUX_MEM1|F[8]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[8]~13_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & ((\RAM_MEM|Data[48][0]~q\) # ((!\RAM_MEM|Data[1][2]~8_combout\)))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & (((\RAM_MEM|Data[1][2]~8_combout\ & \RAM_MEM|Data[32][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~2_combout\,
	datab => \RAM_MEM|Data[48][0]~q\,
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \RAM_MEM|Data[32][0]~q\,
	combout => \WB_MUX_MEM1|F[8]~13_combout\);

-- Location: LCCOMB_X35_Y12_N18
\WB_MUX_MEM1|F[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[8]~14_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & (((\WB_MUX_MEM1|F[8]~13_combout\)))) # (!\RAM_MEM|Data[1][2]~8_combout\ & ((\WB_MUX_MEM1|F[8]~13_combout\ & (\RAM_MEM|Mux15~44_combout\)) # (!\WB_MUX_MEM1|F[8]~13_combout\ & 
-- ((\RAM_MEM|Mux15~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux15~44_combout\,
	datab => \RAM_MEM|Mux15~42_combout\,
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \WB_MUX_MEM1|F[8]~13_combout\,
	combout => \WB_MUX_MEM1|F[8]~14_combout\);

-- Location: LCCOMB_X35_Y12_N16
\WB_MUX_MEM1|F[8]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[8]~15_combout\ = (\WB_MUX_MEM1|F[14]~12_combout\ & (((\RAM_MEM|Data[96][0]~q\) # (\WB_MUX_MEM1|F[14]~11_combout\)))) # (!\WB_MUX_MEM1|F[14]~12_combout\ & (\WB_MUX_MEM1|F[8]~14_combout\ & ((!\WB_MUX_MEM1|F[14]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~12_combout\,
	datab => \WB_MUX_MEM1|F[8]~14_combout\,
	datac => \RAM_MEM|Data[96][0]~q\,
	datad => \WB_MUX_MEM1|F[14]~11_combout\,
	combout => \WB_MUX_MEM1|F[8]~15_combout\);

-- Location: LCCOMB_X35_Y12_N2
\WB_MUX_MEM1|F[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[8]~16_combout\ = (\WB_MUX_MEM1|F[14]~11_combout\ & ((\WB_MUX_MEM1|F[8]~15_combout\ & ((\RAM_MEM|Data[100][0]~q\))) # (!\WB_MUX_MEM1|F[8]~15_combout\ & (\RAM_MEM|Mux15~41_combout\)))) # (!\WB_MUX_MEM1|F[14]~11_combout\ & 
-- (((\WB_MUX_MEM1|F[8]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux15~41_combout\,
	datab => \WB_MUX_MEM1|F[14]~11_combout\,
	datac => \RAM_MEM|Data[100][0]~q\,
	datad => \WB_MUX_MEM1|F[8]~15_combout\,
	combout => \WB_MUX_MEM1|F[8]~16_combout\);

-- Location: LCCOMB_X36_Y12_N20
\WB_MUX_MEM1|F[8]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[8]~3_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & (((!\WB_MUX_MEM1|F[14]~2_combout\ & \RAM_MEM|Data[64][0]~q\)))) # (!\RAM_MEM|Data[1][2]~8_combout\ & ((\RAM_MEM|Mux15~10_combout\) # ((\WB_MUX_MEM1|F[14]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~8_combout\,
	datab => \RAM_MEM|Mux15~10_combout\,
	datac => \WB_MUX_MEM1|F[14]~2_combout\,
	datad => \RAM_MEM|Data[64][0]~q\,
	combout => \WB_MUX_MEM1|F[8]~3_combout\);

-- Location: LCCOMB_X36_Y12_N22
\WB_MUX_MEM1|F[8]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[8]~4_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & ((\WB_MUX_MEM1|F[8]~3_combout\ & (\RAM_MEM|Mux15~12_combout\)) # (!\WB_MUX_MEM1|F[8]~3_combout\ & ((\RAM_MEM|Data[80][0]~q\))))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & 
-- (((\WB_MUX_MEM1|F[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux15~12_combout\,
	datab => \RAM_MEM|Data[80][0]~q\,
	datac => \WB_MUX_MEM1|F[14]~2_combout\,
	datad => \WB_MUX_MEM1|F[8]~3_combout\,
	combout => \WB_MUX_MEM1|F[8]~4_combout\);

-- Location: LCCOMB_X38_Y11_N28
\WB_MUX_MEM1|F[14]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[14]~1_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1)) # (\EX_MEM_pipeline|ALU1_C|Output\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(0),
	combout => \WB_MUX_MEM1|F[14]~1_combout\);

-- Location: LCCOMB_X37_Y11_N0
\WB_MUX_MEM1|F[14]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[14]~5_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(0)) # ((\EX_MEM_pipeline|ALU1_C|Output\(6) & !\EX_MEM_pipeline|ALU1_C|Output\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(0),
	combout => \WB_MUX_MEM1|F[14]~5_combout\);

-- Location: LCCOMB_X36_Y12_N16
\WB_MUX_MEM1|F[8]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[8]~6_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & ((\WB_MUX_MEM1|F[14]~2_combout\ & ((\RAM_MEM|Data[16][0]~q\))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & (\RAM_MEM|Data[0][0]~q\)))) # (!\RAM_MEM|Data[1][2]~8_combout\ & 
-- (((\WB_MUX_MEM1|F[14]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~8_combout\,
	datab => \RAM_MEM|Data[0][0]~q\,
	datac => \WB_MUX_MEM1|F[14]~2_combout\,
	datad => \RAM_MEM|Data[16][0]~q\,
	combout => \WB_MUX_MEM1|F[8]~6_combout\);

-- Location: LCCOMB_X36_Y12_N6
\WB_MUX_MEM1|F[8]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[8]~7_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & (\WB_MUX_MEM1|F[8]~6_combout\)) # (!\RAM_MEM|Data[1][2]~8_combout\ & ((\WB_MUX_MEM1|F[8]~6_combout\ & (\RAM_MEM|Mux15~15_combout\)) # (!\WB_MUX_MEM1|F[8]~6_combout\ & 
-- ((\RAM_MEM|Mux15~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~8_combout\,
	datab => \WB_MUX_MEM1|F[8]~6_combout\,
	datac => \RAM_MEM|Mux15~15_combout\,
	datad => \RAM_MEM|Mux15~13_combout\,
	combout => \WB_MUX_MEM1|F[8]~7_combout\);

-- Location: LCCOMB_X36_Y12_N12
\WB_MUX_MEM1|F[8]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[8]~8_combout\ = (\WB_MUX_MEM1|F[14]~1_combout\ & (((\WB_MUX_MEM1|F[14]~5_combout\)))) # (!\WB_MUX_MEM1|F[14]~1_combout\ & ((\WB_MUX_MEM1|F[14]~5_combout\ & (\WB_MUX_MEM1|F[8]~4_combout\)) # (!\WB_MUX_MEM1|F[14]~5_combout\ & 
-- ((\WB_MUX_MEM1|F[8]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[8]~4_combout\,
	datab => \WB_MUX_MEM1|F[14]~1_combout\,
	datac => \WB_MUX_MEM1|F[14]~5_combout\,
	datad => \WB_MUX_MEM1|F[8]~7_combout\,
	combout => \WB_MUX_MEM1|F[8]~8_combout\);

-- Location: LCCOMB_X36_Y12_N26
\WB_MUX_MEM1|F[8]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[8]~9_combout\ = (\WB_MUX_MEM1|F[8]~8_combout\ & (((\RAM_MEM|Mux15~36_combout\)) # (!\WB_MUX_MEM1|F[14]~1_combout\))) # (!\WB_MUX_MEM1|F[8]~8_combout\ & (\WB_MUX_MEM1|F[14]~1_combout\ & ((\RAM_MEM|Mux15~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[8]~8_combout\,
	datab => \WB_MUX_MEM1|F[14]~1_combout\,
	datac => \RAM_MEM|Mux15~36_combout\,
	datad => \RAM_MEM|Mux15~9_combout\,
	combout => \WB_MUX_MEM1|F[8]~9_combout\);

-- Location: LCCOMB_X33_Y12_N18
\WB_MUX_MEM1|F[8]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[8]~17_combout\ = (\WB_MUX_MEM1|F[14]~0_combout\ & (\WB_MUX_MEM1|F[14]~10_combout\)) # (!\WB_MUX_MEM1|F[14]~0_combout\ & ((\WB_MUX_MEM1|F[14]~10_combout\ & ((\WB_MUX_MEM1|F[8]~9_combout\))) # (!\WB_MUX_MEM1|F[14]~10_combout\ & 
-- (\WB_MUX_MEM1|F[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~0_combout\,
	datab => \WB_MUX_MEM1|F[14]~10_combout\,
	datac => \WB_MUX_MEM1|F[8]~16_combout\,
	datad => \WB_MUX_MEM1|F[8]~9_combout\,
	combout => \WB_MUX_MEM1|F[8]~17_combout\);

-- Location: LCCOMB_X33_Y12_N28
\WB_MUX_MEM1|F[8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[8]~20_combout\ = (\WB_MUX_MEM1|F[14]~0_combout\ & ((\WB_MUX_MEM1|F[8]~17_combout\ & ((\WB_MUX_MEM1|F[0]~19_combout\))) # (!\WB_MUX_MEM1|F[8]~17_combout\ & (\RAM_MEM|Data[98][0]~q\)))) # (!\WB_MUX_MEM1|F[14]~0_combout\ & 
-- (((\WB_MUX_MEM1|F[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~0_combout\,
	datab => \RAM_MEM|Data[98][0]~q\,
	datac => \WB_MUX_MEM1|F[0]~19_combout\,
	datad => \WB_MUX_MEM1|F[8]~17_combout\,
	combout => \WB_MUX_MEM1|F[8]~20_combout\);

-- Location: LCCOMB_X33_Y12_N4
\PC|Output[8]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[8]~13_combout\ = (\EX_MEM_pipeline|WB_MUX|Output~q\ & ((\WB_MUX_MEM1|F[8]~20_combout\))) # (!\EX_MEM_pipeline|WB_MUX|Output~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|WB_MUX|Output~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(8),
	datad => \WB_MUX_MEM1|F[8]~20_combout\,
	combout => \PC|Output[8]~13_combout\);

-- Location: LCCOMB_X28_Y12_N30
\PC|Output[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[8]~feeder_combout\ = \PC|Output[8]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|Output[8]~13_combout\,
	combout => \PC|Output[8]~feeder_combout\);

-- Location: LCCOMB_X27_Y12_N16
\IF_add|Outp[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_add|Outp[8]~14_combout\ = (\PC|Output\(8) & (!\IF_add|Outp[7]~13\)) # (!\PC|Output\(8) & ((\IF_add|Outp[7]~13\) # (GND)))
-- \IF_add|Outp[8]~15\ = CARRY((!\IF_add|Outp[7]~13\) # (!\PC|Output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(8),
	datad => VCC,
	cin => \IF_add|Outp[7]~13\,
	combout => \IF_add|Outp[8]~14_combout\,
	cout => \IF_add|Outp[8]~15\);

-- Location: LCCOMB_X25_Y12_N14
\Adder_RR|Outp[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Adder_RR|Outp[8]~14_combout\ = (\RF|Mux23~4_combout\ & ((\ID_RR_pipeline|Imm|Output\(7) & (\Adder_RR|Outp[7]~13\ & VCC)) # (!\ID_RR_pipeline|Imm|Output\(7) & (!\Adder_RR|Outp[7]~13\)))) # (!\RF|Mux23~4_combout\ & ((\ID_RR_pipeline|Imm|Output\(7) & 
-- (!\Adder_RR|Outp[7]~13\)) # (!\ID_RR_pipeline|Imm|Output\(7) & ((\Adder_RR|Outp[7]~13\) # (GND)))))
-- \Adder_RR|Outp[8]~15\ = CARRY((\RF|Mux23~4_combout\ & (!\ID_RR_pipeline|Imm|Output\(7) & !\Adder_RR|Outp[7]~13\)) # (!\RF|Mux23~4_combout\ & ((!\Adder_RR|Outp[7]~13\) # (!\ID_RR_pipeline|Imm|Output\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux23~4_combout\,
	datab => \ID_RR_pipeline|Imm|Output\(7),
	datad => VCC,
	cin => \Adder_RR|Outp[7]~13\,
	combout => \Adder_RR|Outp[8]~14_combout\,
	cout => \Adder_RR|Outp[8]~15\);

-- Location: LCCOMB_X30_Y8_N16
\instruc_decode|ad|Outp[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad|Outp[8]~16_combout\ = ((\IF_ID_Pipepline_Reg|Instruction|Output\(8) $ (\IF_ID_Pipepline_Reg|PC|Output\(8) $ (!\instruc_decode|ad|Outp[7]~15\)))) # (GND)
-- \instruc_decode|ad|Outp[8]~17\ = CARRY((\IF_ID_Pipepline_Reg|Instruction|Output\(8) & ((\IF_ID_Pipepline_Reg|PC|Output\(8)) # (!\instruc_decode|ad|Outp[7]~15\))) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(8) & (\IF_ID_Pipepline_Reg|PC|Output\(8) & 
-- !\instruc_decode|ad|Outp[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(8),
	datab => \IF_ID_Pipepline_Reg|PC|Output\(8),
	datad => VCC,
	cin => \instruc_decode|ad|Outp[7]~15\,
	combout => \instruc_decode|ad|Outp[8]~16_combout\,
	cout => \instruc_decode|ad|Outp[8]~17\);

-- Location: LCCOMB_X29_Y8_N16
\instruc_decode|ad2|Outp[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad2|Outp[8]~16_combout\ = ((\IF_ID_Pipepline_Reg|Instruction|Output\(8) $ (\instruc_decode|ad|Outp[8]~16_combout\ $ (!\instruc_decode|ad2|Outp[7]~15\)))) # (GND)
-- \instruc_decode|ad2|Outp[8]~17\ = CARRY((\IF_ID_Pipepline_Reg|Instruction|Output\(8) & ((\instruc_decode|ad|Outp[8]~16_combout\) # (!\instruc_decode|ad2|Outp[7]~15\))) # (!\IF_ID_Pipepline_Reg|Instruction|Output\(8) & 
-- (\instruc_decode|ad|Outp[8]~16_combout\ & !\instruc_decode|ad2|Outp[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(8),
	datab => \instruc_decode|ad|Outp[8]~16_combout\,
	datad => VCC,
	cin => \instruc_decode|ad2|Outp[7]~15\,
	combout => \instruc_decode|ad2|Outp[8]~16_combout\,
	cout => \instruc_decode|ad2|Outp[8]~17\);

-- Location: LCCOMB_X28_Y12_N2
\PC_hazard_ctrl|PC_New[8]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[8]~29_combout\ = (\PC|Output[10]~19_combout\ & (((\PC|Output[10]~17_combout\)))) # (!\PC|Output[10]~19_combout\ & ((\PC|Output[10]~17_combout\ & ((\instruc_decode|ad2|Outp[8]~16_combout\))) # (!\PC|Output[10]~17_combout\ & 
-- (\ALU3_EX|Outp[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU3_EX|Outp[8]~14_combout\,
	datab => \instruc_decode|ad2|Outp[8]~16_combout\,
	datac => \PC|Output[10]~19_combout\,
	datad => \PC|Output[10]~17_combout\,
	combout => \PC_hazard_ctrl|PC_New[8]~29_combout\);

-- Location: LCCOMB_X28_Y12_N8
\PC_hazard_ctrl|PC_New[8]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[8]~30_combout\ = (\PC|Output[10]~19_combout\ & ((\PC_hazard_ctrl|PC_New[8]~29_combout\ & ((\Adder_RR|Outp[8]~14_combout\))) # (!\PC_hazard_ctrl|PC_New[8]~29_combout\ & (\IF_add|Outp[8]~14_combout\)))) # (!\PC|Output[10]~19_combout\ 
-- & (((\PC_hazard_ctrl|PC_New[8]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_add|Outp[8]~14_combout\,
	datab => \Adder_RR|Outp[8]~14_combout\,
	datac => \PC|Output[10]~19_combout\,
	datad => \PC_hazard_ctrl|PC_New[8]~29_combout\,
	combout => \PC_hazard_ctrl|PC_New[8]~30_combout\);

-- Location: FF_X28_Y12_N31
\PC|Output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[8]~feeder_combout\,
	asdata => \PC_hazard_ctrl|PC_New[8]~30_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \R0_Haz_ctrl|ALT_INV_H_R0~1_combout\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|Output\(8));

-- Location: FF_X30_Y8_N17
\IF_ID_Pipepline_Reg|PC|Output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \PC|Output\(8),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|PC|Output\(8));

-- Location: FF_X30_Y8_N15
\ID_RR_pipeline|PC|Output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \IF_ID_Pipepline_Reg|PC|Output\(8),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|PC|Output\(8));

-- Location: FF_X27_Y11_N15
\RR_EX_pipeline|PC|Output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|PC|Output\(8),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|PC|Output\(8));

-- Location: LCCOMB_X25_Y11_N18
\PCp2_EX[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCp2_EX[9]~16_combout\ = (\RR_EX_pipeline|PC|Output\(9) & (\PCp2_EX[8]~15\ $ (GND))) # (!\RR_EX_pipeline|PC|Output\(9) & (!\PCp2_EX[8]~15\ & VCC))
-- \PCp2_EX[9]~17\ = CARRY((\RR_EX_pipeline|PC|Output\(9) & !\PCp2_EX[8]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|PC|Output\(9),
	datad => VCC,
	cin => \PCp2_EX[8]~15\,
	combout => \PCp2_EX[9]~16_combout\,
	cout => \PCp2_EX[9]~17\);

-- Location: LCCOMB_X27_Y11_N16
\ALU3_EX|Outp[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU3_EX|Outp[9]~16_combout\ = ((\RR_EX_pipeline|PC|Output\(9) $ (\RR_EX_pipeline|Imm|Output\(8) $ (!\ALU3_EX|Outp[8]~15\)))) # (GND)
-- \ALU3_EX|Outp[9]~17\ = CARRY((\RR_EX_pipeline|PC|Output\(9) & ((\RR_EX_pipeline|Imm|Output\(8)) # (!\ALU3_EX|Outp[8]~15\))) # (!\RR_EX_pipeline|PC|Output\(9) & (\RR_EX_pipeline|Imm|Output\(8) & !\ALU3_EX|Outp[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|PC|Output\(9),
	datab => \RR_EX_pipeline|Imm|Output\(8),
	datad => VCC,
	cin => \ALU3_EX|Outp[8]~15\,
	combout => \ALU3_EX|Outp[9]~16_combout\,
	cout => \ALU3_EX|Outp[9]~17\);

-- Location: LCCOMB_X27_Y10_N6
\EX_MUX|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux6~0_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(1) & (((\RR_EX_pipeline|D3_MUX|Output\(0)) # (\ALU3_EX|Outp[9]~16_combout\)))) # (!\RR_EX_pipeline|D3_MUX|Output\(1) & (\ALU1_EX|alu:temp[9]~7_combout\ & (!\RR_EX_pipeline|D3_MUX|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|D3_MUX|Output\(1),
	datab => \ALU1_EX|alu:temp[9]~7_combout\,
	datac => \RR_EX_pipeline|D3_MUX|Output\(0),
	datad => \ALU3_EX|Outp[9]~16_combout\,
	combout => \EX_MUX|Mux6~0_combout\);

-- Location: LCCOMB_X27_Y10_N4
\EX_MUX|Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux6~1_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(0) & ((\EX_MUX|Mux6~0_combout\ & (\PCp2_EX[9]~16_combout\)) # (!\EX_MUX|Mux6~0_combout\ & ((\RR_EX_pipeline|Imm|Output\(9)))))) # (!\RR_EX_pipeline|D3_MUX|Output\(0) & 
-- (((\EX_MUX|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCp2_EX[9]~16_combout\,
	datab => \RR_EX_pipeline|Imm|Output\(9),
	datac => \RR_EX_pipeline|D3_MUX|Output\(0),
	datad => \EX_MUX|Mux6~0_combout\,
	combout => \EX_MUX|Mux6~1_combout\);

-- Location: FF_X27_Y10_N5
\EX_MEM_pipeline|ALU1_C|Output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MUX|Mux6~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|ALU1_C|Output\(9));

-- Location: FF_X33_Y12_N31
\EX_MEM_pipeline|RF_D1|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|RF_D1|Output\(1),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RF_D1|Output\(1));

-- Location: LCCOMB_X31_Y10_N6
\EX_MEM_pipeline|RF_D1|Output[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|RF_D1|Output[9]~feeder_combout\ = \RR_EX_pipeline|RF_D1|Output\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RR_EX_pipeline|RF_D1|Output\(9),
	combout => \EX_MEM_pipeline|RF_D1|Output[9]~feeder_combout\);

-- Location: FF_X31_Y10_N7
\EX_MEM_pipeline|RF_D1|Output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|RF_D1|Output[9]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RF_D1|Output\(9));

-- Location: LCCOMB_X34_Y12_N4
\RAM_MEM|Data~329\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~329_combout\ = (\RAM_MEM|Decoder0~146_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~146_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~146_combout\,
	combout => \RAM_MEM|Data~329_combout\);

-- Location: FF_X34_Y12_N5
\RAM_MEM|Data[96][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~329_combout\,
	ena => \RAM_MEM|Data[96][0]~938_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[96][1]~q\);

-- Location: LCCOMB_X39_Y12_N30
\RAM_MEM|Data~271\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~271_combout\ = (\RAM_MEM|Decoder0~150_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~150_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~150_combout\,
	combout => \RAM_MEM|Data~271_combout\);

-- Location: FF_X38_Y12_N29
\RAM_MEM|Data[32][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RAM_MEM|Data~271_combout\,
	sload => VCC,
	ena => \RAM_MEM|Data[32][0]~939_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[32][1]~q\);

-- Location: LCCOMB_X36_Y10_N8
\RAM_MEM|Data~229\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~229_combout\ = (\RAM_MEM|Decoder0~147_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~147_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~147_combout\,
	combout => \RAM_MEM|Data~229_combout\);

-- Location: FF_X36_Y10_N9
\RAM_MEM|Data[56][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~229_combout\,
	ena => \RAM_MEM|Data[56][0]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[56][1]~q\);

-- Location: LCCOMB_X36_Y10_N6
\RAM_MEM|Data~230\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~230_combout\ = (\RAM_MEM|Decoder0~148_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~148_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~148_combout\,
	combout => \RAM_MEM|Data~230_combout\);

-- Location: FF_X36_Y10_N7
\RAM_MEM|Data[40][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~230_combout\,
	ena => \RAM_MEM|Data[40][0]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[40][1]~q\);

-- Location: LCCOMB_X35_Y10_N0
\RAM_MEM|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~0_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[56][1]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[40][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[56][1]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[40][1]~q\,
	combout => \RAM_MEM|Mux14~0_combout\);

-- Location: LCCOMB_X35_Y11_N12
\WB_MUX_MEM1|F[9]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[9]~60_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & (\RAM_MEM|Data[32][1]~q\ & ((!\WB_MUX_MEM1|F[14]~2_combout\)))) # (!\RAM_MEM|Data[1][2]~8_combout\ & (((\RAM_MEM|Mux14~0_combout\) # (\WB_MUX_MEM1|F[14]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[32][1]~q\,
	datab => \RAM_MEM|Mux14~0_combout\,
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \WB_MUX_MEM1|F[14]~2_combout\,
	combout => \WB_MUX_MEM1|F[9]~60_combout\);

-- Location: LCCOMB_X36_Y11_N24
\RAM_MEM|Data~228\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~228_combout\ = (\RAM_MEM|Decoder0~149_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~149_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \RAM_MEM|Decoder0~149_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(1),
	combout => \RAM_MEM|Data~228_combout\);

-- Location: FF_X36_Y11_N25
\RAM_MEM|Data[48][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~228_combout\,
	ena => \RAM_MEM|Data[48][0]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[48][1]~q\);

-- Location: LCCOMB_X33_Y10_N10
\RAM_MEM|Data~233\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~233_combout\ = (\RAM_MEM|Decoder0~153_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~153_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \RAM_MEM|Decoder0~153_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~233_combout\);

-- Location: FF_X33_Y10_N11
\RAM_MEM|Data[36][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~233_combout\,
	ena => \RAM_MEM|Data[36][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[36][1]~q\);

-- Location: LCCOMB_X33_Y10_N4
\RAM_MEM|Data~232\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~232_combout\ = (\RAM_MEM|Decoder0~152_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~152_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~152_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~232_combout\);

-- Location: FF_X33_Y10_N5
\RAM_MEM|Data[52][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~232_combout\,
	ena => \RAM_MEM|Data[52][0]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[52][1]~q\);

-- Location: LCCOMB_X34_Y10_N10
\RAM_MEM|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~1_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[52][1]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) 
-- & (\RAM_MEM|Data[36][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[36][1]~q\,
	datab => \RAM_MEM|Data[52][1]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux14~1_combout\);

-- Location: LCCOMB_X34_Y10_N0
\RAM_MEM|Data~234\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~234_combout\ = (\RAM_MEM|Decoder0~154_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~154_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \RAM_MEM|Decoder0~154_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(1),
	combout => \RAM_MEM|Data~234_combout\);

-- Location: FF_X34_Y10_N1
\RAM_MEM|Data[60][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~234_combout\,
	ena => \RAM_MEM|Data[60][0]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[60][1]~q\);

-- Location: LCCOMB_X35_Y11_N20
\RAM_MEM|Data~231\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~231_combout\ = (\RAM_MEM|Decoder0~151_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~151_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~151_combout\,
	combout => \RAM_MEM|Data~231_combout\);

-- Location: FF_X35_Y11_N21
\RAM_MEM|Data[44][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~231_combout\,
	ena => \RAM_MEM|Data[44][0]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[44][1]~q\);

-- Location: LCCOMB_X35_Y11_N2
\RAM_MEM|Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~2_combout\ = (\RAM_MEM|Mux14~1_combout\ & ((\RAM_MEM|Data[60][1]~q\) # ((!\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\RAM_MEM|Mux14~1_combout\ & (((\EX_MEM_pipeline|ALU1_C|Output\(3) & \RAM_MEM|Data[44][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux14~1_combout\,
	datab => \RAM_MEM|Data[60][1]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[44][1]~q\,
	combout => \RAM_MEM|Mux14~2_combout\);

-- Location: LCCOMB_X35_Y11_N18
\WB_MUX_MEM1|F[9]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[9]~61_combout\ = (\WB_MUX_MEM1|F[9]~60_combout\ & (((\RAM_MEM|Mux14~2_combout\) # (!\WB_MUX_MEM1|F[14]~2_combout\)))) # (!\WB_MUX_MEM1|F[9]~60_combout\ & (\RAM_MEM|Data[48][1]~q\ & (\WB_MUX_MEM1|F[14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[9]~60_combout\,
	datab => \RAM_MEM|Data[48][1]~q\,
	datac => \WB_MUX_MEM1|F[14]~2_combout\,
	datad => \RAM_MEM|Mux14~2_combout\,
	combout => \WB_MUX_MEM1|F[9]~61_combout\);

-- Location: LCCOMB_X35_Y11_N16
\WB_MUX_MEM1|F[9]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[9]~62_combout\ = (\WB_MUX_MEM1|F[14]~11_combout\ & (\WB_MUX_MEM1|F[14]~12_combout\)) # (!\WB_MUX_MEM1|F[14]~11_combout\ & ((\WB_MUX_MEM1|F[14]~12_combout\ & (\RAM_MEM|Data[96][1]~q\)) # (!\WB_MUX_MEM1|F[14]~12_combout\ & 
-- ((\WB_MUX_MEM1|F[9]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~11_combout\,
	datab => \WB_MUX_MEM1|F[14]~12_combout\,
	datac => \RAM_MEM|Data[96][1]~q\,
	datad => \WB_MUX_MEM1|F[9]~61_combout\,
	combout => \WB_MUX_MEM1|F[9]~62_combout\);

-- Location: LCCOMB_X36_Y9_N4
\RAM_MEM|Data~240\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~240_combout\ = (\RAM_MEM|Decoder0~110_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~110_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~110_combout\,
	combout => \RAM_MEM|Data~240_combout\);

-- Location: FF_X36_Y9_N5
\RAM_MEM|Data[62][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~240_combout\,
	ena => \RAM_MEM|Data[62][0]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[62][1]~q\);

-- Location: LCCOMB_X39_Y9_N6
\RAM_MEM|Data~237\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~237_combout\ = (\RAM_MEM|Decoder0~106_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~106_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~106_combout\,
	combout => \RAM_MEM|Data~237_combout\);

-- Location: FF_X39_Y9_N7
\RAM_MEM|Data[46][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~237_combout\,
	ena => \RAM_MEM|Data[46][0]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[46][1]~q\);

-- Location: LCCOMB_X40_Y9_N20
\RAM_MEM|Data~238\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~238_combout\ = (\RAM_MEM|Decoder0~108_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~108_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~108_combout\,
	combout => \RAM_MEM|Data~238_combout\);

-- Location: FF_X40_Y9_N21
\RAM_MEM|Data[54][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~238_combout\,
	ena => \RAM_MEM|Data[54][0]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[54][1]~q\);

-- Location: LCCOMB_X40_Y9_N14
\RAM_MEM|Data~239\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~239_combout\ = (\RAM_MEM|Decoder0~109_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~109_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~109_combout\,
	combout => \RAM_MEM|Data~239_combout\);

-- Location: FF_X40_Y9_N15
\RAM_MEM|Data[38][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~239_combout\,
	ena => \RAM_MEM|Data[38][0]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[38][1]~q\);

-- Location: LCCOMB_X40_Y9_N12
\RAM_MEM|Mux14~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~3_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[54][1]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\RAM_MEM|Data[38][1]~q\ & !\EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Data[54][1]~q\,
	datac => \RAM_MEM|Data[38][1]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux14~3_combout\);

-- Location: LCCOMB_X36_Y9_N22
\RAM_MEM|Mux14~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~4_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux14~3_combout\ & (\RAM_MEM|Data[62][1]~q\)) # (!\RAM_MEM|Mux14~3_combout\ & ((\RAM_MEM|Data[46][1]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[62][1]~q\,
	datac => \RAM_MEM|Data[46][1]~q\,
	datad => \RAM_MEM|Mux14~3_combout\,
	combout => \RAM_MEM|Mux14~4_combout\);

-- Location: LCCOMB_X35_Y9_N18
\RAM_MEM|Data~241\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~241_combout\ = (\RAM_MEM|Decoder0~112_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~112_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~112_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~241_combout\);

-- Location: FF_X35_Y9_N19
\RAM_MEM|Data[42][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~241_combout\,
	ena => \RAM_MEM|Data[42][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[42][1]~q\);

-- Location: LCCOMB_X38_Y9_N16
\RAM_MEM|Data~244\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~244_combout\ = (\RAM_MEM|Decoder0~116_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~116_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~116_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~244_combout\);

-- Location: FF_X38_Y9_N17
\RAM_MEM|Data[58][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~244_combout\,
	ena => \RAM_MEM|Data[58][0]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[58][1]~q\);

-- Location: LCCOMB_X34_Y9_N30
\RAM_MEM|Data~242\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~242_combout\ = (\RAM_MEM|Decoder0~114_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~114_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datab => \RAM_MEM|Decoder0~114_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~242_combout\);

-- Location: FF_X34_Y9_N31
\RAM_MEM|Data[50][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~242_combout\,
	ena => \RAM_MEM|Data[50][0]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[50][1]~q\);

-- Location: LCCOMB_X34_Y9_N8
\RAM_MEM|Data~243\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~243_combout\ = (\RAM_MEM|Decoder0~115_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~115_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datab => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~115_combout\,
	combout => \RAM_MEM|Data~243_combout\);

-- Location: FF_X34_Y9_N9
\RAM_MEM|Data[34][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~243_combout\,
	ena => \RAM_MEM|Data[34][0]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[34][1]~q\);

-- Location: LCCOMB_X34_Y9_N14
\RAM_MEM|Mux14~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~5_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[50][1]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & 
-- ((\RAM_MEM|Data[34][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[50][1]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[34][1]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux14~5_combout\);

-- Location: LCCOMB_X35_Y9_N12
\RAM_MEM|Mux14~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~6_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux14~5_combout\ & ((\RAM_MEM|Data[58][1]~q\))) # (!\RAM_MEM|Mux14~5_combout\ & (\RAM_MEM|Data[42][1]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[42][1]~q\,
	datac => \RAM_MEM|Data[58][1]~q\,
	datad => \RAM_MEM|Mux14~5_combout\,
	combout => \RAM_MEM|Mux14~6_combout\);

-- Location: LCCOMB_X35_Y9_N6
\RAM_MEM|Mux14~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~7_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux14~4_combout\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux14~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Mux14~4_combout\,
	datad => \RAM_MEM|Mux14~6_combout\,
	combout => \RAM_MEM|Mux14~7_combout\);

-- Location: LCCOMB_X37_Y13_N12
\RAM_MEM|Data~236\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~236_combout\ = (\RAM_MEM|Decoder0~155_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~155_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~155_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \EX_MEM_pipeline|RF_D1|Output\(1),
	combout => \RAM_MEM|Data~236_combout\);

-- Location: FF_X37_Y13_N13
\RAM_MEM|Data[100][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~236_combout\,
	ena => \RAM_MEM|Data[100][0]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[100][1]~q\);

-- Location: LCCOMB_X34_Y11_N14
\WB_MUX_MEM1|F[9]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[9]~63_combout\ = (\WB_MUX_MEM1|F[14]~11_combout\ & ((\WB_MUX_MEM1|F[9]~62_combout\ & ((\RAM_MEM|Data[100][1]~q\))) # (!\WB_MUX_MEM1|F[9]~62_combout\ & (\RAM_MEM|Mux14~7_combout\)))) # (!\WB_MUX_MEM1|F[14]~11_combout\ & 
-- (\WB_MUX_MEM1|F[9]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~11_combout\,
	datab => \WB_MUX_MEM1|F[9]~62_combout\,
	datac => \RAM_MEM|Mux14~7_combout\,
	datad => \RAM_MEM|Data[100][1]~q\,
	combout => \WB_MUX_MEM1|F[9]~63_combout\);

-- Location: LCCOMB_X34_Y11_N10
\RAM_MEM|Data~330\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~330_combout\ = (\RAM_MEM|Decoder0~54_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~54_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \RAM_MEM|Decoder0~54_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(1),
	combout => \RAM_MEM|Data~330_combout\);

-- Location: FF_X34_Y11_N11
\RAM_MEM|Data[98][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~330_combout\,
	ena => \RAM_MEM|Data[98][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[98][1]~q\);

-- Location: LCCOMB_X34_Y11_N24
\WB_MUX_MEM1|F[9]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[9]~64_combout\ = (\WB_MUX_MEM1|F[14]~0_combout\ & (((\WB_MUX_MEM1|F[14]~10_combout\) # (\RAM_MEM|Data[98][1]~q\)))) # (!\WB_MUX_MEM1|F[14]~0_combout\ & (\WB_MUX_MEM1|F[9]~63_combout\ & (!\WB_MUX_MEM1|F[14]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~0_combout\,
	datab => \WB_MUX_MEM1|F[9]~63_combout\,
	datac => \WB_MUX_MEM1|F[14]~10_combout\,
	datad => \RAM_MEM|Data[98][1]~q\,
	combout => \WB_MUX_MEM1|F[9]~64_combout\);

-- Location: LCCOMB_X35_Y7_N22
\RAM_MEM|Data~263\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~263_combout\ = (\RAM_MEM|Decoder0~129_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~129_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \RAM_MEM|Decoder0~129_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~263_combout\);

-- Location: FF_X35_Y7_N23
\RAM_MEM|Data[99][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~263_combout\,
	ena => \RAM_MEM|Data[1][2]~940_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[99][1]~q\);

-- Location: LCCOMB_X35_Y8_N28
\RAM_MEM|Data~254\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~254_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~53_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~53_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \RAM_MEM|Decoder0~53_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~254_combout\);

-- Location: FF_X35_Y8_N29
\RAM_MEM|Data[97][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~254_combout\,
	ena => \RAM_MEM|Data[1][2]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[97][1]~q\);

-- Location: LCCOMB_X33_Y7_N0
\RAM_MEM|Data~258\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~258_combout\ = (\RAM_MEM|Decoder0~126_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~126_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~126_combout\,
	combout => \RAM_MEM|Data~258_combout\);

-- Location: FF_X33_Y7_N1
\RAM_MEM|Data[61][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~258_combout\,
	ena => \RAM_MEM|Data[1][2]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[61][1]~q\);

-- Location: LCCOMB_X34_Y7_N14
\RAM_MEM|Data~255\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~255_combout\ = (\RAM_MEM|Decoder0~79_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9)))))) # (!\RAM_MEM|Decoder0~79_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datab => \RAM_MEM|Decoder0~79_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~255_combout\);

-- Location: FF_X34_Y7_N15
\RAM_MEM|Data[45][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~255_combout\,
	ena => \RAM_MEM|Data[1][2]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[45][1]~q\);

-- Location: LCCOMB_X35_Y7_N30
\RAM_MEM|Data~256\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~256_combout\ = (\RAM_MEM|Decoder0~125_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~125_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~125_combout\,
	combout => \RAM_MEM|Data~256_combout\);

-- Location: FF_X35_Y7_N31
\RAM_MEM|Data[53][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~256_combout\,
	ena => \RAM_MEM|Data[1][2]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[53][1]~q\);

-- Location: LCCOMB_X38_Y7_N14
\RAM_MEM|Data~257\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~257_combout\ = (\RAM_MEM|Decoder0~107_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9)))))) # (!\RAM_MEM|Decoder0~107_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~107_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~257_combout\);

-- Location: FF_X38_Y7_N15
\RAM_MEM|Data[37][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~257_combout\,
	ena => \RAM_MEM|Data[1][2]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[37][1]~q\);

-- Location: LCCOMB_X35_Y7_N24
\RAM_MEM|Mux14~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~13_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[53][1]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (((!\EX_MEM_pipeline|ALU1_C|Output\(3) & \RAM_MEM|Data[37][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[53][1]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[37][1]~q\,
	combout => \RAM_MEM|Mux14~13_combout\);

-- Location: LCCOMB_X34_Y7_N16
\RAM_MEM|Mux14~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~14_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux14~13_combout\ & (\RAM_MEM|Data[61][1]~q\)) # (!\RAM_MEM|Mux14~13_combout\ & ((\RAM_MEM|Data[45][1]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux14~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[61][1]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[45][1]~q\,
	datad => \RAM_MEM|Mux14~13_combout\,
	combout => \RAM_MEM|Mux14~14_combout\);

-- Location: LCCOMB_X38_Y6_N12
\RAM_MEM|Data~259\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~259_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~111_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~111_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \RAM_MEM|Decoder0~111_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \EX_MEM_pipeline|RF_D1|Output\(1),
	combout => \RAM_MEM|Data~259_combout\);

-- Location: FF_X38_Y6_N13
\RAM_MEM|Data[41][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~259_combout\,
	ena => \RAM_MEM|Data[1][2]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[41][1]~q\);

-- Location: LCCOMB_X38_Y6_N4
\RAM_MEM|Data~262\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~262_combout\ = (\RAM_MEM|Decoder0~128_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~128_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~128_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~262_combout\);

-- Location: FF_X38_Y6_N5
\RAM_MEM|Data[57][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~262_combout\,
	ena => \RAM_MEM|Data[1][2]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[57][1]~q\);

-- Location: LCCOMB_X34_Y6_N4
\RAM_MEM|Data~261\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~261_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~113_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~113_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~113_combout\,
	combout => \RAM_MEM|Data~261_combout\);

-- Location: FF_X34_Y6_N5
\RAM_MEM|Data[33][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~261_combout\,
	ena => \RAM_MEM|Data[1][2]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[33][1]~q\);

-- Location: LCCOMB_X37_Y6_N28
\RAM_MEM|Data~260\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~260_combout\ = (\RAM_MEM|Decoder0~127_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~127_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~127_combout\,
	combout => \RAM_MEM|Data~260_combout\);

-- Location: FF_X37_Y6_N29
\RAM_MEM|Data[49][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~260_combout\,
	ena => \RAM_MEM|Data[1][2]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[49][1]~q\);

-- Location: LCCOMB_X38_Y6_N2
\RAM_MEM|Mux14~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~15_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[49][1]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[33][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[33][1]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[49][1]~q\,
	combout => \RAM_MEM|Mux14~15_combout\);

-- Location: LCCOMB_X38_Y6_N14
\RAM_MEM|Mux14~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~16_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux14~15_combout\ & ((\RAM_MEM|Data[57][1]~q\))) # (!\RAM_MEM|Mux14~15_combout\ & (\RAM_MEM|Data[41][1]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[41][1]~q\,
	datab => \RAM_MEM|Data[57][1]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux14~15_combout\,
	combout => \RAM_MEM|Mux14~16_combout\);

-- Location: LCCOMB_X35_Y7_N2
\RAM_MEM|Mux14~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~17_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux14~14_combout\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux14~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Mux14~14_combout\,
	datad => \RAM_MEM|Mux14~16_combout\,
	combout => \RAM_MEM|Mux14~17_combout\);

-- Location: LCCOMB_X35_Y7_N4
\WB_MUX_MEM1|F[1]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[1]~44_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\EX_MEM_pipeline|ALU1_C|Output\(6))) # (!\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[97][1]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- ((\RAM_MEM|Mux14~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[97][1]~q\,
	datad => \RAM_MEM|Mux14~17_combout\,
	combout => \WB_MUX_MEM1|F[1]~44_combout\);

-- Location: LCCOMB_X36_Y6_N2
\RAM_MEM|Data~249\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~249_combout\ = (\RAM_MEM|Decoder0~120_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~120_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datab => \RAM_MEM|Decoder0~120_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	combout => \RAM_MEM|Data~249_combout\);

-- Location: FF_X36_Y6_N3
\RAM_MEM|Data[63][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~249_combout\,
	ena => \RAM_MEM|Data[1][2]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[63][1]~q\);

-- Location: LCCOMB_X41_Y6_N16
\RAM_MEM|Data~246\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~246_combout\ = (\RAM_MEM|Decoder0~117_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~117_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datab => \RAM_MEM|Decoder0~117_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~246_combout\);

-- Location: FF_X41_Y6_N17
\RAM_MEM|Data[47][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~246_combout\,
	ena => \RAM_MEM|Data[1][2]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[47][1]~q\);

-- Location: LCCOMB_X37_Y8_N20
\RAM_MEM|Data~247\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~247_combout\ = (\RAM_MEM|Decoder0~118_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~118_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~118_combout\,
	combout => \RAM_MEM|Data~247_combout\);

-- Location: FF_X37_Y8_N21
\RAM_MEM|Data[55][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~247_combout\,
	ena => \RAM_MEM|Data[1][2]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[55][1]~q\);

-- Location: LCCOMB_X40_Y10_N28
\RAM_MEM|Data~248\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~248_combout\ = (\RAM_MEM|Decoder0~119_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~119_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~119_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~248_combout\);

-- Location: FF_X40_Y10_N29
\RAM_MEM|Data[39][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~248_combout\,
	ena => \RAM_MEM|Data[1][2]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[39][1]~q\);

-- Location: LCCOMB_X37_Y8_N26
\RAM_MEM|Mux14~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~8_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[55][1]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\RAM_MEM|Data[39][1]~q\ & !\EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Data[55][1]~q\,
	datac => \RAM_MEM|Data[39][1]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux14~8_combout\);

-- Location: LCCOMB_X36_Y7_N4
\RAM_MEM|Mux14~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~9_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux14~8_combout\ & (\RAM_MEM|Data[63][1]~q\)) # (!\RAM_MEM|Mux14~8_combout\ & ((\RAM_MEM|Data[47][1]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[63][1]~q\,
	datab => \RAM_MEM|Data[47][1]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux14~8_combout\,
	combout => \RAM_MEM|Mux14~9_combout\);

-- Location: LCCOMB_X39_Y7_N6
\RAM_MEM|Data~250\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~250_combout\ = (\RAM_MEM|Decoder0~121_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~121_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~121_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \EX_MEM_pipeline|RF_D1|Output\(1),
	combout => \RAM_MEM|Data~250_combout\);

-- Location: FF_X39_Y7_N7
\RAM_MEM|Data[43][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~250_combout\,
	ena => \RAM_MEM|Data[1][2]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[43][1]~q\);

-- Location: LCCOMB_X39_Y7_N0
\RAM_MEM|Data~253\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~253_combout\ = (\RAM_MEM|Decoder0~124_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~124_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~124_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \EX_MEM_pipeline|RF_D1|Output\(1),
	combout => \RAM_MEM|Data~253_combout\);

-- Location: FF_X39_Y7_N1
\RAM_MEM|Data[59][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~253_combout\,
	ena => \RAM_MEM|Data[1][2]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[59][1]~q\);

-- Location: LCCOMB_X41_Y6_N10
\RAM_MEM|Data~251\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~251_combout\ = (\RAM_MEM|Decoder0~122_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~122_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datab => \RAM_MEM|Decoder0~122_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~251_combout\);

-- Location: FF_X41_Y6_N11
\RAM_MEM|Data[51][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~251_combout\,
	ena => \RAM_MEM|Data[1][2]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[51][1]~q\);

-- Location: LCCOMB_X40_Y7_N20
\RAM_MEM|Data~252\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~252_combout\ = (\RAM_MEM|Decoder0~123_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~123_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~123_combout\,
	combout => \RAM_MEM|Data~252_combout\);

-- Location: FF_X40_Y7_N21
\RAM_MEM|Data[35][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~252_combout\,
	ena => \RAM_MEM|Data[1][2]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[35][1]~q\);

-- Location: LCCOMB_X38_Y7_N2
\RAM_MEM|Mux14~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~10_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[51][1]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) 
-- & ((\RAM_MEM|Data[35][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[51][1]~q\,
	datab => \RAM_MEM|Data[35][1]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux14~10_combout\);

-- Location: LCCOMB_X38_Y7_N20
\RAM_MEM|Mux14~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~11_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux14~10_combout\ & ((\RAM_MEM|Data[59][1]~q\))) # (!\RAM_MEM|Mux14~10_combout\ & (\RAM_MEM|Data[43][1]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[43][1]~q\,
	datab => \RAM_MEM|Data[59][1]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux14~10_combout\,
	combout => \RAM_MEM|Mux14~11_combout\);

-- Location: LCCOMB_X35_Y7_N28
\RAM_MEM|Mux14~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~12_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux14~9_combout\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux14~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux14~9_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Mux14~11_combout\,
	combout => \RAM_MEM|Mux14~12_combout\);

-- Location: LCCOMB_X35_Y7_N8
\WB_MUX_MEM1|F[1]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[1]~45_combout\ = (\WB_MUX_MEM1|F[1]~44_combout\ & ((\RAM_MEM|Data[99][1]~q\) # ((!\EX_MEM_pipeline|ALU1_C|Output\(1))))) # (!\WB_MUX_MEM1|F[1]~44_combout\ & (((\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[99][1]~q\,
	datab => \WB_MUX_MEM1|F[1]~44_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Mux14~12_combout\,
	combout => \WB_MUX_MEM1|F[1]~45_combout\);

-- Location: LCCOMB_X36_Y11_N14
\RAM_MEM|Data~235\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~235_combout\ = (\RAM_MEM|Decoder0~133_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~133_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~133_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \EX_MEM_pipeline|RF_D1|Output\(1),
	combout => \RAM_MEM|Data~235_combout\);

-- Location: FF_X36_Y11_N15
\RAM_MEM|Data[64][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~235_combout\,
	ena => \RAM_MEM|Data[64][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[64][1]~q\);

-- Location: LCCOMB_X38_Y11_N18
\RAM_MEM|Data~324\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~324_combout\ = (\RAM_MEM|Decoder0~130_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~130_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~130_combout\,
	combout => \RAM_MEM|Data~324_combout\);

-- Location: FF_X38_Y11_N19
\RAM_MEM|Data[80][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~324_combout\,
	ena => \RAM_MEM|Data[80][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[80][1]~q\);

-- Location: LCCOMB_X37_Y11_N20
\WB_MUX_MEM1|F[9]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[9]~54_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & (((\RAM_MEM|Data[80][1]~q\) # (!\RAM_MEM|Data[1][2]~8_combout\)))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & (\RAM_MEM|Data[64][1]~q\ & (\RAM_MEM|Data[1][2]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[64][1]~q\,
	datab => \WB_MUX_MEM1|F[14]~2_combout\,
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \RAM_MEM|Data[80][1]~q\,
	combout => \WB_MUX_MEM1|F[9]~54_combout\);

-- Location: LCCOMB_X40_Y11_N10
\RAM_MEM|Data~323\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~323_combout\ = (\RAM_MEM|Decoder0~132_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~132_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~132_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~323_combout\);

-- Location: FF_X40_Y11_N11
\RAM_MEM|Data[72][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~323_combout\,
	ena => \RAM_MEM|Data[72][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[72][1]~q\);

-- Location: LCCOMB_X38_Y15_N20
\RAM_MEM|Data~322\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~322_combout\ = (\RAM_MEM|Decoder0~131_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~131_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datab => \RAM_MEM|Decoder0~131_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~322_combout\);

-- Location: FF_X38_Y15_N21
\RAM_MEM|Data[88][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~322_combout\,
	ena => \RAM_MEM|Data[88][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[88][1]~q\);

-- Location: LCCOMB_X37_Y11_N28
\RAM_MEM|Mux14~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~52_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[88][1]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[72][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[72][1]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[88][1]~q\,
	combout => \RAM_MEM|Mux14~52_combout\);

-- Location: LCCOMB_X38_Y14_N18
\RAM_MEM|Data~325\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~325_combout\ = (\RAM_MEM|Decoder0~134_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~134_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~134_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \EX_MEM_pipeline|RF_D1|Output\(1),
	combout => \RAM_MEM|Data~325_combout\);

-- Location: FF_X38_Y14_N19
\RAM_MEM|Data[76][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~325_combout\,
	ena => \RAM_MEM|Data[76][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[76][1]~q\);

-- Location: LCCOMB_X39_Y14_N0
\RAM_MEM|Data~328\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~328_combout\ = (\RAM_MEM|Decoder0~137_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~137_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \RAM_MEM|Decoder0~137_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(1),
	combout => \RAM_MEM|Data~328_combout\);

-- Location: FF_X39_Y14_N1
\RAM_MEM|Data[92][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~328_combout\,
	ena => \RAM_MEM|Data[92][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[92][1]~q\);

-- Location: LCCOMB_X39_Y12_N4
\RAM_MEM|Data~327\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~327_combout\ = (\RAM_MEM|Decoder0~136_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~136_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~136_combout\,
	combout => \RAM_MEM|Data~327_combout\);

-- Location: FF_X39_Y12_N5
\RAM_MEM|Data[68][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~327_combout\,
	ena => \RAM_MEM|Data[68][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[68][1]~q\);

-- Location: LCCOMB_X40_Y12_N30
\RAM_MEM|Data~326\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~326_combout\ = (\RAM_MEM|Decoder0~135_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~135_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~135_combout\,
	combout => \RAM_MEM|Data~326_combout\);

-- Location: FF_X40_Y12_N31
\RAM_MEM|Data[84][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~326_combout\,
	ena => \RAM_MEM|Data[84][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[84][1]~q\);

-- Location: LCCOMB_X39_Y12_N6
\RAM_MEM|Mux14~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~53_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[84][1]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[68][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[68][1]~q\,
	datac => \RAM_MEM|Data[84][1]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux14~53_combout\);

-- Location: LCCOMB_X38_Y14_N28
\RAM_MEM|Mux14~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~54_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux14~53_combout\ & ((\RAM_MEM|Data[92][1]~q\))) # (!\RAM_MEM|Mux14~53_combout\ & (\RAM_MEM|Data[76][1]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux14~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[76][1]~q\,
	datac => \RAM_MEM|Data[92][1]~q\,
	datad => \RAM_MEM|Mux14~53_combout\,
	combout => \RAM_MEM|Mux14~54_combout\);

-- Location: LCCOMB_X37_Y11_N22
\WB_MUX_MEM1|F[9]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[9]~55_combout\ = (\WB_MUX_MEM1|F[9]~54_combout\ & (((\RAM_MEM|Data[1][2]~8_combout\) # (\RAM_MEM|Mux14~54_combout\)))) # (!\WB_MUX_MEM1|F[9]~54_combout\ & (\RAM_MEM|Mux14~52_combout\ & (!\RAM_MEM|Data[1][2]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[9]~54_combout\,
	datab => \RAM_MEM|Mux14~52_combout\,
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \RAM_MEM|Mux14~54_combout\,
	combout => \WB_MUX_MEM1|F[9]~55_combout\);

-- Location: LCCOMB_X41_Y11_N12
\RAM_MEM|Data~318\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~318_combout\ = (\RAM_MEM|Decoder0~102_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~102_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~102_combout\,
	combout => \RAM_MEM|Data~318_combout\);

-- Location: FF_X41_Y11_N13
\RAM_MEM|Data[85][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~318_combout\,
	ena => \RAM_MEM|Data[1][2]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[85][1]~q\);

-- Location: LCCOMB_X41_Y10_N26
\RAM_MEM|Data~321\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~321_combout\ = (\RAM_MEM|Decoder0~105_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~105_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datab => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~105_combout\,
	combout => \RAM_MEM|Data~321_combout\);

-- Location: FF_X41_Y10_N27
\RAM_MEM|Data[93][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~321_combout\,
	ena => \RAM_MEM|Data[1][2]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[93][1]~q\);

-- Location: LCCOMB_X42_Y9_N2
\RAM_MEM|Data~319\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~319_combout\ = (\RAM_MEM|Decoder0~103_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~103_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datab => \RAM_MEM|Decoder0~103_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~319_combout\);

-- Location: FF_X42_Y9_N3
\RAM_MEM|Data[89][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~319_combout\,
	ena => \RAM_MEM|Data[1][2]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[89][1]~q\);

-- Location: LCCOMB_X43_Y9_N26
\RAM_MEM|Data~320\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~320_combout\ = (\RAM_MEM|Decoder0~104_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~104_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~104_combout\,
	combout => \RAM_MEM|Data~320_combout\);

-- Location: FF_X43_Y9_N27
\RAM_MEM|Data[81][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~320_combout\,
	ena => \RAM_MEM|Data[1][2]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[81][1]~q\);

-- Location: LCCOMB_X42_Y9_N0
\RAM_MEM|Mux14~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~48_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[89][1]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) 
-- & ((\RAM_MEM|Data[81][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[89][1]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[81][1]~q\,
	combout => \RAM_MEM|Mux14~48_combout\);

-- Location: LCCOMB_X42_Y11_N22
\RAM_MEM|Mux14~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~49_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux14~48_combout\ & ((\RAM_MEM|Data[93][1]~q\))) # (!\RAM_MEM|Mux14~48_combout\ & (\RAM_MEM|Data[85][1]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux14~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[85][1]~q\,
	datab => \RAM_MEM|Data[93][1]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Mux14~48_combout\,
	combout => \RAM_MEM|Mux14~49_combout\);

-- Location: LCCOMB_X44_Y11_N16
\RAM_MEM|Data~308\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~308_combout\ = (\RAM_MEM|Decoder0~61_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9)))))) # (!\RAM_MEM|Decoder0~61_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~61_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~308_combout\);

-- Location: FF_X44_Y11_N17
\RAM_MEM|Data[77][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~308_combout\,
	ena => \RAM_MEM|Data[1][2]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[77][1]~q\);

-- Location: LCCOMB_X40_Y11_N20
\RAM_MEM|Data~305\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~305_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~69_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~69_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datab => \RAM_MEM|Decoder0~80_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~69_combout\,
	combout => \RAM_MEM|Data~305_combout\);

-- Location: FF_X40_Y11_N21
\RAM_MEM|Data[69][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~305_combout\,
	ena => \RAM_MEM|Data[1][2]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[69][1]~q\);

-- Location: LCCOMB_X44_Y10_N0
\RAM_MEM|Data~306\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~306_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~57_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~57_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \RAM_MEM|Decoder0~57_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~306_combout\);

-- Location: FF_X44_Y10_N1
\RAM_MEM|Data[73][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~306_combout\,
	ena => \RAM_MEM|Data[1][2]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[73][1]~q\);

-- Location: LCCOMB_X41_Y12_N10
\RAM_MEM|Data~307\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~307_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~65_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~65_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \RAM_MEM|Decoder0~65_combout\,
	combout => \RAM_MEM|Data~307_combout\);

-- Location: LCCOMB_X42_Y12_N24
\RAM_MEM|Data[65][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data[65][1]~feeder_combout\ = \RAM_MEM|Data~307_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RAM_MEM|Data~307_combout\,
	combout => \RAM_MEM|Data[65][1]~feeder_combout\);

-- Location: FF_X42_Y12_N25
\RAM_MEM|Data[65][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data[65][1]~feeder_combout\,
	ena => \RAM_MEM|Data[1][2]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[65][1]~q\);

-- Location: LCCOMB_X42_Y11_N6
\RAM_MEM|Mux14~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~41_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (\EX_MEM_pipeline|ALU1_C|Output\(3))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[73][1]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- ((\RAM_MEM|Data[65][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[73][1]~q\,
	datad => \RAM_MEM|Data[65][1]~q\,
	combout => \RAM_MEM|Mux14~41_combout\);

-- Location: LCCOMB_X41_Y11_N6
\RAM_MEM|Mux14~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~42_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux14~41_combout\ & (\RAM_MEM|Data[77][1]~q\)) # (!\RAM_MEM|Mux14~41_combout\ & ((\RAM_MEM|Data[69][1]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux14~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[77][1]~q\,
	datab => \RAM_MEM|Data[69][1]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Mux14~41_combout\,
	combout => \RAM_MEM|Mux14~42_combout\);

-- Location: LCCOMB_X42_Y11_N4
\RAM_MEM|Data~317\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~317_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~55_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~55_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \RAM_MEM|Decoder0~55_combout\,
	combout => \RAM_MEM|Data~317_combout\);

-- Location: FF_X42_Y11_N5
\RAM_MEM|Data[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~317_combout\,
	ena => \RAM_MEM|Data[1][2]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[13][1]~q\);

-- Location: LCCOMB_X41_Y12_N16
\RAM_MEM|Data~315\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~315_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~67_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~67_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \RAM_MEM|Decoder0~67_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~315_combout\);

-- Location: FF_X41_Y12_N17
\RAM_MEM|Data[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~315_combout\,
	ena => \RAM_MEM|Data[1][2]~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[1][1]~q\);

-- Location: LCCOMB_X45_Y12_N18
\RAM_MEM|Data~314\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~314_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~59_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~59_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~59_combout\,
	combout => \RAM_MEM|Data~314_combout\);

-- Location: FF_X45_Y12_N19
\RAM_MEM|Data[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~314_combout\,
	ena => \RAM_MEM|Data[1][2]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[9][1]~q\);

-- Location: LCCOMB_X42_Y12_N30
\RAM_MEM|Mux14~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~45_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (\EX_MEM_pipeline|ALU1_C|Output\(3))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Data[9][1]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (\RAM_MEM|Data[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[1][1]~q\,
	datad => \RAM_MEM|Data[9][1]~q\,
	combout => \RAM_MEM|Mux14~45_combout\);

-- Location: LCCOMB_X42_Y11_N18
\RAM_MEM|Data~313\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~313_combout\ = (\RAM_MEM|Decoder0~63_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9))))) # (!\RAM_MEM|Decoder0~63_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \RAM_MEM|Decoder0~63_combout\,
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~313_combout\);

-- Location: FF_X42_Y11_N19
\RAM_MEM|Data[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~313_combout\,
	ena => \RAM_MEM|Data[1][2]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[5][1]~q\);

-- Location: LCCOMB_X42_Y11_N10
\RAM_MEM|Mux14~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~46_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux14~45_combout\ & (\RAM_MEM|Data[13][1]~q\)) # (!\RAM_MEM|Mux14~45_combout\ & ((\RAM_MEM|Data[5][1]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux14~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[13][1]~q\,
	datac => \RAM_MEM|Mux14~45_combout\,
	datad => \RAM_MEM|Data[5][1]~q\,
	combout => \RAM_MEM|Mux14~46_combout\);

-- Location: LCCOMB_X44_Y11_N22
\RAM_MEM|Data~311\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~311_combout\ = (\RAM_MEM|Decoder0~100_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~100_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~100_combout\,
	combout => \RAM_MEM|Data~311_combout\);

-- Location: FF_X44_Y11_N23
\RAM_MEM|Data[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~311_combout\,
	ena => \RAM_MEM|Data[1][2]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[17][1]~q\);

-- Location: LCCOMB_X42_Y10_N8
\RAM_MEM|Data~310\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~310_combout\ = (\RAM_MEM|Decoder0~99_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~99_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~99_combout\,
	combout => \RAM_MEM|Data~310_combout\);

-- Location: FF_X42_Y10_N9
\RAM_MEM|Data[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~310_combout\,
	ena => \RAM_MEM|Data[1][2]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[25][1]~q\);

-- Location: LCCOMB_X43_Y11_N26
\RAM_MEM|Mux14~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~43_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Data[25][1]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[17][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[17][1]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[25][1]~q\,
	combout => \RAM_MEM|Mux14~43_combout\);

-- Location: LCCOMB_X45_Y9_N26
\RAM_MEM|Data~312\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~312_combout\ = (\RAM_MEM|Decoder0~101_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~101_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datab => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~101_combout\,
	combout => \RAM_MEM|Data~312_combout\);

-- Location: FF_X45_Y9_N27
\RAM_MEM|Data[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~312_combout\,
	ena => \RAM_MEM|Data[1][2]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[29][1]~q\);

-- Location: LCCOMB_X45_Y7_N24
\RAM_MEM|Data~309\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~309_combout\ = (\RAM_MEM|Decoder0~98_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~98_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~98_combout\,
	combout => \RAM_MEM|Data~309_combout\);

-- Location: FF_X45_Y7_N25
\RAM_MEM|Data[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~309_combout\,
	ena => \RAM_MEM|Data[1][2]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[21][1]~q\);

-- Location: LCCOMB_X42_Y11_N0
\RAM_MEM|Mux14~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~44_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux14~43_combout\ & (\RAM_MEM|Data[29][1]~q\)) # (!\RAM_MEM|Mux14~43_combout\ & ((\RAM_MEM|Data[21][1]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (\RAM_MEM|Mux14~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Mux14~43_combout\,
	datac => \RAM_MEM|Data[29][1]~q\,
	datad => \RAM_MEM|Data[21][1]~q\,
	combout => \RAM_MEM|Mux14~44_combout\);

-- Location: LCCOMB_X42_Y11_N20
\RAM_MEM|Mux14~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~47_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Mux14~44_combout\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Mux14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux14~46_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Mux14~44_combout\,
	combout => \RAM_MEM|Mux14~47_combout\);

-- Location: LCCOMB_X42_Y11_N16
\RAM_MEM|Mux14~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~50_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux14~47_combout\ & (\RAM_MEM|Mux14~49_combout\)) # (!\RAM_MEM|Mux14~47_combout\ & ((\RAM_MEM|Mux14~42_combout\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux14~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux14~49_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Mux14~42_combout\,
	datad => \RAM_MEM|Mux14~47_combout\,
	combout => \RAM_MEM|Mux14~50_combout\);

-- Location: LCCOMB_X39_Y8_N20
\RAM_MEM|Data~288\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~288_combout\ = (\RAM_MEM|Decoder0~82_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~82_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datab => \RAM_MEM|Decoder0~82_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~288_combout\);

-- Location: FF_X39_Y8_N21
\RAM_MEM|Data[75][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~288_combout\,
	ena => \RAM_MEM|Data[1][2]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[75][1]~q\);

-- Location: LCCOMB_X40_Y8_N12
\RAM_MEM|Data~291\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~291_combout\ = (\RAM_MEM|Decoder0~85_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~85_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~85_combout\,
	combout => \RAM_MEM|Data~291_combout\);

-- Location: FF_X40_Y8_N13
\RAM_MEM|Data[79][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~291_combout\,
	ena => \RAM_MEM|Data[1][2]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[79][1]~q\);

-- Location: LCCOMB_X42_Y8_N12
\RAM_MEM|Data~290\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~290_combout\ = (\RAM_MEM|Decoder0~84_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~84_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \RAM_MEM|Decoder0~84_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(1),
	combout => \RAM_MEM|Data~290_combout\);

-- Location: FF_X42_Y8_N13
\RAM_MEM|Data[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~290_combout\,
	ena => \RAM_MEM|Data[1][2]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[11][1]~q\);

-- Location: LCCOMB_X42_Y8_N6
\RAM_MEM|Data~289\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~289_combout\ = (\RAM_MEM|Decoder0~83_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~83_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datab => \RAM_MEM|Decoder0~83_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(1),
	combout => \RAM_MEM|Data~289_combout\);

-- Location: FF_X42_Y8_N7
\RAM_MEM|Data[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~289_combout\,
	ena => \RAM_MEM|Data[1][2]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[15][1]~q\);

-- Location: LCCOMB_X42_Y8_N30
\RAM_MEM|Mux14~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~31_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(6)) # (\RAM_MEM|Data[15][1]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[11][1]~q\ & (!\EX_MEM_pipeline|ALU1_C|Output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[11][1]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Data[15][1]~q\,
	combout => \RAM_MEM|Mux14~31_combout\);

-- Location: LCCOMB_X39_Y8_N2
\RAM_MEM|Mux14~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~32_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux14~31_combout\ & ((\RAM_MEM|Data[79][1]~q\))) # (!\RAM_MEM|Mux14~31_combout\ & (\RAM_MEM|Data[75][1]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux14~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[75][1]~q\,
	datac => \RAM_MEM|Data[79][1]~q\,
	datad => \RAM_MEM|Mux14~31_combout\,
	combout => \RAM_MEM|Mux14~32_combout\);

-- Location: LCCOMB_X42_Y7_N18
\RAM_MEM|Data~296\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~296_combout\ = (\RAM_MEM|Decoder0~90_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~90_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~90_combout\,
	combout => \RAM_MEM|Data~296_combout\);

-- Location: FF_X42_Y7_N19
\RAM_MEM|Data[67][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~296_combout\,
	ena => \RAM_MEM|Data[1][2]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[67][1]~q\);

-- Location: LCCOMB_X41_Y7_N6
\RAM_MEM|Data~300\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~300_combout\ = (\RAM_MEM|Decoder0~93_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~93_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~93_combout\,
	combout => \RAM_MEM|Data~300_combout\);

-- Location: FF_X41_Y7_N7
\RAM_MEM|Data[71][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~300_combout\,
	ena => \RAM_MEM|Data[1][2]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[71][1]~q\);

-- Location: LCCOMB_X40_Y8_N30
\RAM_MEM|Data~297\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~297_combout\ = (\RAM_MEM|Decoder0~91_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~91_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~91_combout\,
	combout => \RAM_MEM|Data~297_combout\);

-- Location: FF_X40_Y8_N31
\RAM_MEM|Data[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~297_combout\,
	ena => \RAM_MEM|Data[1][2]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[7][1]~q\);

-- Location: LCCOMB_X41_Y7_N12
\RAM_MEM|Data~298\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~298_combout\ = (\RAM_MEM|Decoder0~92_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~92_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~92_combout\,
	combout => \RAM_MEM|Data~298_combout\);

-- Location: FF_X41_Y7_N13
\RAM_MEM|Data[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~298_combout\,
	ena => \RAM_MEM|Data[1][2]~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[3][1]~q\);

-- Location: LCCOMB_X42_Y7_N24
\RAM_MEM|Mux14~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~35_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[7][1]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- ((\RAM_MEM|Data[3][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[7][1]~q\,
	datac => \RAM_MEM|Data[3][1]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux14~35_combout\);

-- Location: LCCOMB_X42_Y7_N26
\RAM_MEM|Mux14~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~36_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux14~35_combout\ & ((\RAM_MEM|Data[71][1]~q\))) # (!\RAM_MEM|Mux14~35_combout\ & (\RAM_MEM|Data[67][1]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux14~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[67][1]~q\,
	datac => \RAM_MEM|Data[71][1]~q\,
	datad => \RAM_MEM|Mux14~35_combout\,
	combout => \RAM_MEM|Mux14~36_combout\);

-- Location: LCCOMB_X43_Y7_N26
\RAM_MEM|Data~294\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~294_combout\ = (\RAM_MEM|Decoder0~88_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~88_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~88_combout\,
	combout => \RAM_MEM|Data~294_combout\);

-- Location: FF_X43_Y7_N27
\RAM_MEM|Data[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~294_combout\,
	ena => \RAM_MEM|Data[1][2]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[19][1]~q\);

-- Location: LCCOMB_X43_Y7_N8
\RAM_MEM|Data~293\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~293_combout\ = (\RAM_MEM|Decoder0~87_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~87_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~87_combout\,
	combout => \RAM_MEM|Data~293_combout\);

-- Location: FF_X43_Y7_N9
\RAM_MEM|Data[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~293_combout\,
	ena => \RAM_MEM|Data[1][2]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[23][1]~q\);

-- Location: LCCOMB_X42_Y7_N2
\RAM_MEM|Mux14~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~33_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[23][1]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[19][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[19][1]~q\,
	datac => \RAM_MEM|Data[23][1]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux14~33_combout\);

-- Location: LCCOMB_X42_Y7_N4
\RAM_MEM|Data~292\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~292_combout\ = (\RAM_MEM|Decoder0~86_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~86_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~86_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \EX_MEM_pipeline|RF_D1|Output\(1),
	combout => \RAM_MEM|Data~292_combout\);

-- Location: FF_X42_Y7_N5
\RAM_MEM|Data[83][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~292_combout\,
	ena => \RAM_MEM|Data[1][2]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[83][1]~q\);

-- Location: LCCOMB_X44_Y7_N22
\RAM_MEM|Data~295\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~295_combout\ = (\RAM_MEM|Decoder0~89_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~89_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datab => \RAM_MEM|Decoder0~89_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	combout => \RAM_MEM|Data~295_combout\);

-- Location: FF_X44_Y7_N23
\RAM_MEM|Data[87][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~295_combout\,
	ena => \RAM_MEM|Data[1][2]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[87][1]~q\);

-- Location: LCCOMB_X42_Y7_N16
\RAM_MEM|Mux14~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~34_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux14~33_combout\ & ((\RAM_MEM|Data[87][1]~q\))) # (!\RAM_MEM|Mux14~33_combout\ & (\RAM_MEM|Data[83][1]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (\RAM_MEM|Mux14~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Mux14~33_combout\,
	datac => \RAM_MEM|Data[83][1]~q\,
	datad => \RAM_MEM|Data[87][1]~q\,
	combout => \RAM_MEM|Mux14~34_combout\);

-- Location: LCCOMB_X42_Y7_N28
\RAM_MEM|Mux14~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~37_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (\EX_MEM_pipeline|ALU1_C|Output\(4))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Mux14~34_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) 
-- & (\RAM_MEM|Mux14~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Mux14~36_combout\,
	datad => \RAM_MEM|Mux14~34_combout\,
	combout => \RAM_MEM|Mux14~37_combout\);

-- Location: LCCOMB_X42_Y6_N8
\RAM_MEM|Data~301\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~301_combout\ = (\RAM_MEM|Decoder0~94_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~94_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~94_combout\,
	combout => \RAM_MEM|Data~301_combout\);

-- Location: FF_X42_Y6_N9
\RAM_MEM|Data[91][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~301_combout\,
	ena => \RAM_MEM|Data[1][2]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[91][1]~q\);

-- Location: LCCOMB_X43_Y6_N22
\RAM_MEM|Data~303\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~303_combout\ = (\RAM_MEM|Decoder0~96_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~96_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~96_combout\,
	combout => \RAM_MEM|Data~303_combout\);

-- Location: FF_X43_Y6_N23
\RAM_MEM|Data[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~303_combout\,
	ena => \RAM_MEM|Data[1][2]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[27][1]~q\);

-- Location: LCCOMB_X43_Y6_N24
\RAM_MEM|Data~302\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~302_combout\ = (\RAM_MEM|Decoder0~95_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~95_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~95_combout\,
	combout => \RAM_MEM|Data~302_combout\);

-- Location: FF_X43_Y6_N25
\RAM_MEM|Data[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~302_combout\,
	ena => \RAM_MEM|Data[1][2]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[31][1]~q\);

-- Location: LCCOMB_X42_Y6_N30
\RAM_MEM|Mux14~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~38_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[31][1]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[27][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[27][1]~q\,
	datab => \RAM_MEM|Data[31][1]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux14~38_combout\);

-- Location: LCCOMB_X42_Y6_N16
\RAM_MEM|Data~304\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~304_combout\ = (\RAM_MEM|Decoder0~97_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~97_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~97_combout\,
	combout => \RAM_MEM|Data~304_combout\);

-- Location: FF_X42_Y6_N17
\RAM_MEM|Data[95][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~304_combout\,
	ena => \RAM_MEM|Data[1][2]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[95][1]~q\);

-- Location: LCCOMB_X42_Y6_N14
\RAM_MEM|Mux14~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~39_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux14~38_combout\ & ((\RAM_MEM|Data[95][1]~q\))) # (!\RAM_MEM|Mux14~38_combout\ & (\RAM_MEM|Data[91][1]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux14~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[91][1]~q\,
	datac => \RAM_MEM|Mux14~38_combout\,
	datad => \RAM_MEM|Data[95][1]~q\,
	combout => \RAM_MEM|Mux14~39_combout\);

-- Location: LCCOMB_X42_Y11_N28
\RAM_MEM|Mux14~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~40_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux14~37_combout\ & ((\RAM_MEM|Mux14~39_combout\))) # (!\RAM_MEM|Mux14~37_combout\ & (\RAM_MEM|Mux14~32_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux14~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux14~32_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Mux14~37_combout\,
	datad => \RAM_MEM|Mux14~39_combout\,
	combout => \RAM_MEM|Mux14~40_combout\);

-- Location: LCCOMB_X42_Y11_N30
\RAM_MEM|Mux14~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~51_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\RAM_MEM|Mux14~40_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Mux14~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Mux14~50_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Mux14~40_combout\,
	combout => \RAM_MEM|Mux14~51_combout\);

-- Location: LCCOMB_X39_Y11_N24
\RAM_MEM|Data~264\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~264_combout\ = (\RAM_MEM|Decoder0~140_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~140_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \RAM_MEM|Decoder0~140_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~264_combout\);

-- Location: FF_X39_Y11_N25
\RAM_MEM|Data[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~264_combout\,
	ena => \RAM_MEM|Data[16][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[16][1]~q\);

-- Location: LCCOMB_X33_Y9_N12
\RAM_MEM|Data~266\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~266_combout\ = (\RAM_MEM|Decoder0~139_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~139_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~139_combout\,
	combout => \RAM_MEM|Data~266_combout\);

-- Location: FF_X33_Y9_N13
\RAM_MEM|Data[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~266_combout\,
	ena => \RAM_MEM|Data[8][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[8][1]~q\);

-- Location: LCCOMB_X33_Y9_N14
\RAM_MEM|Data~265\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~265_combout\ = (\RAM_MEM|Decoder0~138_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~138_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~138_combout\,
	combout => \RAM_MEM|Data~265_combout\);

-- Location: FF_X33_Y9_N15
\RAM_MEM|Data[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~265_combout\,
	ena => \RAM_MEM|Data[24][0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[24][1]~q\);

-- Location: LCCOMB_X33_Y9_N6
\RAM_MEM|Mux14~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~18_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[24][1]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[8][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[8][1]~q\,
	datab => \RAM_MEM|Data[24][1]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux14~18_combout\);

-- Location: LCCOMB_X37_Y8_N2
\RAM_MEM|Data~245\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~245_combout\ = (\RAM_MEM|Decoder0~141_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~141_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \RAM_MEM|Decoder0~141_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~245_combout\);

-- Location: FF_X37_Y8_N3
\RAM_MEM|Data[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~245_combout\,
	ena => \RAM_MEM|Data[0][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[0][1]~q\);

-- Location: LCCOMB_X37_Y11_N8
\WB_MUX_MEM1|F[9]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[9]~56_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & (((!\RAM_MEM|Data[1][2]~8_combout\)))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & ((\RAM_MEM|Data[1][2]~8_combout\ & ((\RAM_MEM|Data[0][1]~q\))) # (!\RAM_MEM|Data[1][2]~8_combout\ & 
-- (\RAM_MEM|Mux14~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux14~18_combout\,
	datab => \WB_MUX_MEM1|F[14]~2_combout\,
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \RAM_MEM|Data[0][1]~q\,
	combout => \WB_MUX_MEM1|F[9]~56_combout\);

-- Location: LCCOMB_X37_Y15_N14
\RAM_MEM|Data~267\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~267_combout\ = (\RAM_MEM|Decoder0~142_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~142_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~142_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \EX_MEM_pipeline|RF_D1|Output\(1),
	combout => \RAM_MEM|Data~267_combout\);

-- Location: FF_X37_Y15_N15
\RAM_MEM|Data[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~267_combout\,
	ena => \RAM_MEM|Data[12][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[12][1]~q\);

-- Location: LCCOMB_X37_Y15_N30
\RAM_MEM|Data~270\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~270_combout\ = (\RAM_MEM|Decoder0~145_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~145_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~145_combout\,
	combout => \RAM_MEM|Data~270_combout\);

-- Location: FF_X37_Y15_N9
\RAM_MEM|Data[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RAM_MEM|Data~270_combout\,
	sload => VCC,
	ena => \RAM_MEM|Data[28][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[28][1]~q\);

-- Location: LCCOMB_X35_Y15_N20
\RAM_MEM|Data~268\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~268_combout\ = (\RAM_MEM|Decoder0~143_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~143_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~143_combout\,
	combout => \RAM_MEM|Data~268_combout\);

-- Location: FF_X35_Y15_N21
\RAM_MEM|Data[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~268_combout\,
	ena => \RAM_MEM|Data[20][0]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[20][1]~q\);

-- Location: LCCOMB_X36_Y15_N10
\RAM_MEM|Data~269\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~269_combout\ = (\RAM_MEM|Decoder0~144_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~144_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~144_combout\,
	combout => \RAM_MEM|Data~269_combout\);

-- Location: FF_X36_Y15_N11
\RAM_MEM|Data[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~269_combout\,
	ena => \RAM_MEM|Data[4][0]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[4][1]~q\);

-- Location: LCCOMB_X36_Y15_N8
\RAM_MEM|Mux14~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~19_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[20][1]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) 
-- & ((\RAM_MEM|Data[4][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[20][1]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[4][1]~q\,
	combout => \RAM_MEM|Mux14~19_combout\);

-- Location: LCCOMB_X37_Y15_N8
\RAM_MEM|Mux14~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~20_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux14~19_combout\ & ((\RAM_MEM|Data[28][1]~q\))) # (!\RAM_MEM|Mux14~19_combout\ & (\RAM_MEM|Data[12][1]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux14~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[12][1]~q\,
	datac => \RAM_MEM|Data[28][1]~q\,
	datad => \RAM_MEM|Mux14~19_combout\,
	combout => \RAM_MEM|Mux14~20_combout\);

-- Location: LCCOMB_X37_Y11_N26
\WB_MUX_MEM1|F[9]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[9]~57_combout\ = (\WB_MUX_MEM1|F[9]~56_combout\ & (((\RAM_MEM|Mux14~20_combout\) # (!\WB_MUX_MEM1|F[14]~2_combout\)))) # (!\WB_MUX_MEM1|F[9]~56_combout\ & (\RAM_MEM|Data[16][1]~q\ & (\WB_MUX_MEM1|F[14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[16][1]~q\,
	datab => \WB_MUX_MEM1|F[9]~56_combout\,
	datac => \WB_MUX_MEM1|F[14]~2_combout\,
	datad => \RAM_MEM|Mux14~20_combout\,
	combout => \WB_MUX_MEM1|F[9]~57_combout\);

-- Location: LCCOMB_X40_Y15_N10
\RAM_MEM|Data~272\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~272_combout\ = (\RAM_MEM|Decoder0~56_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~56_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~56_combout\,
	combout => \RAM_MEM|Data~272_combout\);

-- Location: FF_X40_Y15_N11
\RAM_MEM|Data[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~272_combout\,
	ena => \RAM_MEM|Data[14][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[14][1]~q\);

-- Location: LCCOMB_X38_Y14_N20
\RAM_MEM|Data~275\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~275_combout\ = (\RAM_MEM|Decoder0~62_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~62_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \RAM_MEM|Decoder0~62_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(1),
	combout => \RAM_MEM|Data~275_combout\);

-- Location: FF_X38_Y14_N21
\RAM_MEM|Data[78][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~275_combout\,
	ena => \RAM_MEM|Data[78][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[78][1]~q\);

-- Location: LCCOMB_X43_Y14_N2
\RAM_MEM|Data~274\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~274_combout\ = (\RAM_MEM|Decoder0~60_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~60_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~60_combout\,
	combout => \RAM_MEM|Data~274_combout\);

-- Location: FF_X43_Y14_N3
\RAM_MEM|Data[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~274_combout\,
	ena => \RAM_MEM|Data[10][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[10][1]~q\);

-- Location: LCCOMB_X41_Y14_N4
\RAM_MEM|Data~273\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~273_combout\ = (\RAM_MEM|Decoder0~58_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~58_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~58_combout\,
	combout => \RAM_MEM|Data~273_combout\);

-- Location: FF_X41_Y14_N5
\RAM_MEM|Data[74][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~273_combout\,
	ena => \RAM_MEM|Data[74][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[74][1]~q\);

-- Location: LCCOMB_X42_Y14_N12
\RAM_MEM|Mux14~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~21_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\RAM_MEM|Data[74][1]~q\) # (\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[10][1]~q\ & ((!\EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[10][1]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[74][1]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux14~21_combout\);

-- Location: LCCOMB_X42_Y14_N14
\RAM_MEM|Mux14~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~22_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux14~21_combout\ & ((\RAM_MEM|Data[78][1]~q\))) # (!\RAM_MEM|Mux14~21_combout\ & (\RAM_MEM|Data[14][1]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux14~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[14][1]~q\,
	datac => \RAM_MEM|Data[78][1]~q\,
	datad => \RAM_MEM|Mux14~21_combout\,
	combout => \RAM_MEM|Mux14~22_combout\);

-- Location: LCCOMB_X44_Y13_N6
\RAM_MEM|Data~287\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~287_combout\ = (\RAM_MEM|Decoder0~78_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~78_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~78_combout\,
	combout => \RAM_MEM|Data~287_combout\);

-- Location: FF_X44_Y13_N7
\RAM_MEM|Data[94][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~287_combout\,
	ena => \RAM_MEM|Data[94][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[94][1]~q\);

-- Location: LCCOMB_X39_Y13_N18
\RAM_MEM|Data~284\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~284_combout\ = (\RAM_MEM|Decoder0~76_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~76_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~76_combout\,
	combout => \RAM_MEM|Data~284_combout\);

-- Location: FF_X39_Y13_N19
\RAM_MEM|Data[90][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~284_combout\,
	ena => \RAM_MEM|Data[90][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[90][1]~q\);

-- Location: LCCOMB_X43_Y13_N6
\RAM_MEM|Data~285\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~285_combout\ = (\RAM_MEM|Decoder0~75_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~75_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~75_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~285_combout\);

-- Location: FF_X43_Y13_N7
\RAM_MEM|Data[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~285_combout\,
	ena => \RAM_MEM|Data[30][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[30][1]~q\);

-- Location: LCCOMB_X41_Y10_N4
\RAM_MEM|Data~286\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~286_combout\ = (\RAM_MEM|Decoder0~77_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~77_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datab => \EX_MEM_pipeline|RF_D1|Output\(9),
	datad => \RAM_MEM|Decoder0~77_combout\,
	combout => \RAM_MEM|Data~286_combout\);

-- Location: FF_X41_Y10_N5
\RAM_MEM|Data[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~286_combout\,
	ena => \RAM_MEM|Data[26][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[26][1]~q\);

-- Location: LCCOMB_X43_Y14_N18
\RAM_MEM|Mux14~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~28_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[30][1]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\RAM_MEM|Data[26][1]~q\ & !\EX_MEM_pipeline|ALU1_C|Output\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[30][1]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Data[26][1]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(6),
	combout => \RAM_MEM|Mux14~28_combout\);

-- Location: LCCOMB_X43_Y14_N24
\RAM_MEM|Mux14~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~29_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux14~28_combout\ & (\RAM_MEM|Data[94][1]~q\)) # (!\RAM_MEM|Mux14~28_combout\ & ((\RAM_MEM|Data[90][1]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux14~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[94][1]~q\,
	datac => \RAM_MEM|Data[90][1]~q\,
	datad => \RAM_MEM|Mux14~28_combout\,
	combout => \RAM_MEM|Mux14~29_combout\);

-- Location: LCCOMB_X44_Y14_N18
\RAM_MEM|Data~280\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~280_combout\ = (\RAM_MEM|Decoder0~71_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~71_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~71_combout\,
	combout => \RAM_MEM|Data~280_combout\);

-- Location: FF_X44_Y14_N19
\RAM_MEM|Data[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~280_combout\,
	ena => \RAM_MEM|Data[6][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[6][1]~q\);

-- Location: LCCOMB_X44_Y14_N26
\RAM_MEM|Data~283\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~283_combout\ = (\RAM_MEM|Decoder0~74_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~74_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \RAM_MEM|Decoder0~74_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~283_combout\);

-- Location: FF_X44_Y14_N27
\RAM_MEM|Data[70][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~283_combout\,
	ena => \RAM_MEM|Data[70][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[70][1]~q\);

-- Location: LCCOMB_X45_Y14_N10
\RAM_MEM|Data~282\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~282_combout\ = (\RAM_MEM|Decoder0~73_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~73_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~73_combout\,
	combout => \RAM_MEM|Data~282_combout\);

-- Location: FF_X45_Y14_N11
\RAM_MEM|Data[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~282_combout\,
	ena => \RAM_MEM|Data[2][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[2][1]~q\);

-- Location: LCCOMB_X45_Y14_N24
\RAM_MEM|Data~281\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~281_combout\ = (\RAM_MEM|Decoder0~72_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~72_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~72_combout\,
	combout => \RAM_MEM|Data~281_combout\);

-- Location: FF_X45_Y14_N25
\RAM_MEM|Data[66][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~281_combout\,
	ena => \RAM_MEM|Data[66][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[66][1]~q\);

-- Location: LCCOMB_X44_Y14_N12
\RAM_MEM|Mux14~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~25_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Data[66][1]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[2][1]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Data[66][1]~q\,
	combout => \RAM_MEM|Mux14~25_combout\);

-- Location: LCCOMB_X44_Y14_N28
\RAM_MEM|Mux14~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~26_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux14~25_combout\ & ((\RAM_MEM|Data[70][1]~q\))) # (!\RAM_MEM|Mux14~25_combout\ & (\RAM_MEM|Data[6][1]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux14~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[6][1]~q\,
	datac => \RAM_MEM|Data[70][1]~q\,
	datad => \RAM_MEM|Mux14~25_combout\,
	combout => \RAM_MEM|Mux14~26_combout\);

-- Location: LCCOMB_X44_Y13_N18
\RAM_MEM|Data~276\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~276_combout\ = (\RAM_MEM|Decoder0~64_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~64_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~64_combout\,
	combout => \RAM_MEM|Data~276_combout\);

-- Location: FF_X44_Y13_N19
\RAM_MEM|Data[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~276_combout\,
	ena => \RAM_MEM|Data[22][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[22][1]~q\);

-- Location: LCCOMB_X40_Y7_N30
\RAM_MEM|Data~279\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~279_combout\ = (\RAM_MEM|Decoder0~70_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(1)))) # (!\RAM_MEM|Decoder0~70_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(9),
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \RAM_MEM|Decoder0~70_combout\,
	combout => \RAM_MEM|Data~279_combout\);

-- Location: FF_X40_Y7_N31
\RAM_MEM|Data[86][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~279_combout\,
	ena => \RAM_MEM|Data[86][0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[86][1]~q\);

-- Location: LCCOMB_X43_Y13_N12
\RAM_MEM|Data~277\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~277_combout\ = (\RAM_MEM|Decoder0~66_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~66_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(1),
	datac => \RAM_MEM|Decoder0~66_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~277_combout\);

-- Location: FF_X43_Y13_N13
\RAM_MEM|Data[82][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~277_combout\,
	ena => \RAM_MEM|Data[82][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[82][1]~q\);

-- Location: LCCOMB_X42_Y13_N10
\RAM_MEM|Data~278\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~278_combout\ = (\RAM_MEM|Decoder0~68_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(1))) # (!\RAM_MEM|Decoder0~68_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~68_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(1),
	datad => \EX_MEM_pipeline|RF_D1|Output\(9),
	combout => \RAM_MEM|Data~278_combout\);

-- Location: FF_X42_Y13_N11
\RAM_MEM|Data[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~278_combout\,
	ena => \RAM_MEM|Data[18][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[18][1]~q\);

-- Location: LCCOMB_X44_Y13_N0
\RAM_MEM|Mux14~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~23_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[82][1]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) 
-- & ((\RAM_MEM|Data[18][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[82][1]~q\,
	datab => \RAM_MEM|Data[18][1]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(6),
	combout => \RAM_MEM|Mux14~23_combout\);

-- Location: LCCOMB_X44_Y14_N16
\RAM_MEM|Mux14~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~24_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux14~23_combout\ & ((\RAM_MEM|Data[86][1]~q\))) # (!\RAM_MEM|Mux14~23_combout\ & (\RAM_MEM|Data[22][1]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux14~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[22][1]~q\,
	datac => \RAM_MEM|Data[86][1]~q\,
	datad => \RAM_MEM|Mux14~23_combout\,
	combout => \RAM_MEM|Mux14~24_combout\);

-- Location: LCCOMB_X43_Y14_N16
\RAM_MEM|Mux14~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~27_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\EX_MEM_pipeline|ALU1_C|Output\(3)) # (\RAM_MEM|Mux14~24_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Mux14~26_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Mux14~26_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux14~24_combout\,
	combout => \RAM_MEM|Mux14~27_combout\);

-- Location: LCCOMB_X43_Y14_N14
\RAM_MEM|Mux14~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux14~30_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux14~27_combout\ & ((\RAM_MEM|Mux14~29_combout\))) # (!\RAM_MEM|Mux14~27_combout\ & (\RAM_MEM|Mux14~22_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux14~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux14~22_combout\,
	datab => \RAM_MEM|Mux14~29_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux14~27_combout\,
	combout => \RAM_MEM|Mux14~30_combout\);

-- Location: LCCOMB_X37_Y11_N24
\WB_MUX_MEM1|F[9]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[9]~58_combout\ = (\WB_MUX_MEM1|F[14]~1_combout\ & ((\WB_MUX_MEM1|F[14]~5_combout\) # ((\RAM_MEM|Mux14~30_combout\)))) # (!\WB_MUX_MEM1|F[14]~1_combout\ & (!\WB_MUX_MEM1|F[14]~5_combout\ & (\WB_MUX_MEM1|F[9]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~1_combout\,
	datab => \WB_MUX_MEM1|F[14]~5_combout\,
	datac => \WB_MUX_MEM1|F[9]~57_combout\,
	datad => \RAM_MEM|Mux14~30_combout\,
	combout => \WB_MUX_MEM1|F[9]~58_combout\);

-- Location: LCCOMB_X37_Y11_N30
\WB_MUX_MEM1|F[9]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[9]~59_combout\ = (\WB_MUX_MEM1|F[14]~5_combout\ & ((\WB_MUX_MEM1|F[9]~58_combout\ & ((\RAM_MEM|Mux14~51_combout\))) # (!\WB_MUX_MEM1|F[9]~58_combout\ & (\WB_MUX_MEM1|F[9]~55_combout\)))) # (!\WB_MUX_MEM1|F[14]~5_combout\ & 
-- (((\WB_MUX_MEM1|F[9]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[9]~55_combout\,
	datab => \WB_MUX_MEM1|F[14]~5_combout\,
	datac => \RAM_MEM|Mux14~51_combout\,
	datad => \WB_MUX_MEM1|F[9]~58_combout\,
	combout => \WB_MUX_MEM1|F[9]~59_combout\);

-- Location: LCCOMB_X34_Y11_N30
\WB_MUX_MEM1|F[9]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[9]~65_combout\ = (\WB_MUX_MEM1|F[14]~10_combout\ & ((\WB_MUX_MEM1|F[9]~64_combout\ & (\WB_MUX_MEM1|F[1]~45_combout\)) # (!\WB_MUX_MEM1|F[9]~64_combout\ & ((\WB_MUX_MEM1|F[9]~59_combout\))))) # (!\WB_MUX_MEM1|F[14]~10_combout\ & 
-- (\WB_MUX_MEM1|F[9]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~10_combout\,
	datab => \WB_MUX_MEM1|F[9]~64_combout\,
	datac => \WB_MUX_MEM1|F[1]~45_combout\,
	datad => \WB_MUX_MEM1|F[9]~59_combout\,
	combout => \WB_MUX_MEM1|F[9]~65_combout\);

-- Location: LCCOMB_X31_Y10_N12
\PC|Output[9]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[9]~15_combout\ = (\EX_MEM_pipeline|WB_MUX|Output~q\ & ((\WB_MUX_MEM1|F[9]~65_combout\))) # (!\EX_MEM_pipeline|WB_MUX|Output~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(9),
	datac => \EX_MEM_pipeline|WB_MUX|Output~q\,
	datad => \WB_MUX_MEM1|F[9]~65_combout\,
	combout => \PC|Output[9]~15_combout\);

-- Location: LCCOMB_X26_Y12_N26
\PC|Output[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[9]~feeder_combout\ = \PC|Output[9]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|Output[9]~15_combout\,
	combout => \PC|Output[9]~feeder_combout\);

-- Location: LCCOMB_X25_Y12_N16
\Adder_RR|Outp[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Adder_RR|Outp[9]~16_combout\ = ((\ID_RR_pipeline|Imm|Output\(8) $ (\RF|Mux22~4_combout\ $ (!\Adder_RR|Outp[8]~15\)))) # (GND)
-- \Adder_RR|Outp[9]~17\ = CARRY((\ID_RR_pipeline|Imm|Output\(8) & ((\RF|Mux22~4_combout\) # (!\Adder_RR|Outp[8]~15\))) # (!\ID_RR_pipeline|Imm|Output\(8) & (\RF|Mux22~4_combout\ & !\Adder_RR|Outp[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|Imm|Output\(8),
	datab => \RF|Mux22~4_combout\,
	datad => VCC,
	cin => \Adder_RR|Outp[8]~15\,
	combout => \Adder_RR|Outp[9]~16_combout\,
	cout => \Adder_RR|Outp[9]~17\);

-- Location: LCCOMB_X27_Y12_N18
\IF_add|Outp[9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_add|Outp[9]~16_combout\ = (\PC|Output\(9) & (\IF_add|Outp[8]~15\ $ (GND))) # (!\PC|Output\(9) & (!\IF_add|Outp[8]~15\ & VCC))
-- \IF_add|Outp[9]~17\ = CARRY((\PC|Output\(9) & !\IF_add|Outp[8]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(9),
	datad => VCC,
	cin => \IF_add|Outp[8]~15\,
	combout => \IF_add|Outp[9]~16_combout\,
	cout => \IF_add|Outp[9]~17\);

-- Location: LCCOMB_X30_Y8_N18
\instruc_decode|ad|Outp[9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad|Outp[9]~18_combout\ = (\IF_ID_Pipepline_Reg|PC|Output\(9) & (!\instruc_decode|ad|Outp[8]~17\)) # (!\IF_ID_Pipepline_Reg|PC|Output\(9) & ((\instruc_decode|ad|Outp[8]~17\) # (GND)))
-- \instruc_decode|ad|Outp[9]~19\ = CARRY((!\instruc_decode|ad|Outp[8]~17\) # (!\IF_ID_Pipepline_Reg|PC|Output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipepline_Reg|PC|Output\(9),
	datad => VCC,
	cin => \instruc_decode|ad|Outp[8]~17\,
	combout => \instruc_decode|ad|Outp[9]~18_combout\,
	cout => \instruc_decode|ad|Outp[9]~19\);

-- Location: LCCOMB_X29_Y8_N18
\instruc_decode|ad2|Outp[9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad2|Outp[9]~18_combout\ = (\instruc_decode|ad|Outp[9]~18_combout\ & (!\instruc_decode|ad2|Outp[8]~17\)) # (!\instruc_decode|ad|Outp[9]~18_combout\ & ((\instruc_decode|ad2|Outp[8]~17\) # (GND)))
-- \instruc_decode|ad2|Outp[9]~19\ = CARRY((!\instruc_decode|ad2|Outp[8]~17\) # (!\instruc_decode|ad|Outp[9]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \instruc_decode|ad|Outp[9]~18_combout\,
	datad => VCC,
	cin => \instruc_decode|ad2|Outp[8]~17\,
	combout => \instruc_decode|ad2|Outp[9]~18_combout\,
	cout => \instruc_decode|ad2|Outp[9]~19\);

-- Location: LCCOMB_X26_Y12_N20
\PC_hazard_ctrl|PC_New[9]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[9]~26_combout\ = (\JLR|H_JLR~3_combout\ & ((!\Jal|H_Jal~3_combout\))) # (!\JLR|H_JLR~3_combout\ & (\instruc_decode|ad2|Outp[9]~18_combout\ & \Jal|H_Jal~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruc_decode|ad2|Outp[9]~18_combout\,
	datac => \JLR|H_JLR~3_combout\,
	datad => \Jal|H_Jal~3_combout\,
	combout => \PC_hazard_ctrl|PC_New[9]~26_combout\);

-- Location: LCCOMB_X26_Y12_N18
\PC_hazard_ctrl|PC_New[9]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[9]~27_combout\ = (!\Load|Load_Imm~2_combout\ & ((\BEX|H_BEX~2_combout\ & ((\PC_hazard_ctrl|PC_New[9]~26_combout\))) # (!\BEX|H_BEX~2_combout\ & (\ALU3_EX|Outp[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU3_EX|Outp[9]~16_combout\,
	datab => \Load|Load_Imm~2_combout\,
	datac => \BEX|H_BEX~2_combout\,
	datad => \PC_hazard_ctrl|PC_New[9]~26_combout\,
	combout => \PC_hazard_ctrl|PC_New[9]~27_combout\);

-- Location: LCCOMB_X26_Y12_N8
\PC_hazard_ctrl|PC_New[9]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[9]~28_combout\ = (\PC|Output[10]~19_combout\ & ((\PC_hazard_ctrl|PC_New[9]~27_combout\ & (\Adder_RR|Outp[9]~16_combout\)) # (!\PC_hazard_ctrl|PC_New[9]~27_combout\ & ((\IF_add|Outp[9]~16_combout\))))) # (!\PC|Output[10]~19_combout\ 
-- & (((\PC_hazard_ctrl|PC_New[9]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Adder_RR|Outp[9]~16_combout\,
	datab => \IF_add|Outp[9]~16_combout\,
	datac => \PC|Output[10]~19_combout\,
	datad => \PC_hazard_ctrl|PC_New[9]~27_combout\,
	combout => \PC_hazard_ctrl|PC_New[9]~28_combout\);

-- Location: FF_X26_Y12_N27
\PC|Output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[9]~feeder_combout\,
	asdata => \PC_hazard_ctrl|PC_New[9]~28_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \R0_Haz_ctrl|ALT_INV_H_R0~1_combout\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|Output\(9));

-- Location: FF_X30_Y8_N19
\IF_ID_Pipepline_Reg|PC|Output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \PC|Output\(9),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|PC|Output\(9));

-- Location: FF_X29_Y8_N1
\ID_RR_pipeline|PC|Output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \IF_ID_Pipepline_Reg|PC|Output\(9),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|PC|Output\(9));

-- Location: FF_X27_Y11_N17
\RR_EX_pipeline|PC|Output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|PC|Output\(9),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|PC|Output\(9));

-- Location: LCCOMB_X25_Y11_N20
\PCp2_EX[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCp2_EX[10]~18_combout\ = (\RR_EX_pipeline|PC|Output\(10) & (!\PCp2_EX[9]~17\)) # (!\RR_EX_pipeline|PC|Output\(10) & ((\PCp2_EX[9]~17\) # (GND)))
-- \PCp2_EX[10]~19\ = CARRY((!\PCp2_EX[9]~17\) # (!\RR_EX_pipeline|PC|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX_pipeline|PC|Output\(10),
	datad => VCC,
	cin => \PCp2_EX[9]~17\,
	combout => \PCp2_EX[10]~18_combout\,
	cout => \PCp2_EX[10]~19\);

-- Location: LCCOMB_X27_Y11_N18
\ALU3_EX|Outp[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU3_EX|Outp[10]~18_combout\ = (\RR_EX_pipeline|Imm|Output\(9) & ((\RR_EX_pipeline|PC|Output\(10) & (\ALU3_EX|Outp[9]~17\ & VCC)) # (!\RR_EX_pipeline|PC|Output\(10) & (!\ALU3_EX|Outp[9]~17\)))) # (!\RR_EX_pipeline|Imm|Output\(9) & 
-- ((\RR_EX_pipeline|PC|Output\(10) & (!\ALU3_EX|Outp[9]~17\)) # (!\RR_EX_pipeline|PC|Output\(10) & ((\ALU3_EX|Outp[9]~17\) # (GND)))))
-- \ALU3_EX|Outp[10]~19\ = CARRY((\RR_EX_pipeline|Imm|Output\(9) & (!\RR_EX_pipeline|PC|Output\(10) & !\ALU3_EX|Outp[9]~17\)) # (!\RR_EX_pipeline|Imm|Output\(9) & ((!\ALU3_EX|Outp[9]~17\) # (!\RR_EX_pipeline|PC|Output\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|Imm|Output\(9),
	datab => \RR_EX_pipeline|PC|Output\(10),
	datad => VCC,
	cin => \ALU3_EX|Outp[9]~17\,
	combout => \ALU3_EX|Outp[10]~18_combout\,
	cout => \ALU3_EX|Outp[10]~19\);

-- Location: LCCOMB_X26_Y11_N4
\EX_MUX|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux5~0_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(1) & ((\RR_EX_pipeline|D3_MUX|Output\(0) & (\PCp2_EX[10]~18_combout\)) # (!\RR_EX_pipeline|D3_MUX|Output\(0) & ((\ALU3_EX|Outp[10]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|D3_MUX|Output\(1),
	datab => \PCp2_EX[10]~18_combout\,
	datac => \ALU3_EX|Outp[10]~18_combout\,
	datad => \RR_EX_pipeline|D3_MUX|Output\(0),
	combout => \EX_MUX|Mux5~0_combout\);

-- Location: LCCOMB_X30_Y10_N14
\EX_MUX|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux5~1_combout\ = (\EX_MUX|Mux5~0_combout\) # ((!\RR_EX_pipeline|D3_MUX|Output\(1) & (!\RR_EX_pipeline|D3_MUX|Output\(0) & \ALU1_EX|alu:temp[10]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MUX|Mux5~0_combout\,
	datab => \RR_EX_pipeline|D3_MUX|Output\(1),
	datac => \RR_EX_pipeline|D3_MUX|Output\(0),
	datad => \ALU1_EX|alu:temp[10]~2_combout\,
	combout => \EX_MUX|Mux5~1_combout\);

-- Location: FF_X30_Y10_N15
\EX_MEM_pipeline|ALU1_C|Output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MUX|Mux5~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|ALU1_C|Output\(10));

-- Location: LCCOMB_X33_Y6_N8
\EX_MEM_pipeline|RF_D1|Output[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|RF_D1|Output[10]~feeder_combout\ = \RR_EX_pipeline|RF_D1|Output\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RR_EX_pipeline|RF_D1|Output\(10),
	combout => \EX_MEM_pipeline|RF_D1|Output[10]~feeder_combout\);

-- Location: FF_X33_Y6_N9
\EX_MEM_pipeline|RF_D1|Output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|RF_D1|Output[10]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RF_D1|Output\(10));

-- Location: FF_X33_Y11_N17
\EX_MEM_pipeline|RF_D1|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|RF_D1|Output\(2),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RF_D1|Output\(2));

-- Location: LCCOMB_X35_Y6_N28
\RAM_MEM|Data~339\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~339_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~53_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~53_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \RAM_MEM|Decoder0~53_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \EX_MEM_pipeline|RF_D1|Output\(2),
	combout => \RAM_MEM|Data~339_combout\);

-- Location: FF_X35_Y6_N29
\RAM_MEM|Data[97][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~339_combout\,
	ena => \RAM_MEM|Data[1][2]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[97][2]~q\);

-- Location: LCCOMB_X45_Y7_N26
\RAM_MEM|Data~347\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~347_combout\ = (\RAM_MEM|Decoder0~128_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~128_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~128_combout\,
	combout => \RAM_MEM|Data~347_combout\);

-- Location: FF_X45_Y7_N27
\RAM_MEM|Data[57][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~347_combout\,
	ena => \RAM_MEM|Data[1][2]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[57][2]~q\);

-- Location: LCCOMB_X34_Y7_N24
\RAM_MEM|Data~344\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~344_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~111_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~111_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datab => \RAM_MEM|Decoder0~80_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~111_combout\,
	combout => \RAM_MEM|Data~344_combout\);

-- Location: FF_X34_Y7_N25
\RAM_MEM|Data[41][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~344_combout\,
	ena => \RAM_MEM|Data[1][2]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[41][2]~q\);

-- Location: LCCOMB_X37_Y6_N16
\RAM_MEM|Data~346\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~346_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~113_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~113_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \RAM_MEM|Decoder0~113_combout\,
	combout => \RAM_MEM|Data~346_combout\);

-- Location: FF_X37_Y6_N17
\RAM_MEM|Data[33][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~346_combout\,
	ena => \RAM_MEM|Data[1][2]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[33][2]~q\);

-- Location: LCCOMB_X37_Y6_N2
\RAM_MEM|Data~345\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~345_combout\ = (\RAM_MEM|Decoder0~127_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~127_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~127_combout\,
	combout => \RAM_MEM|Data~345_combout\);

-- Location: FF_X37_Y6_N3
\RAM_MEM|Data[49][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~345_combout\,
	ena => \RAM_MEM|Data[1][2]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[49][2]~q\);

-- Location: LCCOMB_X37_Y7_N24
\RAM_MEM|Mux13~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~7_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\EX_MEM_pipeline|ALU1_C|Output\(3)) # ((\RAM_MEM|Data[49][2]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[33][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[33][2]~q\,
	datad => \RAM_MEM|Data[49][2]~q\,
	combout => \RAM_MEM|Mux13~7_combout\);

-- Location: LCCOMB_X37_Y7_N22
\RAM_MEM|Mux13~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~8_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux13~7_combout\ & (\RAM_MEM|Data[57][2]~q\)) # (!\RAM_MEM|Mux13~7_combout\ & ((\RAM_MEM|Data[41][2]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[57][2]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[41][2]~q\,
	datad => \RAM_MEM|Mux13~7_combout\,
	combout => \RAM_MEM|Mux13~8_combout\);

-- Location: LCCOMB_X34_Y7_N30
\RAM_MEM|Data~340\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~340_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~79_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~79_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datab => \RAM_MEM|Decoder0~80_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~79_combout\,
	combout => \RAM_MEM|Data~340_combout\);

-- Location: FF_X34_Y7_N31
\RAM_MEM|Data[45][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~340_combout\,
	ena => \RAM_MEM|Data[1][2]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[45][2]~q\);

-- Location: LCCOMB_X33_Y7_N2
\RAM_MEM|Data~343\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~343_combout\ = (\RAM_MEM|Decoder0~126_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~126_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~126_combout\,
	combout => \RAM_MEM|Data~343_combout\);

-- Location: FF_X33_Y7_N3
\RAM_MEM|Data[61][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~343_combout\,
	ena => \RAM_MEM|Data[1][2]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[61][2]~q\);

-- Location: LCCOMB_X38_Y7_N0
\RAM_MEM|Data~342\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~342_combout\ = (\RAM_MEM|Decoder0~107_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10)))))) # (!\RAM_MEM|Decoder0~107_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~107_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(10),
	combout => \RAM_MEM|Data~342_combout\);

-- Location: FF_X38_Y7_N1
\RAM_MEM|Data[37][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~342_combout\,
	ena => \RAM_MEM|Data[1][2]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[37][2]~q\);

-- Location: LCCOMB_X36_Y7_N14
\RAM_MEM|Data~341\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~341_combout\ = (\RAM_MEM|Decoder0~125_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~125_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~125_combout\,
	combout => \RAM_MEM|Data~341_combout\);

-- Location: FF_X36_Y7_N15
\RAM_MEM|Data[53][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~341_combout\,
	ena => \RAM_MEM|Data[1][2]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[53][2]~q\);

-- Location: LCCOMB_X37_Y7_N28
\RAM_MEM|Mux13~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~5_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\EX_MEM_pipeline|ALU1_C|Output\(3)) # ((\RAM_MEM|Data[53][2]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[37][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[37][2]~q\,
	datad => \RAM_MEM|Data[53][2]~q\,
	combout => \RAM_MEM|Mux13~5_combout\);

-- Location: LCCOMB_X37_Y7_N18
\RAM_MEM|Mux13~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~6_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux13~5_combout\ & ((\RAM_MEM|Data[61][2]~q\))) # (!\RAM_MEM|Mux13~5_combout\ & (\RAM_MEM|Data[45][2]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[45][2]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[61][2]~q\,
	datad => \RAM_MEM|Mux13~5_combout\,
	combout => \RAM_MEM|Mux13~6_combout\);

-- Location: LCCOMB_X37_Y7_N8
\RAM_MEM|Mux13~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~9_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux13~6_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux13~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Mux13~8_combout\,
	datad => \RAM_MEM|Mux13~6_combout\,
	combout => \RAM_MEM|Mux13~9_combout\);

-- Location: LCCOMB_X35_Y6_N10
\WB_MUX_MEM1|F[2]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[2]~66_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Data[97][2]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(1))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (((!\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Mux13~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[97][2]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Mux13~9_combout\,
	combout => \WB_MUX_MEM1|F[2]~66_combout\);

-- Location: LCCOMB_X35_Y6_N4
\RAM_MEM|Data~348\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~348_combout\ = (\RAM_MEM|Decoder0~129_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~129_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~129_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \EX_MEM_pipeline|RF_D1|Output\(2),
	combout => \RAM_MEM|Data~348_combout\);

-- Location: FF_X35_Y6_N1
\RAM_MEM|Data[99][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RAM_MEM|Data~348_combout\,
	sload => VCC,
	ena => \RAM_MEM|Data[1][2]~940_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[99][2]~q\);

-- Location: LCCOMB_X39_Y7_N26
\RAM_MEM|Data~335\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~335_combout\ = (\RAM_MEM|Decoder0~121_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~121_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~121_combout\,
	combout => \RAM_MEM|Data~335_combout\);

-- Location: FF_X39_Y7_N27
\RAM_MEM|Data[43][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~335_combout\,
	ena => \RAM_MEM|Data[1][2]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[43][2]~q\);

-- Location: LCCOMB_X39_Y7_N12
\RAM_MEM|Data~338\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~338_combout\ = (\RAM_MEM|Decoder0~124_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~124_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \RAM_MEM|Decoder0~124_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(2),
	combout => \RAM_MEM|Data~338_combout\);

-- Location: FF_X39_Y7_N13
\RAM_MEM|Data[59][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~338_combout\,
	ena => \RAM_MEM|Data[1][2]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[59][2]~q\);

-- Location: LCCOMB_X39_Y6_N6
\RAM_MEM|Data~336\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~336_combout\ = (\RAM_MEM|Decoder0~122_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~122_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~122_combout\,
	combout => \RAM_MEM|Data~336_combout\);

-- Location: FF_X39_Y6_N7
\RAM_MEM|Data[51][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~336_combout\,
	ena => \RAM_MEM|Data[1][2]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[51][2]~q\);

-- Location: LCCOMB_X40_Y7_N4
\RAM_MEM|Data~337\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~337_combout\ = (\RAM_MEM|Decoder0~123_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~123_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~123_combout\,
	combout => \RAM_MEM|Data~337_combout\);

-- Location: FF_X40_Y7_N5
\RAM_MEM|Data[35][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~337_combout\,
	ena => \RAM_MEM|Data[1][2]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[35][2]~q\);

-- Location: LCCOMB_X39_Y6_N20
\RAM_MEM|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~2_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[51][2]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (((!\EX_MEM_pipeline|ALU1_C|Output\(3) & \RAM_MEM|Data[35][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[51][2]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[35][2]~q\,
	combout => \RAM_MEM|Mux13~2_combout\);

-- Location: LCCOMB_X39_Y6_N22
\RAM_MEM|Mux13~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~3_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux13~2_combout\ & ((\RAM_MEM|Data[59][2]~q\))) # (!\RAM_MEM|Mux13~2_combout\ & (\RAM_MEM|Data[43][2]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[43][2]~q\,
	datab => \RAM_MEM|Data[59][2]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux13~2_combout\,
	combout => \RAM_MEM|Mux13~3_combout\);

-- Location: LCCOMB_X36_Y6_N4
\RAM_MEM|Data~334\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~334_combout\ = (\RAM_MEM|Decoder0~120_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~120_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~120_combout\,
	combout => \RAM_MEM|Data~334_combout\);

-- Location: FF_X36_Y6_N5
\RAM_MEM|Data[63][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~334_combout\,
	ena => \RAM_MEM|Data[1][2]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[63][2]~q\);

-- Location: LCCOMB_X37_Y8_N4
\RAM_MEM|Data~332\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~332_combout\ = (\RAM_MEM|Decoder0~118_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~118_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~118_combout\,
	combout => \RAM_MEM|Data~332_combout\);

-- Location: FF_X37_Y8_N5
\RAM_MEM|Data[55][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~332_combout\,
	ena => \RAM_MEM|Data[1][2]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[55][2]~q\);

-- Location: LCCOMB_X40_Y10_N6
\RAM_MEM|Data~333\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~333_combout\ = (\RAM_MEM|Decoder0~119_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~119_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~119_combout\,
	combout => \RAM_MEM|Data~333_combout\);

-- Location: FF_X40_Y10_N7
\RAM_MEM|Data[39][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~333_combout\,
	ena => \RAM_MEM|Data[1][2]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[39][2]~q\);

-- Location: LCCOMB_X37_Y8_N22
\RAM_MEM|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~0_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[55][2]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & 
-- ((\RAM_MEM|Data[39][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[55][2]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[39][2]~q\,
	combout => \RAM_MEM|Mux13~0_combout\);

-- Location: LCCOMB_X39_Y6_N18
\RAM_MEM|Data~331\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~331_combout\ = (\RAM_MEM|Decoder0~117_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~117_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~117_combout\,
	combout => \RAM_MEM|Data~331_combout\);

-- Location: FF_X39_Y6_N19
\RAM_MEM|Data[47][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~331_combout\,
	ena => \RAM_MEM|Data[1][2]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[47][2]~q\);

-- Location: LCCOMB_X39_Y6_N16
\RAM_MEM|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~1_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux13~0_combout\ & (\RAM_MEM|Data[63][2]~q\)) # (!\RAM_MEM|Mux13~0_combout\ & ((\RAM_MEM|Data[47][2]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[63][2]~q\,
	datac => \RAM_MEM|Mux13~0_combout\,
	datad => \RAM_MEM|Data[47][2]~q\,
	combout => \RAM_MEM|Mux13~1_combout\);

-- Location: LCCOMB_X39_Y6_N4
\RAM_MEM|Mux13~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~4_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux13~1_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux13~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Mux13~3_combout\,
	datad => \RAM_MEM|Mux13~1_combout\,
	combout => \RAM_MEM|Mux13~4_combout\);

-- Location: LCCOMB_X35_Y6_N0
\WB_MUX_MEM1|F[2]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[2]~67_combout\ = (\WB_MUX_MEM1|F[2]~66_combout\ & (((\RAM_MEM|Data[99][2]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(1)))) # (!\WB_MUX_MEM1|F[2]~66_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\RAM_MEM|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[2]~66_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Data[99][2]~q\,
	datad => \RAM_MEM|Mux13~4_combout\,
	combout => \WB_MUX_MEM1|F[2]~67_combout\);

-- Location: LCCOMB_X35_Y13_N28
\RAM_MEM|Data~431\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~431_combout\ = (\RAM_MEM|Decoder0~54_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~54_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~54_combout\,
	combout => \RAM_MEM|Data~431_combout\);

-- Location: FF_X35_Y13_N29
\RAM_MEM|Data[98][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~431_combout\,
	ena => \RAM_MEM|Data[98][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[98][2]~q\);

-- Location: LCCOMB_X34_Y12_N2
\RAM_MEM|Data~430\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~430_combout\ = (\RAM_MEM|Decoder0~146_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~146_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~146_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \EX_MEM_pipeline|RF_D1|Output\(2),
	combout => \RAM_MEM|Data~430_combout\);

-- Location: FF_X34_Y12_N3
\RAM_MEM|Data[96][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~430_combout\,
	ena => \RAM_MEM|Data[96][0]~938_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[96][2]~q\);

-- Location: LCCOMB_X37_Y13_N10
\RAM_MEM|Data~349\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~349_combout\ = (\RAM_MEM|Decoder0~155_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~155_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~155_combout\,
	combout => \RAM_MEM|Data~349_combout\);

-- Location: FF_X37_Y13_N11
\RAM_MEM|Data[100][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~349_combout\,
	ena => \RAM_MEM|Data[100][0]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[100][2]~q\);

-- Location: LCCOMB_X38_Y9_N26
\RAM_MEM|Data~362\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~362_combout\ = (\RAM_MEM|Decoder0~112_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~112_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~112_combout\,
	combout => \RAM_MEM|Data~362_combout\);

-- Location: FF_X38_Y9_N27
\RAM_MEM|Data[42][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~362_combout\,
	ena => \RAM_MEM|Data[42][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[42][2]~q\);

-- Location: LCCOMB_X38_Y9_N28
\RAM_MEM|Data~365\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~365_combout\ = (\RAM_MEM|Decoder0~116_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~116_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~116_combout\,
	combout => \RAM_MEM|Data~365_combout\);

-- Location: FF_X38_Y9_N29
\RAM_MEM|Data[58][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~365_combout\,
	ena => \RAM_MEM|Data[58][0]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[58][2]~q\);

-- Location: LCCOMB_X39_Y13_N4
\RAM_MEM|Data~364\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~364_combout\ = (\RAM_MEM|Decoder0~115_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~115_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~115_combout\,
	combout => \RAM_MEM|Data~364_combout\);

-- Location: FF_X39_Y13_N5
\RAM_MEM|Data[34][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~364_combout\,
	ena => \RAM_MEM|Data[34][0]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[34][2]~q\);

-- Location: LCCOMB_X34_Y9_N20
\RAM_MEM|Data~363\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~363_combout\ = (\RAM_MEM|Decoder0~114_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~114_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datab => \RAM_MEM|Decoder0~114_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(2),
	combout => \RAM_MEM|Data~363_combout\);

-- Location: FF_X34_Y9_N21
\RAM_MEM|Data[50][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~363_combout\,
	ena => \RAM_MEM|Data[50][0]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[50][2]~q\);

-- Location: LCCOMB_X35_Y9_N4
\RAM_MEM|Mux13~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~15_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\EX_MEM_pipeline|ALU1_C|Output\(3)) # ((\RAM_MEM|Data[50][2]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[34][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[34][2]~q\,
	datad => \RAM_MEM|Data[50][2]~q\,
	combout => \RAM_MEM|Mux13~15_combout\);

-- Location: LCCOMB_X38_Y9_N14
\RAM_MEM|Mux13~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~16_combout\ = (\RAM_MEM|Mux13~15_combout\ & (((\RAM_MEM|Data[58][2]~q\) # (!\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\RAM_MEM|Mux13~15_combout\ & (\RAM_MEM|Data[42][2]~q\ & ((\EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[42][2]~q\,
	datab => \RAM_MEM|Data[58][2]~q\,
	datac => \RAM_MEM|Mux13~15_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux13~16_combout\);

-- Location: LCCOMB_X36_Y9_N10
\RAM_MEM|Data~361\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~361_combout\ = (\RAM_MEM|Decoder0~110_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~110_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~110_combout\,
	combout => \RAM_MEM|Data~361_combout\);

-- Location: FF_X36_Y9_N11
\RAM_MEM|Data[62][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~361_combout\,
	ena => \RAM_MEM|Data[62][0]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[62][2]~q\);

-- Location: LCCOMB_X36_Y9_N28
\RAM_MEM|Data~358\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~358_combout\ = (\RAM_MEM|Decoder0~106_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~106_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~106_combout\,
	combout => \RAM_MEM|Data~358_combout\);

-- Location: FF_X36_Y9_N29
\RAM_MEM|Data[46][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~358_combout\,
	ena => \RAM_MEM|Data[46][0]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[46][2]~q\);

-- Location: LCCOMB_X40_Y9_N4
\RAM_MEM|Data~360\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~360_combout\ = (\RAM_MEM|Decoder0~109_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~109_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~109_combout\,
	combout => \RAM_MEM|Data~360_combout\);

-- Location: FF_X40_Y9_N5
\RAM_MEM|Data[38][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~360_combout\,
	ena => \RAM_MEM|Data[38][0]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[38][2]~q\);

-- Location: LCCOMB_X40_Y9_N18
\RAM_MEM|Data~359\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~359_combout\ = (\RAM_MEM|Decoder0~108_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~108_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~108_combout\,
	combout => \RAM_MEM|Data~359_combout\);

-- Location: FF_X40_Y9_N19
\RAM_MEM|Data[54][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~359_combout\,
	ena => \RAM_MEM|Data[54][0]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[54][2]~q\);

-- Location: LCCOMB_X40_Y9_N10
\RAM_MEM|Mux13~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~13_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[54][2]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[38][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[38][2]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[54][2]~q\,
	combout => \RAM_MEM|Mux13~13_combout\);

-- Location: LCCOMB_X36_Y9_N20
\RAM_MEM|Mux13~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~14_combout\ = (\RAM_MEM|Mux13~13_combout\ & ((\RAM_MEM|Data[62][2]~q\) # ((!\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\RAM_MEM|Mux13~13_combout\ & (((\RAM_MEM|Data[46][2]~q\ & \EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[62][2]~q\,
	datab => \RAM_MEM|Data[46][2]~q\,
	datac => \RAM_MEM|Mux13~13_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux13~14_combout\);

-- Location: LCCOMB_X37_Y9_N14
\RAM_MEM|Mux13~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~17_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux13~14_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux13~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Mux13~16_combout\,
	datad => \RAM_MEM|Mux13~14_combout\,
	combout => \RAM_MEM|Mux13~17_combout\);

-- Location: LCCOMB_X36_Y10_N16
\RAM_MEM|Data~350\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~350_combout\ = (\RAM_MEM|Decoder0~147_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~147_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~147_combout\,
	combout => \RAM_MEM|Data~350_combout\);

-- Location: FF_X36_Y10_N17
\RAM_MEM|Data[56][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~350_combout\,
	ena => \RAM_MEM|Data[56][0]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[56][2]~q\);

-- Location: LCCOMB_X36_Y10_N2
\RAM_MEM|Data~351\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~351_combout\ = (\RAM_MEM|Decoder0~148_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~148_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~148_combout\,
	combout => \RAM_MEM|Data~351_combout\);

-- Location: FF_X36_Y10_N31
\RAM_MEM|Data[40][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RAM_MEM|Data~351_combout\,
	sload => VCC,
	ena => \RAM_MEM|Data[40][0]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[40][2]~q\);

-- Location: LCCOMB_X36_Y10_N30
\RAM_MEM|Mux13~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~10_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[56][2]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[40][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[56][2]~q\,
	datac => \RAM_MEM|Data[40][2]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux13~10_combout\);

-- Location: LCCOMB_X34_Y10_N2
\RAM_MEM|Data~353\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~353_combout\ = (\RAM_MEM|Decoder0~151_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~151_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~151_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \EX_MEM_pipeline|RF_D1|Output\(2),
	combout => \RAM_MEM|Data~353_combout\);

-- Location: FF_X34_Y10_N3
\RAM_MEM|Data[44][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~353_combout\,
	ena => \RAM_MEM|Data[44][0]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[44][2]~q\);

-- Location: LCCOMB_X33_Y10_N30
\RAM_MEM|Data~355\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~355_combout\ = (\RAM_MEM|Decoder0~153_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~153_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \RAM_MEM|Decoder0~153_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(2),
	combout => \RAM_MEM|Data~355_combout\);

-- Location: FF_X33_Y10_N31
\RAM_MEM|Data[36][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~355_combout\,
	ena => \RAM_MEM|Data[36][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[36][2]~q\);

-- Location: LCCOMB_X33_Y10_N24
\RAM_MEM|Data~354\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~354_combout\ = (\RAM_MEM|Decoder0~152_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~152_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~152_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \EX_MEM_pipeline|RF_D1|Output\(2),
	combout => \RAM_MEM|Data~354_combout\);

-- Location: FF_X33_Y10_N25
\RAM_MEM|Data[52][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~354_combout\,
	ena => \RAM_MEM|Data[52][0]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[52][2]~q\);

-- Location: LCCOMB_X32_Y10_N4
\RAM_MEM|Mux13~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~11_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\EX_MEM_pipeline|ALU1_C|Output\(3)) # (\RAM_MEM|Data[52][2]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[36][2]~q\ & (!\EX_MEM_pipeline|ALU1_C|Output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[36][2]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[52][2]~q\,
	combout => \RAM_MEM|Mux13~11_combout\);

-- Location: LCCOMB_X34_Y10_N12
\RAM_MEM|Data~356\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~356_combout\ = (\RAM_MEM|Decoder0~154_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~154_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~154_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \EX_MEM_pipeline|RF_D1|Output\(2),
	combout => \RAM_MEM|Data~356_combout\);

-- Location: FF_X34_Y10_N13
\RAM_MEM|Data[60][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~356_combout\,
	ena => \RAM_MEM|Data[60][0]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[60][2]~q\);

-- Location: LCCOMB_X33_Y10_N8
\RAM_MEM|Mux13~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~12_combout\ = (\RAM_MEM|Mux13~11_combout\ & (((\RAM_MEM|Data[60][2]~q\) # (!\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\RAM_MEM|Mux13~11_combout\ & (\RAM_MEM|Data[44][2]~q\ & ((\EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[44][2]~q\,
	datab => \RAM_MEM|Mux13~11_combout\,
	datac => \RAM_MEM|Data[60][2]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux13~12_combout\);

-- Location: LCCOMB_X35_Y12_N26
\RAM_MEM|Data~352\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~352_combout\ = (\RAM_MEM|Decoder0~149_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~149_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~149_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \EX_MEM_pipeline|RF_D1|Output\(2),
	combout => \RAM_MEM|Data~352_combout\);

-- Location: FF_X35_Y12_N27
\RAM_MEM|Data[48][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~352_combout\,
	ena => \RAM_MEM|Data[48][0]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[48][2]~q\);

-- Location: LCCOMB_X35_Y12_N24
\RAM_MEM|Data~390\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~390_combout\ = (\RAM_MEM|Decoder0~150_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~150_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~150_combout\,
	combout => \RAM_MEM|Data~390_combout\);

-- Location: FF_X35_Y12_N25
\RAM_MEM|Data[32][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~390_combout\,
	ena => \RAM_MEM|Data[32][0]~939_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[32][2]~q\);

-- Location: LCCOMB_X35_Y12_N10
\WB_MUX_MEM1|F[10]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[10]~86_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & (((\RAM_MEM|Data[48][2]~q\)) # (!\RAM_MEM|Data[1][2]~8_combout\))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & (\RAM_MEM|Data[1][2]~8_combout\ & ((\RAM_MEM|Data[32][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~2_combout\,
	datab => \RAM_MEM|Data[1][2]~8_combout\,
	datac => \RAM_MEM|Data[48][2]~q\,
	datad => \RAM_MEM|Data[32][2]~q\,
	combout => \WB_MUX_MEM1|F[10]~86_combout\);

-- Location: LCCOMB_X37_Y9_N2
\WB_MUX_MEM1|F[10]~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[10]~87_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & (((\WB_MUX_MEM1|F[10]~86_combout\)))) # (!\RAM_MEM|Data[1][2]~8_combout\ & ((\WB_MUX_MEM1|F[10]~86_combout\ & ((\RAM_MEM|Mux13~12_combout\))) # (!\WB_MUX_MEM1|F[10]~86_combout\ & 
-- (\RAM_MEM|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux13~10_combout\,
	datab => \RAM_MEM|Data[1][2]~8_combout\,
	datac => \RAM_MEM|Mux13~12_combout\,
	datad => \WB_MUX_MEM1|F[10]~86_combout\,
	combout => \WB_MUX_MEM1|F[10]~87_combout\);

-- Location: LCCOMB_X37_Y9_N28
\WB_MUX_MEM1|F[10]~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[10]~88_combout\ = (\WB_MUX_MEM1|F[14]~11_combout\ & ((\WB_MUX_MEM1|F[14]~12_combout\) # ((\RAM_MEM|Mux13~17_combout\)))) # (!\WB_MUX_MEM1|F[14]~11_combout\ & (!\WB_MUX_MEM1|F[14]~12_combout\ & ((\WB_MUX_MEM1|F[10]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~11_combout\,
	datab => \WB_MUX_MEM1|F[14]~12_combout\,
	datac => \RAM_MEM|Mux13~17_combout\,
	datad => \WB_MUX_MEM1|F[10]~87_combout\,
	combout => \WB_MUX_MEM1|F[10]~88_combout\);

-- Location: LCCOMB_X36_Y13_N4
\WB_MUX_MEM1|F[10]~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[10]~89_combout\ = (\WB_MUX_MEM1|F[14]~12_combout\ & ((\WB_MUX_MEM1|F[10]~88_combout\ & ((\RAM_MEM|Data[100][2]~q\))) # (!\WB_MUX_MEM1|F[10]~88_combout\ & (\RAM_MEM|Data[96][2]~q\)))) # (!\WB_MUX_MEM1|F[14]~12_combout\ & 
-- (((\WB_MUX_MEM1|F[10]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[96][2]~q\,
	datab => \RAM_MEM|Data[100][2]~q\,
	datac => \WB_MUX_MEM1|F[14]~12_combout\,
	datad => \WB_MUX_MEM1|F[10]~88_combout\,
	combout => \WB_MUX_MEM1|F[10]~89_combout\);

-- Location: LCCOMB_X45_Y7_N12
\RAM_MEM|Data~411\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~411_combout\ = (\RAM_MEM|Decoder0~98_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~98_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~98_combout\,
	combout => \RAM_MEM|Data~411_combout\);

-- Location: FF_X45_Y7_N13
\RAM_MEM|Data[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~411_combout\,
	ena => \RAM_MEM|Data[1][2]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[21][2]~q\);

-- Location: LCCOMB_X45_Y9_N28
\RAM_MEM|Data~414\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~414_combout\ = (\RAM_MEM|Decoder0~101_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~101_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~101_combout\,
	combout => \RAM_MEM|Data~414_combout\);

-- Location: FF_X45_Y9_N29
\RAM_MEM|Data[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~414_combout\,
	ena => \RAM_MEM|Data[1][2]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[29][2]~q\);

-- Location: LCCOMB_X42_Y10_N22
\RAM_MEM|Data~412\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~412_combout\ = (\RAM_MEM|Decoder0~99_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~99_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~99_combout\,
	combout => \RAM_MEM|Data~412_combout\);

-- Location: FF_X42_Y10_N23
\RAM_MEM|Data[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~412_combout\,
	ena => \RAM_MEM|Data[1][2]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[25][2]~q\);

-- Location: LCCOMB_X44_Y11_N30
\RAM_MEM|Data~413\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~413_combout\ = (\RAM_MEM|Decoder0~100_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~100_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~100_combout\,
	combout => \RAM_MEM|Data~413_combout\);

-- Location: FF_X44_Y11_N31
\RAM_MEM|Data[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~413_combout\,
	ena => \RAM_MEM|Data[1][2]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[17][2]~q\);

-- Location: LCCOMB_X43_Y10_N28
\RAM_MEM|Mux13~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~43_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Data[25][2]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\RAM_MEM|Data[17][2]~q\ & !\EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[25][2]~q\,
	datac => \RAM_MEM|Data[17][2]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux13~43_combout\);

-- Location: LCCOMB_X42_Y9_N30
\RAM_MEM|Mux13~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~44_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux13~43_combout\ & ((\RAM_MEM|Data[29][2]~q\))) # (!\RAM_MEM|Mux13~43_combout\ & (\RAM_MEM|Data[21][2]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux13~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[21][2]~q\,
	datac => \RAM_MEM|Data[29][2]~q\,
	datad => \RAM_MEM|Mux13~43_combout\,
	combout => \RAM_MEM|Mux13~44_combout\);

-- Location: LCCOMB_X41_Y9_N12
\RAM_MEM|Data~415\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~415_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~63_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~63_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \RAM_MEM|Decoder0~63_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(10),
	combout => \RAM_MEM|Data~415_combout\);

-- Location: FF_X41_Y9_N13
\RAM_MEM|Data[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~415_combout\,
	ena => \RAM_MEM|Data[1][2]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[5][2]~q\);

-- Location: LCCOMB_X41_Y9_N14
\RAM_MEM|Data~418\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~418_combout\ = (\RAM_MEM|Decoder0~55_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10)))))) # (!\RAM_MEM|Decoder0~55_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datab => \RAM_MEM|Decoder0~55_combout\,
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(10),
	combout => \RAM_MEM|Data~418_combout\);

-- Location: FF_X41_Y9_N15
\RAM_MEM|Data[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~418_combout\,
	ena => \RAM_MEM|Data[1][2]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[13][2]~q\);

-- Location: LCCOMB_X42_Y12_N18
\RAM_MEM|Data~417\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~417_combout\ = (\RAM_MEM|Decoder0~67_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10))))) # (!\RAM_MEM|Decoder0~67_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \RAM_MEM|Decoder0~67_combout\,
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~417_combout\);

-- Location: FF_X42_Y12_N19
\RAM_MEM|Data[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~417_combout\,
	ena => \RAM_MEM|Data[1][2]~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[1][2]~q\);

-- Location: LCCOMB_X45_Y12_N8
\RAM_MEM|Data~416\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~416_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~59_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~59_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~59_combout\,
	combout => \RAM_MEM|Data~416_combout\);

-- Location: FF_X45_Y12_N9
\RAM_MEM|Data[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~416_combout\,
	ena => \RAM_MEM|Data[1][2]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[9][2]~q\);

-- Location: LCCOMB_X45_Y12_N22
\RAM_MEM|Mux13~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~45_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Data[9][2]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) 
-- & (\RAM_MEM|Data[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[1][2]~q\,
	datac => \RAM_MEM|Data[9][2]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux13~45_combout\);

-- Location: LCCOMB_X41_Y9_N28
\RAM_MEM|Mux13~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~46_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux13~45_combout\ & ((\RAM_MEM|Data[13][2]~q\))) # (!\RAM_MEM|Mux13~45_combout\ & (\RAM_MEM|Data[5][2]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux13~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[5][2]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Data[13][2]~q\,
	datad => \RAM_MEM|Mux13~45_combout\,
	combout => \RAM_MEM|Mux13~46_combout\);

-- Location: LCCOMB_X41_Y9_N26
\RAM_MEM|Mux13~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~47_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\EX_MEM_pipeline|ALU1_C|Output\(6)) # ((\RAM_MEM|Mux13~44_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux13~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Mux13~44_combout\,
	datad => \RAM_MEM|Mux13~46_combout\,
	combout => \RAM_MEM|Mux13~47_combout\);

-- Location: LCCOMB_X41_Y10_N30
\RAM_MEM|Data~422\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~422_combout\ = (\RAM_MEM|Decoder0~105_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~105_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~105_combout\,
	combout => \RAM_MEM|Data~422_combout\);

-- Location: FF_X41_Y10_N31
\RAM_MEM|Data[93][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~422_combout\,
	ena => \RAM_MEM|Data[1][2]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[93][2]~q\);

-- Location: LCCOMB_X41_Y11_N18
\RAM_MEM|Data~419\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~419_combout\ = (\RAM_MEM|Decoder0~102_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~102_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~102_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \EX_MEM_pipeline|RF_D1|Output\(2),
	combout => \RAM_MEM|Data~419_combout\);

-- Location: FF_X41_Y11_N19
\RAM_MEM|Data[85][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~419_combout\,
	ena => \RAM_MEM|Data[1][2]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[85][2]~q\);

-- Location: LCCOMB_X42_Y9_N20
\RAM_MEM|Data~420\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~420_combout\ = (\RAM_MEM|Decoder0~103_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~103_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~103_combout\,
	combout => \RAM_MEM|Data~420_combout\);

-- Location: FF_X42_Y9_N21
\RAM_MEM|Data[89][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~420_combout\,
	ena => \RAM_MEM|Data[1][2]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[89][2]~q\);

-- Location: LCCOMB_X43_Y9_N24
\RAM_MEM|Data~421\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~421_combout\ = (\RAM_MEM|Decoder0~104_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~104_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~104_combout\,
	combout => \RAM_MEM|Data~421_combout\);

-- Location: FF_X43_Y9_N25
\RAM_MEM|Data[81][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~421_combout\,
	ena => \RAM_MEM|Data[1][2]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[81][2]~q\);

-- Location: LCCOMB_X42_Y9_N22
\RAM_MEM|Mux13~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~48_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[89][2]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) 
-- & ((\RAM_MEM|Data[81][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[89][2]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[81][2]~q\,
	combout => \RAM_MEM|Mux13~48_combout\);

-- Location: LCCOMB_X41_Y9_N0
\RAM_MEM|Mux13~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~49_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux13~48_combout\ & (\RAM_MEM|Data[93][2]~q\)) # (!\RAM_MEM|Mux13~48_combout\ & ((\RAM_MEM|Data[85][2]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux13~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[93][2]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Data[85][2]~q\,
	datad => \RAM_MEM|Mux13~48_combout\,
	combout => \RAM_MEM|Mux13~49_combout\);

-- Location: LCCOMB_X44_Y11_N28
\RAM_MEM|Data~410\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~410_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~61_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~61_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datab => \RAM_MEM|Decoder0~80_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~61_combout\,
	combout => \RAM_MEM|Data~410_combout\);

-- Location: FF_X44_Y11_N29
\RAM_MEM|Data[77][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~410_combout\,
	ena => \RAM_MEM|Data[1][2]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[77][2]~q\);

-- Location: LCCOMB_X40_Y11_N8
\RAM_MEM|Data~407\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~407_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~69_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~69_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datab => \RAM_MEM|Decoder0~80_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~69_combout\,
	combout => \RAM_MEM|Data~407_combout\);

-- Location: FF_X40_Y11_N9
\RAM_MEM|Data[69][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~407_combout\,
	ena => \RAM_MEM|Data[1][2]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[69][2]~q\);

-- Location: LCCOMB_X42_Y12_N20
\RAM_MEM|Data~409\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~409_combout\ = (\RAM_MEM|Decoder0~65_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10))))) # (!\RAM_MEM|Decoder0~65_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \RAM_MEM|Decoder0~65_combout\,
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~409_combout\);

-- Location: FF_X42_Y12_N21
\RAM_MEM|Data[65][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~409_combout\,
	ena => \RAM_MEM|Data[1][2]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[65][2]~q\);

-- Location: LCCOMB_X44_Y10_N30
\RAM_MEM|Data~408\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~408_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~57_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~57_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~57_combout\,
	combout => \RAM_MEM|Data~408_combout\);

-- Location: FF_X44_Y10_N31
\RAM_MEM|Data[73][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~408_combout\,
	ena => \RAM_MEM|Data[1][2]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[73][2]~q\);

-- Location: LCCOMB_X41_Y9_N4
\RAM_MEM|Mux13~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~41_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(2)) # ((\RAM_MEM|Data[73][2]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[65][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Data[65][2]~q\,
	datad => \RAM_MEM|Data[73][2]~q\,
	combout => \RAM_MEM|Mux13~41_combout\);

-- Location: LCCOMB_X41_Y9_N18
\RAM_MEM|Mux13~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~42_combout\ = (\RAM_MEM|Mux13~41_combout\ & ((\RAM_MEM|Data[77][2]~q\) # ((!\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\RAM_MEM|Mux13~41_combout\ & (((\RAM_MEM|Data[69][2]~q\ & \EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[77][2]~q\,
	datab => \RAM_MEM|Data[69][2]~q\,
	datac => \RAM_MEM|Mux13~41_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux13~42_combout\);

-- Location: LCCOMB_X41_Y9_N10
\RAM_MEM|Mux13~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~50_combout\ = (\RAM_MEM|Mux13~47_combout\ & ((\RAM_MEM|Mux13~49_combout\) # ((!\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\RAM_MEM|Mux13~47_combout\ & (((\EX_MEM_pipeline|ALU1_C|Output\(6) & \RAM_MEM|Mux13~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux13~47_combout\,
	datab => \RAM_MEM|Mux13~49_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Mux13~42_combout\,
	combout => \RAM_MEM|Mux13~50_combout\);

-- Location: LCCOMB_X39_Y8_N24
\RAM_MEM|Data~391\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~391_combout\ = (\RAM_MEM|Decoder0~82_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~82_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~82_combout\,
	combout => \RAM_MEM|Data~391_combout\);

-- Location: FF_X39_Y8_N25
\RAM_MEM|Data[75][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~391_combout\,
	ena => \RAM_MEM|Data[1][2]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[75][2]~q\);

-- Location: LCCOMB_X40_Y8_N24
\RAM_MEM|Data~394\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~394_combout\ = (\RAM_MEM|Decoder0~85_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~85_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~85_combout\,
	combout => \RAM_MEM|Data~394_combout\);

-- Location: FF_X40_Y8_N25
\RAM_MEM|Data[79][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~394_combout\,
	ena => \RAM_MEM|Data[1][2]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[79][2]~q\);

-- Location: LCCOMB_X42_Y8_N20
\RAM_MEM|Data~392\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~392_combout\ = (\RAM_MEM|Decoder0~83_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~83_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~83_combout\,
	combout => \RAM_MEM|Data~392_combout\);

-- Location: FF_X42_Y8_N21
\RAM_MEM|Data[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~392_combout\,
	ena => \RAM_MEM|Data[1][2]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[15][2]~q\);

-- Location: LCCOMB_X42_Y8_N18
\RAM_MEM|Data~393\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~393_combout\ = (\RAM_MEM|Decoder0~84_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~84_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~84_combout\,
	combout => \RAM_MEM|Data~393_combout\);

-- Location: FF_X42_Y8_N19
\RAM_MEM|Data[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~393_combout\,
	ena => \RAM_MEM|Data[1][2]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[11][2]~q\);

-- Location: LCCOMB_X41_Y8_N10
\RAM_MEM|Mux13~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~31_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[15][2]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) 
-- & ((\RAM_MEM|Data[11][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[15][2]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Data[11][2]~q\,
	combout => \RAM_MEM|Mux13~31_combout\);

-- Location: LCCOMB_X41_Y8_N0
\RAM_MEM|Mux13~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~32_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux13~31_combout\ & ((\RAM_MEM|Data[79][2]~q\))) # (!\RAM_MEM|Mux13~31_combout\ & (\RAM_MEM|Data[75][2]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux13~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[75][2]~q\,
	datab => \RAM_MEM|Data[79][2]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Mux13~31_combout\,
	combout => \RAM_MEM|Mux13~32_combout\);

-- Location: LCCOMB_X42_Y6_N24
\RAM_MEM|Data~403\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~403_combout\ = (\RAM_MEM|Decoder0~94_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~94_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~94_combout\,
	combout => \RAM_MEM|Data~403_combout\);

-- Location: FF_X42_Y6_N25
\RAM_MEM|Data[91][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~403_combout\,
	ena => \RAM_MEM|Data[1][2]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[91][2]~q\);

-- Location: LCCOMB_X43_Y6_N2
\RAM_MEM|Data~405\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~405_combout\ = (\RAM_MEM|Decoder0~96_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~96_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~96_combout\,
	combout => \RAM_MEM|Data~405_combout\);

-- Location: FF_X43_Y6_N3
\RAM_MEM|Data[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~405_combout\,
	ena => \RAM_MEM|Data[1][2]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[27][2]~q\);

-- Location: LCCOMB_X43_Y6_N8
\RAM_MEM|Data~404\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~404_combout\ = (\RAM_MEM|Decoder0~95_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~95_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~95_combout\,
	combout => \RAM_MEM|Data~404_combout\);

-- Location: FF_X43_Y6_N9
\RAM_MEM|Data[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~404_combout\,
	ena => \RAM_MEM|Data[1][2]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[31][2]~q\);

-- Location: LCCOMB_X42_Y6_N26
\RAM_MEM|Mux13~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~38_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[31][2]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[27][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[27][2]~q\,
	datab => \RAM_MEM|Data[31][2]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux13~38_combout\);

-- Location: LCCOMB_X42_Y6_N20
\RAM_MEM|Data~406\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~406_combout\ = (\RAM_MEM|Decoder0~97_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~97_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~97_combout\,
	combout => \RAM_MEM|Data~406_combout\);

-- Location: FF_X42_Y6_N21
\RAM_MEM|Data[95][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~406_combout\,
	ena => \RAM_MEM|Data[1][2]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[95][2]~q\);

-- Location: LCCOMB_X42_Y6_N10
\RAM_MEM|Mux13~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~39_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux13~38_combout\ & ((\RAM_MEM|Data[95][2]~q\))) # (!\RAM_MEM|Mux13~38_combout\ & (\RAM_MEM|Data[91][2]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux13~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[91][2]~q\,
	datac => \RAM_MEM|Mux13~38_combout\,
	datad => \RAM_MEM|Data[95][2]~q\,
	combout => \RAM_MEM|Mux13~39_combout\);

-- Location: LCCOMB_X41_Y7_N14
\RAM_MEM|Data~402\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~402_combout\ = (\RAM_MEM|Decoder0~93_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~93_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~93_combout\,
	combout => \RAM_MEM|Data~402_combout\);

-- Location: FF_X41_Y7_N15
\RAM_MEM|Data[71][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~402_combout\,
	ena => \RAM_MEM|Data[1][2]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[71][2]~q\);

-- Location: LCCOMB_X42_Y7_N0
\RAM_MEM|Data~399\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~399_combout\ = (\RAM_MEM|Decoder0~90_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~90_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~90_combout\,
	combout => \RAM_MEM|Data~399_combout\);

-- Location: FF_X42_Y7_N1
\RAM_MEM|Data[67][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~399_combout\,
	ena => \RAM_MEM|Data[1][2]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[67][2]~q\);

-- Location: LCCOMB_X41_Y7_N24
\RAM_MEM|Data~401\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~401_combout\ = (\RAM_MEM|Decoder0~92_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~92_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~92_combout\,
	combout => \RAM_MEM|Data~401_combout\);

-- Location: FF_X41_Y7_N25
\RAM_MEM|Data[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~401_combout\,
	ena => \RAM_MEM|Data[1][2]~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[3][2]~q\);

-- Location: LCCOMB_X40_Y8_N2
\RAM_MEM|Data~400\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~400_combout\ = (\RAM_MEM|Decoder0~91_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~91_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~91_combout\,
	combout => \RAM_MEM|Data~400_combout\);

-- Location: FF_X40_Y8_N3
\RAM_MEM|Data[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~400_combout\,
	ena => \RAM_MEM|Data[1][2]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[7][2]~q\);

-- Location: LCCOMB_X42_Y7_N6
\RAM_MEM|Mux13~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~35_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[7][2]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) 
-- & (\RAM_MEM|Data[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[3][2]~q\,
	datac => \RAM_MEM|Data[7][2]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux13~35_combout\);

-- Location: LCCOMB_X42_Y7_N8
\RAM_MEM|Mux13~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~36_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux13~35_combout\ & (\RAM_MEM|Data[71][2]~q\)) # (!\RAM_MEM|Mux13~35_combout\ & ((\RAM_MEM|Data[67][2]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux13~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[71][2]~q\,
	datab => \RAM_MEM|Data[67][2]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Mux13~35_combout\,
	combout => \RAM_MEM|Mux13~36_combout\);

-- Location: LCCOMB_X44_Y7_N8
\RAM_MEM|Data~398\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~398_combout\ = (\RAM_MEM|Decoder0~89_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~89_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~89_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \EX_MEM_pipeline|RF_D1|Output\(10),
	combout => \RAM_MEM|Data~398_combout\);

-- Location: FF_X44_Y7_N9
\RAM_MEM|Data[87][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~398_combout\,
	ena => \RAM_MEM|Data[1][2]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[87][2]~q\);

-- Location: LCCOMB_X42_Y7_N22
\RAM_MEM|Data~395\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~395_combout\ = (\RAM_MEM|Decoder0~86_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~86_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \RAM_MEM|Decoder0~86_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(10),
	combout => \RAM_MEM|Data~395_combout\);

-- Location: FF_X42_Y7_N23
\RAM_MEM|Data[83][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~395_combout\,
	ena => \RAM_MEM|Data[1][2]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[83][2]~q\);

-- Location: LCCOMB_X43_Y7_N28
\RAM_MEM|Data~396\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~396_combout\ = (\RAM_MEM|Decoder0~87_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~87_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~87_combout\,
	combout => \RAM_MEM|Data~396_combout\);

-- Location: FF_X43_Y7_N29
\RAM_MEM|Data[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~396_combout\,
	ena => \RAM_MEM|Data[1][2]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[23][2]~q\);

-- Location: LCCOMB_X43_Y7_N30
\RAM_MEM|Data~397\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~397_combout\ = (\RAM_MEM|Decoder0~88_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~88_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~88_combout\,
	combout => \RAM_MEM|Data~397_combout\);

-- Location: FF_X43_Y7_N31
\RAM_MEM|Data[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~397_combout\,
	ena => \RAM_MEM|Data[1][2]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[19][2]~q\);

-- Location: LCCOMB_X42_Y7_N12
\RAM_MEM|Mux13~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~33_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[23][2]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) 
-- & ((\RAM_MEM|Data[19][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[23][2]~q\,
	datac => \RAM_MEM|Data[19][2]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux13~33_combout\);

-- Location: LCCOMB_X42_Y7_N30
\RAM_MEM|Mux13~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~34_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux13~33_combout\ & (\RAM_MEM|Data[87][2]~q\)) # (!\RAM_MEM|Mux13~33_combout\ & ((\RAM_MEM|Data[83][2]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux13~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[87][2]~q\,
	datac => \RAM_MEM|Data[83][2]~q\,
	datad => \RAM_MEM|Mux13~33_combout\,
	combout => \RAM_MEM|Mux13~34_combout\);

-- Location: LCCOMB_X41_Y9_N20
\RAM_MEM|Mux13~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~37_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (\EX_MEM_pipeline|ALU1_C|Output\(4))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Mux13~34_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) 
-- & (\RAM_MEM|Mux13~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Mux13~36_combout\,
	datad => \RAM_MEM|Mux13~34_combout\,
	combout => \RAM_MEM|Mux13~37_combout\);

-- Location: LCCOMB_X41_Y9_N6
\RAM_MEM|Mux13~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~40_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux13~37_combout\ & ((\RAM_MEM|Mux13~39_combout\))) # (!\RAM_MEM|Mux13~37_combout\ & (\RAM_MEM|Mux13~32_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux13~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Mux13~32_combout\,
	datac => \RAM_MEM|Mux13~39_combout\,
	datad => \RAM_MEM|Mux13~37_combout\,
	combout => \RAM_MEM|Mux13~40_combout\);

-- Location: LCCOMB_X41_Y9_N24
\RAM_MEM|Mux13~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~51_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\RAM_MEM|Mux13~40_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Mux13~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux13~50_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Mux13~40_combout\,
	combout => \RAM_MEM|Mux13~51_combout\);

-- Location: LCCOMB_X38_Y14_N30
\RAM_MEM|Data~426\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~426_combout\ = (\RAM_MEM|Decoder0~134_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~134_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~134_combout\,
	combout => \RAM_MEM|Data~426_combout\);

-- Location: FF_X37_Y14_N31
\RAM_MEM|Data[76][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RAM_MEM|Data~426_combout\,
	sload => VCC,
	ena => \RAM_MEM|Data[76][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[76][2]~q\);

-- Location: LCCOMB_X40_Y12_N10
\RAM_MEM|Data~428\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~428_combout\ = (\RAM_MEM|Decoder0~136_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~136_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \RAM_MEM|Decoder0~136_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(10),
	combout => \RAM_MEM|Data~428_combout\);

-- Location: FF_X40_Y12_N11
\RAM_MEM|Data[68][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~428_combout\,
	ena => \RAM_MEM|Data[68][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[68][2]~q\);

-- Location: LCCOMB_X40_Y12_N28
\RAM_MEM|Data~427\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~427_combout\ = (\RAM_MEM|Decoder0~135_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~135_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~135_combout\,
	combout => \RAM_MEM|Data~427_combout\);

-- Location: FF_X40_Y12_N29
\RAM_MEM|Data[84][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~427_combout\,
	ena => \RAM_MEM|Data[84][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[84][2]~q\);

-- Location: LCCOMB_X40_Y12_N0
\RAM_MEM|Mux13~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~53_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[84][2]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[68][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[68][2]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[84][2]~q\,
	combout => \RAM_MEM|Mux13~53_combout\);

-- Location: LCCOMB_X38_Y13_N6
\RAM_MEM|Data~429\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~429_combout\ = (\RAM_MEM|Decoder0~137_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~137_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \RAM_MEM|Decoder0~137_combout\,
	combout => \RAM_MEM|Data~429_combout\);

-- Location: FF_X38_Y13_N7
\RAM_MEM|Data[92][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~429_combout\,
	ena => \RAM_MEM|Data[92][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[92][2]~q\);

-- Location: LCCOMB_X37_Y13_N4
\RAM_MEM|Mux13~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~54_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux13~53_combout\ & ((\RAM_MEM|Data[92][2]~q\))) # (!\RAM_MEM|Mux13~53_combout\ & (\RAM_MEM|Data[76][2]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux13~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[76][2]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Mux13~53_combout\,
	datad => \RAM_MEM|Data[92][2]~q\,
	combout => \RAM_MEM|Mux13~54_combout\);

-- Location: LCCOMB_X36_Y13_N0
\RAM_MEM|Data~423\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~423_combout\ = (\RAM_MEM|Decoder0~130_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~130_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~130_combout\,
	combout => \RAM_MEM|Data~423_combout\);

-- Location: FF_X36_Y13_N1
\RAM_MEM|Data[80][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~423_combout\,
	ena => \RAM_MEM|Data[80][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[80][2]~q\);

-- Location: LCCOMB_X36_Y11_N8
\RAM_MEM|Data~357\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~357_combout\ = (\RAM_MEM|Decoder0~133_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~133_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~133_combout\,
	combout => \RAM_MEM|Data~357_combout\);

-- Location: FF_X36_Y11_N9
\RAM_MEM|Data[64][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~357_combout\,
	ena => \RAM_MEM|Data[64][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[64][2]~q\);

-- Location: LCCOMB_X38_Y15_N24
\RAM_MEM|Data~425\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~425_combout\ = (\RAM_MEM|Decoder0~132_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~132_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~132_combout\,
	combout => \RAM_MEM|Data~425_combout\);

-- Location: FF_X38_Y15_N25
\RAM_MEM|Data[72][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~425_combout\,
	ena => \RAM_MEM|Data[72][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[72][2]~q\);

-- Location: LCCOMB_X38_Y15_N26
\RAM_MEM|Data~424\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~424_combout\ = (\RAM_MEM|Decoder0~131_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~131_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~131_combout\,
	combout => \RAM_MEM|Data~424_combout\);

-- Location: FF_X38_Y15_N27
\RAM_MEM|Data[88][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~424_combout\,
	ena => \RAM_MEM|Data[88][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[88][2]~q\);

-- Location: LCCOMB_X38_Y15_N18
\RAM_MEM|Mux13~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~52_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[88][2]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[72][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[72][2]~q\,
	datac => \RAM_MEM|Data[88][2]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux13~52_combout\);

-- Location: LCCOMB_X36_Y13_N24
\WB_MUX_MEM1|F[10]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[10]~80_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & (\RAM_MEM|Data[64][2]~q\ & (!\WB_MUX_MEM1|F[14]~2_combout\))) # (!\RAM_MEM|Data[1][2]~8_combout\ & (((\WB_MUX_MEM1|F[14]~2_combout\) # (\RAM_MEM|Mux13~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~8_combout\,
	datab => \RAM_MEM|Data[64][2]~q\,
	datac => \WB_MUX_MEM1|F[14]~2_combout\,
	datad => \RAM_MEM|Mux13~52_combout\,
	combout => \WB_MUX_MEM1|F[10]~80_combout\);

-- Location: LCCOMB_X36_Y13_N14
\WB_MUX_MEM1|F[10]~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[10]~81_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & ((\WB_MUX_MEM1|F[10]~80_combout\ & (\RAM_MEM|Mux13~54_combout\)) # (!\WB_MUX_MEM1|F[10]~80_combout\ & ((\RAM_MEM|Data[80][2]~q\))))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & 
-- (((\WB_MUX_MEM1|F[10]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux13~54_combout\,
	datab => \RAM_MEM|Data[80][2]~q\,
	datac => \WB_MUX_MEM1|F[14]~2_combout\,
	datad => \WB_MUX_MEM1|F[10]~80_combout\,
	combout => \WB_MUX_MEM1|F[10]~81_combout\);

-- Location: LCCOMB_X35_Y15_N30
\RAM_MEM|Data~386\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~386_combout\ = (\RAM_MEM|Decoder0~142_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~142_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~142_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \EX_MEM_pipeline|RF_D1|Output\(2),
	combout => \RAM_MEM|Data~386_combout\);

-- Location: FF_X35_Y15_N31
\RAM_MEM|Data[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~386_combout\,
	ena => \RAM_MEM|Data[12][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[12][2]~q\);

-- Location: LCCOMB_X35_Y15_N24
\RAM_MEM|Data~387\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~387_combout\ = (\RAM_MEM|Decoder0~143_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~143_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~143_combout\,
	combout => \RAM_MEM|Data~387_combout\);

-- Location: FF_X35_Y15_N25
\RAM_MEM|Data[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~387_combout\,
	ena => \RAM_MEM|Data[20][0]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[20][2]~q\);

-- Location: LCCOMB_X36_Y15_N6
\RAM_MEM|Data~388\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~388_combout\ = (\RAM_MEM|Decoder0~144_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~144_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~144_combout\,
	combout => \RAM_MEM|Data~388_combout\);

-- Location: FF_X36_Y15_N7
\RAM_MEM|Data[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~388_combout\,
	ena => \RAM_MEM|Data[4][0]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[4][2]~q\);

-- Location: LCCOMB_X36_Y15_N4
\RAM_MEM|Mux13~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~29_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[20][2]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) 
-- & ((\RAM_MEM|Data[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[20][2]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[4][2]~q\,
	combout => \RAM_MEM|Mux13~29_combout\);

-- Location: LCCOMB_X37_Y15_N22
\RAM_MEM|Data~389\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~389_combout\ = (\RAM_MEM|Decoder0~145_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~145_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~145_combout\,
	combout => \RAM_MEM|Data~389_combout\);

-- Location: FF_X37_Y15_N23
\RAM_MEM|Data[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~389_combout\,
	ena => \RAM_MEM|Data[28][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[28][2]~q\);

-- Location: LCCOMB_X36_Y15_N18
\RAM_MEM|Mux13~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~30_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux13~29_combout\ & ((\RAM_MEM|Data[28][2]~q\))) # (!\RAM_MEM|Mux13~29_combout\ & (\RAM_MEM|Data[12][2]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux13~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[12][2]~q\,
	datac => \RAM_MEM|Mux13~29_combout\,
	datad => \RAM_MEM|Data[28][2]~q\,
	combout => \RAM_MEM|Mux13~30_combout\);

-- Location: LCCOMB_X33_Y9_N18
\RAM_MEM|Data~384\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~384_combout\ = (\RAM_MEM|Decoder0~139_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~139_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \RAM_MEM|Decoder0~139_combout\,
	combout => \RAM_MEM|Data~384_combout\);

-- Location: FF_X33_Y9_N19
\RAM_MEM|Data[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~384_combout\,
	ena => \RAM_MEM|Data[8][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[8][2]~q\);

-- Location: LCCOMB_X33_Y9_N4
\RAM_MEM|Data~383\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~383_combout\ = (\RAM_MEM|Decoder0~138_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~138_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~138_combout\,
	combout => \RAM_MEM|Data~383_combout\);

-- Location: FF_X33_Y9_N5
\RAM_MEM|Data[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~383_combout\,
	ena => \RAM_MEM|Data[24][0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[24][2]~q\);

-- Location: LCCOMB_X33_Y9_N16
\RAM_MEM|Mux13~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~28_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[24][2]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[8][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[8][2]~q\,
	datac => \RAM_MEM|Data[24][2]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux13~28_combout\);

-- Location: LCCOMB_X35_Y14_N8
\RAM_MEM|Data~385\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~385_combout\ = (\RAM_MEM|Decoder0~140_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~140_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~140_combout\,
	combout => \RAM_MEM|Data~385_combout\);

-- Location: FF_X35_Y14_N9
\RAM_MEM|Data[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~385_combout\,
	ena => \RAM_MEM|Data[16][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[16][2]~q\);

-- Location: LCCOMB_X35_Y13_N24
\RAM_MEM|Data~366\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~366_combout\ = (\RAM_MEM|Decoder0~141_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~141_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~141_combout\,
	combout => \RAM_MEM|Data~366_combout\);

-- Location: FF_X35_Y13_N25
\RAM_MEM|Data[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~366_combout\,
	ena => \RAM_MEM|Data[0][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[0][2]~q\);

-- Location: LCCOMB_X36_Y13_N20
\WB_MUX_MEM1|F[10]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[10]~82_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & ((\WB_MUX_MEM1|F[14]~2_combout\ & (\RAM_MEM|Data[16][2]~q\)) # (!\WB_MUX_MEM1|F[14]~2_combout\ & ((\RAM_MEM|Data[0][2]~q\))))) # (!\RAM_MEM|Data[1][2]~8_combout\ & 
-- (((\WB_MUX_MEM1|F[14]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~8_combout\,
	datab => \RAM_MEM|Data[16][2]~q\,
	datac => \WB_MUX_MEM1|F[14]~2_combout\,
	datad => \RAM_MEM|Data[0][2]~q\,
	combout => \WB_MUX_MEM1|F[10]~82_combout\);

-- Location: LCCOMB_X36_Y13_N10
\WB_MUX_MEM1|F[10]~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[10]~83_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & (((\WB_MUX_MEM1|F[10]~82_combout\)))) # (!\RAM_MEM|Data[1][2]~8_combout\ & ((\WB_MUX_MEM1|F[10]~82_combout\ & (\RAM_MEM|Mux13~30_combout\)) # (!\WB_MUX_MEM1|F[10]~82_combout\ & 
-- ((\RAM_MEM|Mux13~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~8_combout\,
	datab => \RAM_MEM|Mux13~30_combout\,
	datac => \RAM_MEM|Mux13~28_combout\,
	datad => \WB_MUX_MEM1|F[10]~82_combout\,
	combout => \WB_MUX_MEM1|F[10]~83_combout\);

-- Location: LCCOMB_X36_Y13_N16
\WB_MUX_MEM1|F[10]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[10]~84_combout\ = (\WB_MUX_MEM1|F[14]~1_combout\ & (\WB_MUX_MEM1|F[14]~5_combout\)) # (!\WB_MUX_MEM1|F[14]~1_combout\ & ((\WB_MUX_MEM1|F[14]~5_combout\ & (\WB_MUX_MEM1|F[10]~81_combout\)) # (!\WB_MUX_MEM1|F[14]~5_combout\ & 
-- ((\WB_MUX_MEM1|F[10]~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~1_combout\,
	datab => \WB_MUX_MEM1|F[14]~5_combout\,
	datac => \WB_MUX_MEM1|F[10]~81_combout\,
	datad => \WB_MUX_MEM1|F[10]~83_combout\,
	combout => \WB_MUX_MEM1|F[10]~84_combout\);

-- Location: LCCOMB_X40_Y7_N26
\RAM_MEM|Data~374\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~374_combout\ = (\RAM_MEM|Decoder0~70_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~70_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~70_combout\,
	combout => \RAM_MEM|Data~374_combout\);

-- Location: FF_X40_Y7_N27
\RAM_MEM|Data[86][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~374_combout\,
	ena => \RAM_MEM|Data[86][0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[86][2]~q\);

-- Location: LCCOMB_X44_Y13_N20
\RAM_MEM|Data~371\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~371_combout\ = (\RAM_MEM|Decoder0~64_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~64_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~64_combout\,
	combout => \RAM_MEM|Data~371_combout\);

-- Location: FF_X44_Y13_N21
\RAM_MEM|Data[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~371_combout\,
	ena => \RAM_MEM|Data[22][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[22][2]~q\);

-- Location: LCCOMB_X42_Y13_N20
\RAM_MEM|Data~373\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~373_combout\ = (\RAM_MEM|Decoder0~68_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~68_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~68_combout\,
	combout => \RAM_MEM|Data~373_combout\);

-- Location: FF_X42_Y13_N21
\RAM_MEM|Data[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~373_combout\,
	ena => \RAM_MEM|Data[18][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[18][2]~q\);

-- Location: LCCOMB_X43_Y13_N8
\RAM_MEM|Data~372\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~372_combout\ = (\RAM_MEM|Decoder0~66_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~66_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \RAM_MEM|Decoder0~66_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(2),
	combout => \RAM_MEM|Data~372_combout\);

-- Location: FF_X43_Y13_N9
\RAM_MEM|Data[82][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~372_combout\,
	ena => \RAM_MEM|Data[82][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[82][2]~q\);

-- Location: LCCOMB_X44_Y13_N10
\RAM_MEM|Mux13~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~20_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2)) # (\RAM_MEM|Data[82][2]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[18][2]~q\ & (!\EX_MEM_pipeline|ALU1_C|Output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[18][2]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Data[82][2]~q\,
	combout => \RAM_MEM|Mux13~20_combout\);

-- Location: LCCOMB_X44_Y13_N16
\RAM_MEM|Mux13~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~21_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux13~20_combout\ & (\RAM_MEM|Data[86][2]~q\)) # (!\RAM_MEM|Mux13~20_combout\ & ((\RAM_MEM|Data[22][2]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux13~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[86][2]~q\,
	datab => \RAM_MEM|Data[22][2]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Mux13~20_combout\,
	combout => \RAM_MEM|Mux13~21_combout\);

-- Location: LCCOMB_X44_Y14_N2
\RAM_MEM|Data~375\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~375_combout\ = (\RAM_MEM|Decoder0~71_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~71_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~71_combout\,
	combout => \RAM_MEM|Data~375_combout\);

-- Location: FF_X44_Y14_N3
\RAM_MEM|Data[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~375_combout\,
	ena => \RAM_MEM|Data[6][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[6][2]~q\);

-- Location: LCCOMB_X44_Y14_N8
\RAM_MEM|Data~378\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~378_combout\ = (\RAM_MEM|Decoder0~74_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~74_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datab => \RAM_MEM|Decoder0~74_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	combout => \RAM_MEM|Data~378_combout\);

-- Location: FF_X44_Y14_N9
\RAM_MEM|Data[70][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~378_combout\,
	ena => \RAM_MEM|Data[70][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[70][2]~q\);

-- Location: LCCOMB_X45_Y14_N8
\RAM_MEM|Data~376\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~376_combout\ = (\RAM_MEM|Decoder0~72_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~72_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~72_combout\,
	combout => \RAM_MEM|Data~376_combout\);

-- Location: FF_X45_Y14_N9
\RAM_MEM|Data[66][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~376_combout\,
	ena => \RAM_MEM|Data[66][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[66][2]~q\);

-- Location: LCCOMB_X45_Y14_N30
\RAM_MEM|Data~377\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~377_combout\ = (\RAM_MEM|Decoder0~73_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~73_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~73_combout\,
	combout => \RAM_MEM|Data~377_combout\);

-- Location: FF_X45_Y14_N31
\RAM_MEM|Data[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~377_combout\,
	ena => \RAM_MEM|Data[2][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[2][2]~q\);

-- Location: LCCOMB_X45_Y13_N28
\RAM_MEM|Mux13~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~22_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Data[66][2]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\RAM_MEM|Data[2][2]~q\ & !\EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[66][2]~q\,
	datac => \RAM_MEM|Data[2][2]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux13~22_combout\);

-- Location: LCCOMB_X45_Y13_N18
\RAM_MEM|Mux13~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~23_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux13~22_combout\ & ((\RAM_MEM|Data[70][2]~q\))) # (!\RAM_MEM|Mux13~22_combout\ & (\RAM_MEM|Data[6][2]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux13~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[6][2]~q\,
	datac => \RAM_MEM|Data[70][2]~q\,
	datad => \RAM_MEM|Mux13~22_combout\,
	combout => \RAM_MEM|Mux13~23_combout\);

-- Location: LCCOMB_X45_Y13_N16
\RAM_MEM|Mux13~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~24_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (\EX_MEM_pipeline|ALU1_C|Output\(4))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Mux13~21_combout\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & 
-- ((\RAM_MEM|Mux13~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Mux13~21_combout\,
	datad => \RAM_MEM|Mux13~23_combout\,
	combout => \RAM_MEM|Mux13~24_combout\);

-- Location: LCCOMB_X38_Y14_N10
\RAM_MEM|Data~370\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~370_combout\ = (\RAM_MEM|Decoder0~62_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~62_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \RAM_MEM|Decoder0~62_combout\,
	combout => \RAM_MEM|Data~370_combout\);

-- Location: FF_X38_Y14_N11
\RAM_MEM|Data[78][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~370_combout\,
	ena => \RAM_MEM|Data[78][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[78][2]~q\);

-- Location: LCCOMB_X41_Y14_N26
\RAM_MEM|Data~367\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~367_combout\ = (\RAM_MEM|Decoder0~58_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~58_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~58_combout\,
	combout => \RAM_MEM|Data~367_combout\);

-- Location: FF_X41_Y14_N27
\RAM_MEM|Data[74][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~367_combout\,
	ena => \RAM_MEM|Data[74][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[74][2]~q\);

-- Location: LCCOMB_X40_Y15_N20
\RAM_MEM|Data~368\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~368_combout\ = (\RAM_MEM|Decoder0~56_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~56_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~56_combout\,
	combout => \RAM_MEM|Data~368_combout\);

-- Location: FF_X40_Y15_N21
\RAM_MEM|Data[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~368_combout\,
	ena => \RAM_MEM|Data[14][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[14][2]~q\);

-- Location: LCCOMB_X41_Y14_N28
\RAM_MEM|Data~369\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~369_combout\ = (\RAM_MEM|Decoder0~60_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~60_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \RAM_MEM|Decoder0~60_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(10),
	combout => \RAM_MEM|Data~369_combout\);

-- Location: FF_X41_Y14_N29
\RAM_MEM|Data[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~369_combout\,
	ena => \RAM_MEM|Data[10][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[10][2]~q\);

-- Location: LCCOMB_X41_Y14_N2
\RAM_MEM|Mux13~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~18_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (\EX_MEM_pipeline|ALU1_C|Output\(2))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[14][2]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- ((\RAM_MEM|Data[10][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Data[14][2]~q\,
	datad => \RAM_MEM|Data[10][2]~q\,
	combout => \RAM_MEM|Mux13~18_combout\);

-- Location: LCCOMB_X41_Y14_N8
\RAM_MEM|Mux13~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~19_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux13~18_combout\ & (\RAM_MEM|Data[78][2]~q\)) # (!\RAM_MEM|Mux13~18_combout\ & ((\RAM_MEM|Data[74][2]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux13~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[78][2]~q\,
	datac => \RAM_MEM|Data[74][2]~q\,
	datad => \RAM_MEM|Mux13~18_combout\,
	combout => \RAM_MEM|Mux13~19_combout\);

-- Location: LCCOMB_X39_Y13_N10
\RAM_MEM|Data~379\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~379_combout\ = (\RAM_MEM|Decoder0~76_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~76_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datac => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~76_combout\,
	combout => \RAM_MEM|Data~379_combout\);

-- Location: FF_X39_Y13_N11
\RAM_MEM|Data[90][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~379_combout\,
	ena => \RAM_MEM|Data[90][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[90][2]~q\);

-- Location: LCCOMB_X44_Y13_N4
\RAM_MEM|Data~382\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~382_combout\ = (\RAM_MEM|Decoder0~78_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~78_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(2),
	datab => \EX_MEM_pipeline|RF_D1|Output\(10),
	datad => \RAM_MEM|Decoder0~78_combout\,
	combout => \RAM_MEM|Data~382_combout\);

-- Location: FF_X44_Y13_N5
\RAM_MEM|Data[94][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~382_combout\,
	ena => \RAM_MEM|Data[94][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[94][2]~q\);

-- Location: LCCOMB_X41_Y10_N0
\RAM_MEM|Data~381\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~381_combout\ = (\RAM_MEM|Decoder0~77_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(2)))) # (!\RAM_MEM|Decoder0~77_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(10),
	datac => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \RAM_MEM|Decoder0~77_combout\,
	combout => \RAM_MEM|Data~381_combout\);

-- Location: FF_X41_Y10_N1
\RAM_MEM|Data[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~381_combout\,
	ena => \RAM_MEM|Data[26][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[26][2]~q\);

-- Location: LCCOMB_X43_Y13_N18
\RAM_MEM|Data~380\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~380_combout\ = (\RAM_MEM|Decoder0~75_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(2))) # (!\RAM_MEM|Decoder0~75_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~75_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(2),
	datad => \EX_MEM_pipeline|RF_D1|Output\(10),
	combout => \RAM_MEM|Data~380_combout\);

-- Location: FF_X43_Y13_N19
\RAM_MEM|Data[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~380_combout\,
	ena => \RAM_MEM|Data[30][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[30][2]~q\);

-- Location: LCCOMB_X44_Y13_N2
\RAM_MEM|Mux13~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~25_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[30][2]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[26][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[26][2]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Data[30][2]~q\,
	combout => \RAM_MEM|Mux13~25_combout\);

-- Location: LCCOMB_X44_Y13_N14
\RAM_MEM|Mux13~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~26_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux13~25_combout\ & ((\RAM_MEM|Data[94][2]~q\))) # (!\RAM_MEM|Mux13~25_combout\ & (\RAM_MEM|Data[90][2]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux13~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[90][2]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[94][2]~q\,
	datad => \RAM_MEM|Mux13~25_combout\,
	combout => \RAM_MEM|Mux13~26_combout\);

-- Location: LCCOMB_X45_Y13_N22
\RAM_MEM|Mux13~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux13~27_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux13~24_combout\ & ((\RAM_MEM|Mux13~26_combout\))) # (!\RAM_MEM|Mux13~24_combout\ & (\RAM_MEM|Mux13~19_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (\RAM_MEM|Mux13~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Mux13~24_combout\,
	datac => \RAM_MEM|Mux13~19_combout\,
	datad => \RAM_MEM|Mux13~26_combout\,
	combout => \RAM_MEM|Mux13~27_combout\);

-- Location: LCCOMB_X36_Y13_N26
\WB_MUX_MEM1|F[10]~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[10]~85_combout\ = (\WB_MUX_MEM1|F[10]~84_combout\ & ((\RAM_MEM|Mux13~51_combout\) # ((!\WB_MUX_MEM1|F[14]~1_combout\)))) # (!\WB_MUX_MEM1|F[10]~84_combout\ & (((\RAM_MEM|Mux13~27_combout\ & \WB_MUX_MEM1|F[14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux13~51_combout\,
	datab => \WB_MUX_MEM1|F[10]~84_combout\,
	datac => \RAM_MEM|Mux13~27_combout\,
	datad => \WB_MUX_MEM1|F[14]~1_combout\,
	combout => \WB_MUX_MEM1|F[10]~85_combout\);

-- Location: LCCOMB_X35_Y13_N20
\WB_MUX_MEM1|F[10]~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[10]~90_combout\ = (\WB_MUX_MEM1|F[14]~0_combout\ & (((\WB_MUX_MEM1|F[14]~10_combout\)))) # (!\WB_MUX_MEM1|F[14]~0_combout\ & ((\WB_MUX_MEM1|F[14]~10_combout\ & ((\WB_MUX_MEM1|F[10]~85_combout\))) # (!\WB_MUX_MEM1|F[14]~10_combout\ & 
-- (\WB_MUX_MEM1|F[10]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[10]~89_combout\,
	datab => \WB_MUX_MEM1|F[14]~0_combout\,
	datac => \WB_MUX_MEM1|F[14]~10_combout\,
	datad => \WB_MUX_MEM1|F[10]~85_combout\,
	combout => \WB_MUX_MEM1|F[10]~90_combout\);

-- Location: LCCOMB_X35_Y13_N26
\WB_MUX_MEM1|F[10]~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[10]~91_combout\ = (\WB_MUX_MEM1|F[14]~0_combout\ & ((\WB_MUX_MEM1|F[10]~90_combout\ & (\WB_MUX_MEM1|F[2]~67_combout\)) # (!\WB_MUX_MEM1|F[10]~90_combout\ & ((\RAM_MEM|Data[98][2]~q\))))) # (!\WB_MUX_MEM1|F[14]~0_combout\ & 
-- (((\WB_MUX_MEM1|F[10]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[2]~67_combout\,
	datab => \RAM_MEM|Data[98][2]~q\,
	datac => \WB_MUX_MEM1|F[14]~0_combout\,
	datad => \WB_MUX_MEM1|F[10]~90_combout\,
	combout => \WB_MUX_MEM1|F[10]~91_combout\);

-- Location: LCCOMB_X31_Y10_N26
\PC|Output[10]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[10]~12_combout\ = (\EX_MEM_pipeline|WB_MUX|Output~q\ & ((\WB_MUX_MEM1|F[10]~91_combout\))) # (!\EX_MEM_pipeline|WB_MUX|Output~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(10),
	datac => \EX_MEM_pipeline|WB_MUX|Output~q\,
	datad => \WB_MUX_MEM1|F[10]~91_combout\,
	combout => \PC|Output[10]~12_combout\);

-- Location: LCCOMB_X29_Y12_N4
\PC|Output[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[10]~feeder_combout\ = \PC|Output[10]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|Output[10]~12_combout\,
	combout => \PC|Output[10]~feeder_combout\);

-- Location: LCCOMB_X25_Y12_N18
\Adder_RR|Outp[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Adder_RR|Outp[10]~18_combout\ = (\RF|Mux21~4_combout\ & ((\ID_RR_pipeline|Imm|Output\(9) & (\Adder_RR|Outp[9]~17\ & VCC)) # (!\ID_RR_pipeline|Imm|Output\(9) & (!\Adder_RR|Outp[9]~17\)))) # (!\RF|Mux21~4_combout\ & ((\ID_RR_pipeline|Imm|Output\(9) & 
-- (!\Adder_RR|Outp[9]~17\)) # (!\ID_RR_pipeline|Imm|Output\(9) & ((\Adder_RR|Outp[9]~17\) # (GND)))))
-- \Adder_RR|Outp[10]~19\ = CARRY((\RF|Mux21~4_combout\ & (!\ID_RR_pipeline|Imm|Output\(9) & !\Adder_RR|Outp[9]~17\)) # (!\RF|Mux21~4_combout\ & ((!\Adder_RR|Outp[9]~17\) # (!\ID_RR_pipeline|Imm|Output\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux21~4_combout\,
	datab => \ID_RR_pipeline|Imm|Output\(9),
	datad => VCC,
	cin => \Adder_RR|Outp[9]~17\,
	combout => \Adder_RR|Outp[10]~18_combout\,
	cout => \Adder_RR|Outp[10]~19\);

-- Location: LCCOMB_X30_Y8_N20
\instruc_decode|ad|Outp[10]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad|Outp[10]~20_combout\ = (\IF_ID_Pipepline_Reg|PC|Output\(10) & (\instruc_decode|ad|Outp[9]~19\ $ (GND))) # (!\IF_ID_Pipepline_Reg|PC|Output\(10) & (!\instruc_decode|ad|Outp[9]~19\ & VCC))
-- \instruc_decode|ad|Outp[10]~21\ = CARRY((\IF_ID_Pipepline_Reg|PC|Output\(10) & !\instruc_decode|ad|Outp[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|PC|Output\(10),
	datad => VCC,
	cin => \instruc_decode|ad|Outp[9]~19\,
	combout => \instruc_decode|ad|Outp[10]~20_combout\,
	cout => \instruc_decode|ad|Outp[10]~21\);

-- Location: LCCOMB_X29_Y8_N20
\instruc_decode|ad2|Outp[10]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad2|Outp[10]~20_combout\ = (\instruc_decode|ad|Outp[10]~20_combout\ & (\instruc_decode|ad2|Outp[9]~19\ $ (GND))) # (!\instruc_decode|ad|Outp[10]~20_combout\ & (!\instruc_decode|ad2|Outp[9]~19\ & VCC))
-- \instruc_decode|ad2|Outp[10]~21\ = CARRY((\instruc_decode|ad|Outp[10]~20_combout\ & !\instruc_decode|ad2|Outp[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \instruc_decode|ad|Outp[10]~20_combout\,
	datad => VCC,
	cin => \instruc_decode|ad2|Outp[9]~19\,
	combout => \instruc_decode|ad2|Outp[10]~20_combout\,
	cout => \instruc_decode|ad2|Outp[10]~21\);

-- Location: LCCOMB_X27_Y12_N20
\IF_add|Outp[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_add|Outp[10]~18_combout\ = (\PC|Output\(10) & (!\IF_add|Outp[9]~17\)) # (!\PC|Output\(10) & ((\IF_add|Outp[9]~17\) # (GND)))
-- \IF_add|Outp[10]~19\ = CARRY((!\IF_add|Outp[9]~17\) # (!\PC|Output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|Output\(10),
	datad => VCC,
	cin => \IF_add|Outp[9]~17\,
	combout => \IF_add|Outp[10]~18_combout\,
	cout => \IF_add|Outp[10]~19\);

-- Location: LCCOMB_X29_Y12_N0
\PC_hazard_ctrl|PC_New[10]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[10]~24_combout\ = (\PC|Output[10]~17_combout\ & (((\PC|Output[10]~19_combout\)))) # (!\PC|Output[10]~17_combout\ & ((\PC|Output[10]~19_combout\ & (\IF_add|Outp[10]~18_combout\)) # (!\PC|Output[10]~19_combout\ & 
-- ((\ALU3_EX|Outp[10]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_add|Outp[10]~18_combout\,
	datab => \ALU3_EX|Outp[10]~18_combout\,
	datac => \PC|Output[10]~17_combout\,
	datad => \PC|Output[10]~19_combout\,
	combout => \PC_hazard_ctrl|PC_New[10]~24_combout\);

-- Location: LCCOMB_X29_Y12_N26
\PC_hazard_ctrl|PC_New[10]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[10]~25_combout\ = (\PC|Output[10]~17_combout\ & ((\PC_hazard_ctrl|PC_New[10]~24_combout\ & (\Adder_RR|Outp[10]~18_combout\)) # (!\PC_hazard_ctrl|PC_New[10]~24_combout\ & ((\instruc_decode|ad2|Outp[10]~20_combout\))))) # 
-- (!\PC|Output[10]~17_combout\ & (((\PC_hazard_ctrl|PC_New[10]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Adder_RR|Outp[10]~18_combout\,
	datab => \instruc_decode|ad2|Outp[10]~20_combout\,
	datac => \PC|Output[10]~17_combout\,
	datad => \PC_hazard_ctrl|PC_New[10]~24_combout\,
	combout => \PC_hazard_ctrl|PC_New[10]~25_combout\);

-- Location: FF_X29_Y12_N5
\PC|Output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[10]~feeder_combout\,
	asdata => \PC_hazard_ctrl|PC_New[10]~25_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \R0_Haz_ctrl|ALT_INV_H_R0~1_combout\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|Output\(10));

-- Location: FF_X30_Y12_N7
\IF_ID_Pipepline_Reg|PC|Output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \PC|Output\(10),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|PC|Output\(10));

-- Location: LCCOMB_X29_Y10_N12
\ID_RR_pipeline|PC|Output[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_RR_pipeline|PC|Output[10]~feeder_combout\ = \IF_ID_Pipepline_Reg|PC|Output\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipepline_Reg|PC|Output\(10),
	combout => \ID_RR_pipeline|PC|Output[10]~feeder_combout\);

-- Location: FF_X29_Y10_N13
\ID_RR_pipeline|PC|Output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID_RR_pipeline|PC|Output[10]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|PC|Output\(10));

-- Location: FF_X27_Y11_N19
\RR_EX_pipeline|PC|Output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|PC|Output\(10),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|PC|Output\(10));

-- Location: LCCOMB_X27_Y11_N20
\ALU3_EX|Outp[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU3_EX|Outp[11]~20_combout\ = (\RR_EX_pipeline|PC|Output\(11) & (\ALU3_EX|Outp[10]~19\ $ (GND))) # (!\RR_EX_pipeline|PC|Output\(11) & (!\ALU3_EX|Outp[10]~19\ & VCC))
-- \ALU3_EX|Outp[11]~21\ = CARRY((\RR_EX_pipeline|PC|Output\(11) & !\ALU3_EX|Outp[10]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX_pipeline|PC|Output\(11),
	datad => VCC,
	cin => \ALU3_EX|Outp[10]~19\,
	combout => \ALU3_EX|Outp[11]~20_combout\,
	cout => \ALU3_EX|Outp[11]~21\);

-- Location: LCCOMB_X25_Y11_N22
\PCp2_EX[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCp2_EX[11]~20_combout\ = (\RR_EX_pipeline|PC|Output\(11) & (\PCp2_EX[10]~19\ $ (GND))) # (!\RR_EX_pipeline|PC|Output\(11) & (!\PCp2_EX[10]~19\ & VCC))
-- \PCp2_EX[11]~21\ = CARRY((\RR_EX_pipeline|PC|Output\(11) & !\PCp2_EX[10]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|PC|Output\(11),
	datad => VCC,
	cin => \PCp2_EX[10]~19\,
	combout => \PCp2_EX[11]~20_combout\,
	cout => \PCp2_EX[11]~21\);

-- Location: LCCOMB_X26_Y11_N26
\EX_MUX|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux4~0_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(1) & ((\RR_EX_pipeline|D3_MUX|Output\(0) & ((\PCp2_EX[11]~20_combout\))) # (!\RR_EX_pipeline|D3_MUX|Output\(0) & (\ALU3_EX|Outp[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU3_EX|Outp[11]~20_combout\,
	datab => \PCp2_EX[11]~20_combout\,
	datac => \RR_EX_pipeline|D3_MUX|Output\(1),
	datad => \RR_EX_pipeline|D3_MUX|Output\(0),
	combout => \EX_MUX|Mux4~0_combout\);

-- Location: LCCOMB_X32_Y14_N12
\EX_MUX|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux4~1_combout\ = (\EX_MUX|Mux4~0_combout\) # ((!\RR_EX_pipeline|D3_MUX|Output\(0) & (!\RR_EX_pipeline|D3_MUX|Output\(1) & \ALU1_EX|alu:temp[11]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MUX|Mux4~0_combout\,
	datab => \RR_EX_pipeline|D3_MUX|Output\(0),
	datac => \RR_EX_pipeline|D3_MUX|Output\(1),
	datad => \ALU1_EX|alu:temp[11]~4_combout\,
	combout => \EX_MUX|Mux4~1_combout\);

-- Location: FF_X32_Y14_N13
\EX_MEM_pipeline|ALU1_C|Output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MUX|Mux4~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|ALU1_C|Output\(11));

-- Location: LCCOMB_X32_Y11_N0
\EX_MEM_pipeline|RF_D1|Output[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|RF_D1|Output[3]~feeder_combout\ = \RR_EX_pipeline|RF_D1|Output\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RR_EX_pipeline|RF_D1|Output\(3),
	combout => \EX_MEM_pipeline|RF_D1|Output[3]~feeder_combout\);

-- Location: FF_X32_Y11_N1
\EX_MEM_pipeline|RF_D1|Output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|RF_D1|Output[3]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RF_D1|Output\(3));

-- Location: LCCOMB_X32_Y14_N10
\EX_MEM_pipeline|RF_D1|Output[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|RF_D1|Output[11]~feeder_combout\ = \RR_EX_pipeline|RF_D1|Output\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RR_EX_pipeline|RF_D1|Output\(11),
	combout => \EX_MEM_pipeline|RF_D1|Output[11]~feeder_combout\);

-- Location: FF_X32_Y14_N11
\EX_MEM_pipeline|RF_D1|Output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|RF_D1|Output[11]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RF_D1|Output\(11));

-- Location: LCCOMB_X35_Y8_N12
\RAM_MEM|Data~467\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~467_combout\ = (\RAM_MEM|Decoder0~129_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~129_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~129_combout\,
	combout => \RAM_MEM|Data~467_combout\);

-- Location: FF_X35_Y8_N13
\RAM_MEM|Data[99][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~467_combout\,
	ena => \RAM_MEM|Data[1][2]~940_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[99][3]~q\);

-- Location: LCCOMB_X39_Y7_N14
\RAM_MEM|Data~454\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~454_combout\ = (\RAM_MEM|Decoder0~121_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~121_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~121_combout\,
	combout => \RAM_MEM|Data~454_combout\);

-- Location: FF_X39_Y7_N15
\RAM_MEM|Data[43][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~454_combout\,
	ena => \RAM_MEM|Data[1][2]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[43][3]~q\);

-- Location: LCCOMB_X40_Y6_N0
\RAM_MEM|Data~457\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~457_combout\ = (\RAM_MEM|Decoder0~124_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~124_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~124_combout\,
	combout => \RAM_MEM|Data~457_combout\);

-- Location: FF_X40_Y6_N1
\RAM_MEM|Data[59][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~457_combout\,
	ena => \RAM_MEM|Data[1][2]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[59][3]~q\);

-- Location: LCCOMB_X41_Y6_N4
\RAM_MEM|Data~455\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~455_combout\ = (\RAM_MEM|Decoder0~122_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~122_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~122_combout\,
	combout => \RAM_MEM|Data~455_combout\);

-- Location: FF_X41_Y6_N5
\RAM_MEM|Data[51][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~455_combout\,
	ena => \RAM_MEM|Data[1][2]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[51][3]~q\);

-- Location: LCCOMB_X40_Y7_N16
\RAM_MEM|Data~456\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~456_combout\ = (\RAM_MEM|Decoder0~123_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~123_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~123_combout\,
	combout => \RAM_MEM|Data~456_combout\);

-- Location: FF_X40_Y7_N17
\RAM_MEM|Data[35][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~456_combout\,
	ena => \RAM_MEM|Data[1][2]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[35][3]~q\);

-- Location: LCCOMB_X40_Y6_N10
\RAM_MEM|Mux12~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~10_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[51][3]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) 
-- & ((\RAM_MEM|Data[35][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[51][3]~q\,
	datab => \RAM_MEM|Data[35][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux12~10_combout\);

-- Location: LCCOMB_X40_Y6_N2
\RAM_MEM|Mux12~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~11_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux12~10_combout\ & ((\RAM_MEM|Data[59][3]~q\))) # (!\RAM_MEM|Mux12~10_combout\ & (\RAM_MEM|Data[43][3]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[43][3]~q\,
	datab => \RAM_MEM|Data[59][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux12~10_combout\,
	combout => \RAM_MEM|Mux12~11_combout\);

-- Location: LCCOMB_X40_Y6_N4
\RAM_MEM|Data~450\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~450_combout\ = (\RAM_MEM|Decoder0~117_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~117_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~117_combout\,
	combout => \RAM_MEM|Data~450_combout\);

-- Location: FF_X40_Y6_N5
\RAM_MEM|Data[47][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~450_combout\,
	ena => \RAM_MEM|Data[1][2]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[47][3]~q\);

-- Location: LCCOMB_X36_Y6_N8
\RAM_MEM|Data~453\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~453_combout\ = (\RAM_MEM|Decoder0~120_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~120_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~120_combout\,
	combout => \RAM_MEM|Data~453_combout\);

-- Location: FF_X36_Y6_N9
\RAM_MEM|Data[63][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~453_combout\,
	ena => \RAM_MEM|Data[1][2]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[63][3]~q\);

-- Location: LCCOMB_X37_Y8_N12
\RAM_MEM|Data~451\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~451_combout\ = (\RAM_MEM|Decoder0~118_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~118_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~118_combout\,
	combout => \RAM_MEM|Data~451_combout\);

-- Location: FF_X37_Y8_N13
\RAM_MEM|Data[55][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~451_combout\,
	ena => \RAM_MEM|Data[1][2]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[55][3]~q\);

-- Location: LCCOMB_X40_Y10_N20
\RAM_MEM|Data~452\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~452_combout\ = (\RAM_MEM|Decoder0~119_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~119_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~119_combout\,
	combout => \RAM_MEM|Data~452_combout\);

-- Location: FF_X40_Y10_N21
\RAM_MEM|Data[39][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~452_combout\,
	ena => \RAM_MEM|Data[1][2]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[39][3]~q\);

-- Location: LCCOMB_X37_Y8_N18
\RAM_MEM|Mux12~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~8_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[55][3]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\RAM_MEM|Data[39][3]~q\ & !\EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[55][3]~q\,
	datab => \RAM_MEM|Data[39][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux12~8_combout\);

-- Location: LCCOMB_X36_Y6_N26
\RAM_MEM|Mux12~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~9_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux12~8_combout\ & ((\RAM_MEM|Data[63][3]~q\))) # (!\RAM_MEM|Mux12~8_combout\ & (\RAM_MEM|Data[47][3]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[47][3]~q\,
	datac => \RAM_MEM|Data[63][3]~q\,
	datad => \RAM_MEM|Mux12~8_combout\,
	combout => \RAM_MEM|Mux12~9_combout\);

-- Location: LCCOMB_X35_Y6_N22
\RAM_MEM|Mux12~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~12_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux12~9_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux12~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux12~11_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Mux12~9_combout\,
	combout => \RAM_MEM|Mux12~12_combout\);

-- Location: LCCOMB_X35_Y8_N18
\RAM_MEM|Data~458\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~458_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~53_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~53_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \RAM_MEM|Decoder0~53_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \EX_MEM_pipeline|RF_D1|Output\(3),
	combout => \RAM_MEM|Data~458_combout\);

-- Location: FF_X35_Y8_N19
\RAM_MEM|Data[97][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~458_combout\,
	ena => \RAM_MEM|Data[1][2]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[97][3]~q\);

-- Location: LCCOMB_X38_Y6_N16
\RAM_MEM|Data~463\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~463_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~111_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~111_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \RAM_MEM|Decoder0~111_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \EX_MEM_pipeline|RF_D1|Output\(3),
	combout => \RAM_MEM|Data~463_combout\);

-- Location: FF_X38_Y6_N17
\RAM_MEM|Data[41][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~463_combout\,
	ena => \RAM_MEM|Data[1][2]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[41][3]~q\);

-- Location: LCCOMB_X38_Y6_N28
\RAM_MEM|Data~466\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~466_combout\ = (\RAM_MEM|Decoder0~128_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~128_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \RAM_MEM|Decoder0~128_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(3),
	combout => \RAM_MEM|Data~466_combout\);

-- Location: FF_X38_Y6_N29
\RAM_MEM|Data[57][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~466_combout\,
	ena => \RAM_MEM|Data[1][2]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[57][3]~q\);

-- Location: LCCOMB_X37_Y6_N12
\RAM_MEM|Data~465\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~465_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~113_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~113_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \RAM_MEM|Decoder0~113_combout\,
	combout => \RAM_MEM|Data~465_combout\);

-- Location: FF_X37_Y6_N13
\RAM_MEM|Data[33][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~465_combout\,
	ena => \RAM_MEM|Data[1][2]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[33][3]~q\);

-- Location: LCCOMB_X37_Y6_N22
\RAM_MEM|Data~464\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~464_combout\ = (\RAM_MEM|Decoder0~127_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~127_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~127_combout\,
	combout => \RAM_MEM|Data~464_combout\);

-- Location: FF_X37_Y6_N23
\RAM_MEM|Data[49][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~464_combout\,
	ena => \RAM_MEM|Data[1][2]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[49][3]~q\);

-- Location: LCCOMB_X38_Y6_N10
\RAM_MEM|Mux12~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~15_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[49][3]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[33][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[33][3]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[49][3]~q\,
	combout => \RAM_MEM|Mux12~15_combout\);

-- Location: LCCOMB_X39_Y6_N2
\RAM_MEM|Mux12~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~16_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux12~15_combout\ & ((\RAM_MEM|Data[57][3]~q\))) # (!\RAM_MEM|Mux12~15_combout\ & (\RAM_MEM|Data[41][3]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[41][3]~q\,
	datab => \RAM_MEM|Data[57][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux12~15_combout\,
	combout => \RAM_MEM|Mux12~16_combout\);

-- Location: LCCOMB_X33_Y7_N12
\RAM_MEM|Data~462\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~462_combout\ = (\RAM_MEM|Decoder0~126_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~126_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~126_combout\,
	combout => \RAM_MEM|Data~462_combout\);

-- Location: FF_X33_Y7_N13
\RAM_MEM|Data[61][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~462_combout\,
	ena => \RAM_MEM|Data[1][2]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[61][3]~q\);

-- Location: LCCOMB_X34_Y7_N26
\RAM_MEM|Data~459\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~459_combout\ = (\RAM_MEM|Decoder0~79_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11)))))) # (!\RAM_MEM|Decoder0~79_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datab => \RAM_MEM|Decoder0~79_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~459_combout\);

-- Location: FF_X34_Y7_N27
\RAM_MEM|Data[45][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~459_combout\,
	ena => \RAM_MEM|Data[1][2]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[45][3]~q\);

-- Location: LCCOMB_X38_Y7_N18
\RAM_MEM|Data~461\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~461_combout\ = (\RAM_MEM|Decoder0~107_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11))))) # (!\RAM_MEM|Decoder0~107_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~107_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(3),
	combout => \RAM_MEM|Data~461_combout\);

-- Location: FF_X38_Y7_N19
\RAM_MEM|Data[37][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~461_combout\,
	ena => \RAM_MEM|Data[1][2]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[37][3]~q\);

-- Location: LCCOMB_X36_Y7_N28
\RAM_MEM|Data~460\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~460_combout\ = (\RAM_MEM|Decoder0~125_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~125_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~125_combout\,
	combout => \RAM_MEM|Data~460_combout\);

-- Location: FF_X36_Y7_N29
\RAM_MEM|Data[53][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~460_combout\,
	ena => \RAM_MEM|Data[1][2]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[53][3]~q\);

-- Location: LCCOMB_X36_Y7_N26
\RAM_MEM|Mux12~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~13_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (\EX_MEM_pipeline|ALU1_C|Output\(4))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[53][3]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & 
-- (\RAM_MEM|Data[37][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[37][3]~q\,
	datad => \RAM_MEM|Data[53][3]~q\,
	combout => \RAM_MEM|Mux12~13_combout\);

-- Location: LCCOMB_X35_Y7_N6
\RAM_MEM|Mux12~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~14_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux12~13_combout\ & (\RAM_MEM|Data[61][3]~q\)) # (!\RAM_MEM|Mux12~13_combout\ & ((\RAM_MEM|Data[45][3]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux12~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[61][3]~q\,
	datac => \RAM_MEM|Data[45][3]~q\,
	datad => \RAM_MEM|Mux12~13_combout\,
	combout => \RAM_MEM|Mux12~14_combout\);

-- Location: LCCOMB_X35_Y8_N16
\RAM_MEM|Mux12~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~17_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux12~14_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux12~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux12~16_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Mux12~14_combout\,
	combout => \RAM_MEM|Mux12~17_combout\);

-- Location: LCCOMB_X35_Y8_N26
\WB_MUX_MEM1|F[3]~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[3]~96_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Data[97][3]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(1))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (((!\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[97][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Mux12~17_combout\,
	combout => \WB_MUX_MEM1|F[3]~96_combout\);

-- Location: LCCOMB_X34_Y8_N2
\WB_MUX_MEM1|F[3]~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[3]~97_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\WB_MUX_MEM1|F[3]~96_combout\ & (\RAM_MEM|Data[99][3]~q\)) # (!\WB_MUX_MEM1|F[3]~96_combout\ & ((\RAM_MEM|Mux12~12_combout\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(1) & 
-- (((\WB_MUX_MEM1|F[3]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datab => \RAM_MEM|Data[99][3]~q\,
	datac => \RAM_MEM|Mux12~12_combout\,
	datad => \WB_MUX_MEM1|F[3]~96_combout\,
	combout => \WB_MUX_MEM1|F[3]~97_combout\);

-- Location: LCCOMB_X44_Y13_N26
\RAM_MEM|Data~491\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~491_combout\ = (\RAM_MEM|Decoder0~78_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~78_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~78_combout\,
	combout => \RAM_MEM|Data~491_combout\);

-- Location: FF_X44_Y13_N27
\RAM_MEM|Data[94][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~491_combout\,
	ena => \RAM_MEM|Data[94][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[94][3]~q\);

-- Location: LCCOMB_X39_Y13_N24
\RAM_MEM|Data~488\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~488_combout\ = (\RAM_MEM|Decoder0~76_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~76_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~76_combout\,
	combout => \RAM_MEM|Data~488_combout\);

-- Location: FF_X39_Y13_N25
\RAM_MEM|Data[90][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~488_combout\,
	ena => \RAM_MEM|Data[90][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[90][3]~q\);

-- Location: LCCOMB_X43_Y13_N20
\RAM_MEM|Data~489\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~489_combout\ = (\RAM_MEM|Decoder0~75_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~75_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~75_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	combout => \RAM_MEM|Data~489_combout\);

-- Location: FF_X43_Y13_N21
\RAM_MEM|Data[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~489_combout\,
	ena => \RAM_MEM|Data[30][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[30][3]~q\);

-- Location: LCCOMB_X40_Y10_N30
\RAM_MEM|Data~490\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~490_combout\ = (\RAM_MEM|Decoder0~77_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~77_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~77_combout\,
	combout => \RAM_MEM|Data~490_combout\);

-- Location: FF_X40_Y10_N31
\RAM_MEM|Data[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~490_combout\,
	ena => \RAM_MEM|Data[26][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[26][3]~q\);

-- Location: LCCOMB_X40_Y14_N16
\RAM_MEM|Mux12~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~28_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[30][3]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (((!\EX_MEM_pipeline|ALU1_C|Output\(6) & \RAM_MEM|Data[26][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[30][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Data[26][3]~q\,
	combout => \RAM_MEM|Mux12~28_combout\);

-- Location: LCCOMB_X40_Y14_N10
\RAM_MEM|Mux12~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~29_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux12~28_combout\ & (\RAM_MEM|Data[94][3]~q\)) # (!\RAM_MEM|Mux12~28_combout\ & ((\RAM_MEM|Data[90][3]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux12~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[94][3]~q\,
	datab => \RAM_MEM|Data[90][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Mux12~28_combout\,
	combout => \RAM_MEM|Mux12~29_combout\);

-- Location: LCCOMB_X38_Y14_N4
\RAM_MEM|Data~479\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~479_combout\ = (\RAM_MEM|Decoder0~62_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~62_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~62_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \EX_MEM_pipeline|RF_D1|Output\(3),
	combout => \RAM_MEM|Data~479_combout\);

-- Location: FF_X38_Y14_N5
\RAM_MEM|Data[78][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~479_combout\,
	ena => \RAM_MEM|Data[78][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[78][3]~q\);

-- Location: LCCOMB_X40_Y15_N30
\RAM_MEM|Data~477\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~477_combout\ = (\RAM_MEM|Decoder0~56_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~56_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~56_combout\,
	combout => \RAM_MEM|Data~477_combout\);

-- Location: FF_X40_Y15_N31
\RAM_MEM|Data[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~477_combout\,
	ena => \RAM_MEM|Data[14][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[14][3]~q\);

-- Location: LCCOMB_X39_Y14_N14
\RAM_MEM|Data~478\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~478_combout\ = (\RAM_MEM|Decoder0~60_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~60_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~60_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \EX_MEM_pipeline|RF_D1|Output\(3),
	combout => \RAM_MEM|Data~478_combout\);

-- Location: FF_X39_Y14_N15
\RAM_MEM|Data[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~478_combout\,
	ena => \RAM_MEM|Data[10][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[10][3]~q\);

-- Location: LCCOMB_X40_Y14_N24
\RAM_MEM|Mux12~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~21_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(6)) # ((\RAM_MEM|Data[14][3]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Data[10][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[14][3]~q\,
	datad => \RAM_MEM|Data[10][3]~q\,
	combout => \RAM_MEM|Mux12~21_combout\);

-- Location: LCCOMB_X40_Y14_N18
\RAM_MEM|Data~476\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~476_combout\ = (\RAM_MEM|Decoder0~58_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~58_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \RAM_MEM|Decoder0~58_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(3),
	combout => \RAM_MEM|Data~476_combout\);

-- Location: FF_X40_Y14_N19
\RAM_MEM|Data[74][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~476_combout\,
	ena => \RAM_MEM|Data[74][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[74][3]~q\);

-- Location: LCCOMB_X40_Y14_N26
\RAM_MEM|Mux12~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~22_combout\ = (\RAM_MEM|Mux12~21_combout\ & ((\RAM_MEM|Data[78][3]~q\) # ((!\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\RAM_MEM|Mux12~21_combout\ & (((\EX_MEM_pipeline|ALU1_C|Output\(6) & \RAM_MEM|Data[74][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[78][3]~q\,
	datab => \RAM_MEM|Mux12~21_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Data[74][3]~q\,
	combout => \RAM_MEM|Mux12~22_combout\);

-- Location: LCCOMB_X40_Y7_N2
\RAM_MEM|Data~483\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~483_combout\ = (\RAM_MEM|Decoder0~70_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~70_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~70_combout\,
	combout => \RAM_MEM|Data~483_combout\);

-- Location: FF_X40_Y7_N3
\RAM_MEM|Data[86][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~483_combout\,
	ena => \RAM_MEM|Data[86][0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[86][3]~q\);

-- Location: LCCOMB_X44_Y13_N28
\RAM_MEM|Data~480\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~480_combout\ = (\RAM_MEM|Decoder0~64_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~64_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~64_combout\,
	combout => \RAM_MEM|Data~480_combout\);

-- Location: FF_X44_Y13_N29
\RAM_MEM|Data[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~480_combout\,
	ena => \RAM_MEM|Data[22][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[22][3]~q\);

-- Location: LCCOMB_X42_Y13_N4
\RAM_MEM|Data~482\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~482_combout\ = (\RAM_MEM|Decoder0~68_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~68_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~68_combout\,
	combout => \RAM_MEM|Data~482_combout\);

-- Location: FF_X42_Y13_N5
\RAM_MEM|Data[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~482_combout\,
	ena => \RAM_MEM|Data[18][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[18][3]~q\);

-- Location: LCCOMB_X42_Y13_N18
\RAM_MEM|Data~481\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~481_combout\ = (\RAM_MEM|Decoder0~66_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~66_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~66_combout\,
	combout => \RAM_MEM|Data~481_combout\);

-- Location: FF_X42_Y13_N19
\RAM_MEM|Data[82][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~481_combout\,
	ena => \RAM_MEM|Data[82][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[82][3]~q\);

-- Location: LCCOMB_X41_Y13_N12
\RAM_MEM|Mux12~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~23_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\RAM_MEM|Data[82][3]~q\) # (\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[18][3]~q\ & ((!\EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[18][3]~q\,
	datab => \RAM_MEM|Data[82][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux12~23_combout\);

-- Location: LCCOMB_X41_Y13_N10
\RAM_MEM|Mux12~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~24_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux12~23_combout\ & (\RAM_MEM|Data[86][3]~q\)) # (!\RAM_MEM|Mux12~23_combout\ & ((\RAM_MEM|Data[22][3]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux12~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[86][3]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Data[22][3]~q\,
	datad => \RAM_MEM|Mux12~23_combout\,
	combout => \RAM_MEM|Mux12~24_combout\);

-- Location: LCCOMB_X42_Y14_N20
\RAM_MEM|Data~484\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~484_combout\ = (\RAM_MEM|Decoder0~71_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~71_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \RAM_MEM|Decoder0~71_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(11),
	combout => \RAM_MEM|Data~484_combout\);

-- Location: FF_X42_Y14_N21
\RAM_MEM|Data[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~484_combout\,
	ena => \RAM_MEM|Data[6][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[6][3]~q\);

-- Location: LCCOMB_X42_Y14_N26
\RAM_MEM|Data~487\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~487_combout\ = (\RAM_MEM|Decoder0~74_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~74_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~74_combout\,
	combout => \RAM_MEM|Data~487_combout\);

-- Location: FF_X42_Y14_N27
\RAM_MEM|Data[70][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~487_combout\,
	ena => \RAM_MEM|Data[70][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[70][3]~q\);

-- Location: LCCOMB_X45_Y14_N0
\RAM_MEM|Data~485\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~485_combout\ = (\RAM_MEM|Decoder0~72_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~72_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~72_combout\,
	combout => \RAM_MEM|Data~485_combout\);

-- Location: FF_X45_Y14_N1
\RAM_MEM|Data[66][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~485_combout\,
	ena => \RAM_MEM|Data[66][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[66][3]~q\);

-- Location: LCCOMB_X45_Y14_N26
\RAM_MEM|Data~486\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~486_combout\ = (\RAM_MEM|Decoder0~73_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~73_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~73_combout\,
	combout => \RAM_MEM|Data~486_combout\);

-- Location: FF_X45_Y14_N27
\RAM_MEM|Data[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~486_combout\,
	ena => \RAM_MEM|Data[2][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[2][3]~q\);

-- Location: LCCOMB_X41_Y14_N10
\RAM_MEM|Mux12~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~25_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[66][3]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) 
-- & ((\RAM_MEM|Data[2][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[66][3]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Data[2][3]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(6),
	combout => \RAM_MEM|Mux12~25_combout\);

-- Location: LCCOMB_X41_Y14_N24
\RAM_MEM|Mux12~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~26_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux12~25_combout\ & ((\RAM_MEM|Data[70][3]~q\))) # (!\RAM_MEM|Mux12~25_combout\ & (\RAM_MEM|Data[6][3]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux12~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[6][3]~q\,
	datab => \RAM_MEM|Data[70][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Mux12~25_combout\,
	combout => \RAM_MEM|Mux12~26_combout\);

-- Location: LCCOMB_X41_Y14_N18
\RAM_MEM|Mux12~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~27_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Mux12~24_combout\) # ((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (((!\EX_MEM_pipeline|ALU1_C|Output\(3) & \RAM_MEM|Mux12~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux12~24_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux12~26_combout\,
	combout => \RAM_MEM|Mux12~27_combout\);

-- Location: LCCOMB_X40_Y14_N4
\RAM_MEM|Mux12~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~30_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux12~27_combout\ & (\RAM_MEM|Mux12~29_combout\)) # (!\RAM_MEM|Mux12~27_combout\ & ((\RAM_MEM|Mux12~22_combout\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux12~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux12~29_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Mux12~22_combout\,
	datad => \RAM_MEM|Mux12~27_combout\,
	combout => \RAM_MEM|Mux12~30_combout\);

-- Location: LCCOMB_X34_Y11_N18
\RAM_MEM|Data~449\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~449_combout\ = (\RAM_MEM|Decoder0~141_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~141_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~141_combout\,
	combout => \RAM_MEM|Data~449_combout\);

-- Location: FF_X34_Y11_N19
\RAM_MEM|Data[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~449_combout\,
	ena => \RAM_MEM|Data[0][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[0][3]~q\);

-- Location: LCCOMB_X33_Y9_N10
\RAM_MEM|Data~469\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~469_combout\ = (\RAM_MEM|Decoder0~138_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~138_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~138_combout\,
	combout => \RAM_MEM|Data~469_combout\);

-- Location: FF_X33_Y9_N11
\RAM_MEM|Data[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~469_combout\,
	ena => \RAM_MEM|Data[24][0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[24][3]~q\);

-- Location: LCCOMB_X32_Y10_N28
\RAM_MEM|Data~470\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~470_combout\ = (\RAM_MEM|Decoder0~139_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~139_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~139_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \EX_MEM_pipeline|RF_D1|Output\(3),
	combout => \RAM_MEM|Data~470_combout\);

-- Location: FF_X32_Y10_N29
\RAM_MEM|Data[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~470_combout\,
	ena => \RAM_MEM|Data[8][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[8][3]~q\);

-- Location: LCCOMB_X32_Y10_N2
\RAM_MEM|Mux12~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~18_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[24][3]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[8][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[24][3]~q\,
	datad => \RAM_MEM|Data[8][3]~q\,
	combout => \RAM_MEM|Mux12~18_combout\);

-- Location: LCCOMB_X35_Y14_N26
\WB_MUX_MEM1|F[11]~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[11]~108_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & (((!\RAM_MEM|Data[1][2]~8_combout\)))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & ((\RAM_MEM|Data[1][2]~8_combout\ & (\RAM_MEM|Data[0][3]~q\)) # (!\RAM_MEM|Data[1][2]~8_combout\ & 
-- ((\RAM_MEM|Mux12~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[0][3]~q\,
	datab => \WB_MUX_MEM1|F[14]~2_combout\,
	datac => \RAM_MEM|Mux12~18_combout\,
	datad => \RAM_MEM|Data[1][2]~8_combout\,
	combout => \WB_MUX_MEM1|F[11]~108_combout\);

-- Location: LCCOMB_X35_Y14_N18
\RAM_MEM|Data~468\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~468_combout\ = (\RAM_MEM|Decoder0~140_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~140_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~140_combout\,
	combout => \RAM_MEM|Data~468_combout\);

-- Location: FF_X35_Y14_N19
\RAM_MEM|Data[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~468_combout\,
	ena => \RAM_MEM|Data[16][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[16][3]~q\);

-- Location: LCCOMB_X35_Y15_N22
\RAM_MEM|Data~471\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~471_combout\ = (\RAM_MEM|Decoder0~142_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~142_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~142_combout\,
	combout => \RAM_MEM|Data~471_combout\);

-- Location: FF_X35_Y15_N23
\RAM_MEM|Data[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~471_combout\,
	ena => \RAM_MEM|Data[12][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[12][3]~q\);

-- Location: LCCOMB_X37_Y15_N0
\RAM_MEM|Data~474\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~474_combout\ = (\RAM_MEM|Decoder0~145_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~145_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~145_combout\,
	combout => \RAM_MEM|Data~474_combout\);

-- Location: FF_X37_Y15_N1
\RAM_MEM|Data[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~474_combout\,
	ena => \RAM_MEM|Data[28][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[28][3]~q\);

-- Location: LCCOMB_X35_Y15_N28
\RAM_MEM|Data~472\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~472_combout\ = (\RAM_MEM|Decoder0~143_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~143_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~143_combout\,
	combout => \RAM_MEM|Data~472_combout\);

-- Location: FF_X35_Y15_N29
\RAM_MEM|Data[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~472_combout\,
	ena => \RAM_MEM|Data[20][0]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[20][3]~q\);

-- Location: LCCOMB_X36_Y15_N24
\RAM_MEM|Data~473\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~473_combout\ = (\RAM_MEM|Decoder0~144_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~144_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datab => \RAM_MEM|Decoder0~144_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(3),
	combout => \RAM_MEM|Data~473_combout\);

-- Location: FF_X36_Y15_N25
\RAM_MEM|Data[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~473_combout\,
	ena => \RAM_MEM|Data[4][0]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[4][3]~q\);

-- Location: LCCOMB_X35_Y15_N18
\RAM_MEM|Mux12~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~19_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[20][3]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) 
-- & ((\RAM_MEM|Data[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[20][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[4][3]~q\,
	combout => \RAM_MEM|Mux12~19_combout\);

-- Location: LCCOMB_X35_Y15_N16
\RAM_MEM|Mux12~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~20_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux12~19_combout\ & ((\RAM_MEM|Data[28][3]~q\))) # (!\RAM_MEM|Mux12~19_combout\ & (\RAM_MEM|Data[12][3]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux12~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[12][3]~q\,
	datab => \RAM_MEM|Data[28][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux12~19_combout\,
	combout => \RAM_MEM|Mux12~20_combout\);

-- Location: LCCOMB_X35_Y14_N24
\WB_MUX_MEM1|F[11]~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[11]~109_combout\ = (\WB_MUX_MEM1|F[11]~108_combout\ & (((\RAM_MEM|Mux12~20_combout\) # (!\WB_MUX_MEM1|F[14]~2_combout\)))) # (!\WB_MUX_MEM1|F[11]~108_combout\ & (\RAM_MEM|Data[16][3]~q\ & (\WB_MUX_MEM1|F[14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[11]~108_combout\,
	datab => \RAM_MEM|Data[16][3]~q\,
	datac => \WB_MUX_MEM1|F[14]~2_combout\,
	datad => \RAM_MEM|Mux12~20_combout\,
	combout => \WB_MUX_MEM1|F[11]~109_combout\);

-- Location: LCCOMB_X36_Y14_N12
\WB_MUX_MEM1|F[11]~110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[11]~110_combout\ = (\WB_MUX_MEM1|F[14]~1_combout\ & ((\WB_MUX_MEM1|F[14]~5_combout\) # ((\RAM_MEM|Mux12~30_combout\)))) # (!\WB_MUX_MEM1|F[14]~1_combout\ & (!\WB_MUX_MEM1|F[14]~5_combout\ & ((\WB_MUX_MEM1|F[11]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~1_combout\,
	datab => \WB_MUX_MEM1|F[14]~5_combout\,
	datac => \RAM_MEM|Mux12~30_combout\,
	datad => \WB_MUX_MEM1|F[11]~109_combout\,
	combout => \WB_MUX_MEM1|F[11]~110_combout\);

-- Location: LCCOMB_X36_Y11_N2
\RAM_MEM|Data~439\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~439_combout\ = (\RAM_MEM|Decoder0~133_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~133_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~133_combout\,
	combout => \RAM_MEM|Data~439_combout\);

-- Location: FF_X36_Y11_N3
\RAM_MEM|Data[64][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~439_combout\,
	ena => \RAM_MEM|Data[64][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[64][3]~q\);

-- Location: LCCOMB_X36_Y13_N30
\RAM_MEM|Data~526\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~526_combout\ = (\RAM_MEM|Decoder0~130_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~130_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~130_combout\,
	combout => \RAM_MEM|Data~526_combout\);

-- Location: FF_X36_Y13_N31
\RAM_MEM|Data[80][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~526_combout\,
	ena => \RAM_MEM|Data[80][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[80][3]~q\);

-- Location: LCCOMB_X35_Y14_N30
\WB_MUX_MEM1|F[11]~106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[11]~106_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & (((\RAM_MEM|Data[80][3]~q\) # (!\RAM_MEM|Data[1][2]~8_combout\)))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & (\RAM_MEM|Data[64][3]~q\ & ((\RAM_MEM|Data[1][2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[64][3]~q\,
	datab => \WB_MUX_MEM1|F[14]~2_combout\,
	datac => \RAM_MEM|Data[80][3]~q\,
	datad => \RAM_MEM|Data[1][2]~8_combout\,
	combout => \WB_MUX_MEM1|F[11]~106_combout\);

-- Location: LCCOMB_X38_Y14_N14
\RAM_MEM|Data~527\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~527_combout\ = (\RAM_MEM|Decoder0~134_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~134_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~134_combout\,
	combout => \RAM_MEM|Data~527_combout\);

-- Location: FF_X38_Y14_N15
\RAM_MEM|Data[76][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~527_combout\,
	ena => \RAM_MEM|Data[76][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[76][3]~q\);

-- Location: LCCOMB_X39_Y12_N20
\RAM_MEM|Data~529\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~529_combout\ = (\RAM_MEM|Decoder0~136_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~136_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~136_combout\,
	combout => \RAM_MEM|Data~529_combout\);

-- Location: FF_X39_Y12_N21
\RAM_MEM|Data[68][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~529_combout\,
	ena => \RAM_MEM|Data[68][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[68][3]~q\);

-- Location: LCCOMB_X40_Y12_N14
\RAM_MEM|Data~528\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~528_combout\ = (\RAM_MEM|Decoder0~135_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~135_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~135_combout\,
	combout => \RAM_MEM|Data~528_combout\);

-- Location: FF_X40_Y12_N15
\RAM_MEM|Data[84][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~528_combout\,
	ena => \RAM_MEM|Data[84][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[84][3]~q\);

-- Location: LCCOMB_X39_Y12_N2
\RAM_MEM|Mux12~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~53_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[84][3]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[68][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[68][3]~q\,
	datac => \RAM_MEM|Data[84][3]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux12~53_combout\);

-- Location: LCCOMB_X39_Y14_N24
\RAM_MEM|Data~530\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~530_combout\ = (\RAM_MEM|Decoder0~137_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~137_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~137_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \EX_MEM_pipeline|RF_D1|Output\(3),
	combout => \RAM_MEM|Data~530_combout\);

-- Location: FF_X39_Y14_N25
\RAM_MEM|Data[92][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~530_combout\,
	ena => \RAM_MEM|Data[92][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[92][3]~q\);

-- Location: LCCOMB_X39_Y14_N18
\RAM_MEM|Mux12~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~54_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux12~53_combout\ & ((\RAM_MEM|Data[92][3]~q\))) # (!\RAM_MEM|Mux12~53_combout\ & (\RAM_MEM|Data[76][3]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux12~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[76][3]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Mux12~53_combout\,
	datad => \RAM_MEM|Data[92][3]~q\,
	combout => \RAM_MEM|Mux12~54_combout\);

-- Location: LCCOMB_X40_Y11_N28
\RAM_MEM|Data~525\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~525_combout\ = (\RAM_MEM|Decoder0~132_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~132_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \RAM_MEM|Decoder0~132_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(3),
	combout => \RAM_MEM|Data~525_combout\);

-- Location: FF_X40_Y11_N29
\RAM_MEM|Data[72][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~525_combout\,
	ena => \RAM_MEM|Data[72][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[72][3]~q\);

-- Location: LCCOMB_X38_Y15_N8
\RAM_MEM|Data~524\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~524_combout\ = (\RAM_MEM|Decoder0~131_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~131_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~131_combout\,
	combout => \RAM_MEM|Data~524_combout\);

-- Location: FF_X38_Y15_N9
\RAM_MEM|Data[88][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~524_combout\,
	ena => \RAM_MEM|Data[88][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[88][3]~q\);

-- Location: LCCOMB_X36_Y14_N14
\RAM_MEM|Mux12~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~52_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[88][3]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[72][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[72][3]~q\,
	datad => \RAM_MEM|Data[88][3]~q\,
	combout => \RAM_MEM|Mux12~52_combout\);

-- Location: LCCOMB_X35_Y14_N16
\WB_MUX_MEM1|F[11]~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[11]~107_combout\ = (\WB_MUX_MEM1|F[11]~106_combout\ & ((\RAM_MEM|Mux12~54_combout\) # ((\RAM_MEM|Data[1][2]~8_combout\)))) # (!\WB_MUX_MEM1|F[11]~106_combout\ & (((\RAM_MEM|Mux12~52_combout\ & !\RAM_MEM|Data[1][2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[11]~106_combout\,
	datab => \RAM_MEM|Mux12~54_combout\,
	datac => \RAM_MEM|Mux12~52_combout\,
	datad => \RAM_MEM|Data[1][2]~8_combout\,
	combout => \WB_MUX_MEM1|F[11]~107_combout\);

-- Location: LCCOMB_X44_Y8_N12
\RAM_MEM|Data~504\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~504_combout\ = (\RAM_MEM|Decoder0~94_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~94_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \RAM_MEM|Decoder0~94_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(3),
	combout => \RAM_MEM|Data~504_combout\);

-- Location: FF_X44_Y8_N13
\RAM_MEM|Data[91][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~504_combout\,
	ena => \RAM_MEM|Data[1][2]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[91][3]~q\);

-- Location: LCCOMB_X44_Y8_N14
\RAM_MEM|Data~507\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~507_combout\ = (\RAM_MEM|Decoder0~97_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~97_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datab => \RAM_MEM|Decoder0~97_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(11),
	combout => \RAM_MEM|Data~507_combout\);

-- Location: FF_X44_Y8_N15
\RAM_MEM|Data[95][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~507_combout\,
	ena => \RAM_MEM|Data[1][2]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[95][3]~q\);

-- Location: LCCOMB_X43_Y6_N0
\RAM_MEM|Data~505\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~505_combout\ = (\RAM_MEM|Decoder0~95_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~95_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~95_combout\,
	combout => \RAM_MEM|Data~505_combout\);

-- Location: FF_X43_Y6_N1
\RAM_MEM|Data[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~505_combout\,
	ena => \RAM_MEM|Data[1][2]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[31][3]~q\);

-- Location: LCCOMB_X43_Y6_N26
\RAM_MEM|Data~506\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~506_combout\ = (\RAM_MEM|Decoder0~96_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~96_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~96_combout\,
	combout => \RAM_MEM|Data~506_combout\);

-- Location: FF_X43_Y6_N27
\RAM_MEM|Data[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~506_combout\,
	ena => \RAM_MEM|Data[1][2]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[27][3]~q\);

-- Location: LCCOMB_X43_Y8_N6
\RAM_MEM|Mux12~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~38_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (\EX_MEM_pipeline|ALU1_C|Output\(2))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[31][3]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- ((\RAM_MEM|Data[27][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Data[31][3]~q\,
	datad => \RAM_MEM|Data[27][3]~q\,
	combout => \RAM_MEM|Mux12~38_combout\);

-- Location: LCCOMB_X43_Y8_N20
\RAM_MEM|Mux12~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~39_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux12~38_combout\ & ((\RAM_MEM|Data[95][3]~q\))) # (!\RAM_MEM|Mux12~38_combout\ & (\RAM_MEM|Data[91][3]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux12~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[91][3]~q\,
	datac => \RAM_MEM|Data[95][3]~q\,
	datad => \RAM_MEM|Mux12~38_combout\,
	combout => \RAM_MEM|Mux12~39_combout\);

-- Location: LCCOMB_X44_Y7_N0
\RAM_MEM|Data~495\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~495_combout\ = (\RAM_MEM|Decoder0~89_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~89_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~89_combout\,
	combout => \RAM_MEM|Data~495_combout\);

-- Location: FF_X44_Y7_N1
\RAM_MEM|Data[87][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~495_combout\,
	ena => \RAM_MEM|Data[1][2]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[87][3]~q\);

-- Location: LCCOMB_X44_Y7_N30
\RAM_MEM|Data~492\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~492_combout\ = (\RAM_MEM|Decoder0~86_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~86_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~86_combout\,
	combout => \RAM_MEM|Data~492_combout\);

-- Location: FF_X44_Y7_N31
\RAM_MEM|Data[83][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~492_combout\,
	ena => \RAM_MEM|Data[1][2]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[83][3]~q\);

-- Location: LCCOMB_X43_Y7_N0
\RAM_MEM|Data~493\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~493_combout\ = (\RAM_MEM|Decoder0~87_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~87_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~87_combout\,
	combout => \RAM_MEM|Data~493_combout\);

-- Location: FF_X43_Y7_N1
\RAM_MEM|Data[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~493_combout\,
	ena => \RAM_MEM|Data[1][2]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[23][3]~q\);

-- Location: LCCOMB_X43_Y7_N22
\RAM_MEM|Data~494\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~494_combout\ = (\RAM_MEM|Decoder0~88_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~88_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~88_combout\,
	combout => \RAM_MEM|Data~494_combout\);

-- Location: FF_X43_Y7_N23
\RAM_MEM|Data[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~494_combout\,
	ena => \RAM_MEM|Data[1][2]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[19][3]~q\);

-- Location: LCCOMB_X43_Y8_N28
\RAM_MEM|Mux12~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~31_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[23][3]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) 
-- & ((\RAM_MEM|Data[19][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[23][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Data[19][3]~q\,
	combout => \RAM_MEM|Mux12~31_combout\);

-- Location: LCCOMB_X43_Y8_N14
\RAM_MEM|Mux12~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~32_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux12~31_combout\ & (\RAM_MEM|Data[87][3]~q\)) # (!\RAM_MEM|Mux12~31_combout\ & ((\RAM_MEM|Data[83][3]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux12~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[87][3]~q\,
	datac => \RAM_MEM|Data[83][3]~q\,
	datad => \RAM_MEM|Mux12~31_combout\,
	combout => \RAM_MEM|Mux12~32_combout\);

-- Location: LCCOMB_X40_Y8_N28
\RAM_MEM|Data~499\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~499_combout\ = (\RAM_MEM|Decoder0~85_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~85_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~85_combout\,
	combout => \RAM_MEM|Data~499_combout\);

-- Location: FF_X40_Y8_N29
\RAM_MEM|Data[79][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~499_combout\,
	ena => \RAM_MEM|Data[1][2]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[79][3]~q\);

-- Location: LCCOMB_X39_Y8_N14
\RAM_MEM|Data~496\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~496_combout\ = (\RAM_MEM|Decoder0~82_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~82_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~82_combout\,
	combout => \RAM_MEM|Data~496_combout\);

-- Location: FF_X39_Y8_N15
\RAM_MEM|Data[75][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~496_combout\,
	ena => \RAM_MEM|Data[1][2]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[75][3]~q\);

-- Location: LCCOMB_X42_Y8_N0
\RAM_MEM|Data~497\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~497_combout\ = (\RAM_MEM|Decoder0~83_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~83_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~83_combout\,
	combout => \RAM_MEM|Data~497_combout\);

-- Location: FF_X42_Y8_N1
\RAM_MEM|Data[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~497_combout\,
	ena => \RAM_MEM|Data[1][2]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[15][3]~q\);

-- Location: LCCOMB_X42_Y8_N22
\RAM_MEM|Data~498\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~498_combout\ = (\RAM_MEM|Decoder0~84_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~84_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~84_combout\,
	combout => \RAM_MEM|Data~498_combout\);

-- Location: FF_X42_Y8_N23
\RAM_MEM|Data[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~498_combout\,
	ena => \RAM_MEM|Data[1][2]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[11][3]~q\);

-- Location: LCCOMB_X43_Y8_N16
\RAM_MEM|Mux12~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~33_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[15][3]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\RAM_MEM|Data[11][3]~q\ & !\EX_MEM_pipeline|ALU1_C|Output\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[15][3]~q\,
	datab => \RAM_MEM|Data[11][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(6),
	combout => \RAM_MEM|Mux12~33_combout\);

-- Location: LCCOMB_X43_Y8_N22
\RAM_MEM|Mux12~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~34_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux12~33_combout\ & (\RAM_MEM|Data[79][3]~q\)) # (!\RAM_MEM|Mux12~33_combout\ & ((\RAM_MEM|Data[75][3]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux12~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[79][3]~q\,
	datac => \RAM_MEM|Data[75][3]~q\,
	datad => \RAM_MEM|Mux12~33_combout\,
	combout => \RAM_MEM|Mux12~34_combout\);

-- Location: LCCOMB_X41_Y8_N22
\RAM_MEM|Data~500\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~500_combout\ = (\RAM_MEM|Decoder0~90_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~90_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~90_combout\,
	combout => \RAM_MEM|Data~500_combout\);

-- Location: FF_X41_Y8_N23
\RAM_MEM|Data[67][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~500_combout\,
	ena => \RAM_MEM|Data[1][2]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[67][3]~q\);

-- Location: LCCOMB_X41_Y8_N18
\RAM_MEM|Data~503\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~503_combout\ = (\RAM_MEM|Decoder0~93_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~93_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~93_combout\,
	combout => \RAM_MEM|Data~503_combout\);

-- Location: FF_X41_Y8_N19
\RAM_MEM|Data[71][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~503_combout\,
	ena => \RAM_MEM|Data[1][2]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[71][3]~q\);

-- Location: LCCOMB_X40_Y8_N10
\RAM_MEM|Data~501\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~501_combout\ = (\RAM_MEM|Decoder0~91_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~91_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~91_combout\,
	combout => \RAM_MEM|Data~501_combout\);

-- Location: FF_X40_Y8_N11
\RAM_MEM|Data[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~501_combout\,
	ena => \RAM_MEM|Data[1][2]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[7][3]~q\);

-- Location: LCCOMB_X41_Y7_N0
\RAM_MEM|Data~502\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~502_combout\ = (\RAM_MEM|Decoder0~92_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~92_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~92_combout\,
	combout => \RAM_MEM|Data~502_combout\);

-- Location: FF_X41_Y7_N1
\RAM_MEM|Data[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~502_combout\,
	ena => \RAM_MEM|Data[1][2]~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[3][3]~q\);

-- Location: LCCOMB_X41_Y8_N20
\RAM_MEM|Mux12~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~35_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[7][3]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- ((\RAM_MEM|Data[3][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[7][3]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Data[3][3]~q\,
	combout => \RAM_MEM|Mux12~35_combout\);

-- Location: LCCOMB_X41_Y8_N28
\RAM_MEM|Mux12~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~36_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux12~35_combout\ & ((\RAM_MEM|Data[71][3]~q\))) # (!\RAM_MEM|Mux12~35_combout\ & (\RAM_MEM|Data[67][3]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux12~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[67][3]~q\,
	datab => \RAM_MEM|Data[71][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Mux12~35_combout\,
	combout => \RAM_MEM|Mux12~36_combout\);

-- Location: LCCOMB_X43_Y8_N12
\RAM_MEM|Mux12~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~37_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(3))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Mux12~34_combout\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- ((\RAM_MEM|Mux12~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Mux12~34_combout\,
	datad => \RAM_MEM|Mux12~36_combout\,
	combout => \RAM_MEM|Mux12~37_combout\);

-- Location: LCCOMB_X43_Y8_N10
\RAM_MEM|Mux12~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~40_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Mux12~37_combout\ & (\RAM_MEM|Mux12~39_combout\)) # (!\RAM_MEM|Mux12~37_combout\ & ((\RAM_MEM|Mux12~32_combout\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & 
-- (((\RAM_MEM|Mux12~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Mux12~39_combout\,
	datac => \RAM_MEM|Mux12~32_combout\,
	datad => \RAM_MEM|Mux12~37_combout\,
	combout => \RAM_MEM|Mux12~40_combout\);

-- Location: LCCOMB_X44_Y11_N0
\RAM_MEM|Data~511\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~511_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~61_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~61_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \RAM_MEM|Decoder0~61_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \EX_MEM_pipeline|RF_D1|Output\(11),
	combout => \RAM_MEM|Data~511_combout\);

-- Location: FF_X44_Y11_N1
\RAM_MEM|Data[77][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~511_combout\,
	ena => \RAM_MEM|Data[1][2]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[77][3]~q\);

-- Location: LCCOMB_X41_Y12_N4
\RAM_MEM|Data~510\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~510_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~65_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~65_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \RAM_MEM|Decoder0~65_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \EX_MEM_pipeline|RF_D1|Output\(11),
	combout => \RAM_MEM|Data~510_combout\);

-- Location: FF_X42_Y12_N9
\RAM_MEM|Data[65][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RAM_MEM|Data~510_combout\,
	sload => VCC,
	ena => \RAM_MEM|Data[1][2]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[65][3]~q\);

-- Location: LCCOMB_X44_Y10_N16
\RAM_MEM|Data~509\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~509_combout\ = (\RAM_MEM|Decoder0~57_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11)))))) # (!\RAM_MEM|Decoder0~57_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datab => \RAM_MEM|Decoder0~57_combout\,
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(11),
	combout => \RAM_MEM|Data~509_combout\);

-- Location: FF_X44_Y10_N17
\RAM_MEM|Data[73][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~509_combout\,
	ena => \RAM_MEM|Data[1][2]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[73][3]~q\);

-- Location: LCCOMB_X43_Y12_N14
\RAM_MEM|Mux12~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~41_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Data[73][3]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[65][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[65][3]~q\,
	datab => \RAM_MEM|Data[73][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux12~41_combout\);

-- Location: LCCOMB_X40_Y11_N22
\RAM_MEM|Data~508\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~508_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~69_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~69_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datab => \RAM_MEM|Decoder0~80_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~69_combout\,
	combout => \RAM_MEM|Data~508_combout\);

-- Location: FF_X40_Y11_N23
\RAM_MEM|Data[69][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~508_combout\,
	ena => \RAM_MEM|Data[1][2]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[69][3]~q\);

-- Location: LCCOMB_X43_Y12_N28
\RAM_MEM|Mux12~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~42_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux12~41_combout\ & (\RAM_MEM|Data[77][3]~q\)) # (!\RAM_MEM|Mux12~41_combout\ & ((\RAM_MEM|Data[69][3]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux12~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[77][3]~q\,
	datac => \RAM_MEM|Mux12~41_combout\,
	datad => \RAM_MEM|Data[69][3]~q\,
	combout => \RAM_MEM|Mux12~42_combout\);

-- Location: LCCOMB_X41_Y11_N0
\RAM_MEM|Data~520\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~520_combout\ = (\RAM_MEM|Decoder0~102_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~102_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~102_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \EX_MEM_pipeline|RF_D1|Output\(3),
	combout => \RAM_MEM|Data~520_combout\);

-- Location: FF_X41_Y11_N1
\RAM_MEM|Data[85][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~520_combout\,
	ena => \RAM_MEM|Data[1][2]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[85][3]~q\);

-- Location: LCCOMB_X44_Y10_N22
\RAM_MEM|Data~523\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~523_combout\ = (\RAM_MEM|Decoder0~105_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~105_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \RAM_MEM|Decoder0~105_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(11),
	combout => \RAM_MEM|Data~523_combout\);

-- Location: FF_X44_Y10_N23
\RAM_MEM|Data[93][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~523_combout\,
	ena => \RAM_MEM|Data[1][2]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[93][3]~q\);

-- Location: LCCOMB_X43_Y12_N6
\RAM_MEM|Data~522\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~522_combout\ = (\RAM_MEM|Decoder0~104_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~104_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \RAM_MEM|Decoder0~104_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(3),
	combout => \RAM_MEM|Data~522_combout\);

-- Location: FF_X43_Y12_N7
\RAM_MEM|Data[81][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~522_combout\,
	ena => \RAM_MEM|Data[1][2]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[81][3]~q\);

-- Location: LCCOMB_X42_Y9_N16
\RAM_MEM|Data~521\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~521_combout\ = (\RAM_MEM|Decoder0~103_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~103_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~103_combout\,
	combout => \RAM_MEM|Data~521_combout\);

-- Location: FF_X42_Y9_N17
\RAM_MEM|Data[89][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~521_combout\,
	ena => \RAM_MEM|Data[1][2]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[89][3]~q\);

-- Location: LCCOMB_X43_Y12_N24
\RAM_MEM|Mux12~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~48_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(2)) # (\RAM_MEM|Data[89][3]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[81][3]~q\ & (!\EX_MEM_pipeline|ALU1_C|Output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[81][3]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Data[89][3]~q\,
	combout => \RAM_MEM|Mux12~48_combout\);

-- Location: LCCOMB_X43_Y12_N26
\RAM_MEM|Mux12~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~49_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux12~48_combout\ & ((\RAM_MEM|Data[93][3]~q\))) # (!\RAM_MEM|Mux12~48_combout\ & (\RAM_MEM|Data[85][3]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux12~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[85][3]~q\,
	datab => \RAM_MEM|Data[93][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Mux12~48_combout\,
	combout => \RAM_MEM|Mux12~49_combout\);

-- Location: LCCOMB_X45_Y9_N22
\RAM_MEM|Data~515\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~515_combout\ = (\RAM_MEM|Decoder0~101_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~101_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~101_combout\,
	combout => \RAM_MEM|Data~515_combout\);

-- Location: FF_X45_Y9_N23
\RAM_MEM|Data[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~515_combout\,
	ena => \RAM_MEM|Data[1][2]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[29][3]~q\);

-- Location: LCCOMB_X45_Y7_N18
\RAM_MEM|Data~512\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~512_combout\ = (\RAM_MEM|Decoder0~98_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~98_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~98_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \EX_MEM_pipeline|RF_D1|Output\(3),
	combout => \RAM_MEM|Data~512_combout\);

-- Location: FF_X45_Y7_N19
\RAM_MEM|Data[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~512_combout\,
	ena => \RAM_MEM|Data[1][2]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[21][3]~q\);

-- Location: LCCOMB_X42_Y10_N12
\RAM_MEM|Data~513\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~513_combout\ = (\RAM_MEM|Decoder0~99_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~99_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~99_combout\,
	combout => \RAM_MEM|Data~513_combout\);

-- Location: FF_X42_Y10_N13
\RAM_MEM|Data[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~513_combout\,
	ena => \RAM_MEM|Data[1][2]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[25][3]~q\);

-- Location: LCCOMB_X44_Y11_N2
\RAM_MEM|Data~514\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~514_combout\ = (\RAM_MEM|Decoder0~100_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~100_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~100_combout\,
	combout => \RAM_MEM|Data~514_combout\);

-- Location: FF_X44_Y11_N3
\RAM_MEM|Data[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~514_combout\,
	ena => \RAM_MEM|Data[1][2]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[17][3]~q\);

-- Location: LCCOMB_X44_Y12_N24
\RAM_MEM|Mux12~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~43_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[25][3]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) 
-- & ((\RAM_MEM|Data[17][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[25][3]~q\,
	datac => \RAM_MEM|Data[17][3]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux12~43_combout\);

-- Location: LCCOMB_X44_Y12_N10
\RAM_MEM|Mux12~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~44_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux12~43_combout\ & (\RAM_MEM|Data[29][3]~q\)) # (!\RAM_MEM|Mux12~43_combout\ & ((\RAM_MEM|Data[21][3]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux12~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[29][3]~q\,
	datac => \RAM_MEM|Data[21][3]~q\,
	datad => \RAM_MEM|Mux12~43_combout\,
	combout => \RAM_MEM|Mux12~44_combout\);

-- Location: LCCOMB_X44_Y12_N12
\RAM_MEM|Data~519\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~519_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~55_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~55_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \RAM_MEM|Decoder0~55_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(11),
	combout => \RAM_MEM|Data~519_combout\);

-- Location: FF_X44_Y12_N13
\RAM_MEM|Data[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~519_combout\,
	ena => \RAM_MEM|Data[1][2]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[13][3]~q\);

-- Location: LCCOMB_X44_Y12_N20
\RAM_MEM|Data~516\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~516_combout\ = (\RAM_MEM|Decoder0~63_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11)))))) # (!\RAM_MEM|Decoder0~63_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~63_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(11),
	combout => \RAM_MEM|Data~516_combout\);

-- Location: FF_X44_Y12_N21
\RAM_MEM|Data[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~516_combout\,
	ena => \RAM_MEM|Data[1][2]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[5][3]~q\);

-- Location: LCCOMB_X45_Y12_N0
\RAM_MEM|Data~517\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~517_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~59_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~59_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \RAM_MEM|Decoder0~59_combout\,
	combout => \RAM_MEM|Data~517_combout\);

-- Location: FF_X45_Y12_N1
\RAM_MEM|Data[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~517_combout\,
	ena => \RAM_MEM|Data[1][2]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[9][3]~q\);

-- Location: LCCOMB_X41_Y12_N2
\RAM_MEM|Data~518\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~518_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~67_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~67_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \RAM_MEM|Decoder0~67_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(11),
	combout => \RAM_MEM|Data~518_combout\);

-- Location: FF_X41_Y12_N3
\RAM_MEM|Data[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~518_combout\,
	ena => \RAM_MEM|Data[1][2]~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[1][3]~q\);

-- Location: LCCOMB_X44_Y12_N14
\RAM_MEM|Mux12~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~45_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[9][3]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- ((\RAM_MEM|Data[1][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[9][3]~q\,
	datac => \RAM_MEM|Data[1][3]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux12~45_combout\);

-- Location: LCCOMB_X44_Y12_N2
\RAM_MEM|Mux12~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~46_combout\ = (\RAM_MEM|Mux12~45_combout\ & ((\RAM_MEM|Data[13][3]~q\) # ((!\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\RAM_MEM|Mux12~45_combout\ & (((\RAM_MEM|Data[5][3]~q\ & \EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[13][3]~q\,
	datab => \RAM_MEM|Data[5][3]~q\,
	datac => \RAM_MEM|Mux12~45_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux12~46_combout\);

-- Location: LCCOMB_X44_Y12_N28
\RAM_MEM|Mux12~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~47_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Mux12~44_combout\) # ((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (((!\EX_MEM_pipeline|ALU1_C|Output\(6) & \RAM_MEM|Mux12~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux12~44_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Mux12~46_combout\,
	combout => \RAM_MEM|Mux12~47_combout\);

-- Location: LCCOMB_X43_Y12_N16
\RAM_MEM|Mux12~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~50_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux12~47_combout\ & ((\RAM_MEM|Mux12~49_combout\))) # (!\RAM_MEM|Mux12~47_combout\ & (\RAM_MEM|Mux12~42_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux12~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Mux12~42_combout\,
	datac => \RAM_MEM|Mux12~49_combout\,
	datad => \RAM_MEM|Mux12~47_combout\,
	combout => \RAM_MEM|Mux12~50_combout\);

-- Location: LCCOMB_X43_Y12_N2
\RAM_MEM|Mux12~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~51_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Mux12~40_combout\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\RAM_MEM|Mux12~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Mux12~40_combout\,
	datad => \RAM_MEM|Mux12~50_combout\,
	combout => \RAM_MEM|Mux12~51_combout\);

-- Location: LCCOMB_X36_Y14_N6
\WB_MUX_MEM1|F[11]~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[11]~111_combout\ = (\WB_MUX_MEM1|F[11]~110_combout\ & (((\RAM_MEM|Mux12~51_combout\)) # (!\WB_MUX_MEM1|F[14]~5_combout\))) # (!\WB_MUX_MEM1|F[11]~110_combout\ & (\WB_MUX_MEM1|F[14]~5_combout\ & (\WB_MUX_MEM1|F[11]~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[11]~110_combout\,
	datab => \WB_MUX_MEM1|F[14]~5_combout\,
	datac => \WB_MUX_MEM1|F[11]~107_combout\,
	datad => \RAM_MEM|Mux12~51_combout\,
	combout => \WB_MUX_MEM1|F[11]~111_combout\);

-- Location: LCCOMB_X34_Y11_N0
\RAM_MEM|Data~532\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~532_combout\ = (\RAM_MEM|Decoder0~54_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~54_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~54_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \EX_MEM_pipeline|RF_D1|Output\(11),
	combout => \RAM_MEM|Data~532_combout\);

-- Location: FF_X34_Y11_N1
\RAM_MEM|Data[98][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~532_combout\,
	ena => \RAM_MEM|Data[98][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[98][3]~q\);

-- Location: LCCOMB_X37_Y13_N18
\RAM_MEM|Data~440\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~440_combout\ = (\RAM_MEM|Decoder0~155_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~155_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~155_combout\,
	combout => \RAM_MEM|Data~440_combout\);

-- Location: FF_X37_Y13_N19
\RAM_MEM|Data[100][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~440_combout\,
	ena => \RAM_MEM|Data[100][0]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[100][3]~q\);

-- Location: LCCOMB_X34_Y12_N20
\RAM_MEM|Data~531\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~531_combout\ = (\RAM_MEM|Decoder0~146_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~146_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~146_combout\,
	combout => \RAM_MEM|Data~531_combout\);

-- Location: FF_X34_Y12_N21
\RAM_MEM|Data[96][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~531_combout\,
	ena => \RAM_MEM|Data[96][0]~938_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[96][3]~q\);

-- Location: LCCOMB_X33_Y10_N12
\RAM_MEM|Data~437\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~437_combout\ = (\RAM_MEM|Decoder0~153_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~153_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \RAM_MEM|Decoder0~153_combout\,
	combout => \RAM_MEM|Data~437_combout\);

-- Location: FF_X33_Y10_N13
\RAM_MEM|Data[36][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~437_combout\,
	ena => \RAM_MEM|Data[36][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[36][3]~q\);

-- Location: LCCOMB_X32_Y10_N6
\RAM_MEM|Data~436\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~436_combout\ = (\RAM_MEM|Decoder0~152_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~152_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~152_combout\,
	combout => \RAM_MEM|Data~436_combout\);

-- Location: FF_X33_Y10_N27
\RAM_MEM|Data[52][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RAM_MEM|Data~436_combout\,
	sload => VCC,
	ena => \RAM_MEM|Data[52][0]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[52][3]~q\);

-- Location: LCCOMB_X34_Y10_N14
\RAM_MEM|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~1_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[52][3]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) 
-- & (\RAM_MEM|Data[36][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[36][3]~q\,
	datab => \RAM_MEM|Data[52][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux12~1_combout\);

-- Location: LCCOMB_X32_Y10_N26
\RAM_MEM|Data~435\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~435_combout\ = (\RAM_MEM|Decoder0~151_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~151_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~151_combout\,
	combout => \RAM_MEM|Data~435_combout\);

-- Location: FF_X32_Y10_N27
\RAM_MEM|Data[44][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~435_combout\,
	ena => \RAM_MEM|Data[44][0]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[44][3]~q\);

-- Location: LCCOMB_X34_Y10_N28
\RAM_MEM|Data~438\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~438_combout\ = (\RAM_MEM|Decoder0~154_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~154_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \RAM_MEM|Decoder0~154_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(3),
	combout => \RAM_MEM|Data~438_combout\);

-- Location: FF_X34_Y10_N29
\RAM_MEM|Data[60][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~438_combout\,
	ena => \RAM_MEM|Data[60][0]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[60][3]~q\);

-- Location: LCCOMB_X35_Y10_N22
\RAM_MEM|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~2_combout\ = (\RAM_MEM|Mux12~1_combout\ & (((\RAM_MEM|Data[60][3]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(3)))) # (!\RAM_MEM|Mux12~1_combout\ & (\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[44][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux12~1_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[44][3]~q\,
	datad => \RAM_MEM|Data[60][3]~q\,
	combout => \RAM_MEM|Mux12~2_combout\);

-- Location: LCCOMB_X35_Y10_N18
\RAM_MEM|Data~432\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~432_combout\ = (\RAM_MEM|Decoder0~149_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~149_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \RAM_MEM|Decoder0~149_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(11),
	combout => \RAM_MEM|Data~432_combout\);

-- Location: FF_X35_Y10_N19
\RAM_MEM|Data[48][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~432_combout\,
	ena => \RAM_MEM|Data[48][0]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[48][3]~q\);

-- Location: LCCOMB_X36_Y10_N26
\RAM_MEM|Data~434\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~434_combout\ = (\RAM_MEM|Decoder0~148_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~148_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~148_combout\,
	combout => \RAM_MEM|Data~434_combout\);

-- Location: FF_X36_Y10_N27
\RAM_MEM|Data[40][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~434_combout\,
	ena => \RAM_MEM|Data[40][0]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[40][3]~q\);

-- Location: LCCOMB_X36_Y10_N4
\RAM_MEM|Data~433\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~433_combout\ = (\RAM_MEM|Decoder0~147_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~147_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~147_combout\,
	combout => \RAM_MEM|Data~433_combout\);

-- Location: FF_X36_Y10_N5
\RAM_MEM|Data[56][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~433_combout\,
	ena => \RAM_MEM|Data[56][0]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[56][3]~q\);

-- Location: LCCOMB_X35_Y10_N4
\RAM_MEM|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~0_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[56][3]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[40][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[40][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[56][3]~q\,
	combout => \RAM_MEM|Mux12~0_combout\);

-- Location: LCCOMB_X35_Y12_N8
\RAM_MEM|Data~475\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~475_combout\ = (\RAM_MEM|Decoder0~150_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~150_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~150_combout\,
	combout => \RAM_MEM|Data~475_combout\);

-- Location: FF_X35_Y12_N9
\RAM_MEM|Data[32][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~475_combout\,
	ena => \RAM_MEM|Data[32][0]~939_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[32][3]~q\);

-- Location: LCCOMB_X35_Y10_N20
\WB_MUX_MEM1|F[11]~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[11]~112_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & (((!\RAM_MEM|Data[1][2]~8_combout\)))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & ((\RAM_MEM|Data[1][2]~8_combout\ & ((\RAM_MEM|Data[32][3]~q\))) # (!\RAM_MEM|Data[1][2]~8_combout\ & 
-- (\RAM_MEM|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux12~0_combout\,
	datab => \WB_MUX_MEM1|F[14]~2_combout\,
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \RAM_MEM|Data[32][3]~q\,
	combout => \WB_MUX_MEM1|F[11]~112_combout\);

-- Location: LCCOMB_X35_Y10_N10
\WB_MUX_MEM1|F[11]~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[11]~113_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & ((\WB_MUX_MEM1|F[11]~112_combout\ & (\RAM_MEM|Mux12~2_combout\)) # (!\WB_MUX_MEM1|F[11]~112_combout\ & ((\RAM_MEM|Data[48][3]~q\))))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & 
-- (((\WB_MUX_MEM1|F[11]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux12~2_combout\,
	datab => \RAM_MEM|Data[48][3]~q\,
	datac => \WB_MUX_MEM1|F[14]~2_combout\,
	datad => \WB_MUX_MEM1|F[11]~112_combout\,
	combout => \WB_MUX_MEM1|F[11]~113_combout\);

-- Location: LCCOMB_X35_Y10_N24
\WB_MUX_MEM1|F[11]~114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[11]~114_combout\ = (\WB_MUX_MEM1|F[14]~11_combout\ & (\WB_MUX_MEM1|F[14]~12_combout\)) # (!\WB_MUX_MEM1|F[14]~11_combout\ & ((\WB_MUX_MEM1|F[14]~12_combout\ & (\RAM_MEM|Data[96][3]~q\)) # (!\WB_MUX_MEM1|F[14]~12_combout\ & 
-- ((\WB_MUX_MEM1|F[11]~113_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~11_combout\,
	datab => \WB_MUX_MEM1|F[14]~12_combout\,
	datac => \RAM_MEM|Data[96][3]~q\,
	datad => \WB_MUX_MEM1|F[11]~113_combout\,
	combout => \WB_MUX_MEM1|F[11]~114_combout\);

-- Location: LCCOMB_X35_Y9_N30
\RAM_MEM|Data~445\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~445_combout\ = (\RAM_MEM|Decoder0~112_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~112_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \RAM_MEM|Decoder0~112_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(3),
	combout => \RAM_MEM|Data~445_combout\);

-- Location: FF_X35_Y9_N31
\RAM_MEM|Data[42][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~445_combout\,
	ena => \RAM_MEM|Data[42][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[42][3]~q\);

-- Location: LCCOMB_X34_Y8_N28
\RAM_MEM|Data~446\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~446_combout\ = (\RAM_MEM|Decoder0~114_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~114_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~114_combout\,
	combout => \RAM_MEM|Data~446_combout\);

-- Location: FF_X34_Y8_N29
\RAM_MEM|Data[50][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~446_combout\,
	ena => \RAM_MEM|Data[50][0]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[50][3]~q\);

-- Location: LCCOMB_X34_Y8_N10
\RAM_MEM|Data~447\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~447_combout\ = (\RAM_MEM|Decoder0~115_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(3)))) # (!\RAM_MEM|Decoder0~115_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(11),
	datac => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \RAM_MEM|Decoder0~115_combout\,
	combout => \RAM_MEM|Data~447_combout\);

-- Location: FF_X34_Y8_N11
\RAM_MEM|Data[34][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~447_combout\,
	ena => \RAM_MEM|Data[34][0]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[34][3]~q\);

-- Location: LCCOMB_X34_Y8_N16
\RAM_MEM|Mux12~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~5_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[50][3]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & 
-- ((\RAM_MEM|Data[34][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[50][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[34][3]~q\,
	combout => \RAM_MEM|Mux12~5_combout\);

-- Location: LCCOMB_X38_Y9_N20
\RAM_MEM|Data~448\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~448_combout\ = (\RAM_MEM|Decoder0~116_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~116_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~116_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(3),
	datad => \EX_MEM_pipeline|RF_D1|Output\(11),
	combout => \RAM_MEM|Data~448_combout\);

-- Location: FF_X38_Y9_N21
\RAM_MEM|Data[58][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~448_combout\,
	ena => \RAM_MEM|Data[58][0]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[58][3]~q\);

-- Location: LCCOMB_X34_Y8_N18
\RAM_MEM|Mux12~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~6_combout\ = (\RAM_MEM|Mux12~5_combout\ & (((\RAM_MEM|Data[58][3]~q\) # (!\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\RAM_MEM|Mux12~5_combout\ & (\RAM_MEM|Data[42][3]~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[42][3]~q\,
	datab => \RAM_MEM|Mux12~5_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[58][3]~q\,
	combout => \RAM_MEM|Mux12~6_combout\);

-- Location: LCCOMB_X35_Y9_N26
\RAM_MEM|Data~441\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~441_combout\ = (\RAM_MEM|Decoder0~106_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~106_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datab => \RAM_MEM|Decoder0~106_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	combout => \RAM_MEM|Data~441_combout\);

-- Location: FF_X35_Y9_N27
\RAM_MEM|Data[46][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~441_combout\,
	ena => \RAM_MEM|Data[46][0]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[46][3]~q\);

-- Location: LCCOMB_X36_Y9_N26
\RAM_MEM|Data~444\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~444_combout\ = (\RAM_MEM|Decoder0~110_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~110_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~110_combout\,
	combout => \RAM_MEM|Data~444_combout\);

-- Location: FF_X36_Y9_N27
\RAM_MEM|Data[62][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~444_combout\,
	ena => \RAM_MEM|Data[62][0]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[62][3]~q\);

-- Location: LCCOMB_X36_Y6_N30
\RAM_MEM|Data~443\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~443_combout\ = (\RAM_MEM|Decoder0~109_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~109_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datab => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~109_combout\,
	combout => \RAM_MEM|Data~443_combout\);

-- Location: FF_X36_Y6_N31
\RAM_MEM|Data[38][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~443_combout\,
	ena => \RAM_MEM|Data[38][0]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[38][3]~q\);

-- Location: LCCOMB_X39_Y9_N20
\RAM_MEM|Data~442\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~442_combout\ = (\RAM_MEM|Decoder0~108_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(3))) # (!\RAM_MEM|Decoder0~108_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(3),
	datac => \EX_MEM_pipeline|RF_D1|Output\(11),
	datad => \RAM_MEM|Decoder0~108_combout\,
	combout => \RAM_MEM|Data~442_combout\);

-- Location: FF_X39_Y9_N21
\RAM_MEM|Data[54][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~442_combout\,
	ena => \RAM_MEM|Data[54][0]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[54][3]~q\);

-- Location: LCCOMB_X39_Y9_N22
\RAM_MEM|Mux12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~3_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\RAM_MEM|Data[54][3]~q\) # (\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[38][3]~q\ & ((!\EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[38][3]~q\,
	datab => \RAM_MEM|Data[54][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux12~3_combout\);

-- Location: LCCOMB_X35_Y9_N20
\RAM_MEM|Mux12~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~4_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux12~3_combout\ & ((\RAM_MEM|Data[62][3]~q\))) # (!\RAM_MEM|Mux12~3_combout\ & (\RAM_MEM|Data[46][3]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[46][3]~q\,
	datab => \RAM_MEM|Data[62][3]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux12~3_combout\,
	combout => \RAM_MEM|Mux12~4_combout\);

-- Location: LCCOMB_X34_Y8_N4
\RAM_MEM|Mux12~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux12~7_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux12~4_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux12~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Mux12~6_combout\,
	datac => \RAM_MEM|Mux12~4_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux12~7_combout\);

-- Location: LCCOMB_X34_Y11_N20
\WB_MUX_MEM1|F[11]~115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[11]~115_combout\ = (\WB_MUX_MEM1|F[11]~114_combout\ & ((\RAM_MEM|Data[100][3]~q\) # ((!\WB_MUX_MEM1|F[14]~11_combout\)))) # (!\WB_MUX_MEM1|F[11]~114_combout\ & (((\WB_MUX_MEM1|F[14]~11_combout\ & \RAM_MEM|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[100][3]~q\,
	datab => \WB_MUX_MEM1|F[11]~114_combout\,
	datac => \WB_MUX_MEM1|F[14]~11_combout\,
	datad => \RAM_MEM|Mux12~7_combout\,
	combout => \WB_MUX_MEM1|F[11]~115_combout\);

-- Location: LCCOMB_X34_Y11_N22
\WB_MUX_MEM1|F[11]~116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[11]~116_combout\ = (\WB_MUX_MEM1|F[14]~0_combout\ & ((\RAM_MEM|Data[98][3]~q\) # ((\WB_MUX_MEM1|F[14]~10_combout\)))) # (!\WB_MUX_MEM1|F[14]~0_combout\ & (((!\WB_MUX_MEM1|F[14]~10_combout\ & \WB_MUX_MEM1|F[11]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~0_combout\,
	datab => \RAM_MEM|Data[98][3]~q\,
	datac => \WB_MUX_MEM1|F[14]~10_combout\,
	datad => \WB_MUX_MEM1|F[11]~115_combout\,
	combout => \WB_MUX_MEM1|F[11]~116_combout\);

-- Location: LCCOMB_X33_Y14_N24
\WB_MUX_MEM1|F[11]~117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[11]~117_combout\ = (\WB_MUX_MEM1|F[14]~10_combout\ & ((\WB_MUX_MEM1|F[11]~116_combout\ & (\WB_MUX_MEM1|F[3]~97_combout\)) # (!\WB_MUX_MEM1|F[11]~116_combout\ & ((\WB_MUX_MEM1|F[11]~111_combout\))))) # (!\WB_MUX_MEM1|F[14]~10_combout\ & 
-- (((\WB_MUX_MEM1|F[11]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[3]~97_combout\,
	datab => \WB_MUX_MEM1|F[14]~10_combout\,
	datac => \WB_MUX_MEM1|F[11]~111_combout\,
	datad => \WB_MUX_MEM1|F[11]~116_combout\,
	combout => \WB_MUX_MEM1|F[11]~117_combout\);

-- Location: LCCOMB_X32_Y14_N24
\PC|Output[11]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[11]~11_combout\ = (\EX_MEM_pipeline|WB_MUX|Output~q\ & ((\WB_MUX_MEM1|F[11]~117_combout\))) # (!\EX_MEM_pipeline|WB_MUX|Output~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|WB_MUX|Output~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(11),
	datad => \WB_MUX_MEM1|F[11]~117_combout\,
	combout => \PC|Output[11]~11_combout\);

-- Location: LCCOMB_X26_Y12_N16
\PC|Output[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[11]~feeder_combout\ = \PC|Output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|Output[11]~11_combout\,
	combout => \PC|Output[11]~feeder_combout\);

-- Location: LCCOMB_X25_Y12_N20
\Adder_RR|Outp[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Adder_RR|Outp[11]~20_combout\ = (\RF|Mux20~4_combout\ & (\Adder_RR|Outp[10]~19\ $ (GND))) # (!\RF|Mux20~4_combout\ & (!\Adder_RR|Outp[10]~19\ & VCC))
-- \Adder_RR|Outp[11]~21\ = CARRY((\RF|Mux20~4_combout\ & !\Adder_RR|Outp[10]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux20~4_combout\,
	datad => VCC,
	cin => \Adder_RR|Outp[10]~19\,
	combout => \Adder_RR|Outp[11]~20_combout\,
	cout => \Adder_RR|Outp[11]~21\);

-- Location: LCCOMB_X27_Y12_N22
\IF_add|Outp[11]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_add|Outp[11]~20_combout\ = (\PC|Output\(11) & (\IF_add|Outp[10]~19\ $ (GND))) # (!\PC|Output\(11) & (!\IF_add|Outp[10]~19\ & VCC))
-- \IF_add|Outp[11]~21\ = CARRY((\PC|Output\(11) & !\IF_add|Outp[10]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(11),
	datad => VCC,
	cin => \IF_add|Outp[10]~19\,
	combout => \IF_add|Outp[11]~20_combout\,
	cout => \IF_add|Outp[11]~21\);

-- Location: LCCOMB_X30_Y8_N22
\instruc_decode|ad|Outp[11]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad|Outp[11]~22_combout\ = (\IF_ID_Pipepline_Reg|PC|Output\(11) & (!\instruc_decode|ad|Outp[10]~21\)) # (!\IF_ID_Pipepline_Reg|PC|Output\(11) & ((\instruc_decode|ad|Outp[10]~21\) # (GND)))
-- \instruc_decode|ad|Outp[11]~23\ = CARRY((!\instruc_decode|ad|Outp[10]~21\) # (!\IF_ID_Pipepline_Reg|PC|Output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|PC|Output\(11),
	datad => VCC,
	cin => \instruc_decode|ad|Outp[10]~21\,
	combout => \instruc_decode|ad|Outp[11]~22_combout\,
	cout => \instruc_decode|ad|Outp[11]~23\);

-- Location: LCCOMB_X29_Y8_N22
\instruc_decode|ad2|Outp[11]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad2|Outp[11]~22_combout\ = (\instruc_decode|ad|Outp[11]~22_combout\ & (!\instruc_decode|ad2|Outp[10]~21\)) # (!\instruc_decode|ad|Outp[11]~22_combout\ & ((\instruc_decode|ad2|Outp[10]~21\) # (GND)))
-- \instruc_decode|ad2|Outp[11]~23\ = CARRY((!\instruc_decode|ad2|Outp[10]~21\) # (!\instruc_decode|ad|Outp[11]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \instruc_decode|ad|Outp[11]~22_combout\,
	datad => VCC,
	cin => \instruc_decode|ad2|Outp[10]~21\,
	combout => \instruc_decode|ad2|Outp[11]~22_combout\,
	cout => \instruc_decode|ad2|Outp[11]~23\);

-- Location: LCCOMB_X26_Y12_N6
\PC_hazard_ctrl|PC_New[11]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[11]~21_combout\ = (\JLR|H_JLR~3_combout\ & ((!\Jal|H_Jal~3_combout\))) # (!\JLR|H_JLR~3_combout\ & (\instruc_decode|ad2|Outp[11]~22_combout\ & \Jal|H_Jal~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|ad2|Outp[11]~22_combout\,
	datac => \JLR|H_JLR~3_combout\,
	datad => \Jal|H_Jal~3_combout\,
	combout => \PC_hazard_ctrl|PC_New[11]~21_combout\);

-- Location: LCCOMB_X26_Y12_N24
\PC_hazard_ctrl|PC_New[11]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[11]~22_combout\ = (!\Load|Load_Imm~2_combout\ & ((\BEX|H_BEX~2_combout\ & ((\PC_hazard_ctrl|PC_New[11]~21_combout\))) # (!\BEX|H_BEX~2_combout\ & (\ALU3_EX|Outp[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU3_EX|Outp[11]~20_combout\,
	datab => \Load|Load_Imm~2_combout\,
	datac => \BEX|H_BEX~2_combout\,
	datad => \PC_hazard_ctrl|PC_New[11]~21_combout\,
	combout => \PC_hazard_ctrl|PC_New[11]~22_combout\);

-- Location: LCCOMB_X26_Y12_N14
\PC_hazard_ctrl|PC_New[11]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[11]~23_combout\ = (\PC|Output[10]~19_combout\ & ((\PC_hazard_ctrl|PC_New[11]~22_combout\ & (\Adder_RR|Outp[11]~20_combout\)) # (!\PC_hazard_ctrl|PC_New[11]~22_combout\ & ((\IF_add|Outp[11]~20_combout\))))) # 
-- (!\PC|Output[10]~19_combout\ & (((\PC_hazard_ctrl|PC_New[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Adder_RR|Outp[11]~20_combout\,
	datab => \IF_add|Outp[11]~20_combout\,
	datac => \PC|Output[10]~19_combout\,
	datad => \PC_hazard_ctrl|PC_New[11]~22_combout\,
	combout => \PC_hazard_ctrl|PC_New[11]~23_combout\);

-- Location: FF_X26_Y12_N17
\PC|Output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[11]~feeder_combout\,
	asdata => \PC_hazard_ctrl|PC_New[11]~23_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \R0_Haz_ctrl|ALT_INV_H_R0~1_combout\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|Output\(11));

-- Location: FF_X30_Y8_N23
\IF_ID_Pipepline_Reg|PC|Output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \PC|Output\(11),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|PC|Output\(11));

-- Location: FF_X30_Y8_N21
\ID_RR_pipeline|PC|Output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \IF_ID_Pipepline_Reg|PC|Output\(11),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|PC|Output\(11));

-- Location: LCCOMB_X30_Y11_N30
\RR_EX_pipeline|PC|Output[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|PC|Output[11]~feeder_combout\ = \ID_RR_pipeline|PC|Output\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_RR_pipeline|PC|Output\(11),
	combout => \RR_EX_pipeline|PC|Output[11]~feeder_combout\);

-- Location: FF_X30_Y11_N31
\RR_EX_pipeline|PC|Output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|PC|Output[11]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|PC|Output\(11));

-- Location: LCCOMB_X27_Y11_N22
\ALU3_EX|Outp[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU3_EX|Outp[12]~22_combout\ = (\RR_EX_pipeline|PC|Output\(12) & (!\ALU3_EX|Outp[11]~21\)) # (!\RR_EX_pipeline|PC|Output\(12) & ((\ALU3_EX|Outp[11]~21\) # (GND)))
-- \ALU3_EX|Outp[12]~23\ = CARRY((!\ALU3_EX|Outp[11]~21\) # (!\RR_EX_pipeline|PC|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|PC|Output\(12),
	datad => VCC,
	cin => \ALU3_EX|Outp[11]~21\,
	combout => \ALU3_EX|Outp[12]~22_combout\,
	cout => \ALU3_EX|Outp[12]~23\);

-- Location: LCCOMB_X25_Y11_N24
\PCp2_EX[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCp2_EX[12]~22_combout\ = (\RR_EX_pipeline|PC|Output\(12) & (!\PCp2_EX[11]~21\)) # (!\RR_EX_pipeline|PC|Output\(12) & ((\PCp2_EX[11]~21\) # (GND)))
-- \PCp2_EX[12]~23\ = CARRY((!\PCp2_EX[11]~21\) # (!\RR_EX_pipeline|PC|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX_pipeline|PC|Output\(12),
	datad => VCC,
	cin => \PCp2_EX[11]~21\,
	combout => \PCp2_EX[12]~22_combout\,
	cout => \PCp2_EX[12]~23\);

-- Location: LCCOMB_X26_Y11_N16
\EX_MUX|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux3~0_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(1) & ((\RR_EX_pipeline|D3_MUX|Output\(0) & ((\PCp2_EX[12]~22_combout\))) # (!\RR_EX_pipeline|D3_MUX|Output\(0) & (\ALU3_EX|Outp[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|D3_MUX|Output\(0),
	datab => \ALU3_EX|Outp[12]~22_combout\,
	datac => \RR_EX_pipeline|D3_MUX|Output\(1),
	datad => \PCp2_EX[12]~22_combout\,
	combout => \EX_MUX|Mux3~0_combout\);

-- Location: LCCOMB_X29_Y11_N22
\EX_MUX|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux3~1_combout\ = (\EX_MUX|Mux3~0_combout\) # ((!\RR_EX_pipeline|D3_MUX|Output\(1) & (!\RR_EX_pipeline|D3_MUX|Output\(0) & \ALU1_EX|alu:temp[12]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|D3_MUX|Output\(1),
	datab => \EX_MUX|Mux3~0_combout\,
	datac => \RR_EX_pipeline|D3_MUX|Output\(0),
	datad => \ALU1_EX|alu:temp[12]~2_combout\,
	combout => \EX_MUX|Mux3~1_combout\);

-- Location: FF_X29_Y11_N23
\EX_MEM_pipeline|ALU1_C|Output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MUX|Mux3~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|ALU1_C|Output\(12));

-- Location: LCCOMB_X32_Y12_N14
\EX_MEM_pipeline|RF_D1|Output[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|RF_D1|Output[4]~feeder_combout\ = \RR_EX_pipeline|RF_D1|Output\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RR_EX_pipeline|RF_D1|Output\(4),
	combout => \EX_MEM_pipeline|RF_D1|Output[4]~feeder_combout\);

-- Location: FF_X32_Y12_N15
\EX_MEM_pipeline|RF_D1|Output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|RF_D1|Output[4]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RF_D1|Output\(4));

-- Location: LCCOMB_X32_Y11_N30
\EX_MEM_pipeline|RF_D1|Output[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|RF_D1|Output[12]~feeder_combout\ = \RR_EX_pipeline|RF_D1|Output\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RR_EX_pipeline|RF_D1|Output\(12),
	combout => \EX_MEM_pipeline|RF_D1|Output[12]~feeder_combout\);

-- Location: FF_X32_Y11_N31
\EX_MEM_pipeline|RF_D1|Output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|RF_D1|Output[12]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RF_D1|Output\(12));

-- Location: LCCOMB_X34_Y12_N22
\RAM_MEM|Data~533\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~533_combout\ = (\RAM_MEM|Decoder0~54_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~54_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~54_combout\,
	combout => \RAM_MEM|Data~533_combout\);

-- Location: FF_X34_Y12_N23
\RAM_MEM|Data[98][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~533_combout\,
	ena => \RAM_MEM|Data[98][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[98][4]~q\);

-- Location: LCCOMB_X34_Y12_N8
\RAM_MEM|Data~598\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~598_combout\ = (\RAM_MEM|Decoder0~146_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~146_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~146_combout\,
	combout => \RAM_MEM|Data~598_combout\);

-- Location: FF_X34_Y12_N9
\RAM_MEM|Data[96][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~598_combout\,
	ena => \RAM_MEM|Data[96][0]~938_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[96][4]~q\);

-- Location: LCCOMB_X37_Y13_N16
\RAM_MEM|Data~615\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~615_combout\ = (\RAM_MEM|Decoder0~155_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~155_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~155_combout\,
	combout => \RAM_MEM|Data~615_combout\);

-- Location: FF_X37_Y13_N17
\RAM_MEM|Data[100][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~615_combout\,
	ena => \RAM_MEM|Data[100][0]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[100][4]~q\);

-- Location: LCCOMB_X39_Y10_N18
\RAM_MEM|Data~608\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~608_combout\ = (\RAM_MEM|Decoder0~148_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~148_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~148_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \EX_MEM_pipeline|RF_D1|Output\(4),
	combout => \RAM_MEM|Data~608_combout\);

-- Location: FF_X36_Y10_N3
\RAM_MEM|Data[40][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RAM_MEM|Data~608_combout\,
	sload => VCC,
	ena => \RAM_MEM|Data[40][0]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[40][4]~q\);

-- Location: LCCOMB_X36_Y10_N24
\RAM_MEM|Data~607\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~607_combout\ = (\RAM_MEM|Decoder0~147_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~147_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(12),
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~147_combout\,
	combout => \RAM_MEM|Data~607_combout\);

-- Location: FF_X36_Y10_N25
\RAM_MEM|Data[56][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~607_combout\,
	ena => \RAM_MEM|Data[56][0]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[56][4]~q\);

-- Location: LCCOMB_X36_Y10_N12
\RAM_MEM|Mux11~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~42_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[56][4]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[40][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Data[40][4]~q\,
	datad => \RAM_MEM|Data[56][4]~q\,
	combout => \RAM_MEM|Mux11~42_combout\);

-- Location: LCCOMB_X32_Y10_N12
\RAM_MEM|Data~611\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~611_combout\ = (\RAM_MEM|Decoder0~151_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~151_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~151_combout\,
	combout => \RAM_MEM|Data~611_combout\);

-- Location: FF_X32_Y10_N13
\RAM_MEM|Data[44][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~611_combout\,
	ena => \RAM_MEM|Data[44][0]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[44][4]~q\);

-- Location: LCCOMB_X34_Y10_N30
\RAM_MEM|Data~614\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~614_combout\ = (\RAM_MEM|Decoder0~154_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~154_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \RAM_MEM|Decoder0~154_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(12),
	combout => \RAM_MEM|Data~614_combout\);

-- Location: FF_X34_Y10_N31
\RAM_MEM|Data[60][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~614_combout\,
	ena => \RAM_MEM|Data[60][0]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[60][4]~q\);

-- Location: LCCOMB_X33_Y10_N14
\RAM_MEM|Data~612\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~612_combout\ = (\RAM_MEM|Decoder0~152_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~152_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~152_combout\,
	combout => \RAM_MEM|Data~612_combout\);

-- Location: FF_X33_Y10_N19
\RAM_MEM|Data[52][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RAM_MEM|Data~612_combout\,
	sload => VCC,
	ena => \RAM_MEM|Data[52][0]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[52][4]~q\);

-- Location: LCCOMB_X33_Y10_N20
\RAM_MEM|Data~613\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~613_combout\ = (\RAM_MEM|Decoder0~153_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~153_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datab => \RAM_MEM|Decoder0~153_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	combout => \RAM_MEM|Data~613_combout\);

-- Location: FF_X33_Y10_N21
\RAM_MEM|Data[36][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~613_combout\,
	ena => \RAM_MEM|Data[36][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[36][4]~q\);

-- Location: LCCOMB_X33_Y10_N18
\RAM_MEM|Mux11~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~43_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\EX_MEM_pipeline|ALU1_C|Output\(3)) # ((\RAM_MEM|Data[52][4]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Data[36][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[52][4]~q\,
	datad => \RAM_MEM|Data[36][4]~q\,
	combout => \RAM_MEM|Mux11~43_combout\);

-- Location: LCCOMB_X33_Y10_N2
\RAM_MEM|Mux11~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~44_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux11~43_combout\ & ((\RAM_MEM|Data[60][4]~q\))) # (!\RAM_MEM|Mux11~43_combout\ & (\RAM_MEM|Data[44][4]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux11~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[44][4]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[60][4]~q\,
	datad => \RAM_MEM|Mux11~43_combout\,
	combout => \RAM_MEM|Mux11~44_combout\);

-- Location: LCCOMB_X37_Y10_N14
\RAM_MEM|Data~609\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~609_combout\ = (\RAM_MEM|Decoder0~149_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~149_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~149_combout\,
	combout => \RAM_MEM|Data~609_combout\);

-- Location: FF_X37_Y10_N15
\RAM_MEM|Data[48][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~609_combout\,
	ena => \RAM_MEM|Data[48][0]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[48][4]~q\);

-- Location: LCCOMB_X38_Y11_N30
\RAM_MEM|Data~610\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~610_combout\ = (\RAM_MEM|Decoder0~150_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~150_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(12),
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \RAM_MEM|Decoder0~150_combout\,
	combout => \RAM_MEM|Data~610_combout\);

-- Location: FF_X38_Y11_N31
\RAM_MEM|Data[32][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~610_combout\,
	ena => \RAM_MEM|Data[32][0]~939_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[32][4]~q\);

-- Location: LCCOMB_X37_Y10_N24
\WB_MUX_MEM1|F[12]~124\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[12]~124_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & ((\WB_MUX_MEM1|F[14]~2_combout\ & (\RAM_MEM|Data[48][4]~q\)) # (!\WB_MUX_MEM1|F[14]~2_combout\ & ((\RAM_MEM|Data[32][4]~q\))))) # (!\RAM_MEM|Data[1][2]~8_combout\ & 
-- (((\WB_MUX_MEM1|F[14]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~8_combout\,
	datab => \RAM_MEM|Data[48][4]~q\,
	datac => \RAM_MEM|Data[32][4]~q\,
	datad => \WB_MUX_MEM1|F[14]~2_combout\,
	combout => \WB_MUX_MEM1|F[12]~124_combout\);

-- Location: LCCOMB_X37_Y10_N30
\WB_MUX_MEM1|F[12]~125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[12]~125_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & (((\WB_MUX_MEM1|F[12]~124_combout\)))) # (!\RAM_MEM|Data[1][2]~8_combout\ & ((\WB_MUX_MEM1|F[12]~124_combout\ & ((\RAM_MEM|Mux11~44_combout\))) # (!\WB_MUX_MEM1|F[12]~124_combout\ & 
-- (\RAM_MEM|Mux11~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux11~42_combout\,
	datab => \RAM_MEM|Mux11~44_combout\,
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \WB_MUX_MEM1|F[12]~124_combout\,
	combout => \WB_MUX_MEM1|F[12]~125_combout\);

-- Location: LCCOMB_X38_Y9_N8
\RAM_MEM|Data~606\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~606_combout\ = (\RAM_MEM|Decoder0~116_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~116_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~116_combout\,
	combout => \RAM_MEM|Data~606_combout\);

-- Location: FF_X38_Y9_N9
\RAM_MEM|Data[58][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~606_combout\,
	ena => \RAM_MEM|Data[58][0]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[58][4]~q\);

-- Location: LCCOMB_X38_Y9_N30
\RAM_MEM|Data~603\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~603_combout\ = (\RAM_MEM|Decoder0~112_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~112_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~112_combout\,
	combout => \RAM_MEM|Data~603_combout\);

-- Location: FF_X38_Y9_N31
\RAM_MEM|Data[42][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~603_combout\,
	ena => \RAM_MEM|Data[42][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[42][4]~q\);

-- Location: LCCOMB_X34_Y9_N10
\RAM_MEM|Data~604\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~604_combout\ = (\RAM_MEM|Decoder0~114_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~114_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \RAM_MEM|Decoder0~114_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(12),
	combout => \RAM_MEM|Data~604_combout\);

-- Location: FF_X34_Y9_N11
\RAM_MEM|Data[50][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~604_combout\,
	ena => \RAM_MEM|Data[50][0]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[50][4]~q\);

-- Location: LCCOMB_X34_Y9_N16
\RAM_MEM|Data~605\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~605_combout\ = (\RAM_MEM|Decoder0~115_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~115_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datab => \RAM_MEM|Decoder0~115_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(12),
	combout => \RAM_MEM|Data~605_combout\);

-- Location: FF_X34_Y9_N17
\RAM_MEM|Data[34][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~605_combout\,
	ena => \RAM_MEM|Data[34][0]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[34][4]~q\);

-- Location: LCCOMB_X34_Y9_N26
\RAM_MEM|Mux11~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~39_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[50][4]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) 
-- & ((\RAM_MEM|Data[34][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[50][4]~q\,
	datab => \RAM_MEM|Data[34][4]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux11~39_combout\);

-- Location: LCCOMB_X38_Y9_N2
\RAM_MEM|Mux11~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~40_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux11~39_combout\ & (\RAM_MEM|Data[58][4]~q\)) # (!\RAM_MEM|Mux11~39_combout\ & ((\RAM_MEM|Data[42][4]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux11~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[58][4]~q\,
	datac => \RAM_MEM|Data[42][4]~q\,
	datad => \RAM_MEM|Mux11~39_combout\,
	combout => \RAM_MEM|Mux11~40_combout\);

-- Location: LCCOMB_X36_Y9_N16
\RAM_MEM|Data~602\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~602_combout\ = (\RAM_MEM|Decoder0~110_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~110_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~110_combout\,
	combout => \RAM_MEM|Data~602_combout\);

-- Location: FF_X36_Y9_N17
\RAM_MEM|Data[62][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~602_combout\,
	ena => \RAM_MEM|Data[62][0]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[62][4]~q\);

-- Location: LCCOMB_X38_Y10_N0
\RAM_MEM|Data~599\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~599_combout\ = (\RAM_MEM|Decoder0~106_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~106_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~106_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \EX_MEM_pipeline|RF_D1|Output\(12),
	combout => \RAM_MEM|Data~599_combout\);

-- Location: FF_X38_Y10_N1
\RAM_MEM|Data[46][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~599_combout\,
	ena => \RAM_MEM|Data[46][0]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[46][4]~q\);

-- Location: LCCOMB_X36_Y6_N16
\RAM_MEM|Data~601\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~601_combout\ = (\RAM_MEM|Decoder0~109_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~109_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~109_combout\,
	combout => \RAM_MEM|Data~601_combout\);

-- Location: FF_X36_Y6_N17
\RAM_MEM|Data[38][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~601_combout\,
	ena => \RAM_MEM|Data[38][0]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[38][4]~q\);

-- Location: LCCOMB_X39_Y9_N0
\RAM_MEM|Data~600\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~600_combout\ = (\RAM_MEM|Decoder0~108_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~108_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~108_combout\,
	combout => \RAM_MEM|Data~600_combout\);

-- Location: FF_X39_Y9_N1
\RAM_MEM|Data[54][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~600_combout\,
	ena => \RAM_MEM|Data[54][0]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[54][4]~q\);

-- Location: LCCOMB_X37_Y10_N8
\RAM_MEM|Mux11~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~37_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[54][4]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[38][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[38][4]~q\,
	datac => \RAM_MEM|Data[54][4]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux11~37_combout\);

-- Location: LCCOMB_X37_Y10_N18
\RAM_MEM|Mux11~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~38_combout\ = (\RAM_MEM|Mux11~37_combout\ & ((\RAM_MEM|Data[62][4]~q\) # ((!\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\RAM_MEM|Mux11~37_combout\ & (((\RAM_MEM|Data[46][4]~q\ & \EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[62][4]~q\,
	datab => \RAM_MEM|Data[46][4]~q\,
	datac => \RAM_MEM|Mux11~37_combout\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux11~38_combout\);

-- Location: LCCOMB_X37_Y10_N28
\RAM_MEM|Mux11~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~41_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux11~38_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux11~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux11~40_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Mux11~38_combout\,
	combout => \RAM_MEM|Mux11~41_combout\);

-- Location: LCCOMB_X37_Y10_N20
\WB_MUX_MEM1|F[12]~126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[12]~126_combout\ = (\WB_MUX_MEM1|F[14]~11_combout\ & ((\WB_MUX_MEM1|F[14]~12_combout\) # ((\RAM_MEM|Mux11~41_combout\)))) # (!\WB_MUX_MEM1|F[14]~11_combout\ & (!\WB_MUX_MEM1|F[14]~12_combout\ & (\WB_MUX_MEM1|F[12]~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~11_combout\,
	datab => \WB_MUX_MEM1|F[14]~12_combout\,
	datac => \WB_MUX_MEM1|F[12]~125_combout\,
	datad => \RAM_MEM|Mux11~41_combout\,
	combout => \WB_MUX_MEM1|F[12]~126_combout\);

-- Location: LCCOMB_X37_Y10_N6
\WB_MUX_MEM1|F[12]~127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[12]~127_combout\ = (\WB_MUX_MEM1|F[14]~12_combout\ & ((\WB_MUX_MEM1|F[12]~126_combout\ & ((\RAM_MEM|Data[100][4]~q\))) # (!\WB_MUX_MEM1|F[12]~126_combout\ & (\RAM_MEM|Data[96][4]~q\)))) # (!\WB_MUX_MEM1|F[14]~12_combout\ & 
-- (((\WB_MUX_MEM1|F[12]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[96][4]~q\,
	datab => \WB_MUX_MEM1|F[14]~12_combout\,
	datac => \RAM_MEM|Data[100][4]~q\,
	datad => \WB_MUX_MEM1|F[12]~126_combout\,
	combout => \WB_MUX_MEM1|F[12]~127_combout\);

-- Location: LCCOMB_X43_Y11_N20
\RAM_MEM|Data~582\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~582_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~69_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~69_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(12),
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \RAM_MEM|Decoder0~69_combout\,
	combout => \RAM_MEM|Data~582_combout\);

-- Location: FF_X43_Y11_N21
\RAM_MEM|Data[69][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~582_combout\,
	ena => \RAM_MEM|Data[1][2]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[69][4]~q\);

-- Location: LCCOMB_X42_Y12_N22
\RAM_MEM|Data~584\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~584_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~65_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~65_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(12),
	datab => \RAM_MEM|Decoder0~80_combout\,
	datac => \RAM_MEM|Decoder0~65_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(4),
	combout => \RAM_MEM|Data~584_combout\);

-- Location: FF_X42_Y12_N23
\RAM_MEM|Data[65][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~584_combout\,
	ena => \RAM_MEM|Data[1][2]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[65][4]~q\);

-- Location: LCCOMB_X44_Y10_N4
\RAM_MEM|Data~583\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~583_combout\ = (\RAM_MEM|Decoder0~57_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12)))))) # (!\RAM_MEM|Decoder0~57_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datab => \RAM_MEM|Decoder0~57_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~583_combout\);

-- Location: FF_X44_Y10_N5
\RAM_MEM|Data[73][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~583_combout\,
	ena => \RAM_MEM|Data[1][2]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[73][4]~q\);

-- Location: LCCOMB_X43_Y10_N14
\RAM_MEM|Mux11~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~26_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(2)) # ((\RAM_MEM|Data[73][4]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[65][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Data[65][4]~q\,
	datad => \RAM_MEM|Data[73][4]~q\,
	combout => \RAM_MEM|Mux11~26_combout\);

-- Location: LCCOMB_X44_Y11_N20
\RAM_MEM|Data~585\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~585_combout\ = (\RAM_MEM|Decoder0~61_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12)))))) # (!\RAM_MEM|Decoder0~61_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~61_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(12),
	combout => \RAM_MEM|Data~585_combout\);

-- Location: FF_X44_Y11_N21
\RAM_MEM|Data[77][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~585_combout\,
	ena => \RAM_MEM|Data[1][2]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[77][4]~q\);

-- Location: LCCOMB_X43_Y10_N8
\RAM_MEM|Mux11~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~27_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux11~26_combout\ & ((\RAM_MEM|Data[77][4]~q\))) # (!\RAM_MEM|Mux11~26_combout\ & (\RAM_MEM|Data[69][4]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[69][4]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Mux11~26_combout\,
	datad => \RAM_MEM|Data[77][4]~q\,
	combout => \RAM_MEM|Mux11~27_combout\);

-- Location: LCCOMB_X43_Y10_N26
\RAM_MEM|Data~593\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~593_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~55_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~55_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \RAM_MEM|Decoder0~55_combout\,
	combout => \RAM_MEM|Data~593_combout\);

-- Location: FF_X43_Y10_N27
\RAM_MEM|Data[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~593_combout\,
	ena => \RAM_MEM|Data[1][2]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[13][4]~q\);

-- Location: LCCOMB_X43_Y10_N4
\RAM_MEM|Data~590\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~590_combout\ = (\RAM_MEM|Decoder0~63_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12)))))) # (!\RAM_MEM|Decoder0~63_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~63_combout\,
	datab => \RAM_MEM|Decoder0~80_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \EX_MEM_pipeline|RF_D1|Output\(12),
	combout => \RAM_MEM|Data~590_combout\);

-- Location: FF_X43_Y10_N5
\RAM_MEM|Data[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~590_combout\,
	ena => \RAM_MEM|Data[1][2]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[5][4]~q\);

-- Location: LCCOMB_X42_Y12_N0
\RAM_MEM|Data~592\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~592_combout\ = (\RAM_MEM|Decoder0~67_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12))))) # (!\RAM_MEM|Decoder0~67_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(12),
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \RAM_MEM|Decoder0~67_combout\,
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~592_combout\);

-- Location: FF_X42_Y12_N1
\RAM_MEM|Data[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~592_combout\,
	ena => \RAM_MEM|Data[1][2]~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[1][4]~q\);

-- Location: LCCOMB_X45_Y12_N26
\RAM_MEM|Data~591\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~591_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~59_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~59_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~59_combout\,
	combout => \RAM_MEM|Data~591_combout\);

-- Location: FF_X45_Y12_N27
\RAM_MEM|Data[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~591_combout\,
	ena => \RAM_MEM|Data[1][2]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[9][4]~q\);

-- Location: LCCOMB_X43_Y12_N20
\RAM_MEM|Mux11~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~30_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(2)) # (\RAM_MEM|Data[9][4]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[1][4]~q\ & (!\EX_MEM_pipeline|ALU1_C|Output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][4]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Data[9][4]~q\,
	combout => \RAM_MEM|Mux11~30_combout\);

-- Location: LCCOMB_X43_Y10_N20
\RAM_MEM|Mux11~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~31_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux11~30_combout\ & (\RAM_MEM|Data[13][4]~q\)) # (!\RAM_MEM|Mux11~30_combout\ & ((\RAM_MEM|Data[5][4]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux11~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[13][4]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Data[5][4]~q\,
	datad => \RAM_MEM|Mux11~30_combout\,
	combout => \RAM_MEM|Mux11~31_combout\);

-- Location: LCCOMB_X45_Y7_N16
\RAM_MEM|Data~586\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~586_combout\ = (\RAM_MEM|Decoder0~98_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~98_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(12),
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~98_combout\,
	combout => \RAM_MEM|Data~586_combout\);

-- Location: FF_X45_Y7_N17
\RAM_MEM|Data[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~586_combout\,
	ena => \RAM_MEM|Data[1][2]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[21][4]~q\);

-- Location: LCCOMB_X45_Y9_N0
\RAM_MEM|Data~589\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~589_combout\ = (\RAM_MEM|Decoder0~101_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~101_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~101_combout\,
	combout => \RAM_MEM|Data~589_combout\);

-- Location: FF_X45_Y9_N1
\RAM_MEM|Data[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~589_combout\,
	ena => \RAM_MEM|Data[1][2]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[29][4]~q\);

-- Location: LCCOMB_X44_Y11_N14
\RAM_MEM|Data~588\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~588_combout\ = (\RAM_MEM|Decoder0~100_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~100_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~100_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \EX_MEM_pipeline|RF_D1|Output\(4),
	combout => \RAM_MEM|Data~588_combout\);

-- Location: FF_X44_Y11_N15
\RAM_MEM|Data[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~588_combout\,
	ena => \RAM_MEM|Data[1][2]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[17][4]~q\);

-- Location: LCCOMB_X42_Y10_N28
\RAM_MEM|Data~587\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~587_combout\ = (\RAM_MEM|Decoder0~99_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~99_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~99_combout\,
	combout => \RAM_MEM|Data~587_combout\);

-- Location: FF_X42_Y10_N29
\RAM_MEM|Data[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~587_combout\,
	ena => \RAM_MEM|Data[1][2]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[25][4]~q\);

-- Location: LCCOMB_X43_Y10_N18
\RAM_MEM|Mux11~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~28_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Data[25][4]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[17][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[17][4]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[25][4]~q\,
	combout => \RAM_MEM|Mux11~28_combout\);

-- Location: LCCOMB_X44_Y10_N18
\RAM_MEM|Mux11~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~29_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux11~28_combout\ & ((\RAM_MEM|Data[29][4]~q\))) # (!\RAM_MEM|Mux11~28_combout\ & (\RAM_MEM|Data[21][4]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux11~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[21][4]~q\,
	datac => \RAM_MEM|Data[29][4]~q\,
	datad => \RAM_MEM|Mux11~28_combout\,
	combout => \RAM_MEM|Mux11~29_combout\);

-- Location: LCCOMB_X43_Y10_N22
\RAM_MEM|Mux11~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~32_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Mux11~29_combout\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Mux11~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Mux11~31_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Mux11~29_combout\,
	combout => \RAM_MEM|Mux11~32_combout\);

-- Location: LCCOMB_X41_Y11_N30
\RAM_MEM|Data~594\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~594_combout\ = (\RAM_MEM|Decoder0~102_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~102_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~102_combout\,
	combout => \RAM_MEM|Data~594_combout\);

-- Location: FF_X41_Y11_N31
\RAM_MEM|Data[85][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~594_combout\,
	ena => \RAM_MEM|Data[1][2]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[85][4]~q\);

-- Location: LCCOMB_X44_Y10_N20
\RAM_MEM|Data~597\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~597_combout\ = (\RAM_MEM|Decoder0~105_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~105_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \RAM_MEM|Decoder0~105_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(4),
	combout => \RAM_MEM|Data~597_combout\);

-- Location: FF_X44_Y10_N21
\RAM_MEM|Data[93][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~597_combout\,
	ena => \RAM_MEM|Data[1][2]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[93][4]~q\);

-- Location: LCCOMB_X42_Y9_N14
\RAM_MEM|Data~595\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~595_combout\ = (\RAM_MEM|Decoder0~103_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~103_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~103_combout\,
	combout => \RAM_MEM|Data~595_combout\);

-- Location: FF_X42_Y9_N15
\RAM_MEM|Data[89][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~595_combout\,
	ena => \RAM_MEM|Data[1][2]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[89][4]~q\);

-- Location: LCCOMB_X43_Y9_N2
\RAM_MEM|Data~596\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~596_combout\ = (\RAM_MEM|Decoder0~104_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~104_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~104_combout\,
	combout => \RAM_MEM|Data~596_combout\);

-- Location: FF_X43_Y9_N3
\RAM_MEM|Data[81][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~596_combout\,
	ena => \RAM_MEM|Data[1][2]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[81][4]~q\);

-- Location: LCCOMB_X43_Y9_N0
\RAM_MEM|Mux11~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~33_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[89][4]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) 
-- & ((\RAM_MEM|Data[81][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[89][4]~q\,
	datab => \RAM_MEM|Data[81][4]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux11~33_combout\);

-- Location: LCCOMB_X43_Y10_N12
\RAM_MEM|Mux11~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~34_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux11~33_combout\ & ((\RAM_MEM|Data[93][4]~q\))) # (!\RAM_MEM|Mux11~33_combout\ & (\RAM_MEM|Data[85][4]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux11~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[85][4]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Data[93][4]~q\,
	datad => \RAM_MEM|Mux11~33_combout\,
	combout => \RAM_MEM|Mux11~34_combout\);

-- Location: LCCOMB_X43_Y10_N2
\RAM_MEM|Mux11~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~35_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux11~32_combout\ & ((\RAM_MEM|Mux11~34_combout\))) # (!\RAM_MEM|Mux11~32_combout\ & (\RAM_MEM|Mux11~27_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux11~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Mux11~27_combout\,
	datac => \RAM_MEM|Mux11~32_combout\,
	datad => \RAM_MEM|Mux11~34_combout\,
	combout => \RAM_MEM|Mux11~35_combout\);

-- Location: LCCOMB_X42_Y10_N14
\RAM_MEM|Data~566\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~566_combout\ = (\RAM_MEM|Decoder0~86_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~86_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~86_combout\,
	combout => \RAM_MEM|Data~566_combout\);

-- Location: FF_X42_Y10_N15
\RAM_MEM|Data[83][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~566_combout\,
	ena => \RAM_MEM|Data[1][2]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[83][4]~q\);

-- Location: LCCOMB_X43_Y7_N2
\RAM_MEM|Data~568\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~568_combout\ = (\RAM_MEM|Decoder0~88_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~88_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~88_combout\,
	combout => \RAM_MEM|Data~568_combout\);

-- Location: FF_X43_Y7_N3
\RAM_MEM|Data[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~568_combout\,
	ena => \RAM_MEM|Data[1][2]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[19][4]~q\);

-- Location: LCCOMB_X43_Y7_N24
\RAM_MEM|Data~567\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~567_combout\ = (\RAM_MEM|Decoder0~87_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~87_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~87_combout\,
	combout => \RAM_MEM|Data~567_combout\);

-- Location: FF_X43_Y7_N25
\RAM_MEM|Data[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~567_combout\,
	ena => \RAM_MEM|Data[1][2]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[23][4]~q\);

-- Location: LCCOMB_X43_Y7_N20
\RAM_MEM|Mux11~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~16_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[23][4]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[19][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[19][4]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Data[23][4]~q\,
	combout => \RAM_MEM|Mux11~16_combout\);

-- Location: LCCOMB_X44_Y7_N14
\RAM_MEM|Data~569\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~569_combout\ = (\RAM_MEM|Decoder0~89_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~89_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~89_combout\,
	combout => \RAM_MEM|Data~569_combout\);

-- Location: FF_X44_Y7_N15
\RAM_MEM|Data[87][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~569_combout\,
	ena => \RAM_MEM|Data[1][2]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[87][4]~q\);

-- Location: LCCOMB_X43_Y10_N6
\RAM_MEM|Mux11~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~17_combout\ = (\RAM_MEM|Mux11~16_combout\ & (((\RAM_MEM|Data[87][4]~q\) # (!\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\RAM_MEM|Mux11~16_combout\ & (\RAM_MEM|Data[83][4]~q\ & ((\EX_MEM_pipeline|ALU1_C|Output\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[83][4]~q\,
	datab => \RAM_MEM|Mux11~16_combout\,
	datac => \RAM_MEM|Data[87][4]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(6),
	combout => \RAM_MEM|Mux11~17_combout\);

-- Location: LCCOMB_X42_Y6_N12
\RAM_MEM|Data~578\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~578_combout\ = (\RAM_MEM|Decoder0~94_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~94_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~94_combout\,
	combout => \RAM_MEM|Data~578_combout\);

-- Location: FF_X42_Y6_N13
\RAM_MEM|Data[91][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~578_combout\,
	ena => \RAM_MEM|Data[1][2]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[91][4]~q\);

-- Location: LCCOMB_X42_Y6_N0
\RAM_MEM|Data~581\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~581_combout\ = (\RAM_MEM|Decoder0~97_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~97_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~97_combout\,
	combout => \RAM_MEM|Data~581_combout\);

-- Location: FF_X42_Y6_N1
\RAM_MEM|Data[95][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~581_combout\,
	ena => \RAM_MEM|Data[1][2]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[95][4]~q\);

-- Location: LCCOMB_X43_Y6_N18
\RAM_MEM|Data~580\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~580_combout\ = (\RAM_MEM|Decoder0~96_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~96_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~96_combout\,
	combout => \RAM_MEM|Data~580_combout\);

-- Location: FF_X43_Y6_N19
\RAM_MEM|Data[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~580_combout\,
	ena => \RAM_MEM|Data[1][2]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[27][4]~q\);

-- Location: LCCOMB_X43_Y6_N12
\RAM_MEM|Data~579\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~579_combout\ = (\RAM_MEM|Decoder0~95_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~95_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~95_combout\,
	combout => \RAM_MEM|Data~579_combout\);

-- Location: FF_X43_Y6_N13
\RAM_MEM|Data[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~579_combout\,
	ena => \RAM_MEM|Data[1][2]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[31][4]~q\);

-- Location: LCCOMB_X42_Y6_N6
\RAM_MEM|Mux11~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~23_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[31][4]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[27][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[27][4]~q\,
	datab => \RAM_MEM|Data[31][4]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux11~23_combout\);

-- Location: LCCOMB_X42_Y6_N22
\RAM_MEM|Mux11~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~24_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux11~23_combout\ & ((\RAM_MEM|Data[95][4]~q\))) # (!\RAM_MEM|Mux11~23_combout\ & (\RAM_MEM|Data[91][4]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux11~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[91][4]~q\,
	datab => \RAM_MEM|Data[95][4]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Mux11~23_combout\,
	combout => \RAM_MEM|Mux11~24_combout\);

-- Location: LCCOMB_X39_Y8_N10
\RAM_MEM|Data~574\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~574_combout\ = (\RAM_MEM|Decoder0~90_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~90_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~90_combout\,
	combout => \RAM_MEM|Data~574_combout\);

-- Location: FF_X39_Y8_N11
\RAM_MEM|Data[67][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~574_combout\,
	ena => \RAM_MEM|Data[1][2]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[67][4]~q\);

-- Location: LCCOMB_X40_Y8_N26
\RAM_MEM|Data~577\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~577_combout\ = (\RAM_MEM|Decoder0~93_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~93_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~93_combout\,
	combout => \RAM_MEM|Data~577_combout\);

-- Location: FF_X41_Y8_N5
\RAM_MEM|Data[71][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RAM_MEM|Data~577_combout\,
	sload => VCC,
	ena => \RAM_MEM|Data[1][2]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[71][4]~q\);

-- Location: LCCOMB_X41_Y7_N22
\RAM_MEM|Data~576\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~576_combout\ = (\RAM_MEM|Decoder0~92_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~92_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~92_combout\,
	combout => \RAM_MEM|Data~576_combout\);

-- Location: FF_X41_Y7_N23
\RAM_MEM|Data[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~576_combout\,
	ena => \RAM_MEM|Data[1][2]~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[3][4]~q\);

-- Location: LCCOMB_X40_Y8_N18
\RAM_MEM|Data~575\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~575_combout\ = (\RAM_MEM|Decoder0~91_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~91_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~91_combout\,
	combout => \RAM_MEM|Data~575_combout\);

-- Location: FF_X40_Y8_N19
\RAM_MEM|Data[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~575_combout\,
	ena => \RAM_MEM|Data[1][2]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[7][4]~q\);

-- Location: LCCOMB_X41_Y8_N2
\RAM_MEM|Mux11~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~20_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(6)) # (\RAM_MEM|Data[7][4]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[3][4]~q\ & (!\EX_MEM_pipeline|ALU1_C|Output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[3][4]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Data[7][4]~q\,
	combout => \RAM_MEM|Mux11~20_combout\);

-- Location: LCCOMB_X41_Y8_N4
\RAM_MEM|Mux11~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~21_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux11~20_combout\ & ((\RAM_MEM|Data[71][4]~q\))) # (!\RAM_MEM|Mux11~20_combout\ & (\RAM_MEM|Data[67][4]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux11~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[67][4]~q\,
	datac => \RAM_MEM|Data[71][4]~q\,
	datad => \RAM_MEM|Mux11~20_combout\,
	combout => \RAM_MEM|Mux11~21_combout\);

-- Location: LCCOMB_X39_Y8_N16
\RAM_MEM|Data~570\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~570_combout\ = (\RAM_MEM|Decoder0~82_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~82_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~82_combout\,
	combout => \RAM_MEM|Data~570_combout\);

-- Location: FF_X39_Y8_N17
\RAM_MEM|Data[75][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~570_combout\,
	ena => \RAM_MEM|Data[1][2]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[75][4]~q\);

-- Location: LCCOMB_X40_Y8_N8
\RAM_MEM|Data~573\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~573_combout\ = (\RAM_MEM|Decoder0~85_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~85_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~85_combout\,
	combout => \RAM_MEM|Data~573_combout\);

-- Location: FF_X40_Y8_N9
\RAM_MEM|Data[79][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~573_combout\,
	ena => \RAM_MEM|Data[1][2]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[79][4]~q\);

-- Location: LCCOMB_X42_Y8_N10
\RAM_MEM|Data~572\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~572_combout\ = (\RAM_MEM|Decoder0~84_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~84_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~84_combout\,
	combout => \RAM_MEM|Data~572_combout\);

-- Location: FF_X42_Y8_N11
\RAM_MEM|Data[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~572_combout\,
	ena => \RAM_MEM|Data[1][2]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[11][4]~q\);

-- Location: LCCOMB_X42_Y8_N28
\RAM_MEM|Data~571\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~571_combout\ = (\RAM_MEM|Decoder0~83_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~83_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~83_combout\,
	combout => \RAM_MEM|Data~571_combout\);

-- Location: FF_X42_Y8_N29
\RAM_MEM|Data[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~571_combout\,
	ena => \RAM_MEM|Data[1][2]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[15][4]~q\);

-- Location: LCCOMB_X42_Y8_N8
\RAM_MEM|Mux11~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~18_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(6)) # (\RAM_MEM|Data[15][4]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[11][4]~q\ & (!\EX_MEM_pipeline|ALU1_C|Output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[11][4]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Data[15][4]~q\,
	combout => \RAM_MEM|Mux11~18_combout\);

-- Location: LCCOMB_X43_Y8_N24
\RAM_MEM|Mux11~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~19_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux11~18_combout\ & ((\RAM_MEM|Data[79][4]~q\))) # (!\RAM_MEM|Mux11~18_combout\ & (\RAM_MEM|Data[75][4]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux11~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[75][4]~q\,
	datac => \RAM_MEM|Data[79][4]~q\,
	datad => \RAM_MEM|Mux11~18_combout\,
	combout => \RAM_MEM|Mux11~19_combout\);

-- Location: LCCOMB_X43_Y8_N18
\RAM_MEM|Mux11~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~22_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(3))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux11~19_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) 
-- & (\RAM_MEM|Mux11~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Mux11~21_combout\,
	datad => \RAM_MEM|Mux11~19_combout\,
	combout => \RAM_MEM|Mux11~22_combout\);

-- Location: LCCOMB_X43_Y10_N24
\RAM_MEM|Mux11~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~25_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Mux11~22_combout\ & ((\RAM_MEM|Mux11~24_combout\))) # (!\RAM_MEM|Mux11~22_combout\ & (\RAM_MEM|Mux11~17_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & 
-- (((\RAM_MEM|Mux11~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux11~17_combout\,
	datab => \RAM_MEM|Mux11~24_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Mux11~22_combout\,
	combout => \RAM_MEM|Mux11~25_combout\);

-- Location: LCCOMB_X42_Y10_N6
\RAM_MEM|Mux11~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~36_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\RAM_MEM|Mux11~25_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Mux11~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux11~35_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Mux11~25_combout\,
	combout => \RAM_MEM|Mux11~36_combout\);

-- Location: LCCOMB_X39_Y13_N6
\RAM_MEM|Data~546\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~546_combout\ = (\RAM_MEM|Decoder0~76_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~76_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~76_combout\,
	combout => \RAM_MEM|Data~546_combout\);

-- Location: FF_X39_Y13_N7
\RAM_MEM|Data[90][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~546_combout\,
	ena => \RAM_MEM|Data[90][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[90][4]~q\);

-- Location: LCCOMB_X44_Y13_N8
\RAM_MEM|Data~549\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~549_combout\ = (\RAM_MEM|Decoder0~78_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~78_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~78_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \EX_MEM_pipeline|RF_D1|Output\(12),
	combout => \RAM_MEM|Data~549_combout\);

-- Location: FF_X44_Y13_N9
\RAM_MEM|Data[94][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~549_combout\,
	ena => \RAM_MEM|Data[94][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[94][4]~q\);

-- Location: LCCOMB_X40_Y10_N16
\RAM_MEM|Data~548\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~548_combout\ = (\RAM_MEM|Decoder0~77_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~77_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~77_combout\,
	combout => \RAM_MEM|Data~548_combout\);

-- Location: FF_X40_Y10_N17
\RAM_MEM|Data[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~548_combout\,
	ena => \RAM_MEM|Data[26][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[26][4]~q\);

-- Location: LCCOMB_X43_Y13_N16
\RAM_MEM|Data~547\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~547_combout\ = (\RAM_MEM|Decoder0~75_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~75_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~75_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	combout => \RAM_MEM|Data~547_combout\);

-- Location: FF_X43_Y13_N17
\RAM_MEM|Data[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~547_combout\,
	ena => \RAM_MEM|Data[30][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[30][4]~q\);

-- Location: LCCOMB_X40_Y14_N0
\RAM_MEM|Mux11~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~7_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(6)) # (\RAM_MEM|Data[30][4]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[26][4]~q\ & (!\EX_MEM_pipeline|ALU1_C|Output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[26][4]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Data[30][4]~q\,
	combout => \RAM_MEM|Mux11~7_combout\);

-- Location: LCCOMB_X40_Y14_N6
\RAM_MEM|Mux11~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~8_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux11~7_combout\ & ((\RAM_MEM|Data[94][4]~q\))) # (!\RAM_MEM|Mux11~7_combout\ & (\RAM_MEM|Data[90][4]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[90][4]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[94][4]~q\,
	datad => \RAM_MEM|Mux11~7_combout\,
	combout => \RAM_MEM|Mux11~8_combout\);

-- Location: LCCOMB_X38_Y14_N24
\RAM_MEM|Data~537\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~537_combout\ = (\RAM_MEM|Decoder0~62_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~62_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \RAM_MEM|Decoder0~62_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(12),
	combout => \RAM_MEM|Data~537_combout\);

-- Location: FF_X38_Y14_N25
\RAM_MEM|Data[78][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~537_combout\,
	ena => \RAM_MEM|Data[78][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[78][4]~q\);

-- Location: LCCOMB_X40_Y14_N22
\RAM_MEM|Data~534\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~534_combout\ = (\RAM_MEM|Decoder0~58_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~58_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datab => \RAM_MEM|Decoder0~58_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(12),
	combout => \RAM_MEM|Data~534_combout\);

-- Location: FF_X40_Y14_N23
\RAM_MEM|Data[74][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~534_combout\,
	ena => \RAM_MEM|Data[74][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[74][4]~q\);

-- Location: LCCOMB_X39_Y14_N16
\RAM_MEM|Data~536\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~536_combout\ = (\RAM_MEM|Decoder0~60_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~60_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~60_combout\,
	combout => \RAM_MEM|Data~536_combout\);

-- Location: FF_X39_Y14_N17
\RAM_MEM|Data[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~536_combout\,
	ena => \RAM_MEM|Data[10][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[10][4]~q\);

-- Location: LCCOMB_X40_Y15_N16
\RAM_MEM|Data~535\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~535_combout\ = (\RAM_MEM|Decoder0~56_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~56_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~56_combout\,
	combout => \RAM_MEM|Data~535_combout\);

-- Location: FF_X40_Y15_N17
\RAM_MEM|Data[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~535_combout\,
	ena => \RAM_MEM|Data[14][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[14][4]~q\);

-- Location: LCCOMB_X40_Y14_N12
\RAM_MEM|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~0_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(6)) # ((\RAM_MEM|Data[14][4]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[10][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[10][4]~q\,
	datad => \RAM_MEM|Data[14][4]~q\,
	combout => \RAM_MEM|Mux11~0_combout\);

-- Location: LCCOMB_X40_Y14_N14
\RAM_MEM|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~1_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux11~0_combout\ & (\RAM_MEM|Data[78][4]~q\)) # (!\RAM_MEM|Mux11~0_combout\ & ((\RAM_MEM|Data[74][4]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[78][4]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[74][4]~q\,
	datad => \RAM_MEM|Mux11~0_combout\,
	combout => \RAM_MEM|Mux11~1_combout\);

-- Location: LCCOMB_X44_Y14_N6
\RAM_MEM|Data~545\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~545_combout\ = (\RAM_MEM|Decoder0~74_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~74_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \RAM_MEM|Decoder0~74_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(12),
	combout => \RAM_MEM|Data~545_combout\);

-- Location: FF_X44_Y14_N7
\RAM_MEM|Data[70][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~545_combout\,
	ena => \RAM_MEM|Data[70][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[70][4]~q\);

-- Location: LCCOMB_X44_Y14_N14
\RAM_MEM|Data~542\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~542_combout\ = (\RAM_MEM|Decoder0~71_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~71_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~71_combout\,
	combout => \RAM_MEM|Data~542_combout\);

-- Location: FF_X44_Y14_N15
\RAM_MEM|Data[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~542_combout\,
	ena => \RAM_MEM|Data[6][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[6][4]~q\);

-- Location: LCCOMB_X45_Y14_N2
\RAM_MEM|Data~544\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~544_combout\ = (\RAM_MEM|Decoder0~73_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~73_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~73_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \EX_MEM_pipeline|RF_D1|Output\(12),
	combout => \RAM_MEM|Data~544_combout\);

-- Location: FF_X45_Y14_N3
\RAM_MEM|Data[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~544_combout\,
	ena => \RAM_MEM|Data[2][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[2][4]~q\);

-- Location: LCCOMB_X45_Y14_N12
\RAM_MEM|Data~543\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~543_combout\ = (\RAM_MEM|Decoder0~72_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~72_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~72_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \EX_MEM_pipeline|RF_D1|Output\(12),
	combout => \RAM_MEM|Data~543_combout\);

-- Location: FF_X45_Y14_N13
\RAM_MEM|Data[66][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~543_combout\,
	ena => \RAM_MEM|Data[66][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[66][4]~q\);

-- Location: LCCOMB_X44_Y14_N4
\RAM_MEM|Mux11~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~4_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\RAM_MEM|Data[66][4]~q\) # (\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[2][4]~q\ & ((!\EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[2][4]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[66][4]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux11~4_combout\);

-- Location: LCCOMB_X43_Y14_N8
\RAM_MEM|Mux11~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~5_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux11~4_combout\ & (\RAM_MEM|Data[70][4]~q\)) # (!\RAM_MEM|Mux11~4_combout\ & ((\RAM_MEM|Data[6][4]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[70][4]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Data[6][4]~q\,
	datad => \RAM_MEM|Mux11~4_combout\,
	combout => \RAM_MEM|Mux11~5_combout\);

-- Location: LCCOMB_X39_Y10_N28
\RAM_MEM|Data~538\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~538_combout\ = (\RAM_MEM|Decoder0~64_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~64_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~64_combout\,
	combout => \RAM_MEM|Data~538_combout\);

-- Location: FF_X39_Y10_N29
\RAM_MEM|Data[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~538_combout\,
	ena => \RAM_MEM|Data[22][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[22][4]~q\);

-- Location: LCCOMB_X40_Y7_N12
\RAM_MEM|Data~541\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~541_combout\ = (\RAM_MEM|Decoder0~70_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~70_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~70_combout\,
	combout => \RAM_MEM|Data~541_combout\);

-- Location: FF_X40_Y7_N13
\RAM_MEM|Data[86][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~541_combout\,
	ena => \RAM_MEM|Data[86][0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[86][4]~q\);

-- Location: LCCOMB_X42_Y13_N30
\RAM_MEM|Data~540\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~540_combout\ = (\RAM_MEM|Decoder0~68_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~68_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~68_combout\,
	combout => \RAM_MEM|Data~540_combout\);

-- Location: FF_X42_Y13_N31
\RAM_MEM|Data[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~540_combout\,
	ena => \RAM_MEM|Data[18][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[18][4]~q\);

-- Location: LCCOMB_X43_Y13_N14
\RAM_MEM|Data~539\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~539_combout\ = (\RAM_MEM|Decoder0~66_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~66_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \RAM_MEM|Decoder0~66_combout\,
	combout => \RAM_MEM|Data~539_combout\);

-- Location: FF_X43_Y13_N15
\RAM_MEM|Data[82][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~539_combout\,
	ena => \RAM_MEM|Data[82][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[82][4]~q\);

-- Location: LCCOMB_X42_Y13_N28
\RAM_MEM|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~2_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Data[82][4]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) 
-- & (\RAM_MEM|Data[18][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[18][4]~q\,
	datab => \RAM_MEM|Data[82][4]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(6),
	combout => \RAM_MEM|Mux11~2_combout\);

-- Location: LCCOMB_X39_Y10_N6
\RAM_MEM|Mux11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~3_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux11~2_combout\ & ((\RAM_MEM|Data[86][4]~q\))) # (!\RAM_MEM|Mux11~2_combout\ & (\RAM_MEM|Data[22][4]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[22][4]~q\,
	datac => \RAM_MEM|Data[86][4]~q\,
	datad => \RAM_MEM|Mux11~2_combout\,
	combout => \RAM_MEM|Mux11~3_combout\);

-- Location: LCCOMB_X39_Y10_N20
\RAM_MEM|Mux11~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~6_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\EX_MEM_pipeline|ALU1_C|Output\(3)) # ((\RAM_MEM|Mux11~3_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Mux11~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Mux11~5_combout\,
	datad => \RAM_MEM|Mux11~3_combout\,
	combout => \RAM_MEM|Mux11~6_combout\);

-- Location: LCCOMB_X39_Y14_N10
\RAM_MEM|Mux11~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~9_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux11~6_combout\ & (\RAM_MEM|Mux11~8_combout\)) # (!\RAM_MEM|Mux11~6_combout\ & ((\RAM_MEM|Mux11~1_combout\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux11~8_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Mux11~1_combout\,
	datad => \RAM_MEM|Mux11~6_combout\,
	combout => \RAM_MEM|Mux11~9_combout\);

-- Location: LCCOMB_X36_Y11_N12
\RAM_MEM|Data~553\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~553_combout\ = (\RAM_MEM|Decoder0~133_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~133_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~133_combout\,
	combout => \RAM_MEM|Data~553_combout\);

-- Location: FF_X36_Y11_N13
\RAM_MEM|Data[64][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~553_combout\,
	ena => \RAM_MEM|Data[64][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[64][4]~q\);

-- Location: LCCOMB_X38_Y15_N28
\RAM_MEM|Data~552\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~552_combout\ = (\RAM_MEM|Decoder0~132_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~132_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~132_combout\,
	combout => \RAM_MEM|Data~552_combout\);

-- Location: FF_X38_Y15_N29
\RAM_MEM|Data[72][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~552_combout\,
	ena => \RAM_MEM|Data[72][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[72][4]~q\);

-- Location: LCCOMB_X38_Y15_N22
\RAM_MEM|Data~551\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~551_combout\ = (\RAM_MEM|Decoder0~131_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~131_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~131_combout\,
	combout => \RAM_MEM|Data~551_combout\);

-- Location: FF_X38_Y15_N23
\RAM_MEM|Data[88][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~551_combout\,
	ena => \RAM_MEM|Data[88][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[88][4]~q\);

-- Location: LCCOMB_X38_Y15_N6
\RAM_MEM|Mux11~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~10_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[88][4]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[72][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[72][4]~q\,
	datac => \RAM_MEM|Data[88][4]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux11~10_combout\);

-- Location: LCCOMB_X38_Y11_N26
\WB_MUX_MEM1|F[12]~118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[12]~118_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & (((!\RAM_MEM|Data[1][2]~8_combout\)))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & ((\RAM_MEM|Data[1][2]~8_combout\ & (\RAM_MEM|Data[64][4]~q\)) # (!\RAM_MEM|Data[1][2]~8_combout\ & 
-- ((\RAM_MEM|Mux11~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[64][4]~q\,
	datab => \WB_MUX_MEM1|F[14]~2_combout\,
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \RAM_MEM|Mux11~10_combout\,
	combout => \WB_MUX_MEM1|F[12]~118_combout\);

-- Location: LCCOMB_X38_Y11_N8
\RAM_MEM|Data~550\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~550_combout\ = (\RAM_MEM|Decoder0~130_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~130_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~130_combout\,
	combout => \RAM_MEM|Data~550_combout\);

-- Location: FF_X38_Y11_N9
\RAM_MEM|Data[80][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~550_combout\,
	ena => \RAM_MEM|Data[80][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[80][4]~q\);

-- Location: LCCOMB_X39_Y14_N12
\RAM_MEM|Data~557\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~557_combout\ = (\RAM_MEM|Decoder0~137_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~137_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(12),
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \RAM_MEM|Decoder0~137_combout\,
	combout => \RAM_MEM|Data~557_combout\);

-- Location: FF_X39_Y14_N13
\RAM_MEM|Data[92][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~557_combout\,
	ena => \RAM_MEM|Data[92][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[92][4]~q\);

-- Location: LCCOMB_X39_Y12_N16
\RAM_MEM|Data~556\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~556_combout\ = (\RAM_MEM|Decoder0~136_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~136_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~136_combout\,
	combout => \RAM_MEM|Data~556_combout\);

-- Location: FF_X39_Y12_N17
\RAM_MEM|Data[68][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~556_combout\,
	ena => \RAM_MEM|Data[68][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[68][4]~q\);

-- Location: LCCOMB_X40_Y12_N12
\RAM_MEM|Data~555\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~555_combout\ = (\RAM_MEM|Decoder0~135_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~135_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~135_combout\,
	combout => \RAM_MEM|Data~555_combout\);

-- Location: FF_X40_Y12_N13
\RAM_MEM|Data[84][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~555_combout\,
	ena => \RAM_MEM|Data[84][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[84][4]~q\);

-- Location: LCCOMB_X39_Y12_N10
\RAM_MEM|Mux11~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~11_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[84][4]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[68][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[68][4]~q\,
	datac => \RAM_MEM|Data[84][4]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux11~11_combout\);

-- Location: LCCOMB_X38_Y14_N6
\RAM_MEM|Data~554\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~554_combout\ = (\RAM_MEM|Decoder0~134_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~134_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~134_combout\,
	combout => \RAM_MEM|Data~554_combout\);

-- Location: FF_X38_Y14_N7
\RAM_MEM|Data[76][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~554_combout\,
	ena => \RAM_MEM|Data[76][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[76][4]~q\);

-- Location: LCCOMB_X38_Y14_N16
\RAM_MEM|Mux11~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~12_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux11~11_combout\ & (\RAM_MEM|Data[92][4]~q\)) # (!\RAM_MEM|Mux11~11_combout\ & ((\RAM_MEM|Data[76][4]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux11~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[92][4]~q\,
	datac => \RAM_MEM|Mux11~11_combout\,
	datad => \RAM_MEM|Data[76][4]~q\,
	combout => \RAM_MEM|Mux11~12_combout\);

-- Location: LCCOMB_X38_Y11_N12
\WB_MUX_MEM1|F[12]~119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[12]~119_combout\ = (\WB_MUX_MEM1|F[12]~118_combout\ & (((\RAM_MEM|Mux11~12_combout\) # (!\WB_MUX_MEM1|F[14]~2_combout\)))) # (!\WB_MUX_MEM1|F[12]~118_combout\ & (\RAM_MEM|Data[80][4]~q\ & (\WB_MUX_MEM1|F[14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[12]~118_combout\,
	datab => \RAM_MEM|Data[80][4]~q\,
	datac => \WB_MUX_MEM1|F[14]~2_combout\,
	datad => \RAM_MEM|Mux11~12_combout\,
	combout => \WB_MUX_MEM1|F[12]~119_combout\);

-- Location: LCCOMB_X33_Y9_N26
\RAM_MEM|Data~559\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~559_combout\ = (\RAM_MEM|Decoder0~139_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~139_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~139_combout\,
	combout => \RAM_MEM|Data~559_combout\);

-- Location: FF_X33_Y9_N27
\RAM_MEM|Data[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~559_combout\,
	ena => \RAM_MEM|Data[8][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[8][4]~q\);

-- Location: LCCOMB_X33_Y9_N20
\RAM_MEM|Data~558\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~558_combout\ = (\RAM_MEM|Decoder0~138_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~138_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~138_combout\,
	combout => \RAM_MEM|Data~558_combout\);

-- Location: FF_X33_Y9_N21
\RAM_MEM|Data[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~558_combout\,
	ena => \RAM_MEM|Data[24][0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[24][4]~q\);

-- Location: LCCOMB_X33_Y9_N8
\RAM_MEM|Mux11~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~13_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[24][4]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[8][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[8][4]~q\,
	datab => \RAM_MEM|Data[24][4]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux11~13_combout\);

-- Location: LCCOMB_X35_Y15_N8
\RAM_MEM|Data~563\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~563_combout\ = (\RAM_MEM|Decoder0~143_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~143_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~143_combout\,
	combout => \RAM_MEM|Data~563_combout\);

-- Location: FF_X35_Y15_N9
\RAM_MEM|Data[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~563_combout\,
	ena => \RAM_MEM|Data[20][0]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[20][4]~q\);

-- Location: LCCOMB_X36_Y15_N2
\RAM_MEM|Data~564\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~564_combout\ = (\RAM_MEM|Decoder0~144_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~144_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(12),
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~144_combout\,
	combout => \RAM_MEM|Data~564_combout\);

-- Location: FF_X36_Y15_N3
\RAM_MEM|Data[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~564_combout\,
	ena => \RAM_MEM|Data[4][0]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[4][4]~q\);

-- Location: LCCOMB_X35_Y15_N14
\RAM_MEM|Mux11~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~14_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[20][4]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) 
-- & ((\RAM_MEM|Data[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[20][4]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[4][4]~q\,
	combout => \RAM_MEM|Mux11~14_combout\);

-- Location: LCCOMB_X35_Y15_N6
\RAM_MEM|Data~562\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~562_combout\ = (\RAM_MEM|Decoder0~142_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~142_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~142_combout\,
	combout => \RAM_MEM|Data~562_combout\);

-- Location: FF_X35_Y15_N7
\RAM_MEM|Data[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~562_combout\,
	ena => \RAM_MEM|Data[12][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[12][4]~q\);

-- Location: LCCOMB_X37_Y15_N26
\RAM_MEM|Data~565\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~565_combout\ = (\RAM_MEM|Decoder0~145_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~145_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~145_combout\,
	combout => \RAM_MEM|Data~565_combout\);

-- Location: FF_X37_Y15_N27
\RAM_MEM|Data[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~565_combout\,
	ena => \RAM_MEM|Data[28][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[28][4]~q\);

-- Location: LCCOMB_X36_Y15_N12
\RAM_MEM|Mux11~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~15_combout\ = (\RAM_MEM|Mux11~14_combout\ & (((\RAM_MEM|Data[28][4]~q\) # (!\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\RAM_MEM|Mux11~14_combout\ & (\RAM_MEM|Data[12][4]~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux11~14_combout\,
	datab => \RAM_MEM|Data[12][4]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[28][4]~q\,
	combout => \RAM_MEM|Mux11~15_combout\);

-- Location: LCCOMB_X37_Y8_N16
\RAM_MEM|Data~561\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~561_combout\ = (\RAM_MEM|Decoder0~141_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~141_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(12),
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \RAM_MEM|Decoder0~141_combout\,
	combout => \RAM_MEM|Data~561_combout\);

-- Location: FF_X37_Y8_N17
\RAM_MEM|Data[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~561_combout\,
	ena => \RAM_MEM|Data[0][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[0][4]~q\);

-- Location: LCCOMB_X39_Y11_N26
\RAM_MEM|Data~560\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~560_combout\ = (\RAM_MEM|Decoder0~140_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~140_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \RAM_MEM|Decoder0~140_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(12),
	combout => \RAM_MEM|Data~560_combout\);

-- Location: FF_X39_Y11_N27
\RAM_MEM|Data[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~560_combout\,
	ena => \RAM_MEM|Data[16][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[16][4]~q\);

-- Location: LCCOMB_X38_Y11_N2
\WB_MUX_MEM1|F[12]~120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[12]~120_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & (((\RAM_MEM|Data[16][4]~q\) # (!\RAM_MEM|Data[1][2]~8_combout\)))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & (\RAM_MEM|Data[0][4]~q\ & (\RAM_MEM|Data[1][2]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[0][4]~q\,
	datab => \WB_MUX_MEM1|F[14]~2_combout\,
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \RAM_MEM|Data[16][4]~q\,
	combout => \WB_MUX_MEM1|F[12]~120_combout\);

-- Location: LCCOMB_X38_Y11_N20
\WB_MUX_MEM1|F[12]~121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[12]~121_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & (((\WB_MUX_MEM1|F[12]~120_combout\)))) # (!\RAM_MEM|Data[1][2]~8_combout\ & ((\WB_MUX_MEM1|F[12]~120_combout\ & ((\RAM_MEM|Mux11~15_combout\))) # (!\WB_MUX_MEM1|F[12]~120_combout\ & 
-- (\RAM_MEM|Mux11~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux11~13_combout\,
	datab => \RAM_MEM|Data[1][2]~8_combout\,
	datac => \RAM_MEM|Mux11~15_combout\,
	datad => \WB_MUX_MEM1|F[12]~120_combout\,
	combout => \WB_MUX_MEM1|F[12]~121_combout\);

-- Location: LCCOMB_X38_Y11_N10
\WB_MUX_MEM1|F[12]~122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[12]~122_combout\ = (\WB_MUX_MEM1|F[14]~1_combout\ & (((\WB_MUX_MEM1|F[14]~5_combout\)))) # (!\WB_MUX_MEM1|F[14]~1_combout\ & ((\WB_MUX_MEM1|F[14]~5_combout\ & (\WB_MUX_MEM1|F[12]~119_combout\)) # (!\WB_MUX_MEM1|F[14]~5_combout\ & 
-- ((\WB_MUX_MEM1|F[12]~121_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[12]~119_combout\,
	datab => \WB_MUX_MEM1|F[14]~1_combout\,
	datac => \WB_MUX_MEM1|F[14]~5_combout\,
	datad => \WB_MUX_MEM1|F[12]~121_combout\,
	combout => \WB_MUX_MEM1|F[12]~122_combout\);

-- Location: LCCOMB_X38_Y11_N24
\WB_MUX_MEM1|F[12]~123\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[12]~123_combout\ = (\WB_MUX_MEM1|F[14]~1_combout\ & ((\WB_MUX_MEM1|F[12]~122_combout\ & (\RAM_MEM|Mux11~36_combout\)) # (!\WB_MUX_MEM1|F[12]~122_combout\ & ((\RAM_MEM|Mux11~9_combout\))))) # (!\WB_MUX_MEM1|F[14]~1_combout\ & 
-- (((\WB_MUX_MEM1|F[12]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux11~36_combout\,
	datab => \WB_MUX_MEM1|F[14]~1_combout\,
	datac => \RAM_MEM|Mux11~9_combout\,
	datad => \WB_MUX_MEM1|F[12]~122_combout\,
	combout => \WB_MUX_MEM1|F[12]~123_combout\);

-- Location: LCCOMB_X37_Y11_N16
\WB_MUX_MEM1|F[12]~128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[12]~128_combout\ = (\WB_MUX_MEM1|F[14]~10_combout\ & (((\WB_MUX_MEM1|F[14]~0_combout\) # (\WB_MUX_MEM1|F[12]~123_combout\)))) # (!\WB_MUX_MEM1|F[14]~10_combout\ & (\WB_MUX_MEM1|F[12]~127_combout\ & (!\WB_MUX_MEM1|F[14]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[12]~127_combout\,
	datab => \WB_MUX_MEM1|F[14]~10_combout\,
	datac => \WB_MUX_MEM1|F[14]~0_combout\,
	datad => \WB_MUX_MEM1|F[12]~123_combout\,
	combout => \WB_MUX_MEM1|F[12]~128_combout\);

-- Location: LCCOMB_X35_Y7_N26
\RAM_MEM|Data~633\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~633_combout\ = (\RAM_MEM|Decoder0~129_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~129_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~129_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \EX_MEM_pipeline|RF_D1|Output\(12),
	combout => \RAM_MEM|Data~633_combout\);

-- Location: FF_X35_Y7_N27
\RAM_MEM|Data[99][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~633_combout\,
	ena => \RAM_MEM|Data[1][2]~940_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[99][4]~q\);

-- Location: LCCOMB_X39_Y7_N8
\RAM_MEM|Data~620\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~620_combout\ = (\RAM_MEM|Decoder0~121_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~121_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~121_combout\,
	combout => \RAM_MEM|Data~620_combout\);

-- Location: FF_X39_Y7_N9
\RAM_MEM|Data[43][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~620_combout\,
	ena => \RAM_MEM|Data[1][2]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[43][4]~q\);

-- Location: LCCOMB_X41_Y6_N6
\RAM_MEM|Data~621\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~621_combout\ = (\RAM_MEM|Decoder0~122_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~122_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~122_combout\,
	combout => \RAM_MEM|Data~621_combout\);

-- Location: FF_X41_Y6_N7
\RAM_MEM|Data[51][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~621_combout\,
	ena => \RAM_MEM|Data[1][2]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[51][4]~q\);

-- Location: LCCOMB_X40_Y7_N14
\RAM_MEM|Data~622\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~622_combout\ = (\RAM_MEM|Decoder0~123_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~123_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~123_combout\,
	combout => \RAM_MEM|Data~622_combout\);

-- Location: FF_X40_Y7_N15
\RAM_MEM|Data[35][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~622_combout\,
	ena => \RAM_MEM|Data[1][2]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[35][4]~q\);

-- Location: LCCOMB_X40_Y6_N22
\RAM_MEM|Mux11~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~47_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[51][4]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) 
-- & ((\RAM_MEM|Data[35][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[51][4]~q\,
	datab => \RAM_MEM|Data[35][4]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux11~47_combout\);

-- Location: LCCOMB_X40_Y6_N28
\RAM_MEM|Data~623\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~623_combout\ = (\RAM_MEM|Decoder0~124_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~124_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~124_combout\,
	combout => \RAM_MEM|Data~623_combout\);

-- Location: FF_X40_Y6_N29
\RAM_MEM|Data[59][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~623_combout\,
	ena => \RAM_MEM|Data[1][2]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[59][4]~q\);

-- Location: LCCOMB_X40_Y6_N14
\RAM_MEM|Mux11~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~48_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux11~47_combout\ & ((\RAM_MEM|Data[59][4]~q\))) # (!\RAM_MEM|Mux11~47_combout\ & (\RAM_MEM|Data[43][4]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux11~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[43][4]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Mux11~47_combout\,
	datad => \RAM_MEM|Data[59][4]~q\,
	combout => \RAM_MEM|Mux11~48_combout\);

-- Location: LCCOMB_X36_Y6_N10
\RAM_MEM|Data~619\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~619_combout\ = (\RAM_MEM|Decoder0~120_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~120_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~120_combout\,
	combout => \RAM_MEM|Data~619_combout\);

-- Location: FF_X36_Y6_N11
\RAM_MEM|Data[63][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~619_combout\,
	ena => \RAM_MEM|Data[1][2]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[63][4]~q\);

-- Location: LCCOMB_X40_Y6_N8
\RAM_MEM|Data~616\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~616_combout\ = (\RAM_MEM|Decoder0~117_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~117_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~117_combout\,
	combout => \RAM_MEM|Data~616_combout\);

-- Location: FF_X40_Y6_N9
\RAM_MEM|Data[47][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~616_combout\,
	ena => \RAM_MEM|Data[1][2]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[47][4]~q\);

-- Location: LCCOMB_X37_Y8_N6
\RAM_MEM|Data~617\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~617_combout\ = (\RAM_MEM|Decoder0~118_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~118_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~118_combout\,
	combout => \RAM_MEM|Data~617_combout\);

-- Location: FF_X37_Y8_N7
\RAM_MEM|Data[55][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~617_combout\,
	ena => \RAM_MEM|Data[1][2]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[55][4]~q\);

-- Location: LCCOMB_X40_Y10_N14
\RAM_MEM|Data~618\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~618_combout\ = (\RAM_MEM|Decoder0~119_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~119_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~119_combout\,
	combout => \RAM_MEM|Data~618_combout\);

-- Location: FF_X40_Y10_N15
\RAM_MEM|Data[39][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~618_combout\,
	ena => \RAM_MEM|Data[1][2]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[39][4]~q\);

-- Location: LCCOMB_X40_Y6_N18
\RAM_MEM|Mux11~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~45_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[55][4]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) 
-- & ((\RAM_MEM|Data[39][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[55][4]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[39][4]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux11~45_combout\);

-- Location: LCCOMB_X40_Y6_N24
\RAM_MEM|Mux11~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~46_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux11~45_combout\ & (\RAM_MEM|Data[63][4]~q\)) # (!\RAM_MEM|Mux11~45_combout\ & ((\RAM_MEM|Data[47][4]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux11~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[63][4]~q\,
	datab => \RAM_MEM|Data[47][4]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux11~45_combout\,
	combout => \RAM_MEM|Mux11~46_combout\);

-- Location: LCCOMB_X39_Y6_N28
\RAM_MEM|Mux11~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~49_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux11~46_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux11~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Mux11~48_combout\,
	datad => \RAM_MEM|Mux11~46_combout\,
	combout => \RAM_MEM|Mux11~49_combout\);

-- Location: LCCOMB_X35_Y8_N30
\RAM_MEM|Data~624\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~624_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~53_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~53_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \RAM_MEM|Decoder0~53_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(4),
	combout => \RAM_MEM|Data~624_combout\);

-- Location: FF_X35_Y8_N31
\RAM_MEM|Data[97][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~624_combout\,
	ena => \RAM_MEM|Data[1][2]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[97][4]~q\);

-- Location: LCCOMB_X33_Y7_N18
\RAM_MEM|Data~628\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~628_combout\ = (\RAM_MEM|Decoder0~126_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~126_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(12),
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~126_combout\,
	combout => \RAM_MEM|Data~628_combout\);

-- Location: FF_X33_Y7_N19
\RAM_MEM|Data[61][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~628_combout\,
	ena => \RAM_MEM|Data[1][2]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[61][4]~q\);

-- Location: LCCOMB_X35_Y7_N12
\RAM_MEM|Data~626\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~626_combout\ = (\RAM_MEM|Decoder0~125_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~125_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~125_combout\,
	combout => \RAM_MEM|Data~626_combout\);

-- Location: FF_X35_Y7_N13
\RAM_MEM|Data[53][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~626_combout\,
	ena => \RAM_MEM|Data[1][2]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[53][4]~q\);

-- Location: LCCOMB_X38_Y7_N12
\RAM_MEM|Data~627\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~627_combout\ = (\RAM_MEM|Decoder0~107_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12)))))) # (!\RAM_MEM|Decoder0~107_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~107_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(12),
	combout => \RAM_MEM|Data~627_combout\);

-- Location: FF_X38_Y7_N13
\RAM_MEM|Data[37][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~627_combout\,
	ena => \RAM_MEM|Data[1][2]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[37][4]~q\);

-- Location: LCCOMB_X35_Y7_N14
\RAM_MEM|Mux11~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~50_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[53][4]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (((!\EX_MEM_pipeline|ALU1_C|Output\(3) & \RAM_MEM|Data[37][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[53][4]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[37][4]~q\,
	combout => \RAM_MEM|Mux11~50_combout\);

-- Location: LCCOMB_X34_Y7_N12
\RAM_MEM|Data~625\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~625_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~79_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~79_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datab => \RAM_MEM|Decoder0~80_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~79_combout\,
	combout => \RAM_MEM|Data~625_combout\);

-- Location: FF_X34_Y7_N13
\RAM_MEM|Data[45][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~625_combout\,
	ena => \RAM_MEM|Data[1][2]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[45][4]~q\);

-- Location: LCCOMB_X34_Y7_N22
\RAM_MEM|Mux11~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~51_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux11~50_combout\ & (\RAM_MEM|Data[61][4]~q\)) # (!\RAM_MEM|Mux11~50_combout\ & ((\RAM_MEM|Data[45][4]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux11~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[61][4]~q\,
	datac => \RAM_MEM|Mux11~50_combout\,
	datad => \RAM_MEM|Data[45][4]~q\,
	combout => \RAM_MEM|Mux11~51_combout\);

-- Location: LCCOMB_X38_Y6_N26
\RAM_MEM|Data~629\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~629_combout\ = (\RAM_MEM|Decoder0~111_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12)))))) # (!\RAM_MEM|Decoder0~111_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(4),
	datab => \RAM_MEM|Decoder0~111_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~629_combout\);

-- Location: FF_X38_Y6_N27
\RAM_MEM|Data[41][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~629_combout\,
	ena => \RAM_MEM|Data[1][2]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[41][4]~q\);

-- Location: LCCOMB_X38_Y6_N8
\RAM_MEM|Data~632\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~632_combout\ = (\RAM_MEM|Decoder0~128_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~128_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~128_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	combout => \RAM_MEM|Data~632_combout\);

-- Location: FF_X38_Y6_N9
\RAM_MEM|Data[57][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~632_combout\,
	ena => \RAM_MEM|Data[1][2]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[57][4]~q\);

-- Location: LCCOMB_X34_Y6_N26
\RAM_MEM|Data~631\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~631_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~113_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(4))) # (!\RAM_MEM|Decoder0~113_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(12)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(4),
	datac => \EX_MEM_pipeline|RF_D1|Output\(12),
	datad => \RAM_MEM|Decoder0~113_combout\,
	combout => \RAM_MEM|Data~631_combout\);

-- Location: FF_X34_Y6_N27
\RAM_MEM|Data[33][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~631_combout\,
	ena => \RAM_MEM|Data[1][2]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[33][4]~q\);

-- Location: LCCOMB_X38_Y6_N30
\RAM_MEM|Data~630\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~630_combout\ = (\RAM_MEM|Decoder0~127_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(4)))) # (!\RAM_MEM|Decoder0~127_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(12),
	datac => \EX_MEM_pipeline|RF_D1|Output\(4),
	datad => \RAM_MEM|Decoder0~127_combout\,
	combout => \RAM_MEM|Data~630_combout\);

-- Location: FF_X37_Y6_N19
\RAM_MEM|Data[49][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RAM_MEM|Data~630_combout\,
	sload => VCC,
	ena => \RAM_MEM|Data[1][2]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[49][4]~q\);

-- Location: LCCOMB_X37_Y6_N18
\RAM_MEM|Mux11~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~52_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\RAM_MEM|Data[49][4]~q\) # (\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[33][4]~q\ & ((!\EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Data[33][4]~q\,
	datac => \RAM_MEM|Data[49][4]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux11~52_combout\);

-- Location: LCCOMB_X38_Y6_N22
\RAM_MEM|Mux11~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~53_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux11~52_combout\ & ((\RAM_MEM|Data[57][4]~q\))) # (!\RAM_MEM|Mux11~52_combout\ & (\RAM_MEM|Data[41][4]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux11~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[41][4]~q\,
	datab => \RAM_MEM|Data[57][4]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux11~52_combout\,
	combout => \RAM_MEM|Mux11~53_combout\);

-- Location: LCCOMB_X34_Y7_N28
\RAM_MEM|Mux11~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux11~54_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux11~51_combout\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux11~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Mux11~51_combout\,
	datad => \RAM_MEM|Mux11~53_combout\,
	combout => \RAM_MEM|Mux11~54_combout\);

-- Location: LCCOMB_X35_Y7_N0
\WB_MUX_MEM1|F[4]~129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[4]~129_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Data[97][4]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(1))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (((!\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Mux11~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[97][4]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Mux11~54_combout\,
	combout => \WB_MUX_MEM1|F[4]~129_combout\);

-- Location: LCCOMB_X35_Y7_N20
\WB_MUX_MEM1|F[4]~130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[4]~130_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\WB_MUX_MEM1|F[4]~129_combout\ & (\RAM_MEM|Data[99][4]~q\)) # (!\WB_MUX_MEM1|F[4]~129_combout\ & ((\RAM_MEM|Mux11~49_combout\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(1) & 
-- (((\WB_MUX_MEM1|F[4]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[99][4]~q\,
	datab => \RAM_MEM|Mux11~49_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \WB_MUX_MEM1|F[4]~129_combout\,
	combout => \WB_MUX_MEM1|F[4]~130_combout\);

-- Location: LCCOMB_X29_Y11_N20
\WB_MUX_MEM1|F[12]~131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[12]~131_combout\ = (\WB_MUX_MEM1|F[14]~0_combout\ & ((\WB_MUX_MEM1|F[12]~128_combout\ & ((\WB_MUX_MEM1|F[4]~130_combout\))) # (!\WB_MUX_MEM1|F[12]~128_combout\ & (\RAM_MEM|Data[98][4]~q\)))) # (!\WB_MUX_MEM1|F[14]~0_combout\ & 
-- (((\WB_MUX_MEM1|F[12]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[98][4]~q\,
	datab => \WB_MUX_MEM1|F[14]~0_combout\,
	datac => \WB_MUX_MEM1|F[12]~128_combout\,
	datad => \WB_MUX_MEM1|F[4]~130_combout\,
	combout => \WB_MUX_MEM1|F[12]~131_combout\);

-- Location: LCCOMB_X29_Y11_N30
\PC|Output[12]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[12]~10_combout\ = (\EX_MEM_pipeline|WB_MUX|Output~q\ & ((\WB_MUX_MEM1|F[12]~131_combout\))) # (!\EX_MEM_pipeline|WB_MUX|Output~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|WB_MUX|Output~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(12),
	datad => \WB_MUX_MEM1|F[12]~131_combout\,
	combout => \PC|Output[12]~10_combout\);

-- Location: LCCOMB_X28_Y12_N0
\PC|Output[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[12]~feeder_combout\ = \PC|Output[12]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|Output[12]~10_combout\,
	combout => \PC|Output[12]~feeder_combout\);

-- Location: LCCOMB_X30_Y8_N24
\instruc_decode|ad|Outp[12]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad|Outp[12]~24_combout\ = (\IF_ID_Pipepline_Reg|PC|Output\(12) & (\instruc_decode|ad|Outp[11]~23\ $ (GND))) # (!\IF_ID_Pipepline_Reg|PC|Output\(12) & (!\instruc_decode|ad|Outp[11]~23\ & VCC))
-- \instruc_decode|ad|Outp[12]~25\ = CARRY((\IF_ID_Pipepline_Reg|PC|Output\(12) & !\instruc_decode|ad|Outp[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipepline_Reg|PC|Output\(12),
	datad => VCC,
	cin => \instruc_decode|ad|Outp[11]~23\,
	combout => \instruc_decode|ad|Outp[12]~24_combout\,
	cout => \instruc_decode|ad|Outp[12]~25\);

-- Location: LCCOMB_X29_Y8_N24
\instruc_decode|ad2|Outp[12]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad2|Outp[12]~24_combout\ = (\instruc_decode|ad|Outp[12]~24_combout\ & (\instruc_decode|ad2|Outp[11]~23\ $ (GND))) # (!\instruc_decode|ad|Outp[12]~24_combout\ & (!\instruc_decode|ad2|Outp[11]~23\ & VCC))
-- \instruc_decode|ad2|Outp[12]~25\ = CARRY((\instruc_decode|ad|Outp[12]~24_combout\ & !\instruc_decode|ad2|Outp[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \instruc_decode|ad|Outp[12]~24_combout\,
	datad => VCC,
	cin => \instruc_decode|ad2|Outp[11]~23\,
	combout => \instruc_decode|ad2|Outp[12]~24_combout\,
	cout => \instruc_decode|ad2|Outp[12]~25\);

-- Location: LCCOMB_X25_Y12_N22
\Adder_RR|Outp[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Adder_RR|Outp[12]~22_combout\ = (\RF|Mux19~4_combout\ & (!\Adder_RR|Outp[11]~21\)) # (!\RF|Mux19~4_combout\ & ((\Adder_RR|Outp[11]~21\) # (GND)))
-- \Adder_RR|Outp[12]~23\ = CARRY((!\Adder_RR|Outp[11]~21\) # (!\RF|Mux19~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux19~4_combout\,
	datad => VCC,
	cin => \Adder_RR|Outp[11]~21\,
	combout => \Adder_RR|Outp[12]~22_combout\,
	cout => \Adder_RR|Outp[12]~23\);

-- Location: LCCOMB_X27_Y12_N24
\IF_add|Outp[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_add|Outp[12]~22_combout\ = (\PC|Output\(12) & (!\IF_add|Outp[11]~21\)) # (!\PC|Output\(12) & ((\IF_add|Outp[11]~21\) # (GND)))
-- \IF_add|Outp[12]~23\ = CARRY((!\IF_add|Outp[11]~21\) # (!\PC|Output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|Output\(12),
	datad => VCC,
	cin => \IF_add|Outp[11]~21\,
	combout => \IF_add|Outp[12]~22_combout\,
	cout => \IF_add|Outp[12]~23\);

-- Location: LCCOMB_X28_Y12_N26
\PC_hazard_ctrl|PC_New[12]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[12]~19_combout\ = (\PC|Output[10]~17_combout\ & (((\PC|Output[10]~19_combout\)))) # (!\PC|Output[10]~17_combout\ & ((\PC|Output[10]~19_combout\ & (\IF_add|Outp[12]~22_combout\)) # (!\PC|Output[10]~19_combout\ & 
-- ((\ALU3_EX|Outp[12]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_add|Outp[12]~22_combout\,
	datab => \ALU3_EX|Outp[12]~22_combout\,
	datac => \PC|Output[10]~17_combout\,
	datad => \PC|Output[10]~19_combout\,
	combout => \PC_hazard_ctrl|PC_New[12]~19_combout\);

-- Location: LCCOMB_X28_Y12_N12
\PC_hazard_ctrl|PC_New[12]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[12]~20_combout\ = (\PC_hazard_ctrl|PC_New[12]~19_combout\ & (((\Adder_RR|Outp[12]~22_combout\) # (!\PC|Output[10]~17_combout\)))) # (!\PC_hazard_ctrl|PC_New[12]~19_combout\ & (\instruc_decode|ad2|Outp[12]~24_combout\ & 
-- ((\PC|Output[10]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|ad2|Outp[12]~24_combout\,
	datab => \Adder_RR|Outp[12]~22_combout\,
	datac => \PC_hazard_ctrl|PC_New[12]~19_combout\,
	datad => \PC|Output[10]~17_combout\,
	combout => \PC_hazard_ctrl|PC_New[12]~20_combout\);

-- Location: FF_X28_Y12_N1
\PC|Output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[12]~feeder_combout\,
	asdata => \PC_hazard_ctrl|PC_New[12]~20_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \R0_Haz_ctrl|ALT_INV_H_R0~1_combout\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|Output\(12));

-- Location: FF_X30_Y8_N25
\IF_ID_Pipepline_Reg|PC|Output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \PC|Output\(12),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|PC|Output\(12));

-- Location: LCCOMB_X29_Y10_N2
\ID_RR_pipeline|PC|Output[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_RR_pipeline|PC|Output[12]~feeder_combout\ = \IF_ID_Pipepline_Reg|PC|Output\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_ID_Pipepline_Reg|PC|Output\(12),
	combout => \ID_RR_pipeline|PC|Output[12]~feeder_combout\);

-- Location: FF_X29_Y10_N3
\ID_RR_pipeline|PC|Output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID_RR_pipeline|PC|Output[12]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|PC|Output\(12));

-- Location: FF_X27_Y11_N23
\RR_EX_pipeline|PC|Output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|PC|Output\(12),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|PC|Output\(12));

-- Location: LCCOMB_X27_Y11_N24
\ALU3_EX|Outp[13]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU3_EX|Outp[13]~24_combout\ = (\RR_EX_pipeline|PC|Output\(13) & (\ALU3_EX|Outp[12]~23\ $ (GND))) # (!\RR_EX_pipeline|PC|Output\(13) & (!\ALU3_EX|Outp[12]~23\ & VCC))
-- \ALU3_EX|Outp[13]~25\ = CARRY((\RR_EX_pipeline|PC|Output\(13) & !\ALU3_EX|Outp[12]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX_pipeline|PC|Output\(13),
	datad => VCC,
	cin => \ALU3_EX|Outp[12]~23\,
	combout => \ALU3_EX|Outp[13]~24_combout\,
	cout => \ALU3_EX|Outp[13]~25\);

-- Location: LCCOMB_X25_Y11_N26
\PCp2_EX[13]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCp2_EX[13]~24_combout\ = (\RR_EX_pipeline|PC|Output\(13) & (\PCp2_EX[12]~23\ $ (GND))) # (!\RR_EX_pipeline|PC|Output\(13) & (!\PCp2_EX[12]~23\ & VCC))
-- \PCp2_EX[13]~25\ = CARRY((\RR_EX_pipeline|PC|Output\(13) & !\PCp2_EX[12]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX_pipeline|PC|Output\(13),
	datad => VCC,
	cin => \PCp2_EX[12]~23\,
	combout => \PCp2_EX[13]~24_combout\,
	cout => \PCp2_EX[13]~25\);

-- Location: LCCOMB_X27_Y9_N24
\EX_MUX|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux2~0_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(1) & ((\RR_EX_pipeline|D3_MUX|Output\(0) & ((\PCp2_EX[13]~24_combout\))) # (!\RR_EX_pipeline|D3_MUX|Output\(0) & (\ALU3_EX|Outp[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU3_EX|Outp[13]~24_combout\,
	datab => \RR_EX_pipeline|D3_MUX|Output\(1),
	datac => \RR_EX_pipeline|D3_MUX|Output\(0),
	datad => \PCp2_EX[13]~24_combout\,
	combout => \EX_MUX|Mux2~0_combout\);

-- Location: LCCOMB_X27_Y9_N20
\EX_MUX|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux2~1_combout\ = (\EX_MUX|Mux2~0_combout\) # ((!\RR_EX_pipeline|D3_MUX|Output\(0) & (!\RR_EX_pipeline|D3_MUX|Output\(1) & \ALU1_EX|alu:temp[13]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|D3_MUX|Output\(0),
	datab => \EX_MUX|Mux2~0_combout\,
	datac => \RR_EX_pipeline|D3_MUX|Output\(1),
	datad => \ALU1_EX|alu:temp[13]~7_combout\,
	combout => \EX_MUX|Mux2~1_combout\);

-- Location: FF_X27_Y9_N21
\EX_MEM_pipeline|ALU1_C|Output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MUX|Mux2~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|ALU1_C|Output\(13));

-- Location: LCCOMB_X34_Y13_N28
\EX_MEM_pipeline|RF_D1|Output[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|RF_D1|Output[5]~feeder_combout\ = \RR_EX_pipeline|RF_D1|Output\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RR_EX_pipeline|RF_D1|Output\(5),
	combout => \EX_MEM_pipeline|RF_D1|Output[5]~feeder_combout\);

-- Location: FF_X34_Y13_N29
\EX_MEM_pipeline|RF_D1|Output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|RF_D1|Output[5]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RF_D1|Output\(5));

-- Location: FF_X32_Y11_N25
\EX_MEM_pipeline|RF_D1|Output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|RF_D1|Output\(13),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RF_D1|Output\(13));

-- Location: LCCOMB_X34_Y12_N0
\RAM_MEM|Data~734\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~734_combout\ = (\RAM_MEM|Decoder0~54_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~54_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~54_combout\,
	combout => \RAM_MEM|Data~734_combout\);

-- Location: FF_X34_Y12_N1
\RAM_MEM|Data[98][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~734_combout\,
	ena => \RAM_MEM|Data[98][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[98][5]~q\);

-- Location: LCCOMB_X39_Y11_N28
\RAM_MEM|Data~643\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~643_combout\ = (\RAM_MEM|Decoder0~106_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~106_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~106_combout\,
	combout => \RAM_MEM|Data~643_combout\);

-- Location: FF_X39_Y11_N29
\RAM_MEM|Data[46][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~643_combout\,
	ena => \RAM_MEM|Data[46][0]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[46][5]~q\);

-- Location: LCCOMB_X36_Y9_N6
\RAM_MEM|Data~646\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~646_combout\ = (\RAM_MEM|Decoder0~110_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~110_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~110_combout\,
	combout => \RAM_MEM|Data~646_combout\);

-- Location: FF_X36_Y9_N7
\RAM_MEM|Data[62][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~646_combout\,
	ena => \RAM_MEM|Data[62][0]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[62][5]~q\);

-- Location: LCCOMB_X40_Y9_N28
\RAM_MEM|Data~645\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~645_combout\ = (\RAM_MEM|Decoder0~109_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~109_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~109_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \EX_MEM_pipeline|RF_D1|Output\(5),
	combout => \RAM_MEM|Data~645_combout\);

-- Location: FF_X40_Y9_N29
\RAM_MEM|Data[38][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~645_combout\,
	ena => \RAM_MEM|Data[38][0]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[38][5]~q\);

-- Location: LCCOMB_X39_Y9_N18
\RAM_MEM|Data~644\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~644_combout\ = (\RAM_MEM|Decoder0~108_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~108_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~108_combout\,
	combout => \RAM_MEM|Data~644_combout\);

-- Location: FF_X39_Y9_N19
\RAM_MEM|Data[54][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~644_combout\,
	ena => \RAM_MEM|Data[54][0]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[54][5]~q\);

-- Location: LCCOMB_X39_Y9_N12
\RAM_MEM|Mux10~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~3_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[54][5]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) 
-- & (\RAM_MEM|Data[38][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[38][5]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[54][5]~q\,
	combout => \RAM_MEM|Mux10~3_combout\);

-- Location: LCCOMB_X39_Y9_N10
\RAM_MEM|Mux10~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~4_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux10~3_combout\ & ((\RAM_MEM|Data[62][5]~q\))) # (!\RAM_MEM|Mux10~3_combout\ & (\RAM_MEM|Data[46][5]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[46][5]~q\,
	datac => \RAM_MEM|Data[62][5]~q\,
	datad => \RAM_MEM|Mux10~3_combout\,
	combout => \RAM_MEM|Mux10~4_combout\);

-- Location: LCCOMB_X35_Y9_N28
\RAM_MEM|Data~647\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~647_combout\ = (\RAM_MEM|Decoder0~112_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~112_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~112_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	combout => \RAM_MEM|Data~647_combout\);

-- Location: FF_X35_Y9_N29
\RAM_MEM|Data[42][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~647_combout\,
	ena => \RAM_MEM|Data[42][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[42][5]~q\);

-- Location: LCCOMB_X38_Y9_N12
\RAM_MEM|Data~650\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~650_combout\ = (\RAM_MEM|Decoder0~116_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~116_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~116_combout\,
	combout => \RAM_MEM|Data~650_combout\);

-- Location: FF_X38_Y9_N13
\RAM_MEM|Data[58][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~650_combout\,
	ena => \RAM_MEM|Data[58][0]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[58][5]~q\);

-- Location: LCCOMB_X34_Y9_N0
\RAM_MEM|Data~648\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~648_combout\ = (\RAM_MEM|Decoder0~114_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~114_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \RAM_MEM|Decoder0~114_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(5),
	combout => \RAM_MEM|Data~648_combout\);

-- Location: FF_X34_Y9_N1
\RAM_MEM|Data[50][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~648_combout\,
	ena => \RAM_MEM|Data[50][0]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[50][5]~q\);

-- Location: LCCOMB_X34_Y9_N18
\RAM_MEM|Data~649\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~649_combout\ = (\RAM_MEM|Decoder0~115_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~115_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~115_combout\,
	combout => \RAM_MEM|Data~649_combout\);

-- Location: FF_X34_Y9_N19
\RAM_MEM|Data[34][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~649_combout\,
	ena => \RAM_MEM|Data[34][0]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[34][5]~q\);

-- Location: LCCOMB_X34_Y9_N24
\RAM_MEM|Mux10~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~5_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[50][5]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (((!\EX_MEM_pipeline|ALU1_C|Output\(3) & \RAM_MEM|Data[34][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Data[50][5]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[34][5]~q\,
	combout => \RAM_MEM|Mux10~5_combout\);

-- Location: LCCOMB_X35_Y9_N2
\RAM_MEM|Mux10~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~6_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux10~5_combout\ & ((\RAM_MEM|Data[58][5]~q\))) # (!\RAM_MEM|Mux10~5_combout\ & (\RAM_MEM|Data[42][5]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[42][5]~q\,
	datac => \RAM_MEM|Data[58][5]~q\,
	datad => \RAM_MEM|Mux10~5_combout\,
	combout => \RAM_MEM|Mux10~6_combout\);

-- Location: LCCOMB_X35_Y9_N16
\RAM_MEM|Mux10~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~7_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux10~4_combout\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux10~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Mux10~4_combout\,
	datad => \RAM_MEM|Mux10~6_combout\,
	combout => \RAM_MEM|Mux10~7_combout\);

-- Location: LCCOMB_X37_Y13_N14
\RAM_MEM|Data~642\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~642_combout\ = (\RAM_MEM|Decoder0~155_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~155_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~155_combout\,
	combout => \RAM_MEM|Data~642_combout\);

-- Location: FF_X37_Y13_N15
\RAM_MEM|Data[100][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~642_combout\,
	ena => \RAM_MEM|Data[100][0]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[100][5]~q\);

-- Location: LCCOMB_X34_Y12_N30
\RAM_MEM|Data~733\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~733_combout\ = (\RAM_MEM|Decoder0~146_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~146_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~146_combout\,
	combout => \RAM_MEM|Data~733_combout\);

-- Location: FF_X34_Y12_N31
\RAM_MEM|Data[96][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~733_combout\,
	ena => \RAM_MEM|Data[96][0]~938_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[96][5]~q\);

-- Location: LCCOMB_X36_Y11_N6
\RAM_MEM|Data~634\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~634_combout\ = (\RAM_MEM|Decoder0~149_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~149_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~149_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \EX_MEM_pipeline|RF_D1|Output\(5),
	combout => \RAM_MEM|Data~634_combout\);

-- Location: FF_X36_Y11_N7
\RAM_MEM|Data[48][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~634_combout\,
	ena => \RAM_MEM|Data[48][0]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[48][5]~q\);

-- Location: LCCOMB_X34_Y10_N8
\RAM_MEM|Data~640\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~640_combout\ = (\RAM_MEM|Decoder0~154_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~154_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~154_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \EX_MEM_pipeline|RF_D1|Output\(13),
	combout => \RAM_MEM|Data~640_combout\);

-- Location: FF_X34_Y10_N9
\RAM_MEM|Data[60][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~640_combout\,
	ena => \RAM_MEM|Data[60][0]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[60][5]~q\);

-- Location: LCCOMB_X33_Y10_N28
\RAM_MEM|Data~639\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~639_combout\ = (\RAM_MEM|Decoder0~153_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~153_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \RAM_MEM|Decoder0~153_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(13),
	combout => \RAM_MEM|Data~639_combout\);

-- Location: FF_X33_Y10_N29
\RAM_MEM|Data[36][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~639_combout\,
	ena => \RAM_MEM|Data[36][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[36][5]~q\);

-- Location: LCCOMB_X34_Y6_N20
\RAM_MEM|Data~638\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~638_combout\ = (\RAM_MEM|Decoder0~152_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~152_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \RAM_MEM|Decoder0~152_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(5),
	combout => \RAM_MEM|Data~638_combout\);

-- Location: FF_X34_Y6_N21
\RAM_MEM|Data[52][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~638_combout\,
	ena => \RAM_MEM|Data[52][0]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[52][5]~q\);

-- Location: LCCOMB_X34_Y6_N18
\RAM_MEM|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~1_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\EX_MEM_pipeline|ALU1_C|Output\(3)) # (\RAM_MEM|Data[52][5]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[36][5]~q\ & (!\EX_MEM_pipeline|ALU1_C|Output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Data[36][5]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[52][5]~q\,
	combout => \RAM_MEM|Mux10~1_combout\);

-- Location: LCCOMB_X32_Y10_N10
\RAM_MEM|Data~637\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~637_combout\ = (\RAM_MEM|Decoder0~151_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~151_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~151_combout\,
	combout => \RAM_MEM|Data~637_combout\);

-- Location: FF_X32_Y10_N11
\RAM_MEM|Data[44][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~637_combout\,
	ena => \RAM_MEM|Data[44][0]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[44][5]~q\);

-- Location: LCCOMB_X35_Y10_N8
\RAM_MEM|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~2_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux10~1_combout\ & (\RAM_MEM|Data[60][5]~q\)) # (!\RAM_MEM|Mux10~1_combout\ & ((\RAM_MEM|Data[44][5]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[60][5]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Mux10~1_combout\,
	datad => \RAM_MEM|Data[44][5]~q\,
	combout => \RAM_MEM|Mux10~2_combout\);

-- Location: LCCOMB_X36_Y10_N14
\RAM_MEM|Data~635\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~635_combout\ = (\RAM_MEM|Decoder0~147_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~147_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~147_combout\,
	combout => \RAM_MEM|Data~635_combout\);

-- Location: FF_X36_Y10_N15
\RAM_MEM|Data[56][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~635_combout\,
	ena => \RAM_MEM|Data[56][0]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[56][5]~q\);

-- Location: LCCOMB_X36_Y10_N28
\RAM_MEM|Data~636\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~636_combout\ = (\RAM_MEM|Decoder0~148_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~148_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~148_combout\,
	combout => \RAM_MEM|Data~636_combout\);

-- Location: FF_X36_Y10_N29
\RAM_MEM|Data[40][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~636_combout\,
	ena => \RAM_MEM|Data[40][0]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[40][5]~q\);

-- Location: LCCOMB_X35_Y10_N30
\RAM_MEM|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~0_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[56][5]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[40][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Data[56][5]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[40][5]~q\,
	combout => \RAM_MEM|Mux10~0_combout\);

-- Location: LCCOMB_X35_Y12_N30
\RAM_MEM|Data~677\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~677_combout\ = (\RAM_MEM|Decoder0~150_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~150_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~150_combout\,
	combout => \RAM_MEM|Data~677_combout\);

-- Location: FF_X35_Y12_N31
\RAM_MEM|Data[32][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~677_combout\,
	ena => \RAM_MEM|Data[32][0]~939_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[32][5]~q\);

-- Location: LCCOMB_X35_Y10_N6
\WB_MUX_MEM1|F[13]~164\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[13]~164_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & (((!\WB_MUX_MEM1|F[14]~2_combout\ & \RAM_MEM|Data[32][5]~q\)))) # (!\RAM_MEM|Data[1][2]~8_combout\ & ((\RAM_MEM|Mux10~0_combout\) # ((\WB_MUX_MEM1|F[14]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux10~0_combout\,
	datab => \RAM_MEM|Data[1][2]~8_combout\,
	datac => \WB_MUX_MEM1|F[14]~2_combout\,
	datad => \RAM_MEM|Data[32][5]~q\,
	combout => \WB_MUX_MEM1|F[13]~164_combout\);

-- Location: LCCOMB_X35_Y10_N28
\WB_MUX_MEM1|F[13]~165\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[13]~165_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & ((\WB_MUX_MEM1|F[13]~164_combout\ & ((\RAM_MEM|Mux10~2_combout\))) # (!\WB_MUX_MEM1|F[13]~164_combout\ & (\RAM_MEM|Data[48][5]~q\)))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & 
-- (((\WB_MUX_MEM1|F[13]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[48][5]~q\,
	datab => \RAM_MEM|Mux10~2_combout\,
	datac => \WB_MUX_MEM1|F[14]~2_combout\,
	datad => \WB_MUX_MEM1|F[13]~164_combout\,
	combout => \WB_MUX_MEM1|F[13]~165_combout\);

-- Location: LCCOMB_X35_Y10_N26
\WB_MUX_MEM1|F[13]~166\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[13]~166_combout\ = (\WB_MUX_MEM1|F[14]~11_combout\ & (\WB_MUX_MEM1|F[14]~12_combout\)) # (!\WB_MUX_MEM1|F[14]~11_combout\ & ((\WB_MUX_MEM1|F[14]~12_combout\ & (\RAM_MEM|Data[96][5]~q\)) # (!\WB_MUX_MEM1|F[14]~12_combout\ & 
-- ((\WB_MUX_MEM1|F[13]~165_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~11_combout\,
	datab => \WB_MUX_MEM1|F[14]~12_combout\,
	datac => \RAM_MEM|Data[96][5]~q\,
	datad => \WB_MUX_MEM1|F[13]~165_combout\,
	combout => \WB_MUX_MEM1|F[13]~166_combout\);

-- Location: LCCOMB_X34_Y13_N10
\WB_MUX_MEM1|F[13]~167\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[13]~167_combout\ = (\WB_MUX_MEM1|F[14]~11_combout\ & ((\WB_MUX_MEM1|F[13]~166_combout\ & ((\RAM_MEM|Data[100][5]~q\))) # (!\WB_MUX_MEM1|F[13]~166_combout\ & (\RAM_MEM|Mux10~7_combout\)))) # (!\WB_MUX_MEM1|F[14]~11_combout\ & 
-- (((\WB_MUX_MEM1|F[13]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~11_combout\,
	datab => \RAM_MEM|Mux10~7_combout\,
	datac => \RAM_MEM|Data[100][5]~q\,
	datad => \WB_MUX_MEM1|F[13]~166_combout\,
	combout => \WB_MUX_MEM1|F[13]~167_combout\);

-- Location: LCCOMB_X34_Y13_N24
\WB_MUX_MEM1|F[13]~168\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[13]~168_combout\ = (\WB_MUX_MEM1|F[14]~0_combout\ & ((\RAM_MEM|Data[98][5]~q\) # ((\WB_MUX_MEM1|F[14]~10_combout\)))) # (!\WB_MUX_MEM1|F[14]~0_combout\ & (((!\WB_MUX_MEM1|F[14]~10_combout\ & \WB_MUX_MEM1|F[13]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~0_combout\,
	datab => \RAM_MEM|Data[98][5]~q\,
	datac => \WB_MUX_MEM1|F[14]~10_combout\,
	datad => \WB_MUX_MEM1|F[13]~167_combout\,
	combout => \WB_MUX_MEM1|F[13]~168_combout\);

-- Location: LCCOMB_X35_Y6_N20
\RAM_MEM|Data~660\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~660_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~53_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~53_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \RAM_MEM|Decoder0~53_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \EX_MEM_pipeline|RF_D1|Output\(13),
	combout => \RAM_MEM|Data~660_combout\);

-- Location: FF_X35_Y6_N21
\RAM_MEM|Data[97][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~660_combout\,
	ena => \RAM_MEM|Data[1][2]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[97][5]~q\);

-- Location: LCCOMB_X38_Y6_N24
\RAM_MEM|Data~665\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~665_combout\ = (\RAM_MEM|Decoder0~111_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13))))) # (!\RAM_MEM|Decoder0~111_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datab => \RAM_MEM|Decoder0~111_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~665_combout\);

-- Location: FF_X38_Y6_N25
\RAM_MEM|Data[41][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~665_combout\,
	ena => \RAM_MEM|Data[1][2]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[41][5]~q\);

-- Location: LCCOMB_X38_Y6_N18
\RAM_MEM|Data~668\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~668_combout\ = (\RAM_MEM|Decoder0~128_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~128_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~128_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \EX_MEM_pipeline|RF_D1|Output\(13),
	combout => \RAM_MEM|Data~668_combout\);

-- Location: FF_X38_Y6_N19
\RAM_MEM|Data[57][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~668_combout\,
	ena => \RAM_MEM|Data[1][2]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[57][5]~q\);

-- Location: LCCOMB_X37_Y6_N4
\RAM_MEM|Data~666\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~666_combout\ = (\RAM_MEM|Decoder0~127_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~127_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~127_combout\,
	combout => \RAM_MEM|Data~666_combout\);

-- Location: FF_X37_Y6_N5
\RAM_MEM|Data[49][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~666_combout\,
	ena => \RAM_MEM|Data[1][2]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[49][5]~q\);

-- Location: LCCOMB_X34_Y6_N24
\RAM_MEM|Data~667\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~667_combout\ = (\RAM_MEM|Decoder0~113_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13))))) # (!\RAM_MEM|Decoder0~113_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datab => \RAM_MEM|Decoder0~113_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~667_combout\);

-- Location: FF_X34_Y6_N25
\RAM_MEM|Data[33][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~667_combout\,
	ena => \RAM_MEM|Data[1][2]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[33][5]~q\);

-- Location: LCCOMB_X34_Y6_N14
\RAM_MEM|Mux10~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~15_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[49][5]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) 
-- & ((\RAM_MEM|Data[33][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[49][5]~q\,
	datab => \RAM_MEM|Data[33][5]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux10~15_combout\);

-- Location: LCCOMB_X35_Y6_N18
\RAM_MEM|Mux10~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~16_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux10~15_combout\ & ((\RAM_MEM|Data[57][5]~q\))) # (!\RAM_MEM|Mux10~15_combout\ & (\RAM_MEM|Data[41][5]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux10~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[41][5]~q\,
	datab => \RAM_MEM|Data[57][5]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux10~15_combout\,
	combout => \RAM_MEM|Mux10~16_combout\);

-- Location: LCCOMB_X33_Y7_N24
\RAM_MEM|Data~664\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~664_combout\ = (\RAM_MEM|Decoder0~126_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~126_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~126_combout\,
	combout => \RAM_MEM|Data~664_combout\);

-- Location: FF_X33_Y7_N25
\RAM_MEM|Data[61][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~664_combout\,
	ena => \RAM_MEM|Data[1][2]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[61][5]~q\);

-- Location: LCCOMB_X36_Y7_N16
\RAM_MEM|Data~662\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~662_combout\ = (\RAM_MEM|Decoder0~125_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~125_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~125_combout\,
	combout => \RAM_MEM|Data~662_combout\);

-- Location: FF_X36_Y7_N17
\RAM_MEM|Data[53][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~662_combout\,
	ena => \RAM_MEM|Data[1][2]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[53][5]~q\);

-- Location: LCCOMB_X38_Y7_N10
\RAM_MEM|Data~663\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~663_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~107_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~107_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \RAM_MEM|Decoder0~107_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(5),
	combout => \RAM_MEM|Data~663_combout\);

-- Location: FF_X38_Y7_N11
\RAM_MEM|Data[37][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~663_combout\,
	ena => \RAM_MEM|Data[1][2]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[37][5]~q\);

-- Location: LCCOMB_X36_Y7_N30
\RAM_MEM|Mux10~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~13_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[53][5]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) 
-- & ((\RAM_MEM|Data[37][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[53][5]~q\,
	datac => \RAM_MEM|Data[37][5]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux10~13_combout\);

-- Location: LCCOMB_X34_Y7_N2
\RAM_MEM|Data~661\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~661_combout\ = (\RAM_MEM|Decoder0~79_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13)))))) # (!\RAM_MEM|Decoder0~79_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datab => \RAM_MEM|Decoder0~79_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~661_combout\);

-- Location: FF_X34_Y7_N3
\RAM_MEM|Data[45][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~661_combout\,
	ena => \RAM_MEM|Data[1][2]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[45][5]~q\);

-- Location: LCCOMB_X35_Y7_N18
\RAM_MEM|Mux10~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~14_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux10~13_combout\ & (\RAM_MEM|Data[61][5]~q\)) # (!\RAM_MEM|Mux10~13_combout\ & ((\RAM_MEM|Data[45][5]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux10~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[61][5]~q\,
	datac => \RAM_MEM|Mux10~13_combout\,
	datad => \RAM_MEM|Data[45][5]~q\,
	combout => \RAM_MEM|Mux10~14_combout\);

-- Location: LCCOMB_X35_Y6_N24
\RAM_MEM|Mux10~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~17_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux10~14_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux10~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Mux10~16_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Mux10~14_combout\,
	combout => \RAM_MEM|Mux10~17_combout\);

-- Location: LCCOMB_X34_Y6_N16
\WB_MUX_MEM1|F[5]~148\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[5]~148_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & (((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[97][5]~q\)) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux10~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[97][5]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Mux10~17_combout\,
	combout => \WB_MUX_MEM1|F[5]~148_combout\);

-- Location: LCCOMB_X35_Y6_N2
\RAM_MEM|Data~669\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~669_combout\ = (\RAM_MEM|Decoder0~129_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~129_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~129_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	combout => \RAM_MEM|Data~669_combout\);

-- Location: FF_X35_Y6_N3
\RAM_MEM|Data[99][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~669_combout\,
	ena => \RAM_MEM|Data[1][2]~940_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[99][5]~q\);

-- Location: LCCOMB_X39_Y7_N22
\RAM_MEM|Data~656\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~656_combout\ = (\RAM_MEM|Decoder0~121_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~121_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~121_combout\,
	combout => \RAM_MEM|Data~656_combout\);

-- Location: FF_X39_Y7_N23
\RAM_MEM|Data[43][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~656_combout\,
	ena => \RAM_MEM|Data[1][2]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[43][5]~q\);

-- Location: LCCOMB_X40_Y7_N0
\RAM_MEM|Data~658\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~658_combout\ = (\RAM_MEM|Decoder0~123_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~123_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~123_combout\,
	combout => \RAM_MEM|Data~658_combout\);

-- Location: FF_X40_Y7_N1
\RAM_MEM|Data[35][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~658_combout\,
	ena => \RAM_MEM|Data[1][2]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[35][5]~q\);

-- Location: LCCOMB_X39_Y6_N12
\RAM_MEM|Data~657\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~657_combout\ = (\RAM_MEM|Decoder0~122_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~122_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~122_combout\,
	combout => \RAM_MEM|Data~657_combout\);

-- Location: FF_X39_Y6_N13
\RAM_MEM|Data[51][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~657_combout\,
	ena => \RAM_MEM|Data[1][2]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[51][5]~q\);

-- Location: LCCOMB_X39_Y7_N28
\RAM_MEM|Mux10~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~10_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[51][5]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[35][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[35][5]~q\,
	datac => \RAM_MEM|Data[51][5]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux10~10_combout\);

-- Location: LCCOMB_X39_Y7_N18
\RAM_MEM|Data~659\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~659_combout\ = (\RAM_MEM|Decoder0~124_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~124_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~124_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \EX_MEM_pipeline|RF_D1|Output\(13),
	combout => \RAM_MEM|Data~659_combout\);

-- Location: FF_X39_Y7_N19
\RAM_MEM|Data[59][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~659_combout\,
	ena => \RAM_MEM|Data[1][2]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[59][5]~q\);

-- Location: LCCOMB_X39_Y7_N4
\RAM_MEM|Mux10~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~11_combout\ = (\RAM_MEM|Mux10~10_combout\ & (((\RAM_MEM|Data[59][5]~q\) # (!\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\RAM_MEM|Mux10~10_combout\ & (\RAM_MEM|Data[43][5]~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[43][5]~q\,
	datab => \RAM_MEM|Mux10~10_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[59][5]~q\,
	combout => \RAM_MEM|Mux10~11_combout\);

-- Location: LCCOMB_X37_Y8_N0
\RAM_MEM|Data~653\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~653_combout\ = (\RAM_MEM|Decoder0~118_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~118_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~118_combout\,
	combout => \RAM_MEM|Data~653_combout\);

-- Location: FF_X37_Y8_N1
\RAM_MEM|Data[55][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~653_combout\,
	ena => \RAM_MEM|Data[1][2]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[55][5]~q\);

-- Location: LCCOMB_X40_Y10_N12
\RAM_MEM|Data~654\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~654_combout\ = (\RAM_MEM|Decoder0~119_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~119_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~119_combout\,
	combout => \RAM_MEM|Data~654_combout\);

-- Location: FF_X40_Y10_N13
\RAM_MEM|Data[39][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~654_combout\,
	ena => \RAM_MEM|Data[1][2]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[39][5]~q\);

-- Location: LCCOMB_X40_Y9_N6
\RAM_MEM|Mux10~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~8_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[55][5]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\RAM_MEM|Data[39][5]~q\ & !\EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Data[55][5]~q\,
	datac => \RAM_MEM|Data[39][5]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux10~8_combout\);

-- Location: LCCOMB_X36_Y6_N24
\RAM_MEM|Data~655\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~655_combout\ = (\RAM_MEM|Decoder0~120_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~120_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~120_combout\,
	combout => \RAM_MEM|Data~655_combout\);

-- Location: FF_X36_Y6_N25
\RAM_MEM|Data[63][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~655_combout\,
	ena => \RAM_MEM|Data[1][2]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[63][5]~q\);

-- Location: LCCOMB_X39_Y6_N10
\RAM_MEM|Data~652\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~652_combout\ = (\RAM_MEM|Decoder0~117_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~117_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~117_combout\,
	combout => \RAM_MEM|Data~652_combout\);

-- Location: FF_X39_Y6_N11
\RAM_MEM|Data[47][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~652_combout\,
	ena => \RAM_MEM|Data[1][2]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[47][5]~q\);

-- Location: LCCOMB_X39_Y9_N28
\RAM_MEM|Mux10~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~9_combout\ = (\RAM_MEM|Mux10~8_combout\ & ((\RAM_MEM|Data[63][5]~q\) # ((!\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\RAM_MEM|Mux10~8_combout\ & (((\RAM_MEM|Data[47][5]~q\ & \EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux10~8_combout\,
	datab => \RAM_MEM|Data[63][5]~q\,
	datac => \RAM_MEM|Data[47][5]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux10~9_combout\);

-- Location: LCCOMB_X39_Y9_N2
\RAM_MEM|Mux10~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~12_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux10~9_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux10~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Mux10~11_combout\,
	datad => \RAM_MEM|Mux10~9_combout\,
	combout => \RAM_MEM|Mux10~12_combout\);

-- Location: LCCOMB_X35_Y6_N8
\WB_MUX_MEM1|F[5]~149\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[5]~149_combout\ = (\WB_MUX_MEM1|F[5]~148_combout\ & ((\RAM_MEM|Data[99][5]~q\) # ((!\EX_MEM_pipeline|ALU1_C|Output\(1))))) # (!\WB_MUX_MEM1|F[5]~148_combout\ & (((\EX_MEM_pipeline|ALU1_C|Output\(1) & \RAM_MEM|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[5]~148_combout\,
	datab => \RAM_MEM|Data[99][5]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Mux10~12_combout\,
	combout => \WB_MUX_MEM1|F[5]~149_combout\);

-- Location: LCCOMB_X36_Y11_N16
\RAM_MEM|Data~641\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~641_combout\ = (\RAM_MEM|Decoder0~133_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~133_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~133_combout\,
	combout => \RAM_MEM|Data~641_combout\);

-- Location: FF_X36_Y11_N17
\RAM_MEM|Data[64][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~641_combout\,
	ena => \RAM_MEM|Data[64][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[64][5]~q\);

-- Location: LCCOMB_X37_Y13_N0
\RAM_MEM|Data~728\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~728_combout\ = (\RAM_MEM|Decoder0~130_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~130_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \RAM_MEM|Decoder0~130_combout\,
	combout => \RAM_MEM|Data~728_combout\);

-- Location: FF_X37_Y13_N1
\RAM_MEM|Data[80][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~728_combout\,
	ena => \RAM_MEM|Data[80][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[80][5]~q\);

-- Location: LCCOMB_X37_Y14_N6
\WB_MUX_MEM1|F[13]~158\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[13]~158_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & ((\WB_MUX_MEM1|F[14]~2_combout\ & ((\RAM_MEM|Data[80][5]~q\))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & (\RAM_MEM|Data[64][5]~q\)))) # (!\RAM_MEM|Data[1][2]~8_combout\ & 
-- (((\WB_MUX_MEM1|F[14]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[64][5]~q\,
	datab => \RAM_MEM|Data[1][2]~8_combout\,
	datac => \WB_MUX_MEM1|F[14]~2_combout\,
	datad => \RAM_MEM|Data[80][5]~q\,
	combout => \WB_MUX_MEM1|F[13]~158_combout\);

-- Location: LCCOMB_X39_Y14_N26
\RAM_MEM|Data~732\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~732_combout\ = (\RAM_MEM|Decoder0~137_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~137_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \RAM_MEM|Decoder0~137_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(5),
	combout => \RAM_MEM|Data~732_combout\);

-- Location: FF_X39_Y14_N27
\RAM_MEM|Data[92][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~732_combout\,
	ena => \RAM_MEM|Data[92][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[92][5]~q\);

-- Location: LCCOMB_X39_Y12_N28
\RAM_MEM|Data~731\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~731_combout\ = (\RAM_MEM|Decoder0~136_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~136_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~136_combout\,
	combout => \RAM_MEM|Data~731_combout\);

-- Location: FF_X39_Y12_N29
\RAM_MEM|Data[68][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~731_combout\,
	ena => \RAM_MEM|Data[68][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[68][5]~q\);

-- Location: LCCOMB_X40_Y12_N18
\RAM_MEM|Data~730\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~730_combout\ = (\RAM_MEM|Decoder0~135_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~135_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~135_combout\,
	combout => \RAM_MEM|Data~730_combout\);

-- Location: FF_X40_Y12_N19
\RAM_MEM|Data[84][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~730_combout\,
	ena => \RAM_MEM|Data[84][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[84][5]~q\);

-- Location: LCCOMB_X39_Y12_N26
\RAM_MEM|Mux10~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~53_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\EX_MEM_pipeline|ALU1_C|Output\(3)) # (\RAM_MEM|Data[84][5]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[68][5]~q\ & (!\EX_MEM_pipeline|ALU1_C|Output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Data[68][5]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[84][5]~q\,
	combout => \RAM_MEM|Mux10~53_combout\);

-- Location: LCCOMB_X38_Y14_N12
\RAM_MEM|Data~729\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~729_combout\ = (\RAM_MEM|Decoder0~134_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~134_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datab => \RAM_MEM|Decoder0~134_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(5),
	combout => \RAM_MEM|Data~729_combout\);

-- Location: FF_X38_Y14_N13
\RAM_MEM|Data[76][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~729_combout\,
	ena => \RAM_MEM|Data[76][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[76][5]~q\);

-- Location: LCCOMB_X38_Y14_N26
\RAM_MEM|Mux10~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~54_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux10~53_combout\ & (\RAM_MEM|Data[92][5]~q\)) # (!\RAM_MEM|Mux10~53_combout\ & ((\RAM_MEM|Data[76][5]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux10~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[92][5]~q\,
	datac => \RAM_MEM|Mux10~53_combout\,
	datad => \RAM_MEM|Data[76][5]~q\,
	combout => \RAM_MEM|Mux10~54_combout\);

-- Location: LCCOMB_X38_Y15_N4
\RAM_MEM|Data~726\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~726_combout\ = (\RAM_MEM|Decoder0~131_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~131_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~131_combout\,
	combout => \RAM_MEM|Data~726_combout\);

-- Location: FF_X38_Y15_N5
\RAM_MEM|Data[88][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~726_combout\,
	ena => \RAM_MEM|Data[88][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[88][5]~q\);

-- Location: LCCOMB_X38_Y15_N10
\RAM_MEM|Data~727\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~727_combout\ = (\RAM_MEM|Decoder0~132_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~132_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~132_combout\,
	combout => \RAM_MEM|Data~727_combout\);

-- Location: FF_X38_Y15_N11
\RAM_MEM|Data[72][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~727_combout\,
	ena => \RAM_MEM|Data[72][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[72][5]~q\);

-- Location: LCCOMB_X38_Y15_N16
\RAM_MEM|Mux10~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~52_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[88][5]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[72][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[88][5]~q\,
	datad => \RAM_MEM|Data[72][5]~q\,
	combout => \RAM_MEM|Mux10~52_combout\);

-- Location: LCCOMB_X37_Y14_N20
\WB_MUX_MEM1|F[13]~159\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[13]~159_combout\ = (\WB_MUX_MEM1|F[13]~158_combout\ & ((\RAM_MEM|Mux10~54_combout\) # ((\RAM_MEM|Data[1][2]~8_combout\)))) # (!\WB_MUX_MEM1|F[13]~158_combout\ & (((!\RAM_MEM|Data[1][2]~8_combout\ & \RAM_MEM|Mux10~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[13]~158_combout\,
	datab => \RAM_MEM|Mux10~54_combout\,
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \RAM_MEM|Mux10~52_combout\,
	combout => \WB_MUX_MEM1|F[13]~159_combout\);

-- Location: LCCOMB_X35_Y14_N2
\RAM_MEM|Data~670\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~670_combout\ = (\RAM_MEM|Decoder0~140_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~140_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~140_combout\,
	combout => \RAM_MEM|Data~670_combout\);

-- Location: FF_X35_Y14_N3
\RAM_MEM|Data[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~670_combout\,
	ena => \RAM_MEM|Data[16][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[16][5]~q\);

-- Location: LCCOMB_X37_Y15_N20
\RAM_MEM|Data~673\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~673_combout\ = (\RAM_MEM|Decoder0~142_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~142_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~142_combout\,
	combout => \RAM_MEM|Data~673_combout\);

-- Location: FF_X37_Y15_N21
\RAM_MEM|Data[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~673_combout\,
	ena => \RAM_MEM|Data[12][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[12][5]~q\);

-- Location: LCCOMB_X36_Y15_N22
\RAM_MEM|Data~675\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~675_combout\ = (\RAM_MEM|Decoder0~144_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~144_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~144_combout\,
	combout => \RAM_MEM|Data~675_combout\);

-- Location: FF_X36_Y15_N23
\RAM_MEM|Data[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~675_combout\,
	ena => \RAM_MEM|Data[4][0]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[4][5]~q\);

-- Location: LCCOMB_X35_Y15_N0
\RAM_MEM|Data~674\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~674_combout\ = (\RAM_MEM|Decoder0~143_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~143_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~143_combout\,
	combout => \RAM_MEM|Data~674_combout\);

-- Location: FF_X35_Y15_N1
\RAM_MEM|Data[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~674_combout\,
	ena => \RAM_MEM|Data[20][0]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[20][5]~q\);

-- Location: LCCOMB_X36_Y14_N28
\RAM_MEM|Mux10~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~19_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[20][5]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[4][5]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[20][5]~q\,
	combout => \RAM_MEM|Mux10~19_combout\);

-- Location: LCCOMB_X37_Y15_N10
\RAM_MEM|Data~676\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~676_combout\ = (\RAM_MEM|Decoder0~145_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~145_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~145_combout\,
	combout => \RAM_MEM|Data~676_combout\);

-- Location: FF_X37_Y15_N11
\RAM_MEM|Data[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~676_combout\,
	ena => \RAM_MEM|Data[28][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[28][5]~q\);

-- Location: LCCOMB_X37_Y14_N0
\RAM_MEM|Mux10~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~20_combout\ = (\RAM_MEM|Mux10~19_combout\ & (((\RAM_MEM|Data[28][5]~q\) # (!\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\RAM_MEM|Mux10~19_combout\ & (\RAM_MEM|Data[12][5]~q\ & ((\EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[12][5]~q\,
	datab => \RAM_MEM|Mux10~19_combout\,
	datac => \RAM_MEM|Data[28][5]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux10~20_combout\);

-- Location: LCCOMB_X34_Y13_N6
\RAM_MEM|Data~651\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~651_combout\ = (\RAM_MEM|Decoder0~141_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~141_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~141_combout\,
	combout => \RAM_MEM|Data~651_combout\);

-- Location: FF_X35_Y13_N9
\RAM_MEM|Data[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RAM_MEM|Data~651_combout\,
	sload => VCC,
	ena => \RAM_MEM|Data[0][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[0][5]~q\);

-- Location: LCCOMB_X32_Y10_N0
\RAM_MEM|Data~672\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~672_combout\ = (\RAM_MEM|Decoder0~139_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~139_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~139_combout\,
	combout => \RAM_MEM|Data~672_combout\);

-- Location: FF_X32_Y10_N1
\RAM_MEM|Data[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~672_combout\,
	ena => \RAM_MEM|Data[8][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[8][5]~q\);

-- Location: LCCOMB_X33_Y9_N2
\RAM_MEM|Data~671\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~671_combout\ = (\RAM_MEM|Decoder0~138_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~138_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~138_combout\,
	combout => \RAM_MEM|Data~671_combout\);

-- Location: FF_X33_Y9_N3
\RAM_MEM|Data[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~671_combout\,
	ena => \RAM_MEM|Data[24][0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[24][5]~q\);

-- Location: LCCOMB_X33_Y10_N26
\RAM_MEM|Mux10~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~18_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[24][5]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[8][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[8][5]~q\,
	datab => \RAM_MEM|Data[24][5]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux10~18_combout\);

-- Location: LCCOMB_X37_Y14_N18
\WB_MUX_MEM1|F[13]~160\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[13]~160_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & (\RAM_MEM|Data[0][5]~q\ & (!\WB_MUX_MEM1|F[14]~2_combout\))) # (!\RAM_MEM|Data[1][2]~8_combout\ & (((\WB_MUX_MEM1|F[14]~2_combout\) # (\RAM_MEM|Mux10~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[0][5]~q\,
	datab => \RAM_MEM|Data[1][2]~8_combout\,
	datac => \WB_MUX_MEM1|F[14]~2_combout\,
	datad => \RAM_MEM|Mux10~18_combout\,
	combout => \WB_MUX_MEM1|F[13]~160_combout\);

-- Location: LCCOMB_X37_Y14_N16
\WB_MUX_MEM1|F[13]~161\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[13]~161_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & ((\WB_MUX_MEM1|F[13]~160_combout\ & ((\RAM_MEM|Mux10~20_combout\))) # (!\WB_MUX_MEM1|F[13]~160_combout\ & (\RAM_MEM|Data[16][5]~q\)))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & 
-- (((\WB_MUX_MEM1|F[13]~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[16][5]~q\,
	datab => \RAM_MEM|Mux10~20_combout\,
	datac => \WB_MUX_MEM1|F[14]~2_combout\,
	datad => \WB_MUX_MEM1|F[13]~160_combout\,
	combout => \WB_MUX_MEM1|F[13]~161_combout\);

-- Location: LCCOMB_X38_Y14_N2
\RAM_MEM|Data~681\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~681_combout\ = (\RAM_MEM|Decoder0~62_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~62_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \RAM_MEM|Decoder0~62_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(13),
	combout => \RAM_MEM|Data~681_combout\);

-- Location: FF_X38_Y14_N3
\RAM_MEM|Data[78][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~681_combout\,
	ena => \RAM_MEM|Data[78][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[78][5]~q\);

-- Location: LCCOMB_X41_Y14_N16
\RAM_MEM|Data~678\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~678_combout\ = (\RAM_MEM|Decoder0~58_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~58_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datab => \RAM_MEM|Decoder0~58_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(5),
	combout => \RAM_MEM|Data~678_combout\);

-- Location: FF_X41_Y14_N17
\RAM_MEM|Data[74][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~678_combout\,
	ena => \RAM_MEM|Data[74][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[74][5]~q\);

-- Location: LCCOMB_X40_Y15_N2
\RAM_MEM|Data~679\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~679_combout\ = (\RAM_MEM|Decoder0~56_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~56_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~56_combout\,
	combout => \RAM_MEM|Data~679_combout\);

-- Location: FF_X40_Y15_N3
\RAM_MEM|Data[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~679_combout\,
	ena => \RAM_MEM|Data[14][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[14][5]~q\);

-- Location: LCCOMB_X43_Y14_N30
\RAM_MEM|Data~680\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~680_combout\ = (\RAM_MEM|Decoder0~60_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~60_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~60_combout\,
	combout => \RAM_MEM|Data~680_combout\);

-- Location: FF_X43_Y14_N31
\RAM_MEM|Data[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~680_combout\,
	ena => \RAM_MEM|Data[10][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[10][5]~q\);

-- Location: LCCOMB_X42_Y14_N28
\RAM_MEM|Mux10~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~21_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[14][5]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) 
-- & ((\RAM_MEM|Data[10][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[14][5]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[10][5]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux10~21_combout\);

-- Location: LCCOMB_X42_Y14_N2
\RAM_MEM|Mux10~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~22_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux10~21_combout\ & (\RAM_MEM|Data[78][5]~q\)) # (!\RAM_MEM|Mux10~21_combout\ & ((\RAM_MEM|Data[74][5]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux10~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[78][5]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[74][5]~q\,
	datad => \RAM_MEM|Mux10~21_combout\,
	combout => \RAM_MEM|Mux10~22_combout\);

-- Location: LCCOMB_X43_Y14_N6
\RAM_MEM|Data~689\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~689_combout\ = (\RAM_MEM|Decoder0~74_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~74_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~74_combout\,
	combout => \RAM_MEM|Data~689_combout\);

-- Location: FF_X43_Y14_N7
\RAM_MEM|Data[70][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~689_combout\,
	ena => \RAM_MEM|Data[70][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[70][5]~q\);

-- Location: LCCOMB_X42_Y14_N16
\RAM_MEM|Data~686\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~686_combout\ = (\RAM_MEM|Decoder0~71_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~71_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datab => \RAM_MEM|Decoder0~71_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(5),
	combout => \RAM_MEM|Data~686_combout\);

-- Location: FF_X42_Y14_N17
\RAM_MEM|Data[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~686_combout\,
	ena => \RAM_MEM|Data[6][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[6][5]~q\);

-- Location: LCCOMB_X45_Y14_N6
\RAM_MEM|Data~688\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~688_combout\ = (\RAM_MEM|Decoder0~73_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~73_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~73_combout\,
	combout => \RAM_MEM|Data~688_combout\);

-- Location: FF_X45_Y14_N7
\RAM_MEM|Data[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~688_combout\,
	ena => \RAM_MEM|Data[2][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[2][5]~q\);

-- Location: LCCOMB_X45_Y14_N16
\RAM_MEM|Data~687\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~687_combout\ = (\RAM_MEM|Decoder0~72_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~72_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~72_combout\,
	combout => \RAM_MEM|Data~687_combout\);

-- Location: FF_X45_Y14_N17
\RAM_MEM|Data[66][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~687_combout\,
	ena => \RAM_MEM|Data[66][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[66][5]~q\);

-- Location: LCCOMB_X44_Y14_N24
\RAM_MEM|Mux10~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~25_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\RAM_MEM|Data[66][5]~q\) # (\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[2][5]~q\ & ((!\EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[2][5]~q\,
	datab => \RAM_MEM|Data[66][5]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux10~25_combout\);

-- Location: LCCOMB_X43_Y14_N4
\RAM_MEM|Mux10~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~26_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux10~25_combout\ & (\RAM_MEM|Data[70][5]~q\)) # (!\RAM_MEM|Mux10~25_combout\ & ((\RAM_MEM|Data[6][5]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux10~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[70][5]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Data[6][5]~q\,
	datad => \RAM_MEM|Mux10~25_combout\,
	combout => \RAM_MEM|Mux10~26_combout\);

-- Location: LCCOMB_X44_Y13_N30
\RAM_MEM|Data~682\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~682_combout\ = (\RAM_MEM|Decoder0~64_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~64_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~64_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \EX_MEM_pipeline|RF_D1|Output\(13),
	combout => \RAM_MEM|Data~682_combout\);

-- Location: FF_X44_Y13_N31
\RAM_MEM|Data[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~682_combout\,
	ena => \RAM_MEM|Data[22][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[22][5]~q\);

-- Location: LCCOMB_X40_Y7_N6
\RAM_MEM|Data~685\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~685_combout\ = (\RAM_MEM|Decoder0~70_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~70_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~70_combout\,
	combout => \RAM_MEM|Data~685_combout\);

-- Location: FF_X40_Y7_N7
\RAM_MEM|Data[86][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~685_combout\,
	ena => \RAM_MEM|Data[86][0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[86][5]~q\);

-- Location: LCCOMB_X42_Y13_N14
\RAM_MEM|Data~684\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~684_combout\ = (\RAM_MEM|Decoder0~68_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~68_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~68_combout\,
	combout => \RAM_MEM|Data~684_combout\);

-- Location: FF_X42_Y13_N15
\RAM_MEM|Data[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~684_combout\,
	ena => \RAM_MEM|Data[18][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[18][5]~q\);

-- Location: LCCOMB_X43_Y13_N2
\RAM_MEM|Data~683\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~683_combout\ = (\RAM_MEM|Decoder0~66_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~66_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datab => \RAM_MEM|Decoder0~66_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(5),
	combout => \RAM_MEM|Data~683_combout\);

-- Location: FF_X43_Y13_N3
\RAM_MEM|Data[82][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~683_combout\,
	ena => \RAM_MEM|Data[82][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[82][5]~q\);

-- Location: LCCOMB_X43_Y13_N0
\RAM_MEM|Mux10~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~23_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Data[82][5]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[18][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[18][5]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Data[82][5]~q\,
	combout => \RAM_MEM|Mux10~23_combout\);

-- Location: LCCOMB_X43_Y14_N28
\RAM_MEM|Mux10~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~24_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux10~23_combout\ & ((\RAM_MEM|Data[86][5]~q\))) # (!\RAM_MEM|Mux10~23_combout\ & (\RAM_MEM|Data[22][5]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux10~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[22][5]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Data[86][5]~q\,
	datad => \RAM_MEM|Mux10~23_combout\,
	combout => \RAM_MEM|Mux10~24_combout\);

-- Location: LCCOMB_X43_Y14_N22
\RAM_MEM|Mux10~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~27_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\EX_MEM_pipeline|ALU1_C|Output\(3)) # (\RAM_MEM|Mux10~24_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Mux10~26_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Mux10~26_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux10~24_combout\,
	combout => \RAM_MEM|Mux10~27_combout\);

-- Location: LCCOMB_X39_Y13_N0
\RAM_MEM|Data~690\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~690_combout\ = (\RAM_MEM|Decoder0~76_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~76_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~76_combout\,
	combout => \RAM_MEM|Data~690_combout\);

-- Location: FF_X39_Y13_N1
\RAM_MEM|Data[90][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~690_combout\,
	ena => \RAM_MEM|Data[90][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[90][5]~q\);

-- Location: LCCOMB_X44_Y13_N24
\RAM_MEM|Data~693\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~693_combout\ = (\RAM_MEM|Decoder0~78_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~78_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~78_combout\,
	combout => \RAM_MEM|Data~693_combout\);

-- Location: FF_X44_Y13_N25
\RAM_MEM|Data[94][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~693_combout\,
	ena => \RAM_MEM|Data[94][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[94][5]~q\);

-- Location: LCCOMB_X40_Y10_N26
\RAM_MEM|Data~692\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~692_combout\ = (\RAM_MEM|Decoder0~77_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~77_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~77_combout\,
	combout => \RAM_MEM|Data~692_combout\);

-- Location: FF_X40_Y10_N27
\RAM_MEM|Data[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~692_combout\,
	ena => \RAM_MEM|Data[26][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[26][5]~q\);

-- Location: LCCOMB_X43_Y13_N30
\RAM_MEM|Data~691\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~691_combout\ = (\RAM_MEM|Decoder0~75_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~75_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \RAM_MEM|Decoder0~75_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(5),
	combout => \RAM_MEM|Data~691_combout\);

-- Location: FF_X43_Y13_N31
\RAM_MEM|Data[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~691_combout\,
	ena => \RAM_MEM|Data[30][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[30][5]~q\);

-- Location: LCCOMB_X43_Y14_N0
\RAM_MEM|Mux10~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~28_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\RAM_MEM|Data[30][5]~q\) # (\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[26][5]~q\ & ((!\EX_MEM_pipeline|ALU1_C|Output\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[26][5]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Data[30][5]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(6),
	combout => \RAM_MEM|Mux10~28_combout\);

-- Location: LCCOMB_X43_Y14_N10
\RAM_MEM|Mux10~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~29_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux10~28_combout\ & ((\RAM_MEM|Data[94][5]~q\))) # (!\RAM_MEM|Mux10~28_combout\ & (\RAM_MEM|Data[90][5]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux10~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[90][5]~q\,
	datac => \RAM_MEM|Data[94][5]~q\,
	datad => \RAM_MEM|Mux10~28_combout\,
	combout => \RAM_MEM|Mux10~29_combout\);

-- Location: LCCOMB_X43_Y14_N20
\RAM_MEM|Mux10~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~30_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux10~27_combout\ & ((\RAM_MEM|Mux10~29_combout\))) # (!\RAM_MEM|Mux10~27_combout\ & (\RAM_MEM|Mux10~22_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux10~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux10~22_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Mux10~27_combout\,
	datad => \RAM_MEM|Mux10~29_combout\,
	combout => \RAM_MEM|Mux10~30_combout\);

-- Location: LCCOMB_X37_Y14_N22
\WB_MUX_MEM1|F[13]~162\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[13]~162_combout\ = (\WB_MUX_MEM1|F[14]~5_combout\ & (((\WB_MUX_MEM1|F[14]~1_combout\)))) # (!\WB_MUX_MEM1|F[14]~5_combout\ & ((\WB_MUX_MEM1|F[14]~1_combout\ & ((\RAM_MEM|Mux10~30_combout\))) # (!\WB_MUX_MEM1|F[14]~1_combout\ & 
-- (\WB_MUX_MEM1|F[13]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~5_combout\,
	datab => \WB_MUX_MEM1|F[13]~161_combout\,
	datac => \RAM_MEM|Mux10~30_combout\,
	datad => \WB_MUX_MEM1|F[14]~1_combout\,
	combout => \WB_MUX_MEM1|F[13]~162_combout\);

-- Location: LCCOMB_X41_Y11_N24
\RAM_MEM|Data~722\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~722_combout\ = (\RAM_MEM|Decoder0~102_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~102_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~102_combout\,
	combout => \RAM_MEM|Data~722_combout\);

-- Location: FF_X41_Y11_N25
\RAM_MEM|Data[85][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~722_combout\,
	ena => \RAM_MEM|Data[1][2]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[85][5]~q\);

-- Location: LCCOMB_X44_Y10_N28
\RAM_MEM|Data~725\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~725_combout\ = (\RAM_MEM|Decoder0~105_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~105_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \RAM_MEM|Decoder0~105_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(5),
	combout => \RAM_MEM|Data~725_combout\);

-- Location: FF_X44_Y10_N29
\RAM_MEM|Data[93][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~725_combout\,
	ena => \RAM_MEM|Data[1][2]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[93][5]~q\);

-- Location: LCCOMB_X43_Y9_N28
\RAM_MEM|Data~724\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~724_combout\ = (\RAM_MEM|Decoder0~104_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~104_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~104_combout\,
	combout => \RAM_MEM|Data~724_combout\);

-- Location: FF_X43_Y9_N29
\RAM_MEM|Data[81][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~724_combout\,
	ena => \RAM_MEM|Data[1][2]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[81][5]~q\);

-- Location: LCCOMB_X42_Y9_N26
\RAM_MEM|Data~723\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~723_combout\ = (\RAM_MEM|Decoder0~103_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~103_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~103_combout\,
	combout => \RAM_MEM|Data~723_combout\);

-- Location: FF_X42_Y9_N27
\RAM_MEM|Data[89][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~723_combout\,
	ena => \RAM_MEM|Data[1][2]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[89][5]~q\);

-- Location: LCCOMB_X43_Y9_N22
\RAM_MEM|Mux10~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~48_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Data[89][5]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[81][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[81][5]~q\,
	datac => \RAM_MEM|Data[89][5]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux10~48_combout\);

-- Location: LCCOMB_X44_Y10_N2
\RAM_MEM|Mux10~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~49_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux10~48_combout\ & ((\RAM_MEM|Data[93][5]~q\))) # (!\RAM_MEM|Mux10~48_combout\ & (\RAM_MEM|Data[85][5]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux10~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[85][5]~q\,
	datab => \RAM_MEM|Data[93][5]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Mux10~48_combout\,
	combout => \RAM_MEM|Mux10~49_combout\);

-- Location: LCCOMB_X40_Y11_N30
\RAM_MEM|Data~710\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~710_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~69_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~69_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datab => \RAM_MEM|Decoder0~80_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~69_combout\,
	combout => \RAM_MEM|Data~710_combout\);

-- Location: FF_X40_Y11_N31
\RAM_MEM|Data[69][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~710_combout\,
	ena => \RAM_MEM|Data[1][2]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[69][5]~q\);

-- Location: LCCOMB_X44_Y11_N4
\RAM_MEM|Data~713\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~713_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~61_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~61_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \RAM_MEM|Decoder0~61_combout\,
	combout => \RAM_MEM|Data~713_combout\);

-- Location: FF_X44_Y11_N5
\RAM_MEM|Data[77][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~713_combout\,
	ena => \RAM_MEM|Data[1][2]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[77][5]~q\);

-- Location: LCCOMB_X44_Y10_N6
\RAM_MEM|Data~711\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~711_combout\ = (\RAM_MEM|Decoder0~57_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13)))))) # (!\RAM_MEM|Decoder0~57_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datab => \RAM_MEM|Decoder0~57_combout\,
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(13),
	combout => \RAM_MEM|Data~711_combout\);

-- Location: FF_X44_Y10_N7
\RAM_MEM|Data[73][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~711_combout\,
	ena => \RAM_MEM|Data[1][2]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[73][5]~q\);

-- Location: LCCOMB_X42_Y12_N14
\RAM_MEM|Data~712\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~712_combout\ = (\RAM_MEM|Decoder0~65_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13))))) # (!\RAM_MEM|Decoder0~65_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \RAM_MEM|Decoder0~65_combout\,
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~712_combout\);

-- Location: FF_X42_Y12_N15
\RAM_MEM|Data[65][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~712_combout\,
	ena => \RAM_MEM|Data[1][2]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[65][5]~q\);

-- Location: LCCOMB_X45_Y10_N20
\RAM_MEM|Mux10~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~41_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Data[73][5]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\RAM_MEM|Data[65][5]~q\ & !\EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[73][5]~q\,
	datac => \RAM_MEM|Data[65][5]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux10~41_combout\);

-- Location: LCCOMB_X45_Y10_N22
\RAM_MEM|Mux10~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~42_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux10~41_combout\ & ((\RAM_MEM|Data[77][5]~q\))) # (!\RAM_MEM|Mux10~41_combout\ & (\RAM_MEM|Data[69][5]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux10~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[69][5]~q\,
	datac => \RAM_MEM|Data[77][5]~q\,
	datad => \RAM_MEM|Mux10~41_combout\,
	combout => \RAM_MEM|Mux10~42_combout\);

-- Location: LCCOMB_X45_Y10_N4
\RAM_MEM|Data~718\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~718_combout\ = (\RAM_MEM|Decoder0~63_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13)))))) # (!\RAM_MEM|Decoder0~63_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~63_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(13),
	combout => \RAM_MEM|Data~718_combout\);

-- Location: FF_X45_Y10_N5
\RAM_MEM|Data[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~718_combout\,
	ena => \RAM_MEM|Data[1][2]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[5][5]~q\);

-- Location: LCCOMB_X45_Y10_N30
\RAM_MEM|Data~721\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~721_combout\ = (\RAM_MEM|Decoder0~55_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13)))))) # (!\RAM_MEM|Decoder0~55_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~55_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(13),
	combout => \RAM_MEM|Data~721_combout\);

-- Location: FF_X45_Y10_N31
\RAM_MEM|Data[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~721_combout\,
	ena => \RAM_MEM|Data[1][2]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[13][5]~q\);

-- Location: LCCOMB_X45_Y12_N16
\RAM_MEM|Data~719\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~719_combout\ = (\RAM_MEM|Decoder0~59_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13))))) # (!\RAM_MEM|Decoder0~59_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datab => \RAM_MEM|Decoder0~59_combout\,
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(5),
	combout => \RAM_MEM|Data~719_combout\);

-- Location: FF_X45_Y12_N17
\RAM_MEM|Data[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~719_combout\,
	ena => \RAM_MEM|Data[1][2]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[9][5]~q\);

-- Location: LCCOMB_X42_Y12_N16
\RAM_MEM|Data~720\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~720_combout\ = (\RAM_MEM|Decoder0~67_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13)))))) # (!\RAM_MEM|Decoder0~67_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~67_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~720_combout\);

-- Location: FF_X42_Y12_N17
\RAM_MEM|Data[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~720_combout\,
	ena => \RAM_MEM|Data[1][2]~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[1][5]~q\);

-- Location: LCCOMB_X45_Y12_N6
\RAM_MEM|Mux10~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~45_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[9][5]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- ((\RAM_MEM|Data[1][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[9][5]~q\,
	datac => \RAM_MEM|Data[1][5]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux10~45_combout\);

-- Location: LCCOMB_X45_Y10_N24
\RAM_MEM|Mux10~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~46_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux10~45_combout\ & ((\RAM_MEM|Data[13][5]~q\))) # (!\RAM_MEM|Mux10~45_combout\ & (\RAM_MEM|Data[5][5]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux10~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[5][5]~q\,
	datac => \RAM_MEM|Data[13][5]~q\,
	datad => \RAM_MEM|Mux10~45_combout\,
	combout => \RAM_MEM|Mux10~46_combout\);

-- Location: LCCOMB_X45_Y7_N22
\RAM_MEM|Data~714\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~714_combout\ = (\RAM_MEM|Decoder0~98_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~98_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~98_combout\,
	combout => \RAM_MEM|Data~714_combout\);

-- Location: FF_X45_Y7_N23
\RAM_MEM|Data[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~714_combout\,
	ena => \RAM_MEM|Data[1][2]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[21][5]~q\);

-- Location: LCCOMB_X45_Y9_N10
\RAM_MEM|Data~717\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~717_combout\ = (\RAM_MEM|Decoder0~101_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~101_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~101_combout\,
	combout => \RAM_MEM|Data~717_combout\);

-- Location: FF_X45_Y9_N11
\RAM_MEM|Data[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~717_combout\,
	ena => \RAM_MEM|Data[1][2]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[29][5]~q\);

-- Location: LCCOMB_X44_Y11_N10
\RAM_MEM|Data~716\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~716_combout\ = (\RAM_MEM|Decoder0~100_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~100_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~100_combout\,
	combout => \RAM_MEM|Data~716_combout\);

-- Location: FF_X44_Y11_N11
\RAM_MEM|Data[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~716_combout\,
	ena => \RAM_MEM|Data[1][2]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[17][5]~q\);

-- Location: LCCOMB_X42_Y10_N20
\RAM_MEM|Data~715\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~715_combout\ = (\RAM_MEM|Decoder0~99_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~99_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~99_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \EX_MEM_pipeline|RF_D1|Output\(13),
	combout => \RAM_MEM|Data~715_combout\);

-- Location: FF_X42_Y10_N21
\RAM_MEM|Data[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~715_combout\,
	ena => \RAM_MEM|Data[1][2]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[25][5]~q\);

-- Location: LCCOMB_X45_Y10_N12
\RAM_MEM|Mux10~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~43_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\RAM_MEM|Data[25][5]~q\) # (\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Data[17][5]~q\ & ((!\EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[17][5]~q\,
	datac => \RAM_MEM|Data[25][5]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux10~43_combout\);

-- Location: LCCOMB_X45_Y10_N18
\RAM_MEM|Mux10~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~44_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux10~43_combout\ & ((\RAM_MEM|Data[29][5]~q\))) # (!\RAM_MEM|Mux10~43_combout\ & (\RAM_MEM|Data[21][5]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux10~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[21][5]~q\,
	datac => \RAM_MEM|Data[29][5]~q\,
	datad => \RAM_MEM|Mux10~43_combout\,
	combout => \RAM_MEM|Mux10~44_combout\);

-- Location: LCCOMB_X45_Y10_N6
\RAM_MEM|Mux10~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~47_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\EX_MEM_pipeline|ALU1_C|Output\(6)) # (\RAM_MEM|Mux10~44_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Mux10~46_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Mux10~46_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Mux10~44_combout\,
	combout => \RAM_MEM|Mux10~47_combout\);

-- Location: LCCOMB_X45_Y10_N8
\RAM_MEM|Mux10~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~50_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux10~47_combout\ & (\RAM_MEM|Mux10~49_combout\)) # (!\RAM_MEM|Mux10~47_combout\ & ((\RAM_MEM|Mux10~42_combout\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux10~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux10~49_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Mux10~42_combout\,
	datad => \RAM_MEM|Mux10~47_combout\,
	combout => \RAM_MEM|Mux10~50_combout\);

-- Location: LCCOMB_X44_Y7_N12
\RAM_MEM|Data~697\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~697_combout\ = (\RAM_MEM|Decoder0~89_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~89_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~89_combout\,
	combout => \RAM_MEM|Data~697_combout\);

-- Location: FF_X44_Y7_N13
\RAM_MEM|Data[87][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~697_combout\,
	ena => \RAM_MEM|Data[1][2]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[87][5]~q\);

-- Location: LCCOMB_X44_Y7_N24
\RAM_MEM|Data~694\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~694_combout\ = (\RAM_MEM|Decoder0~86_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~86_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~86_combout\,
	combout => \RAM_MEM|Data~694_combout\);

-- Location: FF_X44_Y7_N25
\RAM_MEM|Data[83][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~694_combout\,
	ena => \RAM_MEM|Data[1][2]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[83][5]~q\);

-- Location: LCCOMB_X43_Y7_N16
\RAM_MEM|Data~696\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~696_combout\ = (\RAM_MEM|Decoder0~88_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~88_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~88_combout\,
	combout => \RAM_MEM|Data~696_combout\);

-- Location: FF_X43_Y7_N17
\RAM_MEM|Data[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~696_combout\,
	ena => \RAM_MEM|Data[1][2]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[19][5]~q\);

-- Location: LCCOMB_X43_Y7_N18
\RAM_MEM|Data~695\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~695_combout\ = (\RAM_MEM|Decoder0~87_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~87_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~87_combout\,
	combout => \RAM_MEM|Data~695_combout\);

-- Location: FF_X43_Y7_N19
\RAM_MEM|Data[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~695_combout\,
	ena => \RAM_MEM|Data[1][2]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[23][5]~q\);

-- Location: LCCOMB_X44_Y7_N18
\RAM_MEM|Mux10~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~31_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[23][5]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[19][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[19][5]~q\,
	datab => \RAM_MEM|Data[23][5]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux10~31_combout\);

-- Location: LCCOMB_X44_Y7_N26
\RAM_MEM|Mux10~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~32_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux10~31_combout\ & (\RAM_MEM|Data[87][5]~q\)) # (!\RAM_MEM|Mux10~31_combout\ & ((\RAM_MEM|Data[83][5]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux10~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[87][5]~q\,
	datab => \RAM_MEM|Data[83][5]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Mux10~31_combout\,
	combout => \RAM_MEM|Mux10~32_combout\);

-- Location: LCCOMB_X41_Y8_N30
\RAM_MEM|Data~705\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~705_combout\ = (\RAM_MEM|Decoder0~93_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~93_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~93_combout\,
	combout => \RAM_MEM|Data~705_combout\);

-- Location: FF_X41_Y8_N31
\RAM_MEM|Data[71][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~705_combout\,
	ena => \RAM_MEM|Data[1][2]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[71][5]~q\);

-- Location: LCCOMB_X37_Y9_N4
\RAM_MEM|Data~702\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~702_combout\ = (\RAM_MEM|Decoder0~90_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~90_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~90_combout\,
	combout => \RAM_MEM|Data~702_combout\);

-- Location: FF_X37_Y9_N5
\RAM_MEM|Data[67][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~702_combout\,
	ena => \RAM_MEM|Data[1][2]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[67][5]~q\);

-- Location: LCCOMB_X40_Y8_N0
\RAM_MEM|Data~703\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~703_combout\ = (\RAM_MEM|Decoder0~91_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~91_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~91_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \EX_MEM_pipeline|RF_D1|Output\(13),
	combout => \RAM_MEM|Data~703_combout\);

-- Location: FF_X40_Y8_N1
\RAM_MEM|Data[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~703_combout\,
	ena => \RAM_MEM|Data[1][2]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[7][5]~q\);

-- Location: LCCOMB_X41_Y7_N20
\RAM_MEM|Data~704\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~704_combout\ = (\RAM_MEM|Decoder0~92_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~92_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~92_combout\,
	combout => \RAM_MEM|Data~704_combout\);

-- Location: FF_X41_Y7_N21
\RAM_MEM|Data[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~704_combout\,
	ena => \RAM_MEM|Data[1][2]~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[3][5]~q\);

-- Location: LCCOMB_X37_Y9_N6
\RAM_MEM|Mux10~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~35_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[7][5]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- ((\RAM_MEM|Data[3][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[7][5]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[3][5]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux10~35_combout\);

-- Location: LCCOMB_X37_Y9_N24
\RAM_MEM|Mux10~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~36_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux10~35_combout\ & (\RAM_MEM|Data[71][5]~q\)) # (!\RAM_MEM|Mux10~35_combout\ & ((\RAM_MEM|Data[67][5]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux10~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[71][5]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[67][5]~q\,
	datad => \RAM_MEM|Mux10~35_combout\,
	combout => \RAM_MEM|Mux10~36_combout\);

-- Location: LCCOMB_X37_Y9_N12
\RAM_MEM|Data~701\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~701_combout\ = (\RAM_MEM|Decoder0~85_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~85_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~85_combout\,
	combout => \RAM_MEM|Data~701_combout\);

-- Location: FF_X37_Y9_N13
\RAM_MEM|Data[79][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~701_combout\,
	ena => \RAM_MEM|Data[1][2]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[79][5]~q\);

-- Location: LCCOMB_X43_Y9_N10
\RAM_MEM|Data~698\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~698_combout\ = (\RAM_MEM|Decoder0~82_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~82_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datab => \RAM_MEM|Decoder0~82_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	combout => \RAM_MEM|Data~698_combout\);

-- Location: FF_X43_Y9_N11
\RAM_MEM|Data[75][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~698_combout\,
	ena => \RAM_MEM|Data[1][2]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[75][5]~q\);

-- Location: LCCOMB_X38_Y8_N0
\RAM_MEM|Data~699\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~699_combout\ = (\RAM_MEM|Decoder0~83_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~83_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~83_combout\,
	combout => \RAM_MEM|Data~699_combout\);

-- Location: FF_X38_Y8_N1
\RAM_MEM|Data[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~699_combout\,
	ena => \RAM_MEM|Data[1][2]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[15][5]~q\);

-- Location: LCCOMB_X42_Y9_N8
\RAM_MEM|Data~700\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~700_combout\ = (\RAM_MEM|Decoder0~84_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(5))) # (!\RAM_MEM|Decoder0~84_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(5),
	datac => \EX_MEM_pipeline|RF_D1|Output\(13),
	datad => \RAM_MEM|Decoder0~84_combout\,
	combout => \RAM_MEM|Data~700_combout\);

-- Location: FF_X42_Y9_N9
\RAM_MEM|Data[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~700_combout\,
	ena => \RAM_MEM|Data[1][2]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[11][5]~q\);

-- Location: LCCOMB_X37_Y9_N10
\RAM_MEM|Mux10~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~33_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[15][5]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) 
-- & ((\RAM_MEM|Data[11][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[15][5]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[11][5]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux10~33_combout\);

-- Location: LCCOMB_X37_Y9_N18
\RAM_MEM|Mux10~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~34_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux10~33_combout\ & (\RAM_MEM|Data[79][5]~q\)) # (!\RAM_MEM|Mux10~33_combout\ & ((\RAM_MEM|Data[75][5]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux10~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[79][5]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[75][5]~q\,
	datad => \RAM_MEM|Mux10~33_combout\,
	combout => \RAM_MEM|Mux10~34_combout\);

-- Location: LCCOMB_X37_Y9_N30
\RAM_MEM|Mux10~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~37_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4)) # (\RAM_MEM|Mux10~34_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Mux10~36_combout\ & (!\EX_MEM_pipeline|ALU1_C|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Mux10~36_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Mux10~34_combout\,
	combout => \RAM_MEM|Mux10~37_combout\);

-- Location: LCCOMB_X44_Y8_N6
\RAM_MEM|Data~709\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~709_combout\ = (\RAM_MEM|Decoder0~97_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~97_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~97_combout\,
	combout => \RAM_MEM|Data~709_combout\);

-- Location: FF_X44_Y8_N7
\RAM_MEM|Data[95][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~709_combout\,
	ena => \RAM_MEM|Data[1][2]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[95][5]~q\);

-- Location: LCCOMB_X44_Y8_N4
\RAM_MEM|Data~706\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~706_combout\ = (\RAM_MEM|Decoder0~94_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~94_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datab => \RAM_MEM|Decoder0~94_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(5),
	combout => \RAM_MEM|Data~706_combout\);

-- Location: FF_X44_Y8_N5
\RAM_MEM|Data[91][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~706_combout\,
	ena => \RAM_MEM|Data[1][2]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[91][5]~q\);

-- Location: LCCOMB_X43_Y6_N14
\RAM_MEM|Data~708\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~708_combout\ = (\RAM_MEM|Decoder0~96_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~96_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~96_combout\,
	combout => \RAM_MEM|Data~708_combout\);

-- Location: FF_X43_Y6_N15
\RAM_MEM|Data[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~708_combout\,
	ena => \RAM_MEM|Data[1][2]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[27][5]~q\);

-- Location: LCCOMB_X43_Y6_N28
\RAM_MEM|Data~707\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~707_combout\ = (\RAM_MEM|Decoder0~95_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(5)))) # (!\RAM_MEM|Decoder0~95_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(13),
	datab => \EX_MEM_pipeline|RF_D1|Output\(5),
	datad => \RAM_MEM|Decoder0~95_combout\,
	combout => \RAM_MEM|Data~707_combout\);

-- Location: FF_X43_Y6_N29
\RAM_MEM|Data[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~707_combout\,
	ena => \RAM_MEM|Data[1][2]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[31][5]~q\);

-- Location: LCCOMB_X44_Y6_N24
\RAM_MEM|Mux10~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~38_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[31][5]~q\))) # 
-- (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[27][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[27][5]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Data[31][5]~q\,
	combout => \RAM_MEM|Mux10~38_combout\);

-- Location: LCCOMB_X44_Y8_N20
\RAM_MEM|Mux10~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~39_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux10~38_combout\ & (\RAM_MEM|Data[95][5]~q\)) # (!\RAM_MEM|Mux10~38_combout\ & ((\RAM_MEM|Data[91][5]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux10~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[95][5]~q\,
	datab => \RAM_MEM|Data[91][5]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Mux10~38_combout\,
	combout => \RAM_MEM|Mux10~39_combout\);

-- Location: LCCOMB_X44_Y8_N22
\RAM_MEM|Mux10~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~40_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Mux10~37_combout\ & ((\RAM_MEM|Mux10~39_combout\))) # (!\RAM_MEM|Mux10~37_combout\ & (\RAM_MEM|Mux10~32_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & 
-- (((\RAM_MEM|Mux10~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux10~32_combout\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Mux10~37_combout\,
	datad => \RAM_MEM|Mux10~39_combout\,
	combout => \RAM_MEM|Mux10~40_combout\);

-- Location: LCCOMB_X45_Y10_N2
\RAM_MEM|Mux10~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux10~51_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\RAM_MEM|Mux10~40_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Mux10~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Mux10~50_combout\,
	datad => \RAM_MEM|Mux10~40_combout\,
	combout => \RAM_MEM|Mux10~51_combout\);

-- Location: LCCOMB_X37_Y14_N4
\WB_MUX_MEM1|F[13]~163\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[13]~163_combout\ = (\WB_MUX_MEM1|F[14]~5_combout\ & ((\WB_MUX_MEM1|F[13]~162_combout\ & ((\RAM_MEM|Mux10~51_combout\))) # (!\WB_MUX_MEM1|F[13]~162_combout\ & (\WB_MUX_MEM1|F[13]~159_combout\)))) # (!\WB_MUX_MEM1|F[14]~5_combout\ & 
-- (((\WB_MUX_MEM1|F[13]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~5_combout\,
	datab => \WB_MUX_MEM1|F[13]~159_combout\,
	datac => \WB_MUX_MEM1|F[13]~162_combout\,
	datad => \RAM_MEM|Mux10~51_combout\,
	combout => \WB_MUX_MEM1|F[13]~163_combout\);

-- Location: LCCOMB_X34_Y13_N30
\WB_MUX_MEM1|F[13]~169\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[13]~169_combout\ = (\WB_MUX_MEM1|F[14]~10_combout\ & ((\WB_MUX_MEM1|F[13]~168_combout\ & (\WB_MUX_MEM1|F[5]~149_combout\)) # (!\WB_MUX_MEM1|F[13]~168_combout\ & ((\WB_MUX_MEM1|F[13]~163_combout\))))) # (!\WB_MUX_MEM1|F[14]~10_combout\ & 
-- (\WB_MUX_MEM1|F[13]~168_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~10_combout\,
	datab => \WB_MUX_MEM1|F[13]~168_combout\,
	datac => \WB_MUX_MEM1|F[5]~149_combout\,
	datad => \WB_MUX_MEM1|F[13]~163_combout\,
	combout => \WB_MUX_MEM1|F[13]~169_combout\);

-- Location: LCCOMB_X27_Y9_N0
\PC|Output[13]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[13]~9_combout\ = (\EX_MEM_pipeline|WB_MUX|Output~q\ & ((\WB_MUX_MEM1|F[13]~169_combout\))) # (!\EX_MEM_pipeline|WB_MUX|Output~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(13),
	datac => \WB_MUX_MEM1|F[13]~169_combout\,
	datad => \EX_MEM_pipeline|WB_MUX|Output~q\,
	combout => \PC|Output[13]~9_combout\);

-- Location: LCCOMB_X26_Y12_N30
\PC|Output[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[13]~feeder_combout\ = \PC|Output[13]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|Output[13]~9_combout\,
	combout => \PC|Output[13]~feeder_combout\);

-- Location: LCCOMB_X25_Y12_N24
\Adder_RR|Outp[13]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Adder_RR|Outp[13]~24_combout\ = (\RF|Mux18~4_combout\ & (\Adder_RR|Outp[12]~23\ $ (GND))) # (!\RF|Mux18~4_combout\ & (!\Adder_RR|Outp[12]~23\ & VCC))
-- \Adder_RR|Outp[13]~25\ = CARRY((\RF|Mux18~4_combout\ & !\Adder_RR|Outp[12]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RF|Mux18~4_combout\,
	datad => VCC,
	cin => \Adder_RR|Outp[12]~23\,
	combout => \Adder_RR|Outp[13]~24_combout\,
	cout => \Adder_RR|Outp[13]~25\);

-- Location: LCCOMB_X27_Y12_N26
\IF_add|Outp[13]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_add|Outp[13]~24_combout\ = (\PC|Output\(13) & (\IF_add|Outp[12]~23\ $ (GND))) # (!\PC|Output\(13) & (!\IF_add|Outp[12]~23\ & VCC))
-- \IF_add|Outp[13]~25\ = CARRY((\PC|Output\(13) & !\IF_add|Outp[12]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|Output\(13),
	datad => VCC,
	cin => \IF_add|Outp[12]~23\,
	combout => \IF_add|Outp[13]~24_combout\,
	cout => \IF_add|Outp[13]~25\);

-- Location: LCCOMB_X30_Y8_N26
\instruc_decode|ad|Outp[13]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad|Outp[13]~26_combout\ = (\IF_ID_Pipepline_Reg|PC|Output\(13) & (!\instruc_decode|ad|Outp[12]~25\)) # (!\IF_ID_Pipepline_Reg|PC|Output\(13) & ((\instruc_decode|ad|Outp[12]~25\) # (GND)))
-- \instruc_decode|ad|Outp[13]~27\ = CARRY((!\instruc_decode|ad|Outp[12]~25\) # (!\IF_ID_Pipepline_Reg|PC|Output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|PC|Output\(13),
	datad => VCC,
	cin => \instruc_decode|ad|Outp[12]~25\,
	combout => \instruc_decode|ad|Outp[13]~26_combout\,
	cout => \instruc_decode|ad|Outp[13]~27\);

-- Location: LCCOMB_X29_Y8_N26
\instruc_decode|ad2|Outp[13]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad2|Outp[13]~26_combout\ = (\instruc_decode|ad|Outp[13]~26_combout\ & (!\instruc_decode|ad2|Outp[12]~25\)) # (!\instruc_decode|ad|Outp[13]~26_combout\ & ((\instruc_decode|ad2|Outp[12]~25\) # (GND)))
-- \instruc_decode|ad2|Outp[13]~27\ = CARRY((!\instruc_decode|ad2|Outp[12]~25\) # (!\instruc_decode|ad|Outp[13]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \instruc_decode|ad|Outp[13]~26_combout\,
	datad => VCC,
	cin => \instruc_decode|ad2|Outp[12]~25\,
	combout => \instruc_decode|ad2|Outp[13]~26_combout\,
	cout => \instruc_decode|ad2|Outp[13]~27\);

-- Location: LCCOMB_X26_Y12_N12
\PC_hazard_ctrl|PC_New[13]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[13]~16_combout\ = (\JLR|H_JLR~3_combout\ & ((!\Jal|H_Jal~3_combout\))) # (!\JLR|H_JLR~3_combout\ & (\instruc_decode|ad2|Outp[13]~26_combout\ & \Jal|H_Jal~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|ad2|Outp[13]~26_combout\,
	datac => \JLR|H_JLR~3_combout\,
	datad => \Jal|H_Jal~3_combout\,
	combout => \PC_hazard_ctrl|PC_New[13]~16_combout\);

-- Location: LCCOMB_X26_Y12_N10
\PC_hazard_ctrl|PC_New[13]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[13]~17_combout\ = (!\Load|Load_Imm~2_combout\ & ((\BEX|H_BEX~2_combout\ & ((\PC_hazard_ctrl|PC_New[13]~16_combout\))) # (!\BEX|H_BEX~2_combout\ & (\ALU3_EX|Outp[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU3_EX|Outp[13]~24_combout\,
	datab => \Load|Load_Imm~2_combout\,
	datac => \BEX|H_BEX~2_combout\,
	datad => \PC_hazard_ctrl|PC_New[13]~16_combout\,
	combout => \PC_hazard_ctrl|PC_New[13]~17_combout\);

-- Location: LCCOMB_X26_Y12_N4
\PC_hazard_ctrl|PC_New[13]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[13]~18_combout\ = (\PC|Output[10]~19_combout\ & ((\PC_hazard_ctrl|PC_New[13]~17_combout\ & (\Adder_RR|Outp[13]~24_combout\)) # (!\PC_hazard_ctrl|PC_New[13]~17_combout\ & ((\IF_add|Outp[13]~24_combout\))))) # 
-- (!\PC|Output[10]~19_combout\ & (((\PC_hazard_ctrl|PC_New[13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Adder_RR|Outp[13]~24_combout\,
	datab => \IF_add|Outp[13]~24_combout\,
	datac => \PC|Output[10]~19_combout\,
	datad => \PC_hazard_ctrl|PC_New[13]~17_combout\,
	combout => \PC_hazard_ctrl|PC_New[13]~18_combout\);

-- Location: FF_X26_Y12_N31
\PC|Output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[13]~feeder_combout\,
	asdata => \PC_hazard_ctrl|PC_New[13]~18_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \R0_Haz_ctrl|ALT_INV_H_R0~1_combout\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|Output\(13));

-- Location: FF_X30_Y8_N27
\IF_ID_Pipepline_Reg|PC|Output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \PC|Output\(13),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|PC|Output\(13));

-- Location: LCCOMB_X30_Y8_N28
\instruc_decode|ad|Outp[14]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad|Outp[14]~28_combout\ = (\IF_ID_Pipepline_Reg|PC|Output\(14) & (\instruc_decode|ad|Outp[13]~27\ $ (GND))) # (!\IF_ID_Pipepline_Reg|PC|Output\(14) & (!\instruc_decode|ad|Outp[13]~27\ & VCC))
-- \instruc_decode|ad|Outp[14]~29\ = CARRY((\IF_ID_Pipepline_Reg|PC|Output\(14) & !\instruc_decode|ad|Outp[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipepline_Reg|PC|Output\(14),
	datad => VCC,
	cin => \instruc_decode|ad|Outp[13]~27\,
	combout => \instruc_decode|ad|Outp[14]~28_combout\,
	cout => \instruc_decode|ad|Outp[14]~29\);

-- Location: LCCOMB_X29_Y8_N28
\instruc_decode|ad2|Outp[14]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad2|Outp[14]~28_combout\ = (\instruc_decode|ad|Outp[14]~28_combout\ & (\instruc_decode|ad2|Outp[13]~27\ $ (GND))) # (!\instruc_decode|ad|Outp[14]~28_combout\ & (!\instruc_decode|ad2|Outp[13]~27\ & VCC))
-- \instruc_decode|ad2|Outp[14]~29\ = CARRY((\instruc_decode|ad|Outp[14]~28_combout\ & !\instruc_decode|ad2|Outp[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \instruc_decode|ad|Outp[14]~28_combout\,
	datad => VCC,
	cin => \instruc_decode|ad2|Outp[13]~27\,
	combout => \instruc_decode|ad2|Outp[14]~28_combout\,
	cout => \instruc_decode|ad2|Outp[14]~29\);

-- Location: LCCOMB_X25_Y12_N26
\Adder_RR|Outp[14]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Adder_RR|Outp[14]~26_combout\ = (\RF|Mux17~4_combout\ & (!\Adder_RR|Outp[13]~25\)) # (!\RF|Mux17~4_combout\ & ((\Adder_RR|Outp[13]~25\) # (GND)))
-- \Adder_RR|Outp[14]~27\ = CARRY((!\Adder_RR|Outp[13]~25\) # (!\RF|Mux17~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RF|Mux17~4_combout\,
	datad => VCC,
	cin => \Adder_RR|Outp[13]~25\,
	combout => \Adder_RR|Outp[14]~26_combout\,
	cout => \Adder_RR|Outp[14]~27\);

-- Location: LCCOMB_X27_Y12_N28
\IF_add|Outp[14]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_add|Outp[14]~26_combout\ = (\PC|Output\(14) & (!\IF_add|Outp[13]~25\)) # (!\PC|Output\(14) & ((\IF_add|Outp[13]~25\) # (GND)))
-- \IF_add|Outp[14]~27\ = CARRY((!\IF_add|Outp[13]~25\) # (!\PC|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|Output\(14),
	datad => VCC,
	cin => \IF_add|Outp[13]~25\,
	combout => \IF_add|Outp[14]~26_combout\,
	cout => \IF_add|Outp[14]~27\);

-- Location: FF_X27_Y11_N27
\RR_EX_pipeline|PC|Output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|PC|Output\(14),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|PC|Output\(14));

-- Location: LCCOMB_X27_Y11_N26
\ALU3_EX|Outp[14]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU3_EX|Outp[14]~26_combout\ = (\RR_EX_pipeline|PC|Output\(14) & (!\ALU3_EX|Outp[13]~25\)) # (!\RR_EX_pipeline|PC|Output\(14) & ((\ALU3_EX|Outp[13]~25\) # (GND)))
-- \ALU3_EX|Outp[14]~27\ = CARRY((!\ALU3_EX|Outp[13]~25\) # (!\RR_EX_pipeline|PC|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|PC|Output\(14),
	datad => VCC,
	cin => \ALU3_EX|Outp[13]~25\,
	combout => \ALU3_EX|Outp[14]~26_combout\,
	cout => \ALU3_EX|Outp[14]~27\);

-- Location: LCCOMB_X29_Y12_N24
\PC_hazard_ctrl|PC_New[14]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[14]~14_combout\ = (\PC|Output[10]~17_combout\ & (((\PC|Output[10]~19_combout\)))) # (!\PC|Output[10]~17_combout\ & ((\PC|Output[10]~19_combout\ & (\IF_add|Outp[14]~26_combout\)) # (!\PC|Output[10]~19_combout\ & 
-- ((\ALU3_EX|Outp[14]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_add|Outp[14]~26_combout\,
	datab => \ALU3_EX|Outp[14]~26_combout\,
	datac => \PC|Output[10]~17_combout\,
	datad => \PC|Output[10]~19_combout\,
	combout => \PC_hazard_ctrl|PC_New[14]~14_combout\);

-- Location: LCCOMB_X29_Y12_N30
\PC_hazard_ctrl|PC_New[14]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[14]~15_combout\ = (\PC|Output[10]~17_combout\ & ((\PC_hazard_ctrl|PC_New[14]~14_combout\ & ((\Adder_RR|Outp[14]~26_combout\))) # (!\PC_hazard_ctrl|PC_New[14]~14_combout\ & (\instruc_decode|ad2|Outp[14]~28_combout\)))) # 
-- (!\PC|Output[10]~17_combout\ & (((\PC_hazard_ctrl|PC_New[14]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|ad2|Outp[14]~28_combout\,
	datab => \Adder_RR|Outp[14]~26_combout\,
	datac => \PC|Output[10]~17_combout\,
	datad => \PC_hazard_ctrl|PC_New[14]~14_combout\,
	combout => \PC_hazard_ctrl|PC_New[14]~15_combout\);

-- Location: FF_X29_Y12_N19
\PC|Output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[14]~feeder_combout\,
	asdata => \PC_hazard_ctrl|PC_New[14]~15_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \R0_Haz_ctrl|ALT_INV_H_R0~1_combout\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|Output\(14));

-- Location: FF_X30_Y8_N29
\IF_ID_Pipepline_Reg|PC|Output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \PC|Output\(14),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|PC|Output\(14));

-- Location: LCCOMB_X28_Y11_N2
\ID_RR_pipeline|PC|Output[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_RR_pipeline|PC|Output[14]~feeder_combout\ = \IF_ID_Pipepline_Reg|PC|Output\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipepline_Reg|PC|Output\(14),
	combout => \ID_RR_pipeline|PC|Output[14]~feeder_combout\);

-- Location: FF_X28_Y11_N3
\ID_RR_pipeline|PC|Output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID_RR_pipeline|PC|Output[14]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|PC|Output\(14));

-- Location: FF_X24_Y13_N23
\RF|Data[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(14),
	sload => VCC,
	ena => \RF|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[2][14]~q\);

-- Location: FF_X24_Y13_N25
\RF|Data[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(14),
	sload => VCC,
	ena => \RF|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[3][14]~q\);

-- Location: FF_X22_Y11_N1
\EX_MEM_pipeline|PC|Output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|PC|Output\(14),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|PC|Output\(14));

-- Location: LCCOMB_X22_Y11_N12
\MEM_WB_pipeline|PC|Output[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB_pipeline|PC|Output[14]~feeder_combout\ = \EX_MEM_pipeline|PC|Output\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_pipeline|PC|Output\(14),
	combout => \MEM_WB_pipeline|PC|Output[14]~feeder_combout\);

-- Location: FF_X22_Y11_N13
\MEM_WB_pipeline|PC|Output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MEM_WB_pipeline|PC|Output[14]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|PC|Output\(14));

-- Location: FF_X22_Y11_N19
\RF|Data[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|PC|Output\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[0][14]~q\);

-- Location: LCCOMB_X19_Y13_N0
\MuxB1|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux1~0_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & (((\ID_RR_pipeline|RS2|Output\(1)) # (!\RF|Data[1][14]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(0) & (\RF|Data[0][14]~q\ & (!\ID_RR_pipeline|RS2|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(0),
	datab => \RF|Data[0][14]~q\,
	datac => \ID_RR_pipeline|RS2|Output\(1),
	datad => \RF|Data[1][14]~q\,
	combout => \MuxB1|Mux1~0_combout\);

-- Location: LCCOMB_X24_Y13_N24
\MuxB1|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux1~1_combout\ = (\ID_RR_pipeline|RS2|Output\(1) & ((\MuxB1|Mux1~0_combout\ & ((\RF|Data[3][14]~q\))) # (!\MuxB1|Mux1~0_combout\ & (\RF|Data[2][14]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(1) & (((\MuxB1|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[2][14]~q\,
	datab => \ID_RR_pipeline|RS2|Output\(1),
	datac => \RF|Data[3][14]~q\,
	datad => \MuxB1|Mux1~0_combout\,
	combout => \MuxB1|Mux1~1_combout\);

-- Location: LCCOMB_X28_Y11_N8
\MuxB1|Mux1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux1~2_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & (((\RR_EX_pipeline|RF_D2|Output[4]~16_combout\)))) # (!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & ((\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & ((\MuxB1|Mux1~1_combout\))) # 
-- (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & (\ID_RR_pipeline|PC|Output\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datab => \ID_RR_pipeline|PC|Output\(14),
	datac => \MuxB1|Mux1~1_combout\,
	datad => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	combout => \MuxB1|Mux1~2_combout\);

-- Location: FF_X20_Y13_N15
\RF|Data[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(14),
	sload => VCC,
	ena => \RF|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[5][14]~q\);

-- Location: FF_X20_Y13_N21
\RF|Data[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(14),
	sload => VCC,
	ena => \RF|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[7][14]~q\);

-- Location: FF_X19_Y13_N23
\RF|Data[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(14),
	sload => VCC,
	ena => \RF|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[6][14]~q\);

-- Location: FF_X19_Y13_N21
\RF|Data[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MEM_WB_pipeline|Data_out_WB|Output\(14),
	sload => VCC,
	ena => \RF|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[4][14]~q\);

-- Location: LCCOMB_X19_Y13_N22
\MuxB1|Mux1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux1~3_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & (\ID_RR_pipeline|RS2|Output\(1))) # (!\ID_RR_pipeline|RS2|Output\(0) & ((\ID_RR_pipeline|RS2|Output\(1) & (\RF|Data[6][14]~q\)) # (!\ID_RR_pipeline|RS2|Output\(1) & ((\RF|Data[4][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(0),
	datab => \ID_RR_pipeline|RS2|Output\(1),
	datac => \RF|Data[6][14]~q\,
	datad => \RF|Data[4][14]~q\,
	combout => \MuxB1|Mux1~3_combout\);

-- Location: LCCOMB_X20_Y13_N20
\MuxB1|Mux1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux1~4_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & ((\MuxB1|Mux1~3_combout\ & ((\RF|Data[7][14]~q\))) # (!\MuxB1|Mux1~3_combout\ & (\RF|Data[5][14]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(0) & (((\MuxB1|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(0),
	datab => \RF|Data[5][14]~q\,
	datac => \RF|Data[7][14]~q\,
	datad => \MuxB1|Mux1~3_combout\,
	combout => \MuxB1|Mux1~4_combout\);

-- Location: LCCOMB_X28_Y11_N10
\MuxB1|Mux1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux1~5_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & ((\MuxB1|Mux1~2_combout\ & (\MuxB1|Mux1~4_combout\)) # (!\MuxB1|Mux1~2_combout\ & ((\EX_MUX|Mux1~1_combout\))))) # (!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & 
-- (\MuxB1|Mux1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datab => \MuxB1|Mux1~2_combout\,
	datac => \MuxB1|Mux1~4_combout\,
	datad => \EX_MUX|Mux1~1_combout\,
	combout => \MuxB1|Mux1~5_combout\);

-- Location: FF_X30_Y11_N5
\RR_EX_pipeline|RF_D2|Output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|RF_D2|Output[14]~1_combout\,
	asdata => \MuxB1|Mux1~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \MovingFWD|MuxB[1]~4_combout\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D2|Output\(14));

-- Location: LCCOMB_X31_Y11_N8
\ALU1_EX|S~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|S~2_combout\ = (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & (\MUX_ALUA|F[14]~1_combout\ & (\RR_EX_pipeline|CPL|Output~q\ $ (\RR_EX_pipeline|RF_D2|Output\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|CPL|Output~q\,
	datab => \RR_EX_pipeline|RF_D2|Output\(14),
	datac => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datad => \MUX_ALUA|F[14]~1_combout\,
	combout => \ALU1_EX|S~2_combout\);

-- Location: LCCOMB_X31_Y13_N8
\ALU1_EX|alu:temp[14]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[14]~0_combout\ = (\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|alu:temp[1]~4_combout\)) # (!\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|sum~2_combout\ $ (((\ALU1_EX|alu:temp[1]~4_combout\ & \ALU1_EX|carry~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[1]~4_combout\,
	datab => \ALU1_EX|Equal0~0_combout\,
	datac => \ALU1_EX|carry~49_combout\,
	datad => \ALU1_EX|sum~2_combout\,
	combout => \ALU1_EX|alu:temp[14]~0_combout\);

-- Location: LCCOMB_X30_Y11_N26
\ALU1_EX|sum~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~22_combout\ = \MUX_ALUA|F[14]~1_combout\ $ (((!\RR_EX_pipeline|ALUB_MUX|Output~q\ & (\RR_EX_pipeline|RF_D2|Output\(14) $ (\RR_EX_pipeline|CPL|Output~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[14]~1_combout\,
	datab => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datac => \RR_EX_pipeline|RF_D2|Output\(14),
	datad => \RR_EX_pipeline|CPL|Output~q\,
	combout => \ALU1_EX|sum~22_combout\);

-- Location: LCCOMB_X32_Y12_N2
\ALU1_EX|sum~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|sum~16_combout\ = \ALU1_EX|sum~22_combout\ $ (((\MUX_ALUB|F[13]~12_combout\ & (\MUX_ALUA|F[13]~2_combout\ & \ALU1_EX|carry~19_combout\)) # (!\MUX_ALUB|F[13]~12_combout\ & ((\MUX_ALUA|F[13]~2_combout\) # (\ALU1_EX|carry~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|sum~22_combout\,
	datab => \MUX_ALUB|F[13]~12_combout\,
	datac => \MUX_ALUA|F[13]~2_combout\,
	datad => \ALU1_EX|carry~19_combout\,
	combout => \ALU1_EX|sum~16_combout\);

-- Location: LCCOMB_X31_Y13_N22
\ALU1_EX|alu:temp[14]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[14]~1_combout\ = (\ALU1_EX|Equal0~0_combout\ & ((\ALU1_EX|alu:temp[14]~0_combout\ & ((!\ALU1_EX|sum~16_combout\))) # (!\ALU1_EX|alu:temp[14]~0_combout\ & (!\ALU1_EX|S~2_combout\)))) # (!\ALU1_EX|Equal0~0_combout\ & 
-- (((\ALU1_EX|alu:temp[14]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|S~2_combout\,
	datab => \ALU1_EX|Equal0~0_combout\,
	datac => \ALU1_EX|alu:temp[14]~0_combout\,
	datad => \ALU1_EX|sum~16_combout\,
	combout => \ALU1_EX|alu:temp[14]~1_combout\);

-- Location: LCCOMB_X25_Y11_N28
\PCp2_EX[14]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCp2_EX[14]~26_combout\ = (\RR_EX_pipeline|PC|Output\(14) & (!\PCp2_EX[13]~25\)) # (!\RR_EX_pipeline|PC|Output\(14) & ((\PCp2_EX[13]~25\) # (GND)))
-- \PCp2_EX[14]~27\ = CARRY((!\PCp2_EX[13]~25\) # (!\RR_EX_pipeline|PC|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|PC|Output\(14),
	datad => VCC,
	cin => \PCp2_EX[13]~25\,
	combout => \PCp2_EX[14]~26_combout\,
	cout => \PCp2_EX[14]~27\);

-- Location: LCCOMB_X26_Y11_N18
\EX_MUX|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux1~0_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(1) & ((\RR_EX_pipeline|D3_MUX|Output\(0) & (\PCp2_EX[14]~26_combout\)) # (!\RR_EX_pipeline|D3_MUX|Output\(0) & ((\ALU3_EX|Outp[14]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCp2_EX[14]~26_combout\,
	datab => \RR_EX_pipeline|D3_MUX|Output\(0),
	datac => \RR_EX_pipeline|D3_MUX|Output\(1),
	datad => \ALU3_EX|Outp[14]~26_combout\,
	combout => \EX_MUX|Mux1~0_combout\);

-- Location: LCCOMB_X28_Y11_N30
\EX_MUX|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux1~1_combout\ = (\EX_MUX|Mux1~0_combout\) # ((\ALU1_EX|alu:temp[14]~1_combout\ & (!\RR_EX_pipeline|D3_MUX|Output\(1) & !\RR_EX_pipeline|D3_MUX|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[14]~1_combout\,
	datab => \EX_MUX|Mux1~0_combout\,
	datac => \RR_EX_pipeline|D3_MUX|Output\(1),
	datad => \RR_EX_pipeline|D3_MUX|Output\(0),
	combout => \EX_MUX|Mux1~1_combout\);

-- Location: FF_X28_Y11_N31
\EX_MEM_pipeline|ALU1_C|Output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MUX|Mux1~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|ALU1_C|Output\(14));

-- Location: LCCOMB_X32_Y11_N22
\EX_MEM_pipeline|RF_D1|Output[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|RF_D1|Output[6]~feeder_combout\ = \RR_EX_pipeline|RF_D1|Output\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RR_EX_pipeline|RF_D1|Output\(6),
	combout => \EX_MEM_pipeline|RF_D1|Output[6]~feeder_combout\);

-- Location: FF_X32_Y11_N23
\EX_MEM_pipeline|RF_D1|Output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|RF_D1|Output[6]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RF_D1|Output\(6));

-- Location: LCCOMB_X32_Y11_N28
\EX_MEM_pipeline|RF_D1|Output[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|RF_D1|Output[14]~feeder_combout\ = \RR_EX_pipeline|RF_D1|Output\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RR_EX_pipeline|RF_D1|Output\(14),
	combout => \EX_MEM_pipeline|RF_D1|Output[14]~feeder_combout\);

-- Location: FF_X32_Y11_N29
\EX_MEM_pipeline|RF_D1|Output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|RF_D1|Output[14]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RF_D1|Output\(14));

-- Location: LCCOMB_X34_Y12_N16
\RAM_MEM|Data~835\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~835_combout\ = (\RAM_MEM|Decoder0~54_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~54_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~54_combout\,
	combout => \RAM_MEM|Data~835_combout\);

-- Location: FF_X34_Y12_N17
\RAM_MEM|Data[98][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~835_combout\,
	ena => \RAM_MEM|Data[98][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[98][6]~q\);

-- Location: LCCOMB_X35_Y6_N6
\RAM_MEM|Data~752\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~752_combout\ = (\RAM_MEM|Decoder0~129_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~129_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \RAM_MEM|Decoder0~129_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(6),
	combout => \RAM_MEM|Data~752_combout\);

-- Location: FF_X35_Y6_N7
\RAM_MEM|Data[99][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~752_combout\,
	ena => \RAM_MEM|Data[1][2]~940_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[99][6]~q\);

-- Location: LCCOMB_X39_Y7_N30
\RAM_MEM|Data~739\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~739_combout\ = (\RAM_MEM|Decoder0~121_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~121_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~121_combout\,
	combout => \RAM_MEM|Data~739_combout\);

-- Location: FF_X39_Y7_N31
\RAM_MEM|Data[43][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~739_combout\,
	ena => \RAM_MEM|Data[1][2]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[43][6]~q\);

-- Location: LCCOMB_X40_Y6_N12
\RAM_MEM|Data~742\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~742_combout\ = (\RAM_MEM|Decoder0~124_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~124_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~124_combout\,
	combout => \RAM_MEM|Data~742_combout\);

-- Location: FF_X40_Y6_N13
\RAM_MEM|Data[59][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~742_combout\,
	ena => \RAM_MEM|Data[1][2]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[59][6]~q\);

-- Location: LCCOMB_X41_Y6_N12
\RAM_MEM|Data~740\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~740_combout\ = (\RAM_MEM|Decoder0~122_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~122_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~122_combout\,
	combout => \RAM_MEM|Data~740_combout\);

-- Location: FF_X41_Y6_N13
\RAM_MEM|Data[51][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~740_combout\,
	ena => \RAM_MEM|Data[1][2]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[51][6]~q\);

-- Location: LCCOMB_X40_Y7_N28
\RAM_MEM|Data~741\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~741_combout\ = (\RAM_MEM|Decoder0~123_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~123_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~123_combout\,
	combout => \RAM_MEM|Data~741_combout\);

-- Location: FF_X40_Y7_N29
\RAM_MEM|Data[35][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~741_combout\,
	ena => \RAM_MEM|Data[1][2]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[35][6]~q\);

-- Location: LCCOMB_X40_Y6_N6
\RAM_MEM|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~2_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\EX_MEM_pipeline|ALU1_C|Output\(3)) # ((\RAM_MEM|Data[51][6]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Data[35][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[51][6]~q\,
	datad => \RAM_MEM|Data[35][6]~q\,
	combout => \RAM_MEM|Mux9~2_combout\);

-- Location: LCCOMB_X39_Y6_N14
\RAM_MEM|Mux9~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~3_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux9~2_combout\ & ((\RAM_MEM|Data[59][6]~q\))) # (!\RAM_MEM|Mux9~2_combout\ & (\RAM_MEM|Data[43][6]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\RAM_MEM|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[43][6]~q\,
	datab => \RAM_MEM|Data[59][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux9~2_combout\,
	combout => \RAM_MEM|Mux9~3_combout\);

-- Location: LCCOMB_X37_Y8_N30
\RAM_MEM|Data~736\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~736_combout\ = (\RAM_MEM|Decoder0~118_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~118_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~118_combout\,
	combout => \RAM_MEM|Data~736_combout\);

-- Location: FF_X37_Y8_N31
\RAM_MEM|Data[55][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~736_combout\,
	ena => \RAM_MEM|Data[1][2]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[55][6]~q\);

-- Location: LCCOMB_X40_Y10_N24
\RAM_MEM|Data~737\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~737_combout\ = (\RAM_MEM|Decoder0~119_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~119_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~119_combout\,
	combout => \RAM_MEM|Data~737_combout\);

-- Location: FF_X40_Y10_N25
\RAM_MEM|Data[39][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~737_combout\,
	ena => \RAM_MEM|Data[1][2]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[39][6]~q\);

-- Location: LCCOMB_X40_Y6_N26
\RAM_MEM|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~0_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[55][6]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & 
-- ((\RAM_MEM|Data[39][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[55][6]~q\,
	datab => \RAM_MEM|Data[39][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux9~0_combout\);

-- Location: LCCOMB_X40_Y6_N20
\RAM_MEM|Data~735\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~735_combout\ = (\RAM_MEM|Decoder0~117_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~117_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~117_combout\,
	combout => \RAM_MEM|Data~735_combout\);

-- Location: FF_X40_Y6_N21
\RAM_MEM|Data[47][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~735_combout\,
	ena => \RAM_MEM|Data[1][2]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[47][6]~q\);

-- Location: LCCOMB_X36_Y6_N14
\RAM_MEM|Data~738\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~738_combout\ = (\RAM_MEM|Decoder0~120_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~120_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~120_combout\,
	combout => \RAM_MEM|Data~738_combout\);

-- Location: FF_X36_Y6_N15
\RAM_MEM|Data[63][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~738_combout\,
	ena => \RAM_MEM|Data[1][2]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[63][6]~q\);

-- Location: LCCOMB_X40_Y6_N16
\RAM_MEM|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~1_combout\ = (\RAM_MEM|Mux9~0_combout\ & (((\RAM_MEM|Data[63][6]~q\) # (!\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\RAM_MEM|Mux9~0_combout\ & (\RAM_MEM|Data[47][6]~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux9~0_combout\,
	datab => \RAM_MEM|Data[47][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[63][6]~q\,
	combout => \RAM_MEM|Mux9~1_combout\);

-- Location: LCCOMB_X39_Y6_N0
\RAM_MEM|Mux9~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~4_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux9~1_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux9~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Mux9~3_combout\,
	datad => \RAM_MEM|Mux9~1_combout\,
	combout => \RAM_MEM|Mux9~4_combout\);

-- Location: LCCOMB_X35_Y6_N30
\RAM_MEM|Data~743\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~743_combout\ = (\RAM_MEM|Decoder0~53_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14))))) # (!\RAM_MEM|Decoder0~53_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datab => \RAM_MEM|Decoder0~53_combout\,
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(6),
	combout => \RAM_MEM|Data~743_combout\);

-- Location: FF_X35_Y6_N31
\RAM_MEM|Data[97][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~743_combout\,
	ena => \RAM_MEM|Data[1][2]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[97][6]~q\);

-- Location: LCCOMB_X36_Y7_N12
\RAM_MEM|Data~745\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~745_combout\ = (\RAM_MEM|Decoder0~125_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~125_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~125_combout\,
	combout => \RAM_MEM|Data~745_combout\);

-- Location: FF_X36_Y7_N13
\RAM_MEM|Data[53][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~745_combout\,
	ena => \RAM_MEM|Data[1][2]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[53][6]~q\);

-- Location: LCCOMB_X38_Y7_N28
\RAM_MEM|Data~746\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~746_combout\ = (\RAM_MEM|Decoder0~107_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14))))) # (!\RAM_MEM|Decoder0~107_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~107_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(6),
	combout => \RAM_MEM|Data~746_combout\);

-- Location: FF_X38_Y7_N29
\RAM_MEM|Data[37][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~746_combout\,
	ena => \RAM_MEM|Data[1][2]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[37][6]~q\);

-- Location: LCCOMB_X37_Y7_N14
\RAM_MEM|Mux9~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~5_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[53][6]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & 
-- ((\RAM_MEM|Data[37][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[53][6]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[37][6]~q\,
	combout => \RAM_MEM|Mux9~5_combout\);

-- Location: LCCOMB_X33_Y7_N10
\RAM_MEM|Data~747\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~747_combout\ = (\RAM_MEM|Decoder0~126_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~126_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~126_combout\,
	combout => \RAM_MEM|Data~747_combout\);

-- Location: FF_X33_Y7_N11
\RAM_MEM|Data[61][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~747_combout\,
	ena => \RAM_MEM|Data[1][2]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[61][6]~q\);

-- Location: LCCOMB_X34_Y7_N4
\RAM_MEM|Data~744\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~744_combout\ = (\RAM_MEM|Decoder0~79_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14)))))) # (!\RAM_MEM|Decoder0~79_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datab => \RAM_MEM|Decoder0~79_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~744_combout\);

-- Location: FF_X34_Y7_N5
\RAM_MEM|Data[45][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~744_combout\,
	ena => \RAM_MEM|Data[1][2]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[45][6]~q\);

-- Location: LCCOMB_X38_Y7_N6
\RAM_MEM|Mux9~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~6_combout\ = (\RAM_MEM|Mux9~5_combout\ & ((\RAM_MEM|Data[61][6]~q\) # ((!\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\RAM_MEM|Mux9~5_combout\ & (((\EX_MEM_pipeline|ALU1_C|Output\(3) & \RAM_MEM|Data[45][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux9~5_combout\,
	datab => \RAM_MEM|Data[61][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[45][6]~q\,
	combout => \RAM_MEM|Mux9~6_combout\);

-- Location: LCCOMB_X38_Y6_N6
\RAM_MEM|Data~751\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~751_combout\ = (\RAM_MEM|Decoder0~128_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~128_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~128_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	combout => \RAM_MEM|Data~751_combout\);

-- Location: FF_X38_Y6_N7
\RAM_MEM|Data[57][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~751_combout\,
	ena => \RAM_MEM|Data[1][2]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[57][6]~q\);

-- Location: LCCOMB_X37_Y6_N0
\RAM_MEM|Data~750\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~750_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~113_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~113_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \RAM_MEM|Decoder0~113_combout\,
	combout => \RAM_MEM|Data~750_combout\);

-- Location: FF_X37_Y6_N1
\RAM_MEM|Data[33][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~750_combout\,
	ena => \RAM_MEM|Data[1][2]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[33][6]~q\);

-- Location: LCCOMB_X37_Y6_N14
\RAM_MEM|Data~749\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~749_combout\ = (\RAM_MEM|Decoder0~127_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~127_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~127_combout\,
	combout => \RAM_MEM|Data~749_combout\);

-- Location: FF_X37_Y6_N15
\RAM_MEM|Data[49][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~749_combout\,
	ena => \RAM_MEM|Data[1][2]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[49][6]~q\);

-- Location: LCCOMB_X37_Y6_N26
\RAM_MEM|Mux9~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~7_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[49][6]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) 
-- & (\RAM_MEM|Data[33][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[33][6]~q\,
	datac => \RAM_MEM|Data[49][6]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux9~7_combout\);

-- Location: LCCOMB_X38_Y6_N0
\RAM_MEM|Data~748\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~748_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~111_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~111_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \RAM_MEM|Decoder0~111_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \EX_MEM_pipeline|RF_D1|Output\(6),
	combout => \RAM_MEM|Data~748_combout\);

-- Location: FF_X38_Y6_N1
\RAM_MEM|Data[41][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~748_combout\,
	ena => \RAM_MEM|Data[1][2]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[41][6]~q\);

-- Location: LCCOMB_X38_Y6_N20
\RAM_MEM|Mux9~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~8_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux9~7_combout\ & (\RAM_MEM|Data[57][6]~q\)) # (!\RAM_MEM|Mux9~7_combout\ & ((\RAM_MEM|Data[41][6]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\RAM_MEM|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[57][6]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Mux9~7_combout\,
	datad => \RAM_MEM|Data[41][6]~q\,
	combout => \RAM_MEM|Mux9~8_combout\);

-- Location: LCCOMB_X39_Y6_N30
\RAM_MEM|Mux9~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~9_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux9~6_combout\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux9~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Mux9~6_combout\,
	datad => \RAM_MEM|Mux9~8_combout\,
	combout => \RAM_MEM|Mux9~9_combout\);

-- Location: LCCOMB_X35_Y6_N12
\WB_MUX_MEM1|F[6]~170\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~170_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(1)) # ((\RAM_MEM|Data[97][6]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (!\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\RAM_MEM|Mux9~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Data[97][6]~q\,
	datad => \RAM_MEM|Mux9~9_combout\,
	combout => \WB_MUX_MEM1|F[6]~170_combout\);

-- Location: LCCOMB_X35_Y6_N16
\WB_MUX_MEM1|F[6]~171\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~171_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\WB_MUX_MEM1|F[6]~170_combout\ & (\RAM_MEM|Data[99][6]~q\)) # (!\WB_MUX_MEM1|F[6]~170_combout\ & ((\RAM_MEM|Mux9~4_combout\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(1) & 
-- (((\WB_MUX_MEM1|F[6]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[99][6]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datac => \RAM_MEM|Mux9~4_combout\,
	datad => \WB_MUX_MEM1|F[6]~170_combout\,
	combout => \WB_MUX_MEM1|F[6]~171_combout\);

-- Location: LCCOMB_X37_Y13_N30
\RAM_MEM|Data~753\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~753_combout\ = (\RAM_MEM|Decoder0~155_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~155_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~155_combout\,
	combout => \RAM_MEM|Data~753_combout\);

-- Location: FF_X37_Y13_N31
\RAM_MEM|Data[100][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~753_combout\,
	ena => \RAM_MEM|Data[100][0]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[100][6]~q\);

-- Location: LCCOMB_X34_Y12_N10
\RAM_MEM|Data~834\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~834_combout\ = (\RAM_MEM|Decoder0~146_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~146_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~146_combout\,
	combout => \RAM_MEM|Data~834_combout\);

-- Location: FF_X34_Y12_N11
\RAM_MEM|Data[96][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~834_combout\,
	ena => \RAM_MEM|Data[96][0]~938_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[96][6]~q\);

-- Location: LCCOMB_X38_Y10_N18
\RAM_MEM|Data~762\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~762_combout\ = (\RAM_MEM|Decoder0~106_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~106_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~106_combout\,
	combout => \RAM_MEM|Data~762_combout\);

-- Location: FF_X38_Y10_N19
\RAM_MEM|Data[46][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~762_combout\,
	ena => \RAM_MEM|Data[46][0]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[46][6]~q\);

-- Location: LCCOMB_X36_Y9_N24
\RAM_MEM|Data~765\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~765_combout\ = (\RAM_MEM|Decoder0~110_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~110_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~110_combout\,
	combout => \RAM_MEM|Data~765_combout\);

-- Location: FF_X36_Y9_N25
\RAM_MEM|Data[62][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~765_combout\,
	ena => \RAM_MEM|Data[62][0]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[62][6]~q\);

-- Location: LCCOMB_X40_Y9_N0
\RAM_MEM|Data~763\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~763_combout\ = (\RAM_MEM|Decoder0~108_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~108_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~108_combout\,
	combout => \RAM_MEM|Data~763_combout\);

-- Location: FF_X40_Y9_N1
\RAM_MEM|Data[54][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~763_combout\,
	ena => \RAM_MEM|Data[54][0]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[54][6]~q\);

-- Location: LCCOMB_X40_Y9_N22
\RAM_MEM|Data~764\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~764_combout\ = (\RAM_MEM|Decoder0~109_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~109_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~109_combout\,
	combout => \RAM_MEM|Data~764_combout\);

-- Location: FF_X40_Y9_N23
\RAM_MEM|Data[38][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~764_combout\,
	ena => \RAM_MEM|Data[38][0]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[38][6]~q\);

-- Location: LCCOMB_X39_Y9_N4
\RAM_MEM|Mux9~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~13_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[54][6]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & 
-- ((\RAM_MEM|Data[38][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[54][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[38][6]~q\,
	combout => \RAM_MEM|Mux9~13_combout\);

-- Location: LCCOMB_X38_Y10_N4
\RAM_MEM|Mux9~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~14_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux9~13_combout\ & ((\RAM_MEM|Data[62][6]~q\))) # (!\RAM_MEM|Mux9~13_combout\ & (\RAM_MEM|Data[46][6]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux9~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[46][6]~q\,
	datac => \RAM_MEM|Data[62][6]~q\,
	datad => \RAM_MEM|Mux9~13_combout\,
	combout => \RAM_MEM|Mux9~14_combout\);

-- Location: LCCOMB_X38_Y9_N0
\RAM_MEM|Data~769\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~769_combout\ = (\RAM_MEM|Decoder0~116_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~116_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~116_combout\,
	combout => \RAM_MEM|Data~769_combout\);

-- Location: FF_X38_Y9_N1
\RAM_MEM|Data[58][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~769_combout\,
	ena => \RAM_MEM|Data[58][0]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[58][6]~q\);

-- Location: LCCOMB_X34_Y9_N2
\RAM_MEM|Data~767\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~767_combout\ = (\RAM_MEM|Decoder0~114_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~114_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datab => \RAM_MEM|Decoder0~114_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	combout => \RAM_MEM|Data~767_combout\);

-- Location: FF_X34_Y9_N3
\RAM_MEM|Data[50][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~767_combout\,
	ena => \RAM_MEM|Data[50][0]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[50][6]~q\);

-- Location: LCCOMB_X39_Y13_N14
\RAM_MEM|Data~768\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~768_combout\ = (\RAM_MEM|Decoder0~115_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~115_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~115_combout\,
	combout => \RAM_MEM|Data~768_combout\);

-- Location: FF_X39_Y13_N15
\RAM_MEM|Data[34][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~768_combout\,
	ena => \RAM_MEM|Data[34][0]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[34][6]~q\);

-- Location: LCCOMB_X38_Y10_N22
\RAM_MEM|Mux9~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~15_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[50][6]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & 
-- ((\RAM_MEM|Data[34][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[50][6]~q\,
	datab => \RAM_MEM|Data[34][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux9~15_combout\);

-- Location: LCCOMB_X38_Y9_N10
\RAM_MEM|Data~766\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~766_combout\ = (\RAM_MEM|Decoder0~112_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~112_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~112_combout\,
	combout => \RAM_MEM|Data~766_combout\);

-- Location: FF_X38_Y9_N11
\RAM_MEM|Data[42][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~766_combout\,
	ena => \RAM_MEM|Data[42][0]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[42][6]~q\);

-- Location: LCCOMB_X38_Y10_N16
\RAM_MEM|Mux9~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~16_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux9~15_combout\ & (\RAM_MEM|Data[58][6]~q\)) # (!\RAM_MEM|Mux9~15_combout\ & ((\RAM_MEM|Data[42][6]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux9~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Data[58][6]~q\,
	datac => \RAM_MEM|Mux9~15_combout\,
	datad => \RAM_MEM|Data[42][6]~q\,
	combout => \RAM_MEM|Mux9~16_combout\);

-- Location: LCCOMB_X38_Y10_N14
\RAM_MEM|Mux9~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~17_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux9~14_combout\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux9~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \RAM_MEM|Mux9~14_combout\,
	datad => \RAM_MEM|Mux9~16_combout\,
	combout => \RAM_MEM|Mux9~17_combout\);

-- Location: LCCOMB_X39_Y10_N30
\RAM_MEM|Data~755\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~755_combout\ = (\RAM_MEM|Decoder0~148_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~148_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \RAM_MEM|Decoder0~148_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(6),
	combout => \RAM_MEM|Data~755_combout\);

-- Location: FF_X39_Y10_N31
\RAM_MEM|Data[40][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~755_combout\,
	ena => \RAM_MEM|Data[40][0]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[40][6]~q\);

-- Location: LCCOMB_X38_Y10_N30
\RAM_MEM|Data~754\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~754_combout\ = (\RAM_MEM|Decoder0~147_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~147_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~147_combout\,
	combout => \RAM_MEM|Data~754_combout\);

-- Location: FF_X37_Y10_N29
\RAM_MEM|Data[56][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RAM_MEM|Data~754_combout\,
	sload => VCC,
	ena => \RAM_MEM|Data[56][0]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[56][6]~q\);

-- Location: LCCOMB_X38_Y10_N26
\RAM_MEM|Mux9~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~10_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[56][6]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[40][6]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[40][6]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Data[56][6]~q\,
	combout => \RAM_MEM|Mux9~10_combout\);

-- Location: LCCOMB_X34_Y10_N6
\RAM_MEM|Data~757\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~757_combout\ = (\RAM_MEM|Decoder0~151_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~151_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~151_combout\,
	combout => \RAM_MEM|Data~757_combout\);

-- Location: FF_X34_Y10_N7
\RAM_MEM|Data[44][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~757_combout\,
	ena => \RAM_MEM|Data[44][0]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[44][6]~q\);

-- Location: LCCOMB_X34_Y10_N26
\RAM_MEM|Data~760\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~760_combout\ = (\RAM_MEM|Decoder0~154_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~154_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \RAM_MEM|Decoder0~154_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(6),
	combout => \RAM_MEM|Data~760_combout\);

-- Location: FF_X34_Y10_N27
\RAM_MEM|Data[60][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~760_combout\,
	ena => \RAM_MEM|Data[60][0]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[60][6]~q\);

-- Location: LCCOMB_X33_Y10_N16
\RAM_MEM|Data~759\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~759_combout\ = (\RAM_MEM|Decoder0~153_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~153_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datab => \RAM_MEM|Decoder0~153_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	combout => \RAM_MEM|Data~759_combout\);

-- Location: FF_X33_Y10_N17
\RAM_MEM|Data[36][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~759_combout\,
	ena => \RAM_MEM|Data[36][0]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[36][6]~q\);

-- Location: LCCOMB_X32_Y10_N16
\RAM_MEM|Data~758\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~758_combout\ = (\RAM_MEM|Decoder0~152_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~152_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~152_combout\,
	combout => \RAM_MEM|Data~758_combout\);

-- Location: FF_X33_Y10_N15
\RAM_MEM|Data[52][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RAM_MEM|Data~758_combout\,
	sload => VCC,
	ena => \RAM_MEM|Data[52][0]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[52][6]~q\);

-- Location: LCCOMB_X34_Y10_N20
\RAM_MEM|Mux9~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~11_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\EX_MEM_pipeline|ALU1_C|Output\(3)) # (\RAM_MEM|Data[52][6]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[36][6]~q\ & (!\EX_MEM_pipeline|ALU1_C|Output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[36][6]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[52][6]~q\,
	combout => \RAM_MEM|Mux9~11_combout\);

-- Location: LCCOMB_X34_Y10_N4
\RAM_MEM|Mux9~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~12_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux9~11_combout\ & ((\RAM_MEM|Data[60][6]~q\))) # (!\RAM_MEM|Mux9~11_combout\ & (\RAM_MEM|Data[44][6]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux9~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[44][6]~q\,
	datab => \RAM_MEM|Data[60][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Mux9~11_combout\,
	combout => \RAM_MEM|Mux9~12_combout\);

-- Location: LCCOMB_X38_Y10_N8
\RAM_MEM|Data~756\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~756_combout\ = (\RAM_MEM|Decoder0~149_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~149_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datab => \RAM_MEM|Decoder0~149_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(14),
	combout => \RAM_MEM|Data~756_combout\);

-- Location: FF_X38_Y10_N9
\RAM_MEM|Data[48][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~756_combout\,
	ena => \RAM_MEM|Data[48][0]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[48][6]~q\);

-- Location: LCCOMB_X38_Y12_N0
\RAM_MEM|Data~794\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~794_combout\ = (\RAM_MEM|Decoder0~150_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~150_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \RAM_MEM|Decoder0~150_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(14),
	combout => \RAM_MEM|Data~794_combout\);

-- Location: FF_X38_Y12_N1
\RAM_MEM|Data[32][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~794_combout\,
	ena => \RAM_MEM|Data[32][0]~939_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[32][6]~q\);

-- Location: LCCOMB_X38_Y10_N28
\WB_MUX_MEM1|F[14]~190\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[14]~190_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & ((\RAM_MEM|Data[48][6]~q\) # ((!\RAM_MEM|Data[1][2]~8_combout\)))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & (((\RAM_MEM|Data[1][2]~8_combout\ & \RAM_MEM|Data[32][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~2_combout\,
	datab => \RAM_MEM|Data[48][6]~q\,
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \RAM_MEM|Data[32][6]~q\,
	combout => \WB_MUX_MEM1|F[14]~190_combout\);

-- Location: LCCOMB_X38_Y10_N6
\WB_MUX_MEM1|F[14]~191\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[14]~191_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & (((\WB_MUX_MEM1|F[14]~190_combout\)))) # (!\RAM_MEM|Data[1][2]~8_combout\ & ((\WB_MUX_MEM1|F[14]~190_combout\ & ((\RAM_MEM|Mux9~12_combout\))) # (!\WB_MUX_MEM1|F[14]~190_combout\ & 
-- (\RAM_MEM|Mux9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux9~10_combout\,
	datab => \RAM_MEM|Data[1][2]~8_combout\,
	datac => \RAM_MEM|Mux9~12_combout\,
	datad => \WB_MUX_MEM1|F[14]~190_combout\,
	combout => \WB_MUX_MEM1|F[14]~191_combout\);

-- Location: LCCOMB_X37_Y10_N10
\WB_MUX_MEM1|F[14]~192\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[14]~192_combout\ = (\WB_MUX_MEM1|F[14]~11_combout\ & ((\WB_MUX_MEM1|F[14]~12_combout\) # ((\RAM_MEM|Mux9~17_combout\)))) # (!\WB_MUX_MEM1|F[14]~11_combout\ & (!\WB_MUX_MEM1|F[14]~12_combout\ & ((\WB_MUX_MEM1|F[14]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~11_combout\,
	datab => \WB_MUX_MEM1|F[14]~12_combout\,
	datac => \RAM_MEM|Mux9~17_combout\,
	datad => \WB_MUX_MEM1|F[14]~191_combout\,
	combout => \WB_MUX_MEM1|F[14]~192_combout\);

-- Location: LCCOMB_X37_Y12_N14
\WB_MUX_MEM1|F[14]~193\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[14]~193_combout\ = (\WB_MUX_MEM1|F[14]~12_combout\ & ((\WB_MUX_MEM1|F[14]~192_combout\ & (\RAM_MEM|Data[100][6]~q\)) # (!\WB_MUX_MEM1|F[14]~192_combout\ & ((\RAM_MEM|Data[96][6]~q\))))) # (!\WB_MUX_MEM1|F[14]~12_combout\ & 
-- (((\WB_MUX_MEM1|F[14]~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[100][6]~q\,
	datab => \WB_MUX_MEM1|F[14]~12_combout\,
	datac => \RAM_MEM|Data[96][6]~q\,
	datad => \WB_MUX_MEM1|F[14]~192_combout\,
	combout => \WB_MUX_MEM1|F[14]~193_combout\);

-- Location: LCCOMB_X33_Y9_N28
\RAM_MEM|Data~787\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~787_combout\ = (\RAM_MEM|Decoder0~138_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~138_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~138_combout\,
	combout => \RAM_MEM|Data~787_combout\);

-- Location: FF_X33_Y9_N29
\RAM_MEM|Data[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~787_combout\,
	ena => \RAM_MEM|Data[24][0]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[24][6]~q\);

-- Location: LCCOMB_X32_Y10_N18
\RAM_MEM|Data~788\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~788_combout\ = (\RAM_MEM|Decoder0~139_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~139_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~139_combout\,
	combout => \RAM_MEM|Data~788_combout\);

-- Location: FF_X32_Y10_N19
\RAM_MEM|Data[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~788_combout\,
	ena => \RAM_MEM|Data[8][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[8][6]~q\);

-- Location: LCCOMB_X32_Y10_N24
\RAM_MEM|Mux9~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~28_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[24][6]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[8][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \RAM_MEM|Data[24][6]~q\,
	datad => \RAM_MEM|Data[8][6]~q\,
	combout => \RAM_MEM|Mux9~28_combout\);

-- Location: LCCOMB_X35_Y15_N10
\RAM_MEM|Data~791\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~791_combout\ = (\RAM_MEM|Decoder0~143_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~143_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~143_combout\,
	combout => \RAM_MEM|Data~791_combout\);

-- Location: FF_X35_Y15_N11
\RAM_MEM|Data[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~791_combout\,
	ena => \RAM_MEM|Data[20][0]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[20][6]~q\);

-- Location: LCCOMB_X36_Y15_N0
\RAM_MEM|Data~792\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~792_combout\ = (\RAM_MEM|Decoder0~144_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~144_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datab => \RAM_MEM|Decoder0~144_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(14),
	combout => \RAM_MEM|Data~792_combout\);

-- Location: FF_X36_Y15_N1
\RAM_MEM|Data[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~792_combout\,
	ena => \RAM_MEM|Data[4][0]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[4][6]~q\);

-- Location: LCCOMB_X36_Y15_N14
\RAM_MEM|Mux9~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~29_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[20][6]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (((!\EX_MEM_pipeline|ALU1_C|Output\(3) & \RAM_MEM|Data[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[20][6]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[4][6]~q\,
	combout => \RAM_MEM|Mux9~29_combout\);

-- Location: LCCOMB_X37_Y15_N16
\RAM_MEM|Data~790\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~790_combout\ = (\RAM_MEM|Decoder0~142_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~142_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~142_combout\,
	combout => \RAM_MEM|Data~790_combout\);

-- Location: FF_X37_Y15_N17
\RAM_MEM|Data[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~790_combout\,
	ena => \RAM_MEM|Data[12][0]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[12][6]~q\);

-- Location: LCCOMB_X37_Y15_N18
\RAM_MEM|Data~793\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~793_combout\ = (\RAM_MEM|Decoder0~145_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~145_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~145_combout\,
	combout => \RAM_MEM|Data~793_combout\);

-- Location: FF_X37_Y15_N19
\RAM_MEM|Data[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~793_combout\,
	ena => \RAM_MEM|Data[28][0]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[28][6]~q\);

-- Location: LCCOMB_X37_Y15_N24
\RAM_MEM|Mux9~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~30_combout\ = (\RAM_MEM|Mux9~29_combout\ & (((\RAM_MEM|Data[28][6]~q\) # (!\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\RAM_MEM|Mux9~29_combout\ & (\RAM_MEM|Data[12][6]~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux9~29_combout\,
	datab => \RAM_MEM|Data[12][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \RAM_MEM|Data[28][6]~q\,
	combout => \RAM_MEM|Mux9~30_combout\);

-- Location: LCCOMB_X40_Y15_N22
\RAM_MEM|Data~789\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~789_combout\ = (\RAM_MEM|Decoder0~140_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~140_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~140_combout\,
	combout => \RAM_MEM|Data~789_combout\);

-- Location: FF_X40_Y15_N23
\RAM_MEM|Data[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~789_combout\,
	ena => \RAM_MEM|Data[16][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[16][6]~q\);

-- Location: LCCOMB_X37_Y8_N8
\RAM_MEM|Data~770\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~770_combout\ = (\RAM_MEM|Decoder0~141_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~141_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \RAM_MEM|Decoder0~141_combout\,
	combout => \RAM_MEM|Data~770_combout\);

-- Location: FF_X37_Y8_N9
\RAM_MEM|Data[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~770_combout\,
	ena => \RAM_MEM|Data[0][0]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[0][6]~q\);

-- Location: LCCOMB_X38_Y12_N12
\WB_MUX_MEM1|F[14]~186\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[14]~186_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & ((\RAM_MEM|Data[16][6]~q\) # ((!\RAM_MEM|Data[1][2]~8_combout\)))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & (((\RAM_MEM|Data[1][2]~8_combout\ & \RAM_MEM|Data[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[16][6]~q\,
	datab => \WB_MUX_MEM1|F[14]~2_combout\,
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \RAM_MEM|Data[0][6]~q\,
	combout => \WB_MUX_MEM1|F[14]~186_combout\);

-- Location: LCCOMB_X38_Y12_N22
\WB_MUX_MEM1|F[14]~187\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[14]~187_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & (((\WB_MUX_MEM1|F[14]~186_combout\)))) # (!\RAM_MEM|Data[1][2]~8_combout\ & ((\WB_MUX_MEM1|F[14]~186_combout\ & ((\RAM_MEM|Mux9~30_combout\))) # (!\WB_MUX_MEM1|F[14]~186_combout\ & 
-- (\RAM_MEM|Mux9~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux9~28_combout\,
	datab => \RAM_MEM|Mux9~30_combout\,
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \WB_MUX_MEM1|F[14]~186_combout\,
	combout => \WB_MUX_MEM1|F[14]~187_combout\);

-- Location: LCCOMB_X38_Y12_N6
\RAM_MEM|Data~827\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~827_combout\ = (\RAM_MEM|Decoder0~130_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~130_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \RAM_MEM|Decoder0~130_combout\,
	combout => \RAM_MEM|Data~827_combout\);

-- Location: FF_X38_Y12_N7
\RAM_MEM|Data[80][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~827_combout\,
	ena => \RAM_MEM|Data[80][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[80][6]~q\);

-- Location: LCCOMB_X36_Y11_N10
\RAM_MEM|Data~761\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~761_combout\ = (\RAM_MEM|Decoder0~133_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~133_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~133_combout\,
	combout => \RAM_MEM|Data~761_combout\);

-- Location: FF_X36_Y11_N11
\RAM_MEM|Data[64][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~761_combout\,
	ena => \RAM_MEM|Data[64][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[64][6]~q\);

-- Location: LCCOMB_X40_Y11_N18
\RAM_MEM|Data~829\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~829_combout\ = (\RAM_MEM|Decoder0~132_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~132_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~132_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	combout => \RAM_MEM|Data~829_combout\);

-- Location: FF_X40_Y11_N19
\RAM_MEM|Data[72][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~829_combout\,
	ena => \RAM_MEM|Data[72][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[72][6]~q\);

-- Location: LCCOMB_X38_Y15_N30
\RAM_MEM|Data~828\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~828_combout\ = (\RAM_MEM|Decoder0~131_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~131_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~131_combout\,
	combout => \RAM_MEM|Data~828_combout\);

-- Location: FF_X38_Y15_N31
\RAM_MEM|Data[88][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~828_combout\,
	ena => \RAM_MEM|Data[88][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[88][6]~q\);

-- Location: LCCOMB_X38_Y12_N28
\RAM_MEM|Mux9~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~52_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Data[88][6]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[72][6]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[72][6]~q\,
	datab => \RAM_MEM|Data[88][6]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(4),
	combout => \RAM_MEM|Mux9~52_combout\);

-- Location: LCCOMB_X38_Y12_N4
\WB_MUX_MEM1|F[14]~184\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[14]~184_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & (((!\RAM_MEM|Data[1][2]~8_combout\)))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & ((\RAM_MEM|Data[1][2]~8_combout\ & (\RAM_MEM|Data[64][6]~q\)) # (!\RAM_MEM|Data[1][2]~8_combout\ & 
-- ((\RAM_MEM|Mux9~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[64][6]~q\,
	datab => \WB_MUX_MEM1|F[14]~2_combout\,
	datac => \RAM_MEM|Data[1][2]~8_combout\,
	datad => \RAM_MEM|Mux9~52_combout\,
	combout => \WB_MUX_MEM1|F[14]~184_combout\);

-- Location: LCCOMB_X40_Y12_N22
\RAM_MEM|Data~832\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~832_combout\ = (\RAM_MEM|Decoder0~136_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~136_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \RAM_MEM|Decoder0~136_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(14),
	combout => \RAM_MEM|Data~832_combout\);

-- Location: FF_X40_Y12_N23
\RAM_MEM|Data[68][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~832_combout\,
	ena => \RAM_MEM|Data[68][0]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[68][6]~q\);

-- Location: LCCOMB_X40_Y12_N20
\RAM_MEM|Data~831\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~831_combout\ = (\RAM_MEM|Decoder0~135_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~135_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~135_combout\,
	combout => \RAM_MEM|Data~831_combout\);

-- Location: FF_X40_Y12_N21
\RAM_MEM|Data[84][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~831_combout\,
	ena => \RAM_MEM|Data[84][0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[84][6]~q\);

-- Location: LCCOMB_X40_Y12_N16
\RAM_MEM|Mux9~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~53_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (((\RAM_MEM|Data[84][6]~q\) # (\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Data[68][6]~q\ & ((!\EX_MEM_pipeline|ALU1_C|Output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[68][6]~q\,
	datab => \RAM_MEM|Data[84][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux9~53_combout\);

-- Location: LCCOMB_X38_Y14_N22
\RAM_MEM|Data~830\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~830_combout\ = (\RAM_MEM|Decoder0~134_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~134_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~134_combout\,
	combout => \RAM_MEM|Data~830_combout\);

-- Location: FF_X38_Y14_N23
\RAM_MEM|Data[76][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~830_combout\,
	ena => \RAM_MEM|Data[76][0]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[76][6]~q\);

-- Location: LCCOMB_X39_Y14_N6
\RAM_MEM|Data~833\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~833_combout\ = (\RAM_MEM|Decoder0~137_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~137_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \RAM_MEM|Decoder0~137_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(14),
	combout => \RAM_MEM|Data~833_combout\);

-- Location: FF_X39_Y14_N7
\RAM_MEM|Data[92][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~833_combout\,
	ena => \RAM_MEM|Data[92][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[92][6]~q\);

-- Location: LCCOMB_X39_Y12_N24
\RAM_MEM|Mux9~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~54_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux9~53_combout\ & ((\RAM_MEM|Data[92][6]~q\))) # (!\RAM_MEM|Mux9~53_combout\ & (\RAM_MEM|Data[76][6]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (\RAM_MEM|Mux9~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Mux9~53_combout\,
	datac => \RAM_MEM|Data[76][6]~q\,
	datad => \RAM_MEM|Data[92][6]~q\,
	combout => \RAM_MEM|Mux9~54_combout\);

-- Location: LCCOMB_X38_Y12_N10
\WB_MUX_MEM1|F[14]~185\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[14]~185_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & ((\WB_MUX_MEM1|F[14]~184_combout\ & ((\RAM_MEM|Mux9~54_combout\))) # (!\WB_MUX_MEM1|F[14]~184_combout\ & (\RAM_MEM|Data[80][6]~q\)))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & 
-- (((\WB_MUX_MEM1|F[14]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[80][6]~q\,
	datab => \WB_MUX_MEM1|F[14]~2_combout\,
	datac => \WB_MUX_MEM1|F[14]~184_combout\,
	datad => \RAM_MEM|Mux9~54_combout\,
	combout => \WB_MUX_MEM1|F[14]~185_combout\);

-- Location: LCCOMB_X38_Y12_N8
\WB_MUX_MEM1|F[14]~188\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[14]~188_combout\ = (\WB_MUX_MEM1|F[14]~1_combout\ & (\WB_MUX_MEM1|F[14]~5_combout\)) # (!\WB_MUX_MEM1|F[14]~1_combout\ & ((\WB_MUX_MEM1|F[14]~5_combout\ & ((\WB_MUX_MEM1|F[14]~185_combout\))) # (!\WB_MUX_MEM1|F[14]~5_combout\ & 
-- (\WB_MUX_MEM1|F[14]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~1_combout\,
	datab => \WB_MUX_MEM1|F[14]~5_combout\,
	datac => \WB_MUX_MEM1|F[14]~187_combout\,
	datad => \WB_MUX_MEM1|F[14]~185_combout\,
	combout => \WB_MUX_MEM1|F[14]~188_combout\);

-- Location: LCCOMB_X40_Y13_N22
\RAM_MEM|Data~784\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~784_combout\ = (\RAM_MEM|Decoder0~75_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~75_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~75_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	combout => \RAM_MEM|Data~784_combout\);

-- Location: FF_X40_Y13_N23
\RAM_MEM|Data[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~784_combout\,
	ena => \RAM_MEM|Data[30][0]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[30][6]~q\);

-- Location: LCCOMB_X40_Y10_N22
\RAM_MEM|Data~785\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~785_combout\ = (\RAM_MEM|Decoder0~77_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~77_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~77_combout\,
	combout => \RAM_MEM|Data~785_combout\);

-- Location: FF_X40_Y10_N23
\RAM_MEM|Data[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~785_combout\,
	ena => \RAM_MEM|Data[26][0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[26][6]~q\);

-- Location: LCCOMB_X40_Y13_N8
\RAM_MEM|Mux9~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~25_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(6)) # ((\RAM_MEM|Data[30][6]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Data[26][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[30][6]~q\,
	datad => \RAM_MEM|Data[26][6]~q\,
	combout => \RAM_MEM|Mux9~25_combout\);

-- Location: LCCOMB_X39_Y13_N28
\RAM_MEM|Data~783\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~783_combout\ = (\RAM_MEM|Decoder0~76_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~76_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~76_combout\,
	combout => \RAM_MEM|Data~783_combout\);

-- Location: FF_X39_Y13_N29
\RAM_MEM|Data[90][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~783_combout\,
	ena => \RAM_MEM|Data[90][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[90][6]~q\);

-- Location: LCCOMB_X40_Y13_N10
\RAM_MEM|Data~786\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~786_combout\ = (\RAM_MEM|Decoder0~78_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~78_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~78_combout\,
	combout => \RAM_MEM|Data~786_combout\);

-- Location: FF_X40_Y13_N11
\RAM_MEM|Data[94][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~786_combout\,
	ena => \RAM_MEM|Data[94][0]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[94][6]~q\);

-- Location: LCCOMB_X40_Y13_N28
\RAM_MEM|Mux9~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~26_combout\ = (\RAM_MEM|Mux9~25_combout\ & (((\RAM_MEM|Data[94][6]~q\) # (!\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\RAM_MEM|Mux9~25_combout\ & (\RAM_MEM|Data[90][6]~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux9~25_combout\,
	datab => \RAM_MEM|Data[90][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Data[94][6]~q\,
	combout => \RAM_MEM|Mux9~26_combout\);

-- Location: LCCOMB_X38_Y14_N8
\RAM_MEM|Data~774\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~774_combout\ = (\RAM_MEM|Decoder0~62_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~62_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~62_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \EX_MEM_pipeline|RF_D1|Output\(14),
	combout => \RAM_MEM|Data~774_combout\);

-- Location: FF_X38_Y14_N9
\RAM_MEM|Data[78][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~774_combout\,
	ena => \RAM_MEM|Data[78][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[78][6]~q\);

-- Location: LCCOMB_X40_Y14_N28
\RAM_MEM|Data~771\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~771_combout\ = (\RAM_MEM|Decoder0~58_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~58_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datab => \RAM_MEM|Decoder0~58_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	combout => \RAM_MEM|Data~771_combout\);

-- Location: FF_X40_Y14_N29
\RAM_MEM|Data[74][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~771_combout\,
	ena => \RAM_MEM|Data[74][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[74][6]~q\);

-- Location: LCCOMB_X39_Y14_N4
\RAM_MEM|Data~773\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~773_combout\ = (\RAM_MEM|Decoder0~60_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~60_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~60_combout\,
	combout => \RAM_MEM|Data~773_combout\);

-- Location: FF_X39_Y14_N5
\RAM_MEM|Data[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~773_combout\,
	ena => \RAM_MEM|Data[10][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[10][6]~q\);

-- Location: LCCOMB_X40_Y15_N12
\RAM_MEM|Data~772\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~772_combout\ = (\RAM_MEM|Decoder0~56_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~56_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~56_combout\,
	combout => \RAM_MEM|Data~772_combout\);

-- Location: FF_X40_Y15_N13
\RAM_MEM|Data[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~772_combout\,
	ena => \RAM_MEM|Data[14][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[14][6]~q\);

-- Location: LCCOMB_X40_Y14_N2
\RAM_MEM|Mux9~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~18_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(6)) # ((\RAM_MEM|Data[14][6]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[10][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datac => \RAM_MEM|Data[10][6]~q\,
	datad => \RAM_MEM|Data[14][6]~q\,
	combout => \RAM_MEM|Mux9~18_combout\);

-- Location: LCCOMB_X40_Y14_N20
\RAM_MEM|Mux9~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~19_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux9~18_combout\ & (\RAM_MEM|Data[78][6]~q\)) # (!\RAM_MEM|Mux9~18_combout\ & ((\RAM_MEM|Data[74][6]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux9~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[78][6]~q\,
	datab => \RAM_MEM|Data[74][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Mux9~18_combout\,
	combout => \RAM_MEM|Mux9~19_combout\);

-- Location: LCCOMB_X39_Y10_N12
\RAM_MEM|Data~775\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~775_combout\ = (\RAM_MEM|Decoder0~64_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~64_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~64_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \EX_MEM_pipeline|RF_D1|Output\(6),
	combout => \RAM_MEM|Data~775_combout\);

-- Location: FF_X39_Y10_N13
\RAM_MEM|Data[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~775_combout\,
	ena => \RAM_MEM|Data[22][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[22][6]~q\);

-- Location: LCCOMB_X40_Y7_N10
\RAM_MEM|Data~778\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~778_combout\ = (\RAM_MEM|Decoder0~70_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~70_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~70_combout\,
	combout => \RAM_MEM|Data~778_combout\);

-- Location: FF_X40_Y7_N11
\RAM_MEM|Data[86][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~778_combout\,
	ena => \RAM_MEM|Data[86][0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[86][6]~q\);

-- Location: LCCOMB_X42_Y13_N6
\RAM_MEM|Data~777\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~777_combout\ = (\RAM_MEM|Decoder0~68_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~68_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~68_combout\,
	combout => \RAM_MEM|Data~777_combout\);

-- Location: FF_X42_Y13_N7
\RAM_MEM|Data[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~777_combout\,
	ena => \RAM_MEM|Data[18][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[18][6]~q\);

-- Location: LCCOMB_X42_Y13_N12
\RAM_MEM|Data~776\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~776_combout\ = (\RAM_MEM|Decoder0~66_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~66_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~66_combout\,
	combout => \RAM_MEM|Data~776_combout\);

-- Location: FF_X42_Y13_N13
\RAM_MEM|Data[82][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~776_combout\,
	ena => \RAM_MEM|Data[82][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[82][6]~q\);

-- Location: LCCOMB_X43_Y10_N16
\RAM_MEM|Mux9~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~20_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\RAM_MEM|Data[82][6]~q\) # (\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (\RAM_MEM|Data[18][6]~q\ & ((!\EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[18][6]~q\,
	datac => \RAM_MEM|Data[82][6]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux9~20_combout\);

-- Location: LCCOMB_X39_Y10_N26
\RAM_MEM|Mux9~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~21_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux9~20_combout\ & ((\RAM_MEM|Data[86][6]~q\))) # (!\RAM_MEM|Mux9~20_combout\ & (\RAM_MEM|Data[22][6]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux9~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[22][6]~q\,
	datab => \RAM_MEM|Data[86][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Mux9~20_combout\,
	combout => \RAM_MEM|Mux9~21_combout\);

-- Location: LCCOMB_X45_Y14_N4
\RAM_MEM|Data~780\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~780_combout\ = (\RAM_MEM|Decoder0~72_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~72_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~72_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \EX_MEM_pipeline|RF_D1|Output\(14),
	combout => \RAM_MEM|Data~780_combout\);

-- Location: FF_X45_Y14_N5
\RAM_MEM|Data[66][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~780_combout\,
	ena => \RAM_MEM|Data[66][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[66][6]~q\);

-- Location: LCCOMB_X45_Y14_N18
\RAM_MEM|Data~781\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~781_combout\ = (\RAM_MEM|Decoder0~73_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~73_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~73_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \EX_MEM_pipeline|RF_D1|Output\(14),
	combout => \RAM_MEM|Data~781_combout\);

-- Location: FF_X45_Y14_N19
\RAM_MEM|Data[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~781_combout\,
	ena => \RAM_MEM|Data[2][0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[2][6]~q\);

-- Location: LCCOMB_X44_Y14_N0
\RAM_MEM|Mux9~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~22_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Data[66][6]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\RAM_MEM|Data[2][6]~q\ & !\EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[66][6]~q\,
	datab => \RAM_MEM|Data[2][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux9~22_combout\);

-- Location: LCCOMB_X44_Y14_N22
\RAM_MEM|Data~782\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~782_combout\ = (\RAM_MEM|Decoder0~74_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~74_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RAM_MEM|Decoder0~74_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \EX_MEM_pipeline|RF_D1|Output\(14),
	combout => \RAM_MEM|Data~782_combout\);

-- Location: FF_X44_Y14_N23
\RAM_MEM|Data[70][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~782_combout\,
	ena => \RAM_MEM|Data[70][0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[70][6]~q\);

-- Location: LCCOMB_X44_Y14_N10
\RAM_MEM|Data~779\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~779_combout\ = (\RAM_MEM|Decoder0~71_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~71_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~71_combout\,
	combout => \RAM_MEM|Data~779_combout\);

-- Location: FF_X44_Y14_N11
\RAM_MEM|Data[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~779_combout\,
	ena => \RAM_MEM|Data[6][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[6][6]~q\);

-- Location: LCCOMB_X44_Y14_N20
\RAM_MEM|Mux9~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~23_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux9~22_combout\ & (\RAM_MEM|Data[70][6]~q\)) # (!\RAM_MEM|Mux9~22_combout\ & ((\RAM_MEM|Data[6][6]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Mux9~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Mux9~22_combout\,
	datac => \RAM_MEM|Data[70][6]~q\,
	datad => \RAM_MEM|Data[6][6]~q\,
	combout => \RAM_MEM|Mux9~23_combout\);

-- Location: LCCOMB_X39_Y10_N0
\RAM_MEM|Mux9~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~24_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\EX_MEM_pipeline|ALU1_C|Output\(3)) # ((\RAM_MEM|Mux9~21_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & (!\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux9~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Mux9~21_combout\,
	datad => \RAM_MEM|Mux9~23_combout\,
	combout => \RAM_MEM|Mux9~24_combout\);

-- Location: LCCOMB_X39_Y10_N10
\RAM_MEM|Mux9~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~27_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux9~24_combout\ & (\RAM_MEM|Mux9~26_combout\)) # (!\RAM_MEM|Mux9~24_combout\ & ((\RAM_MEM|Mux9~19_combout\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (((\RAM_MEM|Mux9~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datab => \RAM_MEM|Mux9~26_combout\,
	datac => \RAM_MEM|Mux9~19_combout\,
	datad => \RAM_MEM|Mux9~24_combout\,
	combout => \RAM_MEM|Mux9~27_combout\);

-- Location: LCCOMB_X40_Y11_N0
\RAM_MEM|Data~811\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~811_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~69_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~69_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datab => \RAM_MEM|Decoder0~80_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~69_combout\,
	combout => \RAM_MEM|Data~811_combout\);

-- Location: FF_X40_Y11_N1
\RAM_MEM|Data[69][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~811_combout\,
	ena => \RAM_MEM|Data[1][2]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[69][6]~q\);

-- Location: LCCOMB_X42_Y12_N26
\RAM_MEM|Data~813\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~813_combout\ = (\RAM_MEM|Decoder0~65_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14)))))) # (!\RAM_MEM|Decoder0~65_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datab => \RAM_MEM|Decoder0~65_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~813_combout\);

-- Location: FF_X42_Y12_N27
\RAM_MEM|Data[65][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~813_combout\,
	ena => \RAM_MEM|Data[1][2]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[65][6]~q\);

-- Location: LCCOMB_X44_Y10_N12
\RAM_MEM|Data~812\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~812_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~57_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~57_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \RAM_MEM|Decoder0~57_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \EX_MEM_pipeline|RF_D1|Output\(14),
	combout => \RAM_MEM|Data~812_combout\);

-- Location: FF_X44_Y10_N13
\RAM_MEM|Data[73][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~812_combout\,
	ena => \RAM_MEM|Data[1][2]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[73][6]~q\);

-- Location: LCCOMB_X44_Y9_N30
\RAM_MEM|Mux9~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~41_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (\EX_MEM_pipeline|ALU1_C|Output\(3))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Data[73][6]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (\RAM_MEM|Data[65][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[65][6]~q\,
	datad => \RAM_MEM|Data[73][6]~q\,
	combout => \RAM_MEM|Mux9~41_combout\);

-- Location: LCCOMB_X44_Y11_N24
\RAM_MEM|Data~814\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~814_combout\ = (\RAM_MEM|Decoder0~61_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14))))) # (!\RAM_MEM|Decoder0~61_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~61_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(6),
	combout => \RAM_MEM|Data~814_combout\);

-- Location: FF_X44_Y11_N25
\RAM_MEM|Data[77][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~814_combout\,
	ena => \RAM_MEM|Data[1][2]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[77][6]~q\);

-- Location: LCCOMB_X44_Y9_N28
\RAM_MEM|Mux9~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~42_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux9~41_combout\ & ((\RAM_MEM|Data[77][6]~q\))) # (!\RAM_MEM|Mux9~41_combout\ & (\RAM_MEM|Data[69][6]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux9~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[69][6]~q\,
	datac => \RAM_MEM|Mux9~41_combout\,
	datad => \RAM_MEM|Data[77][6]~q\,
	combout => \RAM_MEM|Mux9~42_combout\);

-- Location: LCCOMB_X41_Y11_N14
\RAM_MEM|Data~823\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~823_combout\ = (\RAM_MEM|Decoder0~102_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~102_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~102_combout\,
	combout => \RAM_MEM|Data~823_combout\);

-- Location: FF_X41_Y11_N15
\RAM_MEM|Data[85][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~823_combout\,
	ena => \RAM_MEM|Data[1][2]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[85][6]~q\);

-- Location: LCCOMB_X44_Y10_N26
\RAM_MEM|Data~826\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~826_combout\ = (\RAM_MEM|Decoder0~105_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~105_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \RAM_MEM|Decoder0~105_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(14),
	combout => \RAM_MEM|Data~826_combout\);

-- Location: FF_X44_Y10_N27
\RAM_MEM|Data[93][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~826_combout\,
	ena => \RAM_MEM|Data[1][2]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[93][6]~q\);

-- Location: LCCOMB_X43_Y9_N18
\RAM_MEM|Data~825\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~825_combout\ = (\RAM_MEM|Decoder0~104_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~104_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~104_combout\,
	combout => \RAM_MEM|Data~825_combout\);

-- Location: FF_X43_Y9_N19
\RAM_MEM|Data[81][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~825_combout\,
	ena => \RAM_MEM|Data[1][2]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[81][6]~q\);

-- Location: LCCOMB_X42_Y9_N4
\RAM_MEM|Data~824\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~824_combout\ = (\RAM_MEM|Decoder0~103_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~103_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~103_combout\,
	combout => \RAM_MEM|Data~824_combout\);

-- Location: FF_X42_Y9_N5
\RAM_MEM|Data[89][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~824_combout\,
	ena => \RAM_MEM|Data[1][2]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[89][6]~q\);

-- Location: LCCOMB_X43_Y9_N12
\RAM_MEM|Mux9~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~48_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\EX_MEM_pipeline|ALU1_C|Output\(3))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Data[89][6]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) 
-- & (\RAM_MEM|Data[81][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[81][6]~q\,
	datac => \RAM_MEM|Data[89][6]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(3),
	combout => \RAM_MEM|Mux9~48_combout\);

-- Location: LCCOMB_X44_Y9_N22
\RAM_MEM|Mux9~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~49_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux9~48_combout\ & ((\RAM_MEM|Data[93][6]~q\))) # (!\RAM_MEM|Mux9~48_combout\ & (\RAM_MEM|Data[85][6]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux9~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[85][6]~q\,
	datac => \RAM_MEM|Data[93][6]~q\,
	datad => \RAM_MEM|Mux9~48_combout\,
	combout => \RAM_MEM|Mux9~49_combout\);

-- Location: LCCOMB_X45_Y9_N20
\RAM_MEM|Data~818\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~818_combout\ = (\RAM_MEM|Decoder0~101_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~101_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~101_combout\,
	combout => \RAM_MEM|Data~818_combout\);

-- Location: FF_X45_Y9_N21
\RAM_MEM|Data[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~818_combout\,
	ena => \RAM_MEM|Data[1][2]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[29][6]~q\);

-- Location: LCCOMB_X45_Y7_N0
\RAM_MEM|Data~815\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~815_combout\ = (\RAM_MEM|Decoder0~98_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~98_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~98_combout\,
	combout => \RAM_MEM|Data~815_combout\);

-- Location: FF_X45_Y7_N1
\RAM_MEM|Data[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~815_combout\,
	ena => \RAM_MEM|Data[1][2]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[21][6]~q\);

-- Location: LCCOMB_X42_Y10_N26
\RAM_MEM|Data~816\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~816_combout\ = (\RAM_MEM|Decoder0~99_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~99_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~99_combout\,
	combout => \RAM_MEM|Data~816_combout\);

-- Location: FF_X42_Y10_N27
\RAM_MEM|Data[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~816_combout\,
	ena => \RAM_MEM|Data[1][2]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[25][6]~q\);

-- Location: LCCOMB_X44_Y11_N6
\RAM_MEM|Data~817\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~817_combout\ = (\RAM_MEM|Decoder0~100_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~100_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~100_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \EX_MEM_pipeline|RF_D1|Output\(14),
	combout => \RAM_MEM|Data~817_combout\);

-- Location: FF_X44_Y11_N7
\RAM_MEM|Data[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~817_combout\,
	ena => \RAM_MEM|Data[1][2]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[17][6]~q\);

-- Location: LCCOMB_X43_Y10_N30
\RAM_MEM|Mux9~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~43_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Data[25][6]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\RAM_MEM|Data[17][6]~q\ & !\EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[25][6]~q\,
	datab => \RAM_MEM|Data[17][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux9~43_combout\);

-- Location: LCCOMB_X44_Y9_N18
\RAM_MEM|Mux9~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~44_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux9~43_combout\ & (\RAM_MEM|Data[29][6]~q\)) # (!\RAM_MEM|Mux9~43_combout\ & ((\RAM_MEM|Data[21][6]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux9~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[29][6]~q\,
	datab => \RAM_MEM|Data[21][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Mux9~43_combout\,
	combout => \RAM_MEM|Mux9~44_combout\);

-- Location: LCCOMB_X44_Y12_N18
\RAM_MEM|Data~819\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~819_combout\ = (\RAM_MEM|Decoder0~63_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14))))) # (!\RAM_MEM|Decoder0~63_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~63_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \RAM_MEM|Decoder0~80_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(6),
	combout => \RAM_MEM|Data~819_combout\);

-- Location: FF_X44_Y12_N19
\RAM_MEM|Data[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~819_combout\,
	ena => \RAM_MEM|Data[1][2]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[5][6]~q\);

-- Location: LCCOMB_X44_Y12_N26
\RAM_MEM|Data~822\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~822_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~55_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~55_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \RAM_MEM|Decoder0~55_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(6),
	combout => \RAM_MEM|Data~822_combout\);

-- Location: FF_X44_Y12_N27
\RAM_MEM|Data[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~822_combout\,
	ena => \RAM_MEM|Data[1][2]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[13][6]~q\);

-- Location: LCCOMB_X45_Y12_N4
\RAM_MEM|Data~820\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~820_combout\ = (\RAM_MEM|Decoder0~80_combout\ & ((\RAM_MEM|Decoder0~59_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~59_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14)))))) # (!\RAM_MEM|Decoder0~80_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~80_combout\,
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~59_combout\,
	combout => \RAM_MEM|Data~820_combout\);

-- Location: FF_X45_Y12_N5
\RAM_MEM|Data[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~820_combout\,
	ena => \RAM_MEM|Data[1][2]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[9][6]~q\);

-- Location: LCCOMB_X42_Y12_N12
\RAM_MEM|Data~821\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~821_combout\ = (\RAM_MEM|Decoder0~67_combout\ & ((\RAM_MEM|Decoder0~80_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~80_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14)))))) # (!\RAM_MEM|Decoder0~67_combout\ & 
-- (((\EX_MEM_pipeline|RF_D1|Output\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \RAM_MEM|Decoder0~67_combout\,
	datad => \RAM_MEM|Decoder0~80_combout\,
	combout => \RAM_MEM|Data~821_combout\);

-- Location: FF_X42_Y12_N13
\RAM_MEM|Data[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~821_combout\,
	ena => \RAM_MEM|Data[1][2]~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[1][6]~q\);

-- Location: LCCOMB_X44_Y12_N16
\RAM_MEM|Mux9~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~45_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Data[9][6]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & (((\RAM_MEM|Data[1][6]~q\ & !\EX_MEM_pipeline|ALU1_C|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[9][6]~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Data[1][6]~q\,
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux9~45_combout\);

-- Location: LCCOMB_X44_Y12_N8
\RAM_MEM|Mux9~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~46_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Mux9~45_combout\ & ((\RAM_MEM|Data[13][6]~q\))) # (!\RAM_MEM|Mux9~45_combout\ & (\RAM_MEM|Data[5][6]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- (((\RAM_MEM|Mux9~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datab => \RAM_MEM|Data[5][6]~q\,
	datac => \RAM_MEM|Data[13][6]~q\,
	datad => \RAM_MEM|Mux9~45_combout\,
	combout => \RAM_MEM|Mux9~46_combout\);

-- Location: LCCOMB_X44_Y9_N24
\RAM_MEM|Mux9~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~47_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(4))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(4) & (\RAM_MEM|Mux9~44_combout\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) 
-- & ((\RAM_MEM|Mux9~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Mux9~44_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \RAM_MEM|Mux9~46_combout\,
	combout => \RAM_MEM|Mux9~47_combout\);

-- Location: LCCOMB_X44_Y9_N12
\RAM_MEM|Mux9~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~50_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux9~47_combout\ & ((\RAM_MEM|Mux9~49_combout\))) # (!\RAM_MEM|Mux9~47_combout\ & (\RAM_MEM|Mux9~42_combout\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux9~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Mux9~42_combout\,
	datac => \RAM_MEM|Mux9~49_combout\,
	datad => \RAM_MEM|Mux9~47_combout\,
	combout => \RAM_MEM|Mux9~50_combout\);

-- Location: LCCOMB_X44_Y8_N30
\RAM_MEM|Data~810\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~810_combout\ = (\RAM_MEM|Decoder0~97_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~97_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~97_combout\,
	combout => \RAM_MEM|Data~810_combout\);

-- Location: FF_X44_Y8_N31
\RAM_MEM|Data[95][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~810_combout\,
	ena => \RAM_MEM|Data[1][2]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[95][6]~q\);

-- Location: LCCOMB_X43_Y6_N30
\RAM_MEM|Data~809\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~809_combout\ = (\RAM_MEM|Decoder0~96_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~96_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~96_combout\,
	combout => \RAM_MEM|Data~809_combout\);

-- Location: FF_X43_Y6_N31
\RAM_MEM|Data[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~809_combout\,
	ena => \RAM_MEM|Data[1][2]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[27][6]~q\);

-- Location: LCCOMB_X43_Y6_N20
\RAM_MEM|Data~808\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~808_combout\ = (\RAM_MEM|Decoder0~95_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~95_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~95_combout\,
	combout => \RAM_MEM|Data~808_combout\);

-- Location: FF_X43_Y6_N21
\RAM_MEM|Data[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~808_combout\,
	ena => \RAM_MEM|Data[1][2]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[31][6]~q\);

-- Location: LCCOMB_X43_Y8_N30
\RAM_MEM|Mux9~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~38_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[31][6]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) 
-- & (\RAM_MEM|Data[27][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[27][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Data[31][6]~q\,
	combout => \RAM_MEM|Mux9~38_combout\);

-- Location: LCCOMB_X44_Y8_N28
\RAM_MEM|Data~807\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~807_combout\ = (\RAM_MEM|Decoder0~94_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~94_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \RAM_MEM|Decoder0~94_combout\,
	datad => \EX_MEM_pipeline|RF_D1|Output\(14),
	combout => \RAM_MEM|Data~807_combout\);

-- Location: FF_X44_Y8_N29
\RAM_MEM|Data[91][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~807_combout\,
	ena => \RAM_MEM|Data[1][2]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[91][6]~q\);

-- Location: LCCOMB_X44_Y8_N0
\RAM_MEM|Mux9~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~39_combout\ = (\RAM_MEM|Mux9~38_combout\ & ((\RAM_MEM|Data[95][6]~q\) # ((!\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\RAM_MEM|Mux9~38_combout\ & (((\EX_MEM_pipeline|ALU1_C|Output\(6) & \RAM_MEM|Data[91][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[95][6]~q\,
	datab => \RAM_MEM|Mux9~38_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Data[91][6]~q\,
	combout => \RAM_MEM|Mux9~39_combout\);

-- Location: LCCOMB_X44_Y7_N10
\RAM_MEM|Data~798\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~798_combout\ = (\RAM_MEM|Decoder0~89_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~89_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~89_combout\,
	combout => \RAM_MEM|Data~798_combout\);

-- Location: FF_X44_Y7_N11
\RAM_MEM|Data[87][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~798_combout\,
	ena => \RAM_MEM|Data[1][2]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[87][6]~q\);

-- Location: LCCOMB_X44_Y7_N28
\RAM_MEM|Data~795\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~795_combout\ = (\RAM_MEM|Decoder0~86_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~86_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~86_combout\,
	combout => \RAM_MEM|Data~795_combout\);

-- Location: FF_X44_Y7_N29
\RAM_MEM|Data[83][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~795_combout\,
	ena => \RAM_MEM|Data[1][2]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[83][6]~q\);

-- Location: LCCOMB_X43_Y7_N4
\RAM_MEM|Data~797\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~797_combout\ = (\RAM_MEM|Decoder0~88_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~88_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~88_combout\,
	combout => \RAM_MEM|Data~797_combout\);

-- Location: FF_X43_Y7_N5
\RAM_MEM|Data[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~797_combout\,
	ena => \RAM_MEM|Data[1][2]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[19][6]~q\);

-- Location: LCCOMB_X43_Y7_N6
\RAM_MEM|Data~796\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~796_combout\ = (\RAM_MEM|Decoder0~87_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~87_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~87_combout\,
	combout => \RAM_MEM|Data~796_combout\);

-- Location: FF_X43_Y7_N7
\RAM_MEM|Data[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~796_combout\,
	ena => \RAM_MEM|Data[1][2]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[23][6]~q\);

-- Location: LCCOMB_X43_Y7_N14
\RAM_MEM|Mux9~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~31_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[23][6]~q\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) 
-- & (\RAM_MEM|Data[19][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[19][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \RAM_MEM|Data[23][6]~q\,
	combout => \RAM_MEM|Mux9~31_combout\);

-- Location: LCCOMB_X44_Y7_N20
\RAM_MEM|Mux9~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~32_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux9~31_combout\ & (\RAM_MEM|Data[87][6]~q\)) # (!\RAM_MEM|Mux9~31_combout\ & ((\RAM_MEM|Data[83][6]~q\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux9~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[87][6]~q\,
	datab => \RAM_MEM|Data[83][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \RAM_MEM|Mux9~31_combout\,
	combout => \RAM_MEM|Mux9~32_combout\);

-- Location: LCCOMB_X42_Y7_N14
\RAM_MEM|Data~803\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~803_combout\ = (\RAM_MEM|Decoder0~90_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~90_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~90_combout\,
	combout => \RAM_MEM|Data~803_combout\);

-- Location: FF_X42_Y7_N15
\RAM_MEM|Data[67][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~803_combout\,
	ena => \RAM_MEM|Data[1][2]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[67][6]~q\);

-- Location: LCCOMB_X41_Y7_N16
\RAM_MEM|Data~806\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~806_combout\ = (\RAM_MEM|Decoder0~93_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~93_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~93_combout\,
	combout => \RAM_MEM|Data~806_combout\);

-- Location: FF_X41_Y7_N17
\RAM_MEM|Data[71][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~806_combout\,
	ena => \RAM_MEM|Data[1][2]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[71][6]~q\);

-- Location: LCCOMB_X40_Y8_N4
\RAM_MEM|Data~804\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~804_combout\ = (\RAM_MEM|Decoder0~91_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~91_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~91_combout\,
	combout => \RAM_MEM|Data~804_combout\);

-- Location: FF_X40_Y8_N5
\RAM_MEM|Data[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~804_combout\,
	ena => \RAM_MEM|Data[1][2]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[7][6]~q\);

-- Location: LCCOMB_X41_Y7_N30
\RAM_MEM|Data~805\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~805_combout\ = (\RAM_MEM|Decoder0~92_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~92_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(14),
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~92_combout\,
	combout => \RAM_MEM|Data~805_combout\);

-- Location: FF_X41_Y7_N31
\RAM_MEM|Data[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~805_combout\,
	ena => \RAM_MEM|Data[1][2]~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[3][6]~q\);

-- Location: LCCOMB_X42_Y7_N20
\RAM_MEM|Mux9~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~35_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & (((\EX_MEM_pipeline|ALU1_C|Output\(2))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\EX_MEM_pipeline|ALU1_C|Output\(2) & (\RAM_MEM|Data[7][6]~q\)) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & 
-- ((\RAM_MEM|Data[3][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[7][6]~q\,
	datab => \RAM_MEM|Data[3][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(2),
	combout => \RAM_MEM|Mux9~35_combout\);

-- Location: LCCOMB_X42_Y7_N10
\RAM_MEM|Mux9~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~36_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux9~35_combout\ & ((\RAM_MEM|Data[71][6]~q\))) # (!\RAM_MEM|Mux9~35_combout\ & (\RAM_MEM|Data[67][6]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux9~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[67][6]~q\,
	datac => \RAM_MEM|Data[71][6]~q\,
	datad => \RAM_MEM|Mux9~35_combout\,
	combout => \RAM_MEM|Mux9~36_combout\);

-- Location: LCCOMB_X43_Y9_N4
\RAM_MEM|Data~799\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~799_combout\ = (\RAM_MEM|Decoder0~82_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~82_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RF_D1|Output\(6),
	datab => \RAM_MEM|Decoder0~82_combout\,
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	combout => \RAM_MEM|Data~799_combout\);

-- Location: FF_X43_Y9_N5
\RAM_MEM|Data[75][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~799_combout\,
	ena => \RAM_MEM|Data[1][2]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[75][6]~q\);

-- Location: LCCOMB_X42_Y8_N14
\RAM_MEM|Data~800\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~800_combout\ = (\RAM_MEM|Decoder0~83_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~83_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~83_combout\,
	combout => \RAM_MEM|Data~800_combout\);

-- Location: FF_X42_Y8_N15
\RAM_MEM|Data[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~800_combout\,
	ena => \RAM_MEM|Data[1][2]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[15][6]~q\);

-- Location: LCCOMB_X42_Y8_N24
\RAM_MEM|Data~801\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~801_combout\ = (\RAM_MEM|Decoder0~84_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(6)))) # (!\RAM_MEM|Decoder0~84_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(14),
	datac => \EX_MEM_pipeline|RF_D1|Output\(6),
	datad => \RAM_MEM|Decoder0~84_combout\,
	combout => \RAM_MEM|Data~801_combout\);

-- Location: FF_X42_Y8_N25
\RAM_MEM|Data[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~801_combout\,
	ena => \RAM_MEM|Data[1][2]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[11][6]~q\);

-- Location: LCCOMB_X43_Y8_N0
\RAM_MEM|Mux9~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~33_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(2) & ((\RAM_MEM|Data[15][6]~q\) # ((\EX_MEM_pipeline|ALU1_C|Output\(6))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(2) & (((\RAM_MEM|Data[11][6]~q\ & !\EX_MEM_pipeline|ALU1_C|Output\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[15][6]~q\,
	datab => \RAM_MEM|Data[11][6]~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datad => \EX_MEM_pipeline|ALU1_C|Output\(6),
	combout => \RAM_MEM|Mux9~33_combout\);

-- Location: LCCOMB_X40_Y8_N6
\RAM_MEM|Data~802\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Data~802_combout\ = (\RAM_MEM|Decoder0~85_combout\ & (\EX_MEM_pipeline|RF_D1|Output\(6))) # (!\RAM_MEM|Decoder0~85_combout\ & ((\EX_MEM_pipeline|RF_D1|Output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|RF_D1|Output\(6),
	datac => \EX_MEM_pipeline|RF_D1|Output\(14),
	datad => \RAM_MEM|Decoder0~85_combout\,
	combout => \RAM_MEM|Data~802_combout\);

-- Location: FF_X40_Y8_N7
\RAM_MEM|Data[79][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RAM_MEM|Data~802_combout\,
	ena => \RAM_MEM|Data[1][2]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM_MEM|Data[79][6]~q\);

-- Location: LCCOMB_X44_Y9_N20
\RAM_MEM|Mux9~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~34_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(6) & ((\RAM_MEM|Mux9~33_combout\ & ((\RAM_MEM|Data[79][6]~q\))) # (!\RAM_MEM|Mux9~33_combout\ & (\RAM_MEM|Data[75][6]~q\)))) # (!\EX_MEM_pipeline|ALU1_C|Output\(6) & 
-- (((\RAM_MEM|Mux9~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datab => \RAM_MEM|Data[75][6]~q\,
	datac => \RAM_MEM|Mux9~33_combout\,
	datad => \RAM_MEM|Data[79][6]~q\,
	combout => \RAM_MEM|Mux9~34_combout\);

-- Location: LCCOMB_X44_Y9_N10
\RAM_MEM|Mux9~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~37_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & (\EX_MEM_pipeline|ALU1_C|Output\(3))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\EX_MEM_pipeline|ALU1_C|Output\(3) & ((\RAM_MEM|Mux9~34_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(3) & 
-- (\RAM_MEM|Mux9~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datac => \RAM_MEM|Mux9~36_combout\,
	datad => \RAM_MEM|Mux9~34_combout\,
	combout => \RAM_MEM|Mux9~37_combout\);

-- Location: LCCOMB_X44_Y9_N16
\RAM_MEM|Mux9~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~40_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(4) & ((\RAM_MEM|Mux9~37_combout\ & (\RAM_MEM|Mux9~39_combout\)) # (!\RAM_MEM|Mux9~37_combout\ & ((\RAM_MEM|Mux9~32_combout\))))) # (!\EX_MEM_pipeline|ALU1_C|Output\(4) & 
-- (((\RAM_MEM|Mux9~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datab => \RAM_MEM|Mux9~39_combout\,
	datac => \RAM_MEM|Mux9~32_combout\,
	datad => \RAM_MEM|Mux9~37_combout\,
	combout => \RAM_MEM|Mux9~40_combout\);

-- Location: LCCOMB_X44_Y9_N26
\RAM_MEM|Mux9~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RAM_MEM|Mux9~51_combout\ = (\EX_MEM_pipeline|ALU1_C|Output\(1) & ((\RAM_MEM|Mux9~40_combout\))) # (!\EX_MEM_pipeline|ALU1_C|Output\(1) & (\RAM_MEM|Mux9~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux9~50_combout\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \RAM_MEM|Mux9~40_combout\,
	combout => \RAM_MEM|Mux9~51_combout\);

-- Location: LCCOMB_X38_Y12_N26
\WB_MUX_MEM1|F[14]~189\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[14]~189_combout\ = (\WB_MUX_MEM1|F[14]~1_combout\ & ((\WB_MUX_MEM1|F[14]~188_combout\ & ((\RAM_MEM|Mux9~51_combout\))) # (!\WB_MUX_MEM1|F[14]~188_combout\ & (\RAM_MEM|Mux9~27_combout\)))) # (!\WB_MUX_MEM1|F[14]~1_combout\ & 
-- (\WB_MUX_MEM1|F[14]~188_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~1_combout\,
	datab => \WB_MUX_MEM1|F[14]~188_combout\,
	datac => \RAM_MEM|Mux9~27_combout\,
	datad => \RAM_MEM|Mux9~51_combout\,
	combout => \WB_MUX_MEM1|F[14]~189_combout\);

-- Location: LCCOMB_X37_Y12_N28
\WB_MUX_MEM1|F[14]~194\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[14]~194_combout\ = (\WB_MUX_MEM1|F[14]~10_combout\ & ((\WB_MUX_MEM1|F[14]~0_combout\) # ((\WB_MUX_MEM1|F[14]~189_combout\)))) # (!\WB_MUX_MEM1|F[14]~10_combout\ & (!\WB_MUX_MEM1|F[14]~0_combout\ & (\WB_MUX_MEM1|F[14]~193_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~10_combout\,
	datab => \WB_MUX_MEM1|F[14]~0_combout\,
	datac => \WB_MUX_MEM1|F[14]~193_combout\,
	datad => \WB_MUX_MEM1|F[14]~189_combout\,
	combout => \WB_MUX_MEM1|F[14]~194_combout\);

-- Location: LCCOMB_X29_Y11_N26
\WB_MUX_MEM1|F[14]~195\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[14]~195_combout\ = (\WB_MUX_MEM1|F[14]~0_combout\ & ((\WB_MUX_MEM1|F[14]~194_combout\ & ((\WB_MUX_MEM1|F[6]~171_combout\))) # (!\WB_MUX_MEM1|F[14]~194_combout\ & (\RAM_MEM|Data[98][6]~q\)))) # (!\WB_MUX_MEM1|F[14]~0_combout\ & 
-- (((\WB_MUX_MEM1|F[14]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[98][6]~q\,
	datab => \WB_MUX_MEM1|F[14]~0_combout\,
	datac => \WB_MUX_MEM1|F[6]~171_combout\,
	datad => \WB_MUX_MEM1|F[14]~194_combout\,
	combout => \WB_MUX_MEM1|F[14]~195_combout\);

-- Location: LCCOMB_X28_Y11_N26
\PC|Output[14]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[14]~8_combout\ = (\EX_MEM_pipeline|WB_MUX|Output~q\ & ((\WB_MUX_MEM1|F[14]~195_combout\))) # (!\EX_MEM_pipeline|WB_MUX|Output~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|WB_MUX|Output~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(14),
	datad => \WB_MUX_MEM1|F[14]~195_combout\,
	combout => \PC|Output[14]~8_combout\);

-- Location: FF_X28_Y11_N27
\MEM_WB_pipeline|Data_out_WB|Output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[14]~8_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|Data_out_WB|Output\(14));

-- Location: LCCOMB_X22_Y11_N20
\RF|Data[1][14]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Data[1][14]~10_combout\ = !\MEM_WB_pipeline|Data_out_WB|Output\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|Data_out_WB|Output\(14),
	combout => \RF|Data[1][14]~10_combout\);

-- Location: FF_X22_Y11_N21
\RF|Data[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RF|Data[1][14]~10_combout\,
	ena => \RF|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RF|Data[1][14]~q\);

-- Location: LCCOMB_X22_Y11_N18
\RF|Mux17~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux17~2_combout\ = (\ID_RR_pipeline|RS1|Output\(1) & (((\ID_RR_pipeline|RS1|Output\(0))))) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\ID_RR_pipeline|RS1|Output\(0) & (!\RF|Data[1][14]~q\)) # (!\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Data[0][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(1),
	datab => \RF|Data[1][14]~q\,
	datac => \RF|Data[0][14]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(0),
	combout => \RF|Mux17~2_combout\);

-- Location: LCCOMB_X24_Y13_N22
\RF|Mux17~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux17~3_combout\ = (\RF|Mux17~2_combout\ & (((\RF|Data[3][14]~q\)) # (!\ID_RR_pipeline|RS1|Output\(1)))) # (!\RF|Mux17~2_combout\ & (\ID_RR_pipeline|RS1|Output\(1) & (\RF|Data[2][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Mux17~2_combout\,
	datab => \ID_RR_pipeline|RS1|Output\(1),
	datac => \RF|Data[2][14]~q\,
	datad => \RF|Data[3][14]~q\,
	combout => \RF|Mux17~3_combout\);

-- Location: LCCOMB_X19_Y13_N20
\RF|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux17~0_combout\ = (\ID_RR_pipeline|RS1|Output\(0) & (((\ID_RR_pipeline|RS1|Output\(1))))) # (!\ID_RR_pipeline|RS1|Output\(0) & ((\ID_RR_pipeline|RS1|Output\(1) & (\RF|Data[6][14]~q\)) # (!\ID_RR_pipeline|RS1|Output\(1) & ((\RF|Data[4][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[6][14]~q\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[4][14]~q\,
	datad => \ID_RR_pipeline|RS1|Output\(1),
	combout => \RF|Mux17~0_combout\);

-- Location: LCCOMB_X20_Y13_N14
\RF|Mux17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux17~1_combout\ = (\ID_RR_pipeline|RS1|Output\(0) & ((\RF|Mux17~0_combout\ & (\RF|Data[7][14]~q\)) # (!\RF|Mux17~0_combout\ & ((\RF|Data[5][14]~q\))))) # (!\ID_RR_pipeline|RS1|Output\(0) & (((\RF|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[7][14]~q\,
	datab => \ID_RR_pipeline|RS1|Output\(0),
	datac => \RF|Data[5][14]~q\,
	datad => \RF|Mux17~0_combout\,
	combout => \RF|Mux17~1_combout\);

-- Location: LCCOMB_X24_Y13_N12
\RF|Mux17~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Mux17~4_combout\ = (\ID_RR_pipeline|RS1|Output\(2) & ((\RF|Mux17~1_combout\))) # (!\ID_RR_pipeline|RS1|Output\(2) & (\RF|Mux17~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_RR_pipeline|RS1|Output\(2),
	datac => \RF|Mux17~3_combout\,
	datad => \RF|Mux17~1_combout\,
	combout => \RF|Mux17~4_combout\);

-- Location: LCCOMB_X25_Y12_N28
\Adder_RR|Outp[15]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Adder_RR|Outp[15]~28_combout\ = \Adder_RR|Outp[14]~27\ $ (!\RF|Mux16~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RF|Mux16~4_combout\,
	cin => \Adder_RR|Outp[14]~27\,
	combout => \Adder_RR|Outp[15]~28_combout\);

-- Location: LCCOMB_X27_Y12_N30
\IF_add|Outp[15]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \IF_add|Outp[15]~28_combout\ = \IF_add|Outp[14]~27\ $ (!\PC|Output\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PC|Output\(15),
	cin => \IF_add|Outp[14]~27\,
	combout => \IF_add|Outp[15]~28_combout\);

-- Location: LCCOMB_X30_Y8_N30
\instruc_decode|ad|Outp[15]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad|Outp[15]~30_combout\ = \IF_ID_Pipepline_Reg|PC|Output\(15) $ (\instruc_decode|ad|Outp[14]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|PC|Output\(15),
	cin => \instruc_decode|ad|Outp[14]~29\,
	combout => \instruc_decode|ad|Outp[15]~30_combout\);

-- Location: LCCOMB_X29_Y8_N30
\instruc_decode|ad2|Outp[15]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|ad2|Outp[15]~30_combout\ = \instruc_decode|ad|Outp[15]~30_combout\ $ (\instruc_decode|ad2|Outp[14]~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|ad|Outp[15]~30_combout\,
	cin => \instruc_decode|ad2|Outp[14]~29\,
	combout => \instruc_decode|ad2|Outp[15]~30_combout\);

-- Location: LCCOMB_X28_Y12_N10
\PC_hazard_ctrl|PC_New[15]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[15]~12_combout\ = (\PC|Output[10]~19_combout\ & (((\PC|Output[10]~17_combout\)))) # (!\PC|Output[10]~19_combout\ & ((\PC|Output[10]~17_combout\ & (\instruc_decode|ad2|Outp[15]~30_combout\)) # (!\PC|Output[10]~17_combout\ & 
-- ((\ALU3_EX|Outp[15]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|ad2|Outp[15]~30_combout\,
	datab => \ALU3_EX|Outp[15]~28_combout\,
	datac => \PC|Output[10]~19_combout\,
	datad => \PC|Output[10]~17_combout\,
	combout => \PC_hazard_ctrl|PC_New[15]~12_combout\);

-- Location: LCCOMB_X28_Y12_N24
\PC_hazard_ctrl|PC_New[15]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[15]~13_combout\ = (\PC|Output[10]~19_combout\ & ((\PC_hazard_ctrl|PC_New[15]~12_combout\ & (\Adder_RR|Outp[15]~28_combout\)) # (!\PC_hazard_ctrl|PC_New[15]~12_combout\ & ((\IF_add|Outp[15]~28_combout\))))) # 
-- (!\PC|Output[10]~19_combout\ & (((\PC_hazard_ctrl|PC_New[15]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Adder_RR|Outp[15]~28_combout\,
	datab => \IF_add|Outp[15]~28_combout\,
	datac => \PC|Output[10]~19_combout\,
	datad => \PC_hazard_ctrl|PC_New[15]~12_combout\,
	combout => \PC_hazard_ctrl|PC_New[15]~13_combout\);

-- Location: FF_X28_Y12_N23
\PC|Output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[15]~feeder_combout\,
	asdata => \PC_hazard_ctrl|PC_New[15]~13_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \R0_Haz_ctrl|ALT_INV_H_R0~1_combout\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|Output\(15));

-- Location: FF_X30_Y8_N31
\IF_ID_Pipepline_Reg|PC|Output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \PC|Output\(15),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|PC|Output\(15));

-- Location: FF_X29_Y8_N9
\ID_RR_pipeline|PC|Output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \IF_ID_Pipepline_Reg|PC|Output\(15),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|PC|Output\(15));

-- Location: FF_X27_Y11_N29
\RR_EX_pipeline|PC|Output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|PC|Output\(15),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|PC|Output\(15));

-- Location: LCCOMB_X27_Y11_N28
\ALU3_EX|Outp[15]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU3_EX|Outp[15]~28_combout\ = \ALU3_EX|Outp[14]~27\ $ (!\RR_EX_pipeline|PC|Output\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RR_EX_pipeline|PC|Output\(15),
	cin => \ALU3_EX|Outp[14]~27\,
	combout => \ALU3_EX|Outp[15]~28_combout\);

-- Location: LCCOMB_X25_Y11_N30
\PCp2_EX[15]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCp2_EX[15]~28_combout\ = \RR_EX_pipeline|PC|Output\(15) $ (!\PCp2_EX[14]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|PC|Output\(15),
	cin => \PCp2_EX[14]~27\,
	combout => \PCp2_EX[15]~28_combout\);

-- Location: LCCOMB_X28_Y9_N18
\EX_MUX|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux0~0_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(1) & ((\RR_EX_pipeline|D3_MUX|Output\(0) & ((\PCp2_EX[15]~28_combout\))) # (!\RR_EX_pipeline|D3_MUX|Output\(0) & (\ALU3_EX|Outp[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|D3_MUX|Output\(0),
	datab => \ALU3_EX|Outp[15]~28_combout\,
	datac => \RR_EX_pipeline|D3_MUX|Output\(1),
	datad => \PCp2_EX[15]~28_combout\,
	combout => \EX_MUX|Mux0~0_combout\);

-- Location: LCCOMB_X28_Y9_N26
\EX_MUX|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux0~1_combout\ = (\EX_MUX|Mux0~0_combout\) # ((!\RR_EX_pipeline|D3_MUX|Output\(0) & (!\RR_EX_pipeline|D3_MUX|Output\(1) & \ALU1_EX|alu:temp[15]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|D3_MUX|Output\(0),
	datab => \EX_MUX|Mux0~0_combout\,
	datac => \RR_EX_pipeline|D3_MUX|Output\(1),
	datad => \ALU1_EX|alu:temp[15]~3_combout\,
	combout => \EX_MUX|Mux0~1_combout\);

-- Location: FF_X28_Y9_N27
\EX_MEM_pipeline|ALU1_C|Output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MUX|Mux0~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|ALU1_C|Output\(15));

-- Location: LCCOMB_X35_Y11_N22
\WB_MUX_MEM1|F[15]~216\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[15]~216_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & (\RAM_MEM|Data[32][7]~q\ & ((!\WB_MUX_MEM1|F[14]~2_combout\)))) # (!\RAM_MEM|Data[1][2]~8_combout\ & (((\RAM_MEM|Mux8~0_combout\) # (\WB_MUX_MEM1|F[14]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[32][7]~q\,
	datab => \RAM_MEM|Data[1][2]~8_combout\,
	datac => \RAM_MEM|Mux8~0_combout\,
	datad => \WB_MUX_MEM1|F[14]~2_combout\,
	combout => \WB_MUX_MEM1|F[15]~216_combout\);

-- Location: LCCOMB_X35_Y11_N4
\WB_MUX_MEM1|F[15]~217\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[15]~217_combout\ = (\WB_MUX_MEM1|F[15]~216_combout\ & (((\RAM_MEM|Mux8~2_combout\) # (!\WB_MUX_MEM1|F[14]~2_combout\)))) # (!\WB_MUX_MEM1|F[15]~216_combout\ & (\RAM_MEM|Data[48][7]~q\ & ((\WB_MUX_MEM1|F[14]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[48][7]~q\,
	datab => \RAM_MEM|Mux8~2_combout\,
	datac => \WB_MUX_MEM1|F[15]~216_combout\,
	datad => \WB_MUX_MEM1|F[14]~2_combout\,
	combout => \WB_MUX_MEM1|F[15]~217_combout\);

-- Location: LCCOMB_X35_Y13_N14
\WB_MUX_MEM1|F[15]~218\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[15]~218_combout\ = (\WB_MUX_MEM1|F[14]~11_combout\ & (((\WB_MUX_MEM1|F[14]~12_combout\)))) # (!\WB_MUX_MEM1|F[14]~11_combout\ & ((\WB_MUX_MEM1|F[14]~12_combout\ & (\RAM_MEM|Data[96][7]~q\)) # (!\WB_MUX_MEM1|F[14]~12_combout\ & 
-- ((\WB_MUX_MEM1|F[15]~217_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[96][7]~q\,
	datab => \WB_MUX_MEM1|F[14]~11_combout\,
	datac => \WB_MUX_MEM1|F[14]~12_combout\,
	datad => \WB_MUX_MEM1|F[15]~217_combout\,
	combout => \WB_MUX_MEM1|F[15]~218_combout\);

-- Location: LCCOMB_X35_Y13_N12
\WB_MUX_MEM1|F[15]~219\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[15]~219_combout\ = (\WB_MUX_MEM1|F[14]~11_combout\ & ((\WB_MUX_MEM1|F[15]~218_combout\ & ((\RAM_MEM|Data[100][7]~q\))) # (!\WB_MUX_MEM1|F[15]~218_combout\ & (\RAM_MEM|Mux8~7_combout\)))) # (!\WB_MUX_MEM1|F[14]~11_combout\ & 
-- (((\WB_MUX_MEM1|F[15]~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux8~7_combout\,
	datab => \WB_MUX_MEM1|F[14]~11_combout\,
	datac => \WB_MUX_MEM1|F[15]~218_combout\,
	datad => \RAM_MEM|Data[100][7]~q\,
	combout => \WB_MUX_MEM1|F[15]~219_combout\);

-- Location: LCCOMB_X35_Y13_N30
\WB_MUX_MEM1|F[15]~220\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[15]~220_combout\ = (\WB_MUX_MEM1|F[14]~0_combout\ & ((\RAM_MEM|Data[98][7]~q\) # ((\WB_MUX_MEM1|F[14]~10_combout\)))) # (!\WB_MUX_MEM1|F[14]~0_combout\ & (((!\WB_MUX_MEM1|F[14]~10_combout\ & \WB_MUX_MEM1|F[15]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[98][7]~q\,
	datab => \WB_MUX_MEM1|F[14]~0_combout\,
	datac => \WB_MUX_MEM1|F[14]~10_combout\,
	datad => \WB_MUX_MEM1|F[15]~219_combout\,
	combout => \WB_MUX_MEM1|F[15]~220_combout\);

-- Location: LCCOMB_X36_Y14_N20
\WB_MUX_MEM1|F[15]~210\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[15]~210_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & ((\WB_MUX_MEM1|F[14]~2_combout\ & ((\RAM_MEM|Data[80][7]~q\))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & (\RAM_MEM|Data[64][7]~q\)))) # (!\RAM_MEM|Data[1][2]~8_combout\ & 
-- (((\WB_MUX_MEM1|F[14]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[64][7]~q\,
	datab => \RAM_MEM|Data[1][2]~8_combout\,
	datac => \WB_MUX_MEM1|F[14]~2_combout\,
	datad => \RAM_MEM|Data[80][7]~q\,
	combout => \WB_MUX_MEM1|F[15]~210_combout\);

-- Location: LCCOMB_X36_Y14_N2
\WB_MUX_MEM1|F[15]~211\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[15]~211_combout\ = (\RAM_MEM|Data[1][2]~8_combout\ & (((\WB_MUX_MEM1|F[15]~210_combout\)))) # (!\RAM_MEM|Data[1][2]~8_combout\ & ((\WB_MUX_MEM1|F[15]~210_combout\ & ((\RAM_MEM|Mux8~54_combout\))) # (!\WB_MUX_MEM1|F[15]~210_combout\ & 
-- (\RAM_MEM|Mux8~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux8~52_combout\,
	datab => \RAM_MEM|Data[1][2]~8_combout\,
	datac => \RAM_MEM|Mux8~54_combout\,
	datad => \WB_MUX_MEM1|F[15]~210_combout\,
	combout => \WB_MUX_MEM1|F[15]~211_combout\);

-- Location: LCCOMB_X36_Y14_N0
\WB_MUX_MEM1|F[15]~212\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[15]~212_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & (((!\RAM_MEM|Data[1][2]~8_combout\)))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & ((\RAM_MEM|Data[1][2]~8_combout\ & ((\RAM_MEM|Data[0][7]~q\))) # (!\RAM_MEM|Data[1][2]~8_combout\ & 
-- (\RAM_MEM|Mux8~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux8~18_combout\,
	datab => \RAM_MEM|Data[0][7]~q\,
	datac => \WB_MUX_MEM1|F[14]~2_combout\,
	datad => \RAM_MEM|Data[1][2]~8_combout\,
	combout => \WB_MUX_MEM1|F[15]~212_combout\);

-- Location: LCCOMB_X36_Y14_N10
\WB_MUX_MEM1|F[15]~213\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[15]~213_combout\ = (\WB_MUX_MEM1|F[14]~2_combout\ & ((\WB_MUX_MEM1|F[15]~212_combout\ & (\RAM_MEM|Mux8~20_combout\)) # (!\WB_MUX_MEM1|F[15]~212_combout\ & ((\RAM_MEM|Data[16][7]~q\))))) # (!\WB_MUX_MEM1|F[14]~2_combout\ & 
-- (((\WB_MUX_MEM1|F[15]~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux8~20_combout\,
	datab => \RAM_MEM|Data[16][7]~q\,
	datac => \WB_MUX_MEM1|F[14]~2_combout\,
	datad => \WB_MUX_MEM1|F[15]~212_combout\,
	combout => \WB_MUX_MEM1|F[15]~213_combout\);

-- Location: LCCOMB_X36_Y14_N8
\WB_MUX_MEM1|F[15]~214\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[15]~214_combout\ = (\WB_MUX_MEM1|F[14]~1_combout\ & ((\WB_MUX_MEM1|F[14]~5_combout\) # ((\RAM_MEM|Mux8~30_combout\)))) # (!\WB_MUX_MEM1|F[14]~1_combout\ & (!\WB_MUX_MEM1|F[14]~5_combout\ & ((\WB_MUX_MEM1|F[15]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~1_combout\,
	datab => \WB_MUX_MEM1|F[14]~5_combout\,
	datac => \RAM_MEM|Mux8~30_combout\,
	datad => \WB_MUX_MEM1|F[15]~213_combout\,
	combout => \WB_MUX_MEM1|F[15]~214_combout\);

-- Location: LCCOMB_X36_Y14_N18
\WB_MUX_MEM1|F[15]~215\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[15]~215_combout\ = (\WB_MUX_MEM1|F[14]~5_combout\ & ((\WB_MUX_MEM1|F[15]~214_combout\ & ((\RAM_MEM|Mux8~51_combout\))) # (!\WB_MUX_MEM1|F[15]~214_combout\ & (\WB_MUX_MEM1|F[15]~211_combout\)))) # (!\WB_MUX_MEM1|F[14]~5_combout\ & 
-- (((\WB_MUX_MEM1|F[15]~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~5_combout\,
	datab => \WB_MUX_MEM1|F[15]~211_combout\,
	datac => \WB_MUX_MEM1|F[15]~214_combout\,
	datad => \RAM_MEM|Mux8~51_combout\,
	combout => \WB_MUX_MEM1|F[15]~215_combout\);

-- Location: LCCOMB_X35_Y12_N22
\WB_MUX_MEM1|F[15]~221\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[15]~221_combout\ = (\WB_MUX_MEM1|F[14]~10_combout\ & ((\WB_MUX_MEM1|F[15]~220_combout\ & (\WB_MUX_MEM1|F[7]~201_combout\)) # (!\WB_MUX_MEM1|F[15]~220_combout\ & ((\WB_MUX_MEM1|F[15]~215_combout\))))) # (!\WB_MUX_MEM1|F[14]~10_combout\ & 
-- (((\WB_MUX_MEM1|F[15]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[14]~10_combout\,
	datab => \WB_MUX_MEM1|F[7]~201_combout\,
	datac => \WB_MUX_MEM1|F[15]~220_combout\,
	datad => \WB_MUX_MEM1|F[15]~215_combout\,
	combout => \WB_MUX_MEM1|F[15]~221_combout\);

-- Location: LCCOMB_X28_Y9_N20
\PC|Output[15]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[15]~7_combout\ = (\EX_MEM_pipeline|WB_MUX|Output~q\ & ((\WB_MUX_MEM1|F[15]~221_combout\))) # (!\EX_MEM_pipeline|WB_MUX|Output~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|WB_MUX|Output~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(15),
	datad => \WB_MUX_MEM1|F[15]~221_combout\,
	combout => \PC|Output[15]~7_combout\);

-- Location: FF_X28_Y9_N21
\MEM_WB_pipeline|Data_out_WB|Output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[15]~7_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|Data_out_WB|Output\(15));

-- Location: LCCOMB_X27_Y9_N26
\RR_EX_pipeline|RF_D2|Output[15]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D2|Output[15]~0_combout\ = (\MovingFWD|MuxB[0]~3_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(15))) # (!\MovingFWD|MuxB[0]~3_combout\ & ((\PC|Output[15]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MovingFWD|MuxB[0]~3_combout\,
	datab => \MEM_WB_pipeline|Data_out_WB|Output\(15),
	datad => \PC|Output[15]~7_combout\,
	combout => \RR_EX_pipeline|RF_D2|Output[15]~0_combout\);

-- Location: LCCOMB_X20_Y12_N30
\MuxB1|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux0~3_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & (\ID_RR_pipeline|RS2|Output\(1))) # (!\ID_RR_pipeline|RS2|Output\(0) & ((\ID_RR_pipeline|RS2|Output\(1) & (\RF|Data[6][15]~q\)) # (!\ID_RR_pipeline|RS2|Output\(1) & ((\RF|Data[4][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(0),
	datab => \ID_RR_pipeline|RS2|Output\(1),
	datac => \RF|Data[6][15]~q\,
	datad => \RF|Data[4][15]~q\,
	combout => \MuxB1|Mux0~3_combout\);

-- Location: LCCOMB_X20_Y13_N10
\MuxB1|Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux0~4_combout\ = (\MuxB1|Mux0~3_combout\ & ((\RF|Data[7][15]~q\) # ((!\ID_RR_pipeline|RS2|Output\(0))))) # (!\MuxB1|Mux0~3_combout\ & (((\RF|Data[5][15]~q\ & \ID_RR_pipeline|RS2|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[7][15]~q\,
	datab => \MuxB1|Mux0~3_combout\,
	datac => \RF|Data[5][15]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(0),
	combout => \MuxB1|Mux0~4_combout\);

-- Location: LCCOMB_X19_Y11_N4
\MuxB1|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux0~0_combout\ = (\ID_RR_pipeline|RS2|Output\(0) & (((\ID_RR_pipeline|RS2|Output\(1)) # (!\RF|Data[1][15]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(0) & (\RF|Data[0][15]~q\ & (!\ID_RR_pipeline|RS2|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(0),
	datab => \RF|Data[0][15]~q\,
	datac => \ID_RR_pipeline|RS2|Output\(1),
	datad => \RF|Data[1][15]~q\,
	combout => \MuxB1|Mux0~0_combout\);

-- Location: LCCOMB_X19_Y11_N30
\MuxB1|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux0~1_combout\ = (\MuxB1|Mux0~0_combout\ & ((\RF|Data[3][15]~q\) # ((!\ID_RR_pipeline|RS2|Output\(1))))) # (!\MuxB1|Mux0~0_combout\ & (((\ID_RR_pipeline|RS2|Output\(1) & !\RF|Data[2][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[3][15]~q\,
	datab => \MuxB1|Mux0~0_combout\,
	datac => \ID_RR_pipeline|RS2|Output\(1),
	datad => \RF|Data[2][15]~q\,
	combout => \MuxB1|Mux0~1_combout\);

-- Location: LCCOMB_X27_Y9_N10
\MuxB1|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux0~2_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & (((\RR_EX_pipeline|RF_D2|Output[4]~17_combout\)))) # (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & ((\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & ((\EX_MUX|Mux0~1_combout\))) # 
-- (!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & (\ID_RR_pipeline|PC|Output\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|PC|Output\(15),
	datab => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	datac => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datad => \EX_MUX|Mux0~1_combout\,
	combout => \MuxB1|Mux0~2_combout\);

-- Location: LCCOMB_X27_Y9_N8
\MuxB1|Mux0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux0~5_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & ((\MuxB1|Mux0~2_combout\ & (\MuxB1|Mux0~4_combout\)) # (!\MuxB1|Mux0~2_combout\ & ((\MuxB1|Mux0~1_combout\))))) # (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & 
-- (((\MuxB1|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux0~4_combout\,
	datab => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	datac => \MuxB1|Mux0~1_combout\,
	datad => \MuxB1|Mux0~2_combout\,
	combout => \MuxB1|Mux0~5_combout\);

-- Location: FF_X27_Y9_N27
\RR_EX_pipeline|RF_D2|Output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|RF_D2|Output[15]~0_combout\,
	asdata => \MuxB1|Mux0~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \MovingFWD|MuxB[1]~4_combout\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D2|Output\(15));

-- Location: LCCOMB_X30_Y11_N14
\MUX_ALUB|F[15]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUB|F[15]~0_combout\ = (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & (\RR_EX_pipeline|RF_D2|Output\(15) $ (\RR_EX_pipeline|CPL|Output~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output\(15),
	datac => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datad => \RR_EX_pipeline|CPL|Output~q\,
	combout => \MUX_ALUB|F[15]~0_combout\);

-- Location: LCCOMB_X31_Y12_N10
\ALU1_EX|carry~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~20_combout\ = (\MUX_ALUA|F[13]~2_combout\ & ((\RR_EX_pipeline|ALUB_MUX|Output~q\) # ((\ALU1_EX|carry~19_combout\) # (!\COMPL|Outp[13]~3_combout\)))) # (!\MUX_ALUA|F[13]~2_combout\ & (\ALU1_EX|carry~19_combout\ & 
-- ((\RR_EX_pipeline|ALUB_MUX|Output~q\) # (!\COMPL|Outp[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUA|F[13]~2_combout\,
	datab => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datac => \COMPL|Outp[13]~3_combout\,
	datad => \ALU1_EX|carry~19_combout\,
	combout => \ALU1_EX|carry~20_combout\);

-- Location: LCCOMB_X31_Y12_N16
\ALU1_EX|C_F~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|C_F~0_combout\ = (\MUX_ALUB|F[14]~1_combout\ & (\MUX_ALUA|F[14]~1_combout\ & \ALU1_EX|carry~20_combout\)) # (!\MUX_ALUB|F[14]~1_combout\ & ((\MUX_ALUA|F[14]~1_combout\) # (\ALU1_EX|carry~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUX_ALUB|F[14]~1_combout\,
	datac => \MUX_ALUA|F[14]~1_combout\,
	datad => \ALU1_EX|carry~20_combout\,
	combout => \ALU1_EX|C_F~0_combout\);

-- Location: LCCOMB_X31_Y12_N14
\ALU1_EX|C_F~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|C_F~1_combout\ = (\MUX_ALUB|F[15]~0_combout\ & (\MUX_ALUA|F[15]~0_combout\ & \ALU1_EX|C_F~0_combout\)) # (!\MUX_ALUB|F[15]~0_combout\ & ((\MUX_ALUA|F[15]~0_combout\) # (\ALU1_EX|C_F~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUB|F[15]~0_combout\,
	datac => \MUX_ALUA|F[15]~0_combout\,
	datad => \ALU1_EX|C_F~0_combout\,
	combout => \ALU1_EX|C_F~1_combout\);

-- Location: LCCOMB_X31_Y12_N8
\ALU1_EX|C_F~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|C_F~2_combout\ = (\RR_EX_pipeline|ALU_sel|Output\(0) & (!\ALU1_EX|C_F~1_combout\ & !\RR_EX_pipeline|ALU_sel|Output\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|ALU_sel|Output\(0),
	datac => \ALU1_EX|C_F~1_combout\,
	datad => \RR_EX_pipeline|ALU_sel|Output\(1),
	combout => \ALU1_EX|C_F~2_combout\);

-- Location: LCCOMB_X31_Y12_N12
\BEX|process_0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \BEX|process_0~3_combout\ = (\BEX|process_0~5_combout\ & ((\ALU1_EX|C_F~2_combout\) # ((!\ALU1_EX|Equal0~0_combout\ & \ALU1_EX|carry~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|Equal0~0_combout\,
	datab => \BEX|process_0~5_combout\,
	datac => \ALU1_EX|C_F~2_combout\,
	datad => \ALU1_EX|carry~39_combout\,
	combout => \BEX|process_0~3_combout\);

-- Location: LCCOMB_X31_Y12_N30
\JLR|H_JLR~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \JLR|H_JLR~1_combout\ = ((\PC_hazard_ctrl|RR_EX_flush~0_combout\ & ((\BEX|process_0~3_combout\) # (\BEX|H_BEX~1_combout\)))) # (!\JLR|H_JLR~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BEX|process_0~3_combout\,
	datab => \JLR|H_JLR~0_combout\,
	datac => \PC_hazard_ctrl|RR_EX_flush~0_combout\,
	datad => \BEX|H_BEX~1_combout\,
	combout => \JLR|H_JLR~1_combout\);

-- Location: FF_X31_Y12_N31
\RR_EX_pipeline|CN|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \JLR|H_JLR~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|CN|Output~q\);

-- Location: LCCOMB_X29_Y12_N6
\ZF_EX|q_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ZF_EX|q_reg~0_combout\ = (\ZF_WR~1_combout\ & ((\RR_EX_pipeline|CN|Output~q\ & (\ZF_EX|q_reg~q\)) # (!\RR_EX_pipeline|CN|Output~q\ & ((\ALU1_EX|Equal2~4_combout\))))) # (!\ZF_WR~1_combout\ & (((\ZF_EX|q_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ZF_WR~1_combout\,
	datab => \RR_EX_pipeline|CN|Output~q\,
	datac => \ZF_EX|q_reg~q\,
	datad => \ALU1_EX|Equal2~4_combout\,
	combout => \ZF_EX|q_reg~0_combout\);

-- Location: FF_X29_Y12_N7
\ZF_EX|q_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ZF_EX|q_reg~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ZF_EX|q_reg~q\);

-- Location: LCCOMB_X28_Y10_N6
\MUX_rfwr|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_rfwr|Mux0~0_combout\ = (\RR_EX_pipeline|CZ|Output\(0) & (((\CF_EX|q_reg~q\) # (\RR_EX_pipeline|CZ|Output\(1))))) # (!\RR_EX_pipeline|CZ|Output\(0) & (\ZF_EX|q_reg~q\ & ((\RR_EX_pipeline|CZ|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ZF_EX|q_reg~q\,
	datab => \RR_EX_pipeline|CZ|Output\(0),
	datac => \CF_EX|q_reg~q\,
	datad => \RR_EX_pipeline|CZ|Output\(1),
	combout => \MUX_rfwr|Mux0~0_combout\);

-- Location: LCCOMB_X27_Y10_N16
\MUX_rfwr|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_rfwr|Mux0~1_combout\ = (\MUX_rfwr|Mux0~0_combout\) # ((!\RR_EX_pipeline|CZ|Output\(0) & (!\RR_EX_pipeline|CZ|Output\(1) & \RR_EX_pipeline|RF_wr|Output~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|CZ|Output\(0),
	datab => \RR_EX_pipeline|CZ|Output\(1),
	datac => \RR_EX_pipeline|RF_wr|Output~q\,
	datad => \MUX_rfwr|Mux0~0_combout\,
	combout => \MUX_rfwr|Mux0~1_combout\);

-- Location: FF_X26_Y10_N1
\EX_MEM_pipeline|RF_wr|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \MUX_rfwr|Mux0~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RF_wr|Output~q\);

-- Location: FF_X26_Y10_N5
\MEM_WB_pipeline|RF_wr|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \EX_MEM_pipeline|RF_wr|Output~q\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|RF_wr|Output~q\);

-- Location: LCCOMB_X26_Y10_N4
\MovingFWD|MuxB[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MovingFWD|MuxB[0]~2_combout\ = (\MovingFWD|MuxB[0]~1_combout\ & (\MEM_WB_pipeline|RF_wr|Output~q\ & (\ID_RR_pipeline|RS2|Output\(2) $ (!\MEM_WB_pipeline|RD|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MovingFWD|MuxB[0]~1_combout\,
	datab => \ID_RR_pipeline|RS2|Output\(2),
	datac => \MEM_WB_pipeline|RF_wr|Output~q\,
	datad => \MEM_WB_pipeline|RD|Output\(2),
	combout => \MovingFWD|MuxB[0]~2_combout\);

-- Location: LCCOMB_X30_Y10_N26
\MovingFWD|MuxB[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MovingFWD|MuxB[0]~3_combout\ = (\MovingFWD|forwarding~9_combout\ & (((!\MovingFWD|MuxB[0]~0_combout\ & \MovingFWD|forwarding~14_combout\)))) # (!\MovingFWD|forwarding~9_combout\ & ((\MovingFWD|MuxB[0]~2_combout\) # ((\MovingFWD|forwarding~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MovingFWD|MuxB[0]~2_combout\,
	datab => \MovingFWD|forwarding~9_combout\,
	datac => \MovingFWD|MuxB[0]~0_combout\,
	datad => \MovingFWD|forwarding~14_combout\,
	combout => \MovingFWD|MuxB[0]~3_combout\);

-- Location: LCCOMB_X29_Y10_N16
\RR_EX_pipeline|RF_D2|Output[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|RF_D2|Output[0]~10_combout\ = (\MovingFWD|MuxB[0]~3_combout\ & (\MEM_WB_pipeline|Data_out_WB|Output\(0))) # (!\MovingFWD|MuxB[0]~3_combout\ & ((\WB_MUX_MEM1|F[0]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MovingFWD|MuxB[0]~3_combout\,
	datab => \MEM_WB_pipeline|Data_out_WB|Output\(0),
	datad => \WB_MUX_MEM1|F[0]~39_combout\,
	combout => \RR_EX_pipeline|RF_D2|Output[0]~10_combout\);

-- Location: LCCOMB_X29_Y10_N4
\MuxB1|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux15~2_combout\ = (\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & ((\EX_MUX|Mux15~1_combout\) # ((\RR_EX_pipeline|RF_D2|Output[4]~16_combout\)))) # (!\RR_EX_pipeline|RF_D2|Output[4]~17_combout\ & (((\ID_RR_pipeline|PC|Output\(0) & 
-- !\RR_EX_pipeline|RF_D2|Output[4]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RF_D2|Output[4]~17_combout\,
	datab => \EX_MUX|Mux15~1_combout\,
	datac => \ID_RR_pipeline|PC|Output\(0),
	datad => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	combout => \MuxB1|Mux15~2_combout\);

-- Location: LCCOMB_X21_Y13_N12
\MuxB1|Mux15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux15~3_combout\ = (\ID_RR_pipeline|RS2|Output\(1) & ((\ID_RR_pipeline|RS2|Output\(0)) # ((\RF|Data[6][0]~q\)))) # (!\ID_RR_pipeline|RS2|Output\(1) & (!\ID_RR_pipeline|RS2|Output\(0) & ((\RF|Data[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(1),
	datab => \ID_RR_pipeline|RS2|Output\(0),
	datac => \RF|Data[6][0]~q\,
	datad => \RF|Data[4][0]~q\,
	combout => \MuxB1|Mux15~3_combout\);

-- Location: LCCOMB_X22_Y13_N26
\MuxB1|Mux15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux15~4_combout\ = (\MuxB1|Mux15~3_combout\ & (((\RF|Data[7][0]~q\) # (!\ID_RR_pipeline|RS2|Output\(0))))) # (!\MuxB1|Mux15~3_combout\ & (\RF|Data[5][0]~q\ & ((\ID_RR_pipeline|RS2|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux15~3_combout\,
	datab => \RF|Data[5][0]~q\,
	datac => \RF|Data[7][0]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(0),
	combout => \MuxB1|Mux15~4_combout\);

-- Location: LCCOMB_X20_Y11_N6
\MuxB1|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux15~0_combout\ = (\ID_RR_pipeline|RS2|Output\(1) & (((\ID_RR_pipeline|RS2|Output\(0))))) # (!\ID_RR_pipeline|RS2|Output\(1) & ((\ID_RR_pipeline|RS2|Output\(0) & (\RF|Data[1][0]~q\)) # (!\ID_RR_pipeline|RS2|Output\(0) & ((\RF|Data[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS2|Output\(1),
	datab => \RF|Data[1][0]~q\,
	datac => \RF|Data[0][0]~q\,
	datad => \ID_RR_pipeline|RS2|Output\(0),
	combout => \MuxB1|Mux15~0_combout\);

-- Location: LCCOMB_X21_Y11_N10
\MuxB1|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux15~1_combout\ = (\MuxB1|Mux15~0_combout\ & (((\RF|Data[3][0]~q\) # (!\ID_RR_pipeline|RS2|Output\(1))))) # (!\MuxB1|Mux15~0_combout\ & (\RF|Data[2][0]~q\ & ((\ID_RR_pipeline|RS2|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[2][0]~q\,
	datab => \RF|Data[3][0]~q\,
	datac => \MuxB1|Mux15~0_combout\,
	datad => \ID_RR_pipeline|RS2|Output\(1),
	combout => \MuxB1|Mux15~1_combout\);

-- Location: LCCOMB_X29_Y10_N26
\MuxB1|Mux15~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MuxB1|Mux15~5_combout\ = (\MuxB1|Mux15~2_combout\ & (((\MuxB1|Mux15~4_combout\)) # (!\RR_EX_pipeline|RF_D2|Output[4]~16_combout\))) # (!\MuxB1|Mux15~2_combout\ & (\RR_EX_pipeline|RF_D2|Output[4]~16_combout\ & ((\MuxB1|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB1|Mux15~2_combout\,
	datab => \RR_EX_pipeline|RF_D2|Output[4]~16_combout\,
	datac => \MuxB1|Mux15~4_combout\,
	datad => \MuxB1|Mux15~1_combout\,
	combout => \MuxB1|Mux15~5_combout\);

-- Location: FF_X29_Y10_N17
\RR_EX_pipeline|RF_D2|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|RF_D2|Output[0]~10_combout\,
	asdata => \MuxB1|Mux15~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \MovingFWD|MuxB[1]~4_combout\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RF_D2|Output\(0));

-- Location: LCCOMB_X30_Y13_N26
\MUX_ALUB|F[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MUX_ALUB|F[0]~4_combout\ = (\RR_EX_pipeline|ALUB_MUX|Output~q\ & (((\RR_EX_pipeline|Imm|Output\(0))))) # (!\RR_EX_pipeline|ALUB_MUX|Output~q\ & (\RR_EX_pipeline|CPL|Output~q\ $ (((\RR_EX_pipeline|RF_D2|Output\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|CPL|Output~q\,
	datab => \RR_EX_pipeline|ALUB_MUX|Output~q\,
	datac => \RR_EX_pipeline|Imm|Output\(0),
	datad => \RR_EX_pipeline|RF_D2|Output\(0),
	combout => \MUX_ALUB|F[0]~4_combout\);

-- Location: LCCOMB_X29_Y14_N6
\ALU1_EX|carry~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|carry~41_combout\ = (\RR_EX_pipeline|Carry_sel|Output~q\ & (\ALU1_EX|sum~9_combout\ & (\MUX_ALUB|F[0]~4_combout\ $ (\MUX_ALUA|F[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_ALUB|F[0]~4_combout\,
	datab => \RR_EX_pipeline|Carry_sel|Output~q\,
	datac => \MUX_ALUA|F[0]~15_combout\,
	datad => \ALU1_EX|sum~9_combout\,
	combout => \ALU1_EX|carry~41_combout\);

-- Location: LCCOMB_X29_Y14_N16
\ALU1_EX|alu:temp[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[3]~5_combout\ = (\MUX_ALUB|F[2]~6_combout\ $ (\ALU1_EX|carry~25_combout\ $ (!\MUX_ALUA|F[2]~13_combout\))) # (!\ALU1_EX|carry~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|carry~41_combout\,
	datab => \MUX_ALUB|F[2]~6_combout\,
	datac => \ALU1_EX|carry~25_combout\,
	datad => \MUX_ALUA|F[2]~13_combout\,
	combout => \ALU1_EX|alu:temp[3]~5_combout\);

-- Location: LCCOMB_X29_Y14_N18
\ALU1_EX|alu:temp[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[3]~2_combout\ = (\ALU1_EX|Equal0~0_combout\ & ((\MUX_ALUA|F[3]~12_combout\ & ((!\MUX_ALUB|F[3]~7_combout\))) # (!\MUX_ALUA|F[3]~12_combout\ & ((\MUX_ALUB|F[3]~7_combout\) # (!\ALU1_EX|alu:temp[1]~4_combout\))))) # 
-- (!\ALU1_EX|Equal0~0_combout\ & (!\ALU1_EX|alu:temp[1]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|Equal0~0_combout\,
	datab => \ALU1_EX|alu:temp[1]~4_combout\,
	datac => \MUX_ALUA|F[3]~12_combout\,
	datad => \MUX_ALUB|F[3]~7_combout\,
	combout => \ALU1_EX|alu:temp[3]~2_combout\);

-- Location: LCCOMB_X29_Y14_N4
\ALU1_EX|alu:temp[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[3]~3_combout\ = (\ALU1_EX|alu:temp[1]~4_combout\ & (\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|carry~11_combout\ $ (!\ALU1_EX|alu:temp[3]~2_combout\)))) # (!\ALU1_EX|alu:temp[1]~4_combout\ & (((\ALU1_EX|alu:temp[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|carry~11_combout\,
	datab => \ALU1_EX|alu:temp[1]~4_combout\,
	datac => \ALU1_EX|Equal0~0_combout\,
	datad => \ALU1_EX|alu:temp[3]~2_combout\,
	combout => \ALU1_EX|alu:temp[3]~3_combout\);

-- Location: LCCOMB_X29_Y14_N30
\ALU1_EX|alu:temp[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALU1_EX|alu:temp[3]~4_combout\ = (\ALU1_EX|Equal0~0_combout\ & (((\ALU1_EX|alu:temp[3]~3_combout\)))) # (!\ALU1_EX|Equal0~0_combout\ & (\ALU1_EX|sum~8_combout\ $ (((!\ALU1_EX|alu:temp[3]~5_combout\ & !\ALU1_EX|alu:temp[3]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|Equal0~0_combout\,
	datab => \ALU1_EX|alu:temp[3]~5_combout\,
	datac => \ALU1_EX|alu:temp[3]~3_combout\,
	datad => \ALU1_EX|sum~8_combout\,
	combout => \ALU1_EX|alu:temp[3]~4_combout\);

-- Location: LCCOMB_X27_Y13_N28
\EX_MUX|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux12~0_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(0) & ((\RR_EX_pipeline|D3_MUX|Output\(1)) # ((\RR_EX_pipeline|Imm|Output\(3))))) # (!\RR_EX_pipeline|D3_MUX|Output\(0) & (!\RR_EX_pipeline|D3_MUX|Output\(1) & (\ALU1_EX|alu:temp[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|D3_MUX|Output\(0),
	datab => \RR_EX_pipeline|D3_MUX|Output\(1),
	datac => \ALU1_EX|alu:temp[3]~4_combout\,
	datad => \RR_EX_pipeline|Imm|Output\(3),
	combout => \EX_MUX|Mux12~0_combout\);

-- Location: LCCOMB_X27_Y13_N14
\EX_MUX|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux12~1_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(1) & ((\EX_MUX|Mux12~0_combout\ & ((\PCp2_EX[3]~4_combout\))) # (!\EX_MUX|Mux12~0_combout\ & (\ALU3_EX|Outp[3]~4_combout\)))) # (!\RR_EX_pipeline|D3_MUX|Output\(1) & 
-- (((\EX_MUX|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU3_EX|Outp[3]~4_combout\,
	datab => \RR_EX_pipeline|D3_MUX|Output\(1),
	datac => \PCp2_EX[3]~4_combout\,
	datad => \EX_MUX|Mux12~0_combout\,
	combout => \EX_MUX|Mux12~1_combout\);

-- Location: LCCOMB_X32_Y12_N12
\EX_MEM_pipeline|ALU1_C|Output[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|ALU1_C|Output[3]~feeder_combout\ = \EX_MUX|Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MUX|Mux12~1_combout\,
	combout => \EX_MEM_pipeline|ALU1_C|Output[3]~feeder_combout\);

-- Location: FF_X32_Y12_N13
\EX_MEM_pipeline|ALU1_C|Output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|ALU1_C|Output[3]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|ALU1_C|Output\(3));

-- Location: LCCOMB_X35_Y14_N0
\WB_MUX_MEM1|F[3]~101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[3]~101_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & (((\RAM_MEM|Data[1][2]~9_combout\)))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & ((\RAM_MEM|Data[1][2]~9_combout\ & (\RAM_MEM|Data[80][3]~q\)) # (!\RAM_MEM|Data[1][2]~9_combout\ & 
-- ((\RAM_MEM|Mux12~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[80][3]~q\,
	datab => \WB_MUX_MEM1|F[6]~22_combout\,
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \RAM_MEM|Mux12~54_combout\,
	combout => \WB_MUX_MEM1|F[3]~101_combout\);

-- Location: LCCOMB_X35_Y14_N10
\WB_MUX_MEM1|F[3]~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[3]~102_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & ((\WB_MUX_MEM1|F[3]~101_combout\ & (\RAM_MEM|Data[96][3]~q\)) # (!\WB_MUX_MEM1|F[3]~101_combout\ & ((\RAM_MEM|Mux12~52_combout\))))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & 
-- (((\WB_MUX_MEM1|F[3]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[96][3]~q\,
	datab => \WB_MUX_MEM1|F[6]~22_combout\,
	datac => \RAM_MEM|Mux12~52_combout\,
	datad => \WB_MUX_MEM1|F[3]~101_combout\,
	combout => \WB_MUX_MEM1|F[3]~102_combout\);

-- Location: LCCOMB_X35_Y14_N12
\WB_MUX_MEM1|F[3]~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[3]~98_combout\ = (\RAM_MEM|Data[1][2]~9_combout\ & (((\WB_MUX_MEM1|F[6]~22_combout\)))) # (!\RAM_MEM|Data[1][2]~9_combout\ & ((\WB_MUX_MEM1|F[6]~22_combout\ & (\RAM_MEM|Mux12~18_combout\)) # (!\WB_MUX_MEM1|F[6]~22_combout\ & 
-- ((\RAM_MEM|Mux12~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux12~18_combout\,
	datab => \RAM_MEM|Data[1][2]~9_combout\,
	datac => \WB_MUX_MEM1|F[6]~22_combout\,
	datad => \RAM_MEM|Mux12~20_combout\,
	combout => \WB_MUX_MEM1|F[3]~98_combout\);

-- Location: LCCOMB_X35_Y14_N22
\WB_MUX_MEM1|F[3]~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[3]~99_combout\ = (\RAM_MEM|Data[1][2]~9_combout\ & ((\WB_MUX_MEM1|F[3]~98_combout\ & (\RAM_MEM|Data[32][3]~q\)) # (!\WB_MUX_MEM1|F[3]~98_combout\ & ((\RAM_MEM|Data[16][3]~q\))))) # (!\RAM_MEM|Data[1][2]~9_combout\ & 
-- (((\WB_MUX_MEM1|F[3]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[32][3]~q\,
	datab => \RAM_MEM|Data[16][3]~q\,
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \WB_MUX_MEM1|F[3]~98_combout\,
	combout => \WB_MUX_MEM1|F[3]~99_combout\);

-- Location: LCCOMB_X36_Y14_N24
\WB_MUX_MEM1|F[3]~100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[3]~100_combout\ = (\WB_MUX_MEM1|F[6]~30_combout\ & ((\RAM_MEM|Decoder0~52_combout\) # ((\RAM_MEM|Mux12~30_combout\)))) # (!\WB_MUX_MEM1|F[6]~30_combout\ & (!\RAM_MEM|Decoder0~52_combout\ & ((\RAM_MEM|Mux12~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~30_combout\,
	datab => \RAM_MEM|Decoder0~52_combout\,
	datac => \RAM_MEM|Mux12~30_combout\,
	datad => \RAM_MEM|Mux12~51_combout\,
	combout => \WB_MUX_MEM1|F[3]~100_combout\);

-- Location: LCCOMB_X35_Y14_N28
\WB_MUX_MEM1|F[3]~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[3]~103_combout\ = (\RAM_MEM|Decoder0~52_combout\ & ((\WB_MUX_MEM1|F[3]~100_combout\ & (\WB_MUX_MEM1|F[3]~102_combout\)) # (!\WB_MUX_MEM1|F[3]~100_combout\ & ((\WB_MUX_MEM1|F[3]~99_combout\))))) # (!\RAM_MEM|Decoder0~52_combout\ & 
-- (((\WB_MUX_MEM1|F[3]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[3]~102_combout\,
	datab => \RAM_MEM|Decoder0~52_combout\,
	datac => \WB_MUX_MEM1|F[3]~99_combout\,
	datad => \WB_MUX_MEM1|F[3]~100_combout\,
	combout => \WB_MUX_MEM1|F[3]~103_combout\);

-- Location: LCCOMB_X34_Y11_N26
\WB_MUX_MEM1|F[3]~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[3]~104_combout\ = (\WB_MUX_MEM1|F[6]~29_combout\ & (\WB_MUX_MEM1|F[6]~21_combout\)) # (!\WB_MUX_MEM1|F[6]~29_combout\ & ((\WB_MUX_MEM1|F[6]~21_combout\ & (\WB_MUX_MEM1|F[3]~97_combout\)) # (!\WB_MUX_MEM1|F[6]~21_combout\ & 
-- ((\WB_MUX_MEM1|F[3]~103_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~29_combout\,
	datab => \WB_MUX_MEM1|F[6]~21_combout\,
	datac => \WB_MUX_MEM1|F[3]~97_combout\,
	datad => \WB_MUX_MEM1|F[3]~103_combout\,
	combout => \WB_MUX_MEM1|F[3]~104_combout\);

-- Location: LCCOMB_X34_Y11_N4
\WB_MUX_MEM1|F[3]~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[3]~94_combout\ = (\WB_MUX_MEM1|F[6]~26_combout\ & (((\WB_MUX_MEM1|F[6]~25_combout\) # (\RAM_MEM|Data[100][3]~q\)))) # (!\WB_MUX_MEM1|F[6]~26_combout\ & (\RAM_MEM|Mux12~7_combout\ & (!\WB_MUX_MEM1|F[6]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux12~7_combout\,
	datab => \WB_MUX_MEM1|F[6]~26_combout\,
	datac => \WB_MUX_MEM1|F[6]~25_combout\,
	datad => \RAM_MEM|Data[100][3]~q\,
	combout => \WB_MUX_MEM1|F[3]~94_combout\);

-- Location: LCCOMB_X35_Y10_N12
\WB_MUX_MEM1|F[3]~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[3]~92_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & (((\RAM_MEM|Mux12~0_combout\) # (\RAM_MEM|Data[1][2]~9_combout\)))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & (\RAM_MEM|Mux12~2_combout\ & ((!\RAM_MEM|Data[1][2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux12~2_combout\,
	datab => \WB_MUX_MEM1|F[6]~22_combout\,
	datac => \RAM_MEM|Mux12~0_combout\,
	datad => \RAM_MEM|Data[1][2]~9_combout\,
	combout => \WB_MUX_MEM1|F[3]~92_combout\);

-- Location: LCCOMB_X35_Y10_N2
\WB_MUX_MEM1|F[3]~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[3]~93_combout\ = (\WB_MUX_MEM1|F[3]~92_combout\ & (((\RAM_MEM|Data[64][3]~q\) # (!\RAM_MEM|Data[1][2]~9_combout\)))) # (!\WB_MUX_MEM1|F[3]~92_combout\ & (\RAM_MEM|Data[48][3]~q\ & ((\RAM_MEM|Data[1][2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[3]~92_combout\,
	datab => \RAM_MEM|Data[48][3]~q\,
	datac => \RAM_MEM|Data[64][3]~q\,
	datad => \RAM_MEM|Data[1][2]~9_combout\,
	combout => \WB_MUX_MEM1|F[3]~93_combout\);

-- Location: LCCOMB_X34_Y11_N28
\WB_MUX_MEM1|F[3]~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[3]~95_combout\ = (\WB_MUX_MEM1|F[6]~25_combout\ & ((\WB_MUX_MEM1|F[3]~94_combout\ & (\RAM_MEM|Data[0][3]~q\)) # (!\WB_MUX_MEM1|F[3]~94_combout\ & ((\WB_MUX_MEM1|F[3]~93_combout\))))) # (!\WB_MUX_MEM1|F[6]~25_combout\ & 
-- (((\WB_MUX_MEM1|F[3]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~25_combout\,
	datab => \RAM_MEM|Data[0][3]~q\,
	datac => \WB_MUX_MEM1|F[3]~94_combout\,
	datad => \WB_MUX_MEM1|F[3]~93_combout\,
	combout => \WB_MUX_MEM1|F[3]~95_combout\);

-- Location: LCCOMB_X34_Y11_N6
\WB_MUX_MEM1|F[3]~105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[3]~105_combout\ = (\WB_MUX_MEM1|F[6]~29_combout\ & ((\WB_MUX_MEM1|F[3]~104_combout\ & (\RAM_MEM|Data[98][3]~q\)) # (!\WB_MUX_MEM1|F[3]~104_combout\ & ((\WB_MUX_MEM1|F[3]~95_combout\))))) # (!\WB_MUX_MEM1|F[6]~29_combout\ & 
-- (((\WB_MUX_MEM1|F[3]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~29_combout\,
	datab => \RAM_MEM|Data[98][3]~q\,
	datac => \WB_MUX_MEM1|F[3]~104_combout\,
	datad => \WB_MUX_MEM1|F[3]~95_combout\,
	combout => \WB_MUX_MEM1|F[3]~105_combout\);

-- Location: LCCOMB_X28_Y13_N8
\PC|Output[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[3]~6_combout\ = (\EX_MEM_pipeline|WB_MUX|Output~q\ & ((\WB_MUX_MEM1|F[3]~105_combout\))) # (!\EX_MEM_pipeline|WB_MUX|Output~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|WB_MUX|Output~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(3),
	datad => \WB_MUX_MEM1|F[3]~105_combout\,
	combout => \PC|Output[3]~6_combout\);

-- Location: LCCOMB_X29_Y12_N12
\PC|Output[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[3]~feeder_combout\ = \PC|Output[3]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|Output[3]~6_combout\,
	combout => \PC|Output[3]~feeder_combout\);

-- Location: LCCOMB_X29_Y12_N16
\PC_hazard_ctrl|PC_New[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[3]~0_combout\ = (\PC|Output[10]~17_combout\ & (((\PC|Output[10]~19_combout\)))) # (!\PC|Output[10]~17_combout\ & ((\PC|Output[10]~19_combout\ & ((\IF_add|Outp[3]~4_combout\))) # (!\PC|Output[10]~19_combout\ & 
-- (\ALU3_EX|Outp[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU3_EX|Outp[3]~4_combout\,
	datab => \IF_add|Outp[3]~4_combout\,
	datac => \PC|Output[10]~17_combout\,
	datad => \PC|Output[10]~19_combout\,
	combout => \PC_hazard_ctrl|PC_New[3]~0_combout\);

-- Location: LCCOMB_X29_Y12_N14
\PC_hazard_ctrl|PC_New[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[3]~1_combout\ = (\PC|Output[10]~17_combout\ & ((\PC_hazard_ctrl|PC_New[3]~0_combout\ & ((\Adder_RR|Outp[3]~4_combout\))) # (!\PC_hazard_ctrl|PC_New[3]~0_combout\ & (\instruc_decode|ad2|Outp[3]~6_combout\)))) # 
-- (!\PC|Output[10]~17_combout\ & (((\PC_hazard_ctrl|PC_New[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|ad2|Outp[3]~6_combout\,
	datab => \Adder_RR|Outp[3]~4_combout\,
	datac => \PC|Output[10]~17_combout\,
	datad => \PC_hazard_ctrl|PC_New[3]~0_combout\,
	combout => \PC_hazard_ctrl|PC_New[3]~1_combout\);

-- Location: FF_X29_Y12_N13
\PC|Output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[3]~feeder_combout\,
	asdata => \PC_hazard_ctrl|PC_New[3]~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \R0_Haz_ctrl|ALT_INV_H_R0~1_combout\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|Output\(3));

-- Location: FF_X30_Y8_N7
\IF_ID_Pipepline_Reg|PC|Output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \PC|Output\(3),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|PC|Output\(3));

-- Location: FF_X29_Y8_N27
\ID_RR_pipeline|PC|Output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \IF_ID_Pipepline_Reg|PC|Output\(3),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|PC|Output\(3));

-- Location: FF_X25_Y11_N5
\RR_EX_pipeline|PC|Output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|PC|Output\(3),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|PC|Output\(3));

-- Location: LCCOMB_X25_Y11_N8
\PCp2_EX[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCp2_EX[4]~6_combout\ = (\RR_EX_pipeline|PC|Output\(4) & (!\PCp2_EX[3]~5\)) # (!\RR_EX_pipeline|PC|Output\(4) & ((\PCp2_EX[3]~5\) # (GND)))
-- \PCp2_EX[4]~7\ = CARRY((!\PCp2_EX[3]~5\) # (!\RR_EX_pipeline|PC|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|PC|Output\(4),
	datad => VCC,
	cin => \PCp2_EX[3]~5\,
	combout => \PCp2_EX[4]~6_combout\,
	cout => \PCp2_EX[4]~7\);

-- Location: LCCOMB_X26_Y11_N28
\EX_MUX|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux10~0_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(1) & (((\RR_EX_pipeline|D3_MUX|Output\(0))))) # (!\RR_EX_pipeline|D3_MUX|Output\(1) & ((\RR_EX_pipeline|D3_MUX|Output\(0) & ((\RR_EX_pipeline|Imm|Output\(5)))) # 
-- (!\RR_EX_pipeline|D3_MUX|Output\(0) & (\ALU1_EX|alu:temp[5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU1_EX|alu:temp[5]~3_combout\,
	datab => \RR_EX_pipeline|Imm|Output\(5),
	datac => \RR_EX_pipeline|D3_MUX|Output\(1),
	datad => \RR_EX_pipeline|D3_MUX|Output\(0),
	combout => \EX_MUX|Mux10~0_combout\);

-- Location: LCCOMB_X26_Y11_N10
\EX_MUX|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux10~1_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(1) & ((\EX_MUX|Mux10~0_combout\ & (\PCp2_EX[5]~8_combout\)) # (!\EX_MUX|Mux10~0_combout\ & ((\ALU3_EX|Outp[5]~8_combout\))))) # (!\RR_EX_pipeline|D3_MUX|Output\(1) & 
-- (((\EX_MUX|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCp2_EX[5]~8_combout\,
	datab => \ALU3_EX|Outp[5]~8_combout\,
	datac => \RR_EX_pipeline|D3_MUX|Output\(1),
	datad => \EX_MUX|Mux10~0_combout\,
	combout => \EX_MUX|Mux10~1_combout\);

-- Location: FF_X26_Y11_N11
\EX_MEM_pipeline|ALU1_C|Output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MUX|Mux10~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|ALU1_C|Output\(5));

-- Location: LCCOMB_X34_Y13_N20
\WB_MUX_MEM1|F[5]~146\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[5]~146_combout\ = (\WB_MUX_MEM1|F[6]~26_combout\ & ((\WB_MUX_MEM1|F[6]~25_combout\) # ((\RAM_MEM|Data[100][5]~q\)))) # (!\WB_MUX_MEM1|F[6]~26_combout\ & (!\WB_MUX_MEM1|F[6]~25_combout\ & ((\RAM_MEM|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~26_combout\,
	datab => \WB_MUX_MEM1|F[6]~25_combout\,
	datac => \RAM_MEM|Data[100][5]~q\,
	datad => \RAM_MEM|Mux10~7_combout\,
	combout => \WB_MUX_MEM1|F[5]~146_combout\);

-- Location: LCCOMB_X35_Y10_N14
\WB_MUX_MEM1|F[5]~144\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[5]~144_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & ((\RAM_MEM|Mux10~0_combout\) # ((\RAM_MEM|Data[1][2]~9_combout\)))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & (((\RAM_MEM|Mux10~2_combout\ & !\RAM_MEM|Data[1][2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux10~0_combout\,
	datab => \WB_MUX_MEM1|F[6]~22_combout\,
	datac => \RAM_MEM|Mux10~2_combout\,
	datad => \RAM_MEM|Data[1][2]~9_combout\,
	combout => \WB_MUX_MEM1|F[5]~144_combout\);

-- Location: LCCOMB_X35_Y10_N16
\WB_MUX_MEM1|F[5]~145\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[5]~145_combout\ = (\WB_MUX_MEM1|F[5]~144_combout\ & (((\RAM_MEM|Data[64][5]~q\) # (!\RAM_MEM|Data[1][2]~9_combout\)))) # (!\WB_MUX_MEM1|F[5]~144_combout\ & (\RAM_MEM|Data[48][5]~q\ & ((\RAM_MEM|Data[1][2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[48][5]~q\,
	datab => \WB_MUX_MEM1|F[5]~144_combout\,
	datac => \RAM_MEM|Data[64][5]~q\,
	datad => \RAM_MEM|Data[1][2]~9_combout\,
	combout => \WB_MUX_MEM1|F[5]~145_combout\);

-- Location: LCCOMB_X35_Y13_N8
\WB_MUX_MEM1|F[5]~147\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[5]~147_combout\ = (\WB_MUX_MEM1|F[6]~25_combout\ & ((\WB_MUX_MEM1|F[5]~146_combout\ & (\RAM_MEM|Data[0][5]~q\)) # (!\WB_MUX_MEM1|F[5]~146_combout\ & ((\WB_MUX_MEM1|F[5]~145_combout\))))) # (!\WB_MUX_MEM1|F[6]~25_combout\ & 
-- (\WB_MUX_MEM1|F[5]~146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~25_combout\,
	datab => \WB_MUX_MEM1|F[5]~146_combout\,
	datac => \RAM_MEM|Data[0][5]~q\,
	datad => \WB_MUX_MEM1|F[5]~145_combout\,
	combout => \WB_MUX_MEM1|F[5]~147_combout\);

-- Location: LCCOMB_X37_Y14_N2
\WB_MUX_MEM1|F[5]~150\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[5]~150_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & (((\RAM_MEM|Data[1][2]~9_combout\) # (\RAM_MEM|Mux10~18_combout\)))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & (\RAM_MEM|Mux10~20_combout\ & (!\RAM_MEM|Data[1][2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~22_combout\,
	datab => \RAM_MEM|Mux10~20_combout\,
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \RAM_MEM|Mux10~18_combout\,
	combout => \WB_MUX_MEM1|F[5]~150_combout\);

-- Location: LCCOMB_X37_Y14_N12
\WB_MUX_MEM1|F[5]~151\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[5]~151_combout\ = (\RAM_MEM|Data[1][2]~9_combout\ & ((\WB_MUX_MEM1|F[5]~150_combout\ & ((\RAM_MEM|Data[32][5]~q\))) # (!\WB_MUX_MEM1|F[5]~150_combout\ & (\RAM_MEM|Data[16][5]~q\)))) # (!\RAM_MEM|Data[1][2]~9_combout\ & 
-- (((\WB_MUX_MEM1|F[5]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[16][5]~q\,
	datab => \RAM_MEM|Data[1][2]~9_combout\,
	datac => \RAM_MEM|Data[32][5]~q\,
	datad => \WB_MUX_MEM1|F[5]~150_combout\,
	combout => \WB_MUX_MEM1|F[5]~151_combout\);

-- Location: LCCOMB_X37_Y14_N28
\WB_MUX_MEM1|F[5]~153\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[5]~153_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & (((\RAM_MEM|Data[1][2]~9_combout\)))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & ((\RAM_MEM|Data[1][2]~9_combout\ & (\RAM_MEM|Data[80][5]~q\)) # (!\RAM_MEM|Data[1][2]~9_combout\ & 
-- ((\RAM_MEM|Mux10~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~22_combout\,
	datab => \RAM_MEM|Data[80][5]~q\,
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \RAM_MEM|Mux10~54_combout\,
	combout => \WB_MUX_MEM1|F[5]~153_combout\);

-- Location: LCCOMB_X37_Y14_N26
\WB_MUX_MEM1|F[5]~154\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[5]~154_combout\ = (\WB_MUX_MEM1|F[5]~153_combout\ & ((\RAM_MEM|Data[96][5]~q\) # ((!\WB_MUX_MEM1|F[6]~22_combout\)))) # (!\WB_MUX_MEM1|F[5]~153_combout\ & (((\WB_MUX_MEM1|F[6]~22_combout\ & \RAM_MEM|Mux10~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[96][5]~q\,
	datab => \WB_MUX_MEM1|F[5]~153_combout\,
	datac => \WB_MUX_MEM1|F[6]~22_combout\,
	datad => \RAM_MEM|Mux10~52_combout\,
	combout => \WB_MUX_MEM1|F[5]~154_combout\);

-- Location: LCCOMB_X37_Y14_N10
\WB_MUX_MEM1|F[5]~152\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[5]~152_combout\ = (\WB_MUX_MEM1|F[6]~30_combout\ & ((\RAM_MEM|Mux10~30_combout\) # ((\RAM_MEM|Decoder0~52_combout\)))) # (!\WB_MUX_MEM1|F[6]~30_combout\ & (((!\RAM_MEM|Decoder0~52_combout\ & \RAM_MEM|Mux10~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux10~30_combout\,
	datab => \WB_MUX_MEM1|F[6]~30_combout\,
	datac => \RAM_MEM|Decoder0~52_combout\,
	datad => \RAM_MEM|Mux10~51_combout\,
	combout => \WB_MUX_MEM1|F[5]~152_combout\);

-- Location: LCCOMB_X37_Y14_N24
\WB_MUX_MEM1|F[5]~155\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[5]~155_combout\ = (\RAM_MEM|Decoder0~52_combout\ & ((\WB_MUX_MEM1|F[5]~152_combout\ & ((\WB_MUX_MEM1|F[5]~154_combout\))) # (!\WB_MUX_MEM1|F[5]~152_combout\ & (\WB_MUX_MEM1|F[5]~151_combout\)))) # (!\RAM_MEM|Decoder0~52_combout\ & 
-- (((\WB_MUX_MEM1|F[5]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[5]~151_combout\,
	datab => \RAM_MEM|Decoder0~52_combout\,
	datac => \WB_MUX_MEM1|F[5]~154_combout\,
	datad => \WB_MUX_MEM1|F[5]~152_combout\,
	combout => \WB_MUX_MEM1|F[5]~155_combout\);

-- Location: LCCOMB_X34_Y13_N18
\WB_MUX_MEM1|F[5]~156\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[5]~156_combout\ = (\WB_MUX_MEM1|F[6]~29_combout\ & (\WB_MUX_MEM1|F[6]~21_combout\)) # (!\WB_MUX_MEM1|F[6]~29_combout\ & ((\WB_MUX_MEM1|F[6]~21_combout\ & (\WB_MUX_MEM1|F[5]~149_combout\)) # (!\WB_MUX_MEM1|F[6]~21_combout\ & 
-- ((\WB_MUX_MEM1|F[5]~155_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~29_combout\,
	datab => \WB_MUX_MEM1|F[6]~21_combout\,
	datac => \WB_MUX_MEM1|F[5]~149_combout\,
	datad => \WB_MUX_MEM1|F[5]~155_combout\,
	combout => \WB_MUX_MEM1|F[5]~156_combout\);

-- Location: LCCOMB_X34_Y13_N12
\WB_MUX_MEM1|F[5]~157\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[5]~157_combout\ = (\WB_MUX_MEM1|F[6]~29_combout\ & ((\WB_MUX_MEM1|F[5]~156_combout\ & (\RAM_MEM|Data[98][5]~q\)) # (!\WB_MUX_MEM1|F[5]~156_combout\ & ((\WB_MUX_MEM1|F[5]~147_combout\))))) # (!\WB_MUX_MEM1|F[6]~29_combout\ & 
-- (((\WB_MUX_MEM1|F[5]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~29_combout\,
	datab => \RAM_MEM|Data[98][5]~q\,
	datac => \WB_MUX_MEM1|F[5]~147_combout\,
	datad => \WB_MUX_MEM1|F[5]~156_combout\,
	combout => \WB_MUX_MEM1|F[5]~157_combout\);

-- Location: LCCOMB_X34_Y13_N0
\PC|Output[5]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[5]~1_combout\ = (\EX_MEM_pipeline|WB_MUX|Output~q\ & ((\WB_MUX_MEM1|F[5]~157_combout\))) # (!\EX_MEM_pipeline|WB_MUX|Output~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_pipeline|WB_MUX|Output~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(5),
	datad => \WB_MUX_MEM1|F[5]~157_combout\,
	combout => \PC|Output[5]~1_combout\);

-- Location: LCCOMB_X29_Y12_N10
\PC|Output[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[5]~feeder_combout\ = \PC|Output[5]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|Output[5]~1_combout\,
	combout => \PC|Output[5]~feeder_combout\);

-- Location: LCCOMB_X29_Y12_N20
\PC_hazard_ctrl|PC_New[5]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[5]~4_combout\ = (\PC|Output[10]~17_combout\ & ((\Adder_RR|Outp[5]~8_combout\) # ((!\PC|Output[10]~19_combout\)))) # (!\PC|Output[10]~17_combout\ & (((\IF_add|Outp[5]~8_combout\ & \PC|Output[10]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Adder_RR|Outp[5]~8_combout\,
	datab => \IF_add|Outp[5]~8_combout\,
	datac => \PC|Output[10]~17_combout\,
	datad => \PC|Output[10]~19_combout\,
	combout => \PC_hazard_ctrl|PC_New[5]~4_combout\);

-- Location: LCCOMB_X29_Y12_N2
\PC_hazard_ctrl|PC_New[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[5]~5_combout\ = (\PC|Output[10]~19_combout\ & (((\PC_hazard_ctrl|PC_New[5]~4_combout\)))) # (!\PC|Output[10]~19_combout\ & ((\PC_hazard_ctrl|PC_New[5]~4_combout\ & ((\instruc_decode|ad2|Outp[5]~10_combout\))) # 
-- (!\PC_hazard_ctrl|PC_New[5]~4_combout\ & (\ALU3_EX|Outp[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU3_EX|Outp[5]~8_combout\,
	datab => \instruc_decode|ad2|Outp[5]~10_combout\,
	datac => \PC|Output[10]~19_combout\,
	datad => \PC_hazard_ctrl|PC_New[5]~4_combout\,
	combout => \PC_hazard_ctrl|PC_New[5]~5_combout\);

-- Location: FF_X29_Y12_N11
\PC|Output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[5]~feeder_combout\,
	asdata => \PC_hazard_ctrl|PC_New[5]~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \R0_Haz_ctrl|ALT_INV_H_R0~1_combout\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|Output\(5));

-- Location: LCCOMB_X32_Y9_N22
\MyROM|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux12~2_combout\ = (!\PC|Output\(0) & (!\PC|Output\(3) & ((\PC|Output\(2)) # (\PC|Output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(2),
	datab => \PC|Output\(1),
	datac => \PC|Output\(0),
	datad => \PC|Output\(3),
	combout => \MyROM|Mux12~2_combout\);

-- Location: LCCOMB_X32_Y9_N20
\MyROM|Mux12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux12~3_combout\ = (!\PC|Output\(6) & (!\PC|Output\(5) & (\MyROM|Mux12~2_combout\ & !\PC|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(6),
	datab => \PC|Output\(5),
	datac => \MyROM|Mux12~2_combout\,
	datad => \PC|Output\(4),
	combout => \MyROM|Mux12~3_combout\);

-- Location: FF_X32_Y9_N21
\IF_ID_Pipepline_Reg|Instruction|Output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MyROM|Mux12~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|Instruction|Output\(3));

-- Location: LCCOMB_X26_Y9_N20
\instruc_decode|RD[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|RD[0]~2_combout\ = (\ID_RR_pipeline|RD|Output[2]~3_combout\ & (((\ID_RR_pipeline|RD|Output[2]~1_combout\)))) # (!\ID_RR_pipeline|RD|Output[2]~3_combout\ & ((\ID_RR_pipeline|RD|Output[2]~1_combout\ & ((!\instruc_decode|counter|Output\(0)))) 
-- # (!\ID_RR_pipeline|RD|Output[2]~1_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(6),
	datab => \ID_RR_pipeline|RD|Output[2]~3_combout\,
	datac => \ID_RR_pipeline|RD|Output[2]~1_combout\,
	datad => \instruc_decode|counter|Output\(0),
	combout => \instruc_decode|RD[0]~2_combout\);

-- Location: LCCOMB_X26_Y9_N18
\instruc_decode|RD[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|RD[0]~3_combout\ = (\ID_RR_pipeline|RD|Output[2]~3_combout\ & ((\instruc_decode|RD[0]~2_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(3))) # (!\instruc_decode|RD[0]~2_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(9)))))) # 
-- (!\ID_RR_pipeline|RD|Output[2]~3_combout\ & (((\instruc_decode|RD[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(3),
	datab => \ID_RR_pipeline|RD|Output[2]~3_combout\,
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(9),
	datad => \instruc_decode|RD[0]~2_combout\,
	combout => \instruc_decode|RD[0]~3_combout\);

-- Location: FF_X26_Y9_N19
\ID_RR_pipeline|RD|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|RD[0]~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|RD|Output\(0));

-- Location: FF_X26_Y10_N11
\RR_EX_pipeline|RD|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|RD|Output\(0),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|RD|Output\(0));

-- Location: FF_X26_Y10_N13
\EX_MEM_pipeline|RD|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|RD|Output\(0),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|RD|Output\(0));

-- Location: LCCOMB_X26_Y10_N6
\R0_Haz_ctrl|H_R0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \R0_Haz_ctrl|H_R0~0_combout\ = (!\EX_MEM_pipeline|RD|Output\(0) & (!\EX_MEM_pipeline|RD|Output\(1) & (!\EX_MEM_pipeline|RD|Output\(2) & \EX_MEM_pipeline|RF_wr|Output~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|RD|Output\(0),
	datab => \EX_MEM_pipeline|RD|Output\(1),
	datac => \EX_MEM_pipeline|RD|Output\(2),
	datad => \EX_MEM_pipeline|RF_wr|Output~q\,
	combout => \R0_Haz_ctrl|H_R0~0_combout\);

-- Location: LCCOMB_X30_Y10_N16
CN_EX1 : fiftyfivenm_lcell_comb
-- Equation(s):
-- \CN_EX1~combout\ = (\RR_EX_pipeline|CN|Output~q\) # ((\R0_Haz_ctrl|H_R0~0_combout\ & !\EX_MEM_pipeline|CN|Output~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R0_Haz_ctrl|H_R0~0_combout\,
	datac => \EX_MEM_pipeline|CN|Output~q\,
	datad => \RR_EX_pipeline|CN|Output~q\,
	combout => \CN_EX1~combout\);

-- Location: LCCOMB_X30_Y10_N4
\EX_MEM_pipeline|CN|Output~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|CN|Output~feeder_combout\ = \CN_EX1~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CN_EX1~combout\,
	combout => \EX_MEM_pipeline|CN|Output~feeder_combout\);

-- Location: FF_X30_Y10_N5
\EX_MEM_pipeline|CN|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|CN|Output~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|CN|Output~q\);

-- Location: LCCOMB_X30_Y10_N22
\R0_Haz_ctrl|H_R0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \R0_Haz_ctrl|H_R0~1_combout\ = (!\EX_MEM_pipeline|CN|Output~q\ & \R0_Haz_ctrl|H_R0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_pipeline|CN|Output~q\,
	datad => \R0_Haz_ctrl|H_R0~0_combout\,
	combout => \R0_Haz_ctrl|H_R0~1_combout\);

-- Location: LCCOMB_X30_Y9_N18
\PC_hazard_ctrl|IF_ID_WR~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|IF_ID_WR~0_combout\ = ((\instruc_decode|counter|Output\(1) & (\instruc_decode|counter|Output\(0) & \instruc_decode|counter|Output\(2)))) # (!\instruc_decode|var_Imm~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|counter|Output\(1),
	datab => \instruc_decode|counter|Output\(0),
	datac => \instruc_decode|var_Imm~27_combout\,
	datad => \instruc_decode|counter|Output\(2),
	combout => \PC_hazard_ctrl|IF_ID_WR~0_combout\);

-- Location: LCCOMB_X28_Y14_N2
\JLR|H_JLR~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \JLR|H_JLR~4_combout\ = (\ID_RR_pipeline|OP|Output\(3) & (\ID_RR_pipeline|OP|Output\(0) & \ID_RR_pipeline|OP|Output\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|OP|Output\(3),
	datac => \ID_RR_pipeline|OP|Output\(0),
	datad => \ID_RR_pipeline|OP|Output\(2),
	combout => \JLR|H_JLR~4_combout\);

-- Location: LCCOMB_X31_Y12_N6
\PC_hazard_ctrl|PC_naya~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_naya~0_combout\ = (\BEX|H_BEX~2_combout\ & ((\JLR|H_JLR~1_combout\) # (!\JLR|H_JLR~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JLR|H_JLR~4_combout\,
	datac => \JLR|H_JLR~1_combout\,
	datad => \BEX|H_BEX~2_combout\,
	combout => \PC_hazard_ctrl|PC_naya~0_combout\);

-- Location: LCCOMB_X31_Y12_N20
\PC_hazard_ctrl|IF_ID_WR~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|IF_ID_WR~1_combout\ = (\R0_Haz_ctrl|H_R0~1_combout\) # ((!\Load|Load_Imm~2_combout\ & ((\PC_hazard_ctrl|IF_ID_WR~0_combout\) # (!\PC_hazard_ctrl|PC_naya~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Load|Load_Imm~2_combout\,
	datab => \R0_Haz_ctrl|H_R0~1_combout\,
	datac => \PC_hazard_ctrl|IF_ID_WR~0_combout\,
	datad => \PC_hazard_ctrl|PC_naya~0_combout\,
	combout => \PC_hazard_ctrl|IF_ID_WR~1_combout\);

-- Location: FF_X30_Y8_N9
\IF_ID_Pipepline_Reg|PC|Output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \PC|Output\(4),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|PC|Output\(4));

-- Location: FF_X28_Y11_N15
\ID_RR_pipeline|PC|Output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \IF_ID_Pipepline_Reg|PC|Output\(4),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|PC|Output\(4));

-- Location: FF_X27_Y11_N7
\RR_EX_pipeline|PC|Output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|PC|Output\(4),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|PC|Output\(4));

-- Location: LCCOMB_X28_Y11_N24
\EX_MUX|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux11~0_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(1) & ((\RR_EX_pipeline|D3_MUX|Output\(0)) # ((\ALU3_EX|Outp[4]~6_combout\)))) # (!\RR_EX_pipeline|D3_MUX|Output\(1) & (!\RR_EX_pipeline|D3_MUX|Output\(0) & ((\ALU1_EX|alu:temp[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|D3_MUX|Output\(1),
	datab => \RR_EX_pipeline|D3_MUX|Output\(0),
	datac => \ALU3_EX|Outp[4]~6_combout\,
	datad => \ALU1_EX|alu:temp[4]~1_combout\,
	combout => \EX_MUX|Mux11~0_combout\);

-- Location: LCCOMB_X28_Y11_N12
\EX_MUX|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux11~1_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(0) & ((\EX_MUX|Mux11~0_combout\ & (\PCp2_EX[4]~6_combout\)) # (!\EX_MUX|Mux11~0_combout\ & ((\RR_EX_pipeline|Imm|Output\(4)))))) # (!\RR_EX_pipeline|D3_MUX|Output\(0) & 
-- (((\EX_MUX|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCp2_EX[4]~6_combout\,
	datab => \RR_EX_pipeline|D3_MUX|Output\(0),
	datac => \RR_EX_pipeline|Imm|Output\(4),
	datad => \EX_MUX|Mux11~0_combout\,
	combout => \EX_MUX|Mux11~1_combout\);

-- Location: FF_X28_Y11_N13
\EX_MEM_pipeline|ALU1_C|Output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MUX|Mux11~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|ALU1_C|Output\(4));

-- Location: LCCOMB_X37_Y10_N16
\WB_MUX_MEM1|F[4]~132\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[4]~132_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & (((\RAM_MEM|Data[1][2]~9_combout\)))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & ((\RAM_MEM|Data[1][2]~9_combout\ & (\RAM_MEM|Data[48][4]~q\)) # (!\RAM_MEM|Data[1][2]~9_combout\ & 
-- ((\RAM_MEM|Mux11~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~22_combout\,
	datab => \RAM_MEM|Data[48][4]~q\,
	datac => \RAM_MEM|Mux11~44_combout\,
	datad => \RAM_MEM|Data[1][2]~9_combout\,
	combout => \WB_MUX_MEM1|F[4]~132_combout\);

-- Location: LCCOMB_X37_Y10_N22
\WB_MUX_MEM1|F[4]~133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[4]~133_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & ((\WB_MUX_MEM1|F[4]~132_combout\ & ((\RAM_MEM|Data[64][4]~q\))) # (!\WB_MUX_MEM1|F[4]~132_combout\ & (\RAM_MEM|Mux11~42_combout\)))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & 
-- (((\WB_MUX_MEM1|F[4]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux11~42_combout\,
	datab => \RAM_MEM|Data[64][4]~q\,
	datac => \WB_MUX_MEM1|F[6]~22_combout\,
	datad => \WB_MUX_MEM1|F[4]~132_combout\,
	combout => \WB_MUX_MEM1|F[4]~133_combout\);

-- Location: LCCOMB_X37_Y10_N4
\WB_MUX_MEM1|F[4]~134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[4]~134_combout\ = (\WB_MUX_MEM1|F[6]~26_combout\ & (((\WB_MUX_MEM1|F[6]~25_combout\)))) # (!\WB_MUX_MEM1|F[6]~26_combout\ & ((\WB_MUX_MEM1|F[6]~25_combout\ & (\WB_MUX_MEM1|F[4]~133_combout\)) # (!\WB_MUX_MEM1|F[6]~25_combout\ & 
-- ((\RAM_MEM|Mux11~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[4]~133_combout\,
	datab => \WB_MUX_MEM1|F[6]~26_combout\,
	datac => \WB_MUX_MEM1|F[6]~25_combout\,
	datad => \RAM_MEM|Mux11~41_combout\,
	combout => \WB_MUX_MEM1|F[4]~134_combout\);

-- Location: LCCOMB_X37_Y10_N2
\WB_MUX_MEM1|F[4]~135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[4]~135_combout\ = (\WB_MUX_MEM1|F[6]~26_combout\ & ((\WB_MUX_MEM1|F[4]~134_combout\ & ((\RAM_MEM|Data[0][4]~q\))) # (!\WB_MUX_MEM1|F[4]~134_combout\ & (\RAM_MEM|Data[100][4]~q\)))) # (!\WB_MUX_MEM1|F[6]~26_combout\ & 
-- (((\WB_MUX_MEM1|F[4]~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[100][4]~q\,
	datab => \WB_MUX_MEM1|F[6]~26_combout\,
	datac => \WB_MUX_MEM1|F[4]~134_combout\,
	datad => \RAM_MEM|Data[0][4]~q\,
	combout => \WB_MUX_MEM1|F[4]~135_combout\);

-- Location: LCCOMB_X38_Y11_N6
\WB_MUX_MEM1|F[4]~139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[4]~139_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & ((\RAM_MEM|Mux11~10_combout\) # ((\RAM_MEM|Data[1][2]~9_combout\)))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & (((!\RAM_MEM|Data[1][2]~9_combout\ & \RAM_MEM|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux11~10_combout\,
	datab => \WB_MUX_MEM1|F[6]~22_combout\,
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \RAM_MEM|Mux11~12_combout\,
	combout => \WB_MUX_MEM1|F[4]~139_combout\);

-- Location: LCCOMB_X38_Y11_N16
\WB_MUX_MEM1|F[4]~140\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[4]~140_combout\ = (\RAM_MEM|Data[1][2]~9_combout\ & ((\WB_MUX_MEM1|F[4]~139_combout\ & (\RAM_MEM|Data[96][4]~q\)) # (!\WB_MUX_MEM1|F[4]~139_combout\ & ((\RAM_MEM|Data[80][4]~q\))))) # (!\RAM_MEM|Data[1][2]~9_combout\ & 
-- (((\WB_MUX_MEM1|F[4]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~9_combout\,
	datab => \RAM_MEM|Data[96][4]~q\,
	datac => \RAM_MEM|Data[80][4]~q\,
	datad => \WB_MUX_MEM1|F[4]~139_combout\,
	combout => \WB_MUX_MEM1|F[4]~140_combout\);

-- Location: LCCOMB_X38_Y11_N4
\WB_MUX_MEM1|F[4]~136\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[4]~136_combout\ = (\RAM_MEM|Data[1][2]~9_combout\ & ((\RAM_MEM|Data[16][4]~q\) # ((\WB_MUX_MEM1|F[6]~22_combout\)))) # (!\RAM_MEM|Data[1][2]~9_combout\ & (((\RAM_MEM|Mux11~15_combout\ & !\WB_MUX_MEM1|F[6]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~9_combout\,
	datab => \RAM_MEM|Data[16][4]~q\,
	datac => \RAM_MEM|Mux11~15_combout\,
	datad => \WB_MUX_MEM1|F[6]~22_combout\,
	combout => \WB_MUX_MEM1|F[4]~136_combout\);

-- Location: LCCOMB_X38_Y11_N22
\WB_MUX_MEM1|F[4]~137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[4]~137_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & ((\WB_MUX_MEM1|F[4]~136_combout\ & (\RAM_MEM|Data[32][4]~q\)) # (!\WB_MUX_MEM1|F[4]~136_combout\ & ((\RAM_MEM|Mux11~13_combout\))))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & 
-- (((\WB_MUX_MEM1|F[4]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[32][4]~q\,
	datab => \WB_MUX_MEM1|F[6]~22_combout\,
	datac => \WB_MUX_MEM1|F[4]~136_combout\,
	datad => \RAM_MEM|Mux11~13_combout\,
	combout => \WB_MUX_MEM1|F[4]~137_combout\);

-- Location: LCCOMB_X38_Y11_N0
\WB_MUX_MEM1|F[4]~138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[4]~138_combout\ = (\RAM_MEM|Decoder0~52_combout\ & ((\WB_MUX_MEM1|F[4]~137_combout\) # ((\WB_MUX_MEM1|F[6]~30_combout\)))) # (!\RAM_MEM|Decoder0~52_combout\ & (((\RAM_MEM|Mux11~36_combout\ & !\WB_MUX_MEM1|F[6]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[4]~137_combout\,
	datab => \RAM_MEM|Decoder0~52_combout\,
	datac => \RAM_MEM|Mux11~36_combout\,
	datad => \WB_MUX_MEM1|F[6]~30_combout\,
	combout => \WB_MUX_MEM1|F[4]~138_combout\);

-- Location: LCCOMB_X38_Y11_N14
\WB_MUX_MEM1|F[4]~141\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[4]~141_combout\ = (\WB_MUX_MEM1|F[6]~30_combout\ & ((\WB_MUX_MEM1|F[4]~138_combout\ & (\WB_MUX_MEM1|F[4]~140_combout\)) # (!\WB_MUX_MEM1|F[4]~138_combout\ & ((\RAM_MEM|Mux11~9_combout\))))) # (!\WB_MUX_MEM1|F[6]~30_combout\ & 
-- (((\WB_MUX_MEM1|F[4]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~30_combout\,
	datab => \WB_MUX_MEM1|F[4]~140_combout\,
	datac => \RAM_MEM|Mux11~9_combout\,
	datad => \WB_MUX_MEM1|F[4]~138_combout\,
	combout => \WB_MUX_MEM1|F[4]~141_combout\);

-- Location: LCCOMB_X29_Y11_N2
\WB_MUX_MEM1|F[4]~142\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[4]~142_combout\ = (\WB_MUX_MEM1|F[6]~21_combout\ & (\WB_MUX_MEM1|F[6]~29_combout\)) # (!\WB_MUX_MEM1|F[6]~21_combout\ & ((\WB_MUX_MEM1|F[6]~29_combout\ & (\WB_MUX_MEM1|F[4]~135_combout\)) # (!\WB_MUX_MEM1|F[6]~29_combout\ & 
-- ((\WB_MUX_MEM1|F[4]~141_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~21_combout\,
	datab => \WB_MUX_MEM1|F[6]~29_combout\,
	datac => \WB_MUX_MEM1|F[4]~135_combout\,
	datad => \WB_MUX_MEM1|F[4]~141_combout\,
	combout => \WB_MUX_MEM1|F[4]~142_combout\);

-- Location: LCCOMB_X29_Y11_N4
\WB_MUX_MEM1|F[4]~143\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[4]~143_combout\ = (\WB_MUX_MEM1|F[6]~21_combout\ & ((\WB_MUX_MEM1|F[4]~142_combout\ & ((\RAM_MEM|Data[98][4]~q\))) # (!\WB_MUX_MEM1|F[4]~142_combout\ & (\WB_MUX_MEM1|F[4]~130_combout\)))) # (!\WB_MUX_MEM1|F[6]~21_combout\ & 
-- (((\WB_MUX_MEM1|F[4]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~21_combout\,
	datab => \WB_MUX_MEM1|F[4]~130_combout\,
	datac => \RAM_MEM|Data[98][4]~q\,
	datad => \WB_MUX_MEM1|F[4]~142_combout\,
	combout => \WB_MUX_MEM1|F[4]~143_combout\);

-- Location: LCCOMB_X28_Y11_N0
\PC|Output[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[4]~2_combout\ = (\EX_MEM_pipeline|WB_MUX|Output~q\ & ((\WB_MUX_MEM1|F[4]~143_combout\))) # (!\EX_MEM_pipeline|WB_MUX|Output~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|WB_MUX|Output~q\,
	datab => \EX_MEM_pipeline|ALU1_C|Output\(4),
	datad => \WB_MUX_MEM1|F[4]~143_combout\,
	combout => \PC|Output[4]~2_combout\);

-- Location: LCCOMB_X26_Y12_N0
\PC|Output[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[4]~feeder_combout\ = \PC|Output[4]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|Output[4]~2_combout\,
	combout => \PC|Output[4]~feeder_combout\);

-- Location: LCCOMB_X26_Y12_N28
\PC_hazard_ctrl|PC_New[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[4]~6_combout\ = (\PC|Output[10]~19_combout\ & (((\Adder_RR|Outp[4]~6_combout\) # (!\PC|Output[10]~17_combout\)))) # (!\PC|Output[10]~19_combout\ & (\instruc_decode|ad2|Outp[4]~8_combout\ & ((\PC|Output[10]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|ad2|Outp[4]~8_combout\,
	datab => \Adder_RR|Outp[4]~6_combout\,
	datac => \PC|Output[10]~19_combout\,
	datad => \PC|Output[10]~17_combout\,
	combout => \PC_hazard_ctrl|PC_New[4]~6_combout\);

-- Location: LCCOMB_X26_Y12_N22
\PC_hazard_ctrl|PC_New[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[4]~7_combout\ = (\PC|Output[10]~17_combout\ & (((\PC_hazard_ctrl|PC_New[4]~6_combout\)))) # (!\PC|Output[10]~17_combout\ & ((\PC_hazard_ctrl|PC_New[4]~6_combout\ & ((\IF_add|Outp[4]~6_combout\))) # 
-- (!\PC_hazard_ctrl|PC_New[4]~6_combout\ & (\ALU3_EX|Outp[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU3_EX|Outp[4]~6_combout\,
	datab => \IF_add|Outp[4]~6_combout\,
	datac => \PC|Output[10]~17_combout\,
	datad => \PC_hazard_ctrl|PC_New[4]~6_combout\,
	combout => \PC_hazard_ctrl|PC_New[4]~7_combout\);

-- Location: FF_X26_Y12_N1
\PC|Output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[4]~feeder_combout\,
	asdata => \PC_hazard_ctrl|PC_New[4]~7_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \R0_Haz_ctrl|ALT_INV_H_R0~1_combout\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|Output\(4));

-- Location: LCCOMB_X32_Y9_N18
\MyROM|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux0~0_combout\ = (!\PC|Output\(6) & (!\PC|Output\(4) & (!\PC|Output\(5) & !\PC|Output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(6),
	datab => \PC|Output\(4),
	datac => \PC|Output\(5),
	datad => \PC|Output\(3),
	combout => \MyROM|Mux0~0_combout\);

-- Location: LCCOMB_X32_Y9_N12
\MyROM|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux2~0_combout\ = (!\PC|Output\(2) & (!\PC|Output\(0) & \MyROM|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(2),
	datac => \PC|Output\(0),
	datad => \MyROM|Mux0~0_combout\,
	combout => \MyROM|Mux2~0_combout\);

-- Location: FF_X32_Y9_N13
\IF_ID_Pipepline_Reg|Instruction|Output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MyROM|Mux2~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|Instruction|Output\(13));

-- Location: LCCOMB_X26_Y11_N8
\instruc_decode|var_D3_MUX~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_D3_MUX~7_combout\ = (\IF_ID_Pipepline_Reg|Instruction|Output\(14) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(13) & \IF_ID_Pipepline_Reg|Instruction|Output\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	combout => \instruc_decode|var_D3_MUX~7_combout\);

-- Location: FF_X26_Y11_N9
\ID_RR_pipeline|D3_MUX|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|var_D3_MUX~7_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|D3_MUX|Output\(1));

-- Location: FF_X26_Y11_N27
\RR_EX_pipeline|D3_MUX|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|D3_MUX|Output\(1),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|D3_MUX|Output\(1));

-- Location: LCCOMB_X26_Y11_N20
\EX_MUX|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux14~0_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(1) & (((\RR_EX_pipeline|D3_MUX|Output\(0))))) # (!\RR_EX_pipeline|D3_MUX|Output\(1) & ((\RR_EX_pipeline|D3_MUX|Output\(0) & (\RR_EX_pipeline|Imm|Output\(1))) # (!\RR_EX_pipeline|D3_MUX|Output\(0) 
-- & ((\ALU1_EX|alu:temp[1]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|D3_MUX|Output\(1),
	datab => \RR_EX_pipeline|Imm|Output\(1),
	datac => \RR_EX_pipeline|D3_MUX|Output\(0),
	datad => \ALU1_EX|alu:temp[1]~7_combout\,
	combout => \EX_MUX|Mux14~0_combout\);

-- Location: LCCOMB_X25_Y11_N0
\EX_MUX|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux14~1_combout\ = (\EX_MUX|Mux14~0_combout\ & (((\PCp2_EX[1]~0_combout\)) # (!\RR_EX_pipeline|D3_MUX|Output\(1)))) # (!\EX_MUX|Mux14~0_combout\ & (\RR_EX_pipeline|D3_MUX|Output\(1) & (\ALU3_EX|Outp[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MUX|Mux14~0_combout\,
	datab => \RR_EX_pipeline|D3_MUX|Output\(1),
	datac => \ALU3_EX|Outp[1]~0_combout\,
	datad => \PCp2_EX[1]~0_combout\,
	combout => \EX_MUX|Mux14~1_combout\);

-- Location: LCCOMB_X29_Y9_N10
\EX_MEM_pipeline|ALU1_C|Output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|ALU1_C|Output[1]~feeder_combout\ = \EX_MUX|Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MUX|Mux14~1_combout\,
	combout => \EX_MEM_pipeline|ALU1_C|Output[1]~feeder_combout\);

-- Location: FF_X29_Y9_N11
\EX_MEM_pipeline|ALU1_C|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|ALU1_C|Output[1]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|ALU1_C|Output\(1));

-- Location: LCCOMB_X34_Y11_N8
\WB_MUX_MEM1|F[1]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[1]~42_combout\ = (\WB_MUX_MEM1|F[6]~25_combout\ & (\WB_MUX_MEM1|F[6]~26_combout\)) # (!\WB_MUX_MEM1|F[6]~25_combout\ & ((\WB_MUX_MEM1|F[6]~26_combout\ & ((\RAM_MEM|Data[100][1]~q\))) # (!\WB_MUX_MEM1|F[6]~26_combout\ & 
-- (\RAM_MEM|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~25_combout\,
	datab => \WB_MUX_MEM1|F[6]~26_combout\,
	datac => \RAM_MEM|Mux14~7_combout\,
	datad => \RAM_MEM|Data[100][1]~q\,
	combout => \WB_MUX_MEM1|F[1]~42_combout\);

-- Location: LCCOMB_X35_Y11_N28
\WB_MUX_MEM1|F[1]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[1]~40_combout\ = (\RAM_MEM|Data[1][2]~9_combout\ & (((\WB_MUX_MEM1|F[6]~22_combout\)))) # (!\RAM_MEM|Data[1][2]~9_combout\ & ((\WB_MUX_MEM1|F[6]~22_combout\ & (\RAM_MEM|Mux14~0_combout\)) # (!\WB_MUX_MEM1|F[6]~22_combout\ & 
-- ((\RAM_MEM|Mux14~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~9_combout\,
	datab => \RAM_MEM|Mux14~0_combout\,
	datac => \WB_MUX_MEM1|F[6]~22_combout\,
	datad => \RAM_MEM|Mux14~2_combout\,
	combout => \WB_MUX_MEM1|F[1]~40_combout\);

-- Location: LCCOMB_X35_Y11_N26
\WB_MUX_MEM1|F[1]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[1]~41_combout\ = (\RAM_MEM|Data[1][2]~9_combout\ & ((\WB_MUX_MEM1|F[1]~40_combout\ & (\RAM_MEM|Data[64][1]~q\)) # (!\WB_MUX_MEM1|F[1]~40_combout\ & ((\RAM_MEM|Data[48][1]~q\))))) # (!\RAM_MEM|Data[1][2]~9_combout\ & 
-- (\WB_MUX_MEM1|F[1]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~9_combout\,
	datab => \WB_MUX_MEM1|F[1]~40_combout\,
	datac => \RAM_MEM|Data[64][1]~q\,
	datad => \RAM_MEM|Data[48][1]~q\,
	combout => \WB_MUX_MEM1|F[1]~41_combout\);

-- Location: LCCOMB_X34_Y11_N2
\WB_MUX_MEM1|F[1]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[1]~43_combout\ = (\WB_MUX_MEM1|F[6]~25_combout\ & ((\WB_MUX_MEM1|F[1]~42_combout\ & (\RAM_MEM|Data[0][1]~q\)) # (!\WB_MUX_MEM1|F[1]~42_combout\ & ((\WB_MUX_MEM1|F[1]~41_combout\))))) # (!\WB_MUX_MEM1|F[6]~25_combout\ & 
-- (((\WB_MUX_MEM1|F[1]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~25_combout\,
	datab => \RAM_MEM|Data[0][1]~q\,
	datac => \WB_MUX_MEM1|F[1]~42_combout\,
	datad => \WB_MUX_MEM1|F[1]~41_combout\,
	combout => \WB_MUX_MEM1|F[1]~43_combout\);

-- Location: LCCOMB_X37_Y11_N10
\WB_MUX_MEM1|F[1]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[1]~49_combout\ = (\RAM_MEM|Data[1][2]~9_combout\ & ((\RAM_MEM|Data[80][1]~q\) # ((\WB_MUX_MEM1|F[6]~22_combout\)))) # (!\RAM_MEM|Data[1][2]~9_combout\ & (((!\WB_MUX_MEM1|F[6]~22_combout\ & \RAM_MEM|Mux14~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[1][2]~9_combout\,
	datab => \RAM_MEM|Data[80][1]~q\,
	datac => \WB_MUX_MEM1|F[6]~22_combout\,
	datad => \RAM_MEM|Mux14~54_combout\,
	combout => \WB_MUX_MEM1|F[1]~49_combout\);

-- Location: LCCOMB_X37_Y11_N12
\WB_MUX_MEM1|F[1]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[1]~50_combout\ = (\WB_MUX_MEM1|F[1]~49_combout\ & ((\RAM_MEM|Data[96][1]~q\) # ((!\WB_MUX_MEM1|F[6]~22_combout\)))) # (!\WB_MUX_MEM1|F[1]~49_combout\ & (((\WB_MUX_MEM1|F[6]~22_combout\ & \RAM_MEM|Mux14~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[1]~49_combout\,
	datab => \RAM_MEM|Data[96][1]~q\,
	datac => \WB_MUX_MEM1|F[6]~22_combout\,
	datad => \RAM_MEM|Mux14~52_combout\,
	combout => \WB_MUX_MEM1|F[1]~50_combout\);

-- Location: LCCOMB_X37_Y11_N2
\WB_MUX_MEM1|F[1]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[1]~46_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & ((\RAM_MEM|Mux14~18_combout\) # ((\RAM_MEM|Data[1][2]~9_combout\)))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & (((!\RAM_MEM|Data[1][2]~9_combout\ & \RAM_MEM|Mux14~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux14~18_combout\,
	datab => \WB_MUX_MEM1|F[6]~22_combout\,
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \RAM_MEM|Mux14~20_combout\,
	combout => \WB_MUX_MEM1|F[1]~46_combout\);

-- Location: LCCOMB_X37_Y11_N4
\WB_MUX_MEM1|F[1]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[1]~47_combout\ = (\RAM_MEM|Data[1][2]~9_combout\ & ((\WB_MUX_MEM1|F[1]~46_combout\ & ((\RAM_MEM|Data[32][1]~q\))) # (!\WB_MUX_MEM1|F[1]~46_combout\ & (\RAM_MEM|Data[16][1]~q\)))) # (!\RAM_MEM|Data[1][2]~9_combout\ & 
-- (((\WB_MUX_MEM1|F[1]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[16][1]~q\,
	datab => \RAM_MEM|Data[32][1]~q\,
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \WB_MUX_MEM1|F[1]~46_combout\,
	combout => \WB_MUX_MEM1|F[1]~47_combout\);

-- Location: LCCOMB_X37_Y11_N18
\WB_MUX_MEM1|F[1]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[1]~48_combout\ = (\WB_MUX_MEM1|F[6]~30_combout\ & ((\RAM_MEM|Decoder0~52_combout\) # ((\RAM_MEM|Mux14~30_combout\)))) # (!\WB_MUX_MEM1|F[6]~30_combout\ & (!\RAM_MEM|Decoder0~52_combout\ & (\RAM_MEM|Mux14~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~30_combout\,
	datab => \RAM_MEM|Decoder0~52_combout\,
	datac => \RAM_MEM|Mux14~51_combout\,
	datad => \RAM_MEM|Mux14~30_combout\,
	combout => \WB_MUX_MEM1|F[1]~48_combout\);

-- Location: LCCOMB_X37_Y11_N14
\WB_MUX_MEM1|F[1]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[1]~51_combout\ = (\RAM_MEM|Decoder0~52_combout\ & ((\WB_MUX_MEM1|F[1]~48_combout\ & (\WB_MUX_MEM1|F[1]~50_combout\)) # (!\WB_MUX_MEM1|F[1]~48_combout\ & ((\WB_MUX_MEM1|F[1]~47_combout\))))) # (!\RAM_MEM|Decoder0~52_combout\ & 
-- (((\WB_MUX_MEM1|F[1]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[1]~50_combout\,
	datab => \RAM_MEM|Decoder0~52_combout\,
	datac => \WB_MUX_MEM1|F[1]~47_combout\,
	datad => \WB_MUX_MEM1|F[1]~48_combout\,
	combout => \WB_MUX_MEM1|F[1]~51_combout\);

-- Location: LCCOMB_X34_Y11_N12
\WB_MUX_MEM1|F[1]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[1]~52_combout\ = (\WB_MUX_MEM1|F[6]~29_combout\ & (\WB_MUX_MEM1|F[6]~21_combout\)) # (!\WB_MUX_MEM1|F[6]~29_combout\ & ((\WB_MUX_MEM1|F[6]~21_combout\ & (\WB_MUX_MEM1|F[1]~45_combout\)) # (!\WB_MUX_MEM1|F[6]~21_combout\ & 
-- ((\WB_MUX_MEM1|F[1]~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~29_combout\,
	datab => \WB_MUX_MEM1|F[6]~21_combout\,
	datac => \WB_MUX_MEM1|F[1]~45_combout\,
	datad => \WB_MUX_MEM1|F[1]~51_combout\,
	combout => \WB_MUX_MEM1|F[1]~52_combout\);

-- Location: LCCOMB_X34_Y11_N16
\WB_MUX_MEM1|F[1]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[1]~53_combout\ = (\WB_MUX_MEM1|F[6]~29_combout\ & ((\WB_MUX_MEM1|F[1]~52_combout\ & (\RAM_MEM|Data[98][1]~q\)) # (!\WB_MUX_MEM1|F[1]~52_combout\ & ((\WB_MUX_MEM1|F[1]~43_combout\))))) # (!\WB_MUX_MEM1|F[6]~29_combout\ & 
-- (((\WB_MUX_MEM1|F[1]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[98][1]~q\,
	datab => \WB_MUX_MEM1|F[1]~43_combout\,
	datac => \WB_MUX_MEM1|F[6]~29_combout\,
	datad => \WB_MUX_MEM1|F[1]~52_combout\,
	combout => \WB_MUX_MEM1|F[1]~53_combout\);

-- Location: LCCOMB_X29_Y11_N8
\PC|Output[1]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[1]~4_combout\ = (\EX_MEM_pipeline|WB_MUX|Output~q\ & ((\WB_MUX_MEM1|F[1]~53_combout\))) # (!\EX_MEM_pipeline|WB_MUX|Output~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|WB_MUX|Output~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(1),
	datad => \WB_MUX_MEM1|F[1]~53_combout\,
	combout => \PC|Output[1]~4_combout\);

-- Location: LCCOMB_X29_Y12_N8
\PC|Output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[1]~feeder_combout\ = \PC|Output[1]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|Output[1]~4_combout\,
	combout => \PC|Output[1]~feeder_combout\);

-- Location: LCCOMB_X29_Y12_N28
\PC_hazard_ctrl|PC_New[1]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[1]~10_combout\ = (\PC|Output[10]~17_combout\ & (((\PC|Output[10]~19_combout\)))) # (!\PC|Output[10]~17_combout\ & ((\PC|Output[10]~19_combout\ & (\IF_add|Outp[1]~0_combout\)) # (!\PC|Output[10]~19_combout\ & 
-- ((\ALU3_EX|Outp[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_add|Outp[1]~0_combout\,
	datab => \ALU3_EX|Outp[1]~0_combout\,
	datac => \PC|Output[10]~17_combout\,
	datad => \PC|Output[10]~19_combout\,
	combout => \PC_hazard_ctrl|PC_New[1]~10_combout\);

-- Location: LCCOMB_X29_Y12_N22
\PC_hazard_ctrl|PC_New[1]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[1]~11_combout\ = (\PC|Output[10]~17_combout\ & ((\PC_hazard_ctrl|PC_New[1]~10_combout\ & (\Adder_RR|Outp[1]~0_combout\)) # (!\PC_hazard_ctrl|PC_New[1]~10_combout\ & ((\instruc_decode|ad2|Outp[1]~2_combout\))))) # 
-- (!\PC|Output[10]~17_combout\ & (((\PC_hazard_ctrl|PC_New[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Adder_RR|Outp[1]~0_combout\,
	datab => \instruc_decode|ad2|Outp[1]~2_combout\,
	datac => \PC|Output[10]~17_combout\,
	datad => \PC_hazard_ctrl|PC_New[1]~10_combout\,
	combout => \PC_hazard_ctrl|PC_New[1]~11_combout\);

-- Location: FF_X29_Y12_N9
\PC|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[1]~feeder_combout\,
	asdata => \PC_hazard_ctrl|PC_New[1]~11_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \R0_Haz_ctrl|ALT_INV_H_R0~1_combout\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|Output\(1));

-- Location: LCCOMB_X32_Y9_N4
\MyROM|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux3~2_combout\ = (\PC|Output\(3)) # ((\PC|Output\(2) & (\PC|Output\(1))) # (!\PC|Output\(2) & ((\PC|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(2),
	datab => \PC|Output\(1),
	datac => \PC|Output\(0),
	datad => \PC|Output\(3),
	combout => \MyROM|Mux3~2_combout\);

-- Location: LCCOMB_X32_Y9_N10
\MyROM|Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux3~3_combout\ = (!\PC|Output\(6) & (!\MyROM|Mux3~2_combout\ & (!\PC|Output\(5) & !\PC|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(6),
	datab => \MyROM|Mux3~2_combout\,
	datac => \PC|Output\(5),
	datad => \PC|Output\(4),
	combout => \MyROM|Mux3~3_combout\);

-- Location: FF_X32_Y9_N11
\IF_ID_Pipepline_Reg|Instruction|Output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MyROM|Mux3~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|Instruction|Output\(12));

-- Location: LCCOMB_X28_Y14_N4
\instruc_decode|WB_MUX~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|WB_MUX~0_combout\ = (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(12) & \IF_ID_Pipepline_Reg|Instruction|Output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	combout => \instruc_decode|WB_MUX~0_combout\);

-- Location: FF_X28_Y14_N5
\ID_RR_pipeline|WB_MUX|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|WB_MUX~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|WB_MUX|Output~q\);

-- Location: LCCOMB_X28_Y14_N14
\RR_EX_pipeline|WB_MUX|Output~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RR_EX_pipeline|WB_MUX|Output~feeder_combout\ = \ID_RR_pipeline|WB_MUX|Output~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_RR_pipeline|WB_MUX|Output~q\,
	combout => \RR_EX_pipeline|WB_MUX|Output~feeder_combout\);

-- Location: FF_X28_Y14_N15
\RR_EX_pipeline|WB_MUX|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \RR_EX_pipeline|WB_MUX|Output~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|WB_MUX|Output~q\);

-- Location: FF_X28_Y14_N9
\EX_MEM_pipeline|WB_MUX|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|WB_MUX|Output~q\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|WB_MUX|Output~q\);

-- Location: LCCOMB_X38_Y10_N10
\WB_MUX_MEM1|F[6]~172\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~172_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & (((\RAM_MEM|Data[1][2]~9_combout\)))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & ((\RAM_MEM|Data[1][2]~9_combout\ & (\RAM_MEM|Data[48][6]~q\)) # (!\RAM_MEM|Data[1][2]~9_combout\ & 
-- ((\RAM_MEM|Mux9~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~22_combout\,
	datab => \RAM_MEM|Data[48][6]~q\,
	datac => \RAM_MEM|Mux9~12_combout\,
	datad => \RAM_MEM|Data[1][2]~9_combout\,
	combout => \WB_MUX_MEM1|F[6]~172_combout\);

-- Location: LCCOMB_X38_Y10_N20
\WB_MUX_MEM1|F[6]~173\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~173_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & ((\WB_MUX_MEM1|F[6]~172_combout\ & (\RAM_MEM|Data[64][6]~q\)) # (!\WB_MUX_MEM1|F[6]~172_combout\ & ((\RAM_MEM|Mux9~10_combout\))))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & 
-- (((\WB_MUX_MEM1|F[6]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~22_combout\,
	datab => \RAM_MEM|Data[64][6]~q\,
	datac => \RAM_MEM|Mux9~10_combout\,
	datad => \WB_MUX_MEM1|F[6]~172_combout\,
	combout => \WB_MUX_MEM1|F[6]~173_combout\);

-- Location: LCCOMB_X37_Y10_N0
\WB_MUX_MEM1|F[6]~174\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~174_combout\ = (\WB_MUX_MEM1|F[6]~25_combout\ & ((\WB_MUX_MEM1|F[6]~173_combout\) # ((\WB_MUX_MEM1|F[6]~26_combout\)))) # (!\WB_MUX_MEM1|F[6]~25_combout\ & (((\RAM_MEM|Mux9~17_combout\ & !\WB_MUX_MEM1|F[6]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~173_combout\,
	datab => \WB_MUX_MEM1|F[6]~25_combout\,
	datac => \RAM_MEM|Mux9~17_combout\,
	datad => \WB_MUX_MEM1|F[6]~26_combout\,
	combout => \WB_MUX_MEM1|F[6]~174_combout\);

-- Location: LCCOMB_X37_Y11_N6
\WB_MUX_MEM1|F[6]~175\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~175_combout\ = (\WB_MUX_MEM1|F[6]~26_combout\ & ((\WB_MUX_MEM1|F[6]~174_combout\ & ((\RAM_MEM|Data[0][6]~q\))) # (!\WB_MUX_MEM1|F[6]~174_combout\ & (\RAM_MEM|Data[100][6]~q\)))) # (!\WB_MUX_MEM1|F[6]~26_combout\ & 
-- (((\WB_MUX_MEM1|F[6]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[100][6]~q\,
	datab => \WB_MUX_MEM1|F[6]~26_combout\,
	datac => \RAM_MEM|Data[0][6]~q\,
	datad => \WB_MUX_MEM1|F[6]~174_combout\,
	combout => \WB_MUX_MEM1|F[6]~175_combout\);

-- Location: LCCOMB_X38_Y12_N16
\WB_MUX_MEM1|F[6]~179\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~179_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & ((\RAM_MEM|Mux9~52_combout\) # ((\RAM_MEM|Data[1][2]~9_combout\)))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & (((!\RAM_MEM|Data[1][2]~9_combout\ & \RAM_MEM|Mux9~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux9~52_combout\,
	datab => \WB_MUX_MEM1|F[6]~22_combout\,
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \RAM_MEM|Mux9~54_combout\,
	combout => \WB_MUX_MEM1|F[6]~179_combout\);

-- Location: LCCOMB_X37_Y12_N24
\WB_MUX_MEM1|F[6]~180\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~180_combout\ = (\RAM_MEM|Data[1][2]~9_combout\ & ((\WB_MUX_MEM1|F[6]~179_combout\ & ((\RAM_MEM|Data[96][6]~q\))) # (!\WB_MUX_MEM1|F[6]~179_combout\ & (\RAM_MEM|Data[80][6]~q\)))) # (!\RAM_MEM|Data[1][2]~9_combout\ & 
-- (((\WB_MUX_MEM1|F[6]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[80][6]~q\,
	datab => \RAM_MEM|Data[96][6]~q\,
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \WB_MUX_MEM1|F[6]~179_combout\,
	combout => \WB_MUX_MEM1|F[6]~180_combout\);

-- Location: LCCOMB_X38_Y12_N2
\WB_MUX_MEM1|F[6]~176\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~176_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & (((\RAM_MEM|Data[1][2]~9_combout\)))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & ((\RAM_MEM|Data[1][2]~9_combout\ & (\RAM_MEM|Data[16][6]~q\)) # (!\RAM_MEM|Data[1][2]~9_combout\ & 
-- ((\RAM_MEM|Mux9~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[16][6]~q\,
	datab => \WB_MUX_MEM1|F[6]~22_combout\,
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \RAM_MEM|Mux9~30_combout\,
	combout => \WB_MUX_MEM1|F[6]~176_combout\);

-- Location: LCCOMB_X38_Y12_N14
\WB_MUX_MEM1|F[6]~177\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~177_combout\ = (\WB_MUX_MEM1|F[6]~176_combout\ & (((\RAM_MEM|Data[32][6]~q\) # (!\WB_MUX_MEM1|F[6]~22_combout\)))) # (!\WB_MUX_MEM1|F[6]~176_combout\ & (\RAM_MEM|Mux9~28_combout\ & (\WB_MUX_MEM1|F[6]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux9~28_combout\,
	datab => \WB_MUX_MEM1|F[6]~176_combout\,
	datac => \WB_MUX_MEM1|F[6]~22_combout\,
	datad => \RAM_MEM|Data[32][6]~q\,
	combout => \WB_MUX_MEM1|F[6]~177_combout\);

-- Location: LCCOMB_X38_Y12_N24
\WB_MUX_MEM1|F[6]~178\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~178_combout\ = (\RAM_MEM|Decoder0~52_combout\ & ((\WB_MUX_MEM1|F[6]~30_combout\) # ((\WB_MUX_MEM1|F[6]~177_combout\)))) # (!\RAM_MEM|Decoder0~52_combout\ & (!\WB_MUX_MEM1|F[6]~30_combout\ & ((\RAM_MEM|Mux9~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~52_combout\,
	datab => \WB_MUX_MEM1|F[6]~30_combout\,
	datac => \WB_MUX_MEM1|F[6]~177_combout\,
	datad => \RAM_MEM|Mux9~51_combout\,
	combout => \WB_MUX_MEM1|F[6]~178_combout\);

-- Location: LCCOMB_X38_Y12_N30
\WB_MUX_MEM1|F[6]~181\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~181_combout\ = (\WB_MUX_MEM1|F[6]~30_combout\ & ((\WB_MUX_MEM1|F[6]~178_combout\ & (\WB_MUX_MEM1|F[6]~180_combout\)) # (!\WB_MUX_MEM1|F[6]~178_combout\ & ((\RAM_MEM|Mux9~27_combout\))))) # (!\WB_MUX_MEM1|F[6]~30_combout\ & 
-- (((\WB_MUX_MEM1|F[6]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~180_combout\,
	datab => \WB_MUX_MEM1|F[6]~30_combout\,
	datac => \RAM_MEM|Mux9~27_combout\,
	datad => \WB_MUX_MEM1|F[6]~178_combout\,
	combout => \WB_MUX_MEM1|F[6]~181_combout\);

-- Location: LCCOMB_X29_Y11_N18
\WB_MUX_MEM1|F[6]~182\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~182_combout\ = (\WB_MUX_MEM1|F[6]~29_combout\ & ((\WB_MUX_MEM1|F[6]~175_combout\) # ((\WB_MUX_MEM1|F[6]~21_combout\)))) # (!\WB_MUX_MEM1|F[6]~29_combout\ & (((!\WB_MUX_MEM1|F[6]~21_combout\ & \WB_MUX_MEM1|F[6]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~175_combout\,
	datab => \WB_MUX_MEM1|F[6]~29_combout\,
	datac => \WB_MUX_MEM1|F[6]~21_combout\,
	datad => \WB_MUX_MEM1|F[6]~181_combout\,
	combout => \WB_MUX_MEM1|F[6]~182_combout\);

-- Location: LCCOMB_X29_Y11_N0
\WB_MUX_MEM1|F[6]~183\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[6]~183_combout\ = (\WB_MUX_MEM1|F[6]~21_combout\ & ((\WB_MUX_MEM1|F[6]~182_combout\ & (\RAM_MEM|Data[98][6]~q\)) # (!\WB_MUX_MEM1|F[6]~182_combout\ & ((\WB_MUX_MEM1|F[6]~171_combout\))))) # (!\WB_MUX_MEM1|F[6]~21_combout\ & 
-- (((\WB_MUX_MEM1|F[6]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[98][6]~q\,
	datab => \WB_MUX_MEM1|F[6]~171_combout\,
	datac => \WB_MUX_MEM1|F[6]~21_combout\,
	datad => \WB_MUX_MEM1|F[6]~182_combout\,
	combout => \WB_MUX_MEM1|F[6]~183_combout\);

-- Location: LCCOMB_X29_Y11_N12
\PC|Output[6]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[6]~0_combout\ = (\EX_MEM_pipeline|WB_MUX|Output~q\ & ((\WB_MUX_MEM1|F[6]~183_combout\))) # (!\EX_MEM_pipeline|WB_MUX|Output~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|WB_MUX|Output~q\,
	datac => \EX_MEM_pipeline|ALU1_C|Output\(6),
	datad => \WB_MUX_MEM1|F[6]~183_combout\,
	combout => \PC|Output[6]~0_combout\);

-- Location: LCCOMB_X28_Y12_N28
\PC|Output[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[6]~feeder_combout\ = \PC|Output[6]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|Output[6]~0_combout\,
	combout => \PC|Output[6]~feeder_combout\);

-- Location: LCCOMB_X28_Y12_N6
\PC_hazard_ctrl|PC_New[6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[6]~2_combout\ = (\PC|Output[10]~19_combout\ & (((\PC|Output[10]~17_combout\)))) # (!\PC|Output[10]~19_combout\ & ((\PC|Output[10]~17_combout\ & ((\instruc_decode|ad2|Outp[6]~12_combout\))) # (!\PC|Output[10]~17_combout\ & 
-- (\ALU3_EX|Outp[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU3_EX|Outp[6]~10_combout\,
	datab => \instruc_decode|ad2|Outp[6]~12_combout\,
	datac => \PC|Output[10]~19_combout\,
	datad => \PC|Output[10]~17_combout\,
	combout => \PC_hazard_ctrl|PC_New[6]~2_combout\);

-- Location: LCCOMB_X28_Y12_N4
\PC_hazard_ctrl|PC_New[6]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[6]~3_combout\ = (\PC|Output[10]~19_combout\ & ((\PC_hazard_ctrl|PC_New[6]~2_combout\ & ((\Adder_RR|Outp[6]~10_combout\))) # (!\PC_hazard_ctrl|PC_New[6]~2_combout\ & (\IF_add|Outp[6]~10_combout\)))) # (!\PC|Output[10]~19_combout\ & 
-- (((\PC_hazard_ctrl|PC_New[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_add|Outp[6]~10_combout\,
	datab => \Adder_RR|Outp[6]~10_combout\,
	datac => \PC|Output[10]~19_combout\,
	datad => \PC_hazard_ctrl|PC_New[6]~2_combout\,
	combout => \PC_hazard_ctrl|PC_New[6]~3_combout\);

-- Location: FF_X28_Y12_N29
\PC|Output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[6]~feeder_combout\,
	asdata => \PC_hazard_ctrl|PC_New[6]~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \R0_Haz_ctrl|ALT_INV_H_R0~1_combout\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|Output\(6));

-- Location: LCCOMB_X32_Y9_N8
\MyROM|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux13~2_combout\ = (\PC|Output\(3)) # ((\PC|Output\(1) & ((\PC|Output\(0)))) # (!\PC|Output\(1) & (\PC|Output\(2) & !\PC|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(2),
	datab => \PC|Output\(1),
	datac => \PC|Output\(0),
	datad => \PC|Output\(3),
	combout => \MyROM|Mux13~2_combout\);

-- Location: LCCOMB_X32_Y9_N2
\MyROM|Mux13~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux13~3_combout\ = (!\PC|Output\(6) & (!\MyROM|Mux13~2_combout\ & (!\PC|Output\(5) & !\PC|Output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(6),
	datab => \MyROM|Mux13~2_combout\,
	datac => \PC|Output\(5),
	datad => \PC|Output\(4),
	combout => \MyROM|Mux13~3_combout\);

-- Location: FF_X32_Y9_N3
\IF_ID_Pipepline_Reg|Instruction|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MyROM|Mux13~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|Instruction|Output\(2));

-- Location: LCCOMB_X33_Y13_N30
\instruc_decode|Imm[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Imm[2]~5_combout\ = (\ID_RR_pipeline|Imm|Output[2]~0_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(1))) # (!\ID_RR_pipeline|Imm|Output[2]~0_combout\ & (((\instruc_decode|counter|Output\(1) & !\instruc_decode|Imm[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|Imm|Output[2]~0_combout\,
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(1),
	datac => \instruc_decode|counter|Output\(1),
	datad => \instruc_decode|Imm[2]~4_combout\,
	combout => \instruc_decode|Imm[2]~5_combout\);

-- Location: LCCOMB_X33_Y13_N12
\instruc_decode|Imm[2]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Imm[2]~7_combout\ = (!\instruc_decode|Imm[2]~6_combout\ & ((\ID_RR_pipeline|Imm|Output[2]~1_combout\ & ((\instruc_decode|Imm[2]~5_combout\))) # (!\ID_RR_pipeline|Imm|Output[2]~1_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(2),
	datab => \ID_RR_pipeline|Imm|Output[2]~1_combout\,
	datac => \instruc_decode|Imm[2]~5_combout\,
	datad => \instruc_decode|Imm[2]~6_combout\,
	combout => \instruc_decode|Imm[2]~7_combout\);

-- Location: LCCOMB_X26_Y13_N20
\instruc_decode|Imm[2]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|Imm[2]~8_combout\ = (\instruc_decode|Imm[2]~0_combout\ & ((\ID_RR_pipeline|Imm|Output[2]~2_combout\ & ((\IF_ID_Pipepline_Reg|Instruction|Output\(1)))) # (!\ID_RR_pipeline|Imm|Output[2]~2_combout\ & (\instruc_decode|Imm[2]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|Imm[2]~7_combout\,
	datab => \instruc_decode|Imm[2]~0_combout\,
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(1),
	datad => \ID_RR_pipeline|Imm|Output[2]~2_combout\,
	combout => \instruc_decode|Imm[2]~8_combout\);

-- Location: FF_X26_Y13_N21
\ID_RR_pipeline|Imm|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|Imm[2]~8_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|Imm|Output\(2));

-- Location: FF_X30_Y13_N29
\RR_EX_pipeline|Imm|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|Imm|Output\(2),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|Imm|Output\(2));

-- Location: LCCOMB_X26_Y11_N6
\EX_MUX|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux13~0_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(1) & ((\ALU3_EX|Outp[2]~2_combout\) # ((\RR_EX_pipeline|D3_MUX|Output\(0))))) # (!\RR_EX_pipeline|D3_MUX|Output\(1) & (((\ALU1_EX|alu:temp[2]~2_combout\ & !\RR_EX_pipeline|D3_MUX|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU3_EX|Outp[2]~2_combout\,
	datab => \ALU1_EX|alu:temp[2]~2_combout\,
	datac => \RR_EX_pipeline|D3_MUX|Output\(1),
	datad => \RR_EX_pipeline|D3_MUX|Output\(0),
	combout => \EX_MUX|Mux13~0_combout\);

-- Location: LCCOMB_X26_Y11_N2
\EX_MUX|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MUX|Mux13~1_combout\ = (\RR_EX_pipeline|D3_MUX|Output\(0) & ((\EX_MUX|Mux13~0_combout\ & ((\PCp2_EX[2]~2_combout\))) # (!\EX_MUX|Mux13~0_combout\ & (\RR_EX_pipeline|Imm|Output\(2))))) # (!\RR_EX_pipeline|D3_MUX|Output\(0) & 
-- (((\EX_MUX|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|Imm|Output\(2),
	datab => \RR_EX_pipeline|D3_MUX|Output\(0),
	datac => \PCp2_EX[2]~2_combout\,
	datad => \EX_MUX|Mux13~0_combout\,
	combout => \EX_MUX|Mux13~1_combout\);

-- Location: LCCOMB_X26_Y11_N14
\EX_MEM_pipeline|ALU1_C|Output[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|ALU1_C|Output[2]~feeder_combout\ = \EX_MUX|Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MUX|Mux13~1_combout\,
	combout => \EX_MEM_pipeline|ALU1_C|Output[2]~feeder_combout\);

-- Location: FF_X26_Y11_N15
\EX_MEM_pipeline|ALU1_C|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|ALU1_C|Output[2]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|ALU1_C|Output\(2));

-- Location: LCCOMB_X37_Y9_N22
\WB_MUX_MEM1|F[2]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[2]~68_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & (((\RAM_MEM|Data[1][2]~9_combout\)))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & ((\RAM_MEM|Data[1][2]~9_combout\ & ((\RAM_MEM|Data[48][2]~q\))) # (!\RAM_MEM|Data[1][2]~9_combout\ & 
-- (\RAM_MEM|Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux13~12_combout\,
	datab => \RAM_MEM|Data[48][2]~q\,
	datac => \WB_MUX_MEM1|F[6]~22_combout\,
	datad => \RAM_MEM|Data[1][2]~9_combout\,
	combout => \WB_MUX_MEM1|F[2]~68_combout\);

-- Location: LCCOMB_X37_Y9_N20
\WB_MUX_MEM1|F[2]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[2]~69_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & ((\WB_MUX_MEM1|F[2]~68_combout\ & ((\RAM_MEM|Data[64][2]~q\))) # (!\WB_MUX_MEM1|F[2]~68_combout\ & (\RAM_MEM|Mux13~10_combout\)))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & 
-- (((\WB_MUX_MEM1|F[2]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux13~10_combout\,
	datab => \WB_MUX_MEM1|F[6]~22_combout\,
	datac => \WB_MUX_MEM1|F[2]~68_combout\,
	datad => \RAM_MEM|Data[64][2]~q\,
	combout => \WB_MUX_MEM1|F[2]~69_combout\);

-- Location: LCCOMB_X37_Y9_N8
\WB_MUX_MEM1|F[2]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[2]~70_combout\ = (\WB_MUX_MEM1|F[6]~25_combout\ & ((\WB_MUX_MEM1|F[6]~26_combout\) # ((\WB_MUX_MEM1|F[2]~69_combout\)))) # (!\WB_MUX_MEM1|F[6]~25_combout\ & (!\WB_MUX_MEM1|F[6]~26_combout\ & (\RAM_MEM|Mux13~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~25_combout\,
	datab => \WB_MUX_MEM1|F[6]~26_combout\,
	datac => \RAM_MEM|Mux13~17_combout\,
	datad => \WB_MUX_MEM1|F[2]~69_combout\,
	combout => \WB_MUX_MEM1|F[2]~70_combout\);

-- Location: LCCOMB_X36_Y13_N12
\WB_MUX_MEM1|F[2]~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[2]~71_combout\ = (\WB_MUX_MEM1|F[6]~26_combout\ & ((\WB_MUX_MEM1|F[2]~70_combout\ & (\RAM_MEM|Data[0][2]~q\)) # (!\WB_MUX_MEM1|F[2]~70_combout\ & ((\RAM_MEM|Data[100][2]~q\))))) # (!\WB_MUX_MEM1|F[6]~26_combout\ & 
-- (((\WB_MUX_MEM1|F[2]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~26_combout\,
	datab => \RAM_MEM|Data[0][2]~q\,
	datac => \RAM_MEM|Data[100][2]~q\,
	datad => \WB_MUX_MEM1|F[2]~70_combout\,
	combout => \WB_MUX_MEM1|F[2]~71_combout\);

-- Location: LCCOMB_X36_Y13_N2
\WB_MUX_MEM1|F[2]~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[2]~75_combout\ = (\RAM_MEM|Data[1][2]~9_combout\ & (((\WB_MUX_MEM1|F[6]~22_combout\)))) # (!\RAM_MEM|Data[1][2]~9_combout\ & ((\WB_MUX_MEM1|F[6]~22_combout\ & ((\RAM_MEM|Mux13~52_combout\))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & 
-- (\RAM_MEM|Mux13~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux13~54_combout\,
	datab => \RAM_MEM|Data[1][2]~9_combout\,
	datac => \WB_MUX_MEM1|F[6]~22_combout\,
	datad => \RAM_MEM|Mux13~52_combout\,
	combout => \WB_MUX_MEM1|F[2]~75_combout\);

-- Location: LCCOMB_X36_Y13_N8
\WB_MUX_MEM1|F[2]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[2]~76_combout\ = (\RAM_MEM|Data[1][2]~9_combout\ & ((\WB_MUX_MEM1|F[2]~75_combout\ & (\RAM_MEM|Data[96][2]~q\)) # (!\WB_MUX_MEM1|F[2]~75_combout\ & ((\RAM_MEM|Data[80][2]~q\))))) # (!\RAM_MEM|Data[1][2]~9_combout\ & 
-- (((\WB_MUX_MEM1|F[2]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Data[96][2]~q\,
	datab => \RAM_MEM|Data[80][2]~q\,
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \WB_MUX_MEM1|F[2]~75_combout\,
	combout => \WB_MUX_MEM1|F[2]~76_combout\);

-- Location: LCCOMB_X36_Y13_N6
\WB_MUX_MEM1|F[2]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[2]~72_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & (((\RAM_MEM|Data[1][2]~9_combout\)))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & ((\RAM_MEM|Data[1][2]~9_combout\ & (\RAM_MEM|Data[16][2]~q\)) # (!\RAM_MEM|Data[1][2]~9_combout\ & 
-- ((\RAM_MEM|Mux13~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~22_combout\,
	datab => \RAM_MEM|Data[16][2]~q\,
	datac => \RAM_MEM|Data[1][2]~9_combout\,
	datad => \RAM_MEM|Mux13~30_combout\,
	combout => \WB_MUX_MEM1|F[2]~72_combout\);

-- Location: LCCOMB_X36_Y13_N28
\WB_MUX_MEM1|F[2]~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[2]~73_combout\ = (\WB_MUX_MEM1|F[6]~22_combout\ & ((\WB_MUX_MEM1|F[2]~72_combout\ & ((\RAM_MEM|Data[32][2]~q\))) # (!\WB_MUX_MEM1|F[2]~72_combout\ & (\RAM_MEM|Mux13~28_combout\)))) # (!\WB_MUX_MEM1|F[6]~22_combout\ & 
-- (((\WB_MUX_MEM1|F[2]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux13~28_combout\,
	datab => \RAM_MEM|Data[32][2]~q\,
	datac => \WB_MUX_MEM1|F[6]~22_combout\,
	datad => \WB_MUX_MEM1|F[2]~72_combout\,
	combout => \WB_MUX_MEM1|F[2]~73_combout\);

-- Location: LCCOMB_X36_Y13_N18
\WB_MUX_MEM1|F[2]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[2]~74_combout\ = (\RAM_MEM|Decoder0~52_combout\ & ((\WB_MUX_MEM1|F[2]~73_combout\) # ((\WB_MUX_MEM1|F[6]~30_combout\)))) # (!\RAM_MEM|Decoder0~52_combout\ & (((\RAM_MEM|Mux13~51_combout\ & !\WB_MUX_MEM1|F[6]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Decoder0~52_combout\,
	datab => \WB_MUX_MEM1|F[2]~73_combout\,
	datac => \RAM_MEM|Mux13~51_combout\,
	datad => \WB_MUX_MEM1|F[6]~30_combout\,
	combout => \WB_MUX_MEM1|F[2]~74_combout\);

-- Location: LCCOMB_X36_Y13_N22
\WB_MUX_MEM1|F[2]~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[2]~77_combout\ = (\WB_MUX_MEM1|F[6]~30_combout\ & ((\WB_MUX_MEM1|F[2]~74_combout\ & ((\WB_MUX_MEM1|F[2]~76_combout\))) # (!\WB_MUX_MEM1|F[2]~74_combout\ & (\RAM_MEM|Mux13~27_combout\)))) # (!\WB_MUX_MEM1|F[6]~30_combout\ & 
-- (((\WB_MUX_MEM1|F[2]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM_MEM|Mux13~27_combout\,
	datab => \WB_MUX_MEM1|F[6]~30_combout\,
	datac => \WB_MUX_MEM1|F[2]~76_combout\,
	datad => \WB_MUX_MEM1|F[2]~74_combout\,
	combout => \WB_MUX_MEM1|F[2]~77_combout\);

-- Location: LCCOMB_X35_Y13_N2
\WB_MUX_MEM1|F[2]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[2]~78_combout\ = (\WB_MUX_MEM1|F[6]~21_combout\ & (((\WB_MUX_MEM1|F[6]~29_combout\)))) # (!\WB_MUX_MEM1|F[6]~21_combout\ & ((\WB_MUX_MEM1|F[6]~29_combout\ & (\WB_MUX_MEM1|F[2]~71_combout\)) # (!\WB_MUX_MEM1|F[6]~29_combout\ & 
-- ((\WB_MUX_MEM1|F[2]~77_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~21_combout\,
	datab => \WB_MUX_MEM1|F[2]~71_combout\,
	datac => \WB_MUX_MEM1|F[6]~29_combout\,
	datad => \WB_MUX_MEM1|F[2]~77_combout\,
	combout => \WB_MUX_MEM1|F[2]~78_combout\);

-- Location: LCCOMB_X35_Y13_N22
\WB_MUX_MEM1|F[2]~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \WB_MUX_MEM1|F[2]~79_combout\ = (\WB_MUX_MEM1|F[6]~21_combout\ & ((\WB_MUX_MEM1|F[2]~78_combout\ & (\RAM_MEM|Data[98][2]~q\)) # (!\WB_MUX_MEM1|F[2]~78_combout\ & ((\WB_MUX_MEM1|F[2]~67_combout\))))) # (!\WB_MUX_MEM1|F[6]~21_combout\ & 
-- (((\WB_MUX_MEM1|F[2]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MUX_MEM1|F[6]~21_combout\,
	datab => \RAM_MEM|Data[98][2]~q\,
	datac => \WB_MUX_MEM1|F[2]~67_combout\,
	datad => \WB_MUX_MEM1|F[2]~78_combout\,
	combout => \WB_MUX_MEM1|F[2]~79_combout\);

-- Location: LCCOMB_X29_Y9_N4
\PC|Output[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[2]~5_combout\ = (\EX_MEM_pipeline|WB_MUX|Output~q\ & ((\WB_MUX_MEM1|F[2]~79_combout\))) # (!\EX_MEM_pipeline|WB_MUX|Output~q\ & (\EX_MEM_pipeline|ALU1_C|Output\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|ALU1_C|Output\(2),
	datac => \EX_MEM_pipeline|WB_MUX|Output~q\,
	datad => \WB_MUX_MEM1|F[2]~79_combout\,
	combout => \PC|Output[2]~5_combout\);

-- Location: LCCOMB_X31_Y12_N0
\PC|Output[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[2]~feeder_combout\ = \PC|Output[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|Output[2]~5_combout\,
	combout => \PC|Output[2]~feeder_combout\);

-- Location: LCCOMB_X31_Y12_N2
\PC_hazard_ctrl|PC_New[2]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[2]~8_combout\ = (\PC|Output[10]~19_combout\ & (((\PC|Output[10]~17_combout\)))) # (!\PC|Output[10]~19_combout\ & ((\PC|Output[10]~17_combout\ & ((\instruc_decode|ad2|Outp[2]~4_combout\))) # (!\PC|Output[10]~17_combout\ & 
-- (\ALU3_EX|Outp[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU3_EX|Outp[2]~2_combout\,
	datab => \instruc_decode|ad2|Outp[2]~4_combout\,
	datac => \PC|Output[10]~19_combout\,
	datad => \PC|Output[10]~17_combout\,
	combout => \PC_hazard_ctrl|PC_New[2]~8_combout\);

-- Location: LCCOMB_X31_Y12_N4
\PC_hazard_ctrl|PC_New[2]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_New[2]~9_combout\ = (\PC|Output[10]~19_combout\ & ((\PC_hazard_ctrl|PC_New[2]~8_combout\ & ((\Adder_RR|Outp[2]~2_combout\))) # (!\PC_hazard_ctrl|PC_New[2]~8_combout\ & (\IF_add|Outp[2]~2_combout\)))) # (!\PC|Output[10]~19_combout\ & 
-- (((\PC_hazard_ctrl|PC_New[2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_add|Outp[2]~2_combout\,
	datab => \Adder_RR|Outp[2]~2_combout\,
	datac => \PC|Output[10]~19_combout\,
	datad => \PC_hazard_ctrl|PC_New[2]~8_combout\,
	combout => \PC_hazard_ctrl|PC_New[2]~9_combout\);

-- Location: FF_X31_Y12_N1
\PC|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[2]~feeder_combout\,
	asdata => \PC_hazard_ctrl|PC_New[2]~9_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \R0_Haz_ctrl|ALT_INV_H_R0~1_combout\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|Output\(2));

-- Location: LCCOMB_X32_Y9_N26
\MyROM|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux0~2_combout\ = (\PC|Output\(2) & (\PC|Output\(0) & \MyROM|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(2),
	datac => \PC|Output\(0),
	datad => \MyROM|Mux0~0_combout\,
	combout => \MyROM|Mux0~2_combout\);

-- Location: FF_X32_Y9_N27
\IF_ID_Pipepline_Reg|Instruction|Output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MyROM|Mux0~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|Instruction|Output\(15));

-- Location: LCCOMB_X28_Y14_N22
\ID_RR_pipeline|OP|Output[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ID_RR_pipeline|OP|Output[3]~feeder_combout\ = \IF_ID_Pipepline_Reg|Instruction|Output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	combout => \ID_RR_pipeline|OP|Output[3]~feeder_combout\);

-- Location: FF_X28_Y14_N23
\ID_RR_pipeline|OP|Output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ID_RR_pipeline|OP|Output[3]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|OP|Output\(3));

-- Location: FF_X28_Y14_N27
\RR_EX_pipeline|OP|Output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|OP|Output\(3),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|OP|Output\(3));

-- Location: LCCOMB_X28_Y14_N30
\MovingFWD|MuxB[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MovingFWD|MuxB[0]~0_combout\ = (!\RR_EX_pipeline|OP|Output\(3) & (\RR_EX_pipeline|OP|Output\(2) & (!\RR_EX_pipeline|OP|Output\(0) & !\RR_EX_pipeline|OP|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|OP|Output\(3),
	datab => \RR_EX_pipeline|OP|Output\(2),
	datac => \RR_EX_pipeline|OP|Output\(0),
	datad => \RR_EX_pipeline|OP|Output\(1),
	combout => \MovingFWD|MuxB[0]~0_combout\);

-- Location: LCCOMB_X27_Y10_N18
\MovingFWD|forwarding~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MovingFWD|forwarding~7_combout\ = (\MovingFWD|forwarding~6_combout\ & (\ID_RR_pipeline|RS1|Output\(2) $ (!\RR_EX_pipeline|RD|Output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR_pipeline|RS1|Output\(2),
	datab => \RR_EX_pipeline|RD|Output\(2),
	datad => \MovingFWD|forwarding~6_combout\,
	combout => \MovingFWD|forwarding~7_combout\);

-- Location: LCCOMB_X26_Y10_N0
\MovingFWD|forwarding~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MovingFWD|forwarding~5_combout\ = (\MovingFWD|forwarding~4_combout\ & (\RR_EX_pipeline|RD|Output\(2) $ (!\ID_RR_pipeline|RS2|Output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|RD|Output\(2),
	datab => \ID_RR_pipeline|RS2|Output\(2),
	datad => \MovingFWD|forwarding~4_combout\,
	combout => \MovingFWD|forwarding~5_combout\);

-- Location: LCCOMB_X28_Y14_N12
\EX_MEM_pipeline|OP|Output[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|OP|Output[2]~feeder_combout\ = \RR_EX_pipeline|OP|Output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RR_EX_pipeline|OP|Output\(2),
	combout => \EX_MEM_pipeline|OP|Output[2]~feeder_combout\);

-- Location: FF_X28_Y14_N13
\EX_MEM_pipeline|OP|Output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|OP|Output[2]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|OP|Output\(2));

-- Location: LCCOMB_X28_Y14_N20
\EX_MEM_pipeline|OP|Output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \EX_MEM_pipeline|OP|Output[1]~feeder_combout\ = \RR_EX_pipeline|OP|Output\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RR_EX_pipeline|OP|Output\(1),
	combout => \EX_MEM_pipeline|OP|Output[1]~feeder_combout\);

-- Location: FF_X28_Y14_N21
\EX_MEM_pipeline|OP|Output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \EX_MEM_pipeline|OP|Output[1]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|OP|Output\(1));

-- Location: FF_X28_Y14_N29
\EX_MEM_pipeline|OP|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|OP|Output\(0),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|OP|Output\(0));

-- Location: FF_X28_Y14_N11
\EX_MEM_pipeline|OP|Output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \RR_EX_pipeline|OP|Output\(3),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM_pipeline|OP|Output\(3));

-- Location: LCCOMB_X28_Y14_N28
\Load|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Load|Equal1~0_combout\ = (\EX_MEM_pipeline|OP|Output\(2) & (!\EX_MEM_pipeline|OP|Output\(1) & (!\EX_MEM_pipeline|OP|Output\(0) & !\EX_MEM_pipeline|OP|Output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_pipeline|OP|Output\(2),
	datab => \EX_MEM_pipeline|OP|Output\(1),
	datac => \EX_MEM_pipeline|OP|Output\(0),
	datad => \EX_MEM_pipeline|OP|Output\(3),
	combout => \Load|Equal1~0_combout\);

-- Location: LCCOMB_X27_Y10_N20
\Load|process_0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Load|process_0~0_combout\ = (\MovingFWD|MuxB[0]~0_combout\ & (!\Load|Equal1~0_combout\ & ((\MovingFWD|forwarding~7_combout\) # (\MovingFWD|forwarding~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MovingFWD|MuxB[0]~0_combout\,
	datab => \MovingFWD|forwarding~7_combout\,
	datac => \MovingFWD|forwarding~5_combout\,
	datad => \Load|Equal1~0_combout\,
	combout => \Load|process_0~0_combout\);

-- Location: LCCOMB_X30_Y10_N6
\Load|Load_Imm~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Load|Load_Imm~2_combout\ = (\Load|process_0~0_combout\ & (!\RR_EX_pipeline|CN|Output~q\ & ((\EX_MEM_pipeline|CN|Output~q\) # (!\R0_Haz_ctrl|H_R0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Load|process_0~0_combout\,
	datab => \RR_EX_pipeline|CN|Output~q\,
	datac => \EX_MEM_pipeline|CN|Output~q\,
	datad => \R0_Haz_ctrl|H_R0~0_combout\,
	combout => \Load|Load_Imm~2_combout\);

-- Location: LCCOMB_X30_Y10_N8
\PC_hazard_ctrl|PC_naya~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_naya~1_combout\ = (\BEX|H_BEX~2_combout\ & (((\RF|Mux31~4_combout\ & \JLR|H_JLR~3_combout\)))) # (!\BEX|H_BEX~2_combout\ & (\RR_EX_pipeline|PC|Output\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|PC|Output\(0),
	datab => \RF|Mux31~4_combout\,
	datac => \BEX|H_BEX~2_combout\,
	datad => \JLR|H_JLR~3_combout\,
	combout => \PC_hazard_ctrl|PC_naya~1_combout\);

-- Location: LCCOMB_X30_Y10_N2
\PC_hazard_ctrl|PC_naya~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_naya~2_combout\ = (\Jal|H_Jal~3_combout\ & (\instruc_decode|ad2|Outp[0]~0_combout\)) # (!\Jal|H_Jal~3_combout\ & ((\PC|Output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruc_decode|ad2|Outp[0]~0_combout\,
	datab => \PC|Output\(0),
	datac => \Jal|H_Jal~3_combout\,
	combout => \PC_hazard_ctrl|PC_naya~2_combout\);

-- Location: LCCOMB_X30_Y10_N12
\PC_hazard_ctrl|PC_naya~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_hazard_ctrl|PC_naya~3_combout\ = (\PC_hazard_ctrl|PC_naya~1_combout\) # ((\BEX|H_BEX~2_combout\ & (!\JLR|H_JLR~3_combout\ & \PC_hazard_ctrl|PC_naya~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BEX|H_BEX~2_combout\,
	datab => \JLR|H_JLR~3_combout\,
	datac => \PC_hazard_ctrl|PC_naya~1_combout\,
	datad => \PC_hazard_ctrl|PC_naya~2_combout\,
	combout => \PC_hazard_ctrl|PC_naya~3_combout\);

-- Location: LCCOMB_X30_Y10_N20
\PC|Output[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC|Output[0]~3_combout\ = (\Load|Load_Imm~2_combout\ & (\PC|Output\(0))) # (!\Load|Load_Imm~2_combout\ & ((\PC_hazard_ctrl|PC_naya~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Load|Load_Imm~2_combout\,
	datac => \PC|Output\(0),
	datad => \PC_hazard_ctrl|PC_naya~3_combout\,
	combout => \PC|Output[0]~3_combout\);

-- Location: FF_X30_Y10_N21
\PC|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \PC|Output[0]~3_combout\,
	asdata => \WB_MUX_MEM1|F[0]~39_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \R0_Haz_ctrl|H_R0~1_combout\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|Output\(0));

-- Location: LCCOMB_X32_Y9_N28
\MyROM|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MyROM|Mux1~0_combout\ = (\PC|Output\(0) & (\MyROM|Mux0~0_combout\ & (\PC|Output\(1) & \PC|Output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Output\(0),
	datab => \MyROM|Mux0~0_combout\,
	datac => \PC|Output\(1),
	datad => \PC|Output\(2),
	combout => \MyROM|Mux1~0_combout\);

-- Location: FF_X32_Y9_N29
\IF_ID_Pipepline_Reg|Instruction|Output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MyROM|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \PC_hazard_ctrl|IF_ID_WR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID_Pipepline_Reg|Instruction|Output\(14));

-- Location: LCCOMB_X33_Y13_N16
\instruc_decode|var_RD~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|var_RD~0_combout\ = (!\IF_ID_Pipepline_Reg|Instruction|Output\(14) & (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (\IF_ID_Pipepline_Reg|Instruction|Output\(12) $ (\IF_ID_Pipepline_Reg|Instruction|Output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datab => \IF_ID_Pipepline_Reg|Instruction|Output\(12),
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \instruc_decode|var_RD~0_combout\);

-- Location: LCCOMB_X26_Y13_N18
\instruc_decode|CZ[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|CZ[0]~1_combout\ = (\instruc_decode|var_RD~0_combout\ & (\IF_ID_Pipepline_Reg|Instruction|Output\(0) & !\instruc_decode|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruc_decode|var_RD~0_combout\,
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(0),
	datad => \instruc_decode|Equal0~0_combout\,
	combout => \instruc_decode|CZ[0]~1_combout\);

-- Location: FF_X26_Y13_N19
\ID_RR_pipeline|CZ|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|CZ[0]~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|CZ|Output\(0));

-- Location: FF_X27_Y10_N19
\RR_EX_pipeline|CZ|Output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|CZ|Output\(0),
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|CZ|Output\(0));

-- Location: LCCOMB_X28_Y10_N22
\instruc_decode|C_modified~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \instruc_decode|C_modified~2_combout\ = (!\IF_ID_Pipepline_Reg|Instruction|Output\(15) & (!\instruc_decode|Equal0~4_combout\ & (!\IF_ID_Pipepline_Reg|Instruction|Output\(14) & !\IF_ID_Pipepline_Reg|Instruction|Output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipepline_Reg|Instruction|Output\(15),
	datab => \instruc_decode|Equal0~4_combout\,
	datac => \IF_ID_Pipepline_Reg|Instruction|Output\(14),
	datad => \IF_ID_Pipepline_Reg|Instruction|Output\(13),
	combout => \instruc_decode|C_modified~2_combout\);

-- Location: FF_X28_Y10_N23
\ID_RR_pipeline|C_modified|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \instruc_decode|C_modified~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_RR_pipeline|C_modified|Output~q\);

-- Location: FF_X28_Y10_N5
\RR_EX_pipeline|C_modified|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \ID_RR_pipeline|C_modified|Output~q\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \Load|ALT_INV_Load_Imm~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RR_EX_pipeline|C_modified|Output~q\);

-- Location: LCCOMB_X28_Y10_N4
\CF_EX|q_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \CF_EX|q_reg~2_combout\ = (\RR_EX_pipeline|CZ|Output\(1) & (((\RR_EX_pipeline|CZ|Output\(0))) # (!\ZF_EX|q_reg~q\))) # (!\RR_EX_pipeline|CZ|Output\(1) & (((!\RR_EX_pipeline|C_modified|Output~q\ & !\RR_EX_pipeline|CZ|Output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ZF_EX|q_reg~q\,
	datab => \RR_EX_pipeline|CZ|Output\(1),
	datac => \RR_EX_pipeline|C_modified|Output~q\,
	datad => \RR_EX_pipeline|CZ|Output\(0),
	combout => \CF_EX|q_reg~2_combout\);

-- Location: LCCOMB_X28_Y10_N0
\CF_EX|q_reg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \CF_EX|q_reg~3_combout\ = (\CF_EX|q_reg~q\) # ((!\RR_EX_pipeline|CZ|Output\(0) & (!\CF_EX|q_reg~2_combout\ & !\RR_EX_pipeline|CN|Output~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CF_EX|q_reg~q\,
	datab => \RR_EX_pipeline|CZ|Output\(0),
	datac => \CF_EX|q_reg~2_combout\,
	datad => \RR_EX_pipeline|CN|Output~q\,
	combout => \CF_EX|q_reg~3_combout\);

-- Location: LCCOMB_X28_Y10_N26
\CF_EX|q_reg~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \CF_EX|q_reg~5_combout\ = (\RR_EX_pipeline|CN|Output~q\) # ((!\RR_EX_pipeline|ALU_sel|Output\(0) & (\ALU1_EX|carry~39_combout\ & !\RR_EX_pipeline|ALU_sel|Output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX_pipeline|ALU_sel|Output\(0),
	datab => \RR_EX_pipeline|CN|Output~q\,
	datac => \ALU1_EX|carry~39_combout\,
	datad => \RR_EX_pipeline|ALU_sel|Output\(1),
	combout => \CF_EX|q_reg~5_combout\);

-- Location: LCCOMB_X28_Y10_N30
\CF_EX|q_reg~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \CF_EX|q_reg~4_combout\ = (\CF_EX|q_reg~3_combout\ & ((\CF_EX|q_reg~2_combout\) # ((\CF_EX|q_reg~5_combout\) # (\ALU1_EX|C_F~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CF_EX|q_reg~3_combout\,
	datab => \CF_EX|q_reg~2_combout\,
	datac => \CF_EX|q_reg~5_combout\,
	datad => \ALU1_EX|C_F~2_combout\,
	combout => \CF_EX|q_reg~4_combout\);

-- Location: FF_X28_Y10_N31
\CF_EX|q_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \CF_EX|q_reg~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CF_EX|q_reg~q\);

-- Location: FF_X28_Y10_N11
\MEM_WB_pipeline|CF|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \CF_EX|q_reg~q\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|CF|Output~q\);

-- Location: LCCOMB_X28_Y10_N28
\Carry_Flag|Output~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Carry_Flag|Output~feeder_combout\ = \MEM_WB_pipeline|CF|Output~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|CF|Output~q\,
	combout => \Carry_Flag|Output~feeder_combout\);

-- Location: FF_X28_Y10_N29
\Carry_Flag|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Carry_Flag|Output~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Carry_Flag|Output~q\);

-- Location: LCCOMB_X32_Y6_N18
\MEM_WB_pipeline|ZF|Output~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MEM_WB_pipeline|ZF|Output~feeder_combout\ = \ZF_EX|q_reg~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ZF_EX|q_reg~q\,
	combout => \MEM_WB_pipeline|ZF|Output~feeder_combout\);

-- Location: FF_X32_Y6_N19
\MEM_WB_pipeline|ZF|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \MEM_WB_pipeline|ZF|Output~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB_pipeline|ZF|Output~q\);

-- Location: LCCOMB_X32_Y6_N16
\Zero_Flag|Output~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Zero_Flag|Output~feeder_combout\ = \MEM_WB_pipeline|ZF|Output~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_WB_pipeline|ZF|Output~q\,
	combout => \Zero_Flag|Output~feeder_combout\);

-- Location: FF_X32_Y6_N17
\Zero_Flag|Output\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Zero_Flag|Output~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Zero_Flag|Output~q\);

-- Location: IOIBUF_X19_Y21_N22
\Reg_sel[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Reg_sel(2),
	o => \Reg_sel[2]~input_o\);

-- Location: IOIBUF_X21_Y0_N29
\Reg_sel[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Reg_sel(1),
	o => \Reg_sel[1]~input_o\);

-- Location: LCCOMB_X21_Y10_N10
\RF|Reg_data[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[0]~0_combout\ = (\Reg_sel[2]~input_o\ & (\Reg_sel[1]~input_o\)) # (!\Reg_sel[2]~input_o\ & ((\Reg_sel[1]~input_o\ & ((\RF|Data[1][8]~q\))) # (!\Reg_sel[1]~input_o\ & (!\RF|Data[0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[2]~input_o\,
	datab => \Reg_sel[1]~input_o\,
	datac => \RF|Data[0][8]~q\,
	datad => \RF|Data[1][8]~q\,
	combout => \RF|Reg_data[0]~0_combout\);

-- Location: LCCOMB_X21_Y10_N2
\RF|Reg_data[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[0]~1_combout\ = (\RF|Reg_data[0]~0_combout\ & (((\RF|Data[3][8]~q\) # (!\Reg_sel[2]~input_o\)))) # (!\RF|Reg_data[0]~0_combout\ & (\RF|Data[2][8]~q\ & (\Reg_sel[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[0]~0_combout\,
	datab => \RF|Data[2][8]~q\,
	datac => \Reg_sel[2]~input_o\,
	datad => \RF|Data[3][8]~q\,
	combout => \RF|Reg_data[0]~1_combout\);

-- Location: IOIBUF_X19_Y21_N29
\Reg_sel[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Reg_sel(0),
	o => \Reg_sel[0]~input_o\);

-- Location: LCCOMB_X22_Y13_N30
\RF|Reg_data[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[0]~2_combout\ = (\Reg_sel[1]~input_o\ & (((\Reg_sel[2]~input_o\)))) # (!\Reg_sel[1]~input_o\ & ((\Reg_sel[2]~input_o\ & (\RF|Data[6][0]~q\)) # (!\Reg_sel[2]~input_o\ & ((\RF|Data[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[1]~input_o\,
	datab => \RF|Data[6][0]~q\,
	datac => \RF|Data[4][0]~q\,
	datad => \Reg_sel[2]~input_o\,
	combout => \RF|Reg_data[0]~2_combout\);

-- Location: LCCOMB_X21_Y11_N28
\RF|Reg_data[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[0]~3_combout\ = (\Reg_sel[1]~input_o\ & ((\RF|Reg_data[0]~2_combout\ & ((\RF|Data[7][0]~q\))) # (!\RF|Reg_data[0]~2_combout\ & (\RF|Data[5][0]~q\)))) # (!\Reg_sel[1]~input_o\ & (((\RF|Reg_data[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[1]~input_o\,
	datab => \RF|Data[5][0]~q\,
	datac => \RF|Reg_data[0]~2_combout\,
	datad => \RF|Data[7][0]~q\,
	combout => \RF|Reg_data[0]~3_combout\);

-- Location: IOIBUF_X14_Y21_N1
\Reg_sel[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Reg_sel(3),
	o => \Reg_sel[3]~input_o\);

-- Location: LCCOMB_X20_Y11_N26
\RF|Reg_data[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[0]~4_combout\ = (\Reg_sel[1]~input_o\ & (((\Reg_sel[2]~input_o\) # (\RF|Data[1][0]~q\)))) # (!\Reg_sel[1]~input_o\ & (\RF|Data[0][0]~q\ & (!\Reg_sel[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[0][0]~q\,
	datab => \Reg_sel[1]~input_o\,
	datac => \Reg_sel[2]~input_o\,
	datad => \RF|Data[1][0]~q\,
	combout => \RF|Reg_data[0]~4_combout\);

-- Location: LCCOMB_X21_Y11_N2
\RF|Reg_data[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[0]~5_combout\ = (\RF|Reg_data[0]~4_combout\ & ((\RF|Data[3][0]~q\) # ((!\Reg_sel[2]~input_o\)))) # (!\RF|Reg_data[0]~4_combout\ & (((\RF|Data[2][0]~q\ & \Reg_sel[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[0]~4_combout\,
	datab => \RF|Data[3][0]~q\,
	datac => \RF|Data[2][0]~q\,
	datad => \Reg_sel[2]~input_o\,
	combout => \RF|Reg_data[0]~5_combout\);

-- Location: LCCOMB_X21_Y11_N20
\RF|Reg_data[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[0]~6_combout\ = (\Reg_sel[0]~input_o\ & (((\Reg_sel[3]~input_o\)))) # (!\Reg_sel[0]~input_o\ & ((\Reg_sel[3]~input_o\ & (\RF|Reg_data[0]~3_combout\)) # (!\Reg_sel[3]~input_o\ & ((\RF|Reg_data[0]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[0]~input_o\,
	datab => \RF|Reg_data[0]~3_combout\,
	datac => \Reg_sel[3]~input_o\,
	datad => \RF|Reg_data[0]~5_combout\,
	combout => \RF|Reg_data[0]~6_combout\);

-- Location: LCCOMB_X21_Y11_N26
\RF|Reg_data[0]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[0]~7_combout\ = (\Reg_sel[1]~input_o\ & (((\Reg_sel[2]~input_o\)))) # (!\Reg_sel[1]~input_o\ & ((\Reg_sel[2]~input_o\ & ((\RF|Data[6][8]~q\))) # (!\Reg_sel[2]~input_o\ & (\RF|Data[4][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[4][8]~q\,
	datab => \Reg_sel[1]~input_o\,
	datac => \RF|Data[6][8]~q\,
	datad => \Reg_sel[2]~input_o\,
	combout => \RF|Reg_data[0]~7_combout\);

-- Location: LCCOMB_X21_Y11_N0
\RF|Reg_data[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[0]~8_combout\ = (\Reg_sel[1]~input_o\ & ((\RF|Reg_data[0]~7_combout\ & (\RF|Data[7][8]~q\)) # (!\RF|Reg_data[0]~7_combout\ & ((\RF|Data[5][8]~q\))))) # (!\Reg_sel[1]~input_o\ & (((\RF|Reg_data[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[7][8]~q\,
	datab => \Reg_sel[1]~input_o\,
	datac => \RF|Reg_data[0]~7_combout\,
	datad => \RF|Data[5][8]~q\,
	combout => \RF|Reg_data[0]~8_combout\);

-- Location: LCCOMB_X21_Y11_N18
\RF|Reg_data[0]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[0]~9_combout\ = (\RF|Reg_data[0]~6_combout\ & (((\RF|Reg_data[0]~8_combout\) # (!\Reg_sel[0]~input_o\)))) # (!\RF|Reg_data[0]~6_combout\ & (\RF|Reg_data[0]~1_combout\ & (\Reg_sel[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[0]~1_combout\,
	datab => \RF|Reg_data[0]~6_combout\,
	datac => \Reg_sel[0]~input_o\,
	datad => \RF|Reg_data[0]~8_combout\,
	combout => \RF|Reg_data[0]~9_combout\);

-- Location: LCCOMB_X20_Y10_N28
\RF|Reg_data[1]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[1]~10_combout\ = (\Reg_sel[0]~input_o\ & (((\Reg_sel[3]~input_o\) # (!\RF|Data[2][9]~q\)))) # (!\Reg_sel[0]~input_o\ & (\RF|Data[2][1]~q\ & (!\Reg_sel[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[0]~input_o\,
	datab => \RF|Data[2][1]~q\,
	datac => \Reg_sel[3]~input_o\,
	datad => \RF|Data[2][9]~q\,
	combout => \RF|Reg_data[1]~10_combout\);

-- Location: LCCOMB_X20_Y10_N30
\RF|Reg_data[1]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[1]~11_combout\ = (\Reg_sel[3]~input_o\ & ((\RF|Reg_data[1]~10_combout\ & ((\RF|Data[6][9]~q\))) # (!\RF|Reg_data[1]~10_combout\ & (\RF|Data[6][1]~q\)))) # (!\Reg_sel[3]~input_o\ & (\RF|Reg_data[1]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[3]~input_o\,
	datab => \RF|Reg_data[1]~10_combout\,
	datac => \RF|Data[6][1]~q\,
	datad => \RF|Data[6][9]~q\,
	combout => \RF|Reg_data[1]~11_combout\);

-- Location: LCCOMB_X19_Y14_N14
\RF|Reg_data[1]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[1]~17_combout\ = (\Reg_sel[0]~input_o\ & (\Reg_sel[3]~input_o\)) # (!\Reg_sel[0]~input_o\ & ((\Reg_sel[3]~input_o\ & (\RF|Data[7][1]~q\)) # (!\Reg_sel[3]~input_o\ & ((\RF|Data[3][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[0]~input_o\,
	datab => \Reg_sel[3]~input_o\,
	datac => \RF|Data[7][1]~q\,
	datad => \RF|Data[3][1]~q\,
	combout => \RF|Reg_data[1]~17_combout\);

-- Location: LCCOMB_X20_Y10_N4
\RF|Reg_data[1]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[1]~18_combout\ = (\RF|Reg_data[1]~17_combout\ & ((\RF|Data[7][9]~q\) # ((!\Reg_sel[0]~input_o\)))) # (!\RF|Reg_data[1]~17_combout\ & (((\RF|Data[3][9]~q\ & \Reg_sel[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[1]~17_combout\,
	datab => \RF|Data[7][9]~q\,
	datac => \RF|Data[3][9]~q\,
	datad => \Reg_sel[0]~input_o\,
	combout => \RF|Reg_data[1]~18_combout\);

-- Location: LCCOMB_X20_Y10_N8
\RF|Reg_data[1]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[1]~12_combout\ = (\Reg_sel[3]~input_o\ & ((\RF|Data[5][1]~q\) # ((\Reg_sel[0]~input_o\)))) # (!\Reg_sel[3]~input_o\ & (((\RF|Data[1][1]~q\ & !\Reg_sel[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[5][1]~q\,
	datab => \Reg_sel[3]~input_o\,
	datac => \RF|Data[1][1]~q\,
	datad => \Reg_sel[0]~input_o\,
	combout => \RF|Reg_data[1]~12_combout\);

-- Location: LCCOMB_X20_Y10_N2
\RF|Reg_data[1]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[1]~13_combout\ = (\Reg_sel[0]~input_o\ & ((\RF|Reg_data[1]~12_combout\ & ((\RF|Data[5][9]~q\))) # (!\RF|Reg_data[1]~12_combout\ & (!\RF|Data[1][9]~q\)))) # (!\Reg_sel[0]~input_o\ & (((\RF|Reg_data[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[0]~input_o\,
	datab => \RF|Data[1][9]~q\,
	datac => \RF|Reg_data[1]~12_combout\,
	datad => \RF|Data[5][9]~q\,
	combout => \RF|Reg_data[1]~13_combout\);

-- Location: LCCOMB_X20_Y10_N22
\RF|Reg_data[1]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[1]~14_combout\ = (\Reg_sel[3]~input_o\ & (((\Reg_sel[0]~input_o\)))) # (!\Reg_sel[3]~input_o\ & ((\Reg_sel[0]~input_o\ & (!\RF|Data[0][9]~q\)) # (!\Reg_sel[0]~input_o\ & ((\RF|Data[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[0][9]~q\,
	datab => \Reg_sel[3]~input_o\,
	datac => \Reg_sel[0]~input_o\,
	datad => \RF|Data[0][1]~q\,
	combout => \RF|Reg_data[1]~14_combout\);

-- Location: LCCOMB_X20_Y10_N0
\RF|Reg_data[1]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[1]~15_combout\ = (\RF|Reg_data[1]~14_combout\ & ((\RF|Data[4][9]~q\) # ((!\Reg_sel[3]~input_o\)))) # (!\RF|Reg_data[1]~14_combout\ & (((\RF|Data[4][1]~q\ & \Reg_sel[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[4][9]~q\,
	datab => \RF|Data[4][1]~q\,
	datac => \RF|Reg_data[1]~14_combout\,
	datad => \Reg_sel[3]~input_o\,
	combout => \RF|Reg_data[1]~15_combout\);

-- Location: LCCOMB_X20_Y10_N26
\RF|Reg_data[1]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[1]~16_combout\ = (\Reg_sel[2]~input_o\ & (((\Reg_sel[1]~input_o\)))) # (!\Reg_sel[2]~input_o\ & ((\Reg_sel[1]~input_o\ & (\RF|Reg_data[1]~13_combout\)) # (!\Reg_sel[1]~input_o\ & ((\RF|Reg_data[1]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[2]~input_o\,
	datab => \RF|Reg_data[1]~13_combout\,
	datac => \Reg_sel[1]~input_o\,
	datad => \RF|Reg_data[1]~15_combout\,
	combout => \RF|Reg_data[1]~16_combout\);

-- Location: LCCOMB_X20_Y10_N10
\RF|Reg_data[1]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[1]~19_combout\ = (\RF|Reg_data[1]~16_combout\ & (((\RF|Reg_data[1]~18_combout\) # (!\Reg_sel[2]~input_o\)))) # (!\RF|Reg_data[1]~16_combout\ & (\RF|Reg_data[1]~11_combout\ & ((\Reg_sel[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[1]~11_combout\,
	datab => \RF|Reg_data[1]~18_combout\,
	datac => \RF|Reg_data[1]~16_combout\,
	datad => \Reg_sel[2]~input_o\,
	combout => \RF|Reg_data[1]~19_combout\);

-- Location: LCCOMB_X21_Y12_N30
\RF|Reg_data[2]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[2]~20_combout\ = (\Reg_sel[1]~input_o\ & ((\RF|Data[5][2]~q\) # ((\Reg_sel[2]~input_o\)))) # (!\Reg_sel[1]~input_o\ & (((!\Reg_sel[2]~input_o\ & \RF|Data[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[5][2]~q\,
	datab => \Reg_sel[1]~input_o\,
	datac => \Reg_sel[2]~input_o\,
	datad => \RF|Data[4][2]~q\,
	combout => \RF|Reg_data[2]~20_combout\);

-- Location: LCCOMB_X21_Y12_N2
\RF|Reg_data[2]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[2]~21_combout\ = (\Reg_sel[2]~input_o\ & ((\RF|Reg_data[2]~20_combout\ & ((\RF|Data[7][2]~q\))) # (!\RF|Reg_data[2]~20_combout\ & (\RF|Data[6][2]~q\)))) # (!\Reg_sel[2]~input_o\ & (((\RF|Reg_data[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[2]~input_o\,
	datab => \RF|Data[6][2]~q\,
	datac => \RF|Reg_data[2]~20_combout\,
	datad => \RF|Data[7][2]~q\,
	combout => \RF|Reg_data[2]~21_combout\);

-- Location: LCCOMB_X21_Y12_N28
\RF|Reg_data[2]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[2]~27_combout\ = (\Reg_sel[2]~input_o\ & (\Reg_sel[1]~input_o\)) # (!\Reg_sel[2]~input_o\ & ((\Reg_sel[1]~input_o\ & ((\RF|Data[5][10]~q\))) # (!\Reg_sel[1]~input_o\ & (\RF|Data[4][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[2]~input_o\,
	datab => \Reg_sel[1]~input_o\,
	datac => \RF|Data[4][10]~q\,
	datad => \RF|Data[5][10]~q\,
	combout => \RF|Reg_data[2]~27_combout\);

-- Location: LCCOMB_X21_Y12_N12
\RF|Reg_data[2]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[2]~28_combout\ = (\RF|Reg_data[2]~27_combout\ & ((\RF|Data[7][10]~q\) # ((!\Reg_sel[2]~input_o\)))) # (!\RF|Reg_data[2]~27_combout\ & (((\Reg_sel[2]~input_o\ & \RF|Data[6][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[7][10]~q\,
	datab => \RF|Reg_data[2]~27_combout\,
	datac => \Reg_sel[2]~input_o\,
	datad => \RF|Data[6][10]~q\,
	combout => \RF|Reg_data[2]~28_combout\);

-- Location: LCCOMB_X21_Y12_N0
\RF|Reg_data[2]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[2]~24_combout\ = (\Reg_sel[1]~input_o\ & (((\Reg_sel[2]~input_o\)))) # (!\Reg_sel[1]~input_o\ & ((\Reg_sel[2]~input_o\ & ((\RF|Data[2][2]~q\))) # (!\Reg_sel[2]~input_o\ & (\RF|Data[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[0][2]~q\,
	datab => \Reg_sel[1]~input_o\,
	datac => \Reg_sel[2]~input_o\,
	datad => \RF|Data[2][2]~q\,
	combout => \RF|Reg_data[2]~24_combout\);

-- Location: LCCOMB_X21_Y12_N26
\RF|Reg_data[2]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[2]~25_combout\ = (\Reg_sel[1]~input_o\ & ((\RF|Reg_data[2]~24_combout\ & ((\RF|Data[3][2]~q\))) # (!\RF|Reg_data[2]~24_combout\ & (\RF|Data[1][2]~q\)))) # (!\Reg_sel[1]~input_o\ & (((\RF|Reg_data[2]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[1][2]~q\,
	datab => \Reg_sel[1]~input_o\,
	datac => \RF|Data[3][2]~q\,
	datad => \RF|Reg_data[2]~24_combout\,
	combout => \RF|Reg_data[2]~25_combout\);

-- Location: LCCOMB_X21_Y12_N4
\RF|Reg_data[2]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[2]~22_combout\ = (\Reg_sel[1]~input_o\ & (((\Reg_sel[2]~input_o\)))) # (!\Reg_sel[1]~input_o\ & ((\Reg_sel[2]~input_o\ & (\RF|Data[2][10]~q\)) # (!\Reg_sel[2]~input_o\ & ((\RF|Data[0][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[2][10]~q\,
	datab => \Reg_sel[1]~input_o\,
	datac => \Reg_sel[2]~input_o\,
	datad => \RF|Data[0][10]~q\,
	combout => \RF|Reg_data[2]~22_combout\);

-- Location: LCCOMB_X21_Y12_N14
\RF|Reg_data[2]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[2]~23_combout\ = (\Reg_sel[1]~input_o\ & ((\RF|Reg_data[2]~22_combout\ & (\RF|Data[3][10]~q\)) # (!\RF|Reg_data[2]~22_combout\ & ((!\RF|Data[1][10]~q\))))) # (!\Reg_sel[1]~input_o\ & (((\RF|Reg_data[2]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[3][10]~q\,
	datab => \Reg_sel[1]~input_o\,
	datac => \RF|Reg_data[2]~22_combout\,
	datad => \RF|Data[1][10]~q\,
	combout => \RF|Reg_data[2]~23_combout\);

-- Location: LCCOMB_X21_Y12_N20
\RF|Reg_data[2]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[2]~26_combout\ = (\Reg_sel[0]~input_o\ & (((\RF|Reg_data[2]~23_combout\) # (\Reg_sel[3]~input_o\)))) # (!\Reg_sel[0]~input_o\ & (\RF|Reg_data[2]~25_combout\ & ((!\Reg_sel[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[2]~25_combout\,
	datab => \RF|Reg_data[2]~23_combout\,
	datac => \Reg_sel[0]~input_o\,
	datad => \Reg_sel[3]~input_o\,
	combout => \RF|Reg_data[2]~26_combout\);

-- Location: LCCOMB_X20_Y12_N16
\RF|Reg_data[2]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[2]~29_combout\ = (\RF|Reg_data[2]~26_combout\ & (((\RF|Reg_data[2]~28_combout\) # (!\Reg_sel[3]~input_o\)))) # (!\RF|Reg_data[2]~26_combout\ & (\RF|Reg_data[2]~21_combout\ & ((\Reg_sel[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[2]~21_combout\,
	datab => \RF|Reg_data[2]~28_combout\,
	datac => \RF|Reg_data[2]~26_combout\,
	datad => \Reg_sel[3]~input_o\,
	combout => \RF|Reg_data[2]~29_combout\);

-- Location: LCCOMB_X25_Y13_N20
\RF|Reg_data[3]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[3]~37_combout\ = (\Reg_sel[3]~input_o\ & (((\Reg_sel[0]~input_o\)))) # (!\Reg_sel[3]~input_o\ & ((\Reg_sel[0]~input_o\ & ((\RF|Data[3][11]~q\))) # (!\Reg_sel[0]~input_o\ & (\RF|Data[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[3][3]~q\,
	datab => \RF|Data[3][11]~q\,
	datac => \Reg_sel[3]~input_o\,
	datad => \Reg_sel[0]~input_o\,
	combout => \RF|Reg_data[3]~37_combout\);

-- Location: LCCOMB_X25_Y13_N26
\RF|Reg_data[3]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[3]~38_combout\ = (\Reg_sel[3]~input_o\ & ((\RF|Reg_data[3]~37_combout\ & ((\RF|Data[7][11]~q\))) # (!\RF|Reg_data[3]~37_combout\ & (\RF|Data[7][3]~q\)))) # (!\Reg_sel[3]~input_o\ & (((\RF|Reg_data[3]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[7][3]~q\,
	datab => \Reg_sel[3]~input_o\,
	datac => \RF|Data[7][11]~q\,
	datad => \RF|Reg_data[3]~37_combout\,
	combout => \RF|Reg_data[3]~38_combout\);

-- Location: LCCOMB_X25_Y13_N16
\RF|Reg_data[3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[3]~30_combout\ = (\Reg_sel[0]~input_o\ & (((\Reg_sel[3]~input_o\)) # (!\RF|Data[1][11]~q\))) # (!\Reg_sel[0]~input_o\ & (((!\Reg_sel[3]~input_o\ & \RF|Data[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[0]~input_o\,
	datab => \RF|Data[1][11]~q\,
	datac => \Reg_sel[3]~input_o\,
	datad => \RF|Data[1][3]~q\,
	combout => \RF|Reg_data[3]~30_combout\);

-- Location: LCCOMB_X25_Y13_N2
\RF|Reg_data[3]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[3]~31_combout\ = (\Reg_sel[3]~input_o\ & ((\RF|Reg_data[3]~30_combout\ & ((\RF|Data[5][11]~q\))) # (!\RF|Reg_data[3]~30_combout\ & (\RF|Data[5][3]~q\)))) # (!\Reg_sel[3]~input_o\ & (((\RF|Reg_data[3]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[5][3]~q\,
	datab => \Reg_sel[3]~input_o\,
	datac => \RF|Data[5][11]~q\,
	datad => \RF|Reg_data[3]~30_combout\,
	combout => \RF|Reg_data[3]~31_combout\);

-- Location: LCCOMB_X25_Y13_N0
\RF|Reg_data[3]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[3]~32_combout\ = (\Reg_sel[0]~input_o\ & (\Reg_sel[3]~input_o\)) # (!\Reg_sel[0]~input_o\ & ((\Reg_sel[3]~input_o\ & (\RF|Data[6][3]~q\)) # (!\Reg_sel[3]~input_o\ & ((\RF|Data[2][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[0]~input_o\,
	datab => \Reg_sel[3]~input_o\,
	datac => \RF|Data[6][3]~q\,
	datad => \RF|Data[2][3]~q\,
	combout => \RF|Reg_data[3]~32_combout\);

-- Location: LCCOMB_X25_Y13_N6
\RF|Reg_data[3]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[3]~33_combout\ = (\RF|Reg_data[3]~32_combout\ & (((\RF|Data[6][11]~q\) # (!\Reg_sel[0]~input_o\)))) # (!\RF|Reg_data[3]~32_combout\ & (!\RF|Data[2][11]~q\ & ((\Reg_sel[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[2][11]~q\,
	datab => \RF|Reg_data[3]~32_combout\,
	datac => \RF|Data[6][11]~q\,
	datad => \Reg_sel[0]~input_o\,
	combout => \RF|Reg_data[3]~33_combout\);

-- Location: LCCOMB_X25_Y13_N14
\RF|Reg_data[3]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[3]~34_combout\ = (\Reg_sel[3]~input_o\ & ((\RF|Data[4][3]~q\) # ((\Reg_sel[0]~input_o\)))) # (!\Reg_sel[3]~input_o\ & (((\RF|Data[0][3]~q\ & !\Reg_sel[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[4][3]~q\,
	datab => \RF|Data[0][3]~q\,
	datac => \Reg_sel[3]~input_o\,
	datad => \Reg_sel[0]~input_o\,
	combout => \RF|Reg_data[3]~34_combout\);

-- Location: LCCOMB_X25_Y13_N8
\RF|Reg_data[3]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[3]~35_combout\ = (\Reg_sel[0]~input_o\ & ((\RF|Reg_data[3]~34_combout\ & ((\RF|Data[4][11]~q\))) # (!\RF|Reg_data[3]~34_combout\ & (\RF|Data[0][11]~q\)))) # (!\Reg_sel[0]~input_o\ & (\RF|Reg_data[3]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[0]~input_o\,
	datab => \RF|Reg_data[3]~34_combout\,
	datac => \RF|Data[0][11]~q\,
	datad => \RF|Data[4][11]~q\,
	combout => \RF|Reg_data[3]~35_combout\);

-- Location: LCCOMB_X25_Y13_N30
\RF|Reg_data[3]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[3]~36_combout\ = (\Reg_sel[1]~input_o\ & (((\Reg_sel[2]~input_o\)))) # (!\Reg_sel[1]~input_o\ & ((\Reg_sel[2]~input_o\ & (\RF|Reg_data[3]~33_combout\)) # (!\Reg_sel[2]~input_o\ & ((\RF|Reg_data[3]~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[3]~33_combout\,
	datab => \Reg_sel[1]~input_o\,
	datac => \RF|Reg_data[3]~35_combout\,
	datad => \Reg_sel[2]~input_o\,
	combout => \RF|Reg_data[3]~36_combout\);

-- Location: LCCOMB_X25_Y13_N28
\RF|Reg_data[3]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[3]~39_combout\ = (\RF|Reg_data[3]~36_combout\ & ((\RF|Reg_data[3]~38_combout\) # ((!\Reg_sel[1]~input_o\)))) # (!\RF|Reg_data[3]~36_combout\ & (((\RF|Reg_data[3]~31_combout\ & \Reg_sel[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[3]~38_combout\,
	datab => \RF|Reg_data[3]~31_combout\,
	datac => \RF|Reg_data[3]~36_combout\,
	datad => \Reg_sel[1]~input_o\,
	combout => \RF|Reg_data[3]~39_combout\);

-- Location: LCCOMB_X21_Y14_N28
\RF|Reg_data[4]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[4]~44_combout\ = (\Reg_sel[2]~input_o\ & (((\Reg_sel[1]~input_o\)))) # (!\Reg_sel[2]~input_o\ & ((\Reg_sel[1]~input_o\ & (\RF|Data[1][4]~q\)) # (!\Reg_sel[1]~input_o\ & ((\RF|Data[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[2]~input_o\,
	datab => \RF|Data[1][4]~q\,
	datac => \Reg_sel[1]~input_o\,
	datad => \RF|Data[0][4]~q\,
	combout => \RF|Reg_data[4]~44_combout\);

-- Location: LCCOMB_X21_Y14_N30
\RF|Reg_data[4]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[4]~45_combout\ = (\Reg_sel[2]~input_o\ & ((\RF|Reg_data[4]~44_combout\ & ((\RF|Data[3][4]~q\))) # (!\RF|Reg_data[4]~44_combout\ & (\RF|Data[2][4]~q\)))) # (!\Reg_sel[2]~input_o\ & (((\RF|Reg_data[4]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[2]~input_o\,
	datab => \RF|Data[2][4]~q\,
	datac => \RF|Data[3][4]~q\,
	datad => \RF|Reg_data[4]~44_combout\,
	combout => \RF|Reg_data[4]~45_combout\);

-- Location: LCCOMB_X22_Y13_N12
\RF|Reg_data[4]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[4]~42_combout\ = (\Reg_sel[1]~input_o\ & (\Reg_sel[2]~input_o\)) # (!\Reg_sel[1]~input_o\ & ((\Reg_sel[2]~input_o\ & (\RF|Data[6][4]~q\)) # (!\Reg_sel[2]~input_o\ & ((\RF|Data[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[1]~input_o\,
	datab => \Reg_sel[2]~input_o\,
	datac => \RF|Data[6][4]~q\,
	datad => \RF|Data[4][4]~q\,
	combout => \RF|Reg_data[4]~42_combout\);

-- Location: LCCOMB_X22_Y13_N16
\RF|Reg_data[4]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[4]~43_combout\ = (\Reg_sel[1]~input_o\ & ((\RF|Reg_data[4]~42_combout\ & (\RF|Data[7][4]~q\)) # (!\RF|Reg_data[4]~42_combout\ & ((\RF|Data[5][4]~q\))))) # (!\Reg_sel[1]~input_o\ & (((\RF|Reg_data[4]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[1]~input_o\,
	datab => \RF|Data[7][4]~q\,
	datac => \RF|Data[5][4]~q\,
	datad => \RF|Reg_data[4]~42_combout\,
	combout => \RF|Reg_data[4]~43_combout\);

-- Location: LCCOMB_X21_Y14_N12
\RF|Reg_data[4]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[4]~46_combout\ = (\Reg_sel[0]~input_o\ & (((\Reg_sel[3]~input_o\)))) # (!\Reg_sel[0]~input_o\ & ((\Reg_sel[3]~input_o\ & ((\RF|Reg_data[4]~43_combout\))) # (!\Reg_sel[3]~input_o\ & (\RF|Reg_data[4]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[4]~45_combout\,
	datab => \Reg_sel[0]~input_o\,
	datac => \RF|Reg_data[4]~43_combout\,
	datad => \Reg_sel[3]~input_o\,
	combout => \RF|Reg_data[4]~46_combout\);

-- Location: LCCOMB_X21_Y10_N18
\RF|Reg_data[4]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[4]~40_combout\ = (\Reg_sel[1]~input_o\ & (((\Reg_sel[2]~input_o\)) # (!\RF|Data[1][12]~q\))) # (!\Reg_sel[1]~input_o\ & (((\RF|Data[0][12]~q\ & !\Reg_sel[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[1][12]~q\,
	datab => \Reg_sel[1]~input_o\,
	datac => \RF|Data[0][12]~q\,
	datad => \Reg_sel[2]~input_o\,
	combout => \RF|Reg_data[4]~40_combout\);

-- Location: LCCOMB_X21_Y10_N6
\RF|Reg_data[4]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[4]~41_combout\ = (\RF|Reg_data[4]~40_combout\ & ((\RF|Data[3][12]~q\) # ((!\Reg_sel[2]~input_o\)))) # (!\RF|Reg_data[4]~40_combout\ & (((\RF|Data[2][12]~q\ & \Reg_sel[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[3][12]~q\,
	datab => \RF|Reg_data[4]~40_combout\,
	datac => \RF|Data[2][12]~q\,
	datad => \Reg_sel[2]~input_o\,
	combout => \RF|Reg_data[4]~41_combout\);

-- Location: LCCOMB_X21_Y14_N6
\RF|Reg_data[4]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[4]~47_combout\ = (\Reg_sel[2]~input_o\ & (((\Reg_sel[1]~input_o\) # (\RF|Data[6][12]~q\)))) # (!\Reg_sel[2]~input_o\ & (\RF|Data[4][12]~q\ & (!\Reg_sel[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[2]~input_o\,
	datab => \RF|Data[4][12]~q\,
	datac => \Reg_sel[1]~input_o\,
	datad => \RF|Data[6][12]~q\,
	combout => \RF|Reg_data[4]~47_combout\);

-- Location: LCCOMB_X21_Y14_N20
\RF|Reg_data[4]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[4]~48_combout\ = (\RF|Reg_data[4]~47_combout\ & (((\RF|Data[7][12]~q\)) # (!\Reg_sel[1]~input_o\))) # (!\RF|Reg_data[4]~47_combout\ & (\Reg_sel[1]~input_o\ & (\RF|Data[5][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[4]~47_combout\,
	datab => \Reg_sel[1]~input_o\,
	datac => \RF|Data[5][12]~q\,
	datad => \RF|Data[7][12]~q\,
	combout => \RF|Reg_data[4]~48_combout\);

-- Location: LCCOMB_X21_Y14_N10
\RF|Reg_data[4]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[4]~49_combout\ = (\RF|Reg_data[4]~46_combout\ & (((\RF|Reg_data[4]~48_combout\)) # (!\Reg_sel[0]~input_o\))) # (!\RF|Reg_data[4]~46_combout\ & (\Reg_sel[0]~input_o\ & (\RF|Reg_data[4]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[4]~46_combout\,
	datab => \Reg_sel[0]~input_o\,
	datac => \RF|Reg_data[4]~41_combout\,
	datad => \RF|Reg_data[4]~48_combout\,
	combout => \RF|Reg_data[4]~49_combout\);

-- Location: LCCOMB_X20_Y14_N4
\RF|Reg_data[5]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[5]~50_combout\ = (\Reg_sel[0]~input_o\ & (((\Reg_sel[3]~input_o\)) # (!\RF|Data[2][13]~q\))) # (!\Reg_sel[0]~input_o\ & (((!\Reg_sel[3]~input_o\ & \RF|Data[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[2][13]~q\,
	datab => \Reg_sel[0]~input_o\,
	datac => \Reg_sel[3]~input_o\,
	datad => \RF|Data[2][5]~q\,
	combout => \RF|Reg_data[5]~50_combout\);

-- Location: LCCOMB_X20_Y14_N6
\RF|Reg_data[5]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[5]~51_combout\ = (\Reg_sel[3]~input_o\ & ((\RF|Reg_data[5]~50_combout\ & (\RF|Data[6][13]~q\)) # (!\RF|Reg_data[5]~50_combout\ & ((\RF|Data[6][5]~q\))))) # (!\Reg_sel[3]~input_o\ & (\RF|Reg_data[5]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[3]~input_o\,
	datab => \RF|Reg_data[5]~50_combout\,
	datac => \RF|Data[6][13]~q\,
	datad => \RF|Data[6][5]~q\,
	combout => \RF|Reg_data[5]~51_combout\);

-- Location: LCCOMB_X20_Y14_N22
\RF|Reg_data[5]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[5]~57_combout\ = (\Reg_sel[3]~input_o\ & ((\Reg_sel[0]~input_o\) # ((\RF|Data[7][5]~q\)))) # (!\Reg_sel[3]~input_o\ & (!\Reg_sel[0]~input_o\ & ((\RF|Data[3][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[3]~input_o\,
	datab => \Reg_sel[0]~input_o\,
	datac => \RF|Data[7][5]~q\,
	datad => \RF|Data[3][5]~q\,
	combout => \RF|Reg_data[5]~57_combout\);

-- Location: LCCOMB_X20_Y14_N0
\RF|Reg_data[5]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[5]~58_combout\ = (\Reg_sel[0]~input_o\ & ((\RF|Reg_data[5]~57_combout\ & ((\RF|Data[7][13]~q\))) # (!\RF|Reg_data[5]~57_combout\ & (\RF|Data[3][13]~q\)))) # (!\Reg_sel[0]~input_o\ & (((\RF|Reg_data[5]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[3][13]~q\,
	datab => \Reg_sel[0]~input_o\,
	datac => \RF|Reg_data[5]~57_combout\,
	datad => \RF|Data[7][13]~q\,
	combout => \RF|Reg_data[5]~58_combout\);

-- Location: LCCOMB_X20_Y14_N8
\RF|Reg_data[5]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[5]~52_combout\ = (\Reg_sel[3]~input_o\ & ((\Reg_sel[0]~input_o\) # ((\RF|Data[5][5]~q\)))) # (!\Reg_sel[3]~input_o\ & (!\Reg_sel[0]~input_o\ & ((\RF|Data[1][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[3]~input_o\,
	datab => \Reg_sel[0]~input_o\,
	datac => \RF|Data[5][5]~q\,
	datad => \RF|Data[1][5]~q\,
	combout => \RF|Reg_data[5]~52_combout\);

-- Location: LCCOMB_X20_Y14_N10
\RF|Reg_data[5]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[5]~53_combout\ = (\RF|Reg_data[5]~52_combout\ & (((\RF|Data[5][13]~q\) # (!\Reg_sel[0]~input_o\)))) # (!\RF|Reg_data[5]~52_combout\ & (!\RF|Data[1][13]~q\ & ((\Reg_sel[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[1][13]~q\,
	datab => \RF|Reg_data[5]~52_combout\,
	datac => \RF|Data[5][13]~q\,
	datad => \Reg_sel[0]~input_o\,
	combout => \RF|Reg_data[5]~53_combout\);

-- Location: LCCOMB_X21_Y14_N2
\RF|Reg_data[5]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[5]~54_combout\ = (\Reg_sel[3]~input_o\ & (((\Reg_sel[0]~input_o\)))) # (!\Reg_sel[3]~input_o\ & ((\Reg_sel[0]~input_o\ & ((\RF|Data[0][13]~q\))) # (!\Reg_sel[0]~input_o\ & (\RF|Data[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[3]~input_o\,
	datab => \RF|Data[0][5]~q\,
	datac => \RF|Data[0][13]~q\,
	datad => \Reg_sel[0]~input_o\,
	combout => \RF|Reg_data[5]~54_combout\);

-- Location: LCCOMB_X21_Y14_N16
\RF|Reg_data[5]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[5]~55_combout\ = (\Reg_sel[3]~input_o\ & ((\RF|Reg_data[5]~54_combout\ & (\RF|Data[4][13]~q\)) # (!\RF|Reg_data[5]~54_combout\ & ((\RF|Data[4][5]~q\))))) # (!\Reg_sel[3]~input_o\ & (\RF|Reg_data[5]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[3]~input_o\,
	datab => \RF|Reg_data[5]~54_combout\,
	datac => \RF|Data[4][13]~q\,
	datad => \RF|Data[4][5]~q\,
	combout => \RF|Reg_data[5]~55_combout\);

-- Location: LCCOMB_X20_Y14_N24
\RF|Reg_data[5]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[5]~56_combout\ = (\Reg_sel[1]~input_o\ & ((\RF|Reg_data[5]~53_combout\) # ((\Reg_sel[2]~input_o\)))) # (!\Reg_sel[1]~input_o\ & (((!\Reg_sel[2]~input_o\ & \RF|Reg_data[5]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[5]~53_combout\,
	datab => \Reg_sel[1]~input_o\,
	datac => \Reg_sel[2]~input_o\,
	datad => \RF|Reg_data[5]~55_combout\,
	combout => \RF|Reg_data[5]~56_combout\);

-- Location: LCCOMB_X20_Y14_N2
\RF|Reg_data[5]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[5]~59_combout\ = (\Reg_sel[2]~input_o\ & ((\RF|Reg_data[5]~56_combout\ & ((\RF|Reg_data[5]~58_combout\))) # (!\RF|Reg_data[5]~56_combout\ & (\RF|Reg_data[5]~51_combout\)))) # (!\Reg_sel[2]~input_o\ & (((\RF|Reg_data[5]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[5]~51_combout\,
	datab => \RF|Reg_data[5]~58_combout\,
	datac => \Reg_sel[2]~input_o\,
	datad => \RF|Reg_data[5]~56_combout\,
	combout => \RF|Reg_data[5]~59_combout\);

-- Location: LCCOMB_X19_Y13_N24
\RF|Reg_data[6]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[6]~62_combout\ = (\Reg_sel[1]~input_o\ & (((\Reg_sel[2]~input_o\)))) # (!\Reg_sel[1]~input_o\ & ((\Reg_sel[2]~input_o\ & ((\RF|Data[2][14]~q\))) # (!\Reg_sel[2]~input_o\ & (\RF|Data[0][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[1]~input_o\,
	datab => \RF|Data[0][14]~q\,
	datac => \RF|Data[2][14]~q\,
	datad => \Reg_sel[2]~input_o\,
	combout => \RF|Reg_data[6]~62_combout\);

-- Location: LCCOMB_X19_Y13_N14
\RF|Reg_data[6]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[6]~63_combout\ = (\RF|Reg_data[6]~62_combout\ & (((\RF|Data[3][14]~q\) # (!\Reg_sel[1]~input_o\)))) # (!\RF|Reg_data[6]~62_combout\ & (!\RF|Data[1][14]~q\ & (\Reg_sel[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[1][14]~q\,
	datab => \RF|Reg_data[6]~62_combout\,
	datac => \Reg_sel[1]~input_o\,
	datad => \RF|Data[3][14]~q\,
	combout => \RF|Reg_data[6]~63_combout\);

-- Location: LCCOMB_X21_Y11_N6
\RF|Reg_data[6]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[6]~64_combout\ = (\Reg_sel[1]~input_o\ & (\Reg_sel[2]~input_o\)) # (!\Reg_sel[1]~input_o\ & ((\Reg_sel[2]~input_o\ & ((\RF|Data[2][6]~q\))) # (!\Reg_sel[2]~input_o\ & (\RF|Data[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[1]~input_o\,
	datab => \Reg_sel[2]~input_o\,
	datac => \RF|Data[0][6]~q\,
	datad => \RF|Data[2][6]~q\,
	combout => \RF|Reg_data[6]~64_combout\);

-- Location: LCCOMB_X20_Y11_N20
\RF|Reg_data[6]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[6]~65_combout\ = (\RF|Reg_data[6]~64_combout\ & ((\RF|Data[3][6]~q\) # ((!\Reg_sel[1]~input_o\)))) # (!\RF|Reg_data[6]~64_combout\ & (((\Reg_sel[1]~input_o\ & \RF|Data[1][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[6]~64_combout\,
	datab => \RF|Data[3][6]~q\,
	datac => \Reg_sel[1]~input_o\,
	datad => \RF|Data[1][6]~q\,
	combout => \RF|Reg_data[6]~65_combout\);

-- Location: LCCOMB_X19_Y13_N12
\RF|Reg_data[6]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[6]~66_combout\ = (\Reg_sel[3]~input_o\ & (\Reg_sel[0]~input_o\)) # (!\Reg_sel[3]~input_o\ & ((\Reg_sel[0]~input_o\ & (\RF|Reg_data[6]~63_combout\)) # (!\Reg_sel[0]~input_o\ & ((\RF|Reg_data[6]~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[3]~input_o\,
	datab => \Reg_sel[0]~input_o\,
	datac => \RF|Reg_data[6]~63_combout\,
	datad => \RF|Reg_data[6]~65_combout\,
	combout => \RF|Reg_data[6]~66_combout\);

-- Location: LCCOMB_X19_Y13_N10
\RF|Reg_data[6]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[6]~67_combout\ = (\Reg_sel[2]~input_o\ & (((\Reg_sel[1]~input_o\)))) # (!\Reg_sel[2]~input_o\ & ((\Reg_sel[1]~input_o\ & ((\RF|Data[5][14]~q\))) # (!\Reg_sel[1]~input_o\ & (\RF|Data[4][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[2]~input_o\,
	datab => \RF|Data[4][14]~q\,
	datac => \Reg_sel[1]~input_o\,
	datad => \RF|Data[5][14]~q\,
	combout => \RF|Reg_data[6]~67_combout\);

-- Location: LCCOMB_X19_Y13_N8
\RF|Reg_data[6]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[6]~68_combout\ = (\RF|Reg_data[6]~67_combout\ & ((\RF|Data[7][14]~q\) # ((!\Reg_sel[2]~input_o\)))) # (!\RF|Reg_data[6]~67_combout\ & (((\RF|Data[6][14]~q\ & \Reg_sel[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[7][14]~q\,
	datab => \RF|Reg_data[6]~67_combout\,
	datac => \RF|Data[6][14]~q\,
	datad => \Reg_sel[2]~input_o\,
	combout => \RF|Reg_data[6]~68_combout\);

-- Location: LCCOMB_X19_Y13_N4
\RF|Reg_data[6]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[6]~60_combout\ = (\Reg_sel[2]~input_o\ & (((\Reg_sel[1]~input_o\)))) # (!\Reg_sel[2]~input_o\ & ((\Reg_sel[1]~input_o\ & ((\RF|Data[5][6]~q\))) # (!\Reg_sel[1]~input_o\ & (\RF|Data[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[4][6]~q\,
	datab => \Reg_sel[2]~input_o\,
	datac => \Reg_sel[1]~input_o\,
	datad => \RF|Data[5][6]~q\,
	combout => \RF|Reg_data[6]~60_combout\);

-- Location: LCCOMB_X19_Y13_N18
\RF|Reg_data[6]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[6]~61_combout\ = (\Reg_sel[2]~input_o\ & ((\RF|Reg_data[6]~60_combout\ & (\RF|Data[7][6]~q\)) # (!\RF|Reg_data[6]~60_combout\ & ((\RF|Data[6][6]~q\))))) # (!\Reg_sel[2]~input_o\ & (((\RF|Reg_data[6]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[7][6]~q\,
	datab => \Reg_sel[2]~input_o\,
	datac => \RF|Reg_data[6]~60_combout\,
	datad => \RF|Data[6][6]~q\,
	combout => \RF|Reg_data[6]~61_combout\);

-- Location: LCCOMB_X19_Y13_N30
\RF|Reg_data[6]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[6]~69_combout\ = (\RF|Reg_data[6]~66_combout\ & (((\RF|Reg_data[6]~68_combout\)) # (!\Reg_sel[3]~input_o\))) # (!\RF|Reg_data[6]~66_combout\ & (\Reg_sel[3]~input_o\ & ((\RF|Reg_data[6]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[6]~66_combout\,
	datab => \Reg_sel[3]~input_o\,
	datac => \RF|Reg_data[6]~68_combout\,
	datad => \RF|Reg_data[6]~61_combout\,
	combout => \RF|Reg_data[6]~69_combout\);

-- Location: LCCOMB_X19_Y11_N22
\RF|Reg_data[7]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[7]~70_combout\ = (\Reg_sel[0]~input_o\ & (((\Reg_sel[3]~input_o\)) # (!\RF|Data[1][15]~q\))) # (!\Reg_sel[0]~input_o\ & (((!\Reg_sel[3]~input_o\ & \RF|Data[1][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reg_sel[0]~input_o\,
	datab => \RF|Data[1][15]~q\,
	datac => \Reg_sel[3]~input_o\,
	datad => \RF|Data[1][7]~q\,
	combout => \RF|Reg_data[7]~70_combout\);

-- Location: LCCOMB_X19_Y14_N30
\RF|Reg_data[7]~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[7]~71_combout\ = (\RF|Reg_data[7]~70_combout\ & (((\RF|Data[5][15]~q\)) # (!\Reg_sel[3]~input_o\))) # (!\RF|Reg_data[7]~70_combout\ & (\Reg_sel[3]~input_o\ & ((\RF|Data[5][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[7]~70_combout\,
	datab => \Reg_sel[3]~input_o\,
	datac => \RF|Data[5][15]~q\,
	datad => \RF|Data[5][7]~q\,
	combout => \RF|Reg_data[7]~71_combout\);

-- Location: LCCOMB_X19_Y14_N0
\RF|Reg_data[7]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[7]~72_combout\ = (\Reg_sel[3]~input_o\ & (((\RF|Data[6][7]~q\) # (\Reg_sel[0]~input_o\)))) # (!\Reg_sel[3]~input_o\ & (\RF|Data[2][7]~q\ & ((!\Reg_sel[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[2][7]~q\,
	datab => \RF|Data[6][7]~q\,
	datac => \Reg_sel[3]~input_o\,
	datad => \Reg_sel[0]~input_o\,
	combout => \RF|Reg_data[7]~72_combout\);

-- Location: LCCOMB_X19_Y14_N22
\RF|Reg_data[7]~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[7]~73_combout\ = (\RF|Reg_data[7]~72_combout\ & (((\RF|Data[6][15]~q\) # (!\Reg_sel[0]~input_o\)))) # (!\RF|Reg_data[7]~72_combout\ & (!\RF|Data[2][15]~q\ & (\Reg_sel[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[2][15]~q\,
	datab => \RF|Reg_data[7]~72_combout\,
	datac => \Reg_sel[0]~input_o\,
	datad => \RF|Data[6][15]~q\,
	combout => \RF|Reg_data[7]~73_combout\);

-- Location: LCCOMB_X19_Y14_N26
\RF|Reg_data[7]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[7]~74_combout\ = (\Reg_sel[3]~input_o\ & (((\RF|Data[4][7]~q\) # (\Reg_sel[0]~input_o\)))) # (!\Reg_sel[3]~input_o\ & (\RF|Data[0][7]~q\ & ((!\Reg_sel[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[0][7]~q\,
	datab => \RF|Data[4][7]~q\,
	datac => \Reg_sel[3]~input_o\,
	datad => \Reg_sel[0]~input_o\,
	combout => \RF|Reg_data[7]~74_combout\);

-- Location: LCCOMB_X19_Y14_N18
\RF|Reg_data[7]~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[7]~75_combout\ = (\RF|Reg_data[7]~74_combout\ & (((\RF|Data[4][15]~q\) # (!\Reg_sel[0]~input_o\)))) # (!\RF|Reg_data[7]~74_combout\ & (\RF|Data[0][15]~q\ & ((\Reg_sel[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[7]~74_combout\,
	datab => \RF|Data[0][15]~q\,
	datac => \RF|Data[4][15]~q\,
	datad => \Reg_sel[0]~input_o\,
	combout => \RF|Reg_data[7]~75_combout\);

-- Location: LCCOMB_X19_Y14_N12
\RF|Reg_data[7]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[7]~76_combout\ = (\Reg_sel[2]~input_o\ & ((\RF|Reg_data[7]~73_combout\) # ((\Reg_sel[1]~input_o\)))) # (!\Reg_sel[2]~input_o\ & (((!\Reg_sel[1]~input_o\ & \RF|Reg_data[7]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[7]~73_combout\,
	datab => \Reg_sel[2]~input_o\,
	datac => \Reg_sel[1]~input_o\,
	datad => \RF|Reg_data[7]~75_combout\,
	combout => \RF|Reg_data[7]~76_combout\);

-- Location: LCCOMB_X20_Y14_N12
\RF|Reg_data[7]~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[7]~77_combout\ = (\Reg_sel[3]~input_o\ & (((\Reg_sel[0]~input_o\)))) # (!\Reg_sel[3]~input_o\ & ((\Reg_sel[0]~input_o\ & (\RF|Data[3][15]~q\)) # (!\Reg_sel[0]~input_o\ & ((\RF|Data[3][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Data[3][15]~q\,
	datab => \RF|Data[3][7]~q\,
	datac => \Reg_sel[3]~input_o\,
	datad => \Reg_sel[0]~input_o\,
	combout => \RF|Reg_data[7]~77_combout\);

-- Location: LCCOMB_X20_Y14_N26
\RF|Reg_data[7]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[7]~78_combout\ = (\RF|Reg_data[7]~77_combout\ & ((\RF|Data[7][15]~q\) # ((!\Reg_sel[3]~input_o\)))) # (!\RF|Reg_data[7]~77_combout\ & (((\Reg_sel[3]~input_o\ & \RF|Data[7][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[7]~77_combout\,
	datab => \RF|Data[7][15]~q\,
	datac => \Reg_sel[3]~input_o\,
	datad => \RF|Data[7][7]~q\,
	combout => \RF|Reg_data[7]~78_combout\);

-- Location: LCCOMB_X19_Y14_N10
\RF|Reg_data[7]~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RF|Reg_data[7]~79_combout\ = (\RF|Reg_data[7]~76_combout\ & (((\RF|Reg_data[7]~78_combout\) # (!\Reg_sel[1]~input_o\)))) # (!\RF|Reg_data[7]~76_combout\ & (\RF|Reg_data[7]~71_combout\ & (\Reg_sel[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RF|Reg_data[7]~71_combout\,
	datab => \RF|Reg_data[7]~76_combout\,
	datac => \Reg_sel[1]~input_o\,
	datad => \RF|Reg_data[7]~78_combout\,
	combout => \RF|Reg_data[7]~79_combout\);

-- Location: UNVM_X0_Y22_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_end_addr => -1,
	addr_range2_offset => -1,
	addr_range3_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X25_Y34_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X25_Y33_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);

ww_CF_out <= \CF_out~output_o\;

ww_ZF_out <= \ZF_out~output_o\;

ww_output_Reg(0) <= \output_Reg[0]~output_o\;

ww_output_Reg(1) <= \output_Reg[1]~output_o\;

ww_output_Reg(2) <= \output_Reg[2]~output_o\;

ww_output_Reg(3) <= \output_Reg[3]~output_o\;

ww_output_Reg(4) <= \output_Reg[4]~output_o\;

ww_output_Reg(5) <= \output_Reg[5]~output_o\;

ww_output_Reg(6) <= \output_Reg[6]~output_o\;

ww_output_Reg(7) <= \output_Reg[7]~output_o\;
END structure;


