// Seed: 1152877418
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  assign module_1.id_3 = 0;
  inout wire id_6;
  input wire id_5;
  output wand id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_5 + 1;
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1
);
  assign id_0 = {id_1{id_1}};
  always begin : LABEL_0
    id_0 <= 1 ? -1'b0 : -1;
  end
  assign id_0 = id_1;
  supply0 id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_3 = 1;
endmodule
