

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Fri Oct 20 10:30:49 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  11360713|  13590985|  11360713|  13590985|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |                         |       Latency       |     Iteration     |  Initiation Interval  | Trip |          |
        |        Loop Name        |    min   |    max   |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |- Row_Loop               |  11360712|  13590984| 1032792 ~ 1235544 |          -|          -|    11|    no    |
        | + Col_Loop              |   1032790|   1235542|   93890 ~ 112322  |          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |     93888|    112320|    1467 ~ 1755    |          -|          -|    64|    no    |
        |   +++ W_Row_Loop        |      1464|      1752|     488 ~ 584     |          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |       486|       582|     162 ~ 194     |          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |       160|       192|       5 ~ 6       |          -|          -|    32|    no    |
        +-------------------------+----------+----------+-------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 4 
7 --> 8 6 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 12 13 
12 --> 13 
13 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%w_sum_1 = alloca float"   --->   Operation 14 'alloca' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5408 x float]* %max_pool_1_out) nounwind, !map !7"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7744 x float]* %conv_out) nounwind, !map !14"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_2_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.81ns)   --->   "store float 0.000000e+00, float* %w_sum_1" [conv_2/conv_2.cpp:9]   --->   Operation 18 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %1" [conv_2/conv_2.cpp:9]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 20 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln9, %Row_Loop_end ]" [conv_2/conv_2.cpp:9]   --->   Operation 21 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%add_ln9 = add i7 %phi_mul, 11" [conv_2/conv_2.cpp:9]   --->   Operation 22 'add' 'add_ln9' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.30ns)   --->   "%icmp_ln9 = icmp eq i4 %r_0, -5" [conv_2/conv_2.cpp:9]   --->   Operation 23 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv_2/conv_2.cpp:9]   --->   Operation 25 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %8, label %Row_Loop_begin" [conv_2/conv_2.cpp:9]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv_2/conv_2.cpp:10]   --->   Operation 27 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv_2/conv_2.cpp:10]   --->   Operation 28 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %2" [conv_2/conv_2.cpp:12]   --->   Operation 29 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [conv_2/conv_2.cpp:50]   --->   Operation 30 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 31 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln12 = icmp eq i4 %c_0, -5" [conv_2/conv_2.cpp:12]   --->   Operation 32 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 33 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [conv_2/conv_2.cpp:12]   --->   Operation 34 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %Row_Loop_end, label %Col_Loop_begin" [conv_2/conv_2.cpp:12]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv_2/conv_2.cpp:13]   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_2/conv_2.cpp:13]   --->   Operation 37 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %c_0 to i7" [conv_2/conv_2.cpp:39]   --->   Operation 38 'zext' 'zext_ln39' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.87ns)   --->   "%add_ln39 = add i7 %phi_mul, %zext_ln39" [conv_2/conv_2.cpp:39]   --->   Operation 39 'add' 'add_ln39' <Predicate = (!icmp_ln12)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_9 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %add_ln39, i6 0)" [conv_2/conv_2.cpp:15]   --->   Operation 40 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i13 %tmp_9 to i14" [conv_2/conv_2.cpp:15]   --->   Operation 41 'zext' 'zext_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.76ns)   --->   "br label %3" [conv_2/conv_2.cpp:15]   --->   Operation 42 'br' <Predicate = (!icmp_ln12)> <Delay = 1.76>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1) nounwind" [conv_2/conv_2.cpp:49]   --->   Operation 43 'specregionend' 'empty_16' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [conv_2/conv_2.cpp:9]   --->   Operation 44 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%f_0 = phi i7 [ 0, %Col_Loop_begin ], [ %f, %Filter2_Loop_end ]"   --->   Operation 45 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.48ns)   --->   "%icmp_ln15 = icmp eq i7 %f_0, -64" [conv_2/conv_2.cpp:15]   --->   Operation 46 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 47 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.87ns)   --->   "%f = add i7 %f_0, 1" [conv_2/conv_2.cpp:15]   --->   Operation 48 'add' 'f' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %Col_Loop_end, label %Filter2_Loop_begin" [conv_2/conv_2.cpp:15]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %f_0 to i64" [conv_2/conv_2.cpp:31]   --->   Operation 50 'zext' 'zext_ln31' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i7 %f_0 to i14" [conv_2/conv_2.cpp:39]   --->   Operation 51 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.67ns)   --->   "%add_ln39_1 = add i14 %zext_ln15, %zext_ln39_2" [conv_2/conv_2.cpp:39]   --->   Operation 52 'add' 'add_ln39_1' <Predicate = (!icmp_ln15)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i14 %add_ln39_1 to i64" [conv_2/conv_2.cpp:39]   --->   Operation 53 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [7744 x float]* %conv_out, i64 0, i64 %zext_ln39_3" [conv_2/conv_2.cpp:39]   --->   Operation 54 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%conv_2_bias_addr = getelementptr inbounds [64 x float]* @conv_2_bias, i64 0, i64 %zext_ln31" [conv_2/conv_2.cpp:35]   --->   Operation 55 'getelementptr' 'conv_2_bias_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (3.25ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [conv_2/conv_2.cpp:35]   --->   Operation 56 'load' 'conv_2_bias_load' <Predicate = (!icmp_ln15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [conv_2/conv_2.cpp:48]   --->   Operation 57 'specregionend' 'empty_15' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %2" [conv_2/conv_2.cpp:12]   --->   Operation 58 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv_2/conv_2.cpp:16]   --->   Operation 59 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_2/conv_2.cpp:16]   --->   Operation 60 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i7 %f_0 to i16" [conv_2/conv_2.cpp:39]   --->   Operation 61 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/2] (3.25ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [conv_2/conv_2.cpp:35]   --->   Operation 62 'load' 'conv_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_5 : Operation 63 [1/1] (1.76ns)   --->   "br label %4" [conv_2/conv_2.cpp:19]   --->   Operation 63 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 5.22>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 64 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %wr_0 to i4" [conv_2/conv_2.cpp:19]   --->   Operation 65 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.95ns)   --->   "%icmp_ln19 = icmp eq i2 %wr_0, -1" [conv_2/conv_2.cpp:19]   --->   Operation 66 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 67 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv_2/conv_2.cpp:19]   --->   Operation 68 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %Filter2_Loop_end, label %W_Row_Loop_begin" [conv_2/conv_2.cpp:19]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [conv_2/conv_2.cpp:20]   --->   Operation 70 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv_2/conv_2.cpp:20]   --->   Operation 71 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i2 %wr_0 to i5" [conv_2/conv_2.cpp:31]   --->   Operation 72 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv_2/conv_2.cpp:31]   --->   Operation 73 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i4 %tmp_s to i5" [conv_2/conv_2.cpp:31]   --->   Operation 74 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.73ns)   --->   "%sub_ln31 = sub i5 %zext_ln31_2, %zext_ln31_1" [conv_2/conv_2.cpp:31]   --->   Operation 75 'sub' 'sub_ln31' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i5 %sub_ln31 to i6" [conv_2/conv_2.cpp:31]   --->   Operation 76 'sext' 'sext_ln31' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.73ns)   --->   "%add_ln31 = add i4 %zext_ln19, %r_0" [conv_2/conv_2.cpp:31]   --->   Operation 77 'add' 'add_ln31' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i4 %add_ln31 to i8" [conv_2/conv_2.cpp:31]   --->   Operation 78 'zext' 'zext_ln31_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (3.49ns)   --->   "%mul_ln31 = mul i8 %zext_ln31_3, 13" [conv_2/conv_2.cpp:31]   --->   Operation 79 'mul' 'mul_ln31' <Predicate = (!icmp_ln19)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.95ns)   --->   "%icmp_ln33 = icmp eq i2 %wr_0, -2" [conv_2/conv_2.cpp:33]   --->   Operation 80 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln19)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.76ns)   --->   "br label %5" [conv_2/conv_2.cpp:22]   --->   Operation 81 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_4) nounwind" [conv_2/conv_2.cpp:47]   --->   Operation 82 'specregionend' 'empty_14' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "br label %3" [conv_2/conv_2.cpp:15]   --->   Operation 83 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %W_Col_Loop_end ]"   --->   Operation 84 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i2 %wc_0 to i4" [conv_2/conv_2.cpp:22]   --->   Operation 85 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.95ns)   --->   "%icmp_ln22 = icmp eq i2 %wc_0, -1" [conv_2/conv_2.cpp:22]   --->   Operation 86 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 87 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [conv_2/conv_2.cpp:22]   --->   Operation 88 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %W_Row_Loop_end, label %W_Col_Loop_begin" [conv_2/conv_2.cpp:22]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_2/conv_2.cpp:23]   --->   Operation 90 'specloopname' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_2/conv_2.cpp:23]   --->   Operation 91 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln31_4 = zext i2 %wc_0 to i6" [conv_2/conv_2.cpp:31]   --->   Operation 92 'zext' 'zext_ln31_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.78ns)   --->   "%add_ln31_2 = add i6 %sext_ln31, %zext_ln31_4" [conv_2/conv_2.cpp:31]   --->   Operation 93 'add' 'add_ln31_2' <Predicate = (!icmp_ln22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i6 %add_ln31_2 to i5" [conv_2/conv_2.cpp:31]   --->   Operation 94 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln31, i5 0)" [conv_2/conv_2.cpp:31]   --->   Operation 95 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.73ns)   --->   "%add_ln31_1 = add i4 %zext_ln22, %c_0" [conv_2/conv_2.cpp:31]   --->   Operation 96 'add' 'add_ln31_1' <Predicate = (!icmp_ln22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln31_6 = zext i4 %add_ln31_1 to i8" [conv_2/conv_2.cpp:31]   --->   Operation 97 'zext' 'zext_ln31_6' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.91ns)   --->   "%add_ln31_3 = add i8 %mul_ln31, %zext_ln31_6" [conv_2/conv_2.cpp:31]   --->   Operation 98 'add' 'add_ln31_3' <Predicate = (!icmp_ln22)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_11 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln31_3, i5 0)" [conv_2/conv_2.cpp:33]   --->   Operation 99 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i13 %tmp_11 to i14" [conv_2/conv_2.cpp:33]   --->   Operation 100 'zext' 'zext_ln33' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.95ns)   --->   "%icmp_ln33_1 = icmp eq i2 %wc_0, -2" [conv_2/conv_2.cpp:33]   --->   Operation 101 'icmp' 'icmp_ln33_1' <Predicate = (!icmp_ln22)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (1.76ns)   --->   "br label %._crit_edge" [conv_2/conv_2.cpp:25]   --->   Operation 102 'br' <Predicate = (!icmp_ln22)> <Delay = 1.76>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_5) nounwind" [conv_2/conv_2.cpp:46]   --->   Operation 103 'specregionend' 'empty_13' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "br label %4" [conv_2/conv_2.cpp:19]   --->   Operation 104 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.06>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%ch_0 = phi i6 [ 0, %W_Col_Loop_begin ], [ %ch, %._crit_edge.backedge ]"   --->   Operation 105 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (1.42ns)   --->   "%icmp_ln25 = icmp eq i6 %ch_0, -32" [conv_2/conv_2.cpp:25]   --->   Operation 106 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 107 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (1.82ns)   --->   "%ch = add i6 %ch_0, 1" [conv_2/conv_2.cpp:25]   --->   Operation 108 'add' 'ch' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %W_Col_Loop_end, label %6" [conv_2/conv_2.cpp:25]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%trunc_ln27 = trunc i6 %ch_0 to i2" [conv_2/conv_2.cpp:27]   --->   Operation 110 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%or_ln27 = or i2 %trunc_ln27, %wr_0" [conv_2/conv_2.cpp:27]   --->   Operation 111 'or' 'or_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %ch_0, i32 2, i32 4)" [conv_2/conv_2.cpp:27]   --->   Operation 112 'partselect' 'tmp_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%or_ln27_2 = or i2 %or_ln27, %wc_0" [conv_2/conv_2.cpp:27]   --->   Operation 113 'or' 'or_ln27_2' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%or_ln27_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_3, i2 %or_ln27_2)" [conv_2/conv_2.cpp:27]   --->   Operation 114 'bitconcatenate' 'or_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.36ns) (out node of the LUT)   --->   "%icmp_ln27 = icmp eq i5 %or_ln27_1, 0" [conv_2/conv_2.cpp:27]   --->   Operation 115 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln25)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln31_5 = zext i6 %ch_0 to i10" [conv_2/conv_2.cpp:31]   --->   Operation 116 'zext' 'zext_ln31_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln31_7 = zext i6 %ch_0 to i14" [conv_2/conv_2.cpp:31]   --->   Operation 117 'zext' 'zext_ln31_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (1.73ns)   --->   "%add_ln31_4 = add i10 %tmp_10, %zext_ln31_5" [conv_2/conv_2.cpp:31]   --->   Operation 118 'add' 'add_ln31_4' <Predicate = (!icmp_ln25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_17_cast = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %add_ln31_4, i6 0)" [conv_2/conv_2.cpp:31]   --->   Operation 119 'bitconcatenate' 'tmp_17_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (2.07ns)   --->   "%add_ln31_5 = add i16 %tmp_17_cast, %zext_ln39_1" [conv_2/conv_2.cpp:31]   --->   Operation 120 'add' 'add_ln31_5' <Predicate = (!icmp_ln25)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln31_8 = zext i16 %add_ln31_5 to i64" [conv_2/conv_2.cpp:31]   --->   Operation 121 'zext' 'zext_ln31_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%conv_2_weights_addr = getelementptr [18432 x float]* @conv_2_weights, i64 0, i64 %zext_ln31_8" [conv_2/conv_2.cpp:31]   --->   Operation 122 'getelementptr' 'conv_2_weights_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (1.67ns)   --->   "%add_ln31_6 = add i14 %zext_ln33, %zext_ln31_7" [conv_2/conv_2.cpp:31]   --->   Operation 123 'add' 'add_ln31_6' <Predicate = (!icmp_ln25)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln31_9 = zext i14 %add_ln31_6 to i64" [conv_2/conv_2.cpp:31]   --->   Operation 124 'zext' 'zext_ln31_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln31_9" [conv_2/conv_2.cpp:31]   --->   Operation 125 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 126 [2/2] (3.25ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [conv_2/conv_2.cpp:31]   --->   Operation 126 'load' 'conv_2_weights_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_8 : Operation 127 [2/2] (3.25ns)   --->   "%max_pool_1_out_load = load float* %max_pool_1_out_addr, align 4" [conv_2/conv_2.cpp:31]   --->   Operation 127 'load' 'max_pool_1_out_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7744> <RAM>
ST_8 : Operation 128 [1/1] (1.42ns)   --->   "%icmp_ln33_2 = icmp eq i6 %ch_0, 31" [conv_2/conv_2.cpp:33]   --->   Operation 128 'icmp' 'icmp_ln33_2' <Predicate = (!icmp_ln25)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln33_1)   --->   "%and_ln33 = and i1 %icmp_ln33_1, %icmp_ln33_2" [conv_2/conv_2.cpp:33]   --->   Operation 129 'and' 'and_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln33_1 = and i1 %and_ln33, %icmp_ln33" [conv_2/conv_2.cpp:33]   --->   Operation 130 'and' 'and_ln33_1' <Predicate = (!icmp_ln25)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_6) nounwind" [conv_2/conv_2.cpp:45]   --->   Operation 131 'specregionend' 'empty_12' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "br label %5" [conv_2/conv_2.cpp:22]   --->   Operation 132 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 15.6>
ST_9 : Operation 133 [1/2] (3.25ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [conv_2/conv_2.cpp:31]   --->   Operation 133 'load' 'conv_2_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18432> <ROM>
ST_9 : Operation 134 [1/2] (3.25ns)   --->   "%max_pool_1_out_load = load float* %max_pool_1_out_addr, align 4" [conv_2/conv_2.cpp:31]   --->   Operation 134 'load' 'max_pool_1_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7744> <RAM>
ST_9 : Operation 135 [2/2] (12.3ns)   --->   "%tmp = fmul float %conv_2_weights_load, %max_pool_1_out_load" [conv_2/conv_2.cpp:31]   --->   Operation 135 'fmul' 'tmp' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 34.9>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%w_sum_1_load = load float* %w_sum_1" [conv_2/conv_2.cpp:27]   --->   Operation 136 'load' 'w_sum_1_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.69ns)   --->   "%select_ln27 = select i1 %icmp_ln27, float 0.000000e+00, float %w_sum_1_load" [conv_2/conv_2.cpp:27]   --->   Operation 137 'select' 'select_ln27' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 138 [1/2] (12.3ns)   --->   "%tmp = fmul float %conv_2_weights_load, %max_pool_1_out_load" [conv_2/conv_2.cpp:31]   --->   Operation 138 'fmul' 'tmp' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [2/2] (22.5ns)   --->   "%w_sum = fadd float %select_ln27, %tmp" [conv_2/conv_2.cpp:31]   --->   Operation 139 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 24.3>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind" [conv_2/conv_2.cpp:26]   --->   Operation 140 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/2] (22.5ns)   --->   "%w_sum = fadd float %select_ln27, %tmp" [conv_2/conv_2.cpp:31]   --->   Operation 141 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %and_ln33_1, label %7, label %.._crit_edge.backedge_crit_edge" [conv_2/conv_2.cpp:33]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (1.81ns)   --->   "store float %w_sum, float* %w_sum_1" [conv_2/conv_2.cpp:33]   --->   Operation 143 'store' <Predicate = (!and_ln33_1)> <Delay = 1.81>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [conv_2/conv_2.cpp:33]   --->   Operation 144 'br' <Predicate = (!and_ln33_1)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 22.5>
ST_12 : Operation 145 [2/2] (22.5ns)   --->   "%w_sum_2 = fadd float %w_sum, %conv_2_bias_load" [conv_2/conv_2.cpp:35]   --->   Operation 145 'fadd' 'w_sum_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 33.5>
ST_13 : Operation 146 [1/2] (22.5ns)   --->   "%w_sum_2 = fadd float %w_sum, %conv_2_bias_load" [conv_2/conv_2.cpp:35]   --->   Operation 146 'fadd' 'w_sum_2' <Predicate = (and_ln33_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast float %w_sum_2 to i32" [conv_2/conv_2.cpp:38]   --->   Operation 147 'bitcast' 'bitcast_ln38' <Predicate = (and_ln33_1)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln38, i32 23, i32 30)" [conv_2/conv_2.cpp:38]   --->   Operation 148 'partselect' 'tmp_7' <Predicate = (and_ln33_1)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38 to i23" [conv_2/conv_2.cpp:38]   --->   Operation 149 'trunc' 'trunc_ln38' <Predicate = (and_ln33_1)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (1.55ns)   --->   "%icmp_ln38 = icmp ne i8 %tmp_7, -1" [conv_2/conv_2.cpp:38]   --->   Operation 150 'icmp' 'icmp_ln38' <Predicate = (and_ln33_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (2.44ns)   --->   "%icmp_ln38_1 = icmp eq i23 %trunc_ln38, 0" [conv_2/conv_2.cpp:38]   --->   Operation 151 'icmp' 'icmp_ln38_1' <Predicate = (and_ln33_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node w_sum_3)   --->   "%or_ln38 = or i1 %icmp_ln38_1, %icmp_ln38" [conv_2/conv_2.cpp:38]   --->   Operation 152 'or' 'or_ln38' <Predicate = (and_ln33_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (6.78ns)   --->   "%tmp_8 = fcmp ogt float %w_sum_2, 0.000000e+00" [conv_2/conv_2.cpp:38]   --->   Operation 153 'fcmp' 'tmp_8' <Predicate = (and_ln33_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node w_sum_3)   --->   "%and_ln38 = and i1 %or_ln38, %tmp_8" [conv_2/conv_2.cpp:38]   --->   Operation 154 'and' 'and_ln38' <Predicate = (and_ln33_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_3 = select i1 %and_ln38, float %w_sum_2, float 0.000000e+00" [conv_2/conv_2.cpp:38]   --->   Operation 155 'select' 'w_sum_3' <Predicate = (and_ln33_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (3.25ns)   --->   "store float %w_sum_3, float* %conv_out_addr, align 4" [conv_2/conv_2.cpp:39]   --->   Operation 156 'store' <Predicate = (and_ln33_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7744> <RAM>
ST_13 : Operation 157 [1/1] (1.81ns)   --->   "store float %w_sum_2, float* %w_sum_1" [conv_2/conv_2.cpp:43]   --->   Operation 157 'store' <Predicate = (and_ln33_1)> <Delay = 1.81>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [conv_2/conv_2.cpp:43]   --->   Operation 158 'br' <Predicate = (and_ln33_1)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w_sum_1             (alloca           ) [ 01111111111111]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000000000]
store_ln9           (store            ) [ 00000000000000]
br_ln9              (br               ) [ 01111111111111]
r_0                 (phi              ) [ 00101111111111]
phi_mul             (phi              ) [ 00111111111111]
add_ln9             (add              ) [ 01111111111111]
icmp_ln9            (icmp             ) [ 00111111111111]
empty               (speclooptripcount) [ 00000000000000]
r                   (add              ) [ 01111111111111]
br_ln9              (br               ) [ 00000000000000]
specloopname_ln10   (specloopname     ) [ 00000000000000]
tmp_1               (specregionbegin  ) [ 00011111111111]
br_ln12             (br               ) [ 00111111111111]
ret_ln50            (ret              ) [ 00000000000000]
c_0                 (phi              ) [ 00010111111111]
icmp_ln12           (icmp             ) [ 00111111111111]
empty_7             (speclooptripcount) [ 00000000000000]
c                   (add              ) [ 00111111111111]
br_ln12             (br               ) [ 00000000000000]
specloopname_ln13   (specloopname     ) [ 00000000000000]
tmp_2               (specregionbegin  ) [ 00001111111111]
zext_ln39           (zext             ) [ 00000000000000]
add_ln39            (add              ) [ 00000000000000]
tmp_9               (bitconcatenate   ) [ 00000000000000]
zext_ln15           (zext             ) [ 00001111111111]
br_ln15             (br               ) [ 00111111111111]
empty_16            (specregionend    ) [ 00000000000000]
br_ln9              (br               ) [ 01111111111111]
f_0                 (phi              ) [ 00001100000000]
icmp_ln15           (icmp             ) [ 00111111111111]
empty_8             (speclooptripcount) [ 00000000000000]
f                   (add              ) [ 00111111111111]
br_ln15             (br               ) [ 00000000000000]
zext_ln31           (zext             ) [ 00000000000000]
zext_ln39_2         (zext             ) [ 00000000000000]
add_ln39_1          (add              ) [ 00000000000000]
zext_ln39_3         (zext             ) [ 00000000000000]
conv_out_addr       (getelementptr    ) [ 00000111111111]
conv_2_bias_addr    (getelementptr    ) [ 00000100000000]
empty_15            (specregionend    ) [ 00000000000000]
br_ln12             (br               ) [ 00111111111111]
specloopname_ln16   (specloopname     ) [ 00000000000000]
tmp_4               (specregionbegin  ) [ 00000011111111]
zext_ln39_1         (zext             ) [ 00000011111111]
conv_2_bias_load    (load             ) [ 00000011111111]
br_ln19             (br               ) [ 00111111111111]
wr_0                (phi              ) [ 00000010111111]
zext_ln19           (zext             ) [ 00000000000000]
icmp_ln19           (icmp             ) [ 00111111111111]
empty_9             (speclooptripcount) [ 00000000000000]
wr                  (add              ) [ 00111111111111]
br_ln19             (br               ) [ 00000000000000]
specloopname_ln20   (specloopname     ) [ 00000000000000]
tmp_5               (specregionbegin  ) [ 00000001111111]
zext_ln31_1         (zext             ) [ 00000000000000]
tmp_s               (bitconcatenate   ) [ 00000000000000]
zext_ln31_2         (zext             ) [ 00000000000000]
sub_ln31            (sub              ) [ 00000000000000]
sext_ln31           (sext             ) [ 00000001111111]
add_ln31            (add              ) [ 00000000000000]
zext_ln31_3         (zext             ) [ 00000000000000]
mul_ln31            (mul              ) [ 00000001111111]
icmp_ln33           (icmp             ) [ 00000001111111]
br_ln22             (br               ) [ 00111111111111]
empty_14            (specregionend    ) [ 00000000000000]
br_ln15             (br               ) [ 00111111111111]
wc_0                (phi              ) [ 00000001111111]
zext_ln22           (zext             ) [ 00000000000000]
icmp_ln22           (icmp             ) [ 00111111111111]
empty_10            (speclooptripcount) [ 00000000000000]
wc                  (add              ) [ 00111111111111]
br_ln22             (br               ) [ 00000000000000]
specloopname_ln23   (specloopname     ) [ 00000000000000]
tmp_6               (specregionbegin  ) [ 00000000111111]
zext_ln31_4         (zext             ) [ 00000000000000]
add_ln31_2          (add              ) [ 00000000000000]
trunc_ln31          (trunc            ) [ 00000000000000]
tmp_10              (bitconcatenate   ) [ 00000000111111]
add_ln31_1          (add              ) [ 00000000000000]
zext_ln31_6         (zext             ) [ 00000000000000]
add_ln31_3          (add              ) [ 00000000000000]
tmp_11              (bitconcatenate   ) [ 00000000000000]
zext_ln33           (zext             ) [ 00000000111111]
icmp_ln33_1         (icmp             ) [ 00000000111111]
br_ln25             (br               ) [ 00111111111111]
empty_13            (specregionend    ) [ 00000000000000]
br_ln19             (br               ) [ 00111111111111]
ch_0                (phi              ) [ 00000000100000]
icmp_ln25           (icmp             ) [ 00111111111111]
empty_11            (speclooptripcount) [ 00000000000000]
ch                  (add              ) [ 00111111111111]
br_ln25             (br               ) [ 00000000000000]
trunc_ln27          (trunc            ) [ 00000000000000]
or_ln27             (or               ) [ 00000000000000]
tmp_3               (partselect       ) [ 00000000000000]
or_ln27_2           (or               ) [ 00000000000000]
or_ln27_1           (bitconcatenate   ) [ 00000000000000]
icmp_ln27           (icmp             ) [ 00000000011000]
zext_ln31_5         (zext             ) [ 00000000000000]
zext_ln31_7         (zext             ) [ 00000000000000]
add_ln31_4          (add              ) [ 00000000000000]
tmp_17_cast         (bitconcatenate   ) [ 00000000000000]
add_ln31_5          (add              ) [ 00000000000000]
zext_ln31_8         (zext             ) [ 00000000000000]
conv_2_weights_addr (getelementptr    ) [ 00000000010000]
add_ln31_6          (add              ) [ 00000000000000]
zext_ln31_9         (zext             ) [ 00000000000000]
max_pool_1_out_addr (getelementptr    ) [ 00000000010000]
icmp_ln33_2         (icmp             ) [ 00000000000000]
and_ln33            (and              ) [ 00000000000000]
and_ln33_1          (and              ) [ 00000000011111]
empty_12            (specregionend    ) [ 00000000000000]
br_ln22             (br               ) [ 00111111111111]
conv_2_weights_load (load             ) [ 00000000001000]
max_pool_1_out_load (load             ) [ 00000000001000]
w_sum_1_load        (load             ) [ 00000000000000]
select_ln27         (select           ) [ 00000000000100]
tmp                 (fmul             ) [ 00000000000100]
specloopname_ln26   (specloopname     ) [ 00000000000000]
w_sum               (fadd             ) [ 00000000000011]
br_ln33             (br               ) [ 00000000000000]
store_ln33          (store            ) [ 00000000000000]
br_ln33             (br               ) [ 00000000000000]
w_sum_2             (fadd             ) [ 00000000000000]
bitcast_ln38        (bitcast          ) [ 00000000000000]
tmp_7               (partselect       ) [ 00000000000000]
trunc_ln38          (trunc            ) [ 00000000000000]
icmp_ln38           (icmp             ) [ 00000000000000]
icmp_ln38_1         (icmp             ) [ 00000000000000]
or_ln38             (or               ) [ 00000000000000]
tmp_8               (fcmp             ) [ 00000000000000]
and_ln38            (and              ) [ 00000000000000]
w_sum_3             (select           ) [ 00000000000000]
store_ln39          (store            ) [ 00000000000000]
store_ln43          (store            ) [ 00000000000000]
br_ln43             (br               ) [ 00000000000000]
br_ln0              (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_2_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="w_sum_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_sum_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="conv_out_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="14" slack="0"/>
<pin id="118" dir="1" index="3" bw="13" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="conv_2_bias_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="7" slack="0"/>
<pin id="125" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_bias_addr/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_bias_load/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="conv_2_weights_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="16" slack="0"/>
<pin id="138" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_weights_addr/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="max_pool_1_out_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="14" slack="0"/>
<pin id="145" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/8 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="15" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_weights_load/8 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="13" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_1_out_load/8 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln39_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="13" slack="9"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/13 "/>
</bind>
</comp>

<comp id="165" class="1005" name="r_0_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="1"/>
<pin id="167" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="r_0_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="4" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="phi_mul_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="1"/>
<pin id="179" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="phi_mul_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="7" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="c_0_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="1"/>
<pin id="191" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="c_0_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="4" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="201" class="1005" name="f_0_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="1"/>
<pin id="203" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="f_0_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="7" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="213" class="1005" name="wr_0_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="1"/>
<pin id="215" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="wr_0_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="2" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/6 "/>
</bind>
</comp>

<comp id="225" class="1005" name="wc_0_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="1"/>
<pin id="227" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="wc_0_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="2" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/7 "/>
</bind>
</comp>

<comp id="237" class="1005" name="ch_0_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="1"/>
<pin id="239" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="ch_0_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="6" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/8 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum/10 w_sum_2/12 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_8_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/13 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="10"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/11 store_ln43/13 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln9_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln9_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="0" index="1" bw="5" slack="0"/>
<pin id="278" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln9_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="4" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="r_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln12_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="c_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln39_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln39_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="1"/>
<pin id="311" dir="0" index="1" bw="4" slack="0"/>
<pin id="312" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_9_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="13" slack="0"/>
<pin id="317" dir="0" index="1" bw="7" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln15_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="13" slack="0"/>
<pin id="325" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln15_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="0" index="1" bw="7" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="f_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln31_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln39_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_2/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln39_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="13" slack="1"/>
<pin id="350" dir="0" index="1" bw="7" slack="0"/>
<pin id="351" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln39_3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="14" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_3/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln39_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="1"/>
<pin id="360" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln19_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln19_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="wr_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln31_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="0"/>
<pin id="380" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_s_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="2" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln31_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sub_ln31_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="0" index="1" bw="2" slack="0"/>
<pin id="397" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln31/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sext_ln31_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="0"/>
<pin id="402" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln31_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="0" index="1" bw="4" slack="4"/>
<pin id="407" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln31_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="0"/>
<pin id="412" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_3/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="mul_ln31_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="0" index="1" bw="5" slack="0"/>
<pin id="417" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln31/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln33_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="0" index="1" bw="2" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln22_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="icmp_ln22_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="wc_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln31_4_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="0"/>
<pin id="444" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_4/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln31_2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="1"/>
<pin id="448" dir="0" index="1" bw="2" slack="0"/>
<pin id="449" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_2/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="trunc_ln31_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_10_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="10" slack="0"/>
<pin id="457" dir="0" index="1" bw="5" slack="0"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln31_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="0" index="1" bw="4" slack="4"/>
<pin id="466" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln31_6_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_6/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln31_3_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="1"/>
<pin id="475" dir="0" index="1" bw="4" slack="0"/>
<pin id="476" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_3/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_11_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="13" slack="0"/>
<pin id="480" dir="0" index="1" bw="8" slack="0"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln33_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="13" slack="0"/>
<pin id="488" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln33_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="0"/>
<pin id="492" dir="0" index="1" bw="2" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln25_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="0"/>
<pin id="498" dir="0" index="1" bw="6" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="ch_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln27_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="0"/>
<pin id="510" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="or_ln27_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="0"/>
<pin id="514" dir="0" index="1" bw="2" slack="2"/>
<pin id="515" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_3_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="3" slack="0"/>
<pin id="520" dir="0" index="1" bw="6" slack="0"/>
<pin id="521" dir="0" index="2" bw="3" slack="0"/>
<pin id="522" dir="0" index="3" bw="4" slack="0"/>
<pin id="523" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="or_ln27_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="0"/>
<pin id="530" dir="0" index="1" bw="2" slack="1"/>
<pin id="531" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_2/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="or_ln27_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="0"/>
<pin id="536" dir="0" index="1" bw="3" slack="0"/>
<pin id="537" dir="0" index="2" bw="2" slack="0"/>
<pin id="538" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27_1/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln27_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln31_5_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="6" slack="0"/>
<pin id="550" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_5/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln31_7_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="6" slack="0"/>
<pin id="554" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_7/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln31_4_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="10" slack="1"/>
<pin id="558" dir="0" index="1" bw="6" slack="0"/>
<pin id="559" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_4/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_17_cast_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="0"/>
<pin id="563" dir="0" index="1" bw="10" slack="0"/>
<pin id="564" dir="0" index="2" bw="1" slack="0"/>
<pin id="565" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17_cast/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="add_ln31_5_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="0"/>
<pin id="571" dir="0" index="1" bw="7" slack="3"/>
<pin id="572" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_5/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln31_8_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="0"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_8/8 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln31_6_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="13" slack="1"/>
<pin id="581" dir="0" index="1" bw="6" slack="0"/>
<pin id="582" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_6/8 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln31_9_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="14" slack="0"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_9/8 "/>
</bind>
</comp>

<comp id="589" class="1004" name="icmp_ln33_2_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="6" slack="0"/>
<pin id="591" dir="0" index="1" bw="6" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_2/8 "/>
</bind>
</comp>

<comp id="595" class="1004" name="and_ln33_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/8 "/>
</bind>
</comp>

<comp id="600" class="1004" name="and_ln33_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="2"/>
<pin id="603" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33_1/8 "/>
</bind>
</comp>

<comp id="605" class="1004" name="w_sum_1_load_load_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="9"/>
<pin id="607" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_sum_1_load/10 "/>
</bind>
</comp>

<comp id="608" class="1004" name="select_ln27_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="2"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="0" index="2" bw="32" slack="0"/>
<pin id="612" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/10 "/>
</bind>
</comp>

<comp id="616" class="1004" name="bitcast_ln38_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38/13 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_7_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="0" index="2" bw="6" slack="0"/>
<pin id="624" dir="0" index="3" bw="6" slack="0"/>
<pin id="625" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/13 "/>
</bind>
</comp>

<comp id="630" class="1004" name="trunc_ln38_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/13 "/>
</bind>
</comp>

<comp id="634" class="1004" name="icmp_ln38_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/13 "/>
</bind>
</comp>

<comp id="640" class="1004" name="icmp_ln38_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="23" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38_1/13 "/>
</bind>
</comp>

<comp id="646" class="1004" name="or_ln38_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38/13 "/>
</bind>
</comp>

<comp id="652" class="1004" name="and_ln38_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/13 "/>
</bind>
</comp>

<comp id="658" class="1004" name="w_sum_3_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="0" index="2" bw="32" slack="0"/>
<pin id="662" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_3/13 "/>
</bind>
</comp>

<comp id="667" class="1005" name="w_sum_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="w_sum_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="add_ln9_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="7" slack="0"/>
<pin id="676" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="682" class="1005" name="r_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="690" class="1005" name="c_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="4" slack="0"/>
<pin id="692" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="695" class="1005" name="zext_ln15_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="14" slack="1"/>
<pin id="697" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="703" class="1005" name="f_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="7" slack="0"/>
<pin id="705" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="708" class="1005" name="conv_out_addr_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="13" slack="9"/>
<pin id="710" dir="1" index="1" bw="13" slack="9"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="713" class="1005" name="conv_2_bias_addr_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="6" slack="1"/>
<pin id="715" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_addr "/>
</bind>
</comp>

<comp id="718" class="1005" name="zext_ln39_1_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="3"/>
<pin id="720" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln39_1 "/>
</bind>
</comp>

<comp id="723" class="1005" name="conv_2_bias_load_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="7"/>
<pin id="725" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="conv_2_bias_load "/>
</bind>
</comp>

<comp id="731" class="1005" name="wr_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="2" slack="0"/>
<pin id="733" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="736" class="1005" name="sext_ln31_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="6" slack="1"/>
<pin id="738" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln31 "/>
</bind>
</comp>

<comp id="741" class="1005" name="mul_ln31_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="1"/>
<pin id="743" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31 "/>
</bind>
</comp>

<comp id="746" class="1005" name="icmp_ln33_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="2"/>
<pin id="748" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="754" class="1005" name="wc_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="2" slack="0"/>
<pin id="756" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="759" class="1005" name="tmp_10_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="10" slack="1"/>
<pin id="761" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="764" class="1005" name="zext_ln33_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="14" slack="1"/>
<pin id="766" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="769" class="1005" name="icmp_ln33_1_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="1"/>
<pin id="771" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33_1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="ch_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="6" slack="0"/>
<pin id="779" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="782" class="1005" name="icmp_ln27_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="2"/>
<pin id="784" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="787" class="1005" name="conv_2_weights_addr_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="15" slack="1"/>
<pin id="789" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_addr "/>
</bind>
</comp>

<comp id="792" class="1005" name="max_pool_1_out_addr_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="13" slack="1"/>
<pin id="794" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_addr "/>
</bind>
</comp>

<comp id="797" class="1005" name="and_ln33_1_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="3"/>
<pin id="799" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln33_1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="conv_2_weights_load_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_load "/>
</bind>
</comp>

<comp id="806" class="1005" name="max_pool_1_out_load_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_load "/>
</bind>
</comp>

<comp id="811" class="1005" name="select_ln27_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27 "/>
</bind>
</comp>

<comp id="816" class="1005" name="tmp_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="821" class="1005" name="w_sum_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="52" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="52" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="134" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="141" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="56" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="56" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="229" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="256"><net_src comp="252" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="148" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="154" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="248" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="248" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="16" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="181" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="22" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="169" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="169" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="193" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="24" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="193" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="30" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="193" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="177" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="40" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="309" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="315" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="205" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="46" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="205" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="50" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="205" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="347"><net_src comp="205" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="348" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="361"><net_src comp="201" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="217" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="217" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="58" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="217" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="62" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="217" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="66" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="217" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="56" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="382" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="378" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="362" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="165" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="68" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="217" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="70" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="229" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="229" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="58" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="229" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="62" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="229" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="446" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="74" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="76" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="467"><net_src comp="426" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="189" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="469" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="78" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="473" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="76" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="478" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="229" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="70" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="241" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="80" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="241" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="84" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="241" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="213" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="524"><net_src comp="86" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="241" pin="4"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="88" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="90" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="532"><net_src comp="512" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="225" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="539"><net_src comp="92" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="518" pin="4"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="528" pin="2"/><net_sink comp="534" pin=2"/></net>

<net id="546"><net_src comp="534" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="76" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="241" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="241" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="548" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="94" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="556" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="42" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="573"><net_src comp="561" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="569" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="583"><net_src comp="552" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="587"><net_src comp="579" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="593"><net_src comp="241" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="96" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="589" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="595" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="613"><net_src comp="16" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="614"><net_src comp="605" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="615"><net_src comp="608" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="619"><net_src comp="248" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="626"><net_src comp="100" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="616" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="102" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="629"><net_src comp="104" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="633"><net_src comp="616" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="620" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="106" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="630" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="108" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="634" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="646" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="259" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="652" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="248" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="16" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="666"><net_src comp="658" pin="3"/><net_sink comp="160" pin=1"/></net>

<net id="670"><net_src comp="110" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="673"><net_src comp="667" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="677"><net_src comp="275" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="685"><net_src comp="287" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="693"><net_src comp="299" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="698"><net_src comp="323" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="706"><net_src comp="333" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="711"><net_src comp="114" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="716"><net_src comp="121" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="721"><net_src comp="358" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="726"><net_src comp="128" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="734"><net_src comp="372" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="739"><net_src comp="400" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="744"><net_src comp="414" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="749"><net_src comp="420" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="757"><net_src comp="436" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="762"><net_src comp="455" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="767"><net_src comp="486" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="772"><net_src comp="490" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="780"><net_src comp="502" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="785"><net_src comp="542" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="790"><net_src comp="134" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="795"><net_src comp="141" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="800"><net_src comp="600" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="148" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="809"><net_src comp="154" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="814"><net_src comp="608" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="819"><net_src comp="252" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="824"><net_src comp="248" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="248" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {13 }
 - Input state : 
	Port: conv_2 : max_pool_1_out | {8 9 }
	Port: conv_2 : conv_2_bias | {4 5 }
	Port: conv_2 : conv_2_weights | {8 9 }
  - Chain level:
	State 1
		store_ln9 : 1
	State 2
		add_ln9 : 1
		icmp_ln9 : 1
		r : 1
		br_ln9 : 2
	State 3
		icmp_ln12 : 1
		c : 1
		br_ln12 : 2
		zext_ln39 : 1
		add_ln39 : 2
		tmp_9 : 3
		zext_ln15 : 4
	State 4
		icmp_ln15 : 1
		f : 1
		br_ln15 : 2
		zext_ln31 : 1
		zext_ln39_2 : 1
		add_ln39_1 : 2
		zext_ln39_3 : 3
		conv_out_addr : 4
		conv_2_bias_addr : 2
		conv_2_bias_load : 3
	State 5
	State 6
		zext_ln19 : 1
		icmp_ln19 : 1
		wr : 1
		br_ln19 : 2
		zext_ln31_1 : 1
		tmp_s : 1
		zext_ln31_2 : 2
		sub_ln31 : 3
		sext_ln31 : 4
		add_ln31 : 2
		zext_ln31_3 : 3
		mul_ln31 : 4
		icmp_ln33 : 1
	State 7
		zext_ln22 : 1
		icmp_ln22 : 1
		wc : 1
		br_ln22 : 2
		zext_ln31_4 : 1
		add_ln31_2 : 2
		trunc_ln31 : 3
		tmp_10 : 4
		add_ln31_1 : 2
		zext_ln31_6 : 3
		add_ln31_3 : 4
		tmp_11 : 5
		zext_ln33 : 6
		icmp_ln33_1 : 1
	State 8
		icmp_ln25 : 1
		ch : 1
		br_ln25 : 2
		trunc_ln27 : 1
		or_ln27 : 2
		tmp_3 : 1
		or_ln27_2 : 2
		or_ln27_1 : 2
		icmp_ln27 : 3
		zext_ln31_5 : 1
		zext_ln31_7 : 1
		add_ln31_4 : 2
		tmp_17_cast : 3
		add_ln31_5 : 4
		zext_ln31_8 : 5
		conv_2_weights_addr : 6
		add_ln31_6 : 2
		zext_ln31_9 : 3
		max_pool_1_out_addr : 4
		conv_2_weights_load : 7
		max_pool_1_out_load : 5
		icmp_ln33_2 : 1
		and_ln33 : 2
		and_ln33_1 : 2
	State 9
		tmp : 1
	State 10
		select_ln27 : 1
		w_sum : 2
	State 11
		store_ln33 : 1
	State 12
	State 13
		bitcast_ln38 : 1
		tmp_7 : 2
		trunc_ln38 : 2
		icmp_ln38 : 3
		icmp_ln38_1 : 3
		or_ln38 : 4
		tmp_8 : 1
		and_ln38 : 4
		w_sum_3 : 4
		store_ln39 : 5
		store_ln43 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_248     |    2    |   177   |   385   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_252     |    3    |   128   |   320   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |    tmp_8_fu_259    |    0    |    66   |   239   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln9_fu_275   |    0    |    0    |    15   |
|          |      r_fu_287      |    0    |    0    |    13   |
|          |      c_fu_299      |    0    |    0    |    13   |
|          |   add_ln39_fu_309  |    0    |    0    |    15   |
|          |      f_fu_333      |    0    |    0    |    15   |
|          |  add_ln39_1_fu_348 |    0    |    0    |    17   |
|          |      wr_fu_372     |    0    |    0    |    10   |
|    add   |   add_ln31_fu_404  |    0    |    0    |    13   |
|          |      wc_fu_436     |    0    |    0    |    10   |
|          |  add_ln31_2_fu_446 |    0    |    0    |    15   |
|          |  add_ln31_1_fu_463 |    0    |    0    |    13   |
|          |  add_ln31_3_fu_473 |    0    |    0    |    15   |
|          |      ch_fu_502     |    0    |    0    |    15   |
|          |  add_ln31_4_fu_556 |    0    |    0    |    14   |
|          |  add_ln31_5_fu_569 |    0    |    0    |    23   |
|          |  add_ln31_6_fu_579 |    0    |    0    |    17   |
|----------|--------------------|---------|---------|---------|
|          |   icmp_ln9_fu_281  |    0    |    0    |    9    |
|          |  icmp_ln12_fu_293  |    0    |    0    |    9    |
|          |  icmp_ln15_fu_327  |    0    |    0    |    11   |
|          |  icmp_ln19_fu_366  |    0    |    0    |    8    |
|          |  icmp_ln33_fu_420  |    0    |    0    |    8    |
|   icmp   |  icmp_ln22_fu_430  |    0    |    0    |    8    |
|          | icmp_ln33_1_fu_490 |    0    |    0    |    8    |
|          |  icmp_ln25_fu_496  |    0    |    0    |    11   |
|          |  icmp_ln27_fu_542  |    0    |    0    |    11   |
|          | icmp_ln33_2_fu_589 |    0    |    0    |    11   |
|          |  icmp_ln38_fu_634  |    0    |    0    |    11   |
|          | icmp_ln38_1_fu_640 |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|  select  | select_ln27_fu_608 |    0    |    0    |    32   |
|          |   w_sum_3_fu_658   |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln31_fu_414  |    0    |    0    |    17   |
|----------|--------------------|---------|---------|---------|
|    sub   |   sub_ln31_fu_394  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|          |   or_ln27_fu_512   |    0    |    0    |    2    |
|    or    |  or_ln27_2_fu_528  |    0    |    0    |    2    |
|          |   or_ln38_fu_646   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |   and_ln33_fu_595  |    0    |    0    |    2    |
|    and   |  and_ln33_1_fu_600 |    0    |    0    |    2    |
|          |   and_ln38_fu_652  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln39_fu_305  |    0    |    0    |    0    |
|          |  zext_ln15_fu_323  |    0    |    0    |    0    |
|          |  zext_ln31_fu_339  |    0    |    0    |    0    |
|          | zext_ln39_2_fu_344 |    0    |    0    |    0    |
|          | zext_ln39_3_fu_353 |    0    |    0    |    0    |
|          | zext_ln39_1_fu_358 |    0    |    0    |    0    |
|          |  zext_ln19_fu_362  |    0    |    0    |    0    |
|          | zext_ln31_1_fu_378 |    0    |    0    |    0    |
|   zext   | zext_ln31_2_fu_390 |    0    |    0    |    0    |
|          | zext_ln31_3_fu_410 |    0    |    0    |    0    |
|          |  zext_ln22_fu_426  |    0    |    0    |    0    |
|          | zext_ln31_4_fu_442 |    0    |    0    |    0    |
|          | zext_ln31_6_fu_469 |    0    |    0    |    0    |
|          |  zext_ln33_fu_486  |    0    |    0    |    0    |
|          | zext_ln31_5_fu_548 |    0    |    0    |    0    |
|          | zext_ln31_7_fu_552 |    0    |    0    |    0    |
|          | zext_ln31_8_fu_574 |    0    |    0    |    0    |
|          | zext_ln31_9_fu_584 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_9_fu_315    |    0    |    0    |    0    |
|          |    tmp_s_fu_382    |    0    |    0    |    0    |
|bitconcatenate|    tmp_10_fu_455   |    0    |    0    |    0    |
|          |    tmp_11_fu_478   |    0    |    0    |    0    |
|          |  or_ln27_1_fu_534  |    0    |    0    |    0    |
|          | tmp_17_cast_fu_561 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |  sext_ln31_fu_400  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  trunc_ln31_fu_451 |    0    |    0    |    0    |
|   trunc  |  trunc_ln27_fu_508 |    0    |    0    |    0    |
|          |  trunc_ln38_fu_630 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_3_fu_518    |    0    |    0    |    0    |
|          |    tmp_7_fu_620    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   371   |   1406  |
|----------|--------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|  conv_2_bias |    1   |    0   |    0   |
|conv_2_weights|   64   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   65   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln9_reg_674      |    7   |
|     and_ln33_1_reg_797    |    1   |
|        c_0_reg_189        |    4   |
|         c_reg_690         |    4   |
|        ch_0_reg_237       |    6   |
|         ch_reg_777        |    6   |
|  conv_2_bias_addr_reg_713 |    6   |
|  conv_2_bias_load_reg_723 |   32   |
|conv_2_weights_addr_reg_787|   15   |
|conv_2_weights_load_reg_801|   32   |
|   conv_out_addr_reg_708   |   13   |
|        f_0_reg_201        |    7   |
|         f_reg_703         |    7   |
|     icmp_ln27_reg_782     |    1   |
|    icmp_ln33_1_reg_769    |    1   |
|     icmp_ln33_reg_746     |    1   |
|max_pool_1_out_addr_reg_792|   13   |
|max_pool_1_out_load_reg_806|   32   |
|      mul_ln31_reg_741     |    8   |
|      phi_mul_reg_177      |    7   |
|        r_0_reg_165        |    4   |
|         r_reg_682         |    4   |
|    select_ln27_reg_811    |   32   |
|     sext_ln31_reg_736     |    6   |
|       tmp_10_reg_759      |   10   |
|        tmp_reg_816        |   32   |
|      w_sum_1_reg_667      |   32   |
|       w_sum_reg_821       |   32   |
|        wc_0_reg_225       |    2   |
|         wc_reg_754        |    2   |
|        wr_0_reg_213       |    2   |
|         wr_reg_731        |    2   |
|     zext_ln15_reg_695     |   14   |
|     zext_ln33_reg_764     |   14   |
|    zext_ln39_1_reg_718    |   16   |
+---------------------------+--------+
|           Total           |   407  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_128 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_148 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_154 |  p0  |   2  |  13  |   26   ||    9    |
|    r_0_reg_165    |  p0  |   2  |   4  |    8   ||    9    |
|  phi_mul_reg_177  |  p0  |   2  |   7  |   14   ||    9    |
|    c_0_reg_189    |  p0  |   2  |   4  |    8   ||    9    |
|    f_0_reg_201    |  p0  |   2  |   7  |   14   ||    9    |
|    wr_0_reg_213   |  p0  |   2  |   2  |    4   ||    9    |
|    wc_0_reg_225   |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_248    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_248    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_252    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_252    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   440  || 23.0885 ||   129   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   371  |  1406  |
|   Memory  |   65   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   23   |    -   |   129  |
|  Register |    -   |    -   |    -   |   407  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   65   |    5   |   23   |   778  |  1535  |
+-----------+--------+--------+--------+--------+--------+
