//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: D:\Documents\FPGA\TangNano9KMinimalHDMI\impl\gwsynthesis\gowin_flipflop_drainer.vg
<Physical Constraints File>: D:\Documents\FPGA\TangNano9KMinimalHDMI\src\pin_constraints.cst
<Timing Constraints File>: ---
<Tool Version>: V1.9.10.03 Education (64-bit)
<Part Number>: GW1NR-LV9QN88PC6/I5
<Device>: GW1NR-9
<Device Version>: C
<Created Time>: Tue Jan 21 17:00:57 2025


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:1138
<Numbers of Endpoints Analyzed>:592
<Numbers of Falling Endpoints>:0
<Numbers of Setup Violated Endpoints>:0
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
  NO.                Clock Name                   Type      Period   Frequency    Rise     Fall          Source                        Master                         Objects          
 ===== ======================================= =========== ======== ============ ======= ======== ===================== ===================================== ======================== 
  1     clk                                     Base        37.037   27.000MHz    0.000   18.519                                                               clk_ibuf/I              
  2     hdmi_pll/pll/CLKOUT.default_gen_clk     Generated   3.086    324.000MHz   0.000   1.543    clk_ibuf/I            clk                                   hdmi_pll/pll/CLKOUT     
  3     hdmi_pll/pll/CLKOUTP.default_gen_clk    Generated   3.086    324.000MHz   0.000   1.543    clk_ibuf/I            clk                                   hdmi_pll/pll/CLKOUTP    
  4     hdmi_pll/pll/CLKOUTD.default_gen_clk    Generated   6.173    162.000MHz   0.000   3.086    clk_ibuf/I            clk                                   hdmi_pll/pll/CLKOUTD    
  5     hdmi_pll/pll/CLKOUTD3.default_gen_clk   Generated   9.259    108.000MHz   0.000   4.630    clk_ibuf/I            clk                                   hdmi_pll/pll/CLKOUTD3   
  6     hdmi_clock_div/CLKOUT.default_gen_clk   Generated   15.432   64.800MHz    0.000   7.716    hdmi_pll/pll/CLKOUT   hdmi_pll/pll/CLKOUT.default_gen_clk   hdmi_clock_div/CLKOUT   

2.3 Max Frequency Summary
  NO.                Clock Name                 Constraint    Actual Fmax    Level   Entity  
 ===== ======================================= ============= ============== ======= ======== 
  1     hdmi_clock_div/CLKOUT.default_gen_clk   64.800(MHz)   129.948(MHz)   4       TOP     
No timing paths to get frequency of clk!
No timing paths to get frequency of hdmi_pll/pll/CLKOUT.default_gen_clk!
No timing paths to get frequency of hdmi_pll/pll/CLKOUTP.default_gen_clk!
No timing paths to get frequency of hdmi_pll/pll/CLKOUTD.default_gen_clk!
No timing paths to get frequency of hdmi_pll/pll/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
               Clock Name                 Analysis Type   EndPoints TNS   Number of EndPoints  
 ======================================= =============== =============== ===================== 
  clk                                     setup           0.000           0                    
  clk                                     hold            0.000           0                    
  hdmi_pll/pll/CLKOUT.default_gen_clk     setup           0.000           0                    
  hdmi_pll/pll/CLKOUT.default_gen_clk     hold            0.000           0                    
  hdmi_pll/pll/CLKOUTP.default_gen_clk    setup           0.000           0                    
  hdmi_pll/pll/CLKOUTP.default_gen_clk    hold            0.000           0                    
  hdmi_pll/pll/CLKOUTD.default_gen_clk    setup           0.000           0                    
  hdmi_pll/pll/CLKOUTD.default_gen_clk    hold            0.000           0                    
  hdmi_pll/pll/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  hdmi_pll/pll/CLKOUTD3.default_gen_clk   hold            0.000           0                    
  hdmi_clock_div/CLKOUT.default_gen_clk   setup           0.000           0                    
  hdmi_clock_div/CLKOUT.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack             From Node                            To Node                                From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ================================ ===================================== =========================================== =========================================== ========== ============ ============ 
  1             7.737        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_r/shr18_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        7.295       
  2             7.737        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_r/inv18_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        7.295       
  3             7.833        hdmi_out/encode_b/tpa11_2_s0/Q   hdmi_out/encode_r/n96_s/D             hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        7.199       
  4             7.839        hdmi_out/encode_b/tpa11_2_s0/Q   hdmi_out/encode_g/n96_s/D             hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        7.193       
  5             7.890        hdmi_out/encode_b/tpa11_2_s0/Q   hdmi_out/encode_r/n97_s/D             hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        7.142       
  6             7.896        hdmi_out/encode_b/tpa11_2_s0/Q   hdmi_out/encode_g/n97_s/D             hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        7.136       
  7             8.145        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_r/shl18_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        6.888       
  8             8.310        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/shl18_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        6.722       
  9             8.310        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/shr18_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        6.722       
  10            8.527        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/inv18_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        6.505       
  11            8.646        hdmi_out/encode_g/bias_0_s0/Q    hdmi_out/encode_g/bias_2_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        6.386       
  12            8.683        hdmi_out/encode_b/shl18_0_s0/Q   hdmi_out/encode_b/bias_2_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        6.349       
  13            8.770        hdmi_out/encode_b/tpa11_2_s0/Q   hdmi_out/encode_r/n98_s/D             hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        6.262       
  14            8.775        hdmi_out/encode_g/bias_0_s0/Q    hdmi_out/encode_g/bias_3_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        6.257       
  15            8.776        hdmi_out/encode_b/tpa11_2_s0/Q   hdmi_out/encode_g/n98_s/D             hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        6.256       
  16            8.925        hdmi_out/encode_r/bias_1_s0/Q    hdmi_out/encode_r/bias_2_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        6.107       
  17            8.950        hdmi_out/encode_r/bias_0_s0/Q    hdmi_out/encode_r/bias_1_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        6.082       
  18            9.043        hdmi_out/encode_g/bias_0_s0/Q    hdmi_out/encode_g/bias_1_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        5.989       
  19            9.064        hdmi_out/encode_g/bias_0_s0/Q    hdmi_out/encode_g/bias_0_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        5.969       
  20            9.117        hdmi_out/encode_b/bias_2_s0/Q    hdmi_out/encode_b/bias_3_s0/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        5.915       
  21            9.126        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_b/shl18_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        5.906       
  22            9.126        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_b/inv18_3_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        5.906       
  23            9.127        hdmi_out/encode_b/enc11_0_s4/Q   hdmi_out/encode_b/enc11_0_s9/WAD[1]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        6.261       
  24            9.132        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/shl18_2_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        5.900       
  25            9.132        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/shr18_2_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   15.432     0.000        5.900       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack             From Node                            To Node                                From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ================================ ===================================== =========================================== =========================================== ========== ============ ============ 
  1             0.558        hdmi_out/encode_b/rst0_s0/Q      hdmi_out/encode_b/ctl1_0_s0/RESET     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  2             0.558        hdmi_out/encode_b/rst0_s0/Q      hdmi_out/encode_b/ctl1_1_s0/RESET     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  3             0.587        hdmi_out/encode_b/enc10_0_s0/Q   hdmi_out/encode_b/tpb11_0_s0/RESET    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.599       
  4             0.708        hdmi_out/encode_b/par9_s8/Q      hdmi_out/encode_b/par9_s8/D           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  5             0.709        hdmi_out/encode_b/ctl2_0_s8/Q    hdmi_out/encode_b/ctl2_0_s8/D         hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  6             0.709        ds/y_0_s0/Q                      ds/y_0_s0/D                           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  7             0.709        ds/x_0_s0/Q                      ds/x_0_s0/D                           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  8             0.714        hdmi_out/encode_b/enc11_0_s4/Q   hdmi_out/encode_b/enc11_0_s4/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.714       
  9             0.731        ds/y_3_s0/Q                      ds/y_3_s0/D                           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.731       
  10            0.731        ds/y_9_s0/Q                      ds/y_9_s0/D                           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.731       
  11            0.731        ds/x_3_s0/Q                      ds/x_3_s0/D                           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.731       
  12            0.731        ds/x_9_s0/Q                      ds/x_9_s0/D                           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.731       
  13            0.732        ds/y_7_s0/Q                      ds/y_7_s0/D                           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.732       
  14            0.732        ds/x_7_s0/Q                      ds/x_7_s0/D                           hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.732       
  15            0.776        hdmi_out/encode_b/dat3_7_s4/Q    hdmi_out/encode_b/enc10_6_s0/D        hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.776       
  16            0.789        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/tmds_neg18_1_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.789       
  17            0.789        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/tmds_neg18_3_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.789       
  18            0.789        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/tmds_neg18_5_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.789       
  19            0.789        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_g/tmds_neg18_7_s0/D   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.789       
  20            0.823        hdmi_out/encode_b/enc10_3_s0/Q   hdmi_out/encode_b/tpb11_3_s0/RESET    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.836       
  21            0.825        hdmi_out/encode_b/enc10_1_s0/Q   hdmi_out/encode_b/tpb11_1_s0/RESET    hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.837       
  22            0.828        hdmi_out/encode_b/dat3_3_s0/Q    hdmi_out/encode_b/par4_1_s0/SET       hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.841       
  23            0.828        hdmi_out/encode_b/dat3_3_s0/Q    hdmi_out/encode_b/par4_3_s0/RESET     hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.841       
  24            0.836        ds/x_12_s0/Q                     ds/o_hve_2_s0/RESET                   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.848       
  25            0.843        hdmi_out/encode_b/enc11_0_s2/Q   hdmi_out/encode_b/tpa12_0_s7/WAD[0]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   hdmi_clock_div/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.856       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
Nothing to report!
3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
Nothing to report!
3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type                         Clock                                Objects                
 ======== ======= ============== ================ ================= ======================================= ==================================== 
  1        6.392   7.642          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/x_11_s0                          
  2        6.392   7.642          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/x_9_s0                           
  3        6.392   7.642          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/x_5_s0                           
  4        6.392   7.642          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/y_10_s0                          
  5        6.392   7.642          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   ds/o_x_2_s0                         
  6        6.392   7.642          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   hdmi_out/encode_b/dat3_6_s0         
  7        6.392   7.642          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   hdmi_out/encode_b/enc10_6_s0        
  8        6.392   7.642          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   hdmi_out/encode_g/tmds_even18_4_s0  
  9        6.392   7.642          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   hdmi_out/encode_g/tmds_even18_5_s0  
  10       6.392   7.642          1.250            Low Pulse Width   hdmi_clock_div/CLKOUT.default_gen_clk   hdmi_out/encode_b/enc10_7_s0        

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 7.737
Data Arrival Time : 7.867
Data Required Time: 15.604
From              : enc11_0_s2
To                : shr18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   26       R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/Q         
  2.441   1.410   tNET   FF   4        R6C18         hdmi_out/encode_b/dat3_7_s8/RAD[0]     
  2.700   0.259   tINS   FF   8        R6C18         hdmi_out/encode_b/dat3_7_s8/DO[3]      
  5.318   2.618   tNET   FF   1        R9C32[1][B]   hdmi_out/encode_r/n102_s2/I2           
  6.344   1.026   tINS   FR   3        R9C32[1][B]   hdmi_out/encode_r/n102_s2/F            
  6.768   0.425   tNET   RR   1        R9C31[2][A]   hdmi_out/encode_r/n121_s0/I1           
  7.867   1.099   tINS   RF   1        R9C31[2][A]   hdmi_out/encode_r/n121_s0/F            
  7.867   0.000   tNET   FF   1        R9C31[2][A]   hdmi_out/encode_r/shr18_3_s0/D         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R9C31[2][A]   hdmi_out/encode_r/shr18_3_s0/CLK       
  15.604   -0.400   tSu         1        R9C31[2][A]   hdmi_out/encode_r/shr18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.384 32.681%, 
                    route: 4.453 61.037%, 
                    tC2Q: 0.458 6.283%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path2						
Path Summary:
Slack             : 7.737
Data Arrival Time : 7.867
Data Required Time: 15.604
From              : enc11_0_s2
To                : inv18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   26       R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/Q         
  2.441   1.410   tNET   FF   4        R6C18         hdmi_out/encode_b/dat3_7_s8/RAD[0]     
  2.700   0.259   tINS   FF   8        R6C18         hdmi_out/encode_b/dat3_7_s8/DO[3]      
  5.318   2.618   tNET   FF   1        R9C32[1][B]   hdmi_out/encode_r/n102_s2/I2           
  6.344   1.026   tINS   FR   3        R9C32[1][B]   hdmi_out/encode_r/n102_s2/F            
  6.768   0.425   tNET   RR   1        R9C31[2][B]   hdmi_out/encode_r/n112_s0/I0           
  7.867   1.099   tINS   RF   1        R9C31[2][B]   hdmi_out/encode_r/n112_s0/F            
  7.867   0.000   tNET   FF   1        R9C31[2][B]   hdmi_out/encode_r/inv18_3_s0/D         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R9C31[2][B]   hdmi_out/encode_r/inv18_3_s0/CLK       
  15.604   -0.400   tSu         1        R9C31[2][B]   hdmi_out/encode_r/inv18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.384 32.681%, 
                    route: 4.453 61.037%, 
                    tC2Q: 0.458 6.283%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path3						
Path Summary:
Slack             : 7.833
Data Arrival Time : 7.771
Data Required Time: 15.604
From              : tpa11_2_s0
To                : n96_s
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C18[1][B]   hdmi_out/encode_b/tpa11_2_s0/CLK       
  1.030   0.458   tC2Q   RF   3        R7C18[1][B]   hdmi_out/encode_b/tpa11_2_s0/Q         
  1.845   0.814   tNET   FF   1        R8C19[0][B]   hdmi_out/encode_b/n98_s7/I2            
  2.877   1.032   tINS   FF   2        R8C19[0][B]   hdmi_out/encode_b/n98_s7/F             
  2.888   0.011   tNET   FF   1        R8C19[3][B]   hdmi_out/encode_b/n98_s6/I2            
  3.987   1.099   tINS   FF   3        R8C19[3][B]   hdmi_out/encode_b/n98_s6/F             
  6.106   2.119   tNET   FF   2        R9C31[0][B]   hdmi_out/encode_r/n98_s1/I0            
  7.151   1.045   tINS   FF   1        R9C31[0][B]   hdmi_out/encode_r/n98_s1/COUT          
  7.151   0.000   tNET   FF   2        R9C31[1][A]   hdmi_out/encode_r/n97_s1/CIN           
  7.208   0.057   tINS   FF   1        R9C31[1][A]   hdmi_out/encode_r/n97_s1/COUT          
  7.208   0.000   tNET   FF   2        R9C31[1][B]   hdmi_out/encode_r/n96_s1/CIN           
  7.771   0.563   tINS   FF   1        R9C31[1][B]   hdmi_out/encode_r/n96_s1/SUM           
  7.771   0.000   tNET   FF   1        R9C31[1][B]   hdmi_out/encode_r/n96_s/D              

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R9C31[1][B]   hdmi_out/encode_r/n96_s/CLK            
  15.604   -0.400   tSu         1        R9C31[1][B]   hdmi_out/encode_r/n96_s                

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.796 52.731%, 
                    route: 2.944 40.902%, 
                    tC2Q: 0.458 6.367%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path4						
Path Summary:
Slack             : 7.839
Data Arrival Time : 7.765
Data Required Time: 15.604
From              : tpa11_2_s0
To                : n96_s
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C18[1][B]   hdmi_out/encode_b/tpa11_2_s0/CLK       
  1.030   0.458   tC2Q   RF   3        R7C18[1][B]   hdmi_out/encode_b/tpa11_2_s0/Q         
  1.845   0.814   tNET   FF   1        R8C19[0][B]   hdmi_out/encode_b/n98_s7/I2            
  2.877   1.032   tINS   FF   2        R8C19[0][B]   hdmi_out/encode_b/n98_s7/F             
  2.888   0.011   tNET   FF   1        R8C19[3][B]   hdmi_out/encode_b/n98_s6/I2            
  3.987   1.099   tINS   FF   3        R8C19[3][B]   hdmi_out/encode_b/n98_s6/F             
  6.100   2.114   tNET   FF   2        R9C36[0][B]   hdmi_out/encode_g/n98_s1/I0            
  7.145   1.045   tINS   FF   1        R9C36[0][B]   hdmi_out/encode_g/n98_s1/COUT          
  7.145   0.000   tNET   FF   2        R9C36[1][A]   hdmi_out/encode_g/n97_s1/CIN           
  7.202   0.057   tINS   FF   1        R9C36[1][A]   hdmi_out/encode_g/n97_s1/COUT          
  7.202   0.000   tNET   FF   2        R9C36[1][B]   hdmi_out/encode_g/n96_s1/CIN           
  7.765   0.563   tINS   FF   1        R9C36[1][B]   hdmi_out/encode_g/n96_s1/SUM           
  7.765   0.000   tNET   FF   1        R9C36[1][B]   hdmi_out/encode_g/n96_s/D              

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R9C36[1][B]   hdmi_out/encode_g/n96_s/CLK            
  15.604   -0.400   tSu         1        R9C36[1][B]   hdmi_out/encode_g/n96_s                

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.796 52.773%, 
                    route: 2.939 40.855%, 
                    tC2Q: 0.458 6.372%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path5						
Path Summary:
Slack             : 7.890
Data Arrival Time : 7.714
Data Required Time: 15.604
From              : tpa11_2_s0
To                : n97_s
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C18[1][B]   hdmi_out/encode_b/tpa11_2_s0/CLK       
  1.030   0.458   tC2Q   RF   3        R7C18[1][B]   hdmi_out/encode_b/tpa11_2_s0/Q         
  1.845   0.814   tNET   FF   1        R8C19[0][B]   hdmi_out/encode_b/n98_s7/I2            
  2.877   1.032   tINS   FF   2        R8C19[0][B]   hdmi_out/encode_b/n98_s7/F             
  2.888   0.011   tNET   FF   1        R8C19[3][B]   hdmi_out/encode_b/n98_s6/I2            
  3.987   1.099   tINS   FF   3        R8C19[3][B]   hdmi_out/encode_b/n98_s6/F             
  6.106   2.119   tNET   FF   2        R9C31[0][B]   hdmi_out/encode_r/n98_s1/I0            
  7.151   1.045   tINS   FF   1        R9C31[0][B]   hdmi_out/encode_r/n98_s1/COUT          
  7.151   0.000   tNET   FF   2        R9C31[1][A]   hdmi_out/encode_r/n97_s1/CIN           
  7.714   0.563   tINS   FF   1        R9C31[1][A]   hdmi_out/encode_r/n97_s1/SUM           
  7.714   0.000   tNET   FF   1        R9C31[1][A]   hdmi_out/encode_r/n97_s/D              

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R9C31[1][A]   hdmi_out/encode_r/n97_s/CLK            
  15.604   -0.400   tSu         1        R9C31[1][A]   hdmi_out/encode_r/n97_s                

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.739 52.354%, 
                    route: 2.944 41.229%, 
                    tC2Q: 0.458 6.418%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path6						
Path Summary:
Slack             : 7.896
Data Arrival Time : 7.708
Data Required Time: 15.604
From              : tpa11_2_s0
To                : n97_s
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C18[1][B]   hdmi_out/encode_b/tpa11_2_s0/CLK       
  1.030   0.458   tC2Q   RF   3        R7C18[1][B]   hdmi_out/encode_b/tpa11_2_s0/Q         
  1.845   0.814   tNET   FF   1        R8C19[0][B]   hdmi_out/encode_b/n98_s7/I2            
  2.877   1.032   tINS   FF   2        R8C19[0][B]   hdmi_out/encode_b/n98_s7/F             
  2.888   0.011   tNET   FF   1        R8C19[3][B]   hdmi_out/encode_b/n98_s6/I2            
  3.987   1.099   tINS   FF   3        R8C19[3][B]   hdmi_out/encode_b/n98_s6/F             
  6.100   2.114   tNET   FF   2        R9C36[0][B]   hdmi_out/encode_g/n98_s1/I0            
  7.145   1.045   tINS   FF   1        R9C36[0][B]   hdmi_out/encode_g/n98_s1/COUT          
  7.145   0.000   tNET   FF   2        R9C36[1][A]   hdmi_out/encode_g/n97_s1/CIN           
  7.708   0.563   tINS   FF   1        R9C36[1][A]   hdmi_out/encode_g/n97_s1/SUM           
  7.708   0.000   tNET   FF   1        R9C36[1][A]   hdmi_out/encode_g/n97_s/D              

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R9C36[1][A]   hdmi_out/encode_g/n97_s/CLK            
  15.604   -0.400   tSu         1        R9C36[1][A]   hdmi_out/encode_g/n97_s                

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.739 52.395%, 
                    route: 2.939 41.182%, 
                    tC2Q: 0.458 6.423%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path7						
Path Summary:
Slack             : 8.145
Data Arrival Time : 7.460
Data Required Time: 15.604
From              : enc11_0_s2
To                : shl18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   26       R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/Q         
  2.441   1.410   tNET   FF   4        R6C18         hdmi_out/encode_b/dat3_7_s8/RAD[0]     
  2.700   0.259   tINS   FF   8        R6C18         hdmi_out/encode_b/dat3_7_s8/DO[3]      
  5.318   2.618   tNET   FF   1        R9C32[1][B]   hdmi_out/encode_r/n102_s2/I2           
  6.350   1.032   tINS   FF   3        R9C32[1][B]   hdmi_out/encode_r/n102_s2/F            
  6.361   0.011   tNET   FF   1        R9C32[2][A]   hdmi_out/encode_r/n130_s0/I1           
  7.460   1.099   tINS   FF   1        R9C32[2][A]   hdmi_out/encode_r/n130_s0/F            
  7.460   0.000   tNET   FF   1        R9C32[2][A]   hdmi_out/encode_r/shl18_3_s0/D         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R9C32[2][A]   hdmi_out/encode_r/shl18_3_s0/CLK       
  15.604   -0.400   tSu         1        R9C32[2][A]   hdmi_out/encode_r/shl18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.390 34.703%, 
                    route: 4.039 58.643%, 
                    tC2Q: 0.458 6.655%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path8						
Path Summary:
Slack             : 8.310
Data Arrival Time : 7.294
Data Required Time: 15.604
From              : enc11_0_s2
To                : shl18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   26       R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/Q         
  2.441   1.410   tNET   FF   4        R6C18         hdmi_out/encode_b/dat3_7_s8/RAD[0]     
  2.700   0.259   tINS   FF   8        R6C18         hdmi_out/encode_b/dat3_7_s8/DO[2]      
  5.618   2.919   tNET   FF   1        R9C37[2][A]   hdmi_out/encode_g/n102_s2/I2           
  6.243   0.625   tINS   FR   3        R9C37[2][A]   hdmi_out/encode_g/n102_s2/F            
  6.668   0.425   tNET   RR   1        R9C36[2][B]   hdmi_out/encode_g/n130_s0/I1           
  7.294   0.626   tINS   RF   1        R9C36[2][B]   hdmi_out/encode_g/n130_s0/F            
  7.294   0.000   tNET   FF   1        R9C36[2][B]   hdmi_out/encode_g/shl18_3_s0/D         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R9C36[2][B]   hdmi_out/encode_g/shl18_3_s0/CLK       
  15.604   -0.400   tSu         1        R9C36[2][B]   hdmi_out/encode_g/shl18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.510 22.466%, 
                    route: 4.754 70.716%, 
                    tC2Q: 0.458 6.818%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path9						
Path Summary:
Slack             : 8.310
Data Arrival Time : 7.294
Data Required Time: 15.604
From              : enc11_0_s2
To                : shr18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   26       R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/Q         
  2.441   1.410   tNET   FF   4        R6C18         hdmi_out/encode_b/dat3_7_s8/RAD[0]     
  2.700   0.259   tINS   FF   8        R6C18         hdmi_out/encode_b/dat3_7_s8/DO[2]      
  5.618   2.919   tNET   FF   1        R9C37[2][A]   hdmi_out/encode_g/n102_s2/I2           
  6.243   0.625   tINS   FR   3        R9C37[2][A]   hdmi_out/encode_g/n102_s2/F            
  6.668   0.425   tNET   RR   1        R9C36[2][A]   hdmi_out/encode_g/n121_s0/I1           
  7.294   0.626   tINS   RF   1        R9C36[2][A]   hdmi_out/encode_g/n121_s0/F            
  7.294   0.000   tNET   FF   1        R9C36[2][A]   hdmi_out/encode_g/shr18_3_s0/D         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R9C36[2][A]   hdmi_out/encode_g/shr18_3_s0/CLK       
  15.604   -0.400   tSu         1        R9C36[2][A]   hdmi_out/encode_g/shr18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.510 22.466%, 
                    route: 4.754 70.716%, 
                    tC2Q: 0.458 6.818%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path10						
Path Summary:
Slack             : 8.527
Data Arrival Time : 7.077
Data Required Time: 15.604
From              : enc11_0_s2
To                : inv18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   26       R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/Q         
  2.441   1.410   tNET   FF   4        R6C18         hdmi_out/encode_b/dat3_7_s8/RAD[0]     
  2.700   0.259   tINS   FF   8        R6C18         hdmi_out/encode_b/dat3_7_s8/DO[2]      
  5.618   2.919   tNET   FF   1        R9C37[2][A]   hdmi_out/encode_g/n102_s2/I2           
  6.244   0.626   tINS   FF   3        R9C37[2][A]   hdmi_out/encode_g/n102_s2/F            
  6.255   0.011   tNET   FF   1        R9C37[1][B]   hdmi_out/encode_g/n112_s0/I0           
  7.077   0.822   tINS   FF   1        R9C37[1][B]   hdmi_out/encode_g/n112_s0/F            
  7.077   0.000   tNET   FF   1        R9C37[1][B]   hdmi_out/encode_g/inv18_3_s0/D         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R9C37[1][B]   hdmi_out/encode_g/inv18_3_s0/CLK       
  15.604   -0.400   tSu         1        R9C37[1][B]   hdmi_out/encode_g/inv18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.707 26.243%, 
                    route: 4.340 66.711%, 
                    tC2Q: 0.458 7.046%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path11						
Path Summary:
Slack             : 8.646
Data Arrival Time : 6.959
Data Required Time: 15.604
From              : bias_0_s0
To                : bias_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C38[0][B]   hdmi_out/encode_g/bias_0_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R7C38[0][B]   hdmi_out/encode_g/bias_0_s0/Q          
  2.012   0.982   tNET   FF   2        R8C36[0][A]   hdmi_out/encode_g/n181_s/I0            
  3.057   1.045   tINS   FF   1        R8C36[0][A]   hdmi_out/encode_g/n181_s/COUT          
  3.057   0.000   tNET   FF   2        R8C36[0][B]   hdmi_out/encode_g/n180_s/CIN           
  3.114   0.057   tINS   FF   1        R8C36[0][B]   hdmi_out/encode_g/n180_s/COUT          
  3.114   0.000   tNET   FF   2        R8C36[1][A]   hdmi_out/encode_g/n179_s/CIN           
  3.677   0.563   tINS   FF   1        R8C36[1][A]   hdmi_out/encode_g/n179_s/SUM           
  4.482   0.804   tNET   FF   1        R7C37[3][A]   hdmi_out/encode_g/n207_s2/I0           
  5.508   1.026   tINS   FR   1        R7C37[3][A]   hdmi_out/encode_g/n207_s2/F            
  5.927   0.419   tNET   RR   1        R7C38[0][A]   hdmi_out/encode_g/n207_s3/I0           
  6.959   1.032   tINS   RF   1        R7C38[0][A]   hdmi_out/encode_g/n207_s3/F            
  6.959   0.000   tNET   FF   1        R7C38[0][A]   hdmi_out/encode_g/bias_2_s0/D          

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R7C38[0][A]   hdmi_out/encode_g/bias_2_s0/CLK        
  15.604   -0.400   tSu         1        R7C38[0][A]   hdmi_out/encode_g/bias_2_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.723 58.295%, 
                    route: 2.205 34.528%, 
                    tC2Q: 0.458 7.177%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path12						
Path Summary:
Slack             : 8.683
Data Arrival Time : 6.921
Data Required Time: 15.604
From              : shl18_0_s0
To                : bias_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R9C29[0][B]   hdmi_out/encode_b/shl18_0_s0/CLK       
  1.030   0.458   tC2Q   RF   1        R9C29[0][B]   hdmi_out/encode_b/shl18_0_s0/Q         
  2.483   1.452   tNET   FF   2        R7C20[0][A]   hdmi_out/encode_b/n181_s/I1            
  3.033   0.550   tINS   FR   1        R7C20[0][A]   hdmi_out/encode_b/n181_s/COUT          
  3.033   0.000   tNET   RR   2        R7C20[0][B]   hdmi_out/encode_b/n180_s/CIN           
  3.090   0.057   tINS   RF   1        R7C20[0][B]   hdmi_out/encode_b/n180_s/COUT          
  3.090   0.000   tNET   FF   2        R7C20[1][A]   hdmi_out/encode_b/n179_s/CIN           
  3.618   0.528   tINS   FR   1        R7C20[1][A]   hdmi_out/encode_b/n179_s/SUM           
  4.036   0.419   tNET   RR   1        R8C20[3][A]   hdmi_out/encode_b/n207_s3/I0           
  5.068   1.032   tINS   RF   1        R8C20[3][A]   hdmi_out/encode_b/n207_s3/F            
  5.889   0.821   tNET   FF   1        R8C22[0][A]   hdmi_out/encode_b/n207_s2/I0           
  6.921   1.032   tINS   FF   1        R8C22[0][A]   hdmi_out/encode_b/n207_s2/F            
  6.921   0.000   tNET   FF   1        R8C22[0][A]   hdmi_out/encode_b/bias_2_s0/D          

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R8C22[0][A]   hdmi_out/encode_b/bias_2_s0/CLK        
  15.604   -0.400   tSu         1        R8C22[0][A]   hdmi_out/encode_b/bias_2_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.199 50.385%, 
                    route: 2.692 42.397%, 
                    tC2Q: 0.458 7.219%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path13						
Path Summary:
Slack             : 8.770
Data Arrival Time : 6.834
Data Required Time: 15.604
From              : tpa11_2_s0
To                : n98_s
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C18[1][B]   hdmi_out/encode_b/tpa11_2_s0/CLK       
  1.030   0.458   tC2Q   RF   3        R7C18[1][B]   hdmi_out/encode_b/tpa11_2_s0/Q         
  1.845   0.814   tNET   FF   1        R8C19[0][B]   hdmi_out/encode_b/n98_s7/I2            
  2.877   1.032   tINS   FF   2        R8C19[0][B]   hdmi_out/encode_b/n98_s7/F             
  2.888   0.011   tNET   FF   1        R8C19[3][B]   hdmi_out/encode_b/n98_s6/I2            
  3.987   1.099   tINS   FF   3        R8C19[3][B]   hdmi_out/encode_b/n98_s6/F             
  6.106   2.119   tNET   FF   2        R9C31[0][B]   hdmi_out/encode_r/n98_s1/I0            
  6.834   0.728   tINS   FR   1        R9C31[0][B]   hdmi_out/encode_r/n98_s1/SUM           
  6.834   0.000   tNET   RR   1        R9C31[0][B]   hdmi_out/encode_r/n98_s/D              

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R9C31[0][B]   hdmi_out/encode_r/n98_s/CLK            
  15.604   -0.400   tSu         1        R9C31[0][B]   hdmi_out/encode_r/n98_s                

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.859 45.658%, 
                    route: 2.944 47.023%, 
                    tC2Q: 0.458 7.320%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path14						
Path Summary:
Slack             : 8.775
Data Arrival Time : 6.829
Data Required Time: 15.604
From              : bias_0_s0
To                : bias_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C38[0][B]   hdmi_out/encode_g/bias_0_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R7C38[0][B]   hdmi_out/encode_g/bias_0_s0/Q          
  1.859   0.828   tNET   FF   2        R7C36[0][A]   hdmi_out/encode_g/n176_s/I0            
  2.817   0.958   tINS   FF   1        R7C36[0][A]   hdmi_out/encode_g/n176_s/COUT          
  2.817   0.000   tNET   FF   2        R7C36[0][B]   hdmi_out/encode_g/n175_s/CIN           
  2.874   0.057   tINS   FF   1        R7C36[0][B]   hdmi_out/encode_g/n175_s/COUT          
  2.874   0.000   tNET   FF   2        R7C36[1][A]   hdmi_out/encode_g/n174_s/CIN           
  2.931   0.057   tINS   FF   1        R7C36[1][A]   hdmi_out/encode_g/n174_s/COUT          
  2.931   0.000   tNET   FF   2        R7C36[1][B]   hdmi_out/encode_g/n173_s/CIN           
  3.459   0.528   tINS   FR   1        R7C36[1][B]   hdmi_out/encode_g/n173_s/SUM           
  3.877   0.419   tNET   RR   1        R8C36[2][B]   hdmi_out/encode_g/n206_s2/I1           
  4.909   1.032   tINS   RF   1        R8C36[2][B]   hdmi_out/encode_g/n206_s2/F            
  5.730   0.821   tNET   FF   1        R8C37[1][B]   hdmi_out/encode_g/n206_s3/I0           
  6.829   1.099   tINS   FF   1        R8C37[1][B]   hdmi_out/encode_g/n206_s3/F            
  6.829   0.000   tNET   FF   1        R8C37[1][B]   hdmi_out/encode_g/bias_3_s0/D          

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R8C37[1][B]   hdmi_out/encode_g/bias_3_s0/CLK        
  15.604   -0.400   tSu         1        R8C37[1][B]   hdmi_out/encode_g/bias_3_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.731 59.627%, 
                    route: 2.068 33.048%, 
                    tC2Q: 0.458 7.325%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path15						
Path Summary:
Slack             : 8.776
Data Arrival Time : 6.828
Data Required Time: 15.604
From              : tpa11_2_s0
To                : n98_s
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C18[1][B]   hdmi_out/encode_b/tpa11_2_s0/CLK       
  1.030   0.458   tC2Q   RF   3        R7C18[1][B]   hdmi_out/encode_b/tpa11_2_s0/Q         
  1.845   0.814   tNET   FF   1        R8C19[0][B]   hdmi_out/encode_b/n98_s7/I2            
  2.877   1.032   tINS   FF   2        R8C19[0][B]   hdmi_out/encode_b/n98_s7/F             
  2.888   0.011   tNET   FF   1        R8C19[3][B]   hdmi_out/encode_b/n98_s6/I2            
  3.987   1.099   tINS   FF   3        R8C19[3][B]   hdmi_out/encode_b/n98_s6/F             
  6.100   2.114   tNET   FF   2        R9C36[0][B]   hdmi_out/encode_g/n98_s1/I0            
  6.828   0.728   tINS   FR   1        R9C36[0][B]   hdmi_out/encode_g/n98_s1/SUM           
  6.828   0.000   tNET   RR   1        R9C36[0][B]   hdmi_out/encode_g/n98_s/D              

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R9C36[0][B]   hdmi_out/encode_g/n98_s/CLK            
  15.604   -0.400   tSu         1        R9C36[0][B]   hdmi_out/encode_g/n98_s                

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.859 45.699%, 
                    route: 2.939 46.975%, 
                    tC2Q: 0.458 7.326%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path16						
Path Summary:
Slack             : 8.925
Data Arrival Time : 6.679
Data Required Time: 15.604
From              : bias_1_s0
To                : bias_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C33[0][A]   hdmi_out/encode_r/bias_1_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R7C33[0][A]   hdmi_out/encode_r/bias_1_s0/Q          
  1.842   0.811   tNET   FF   2        R8C31[0][B]   hdmi_out/encode_r/n175_s/I0            
  2.800   0.958   tINS   FF   1        R8C31[0][B]   hdmi_out/encode_r/n175_s/COUT          
  2.800   0.000   tNET   FF   2        R8C31[1][A]   hdmi_out/encode_r/n174_s/CIN           
  3.363   0.563   tINS   FF   1        R8C31[1][A]   hdmi_out/encode_r/n174_s/SUM           
  4.167   0.804   tNET   FF   1        R7C32[3][A]   hdmi_out/encode_r/n207_s2/I1           
  5.228   1.061   tINS   FR   1        R7C32[3][A]   hdmi_out/encode_r/n207_s2/F            
  5.647   0.419   tNET   RR   1        R7C33[0][B]   hdmi_out/encode_r/n207_s3/I0           
  6.679   1.032   tINS   RF   1        R7C33[0][B]   hdmi_out/encode_r/n207_s3/F            
  6.679   0.000   tNET   FF   1        R7C33[0][B]   hdmi_out/encode_r/bias_2_s0/D          

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R7C33[0][B]   hdmi_out/encode_r/bias_2_s0/CLK        
  15.604   -0.400   tSu         1        R7C33[0][B]   hdmi_out/encode_r/bias_2_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.614 59.181%, 
                    route: 2.034 33.314%, 
                    tC2Q: 0.458 7.505%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path17						
Path Summary:
Slack             : 8.950
Data Arrival Time : 6.655
Data Required Time: 15.604
From              : bias_0_s0
To                : bias_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R8C32[1][A]   hdmi_out/encode_r/bias_0_s0/CLK        
  1.030   0.458   tC2Q   RR   4        R8C32[1][A]   hdmi_out/encode_r/bias_0_s0/Q          
  1.454   0.424   tNET   RR   2        R8C31[0][A]   hdmi_out/encode_r/n176_s/I0            
  2.412   0.958   tINS   RF   1        R8C31[0][A]   hdmi_out/encode_r/n176_s/COUT          
  2.412   0.000   tNET   FF   2        R8C31[0][B]   hdmi_out/encode_r/n175_s/CIN           
  2.975   0.563   tINS   FF   1        R8C31[0][B]   hdmi_out/encode_r/n175_s/SUM           
  4.111   1.135   tNET   FF   1        R7C32[2][A]   hdmi_out/encode_r/n208_s2/I1           
  5.137   1.026   tINS   FR   1        R7C32[2][A]   hdmi_out/encode_r/n208_s2/F            
  5.556   0.419   tNET   RR   1        R7C33[0][A]   hdmi_out/encode_r/n208_s3/I0           
  6.655   1.099   tINS   RF   1        R7C33[0][A]   hdmi_out/encode_r/n208_s3/F            
  6.655   0.000   tNET   FF   1        R7C33[0][A]   hdmi_out/encode_r/bias_1_s0/D          

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R7C33[0][A]   hdmi_out/encode_r/bias_1_s0/CLK        
  15.604   -0.400   tSu         1        R7C33[0][A]   hdmi_out/encode_r/bias_1_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.646 59.943%, 
                    route: 1.978 32.521%, 
                    tC2Q: 0.458 7.535%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path18						
Path Summary:
Slack             : 9.043
Data Arrival Time : 6.561
Data Required Time: 15.604
From              : bias_0_s0
To                : bias_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C38[0][B]   hdmi_out/encode_g/bias_0_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R7C38[0][B]   hdmi_out/encode_g/bias_0_s0/Q          
  2.012   0.982   tNET   FF   2        R8C36[0][A]   hdmi_out/encode_g/n181_s/I0            
  3.057   1.045   tINS   FF   1        R8C36[0][A]   hdmi_out/encode_g/n181_s/COUT          
  3.057   0.000   tNET   FF   2        R8C36[0][B]   hdmi_out/encode_g/n180_s/CIN           
  3.620   0.563   tINS   FF   1        R8C36[0][B]   hdmi_out/encode_g/n180_s/SUM           
  4.425   0.804   tNET   FF   1        R7C38[2][B]   hdmi_out/encode_g/n208_s2/I0           
  5.524   1.099   tINS   FF   1        R7C38[2][B]   hdmi_out/encode_g/n208_s2/F            
  5.529   0.005   tNET   FF   1        R7C38[1][A]   hdmi_out/encode_g/n208_s3/I0           
  6.561   1.032   tINS   FF   1        R7C38[1][A]   hdmi_out/encode_g/n208_s3/F            
  6.561   0.000   tNET   FF   1        R7C38[1][A]   hdmi_out/encode_g/bias_1_s0/D          

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R7C38[1][A]   hdmi_out/encode_g/bias_1_s0/CLK        
  15.604   -0.400   tSu         1        R7C38[1][A]   hdmi_out/encode_g/bias_1_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.739 62.431%, 
                    route: 1.792 29.916%, 
                    tC2Q: 0.458 7.653%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path19						
Path Summary:
Slack             : 9.064
Data Arrival Time : 6.541
Data Required Time: 15.604
From              : bias_0_s0
To                : bias_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C38[0][B]   hdmi_out/encode_g/bias_0_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R7C38[0][B]   hdmi_out/encode_g/bias_0_s0/Q          
  2.012   0.982   tNET   FF   2        R8C36[0][A]   hdmi_out/encode_g/n181_s/I0            
  2.740   0.728   tINS   FR   1        R8C36[0][A]   hdmi_out/encode_g/n181_s/SUM           
  3.527   0.786   tNET   RR   1        R7C37[3][B]   hdmi_out/encode_g/n209_s2/I0           
  4.626   1.099   tINS   RF   1        R7C37[3][B]   hdmi_out/encode_g/n209_s2/F            
  5.915   1.289   tNET   FF   1        R7C38[0][B]   hdmi_out/encode_g/n209_s3/I0           
  6.541   0.626   tINS   FF   1        R7C38[0][B]   hdmi_out/encode_g/n209_s3/F            
  6.541   0.000   tNET   FF   1        R7C38[0][B]   hdmi_out/encode_g/bias_0_s0/D          

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R7C38[0][B]   hdmi_out/encode_g/bias_0_s0/CLK        
  15.604   -0.400   tSu         1        R7C38[0][B]   hdmi_out/encode_g/bias_0_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 2.453 41.099%, 
                    route: 3.057 51.222%, 
                    tC2Q: 0.458 7.679%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path20						
Path Summary:
Slack             : 9.117
Data Arrival Time : 6.487
Data Required Time: 15.604
From              : bias_2_s0
To                : bias_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R8C22[0][A]   hdmi_out/encode_b/bias_2_s0/CLK        
  1.030   0.458   tC2Q   RF   4        R8C22[0][A]   hdmi_out/encode_b/bias_2_s0/Q          
  2.347   1.317   tNET   FF   2        R7C20[1][A]   hdmi_out/encode_b/n179_s/I0            
  3.392   1.045   tINS   FF   1        R7C20[1][A]   hdmi_out/encode_b/n179_s/COUT          
  3.392   0.000   tNET   FF   2        R7C20[1][B]   hdmi_out/encode_b/n178_s/CIN           
  3.920   0.528   tINS   FR   1        R7C20[1][B]   hdmi_out/encode_b/n178_s/SUM           
  4.339   0.419   tNET   RR   1        R8C20[3][B]   hdmi_out/encode_b/n206_s5/I0           
  4.965   0.626   tINS   RF   1        R8C20[3][B]   hdmi_out/encode_b/n206_s5/F            
  5.455   0.490   tNET   FF   1        R8C22[0][B]   hdmi_out/encode_b/n206_s4/I0           
  6.487   1.032   tINS   FF   1        R8C22[0][B]   hdmi_out/encode_b/n206_s4/F            
  6.487   0.000   tNET   FF   1        R8C22[0][B]   hdmi_out/encode_b/bias_3_s0/D          

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R8C22[0][B]   hdmi_out/encode_b/bias_3_s0/CLK        
  15.604   -0.400   tSu         1        R8C22[0][B]   hdmi_out/encode_b/bias_3_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 3.231 54.623%, 
                    route: 2.226 37.628%, 
                    tC2Q: 0.458 7.749%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path21						
Path Summary:
Slack             : 9.126
Data Arrival Time : 6.478
Data Required Time: 15.604
From              : enc11_0_s2
To                : shl18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   26       R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/Q         
  2.441   1.410   tNET   FF   4        R6C18         hdmi_out/encode_b/dat3_7_s8/RAD[0]     
  2.700   0.259   tINS   FF   8        R6C18         hdmi_out/encode_b/dat3_7_s8/DO[1]      
  4.000   1.300   tNET   FF   1        R7C21[3][A]   hdmi_out/encode_b/n102_s2/I2           
  5.032   1.032   tINS   FF   3        R7C21[3][A]   hdmi_out/encode_b/n102_s2/F            
  5.852   0.820   tNET   FF   1        R8C22[1][B]   hdmi_out/encode_b/n130_s0/I1           
  6.478   0.626   tINS   FF   1        R8C22[1][B]   hdmi_out/encode_b/n130_s0/F            
  6.478   0.000   tNET   FF   1        R8C22[1][B]   hdmi_out/encode_b/shl18_3_s0/D         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R8C22[1][B]   hdmi_out/encode_b/shl18_3_s0/CLK       
  15.604   -0.400   tSu         1        R8C22[1][B]   hdmi_out/encode_b/shl18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.917 32.462%, 
                    route: 3.530 59.777%, 
                    tC2Q: 0.458 7.761%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path22						
Path Summary:
Slack             : 9.126
Data Arrival Time : 6.478
Data Required Time: 15.604
From              : enc11_0_s2
To                : inv18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   26       R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/Q         
  2.441   1.410   tNET   FF   4        R6C18         hdmi_out/encode_b/dat3_7_s8/RAD[0]     
  2.700   0.259   tINS   FF   8        R6C18         hdmi_out/encode_b/dat3_7_s8/DO[1]      
  4.000   1.300   tNET   FF   1        R7C21[3][A]   hdmi_out/encode_b/n102_s2/I2           
  5.032   1.032   tINS   FF   3        R7C21[3][A]   hdmi_out/encode_b/n102_s2/F            
  5.852   0.820   tNET   FF   1        R8C22[1][A]   hdmi_out/encode_b/n112_s0/I0           
  6.478   0.626   tINS   FF   1        R8C22[1][A]   hdmi_out/encode_b/n112_s0/F            
  6.478   0.000   tNET   FF   1        R8C22[1][A]   hdmi_out/encode_b/inv18_3_s0/D         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R8C22[1][A]   hdmi_out/encode_b/inv18_3_s0/CLK       
  15.604   -0.400   tSu         1        R8C22[1][A]   hdmi_out/encode_b/inv18_3_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.917 32.462%, 
                    route: 3.530 59.777%, 
                    tC2Q: 0.458 7.761%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path23						
Path Summary:
Slack             : 9.127
Data Arrival Time : 6.834
Data Required Time: 15.961
From              : enc11_0_s4
To                : enc11_0_s9
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R8C27[1][A]   hdmi_out/encode_b/enc11_0_s4/CLK       
  1.030   0.458   tC2Q   RF   16       R8C27[1][A]   hdmi_out/encode_b/enc11_0_s4/Q         
  3.500   2.470   tNET   FF   1        R5C12[3][A]   hdmi_out/rgb_p_addr_tmp_s10/I1         
  4.532   1.032   tINS   FF   6        R5C12[3][A]   hdmi_out/rgb_p_addr_tmp_s10/F          
  6.834   2.301   tNET   FF   1        R6C27         hdmi_out/encode_b/enc11_0_s9/WAD[1]    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  15.432   15.432                                     active clock edge time                 
  15.432   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R6C27        hdmi_out/encode_b/enc11_0_s9/CLK       
  15.961   -0.043   tSu         1        R6C27        hdmi_out/encode_b/enc11_0_s9           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.032 16.482%, 
                    route: 4.771 76.198%, 
                    tC2Q: 0.458 7.320%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path24						
Path Summary:
Slack             : 9.132
Data Arrival Time : 6.472
Data Required Time: 15.604
From              : enc11_0_s2
To                : shl18_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   26       R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/Q         
  2.441   1.410   tNET   FF   4        R6C18         hdmi_out/encode_b/dat3_7_s8/RAD[0]     
  2.700   0.259   tINS   FF   8        R6C18         hdmi_out/encode_b/dat3_7_s8/DO[2]      
  5.650   2.950   tNET   FF   1        R9C37[0][B]   hdmi_out/encode_g/n131_s1/I2           
  6.472   0.822   tINS   FF   1        R9C37[0][B]   hdmi_out/encode_g/n131_s1/F            
  6.472   0.000   tNET   FF   1        R9C37[0][B]   hdmi_out/encode_g/shl18_2_s0/D         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R9C37[0][B]   hdmi_out/encode_g/shl18_2_s0/CLK       
  15.604   -0.400   tSu         1        R9C37[0][B]   hdmi_out/encode_g/shl18_2_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.081 18.325%, 
                    route: 4.360 73.907%, 
                    tC2Q: 0.458 7.768%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

						Path25						
Path Summary:
Slack             : 9.132
Data Arrival Time : 6.472
Data Required Time: 15.604
From              : enc11_0_s2
To                : shr18_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.572   0.242   tNET   RR   1        R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/CLK       
  1.030   0.458   tC2Q   RF   26       R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/Q         
  2.441   1.410   tNET   FF   4        R6C18         hdmi_out/encode_b/dat3_7_s8/RAD[0]     
  2.700   0.259   tINS   FF   8        R6C18         hdmi_out/encode_b/dat3_7_s8/DO[2]      
  5.650   2.950   tNET   FF   1        R9C37[0][A]   hdmi_out/encode_g/n122_s1/I2           
  6.472   0.822   tINS   FF   1        R9C37[0][A]   hdmi_out/encode_g/n122_s1/F            
  6.472   0.000   tNET   FF   1        R9C37[0][A]   hdmi_out/encode_g/shr18_2_s0/D         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  15.432   15.432                                      active clock edge time                 
  15.432   0.000                                       hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330    tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  16.004   0.242    tNET   RR   1        R9C37[0][A]   hdmi_out/encode_g/shr18_2_s0/CLK       
  15.604   -0.400   tSu         1        R9C37[0][A]   hdmi_out/encode_g/shr18_2_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 15.432
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)
Arrival Data Path Delay: (cell: 1.081 18.325%, 
                    route: 4.360 73.907%, 
                    tC2Q: 0.458 7.768%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.242 100.000%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.558
Data Arrival Time : 1.084
Data Required Time: 0.526
From              : rst0_s0
To                : ctl1_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C24[1][A]   hdmi_out/encode_b/rst0_s0/CLK          
  0.846   0.333   tC2Q   RR   3        R7C24[1][A]   hdmi_out/encode_b/rst0_s0/Q            
  1.084   0.238   tNET   RR   1        R7C24[0][A]   hdmi_out/encode_b/ctl1_0_s0/RESET      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C24[0][A]   hdmi_out/encode_b/ctl1_0_s0/CLK        
  0.526   0.012   tHld        1        R7C24[0][A]   hdmi_out/encode_b/ctl1_0_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path2						
Path Summary:
Slack             : 0.558
Data Arrival Time : 1.084
Data Required Time: 0.526
From              : rst0_s0
To                : ctl1_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C24[1][A]   hdmi_out/encode_b/rst0_s0/CLK          
  0.846   0.333   tC2Q   RR   3        R7C24[1][A]   hdmi_out/encode_b/rst0_s0/Q            
  1.084   0.238   tNET   RR   1        R7C24[0][B]   hdmi_out/encode_b/ctl1_1_s0/RESET      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C24[0][B]   hdmi_out/encode_b/ctl1_1_s0/CLK        
  0.526   0.012   tHld        1        R7C24[0][B]   hdmi_out/encode_b/ctl1_1_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path3						
Path Summary:
Slack             : 0.587
Data Arrival Time : 1.113
Data Required Time: 0.526
From              : enc10_0_s0
To                : tpb11_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C18[0][B]   hdmi_out/encode_b/enc10_0_s0/CLK       
  0.846   0.333   tC2Q   RR   2        R5C18[0][B]   hdmi_out/encode_b/enc10_0_s0/Q         
  1.113   0.266   tNET   RR   1        R5C19[0][A]   hdmi_out/encode_b/tpb11_0_s0/RESET     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C19[0][A]   hdmi_out/encode_b/tpb11_0_s0/CLK       
  0.526   0.012   tHld        1        R5C19[0][A]   hdmi_out/encode_b/tpb11_0_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.266 44.393%, 
                    tC2Q: 0.333 55.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path4						
Path Summary:
Slack             : 0.708
Data Arrival Time : 1.221
Data Required Time: 0.513
From              : par9_s8
To                : par9_s8
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R9C29[0][A]   hdmi_out/encode_b/par9_s8/CLK          
  0.846   0.333   tC2Q   RR   3        R9C29[0][A]   hdmi_out/encode_b/par9_s8/Q            
  0.849   0.002   tNET   RR   1        R9C29[0][A]   hdmi_out/encode_b/par9_s13/I3          
  1.221   0.372   tINS   RF   1        R9C29[0][A]   hdmi_out/encode_b/par9_s13/F           
  1.221   0.000   tNET   FF   1        R9C29[0][A]   hdmi_out/encode_b/par9_s8/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R9C29[0][A]   hdmi_out/encode_b/par9_s8/CLK          
  0.513   0.000   tHld        1        R9C29[0][A]   hdmi_out/encode_b/par9_s8              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path5						
Path Summary:
Slack             : 0.709
Data Arrival Time : 1.222
Data Required Time: 0.513
From              : ctl2_0_s8
To                : ctl2_0_s8
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R8C27[0][A]   hdmi_out/encode_b/ctl2_0_s8/CLK        
  0.846   0.333   tC2Q   RR   3        R8C27[0][A]   hdmi_out/encode_b/ctl2_0_s8/Q          
  0.850   0.004   tNET   RR   1        R8C27[0][A]   hdmi_out/encode_b/ctl2_0_s14/I3        
  1.222   0.372   tINS   RF   1        R8C27[0][A]   hdmi_out/encode_b/ctl2_0_s14/F         
  1.222   0.000   tNET   FF   1        R8C27[0][A]   hdmi_out/encode_b/ctl2_0_s8/D          

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R8C27[0][A]   hdmi_out/encode_b/ctl2_0_s8/CLK        
  0.513   0.000   tHld        1        R8C27[0][A]   hdmi_out/encode_b/ctl2_0_s8            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path6						
Path Summary:
Slack             : 0.709
Data Arrival Time : 1.222
Data Required Time: 0.513
From              : y_0_s0
To                : y_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R8C7[0][A]   ds/y_0_s0/CLK                          
  0.846   0.333   tC2Q   RR   6        R8C7[0][A]   ds/y_0_s0/Q                            
  0.850   0.004   tNET   RR   1        R8C7[0][A]   ds/n77_s2/I0                           
  1.222   0.372   tINS   RF   1        R8C7[0][A]   ds/n77_s2/F                            
  1.222   0.000   tNET   FF   1        R8C7[0][A]   ds/y_0_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R8C7[0][A]   ds/y_0_s0/CLK                          
  0.513   0.000   tHld        1        R8C7[0][A]   ds/y_0_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path7						
Path Summary:
Slack             : 0.709
Data Arrival Time : 1.222
Data Required Time: 0.513
From              : x_0_s0
To                : x_0_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R9C9[0][A]   ds/x_0_s0/CLK                          
  0.846   0.333   tC2Q   RR   4        R9C9[0][A]   ds/x_0_s0/Q                            
  0.850   0.004   tNET   RR   1        R9C9[0][A]   ds/n29_s2/I0                           
  1.222   0.372   tINS   RF   1        R9C9[0][A]   ds/n29_s2/F                            
  1.222   0.000   tNET   FF   1        R9C9[0][A]   ds/x_0_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R9C9[0][A]   ds/x_0_s0/CLK                          
  0.513   0.000   tHld        1        R9C9[0][A]   ds/x_0_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path8						
Path Summary:
Slack             : 0.714
Data Arrival Time : 1.227
Data Required Time: 0.513
From              : enc11_0_s4
To                : enc11_0_s4
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R8C27[1][A]   hdmi_out/encode_b/enc11_0_s4/CLK       
  0.846   0.333   tC2Q   RR   16       R8C27[1][A]   hdmi_out/encode_b/enc11_0_s4/Q         
  0.855   0.008   tNET   RR   1        R8C27[1][A]   hdmi_out/encode_b/tpa12_0_s9/I1        
  1.227   0.372   tINS   RF   1        R8C27[1][A]   hdmi_out/encode_b/tpa12_0_s9/F         
  1.227   0.000   tNET   FF   1        R8C27[1][A]   hdmi_out/encode_b/enc11_0_s4/D         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R8C27[1][A]   hdmi_out/encode_b/enc11_0_s4/CLK       
  0.513   0.000   tHld        1        R8C27[1][A]   hdmi_out/encode_b/enc11_0_s4           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.130%, 
                    route: 0.008 1.158%, 
                    tC2Q: 0.333 46.712%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path9						
Path Summary:
Slack             : 0.731
Data Arrival Time : 1.244
Data Required Time: 0.513
From              : y_3_s0
To                : y_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C7[1][A]   ds/y_3_s0/CLK                          
  0.846   0.333   tC2Q   RR   5        R7C7[1][A]   ds/y_3_s0/Q                            
  0.850   0.004   tNET   RR   2        R7C7[1][A]   ds/n74_s/I1                            
  1.244   0.394   tINS   RF   1        R7C7[1][A]   ds/n74_s/SUM                           
  1.244   0.000   tNET   FF   1        R7C7[1][A]   ds/y_3_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C7[1][A]   ds/y_3_s0/CLK                          
  0.513   0.000   tHld        1        R7C7[1][A]   ds/y_3_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.908%, 
                    route: 0.004 0.485%, 
                    tC2Q: 0.333 45.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path10						
Path Summary:
Slack             : 0.731
Data Arrival Time : 1.244
Data Required Time: 0.513
From              : y_9_s0
To                : y_9_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C8[1][A]   ds/y_9_s0/CLK                          
  0.846   0.333   tC2Q   RR   3        R7C8[1][A]   ds/y_9_s0/Q                            
  0.850   0.004   tNET   RR   2        R7C8[1][A]   ds/n68_s/I1                            
  1.244   0.394   tINS   RF   1        R7C8[1][A]   ds/n68_s/SUM                           
  1.244   0.000   tNET   FF   1        R7C8[1][A]   ds/y_9_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C8[1][A]   ds/y_9_s0/CLK                          
  0.513   0.000   tHld        1        R7C8[1][A]   ds/y_9_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.908%, 
                    route: 0.004 0.485%, 
                    tC2Q: 0.333 45.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path11						
Path Summary:
Slack             : 0.731
Data Arrival Time : 1.244
Data Required Time: 0.513
From              : x_3_s0
To                : x_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R9C7[1][A]   ds/x_3_s0/CLK                          
  0.846   0.333   tC2Q   RR   3        R9C7[1][A]   ds/x_3_s0/Q                            
  0.850   0.004   tNET   RR   2        R9C7[1][A]   ds/n26_s/I1                            
  1.244   0.394   tINS   RF   1        R9C7[1][A]   ds/n26_s/SUM                           
  1.244   0.000   tNET   FF   1        R9C7[1][A]   ds/x_3_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R9C7[1][A]   ds/x_3_s0/CLK                          
  0.513   0.000   tHld        1        R9C7[1][A]   ds/x_3_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.908%, 
                    route: 0.004 0.485%, 
                    tC2Q: 0.333 45.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path12						
Path Summary:
Slack             : 0.731
Data Arrival Time : 1.244
Data Required Time: 0.513
From              : x_9_s0
To                : x_9_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R9C8[1][A]   ds/x_9_s0/CLK                          
  0.846   0.333   tC2Q   RR   3        R9C8[1][A]   ds/x_9_s0/Q                            
  0.850   0.004   tNET   RR   2        R9C8[1][A]   ds/n20_s/I1                            
  1.244   0.394   tINS   RF   1        R9C8[1][A]   ds/n20_s/SUM                           
  1.244   0.000   tNET   FF   1        R9C8[1][A]   ds/x_9_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R9C8[1][A]   ds/x_9_s0/CLK                          
  0.513   0.000   tHld        1        R9C8[1][A]   ds/x_9_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.908%, 
                    route: 0.004 0.485%, 
                    tC2Q: 0.333 45.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path13						
Path Summary:
Slack             : 0.732
Data Arrival Time : 1.245
Data Required Time: 0.513
From              : y_7_s0
To                : y_7_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C8[0][A]   ds/y_7_s0/CLK                          
  0.846   0.333   tC2Q   RR   4        R7C8[0][A]   ds/y_7_s0/Q                            
  0.851   0.005   tNET   RR   2        R7C8[0][A]   ds/n70_s/I1                            
  1.245   0.394   tINS   RF   1        R7C8[0][A]   ds/n70_s/SUM                           
  1.245   0.000   tNET   FF   1        R7C8[0][A]   ds/y_7_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C8[0][A]   ds/y_7_s0/CLK                          
  0.513   0.000   tHld        1        R7C8[0][A]   ds/y_7_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.821%, 
                    route: 0.005 0.645%, 
                    tC2Q: 0.333 45.534%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path14						
Path Summary:
Slack             : 0.732
Data Arrival Time : 1.245
Data Required Time: 0.513
From              : x_7_s0
To                : x_7_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R9C8[0][A]   ds/x_7_s0/CLK                          
  0.846   0.333   tC2Q   RR   5        R9C8[0][A]   ds/x_7_s0/Q                            
  0.851   0.005   tNET   RR   2        R9C8[0][A]   ds/n22_s/I1                            
  1.245   0.394   tINS   RF   1        R9C8[0][A]   ds/n22_s/SUM                           
  1.245   0.000   tNET   FF   1        R9C8[0][A]   ds/x_7_s0/D                            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R9C8[0][A]   ds/x_7_s0/CLK                          
  0.513   0.000   tHld        1        R9C8[0][A]   ds/x_7_s0                              

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.394 53.821%, 
                    route: 0.005 0.645%, 
                    tC2Q: 0.333 45.534%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path15						
Path Summary:
Slack             : 0.776
Data Arrival Time : 1.289
Data Required Time: 0.513
From              : dat3_7_s4
To                : enc10_6_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C18[2][A]   hdmi_out/encode_b/dat3_7_s4/CLK        
  0.846   0.333   tC2Q   RF   5        R7C18[2][A]   hdmi_out/encode_b/dat3_7_s4/Q          
  1.116   0.270   tNET   FF   4        R6C18         hdmi_out/encode_b/dat3_7_s8/RAD[1]     
  1.289   0.173   tINS   FR   2        R6C18         hdmi_out/encode_b/dat3_7_s8/DO[0]      
  1.289   0.000   tNET   RR   1        R6C18[0][A]   hdmi_out/encode_b/enc10_6_s0/D         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C18[0][A]   hdmi_out/encode_b/enc10_6_s0/CLK       
  0.513   0.000   tHld        1        R6C18[0][A]   hdmi_out/encode_b/enc10_6_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.173 22.329%, 
                    route: 0.270 34.730%, 
                    tC2Q: 0.333 42.941%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path16						
Path Summary:
Slack             : 0.789
Data Arrival Time : 1.302
Data Required Time: 0.513
From              : enc11_0_s2
To                : tmds_neg18_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/CLK       
  0.846   0.333   tC2Q   RF   26       R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/Q         
  1.129   0.283   tNET   FF   4        R6C27         hdmi_out/encode_b/enc11_0_s9/RAD[0]    
  1.302   0.173   tINS   FR   3        R6C27         hdmi_out/encode_b/enc11_0_s9/DO[0]     
  1.302   0.000   tNET   RR   1        R6C27[0][A]   hdmi_out/encode_g/tmds_neg18_1_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C27[0][A]   hdmi_out/encode_g/tmds_neg18_1_s0/CLK  
  0.513   0.000   tHld        1        R6C27[0][A]   hdmi_out/encode_g/tmds_neg18_1_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.173 21.964%, 
                    route: 0.283 35.799%, 
                    tC2Q: 0.333 42.238%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path17						
Path Summary:
Slack             : 0.789
Data Arrival Time : 1.302
Data Required Time: 0.513
From              : enc11_0_s2
To                : tmds_neg18_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/CLK       
  0.846   0.333   tC2Q   RF   26       R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/Q         
  1.129   0.283   tNET   FF   4        R6C27         hdmi_out/encode_b/enc11_0_s9/RAD[0]    
  1.302   0.173   tINS   FR   3        R6C27         hdmi_out/encode_b/enc11_0_s9/DO[1]     
  1.302   0.000   tNET   RR   1        R6C27[0][B]   hdmi_out/encode_g/tmds_neg18_3_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C27[0][B]   hdmi_out/encode_g/tmds_neg18_3_s0/CLK  
  0.513   0.000   tHld        1        R6C27[0][B]   hdmi_out/encode_g/tmds_neg18_3_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.173 21.964%, 
                    route: 0.283 35.799%, 
                    tC2Q: 0.333 42.238%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path18						
Path Summary:
Slack             : 0.789
Data Arrival Time : 1.302
Data Required Time: 0.513
From              : enc11_0_s2
To                : tmds_neg18_5_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/CLK       
  0.846   0.333   tC2Q   RF   26       R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/Q         
  1.129   0.283   tNET   FF   4        R6C27         hdmi_out/encode_b/enc11_0_s9/RAD[0]    
  1.302   0.173   tINS   FR   3        R6C27         hdmi_out/encode_b/enc11_0_s9/DO[2]     
  1.302   0.000   tNET   RR   1        R6C27[1][A]   hdmi_out/encode_g/tmds_neg18_5_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C27[1][A]   hdmi_out/encode_g/tmds_neg18_5_s0/CLK  
  0.513   0.000   tHld        1        R6C27[1][A]   hdmi_out/encode_g/tmds_neg18_5_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.173 21.964%, 
                    route: 0.283 35.799%, 
                    tC2Q: 0.333 42.238%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path19						
Path Summary:
Slack             : 0.789
Data Arrival Time : 1.302
Data Required Time: 0.513
From              : enc11_0_s2
To                : tmds_neg18_7_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/CLK       
  0.846   0.333   tC2Q   RF   26       R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/Q         
  1.129   0.283   tNET   FF   4        R6C27         hdmi_out/encode_b/enc11_0_s9/RAD[0]    
  1.302   0.173   tINS   FR   3        R6C27         hdmi_out/encode_b/enc11_0_s9/DO[3]     
  1.302   0.000   tNET   RR   1        R6C27[1][B]   hdmi_out/encode_g/tmds_neg18_7_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C27[1][B]   hdmi_out/encode_g/tmds_neg18_7_s0/CLK  
  0.513   0.000   tHld        1        R6C27[1][B]   hdmi_out/encode_g/tmds_neg18_7_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.173 21.964%, 
                    route: 0.283 35.799%, 
                    tC2Q: 0.333 42.238%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path20						
Path Summary:
Slack             : 0.823
Data Arrival Time : 1.349
Data Required Time: 0.526
From              : enc10_3_s0
To                : tpb11_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C23[1][A]   hdmi_out/encode_b/enc10_3_s0/CLK       
  0.846   0.333   tC2Q   RR   4        R7C23[1][A]   hdmi_out/encode_b/enc10_3_s0/Q         
  1.349   0.503   tNET   RR   1        R6C23[0][A]   hdmi_out/encode_b/tpb11_3_s0/RESET     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R6C23[0][A]   hdmi_out/encode_b/tpb11_3_s0/CLK       
  0.526   0.012   tHld        1        R6C23[0][A]   hdmi_out/encode_b/tpb11_3_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.503 60.120%, 
                    tC2Q: 0.333 39.880%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path21						
Path Summary:
Slack             : 0.825
Data Arrival Time : 1.350
Data Required Time: 0.526
From              : enc10_1_s0
To                : tpb11_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R8C17[1][B]   hdmi_out/encode_b/enc10_1_s0/CLK       
  0.846   0.333   tC2Q   RR   4        R8C17[1][B]   hdmi_out/encode_b/enc10_1_s0/Q         
  1.350   0.504   tNET   RR   1        R8C18[1][A]   hdmi_out/encode_b/tpb11_1_s0/RESET     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R8C18[1][A]   hdmi_out/encode_b/tpb11_1_s0/CLK       
  0.526   0.012   tHld        1        R8C18[1][A]   hdmi_out/encode_b/tpb11_1_s0           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.504 60.176%, 
                    tC2Q: 0.333 39.824%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path22						
Path Summary:
Slack             : 0.828
Data Arrival Time : 1.354
Data Required Time: 0.526
From              : dat3_3_s0
To                : par4_1_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R8C13[1][A]   hdmi_out/encode_b/dat3_3_s0/CLK        
  0.846   0.333   tC2Q   RR   3        R8C13[1][A]   hdmi_out/encode_b/dat3_3_s0/Q          
  1.354   0.508   tNET   RR   1        R8C14[1][A]   hdmi_out/encode_b/par4_1_s0/SET        

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R8C14[1][A]   hdmi_out/encode_b/par4_1_s0/CLK        
  0.526   0.012   tHld        1        R8C14[1][A]   hdmi_out/encode_b/par4_1_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.508 60.358%, 
                    tC2Q: 0.333 39.642%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path23						
Path Summary:
Slack             : 0.828
Data Arrival Time : 1.354
Data Required Time: 0.526
From              : dat3_3_s0
To                : par4_3_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R8C13[1][A]   hdmi_out/encode_b/dat3_3_s0/CLK        
  0.846   0.333   tC2Q   RR   3        R8C13[1][A]   hdmi_out/encode_b/dat3_3_s0/Q          
  1.354   0.508   tNET   RR   1        R8C14[2][A]   hdmi_out/encode_b/par4_3_s0/RESET      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R8C14[2][A]   hdmi_out/encode_b/par4_3_s0/CLK        
  0.526   0.012   tHld        1        R8C14[2][A]   hdmi_out/encode_b/par4_3_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.508 60.358%, 
                    tC2Q: 0.333 39.642%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path24						
Path Summary:
Slack             : 0.836
Data Arrival Time : 1.361
Data Required Time: 0.526
From              : x_12_s0
To                : o_hve_2_s0
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R9C8[2][B]    ds/x_12_s0/CLK                         
  0.846   0.333   tC2Q   RR   5        R9C8[2][B]    ds/x_12_s0/Q                           
  1.361   0.515   tNET   RR   1        R9C10[0][A]   ds/o_hve_2_s0/RESET                    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R9C10[0][A]   ds/o_hve_2_s0/CLK                      
  0.526   0.012   tHld        1        R9C10[0][A]   ds/o_hve_2_s0                          

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.515 60.704%, 
                    tC2Q: 0.333 39.296%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

						Path25						
Path Summary:
Slack             : 0.843
Data Arrival Time : 1.369
Data Required Time: 0.526
From              : enc11_0_s2
To                : tpa12_0_s7
Launch Clk        : hdmi_clock_div/CLKOUT.default_gen_clk:[R]
Latch Clk         : hdmi_clock_div/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]    hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/CLK       
  0.846   0.333   tC2Q   RR   26       R7C27[1][A]   hdmi_out/encode_b/enc11_0_s2/Q         
  1.369   0.522   tNET   RR   1        R5C27         hdmi_out/encode_b/tpa12_0_s7/WAD[0]    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     hdmi_clock_div/CLKOUT.default_gen_clk  
  0.330   0.330   tCL    RR   358      TOPSIDE[0]   hdmi_clock_div/CLKOUT                  
  0.513   0.183   tNET   RR   1        R5C27        hdmi_out/encode_b/tpa12_0_s7/CLK       
  0.526   0.012   tHld        1        R5C27        hdmi_out/encode_b/tpa12_0_s7           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.522 61.039%, 
                    tC2Q: 0.333 38.961%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.183 100.000%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
No recovery paths to report!
3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
No removal paths to report!
3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          6.392
Actual Width:   7.642
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/x_11_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  7.716   0.000               active clock edge time                 
  7.716   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  8.046   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  8.303   0.257   tNET   FF   ds/x_11_s0/CLK                         

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  15.432   0.000               active clock edge time                 
  15.432   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  15.945   0.183   tNET   RR   ds/x_11_s0/CLK                         

								MPW2
MPW Summary:
Slack:          6.392
Actual Width:   7.642
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/x_9_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  7.716   0.000               active clock edge time                 
  7.716   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  8.046   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  8.303   0.257   tNET   FF   ds/x_9_s0/CLK                          

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  15.432   0.000               active clock edge time                 
  15.432   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  15.945   0.183   tNET   RR   ds/x_9_s0/CLK                          

								MPW3
MPW Summary:
Slack:          6.392
Actual Width:   7.642
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/x_5_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  7.716   0.000               active clock edge time                 
  7.716   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  8.046   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  8.303   0.257   tNET   FF   ds/x_5_s0/CLK                          

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  15.432   0.000               active clock edge time                 
  15.432   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  15.945   0.183   tNET   RR   ds/x_5_s0/CLK                          

								MPW4
MPW Summary:
Slack:          6.392
Actual Width:   7.642
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/y_10_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  7.716   0.000               active clock edge time                 
  7.716   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  8.046   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  8.303   0.257   tNET   FF   ds/y_10_s0/CLK                         

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  15.432   0.000               active clock edge time                 
  15.432   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  15.945   0.183   tNET   RR   ds/y_10_s0/CLK                         

								MPW5
MPW Summary:
Slack:          6.392
Actual Width:   7.642
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        ds/o_x_2_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  7.716   0.000               active clock edge time                 
  7.716   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  8.046   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  8.303   0.257   tNET   FF   ds/o_x_2_s0/CLK                        

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  15.432   0.000               active clock edge time                 
  15.432   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  15.945   0.183   tNET   RR   ds/o_x_2_s0/CLK                        

								MPW6
MPW Summary:
Slack:          6.392
Actual Width:   7.642
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        hdmi_out/encode_b/dat3_6_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  7.716   0.000               active clock edge time                 
  7.716   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  8.046   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  8.303   0.257   tNET   FF   hdmi_out/encode_b/dat3_6_s0/CLK        

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  15.432   0.000               active clock edge time                 
  15.432   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  15.945   0.183   tNET   RR   hdmi_out/encode_b/dat3_6_s0/CLK        

								MPW7
MPW Summary:
Slack:          6.392
Actual Width:   7.642
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        hdmi_out/encode_b/enc10_6_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  7.716   0.000               active clock edge time                 
  7.716   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  8.046   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  8.303   0.257   tNET   FF   hdmi_out/encode_b/enc10_6_s0/CLK       

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  15.432   0.000               active clock edge time                 
  15.432   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  15.945   0.183   tNET   RR   hdmi_out/encode_b/enc10_6_s0/CLK       

								MPW8
MPW Summary:
Slack:          6.392
Actual Width:   7.642
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        hdmi_out/encode_g/tmds_even18_4_s0

Late clock Path:
   AT     DELAY   TYPE   RF                    NODE                   
 ======= ======= ====== ==== ======================================== 
  7.716   0.000               active clock edge time                  
  7.716   0.000               hdmi_clock_div/CLKOUT.default_gen_clk   
  8.046   0.330   tCL    FF   hdmi_clock_div/CLKOUT                   
  8.303   0.257   tNET   FF   hdmi_out/encode_g/tmds_even18_4_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                    NODE                   
 ======== ======= ====== ==== ======================================== 
  15.432   0.000               active clock edge time                  
  15.432   0.000               hdmi_clock_div/CLKOUT.default_gen_clk   
  15.762   0.330   tCL    RR   hdmi_clock_div/CLKOUT                   
  15.945   0.183   tNET   RR   hdmi_out/encode_g/tmds_even18_4_s0/CLK  

								MPW9
MPW Summary:
Slack:          6.392
Actual Width:   7.642
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        hdmi_out/encode_g/tmds_even18_5_s0

Late clock Path:
   AT     DELAY   TYPE   RF                    NODE                   
 ======= ======= ====== ==== ======================================== 
  7.716   0.000               active clock edge time                  
  7.716   0.000               hdmi_clock_div/CLKOUT.default_gen_clk   
  8.046   0.330   tCL    FF   hdmi_clock_div/CLKOUT                   
  8.303   0.257   tNET   FF   hdmi_out/encode_g/tmds_even18_5_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                    NODE                   
 ======== ======= ====== ==== ======================================== 
  15.432   0.000               active clock edge time                  
  15.432   0.000               hdmi_clock_div/CLKOUT.default_gen_clk   
  15.762   0.330   tCL    RR   hdmi_clock_div/CLKOUT                   
  15.945   0.183   tNET   RR   hdmi_out/encode_g/tmds_even18_5_s0/CLK  

								MPW10
MPW Summary:
Slack:          6.392
Actual Width:   7.642
Required Width: 1.250
Type:           Low Pulse Width
Clock:          hdmi_clock_div/CLKOUT.default_gen_clk
Objects:        hdmi_out/encode_b/enc10_7_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  7.716   0.000               active clock edge time                 
  7.716   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  8.046   0.330   tCL    FF   hdmi_clock_div/CLKOUT                  
  8.303   0.257   tNET   FF   hdmi_out/encode_b/enc10_7_s0/CLK       

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  15.432   0.000               active clock edge time                 
  15.432   0.000               hdmi_clock_div/CLKOUT.default_gen_clk  
  15.762   0.330   tCL    RR   hdmi_clock_div/CLKOUT                  
  15.945   0.183   tNET   RR   hdmi_out/encode_b/enc10_7_s0/CLK       

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT   NET NAME    WORST SLACK   MAX DELAY  
 ======== =========== ============= =========== 
  358      hdmi_clk    7.737         0.257      
  43       not_den18   10.150        2.652      
  27       n15_9       9.183         1.799      
  26       enc11_0_5   7.737         2.198      
  21       par17_15    9.941         2.000      
  21       par17       9.394         2.612      
  21       par17_18    9.899         1.975      
  17       bias[3]     10.251        1.331      
  17       bias[3]     9.309         1.380      
  17       bias[3]     9.435         1.501      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R7C7       0.847              
  R9C7       0.833              
  R7C8       0.819              
  R8C32      0.819              
  R7C27      0.806              
  R7C15      0.806              
  R7C18      0.806              
  R9C8       0.792              
  R8C17      0.778              
  R11C31     0.764              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
  SDC Command Type   State   Detail Command  
 ================== ======= ================ 

