<div align="center">

# âš¡ CMOS Logic Analyzer

<img src="https://user-images.githubusercontent.com/74038190/212284100-561aa473-3905-4a80-b561-0d28506553ee.gif" width="400">

### ğŸ”¬ Advanced Circuit Design & Analysis Tool

<p>
  <strong>Exact Delay Calculation</strong> â€¢ 
  <strong>Area Optimization</strong> â€¢ 
  <strong>Power Analysis</strong>
</p>

<p>
  <img src="https://img.shields.io/badge/Python-3.7+-3776AB?style=for-the-badge&logo=python&logoColor=white" alt="Python">
  <img src="https://img.shields.io/badge/License-MIT-green.svg?style=for-the-badge" alt="License">
  <img src="https://img.shields.io/badge/CMOS-Technology-9B59B6?style=for-the-badge" alt="CMOS">
  <img src="https://img.shields.io/badge/Status-Active-success.svg?style=for-the-badge" alt="Status">
</p>

<p>
  <a href="#-key-features"><strong>Features</strong></a> â€¢
  <a href="#-installation"><strong>Installation</strong></a> â€¢
  <a href="#-usage-guide"><strong>Usage</strong></a> â€¢
  <a href="#-mathematical-foundations"><strong>Formulas</strong></a> â€¢
  <a href="#-contributing"><strong>Contributing</strong></a>
</p>

---

</div>

## ğŸ“– Overview

A **comprehensive Python-based tool** for analyzing and optimizing CMOS logic circuits. This analyzer implements **exact delay calculations**, area optimization, and power analysis for digital logic designs using both **NAND+NOT** and **NOR+NOT** implementations.

<div align="center">


---

## âœ¨ Key Features

<div align="center">

<table>
<tr>
<td width="50%" valign="top">

<h3 align="center">ğŸ”§ Logic Minimization</h3>

<ul align="left">
<li>ğŸš€ <strong>Quine-McCluskey Algorithm</strong> for exact simplification</li>
<li>ğŸ§© Boolean function reduction</li>
<li>ğŸ¨ <strong>K-map Visualization</strong> (2-4 variables)</li>
<li>ğŸ”¹ Prime implicant grouping</li>
<li>ğŸŒˆ Color-coded analysis outputs</li>
</ul>

<h3 align="center">âš¡ Precise Delay Analysis</h3>

<ul align="left">
<li>âš¡ <strong>Non-linear MOSFET equations</strong></li>
<li>â±ï¸ Exact propagation delay measurement</li>
<li>ğŸ”º Separate <strong>rise/fall</strong> delays</li>
<li>ğŸ§ª Advanced capacitance modeling</li>
<li>ğŸ”— Multi-input gate support</li>
</ul>

<h3 align="center">ğŸ“ Area Optimization</h3>

<ul align="left">
<li>ğŸ“ <strong>Exact area formula</strong> implementation</li>
<li>ğŸ­ Technology-dependent parameters</li>
<li>ğŸ” Gate-level footprint breakdown</li>
<li>ğŸ’¾ Silicon area minimization</li>
</ul>

</td>
<td width="50%" valign="top">

<h3 align="center">ğŸ”‹ Power Analysis</h3>

<ul align="left">
<li>âš¡ <strong>Maximum power dissipation</strong> estimation</li>
<li>ğŸ”Œ Switching voltage calculation</li>
<li>ğŸ§® Dynamic power breakdown</li>
<li>ğŸŒ± Energy-efficient recommendations</li>
</ul>

<h3 align="center">ğŸ¨ Interactive K-Maps</h3>

<ul align="left">
<li>ğŸŒˆ <strong>Color-coded groupings</strong></li>
<li>ğŸ”¹ Prime implicant highlighting</li>
<li>ğŸ“Š ASCII & visual display</li>
<li>ğŸ–±ï¸ Intuitive exploration</li>
</ul>

<h3 align="center">ğŸ“Š Comparative Analysis</h3>

<ul align="left">
<li>âš”ï¸ <strong>NAND vs NOR</strong> comparison</li>
<li>ğŸ“ˆ Multi-criteria optimization</li>
<li>ğŸ–¥ï¸ Side-by-side metrics</li>
<li>ğŸ¤– Smart recommendations</li>
<li>ğŸ“‘ Detailed comparison tables</li>
</ul>

</td>
</tr>
</table>

</div>

---

## ğŸ¬ Demo Output

<div align="center">

```
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
   ğŸ”¬ CMOS LOGIC ANALYZER - EXACT DELAY & AREA CALCULATIONS
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

âœ“ Technology: 0.35Âµm CMOS
âœ“ Function: F = A + B + C + D
âœ“ Analysis: NAND+NOT vs NOR+NOT

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•¦â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•¦â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘ Performance Metric     â•‘ NAND+NOT      â•‘ NOR+NOT       â•‘
â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•¬â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•¬â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘ Total Delay (ns)       â•‘ 2.456         â•‘ 2.189  âœ“      â•‘
â•‘ Bit Rate (MHz)         â•‘ 407.18        â•‘ 456.82 âœ“      â•‘
â•‘ Total Area (Î¼mÂ²)       â•‘ 45.23         â•‘ 42.15  âœ“      â•‘
â•‘ Max Power (Î¼W)         â•‘ 12.34         â•‘ 11.02  âœ“      â•‘
â•‘ Gate Count             â•‘ 6             â•‘ 5      âœ“      â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•©â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•©â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ† RECOMMENDED DESIGN: NOR+NOT
   â””â”€ Superior in all 5 optimization criteria

Key Advantages:
  â€¢ 12.2% faster operation
  â€¢ 6.8% smaller silicon area
  â€¢ 10.7% lower power consumption
  â€¢ 1 fewer gate required
```

</div>

---

## ğŸ”¬ Supported CMOS Technologies

<div align="center">

<table>
<thead>
<tr>
<th align="center">Technology</th>
<th align="center">Gate Oxide</th>
<th align="center">V<sub>th</sub> (V)</th>
<th align="center">Î¼<sub>n</sub> (cmÂ²/VÂ·s)</th>
<th align="center">Î¼<sub>p</sub> (cmÂ²/VÂ·s)</th>
<th align="center">Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td align="center"><strong>1.0Âµm</strong></td>
<td align="center">20 nm</td>
<td align="center">Â±0.9</td>
<td align="center">450</td>
<td align="center">180</td>
<td align="center">ğŸ“ Legacy & Education</td>
</tr>
<tr>
<td align="center"><strong>0.8Âµm</strong></td>
<td align="center">16 nm</td>
<td align="center">Â±0.8</td>
<td align="center">460</td>
<td align="center">185</td>
<td align="center">ğŸ”§ Moderate Performance</td>
</tr>
<tr>
<td align="center"><strong>0.6Âµm</strong></td>
<td align="center">12 nm</td>
<td align="center">Â±0.75</td>
<td align="center">470</td>
<td align="center">190</td>
<td align="center">âš™ï¸ Standard Logic</td>
</tr>
<tr>
<td align="center"><strong>0.5Âµm</strong></td>
<td align="center">10 nm</td>
<td align="center">Â±0.7</td>
<td align="center">460</td>
<td align="center">190</td>
<td align="center">ğŸš€ High-Speed Circuits</td>
</tr>
<tr>
<td align="center"><strong>0.35Âµm</strong></td>
<td align="center">7 nm</td>
<td align="center">Â±0.5</td>
<td align="center">500</td>
<td align="center">200</td>
<td align="center">ğŸ’ Advanced VLSI</td>
</tr>
</tbody>
</table>

</div>

---

## ğŸš€ Installation

<div align="center">

### ğŸ“‹ Prerequisites

</div>

```bash
âœ“ Python 3.7 or higher
âœ“ pip package manager
```

<div align="center">

### âš¡ Quick Start

</div>

```bash
# 1ï¸âƒ£ Clone the repository
git clone https://github.com/yourusername/cmos-logic-analyzer.git
cd cmos-logic-analyzer

# 2ï¸âƒ£ Install dependencies
pip install colorama tabulate

# 3ï¸âƒ£ Run the analyzer
python main.py
```

<div align="center">

### ğŸ”§ Advanced Installation (Virtual Environment)

</div>

```bash
# Create and activate virtual environment
python -m venv venv

# Windows
venv\Scripts\activate

# Unix/MacOS
source venv/bin/activate

# Install dependencies
pip install -r requirements.txt

# Launch application
python main.py
```

---

## ğŸ“‚ Project Structure

```
cmos-logic-analyzer/
â”‚
â”œâ”€â”€ ğŸ“„ main.py                      # Application entry point & CLI
â”œâ”€â”€ ğŸ“„ constants.py                 # Physical constants & CMOS datasheets
â”œâ”€â”€ ğŸ“„ mosfet.py                    # MOSFET parameter calculations
â”œâ”€â”€ ğŸ“„ logic_minimizer.py           # Quine-McCluskey & K-map engine
â”œâ”€â”€ ğŸ“„ design_implementer.py        # NAND/NOR gate implementations
â”œâ”€â”€ ğŸ“„ delay_calculator.py          # Exact delay formulas
â”œâ”€â”€ ğŸ“„ performance_analyzer.py      # Area, power, bit rate analysis
â”œâ”€â”€ ğŸ“„ comparator.py                # Design comparison & optimization
â”œâ”€â”€ ğŸ“„ requirements.txt             # Python dependencies
â”œâ”€â”€ ğŸ“„ README.md                    # Documentation
â””â”€â”€ ğŸ“„ LICENSE                      # MIT License
```

<details>
<summary><strong>ğŸ“¦ Detailed Module Descriptions</strong> (Click to expand)</summary>

<br>

<div align="center">

| Module | Description |
|--------|-------------|
| `main.py` | Interactive CLI with colorful output using colorama |
| `constants.py` | Physical constants (q, Îµâ‚€, Îµsi) and 5 CMOS technology datasheets |
| `mosfet.py` | Calculates Cox, Kn, Kp, Vth, and all parasitic capacitances |
| `logic_minimizer.py` | Implements Quine-McCluskey algorithm with K-map visualization |
| `design_implementer.py` | Converts SOP to NAND+NOT and NOR+NOT gate implementations |
| `delay_calculator.py` | Exact delay formulas for NOT, NAND, and NOR gates |
| `performance_analyzer.py` | Calculates area, power dissipation, and maximum bit rate |
| `comparator.py` | Compares both designs and recommends optimal implementation |

</div>

</details>

---

## ğŸ’¡ Usage Guide

<div align="center">

### ğŸ® Interactive Mode

</div>

```bash
python main.py
```

<details>
<summary><strong>ğŸ“¸ Complete Step-by-Step Tutorial</strong> (Click to expand)</summary>

<br>

#### **Step 1: Select CMOS Technology**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘           Available CMOS Technologies                      â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

1. 1.0Âµm CMOS  - Legacy systems & education
2. 0.8Âµm CMOS  - Moderate performance
3. 0.6Âµm CMOS  - Standard digital logic
4. 0.5Âµm CMOS  - High-speed circuits
5. 0.35Âµm CMOS - Advanced VLSI

Select technology number: 5
```

#### **Step 2: Configure MOSFET Dimensions**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘           Transistor Dimension Configuration               â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

Enter NMOS width Wn (Âµm): 2.0
Enter NMOS length Ln (Âµm): 0.35
Enter PMOS width Wp (Âµm): 4.0
Enter PMOS length Lp (Âµm): 0.35
Enter body-source voltage VBS (V): 0
```

#### **Step 3: Define Logic Function**

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘           Logic Function Input                             â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

Use SOP (minterms) or POS (maxterms)? [S/P]: S
Enter number of variables (2-4): 4
Enter minterms separated by commas: 1,3,5,7,9,11,13,15
Enter don't care terms (optional): 
```

#### **Step 4: View Comprehensive Results**

The analyzer provides:
- âœ… Minimized logic expression
- âœ… Color-coded K-map visualization
- âœ… NAND+NOT implementation details
- âœ… NOR+NOT implementation details
- âœ… Side-by-side performance comparison
- âœ… Optimization analysis
- âœ… **Intelligent design recommendation**

</details>

---

## ğŸ§® Mathematical Foundations

<div align="center">

### Core Formulas Used in Analysis

</div>

<details>
<summary><strong>ğŸ“Š NOT Gate Delay Equations</strong> (Click to expand)</summary>

<br>

**Load Capacitance (V<sub>BS</sub> â‰  0):**

```
Cload = n(Cgd_pc + Cgd_nt + Cdb_pt) + Cdb_nc + Cgb_pc
```

**Load Capacitance (V<sub>BS</sub> = 0):**

```
Cload = n(Cgd_pc + Cgd_nt) + Cdb_pc + Cdb_nc + Cgb_pc
```

**Propagation Delays:**

```
Z_NOTâ» = Rn Ã— Cload    where Rn = 1/(KnÃ—(VDD - Vth_n))
Z_NOTâº = Rp Ã— Cload    where Rp = 1/(KpÃ—(VDD - |Vth_p|))
```

</details>

<details>
<summary><strong>âš¡ NAND Gate Delay Equations</strong> (Click to expand)</summary>

<br>

**Key Parameters:**

```
a = VDD - Vth_n
Xâ‚ = a(1 - âˆš(1/n))
Xâ‚‚ = a(1 - âˆš(1/n [1 + (1 - Vth_n/a)Â²(n-1)]))
```

**Falling Edge Delay:**

```
Z_NDâ» = (n Ã— Cloadâ» Ã— 10â¶) / ((nÂ² - 1)Kn Ã— a) Ã— 
        [(n-1)ln((a - Xâ‚‚/2)/(a - Xâ‚/2)) + 
         2ln((1 - (n/(n-1))Xâ‚‚/2)/(1 - (n/(n-1))Xâ‚/2)) + 
         (n+1)ln(Xâ‚/Xâ‚‚)]
```

**Rising Edge Delay:**

```
Z_NDâº = NOT gate rise delay
```

</details>

<details>
<summary><strong>ğŸ”„ NOR Gate Delay Equations</strong> (Click to expand)</summary>

<br>

**Key Parameters:**

```
a = VDD - |Vth_p|
Xâ‚ = a(1 - âˆš(1/n))
Xâ‚‚ = a(1 - âˆš(1/n [1 + (1 - Vth_p/a)Â²(n-1)]))
```

**Rising Edge Delay:**

```
Z_NRâº = (n Ã— Cloadâº Ã— 10â¶) / ((nÂ² - 1)Kp Ã— a) Ã— 
        [(n-1)ln((a - Xâ‚‚/2)/(a - Xâ‚/2)) + 
         2ln((1 - (n/(n-1))Xâ‚‚/2)/(1 - (n/(n-1))Xâ‚/2)) + 
         (n+1)ln(Xâ‚/Xâ‚‚)]
```

**Falling Edge Delay:**

```
Z_NRâ» = NOT gate fall delay
```

</details>

<details>
<summary><strong>ğŸ“ Area Calculation Formula</strong> (Click to expand)</summary>

<br>

**Per-Gate Area:**

```
Area = nÃ—Wn(ln + 2LDn) + wp(lp + 2LDp) [Î¼mÂ²]

where:
  n   = number of inputs
  Wn  = NMOS width per transistor
  ln  = NMOS channel length
  LDn = NMOS lateral diffusion length
  wp  = PMOS width per transistor
  lp  = PMOS channel length
  LDp = PMOS lateral diffusion length
```

</details>

<details>
<summary><strong>ğŸ”‹ Power Dissipation Formula</strong> (Click to expand)</summary>

<br>

**Input Switching Voltage:**

```
V_inss = (âˆšKn Ã— Vth_n + âˆšKp(VDD - Vth_p)) / (âˆšKn + âˆšKp)
```

**Maximum Power Dissipation:**

```
Pmax = G Ã— (Kn/2) Ã— (V_inss - Vth_n)Â² Ã— VDD [Î¼W]

where:
  G = total number of gates
```

</details>

---

## ğŸ¯ Design Optimization Strategy

<div align="center">

<table>
<thead>
<tr>
<th align="center">Criterion</th>
<th align="center">Description</th>
<th align="center">Unit</th>
<th align="center">Weight</th>
</tr>
</thead>
<tbody>
<tr>
<td align="center">ğŸ† <strong>Area</strong></td>
<td align="center">Silicon real estate minimization</td>
<td align="center">Î¼mÂ²</td>
<td align="center">25%</td>
</tr>
<tr>
<td align="center">âš¡ <strong>Speed</strong></td>
<td align="center">Operating frequency maximization</td>
<td align="center">MHz</td>
<td align="center">25%</td>
</tr>
<tr>
<td align="center">ğŸ”‹ <strong>Power</strong></td>
<td align="center">Energy consumption minimization</td>
<td align="center">Î¼W</td>
<td align="center">25%</td>
</tr>
<tr>
<td align="center">ğŸšï¸ <strong>Gates</strong></td>
<td align="center">Circuit complexity reduction</td>
<td align="center">Count</td>
<td align="center">25%</td>
</tr>
</tbody>
</table>

### ğŸ“ˆ Optimization Algorithm

```python
# Multi-criteria scoring system
score_NAND = 0
score_NOR = 0

for criterion in [area, speed, power, gates]:
    if NAND_design is_better_than NOR_design:
        score_NAND += 1
    elif NOR_design is_better_than NAND_design:
        score_NOR += 1

# Winner determination with tie-breaker
if score_NAND == score_NOR:
    winner = design_with_smaller_area
else:
    winner = design_with_higher_score
```

</div>

---

## ğŸ” Technical Highlights

<div align="center">

### ğŸ’ Advanced Engineering Features

<table>
<tr>
<td align="center" width="50%">

**Accuracy Features**
- âœ… Non-linear delay models
- âœ… Body effect consideration
- âœ… Separate cutoff/triode capacitances
- âœ… Complete load calculation

</td>
<td align="center" width="50%">

**Scalability Features**
- âœ… Multi-input gate support (2-n inputs)
- âœ… Technology scaling (1.0Âµm - 0.35Âµm)
- âœ… Exact mathematical formulas
- âœ… Industry-standard parameters

</td>
</tr>
</table>

</div>

---

## âš ï¸ Limitations & Assumptions

<div align="center">

<table>
<thead>
<tr>
<th align="center">Category</th>
<th align="left">Assumption</th>
</tr>
</thead>
<tbody>
<tr>
<td align="center">âš™ï¸</td>
<td><strong>Switching:</strong> Ideal transitions, no noise or signal integrity issues</td>
</tr>
<tr>
<td align="center">ğŸŒ¡ï¸</td>
<td><strong>Temperature:</strong> Room temperature operation (T = 300K)</td>
</tr>
<tr>
<td align="center">âš¡</td>
<td><strong>Supply:</strong> Fixed V<sub>DD</sub> = 5.0V</td>
</tr>
<tr>
<td align="center">ğŸ”Œ</td>
<td><strong>Interconnects:</strong> Wiring parasitics neglected</td>
</tr>
<tr>
<td align="center">ğŸ“</td>
<td><strong>Model:</strong> Square-law (long-channel approximation)</td>
</tr>
<tr>
<td align="center">ğŸšï¸</td>
<td><strong>Stages:</strong> Single-stage gates only</td>
</tr>
<tr>
<td align="center">ğŸ“Š</td>
<td><strong>Logic:</strong> Static CMOS only (no dynamic/ratioed)</td>
</tr>
</tbody>
</table>

### ğŸš€ Planned Enhancements

</div>

<table>
<tr>
<td width="33%" valign="top" align="center">

**ğŸ”¬ Advanced Models**
- Deep submicron (<0.18Âµm)
- BSIM4/BSIM6 models
- Short-channel effects
- Process variations

</td>
<td width="33%" valign="top" align="center">

**ğŸ“Š Analysis**
- Interconnect delays
- Temperature effects
- Voltage variations
- Monte Carlo analysis

</td>
<td width="33%" valign="top" align="center">

**ğŸ’» Features**
- Web GUI interface
- SPICE netlist export
- PDF report generation
- Multi-level optimization

</td>
</tr>
</table>

---

## ğŸ¤ Contributing

<div align="center">

### ğŸŒŸ We Welcome Contributors!

<img src="https://user-images.githubusercontent.com/74038190/216122041-518ac897-8d92-4c6b-9b3f-ca01dcaf38ee.png" width="200">

</div>

Contributions are highly appreciated! Here's how you can help:

<table>
<tr>
<td width="33%" valign="top">

<h3 align="center">ğŸ”¬ Research</h3>

- Add new CMOS technologies
- Implement BSIM models
- Advanced delay models
- Process variation analysis
- Temperature effects

</td>
<td width="33%" valign="top">

<h3 align="center">ğŸ’» Development</h3>

- Web interface (React/Vue)
- Mobile applications
- GUI (PyQt/Tkinter)
- API development
- Export features

</td>
<td width="33%" valign="top">

<h3 align="center">ğŸ“š Documentation</h3>

- Tutorial creation
- Video demonstrations
- API documentation
- Translations
- Example library

</td>
</tr>
</table>

<div align="center">

### ğŸ“ Contribution Process

</div>

```bash
# 1. Fork the repository
# 2. Create your feature branch
git checkout -b feature/AmazingFeature

# 3. Commit your changes
git commit -m 'Add some AmazingFeature'

# 4. Push to the branch
git push origin feature/AmazingFeature

# 5. Open a Pull Request
```

<div align="center">

### ğŸ“‹ Guidelines

- Follow **PEP 8** style guidelines
- Add **docstrings** to all functions
- Include **type hints** where appropriate
- Write **unit tests** for new features
- Update **documentation**
- Add **examples** for new functionality

</div>

---

## ğŸ“œ License

<div align="center">

**MIT License**

Copyright (c) 2024 CMOS Logic Analyzer

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

**THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND**

---

</div>

## ğŸ‘¨â€ğŸ’» Author

<div align="center">

<img src="https://user-images.githubusercontent.com/74038190/213844263-a8897a51-32f4-4b3b-b5c2-e1528b89f6f3.png" width="100">

### Muhammad Abdulhamid

**Digital Circuit Designer & VLSI Engineer**

<p>
  <a href="https://github.com/Muhammad-296">
    <img src="https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white" alt="GitHub">
  </a>
  <a href="https://www.linkedin.com/in/muhammad-abdulhamid/">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn">
  </a>
  <a href="mailto:muhammad.al.ajami.se@gmail.com">
    <img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Email">
  </a>
</p>

**Created with â¤ï¸ for the Digital Design Community**

</div>

---

## ğŸ™ Acknowledgments

<div align="center">

Special thanks to the **VLSI Design Community**, all **Contributors & Testers**, and **Academic Resources** that made this project possible.

<img src="https://user-images.githubusercontent.com/74038190/212284115-f47cd8ff-2ffb-4b04-b5bf-4d1c14c0247f.gif" width="400">

</div>

---

## ğŸ“š References

<div align="center">

### Academic & Technical Resources

</div>

<table>
<tr>
<td width="50%" valign="top">

**ğŸ“– Textbooks**
1. Weste & Harris - *CMOS VLSI Design* (4th ed.)
2. Rabaey et al. - *Digital Integrated Circuits* (2nd ed.)
3. Sedra & Smith - *Microelectronic Circuits* (7th ed.)

**ğŸ”¬ Technical Documentation**
4. BSIM Model Documentation (Berkeley)
5. MOSIS IC Fabrication Specifications
6. IEEE Xplore - CMOS Delay Modeling

</td>
<td width="50%" valign="top">

**ğŸŒ Online Resources**
7. [MIT OpenCourseWare - VLSI Design](https://ocw.mit.edu/)
8. [Electronics Tutorials - CMOS Logic](https://www.electronics-tutorials.ws/)
9. [Quine-McCluskey Algorithm](https://en.wikipedia.org/wiki/Quine%E2%80%93McCluskey_algorithm)

**ğŸ“Š Research Papers**
- Various IEEE publications on CMOS technology
- Semiconductor physics journals
- VLSI design conference proceedings

</td>
</tr>
</table>

---

<div align="center">

### â­ If you find this project helpful, please consider giving it a star!

<img src="https://user-images.githubusercontent.com/74038190/212284158-e840e285-664b-44d7-b79b-e264b5e54825.gif" width="400">

**Made with ğŸ”¬ precision and âš¡ passion**

</div>
