<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2776" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2776{left:594px;bottom:68px;letter-spacing:0.1px;}
#t2_2776{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t3_2776{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2776{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_2776{left:69px;bottom:410px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t6_2776{left:69px;bottom:393px;letter-spacing:-0.14px;word-spacing:-1px;}
#t7_2776{left:69px;bottom:377px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t8_2776{left:69px;bottom:360px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t9_2776{left:69px;bottom:343px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_2776{left:69px;bottom:326px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_2776{left:69px;bottom:302px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_2776{left:69px;bottom:285px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#td_2776{left:69px;bottom:268px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#te_2776{left:69px;bottom:251px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#tf_2776{left:69px;bottom:235px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tg_2776{left:69px;bottom:210px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#th_2776{left:69px;bottom:193px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#ti_2776{left:69px;bottom:177px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_2776{left:69px;bottom:152px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#tk_2776{left:69px;bottom:135px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#tl_2776{left:69px;bottom:118px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tm_2776{left:167px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#tn_2776{left:244px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#to_2776{left:78px;bottom:1054px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tp_2776{left:224px;bottom:1054px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tq_2776{left:533px;bottom:1054px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tr_2776{left:78px;bottom:1025px;letter-spacing:-0.15px;}
#ts_2776{left:224px;bottom:1025px;letter-spacing:-0.17px;}
#tt_2776{left:240px;bottom:1025px;letter-spacing:-0.19px;}
#tu_2776{left:260px;bottom:1025px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tv_2776{left:285px;bottom:1025px;letter-spacing:-0.19px;}
#tw_2776{left:306px;bottom:1025px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_2776{left:331px;bottom:1025px;letter-spacing:-0.19px;}
#ty_2776{left:351px;bottom:1025px;letter-spacing:-0.12px;}
#tz_2776{left:533px;bottom:1025px;letter-spacing:-0.12px;}
#t10_2776{left:549px;bottom:1025px;letter-spacing:-0.19px;}
#t11_2776{left:570px;bottom:1025px;letter-spacing:-0.11px;}
#t12_2776{left:592px;bottom:1025px;letter-spacing:-0.19px;}
#t13_2776{left:612px;bottom:1025px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t14_2776{left:638px;bottom:1025px;letter-spacing:-0.19px;}
#t15_2776{left:659px;bottom:1025px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t16_2776{left:683px;bottom:1025px;letter-spacing:-0.19px;}
#t17_2776{left:704px;bottom:1025px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_2776{left:729px;bottom:1025px;letter-spacing:-0.19px;}
#t19_2776{left:749px;bottom:1025px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1a_2776{left:771px;bottom:1025px;letter-spacing:-0.13px;}
#t1b_2776{left:798px;bottom:1025px;letter-spacing:-0.19px;}
#t1c_2776{left:814px;bottom:1025px;letter-spacing:-0.19px;}
#t1d_2776{left:78px;bottom:996px;letter-spacing:-0.15px;}
#t1e_2776{left:224px;bottom:996px;letter-spacing:-0.16px;}
#t1f_2776{left:533px;bottom:996px;letter-spacing:-0.16px;}
#t1g_2776{left:78px;bottom:967px;letter-spacing:-0.13px;}
#t1h_2776{left:224px;bottom:967px;letter-spacing:-0.16px;}
#t1i_2776{left:533px;bottom:967px;letter-spacing:-0.16px;}
#t1j_2776{left:78px;bottom:938px;letter-spacing:-0.14px;}
#t1k_2776{left:224px;bottom:938px;letter-spacing:-0.22px;}
#t1l_2776{left:533px;bottom:938px;}
#t1m_2776{left:78px;bottom:909px;letter-spacing:-0.13px;}
#t1n_2776{left:224px;bottom:909px;letter-spacing:-0.12px;}
#t1o_2776{left:393px;bottom:916px;}
#t1p_2776{left:400px;bottom:909px;}
#t1q_2776{left:533px;bottom:909px;letter-spacing:-0.12px;}
#t1r_2776{left:78px;bottom:880px;letter-spacing:-0.15px;}
#t1s_2776{left:224px;bottom:880px;letter-spacing:-0.13px;}
#t1t_2776{left:533px;bottom:880px;letter-spacing:-0.14px;}
#t1u_2776{left:78px;bottom:851px;letter-spacing:-0.15px;}
#t1v_2776{left:224px;bottom:851px;letter-spacing:-0.12px;}
#t1w_2776{left:533px;bottom:851px;letter-spacing:-0.14px;}
#t1x_2776{left:78px;bottom:822px;letter-spacing:-0.16px;}
#t1y_2776{left:224px;bottom:822px;letter-spacing:-0.12px;}
#t1z_2776{left:533px;bottom:822px;letter-spacing:-0.14px;}
#t20_2776{left:78px;bottom:793px;letter-spacing:-0.14px;}
#t21_2776{left:224px;bottom:793px;letter-spacing:-0.11px;}
#t22_2776{left:224px;bottom:776px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t23_2776{left:533px;bottom:793px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#t24_2776{left:533px;bottom:778px;letter-spacing:-0.12px;}
#t25_2776{left:78px;bottom:747px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t26_2776{left:224px;bottom:747px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#t27_2776{left:224px;bottom:730px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t28_2776{left:533px;bottom:747px;letter-spacing:-0.11px;}
#t29_2776{left:533px;bottom:732px;letter-spacing:-0.12px;}
#t2a_2776{left:78px;bottom:701px;letter-spacing:-0.18px;}
#t2b_2776{left:224px;bottom:701px;letter-spacing:-0.12px;}
#t2c_2776{left:224px;bottom:684px;letter-spacing:-0.12px;}
#t2d_2776{left:533px;bottom:701px;letter-spacing:-0.11px;}
#t2e_2776{left:78px;bottom:655px;letter-spacing:-0.13px;}
#t2f_2776{left:224px;bottom:655px;letter-spacing:-0.16px;}
#t2g_2776{left:533px;bottom:655px;letter-spacing:-0.16px;}
#t2h_2776{left:78px;bottom:626px;letter-spacing:-0.14px;}
#t2i_2776{left:224px;bottom:626px;letter-spacing:-0.22px;}
#t2j_2776{left:533px;bottom:626px;letter-spacing:-0.13px;}
#t2k_2776{left:78px;bottom:597px;letter-spacing:-0.12px;}
#t2l_2776{left:78px;bottom:580px;letter-spacing:-0.11px;}
#t2m_2776{left:78px;bottom:564px;letter-spacing:-0.11px;}
#t2n_2776{left:224px;bottom:597px;letter-spacing:-0.22px;}
#t2o_2776{left:533px;bottom:597px;letter-spacing:-0.13px;}
#t2p_2776{left:78px;bottom:535px;letter-spacing:-0.14px;}
#t2q_2776{left:224px;bottom:535px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t2r_2776{left:533px;bottom:535px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2s_2776{left:78px;bottom:506px;letter-spacing:-0.16px;}
#t2t_2776{left:78px;bottom:489px;letter-spacing:-0.13px;}
#t2u_2776{left:224px;bottom:506px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2v_2776{left:252px;bottom:506px;letter-spacing:-0.28px;}
#t2w_2776{left:533px;bottom:506px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2x_2776{left:561px;bottom:506px;letter-spacing:-0.19px;}
#t2y_2776{left:70px;bottom:458px;letter-spacing:-0.14px;}
#t2z_2776{left:69px;bottom:439px;letter-spacing:-0.11px;}
#t30_2776{left:131px;bottom:439px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t31_2776{left:668px;bottom:439px;letter-spacing:-0.12px;}
#t32_2776{left:800px;bottom:439px;}

.s1_2776{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2776{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2776{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_2776{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2776{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_2776{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_2776{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s8_2776{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_2776{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_2776{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2776" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2776Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2776" style="-webkit-user-select: none;"><object width="935" height="1210" data="2776/2776.svg" type="image/svg+xml" id="pdf2776" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2776" class="t s1_2776">GETSEC[SENTER]—Enter a Measured Environment </span>
<span id="t2_2776" class="t s2_2776">SAFER MODE EXTENSIONS REFERENCE </span>
<span id="t3_2776" class="t s1_2776">7-24 </span><span id="t4_2776" class="t s1_2776">Vol. 2D </span>
<span id="t5_2776" class="t s3_2776">Segmentation related processor state that has not been initialized by GETSEC[SENTER] requires appropriate </span>
<span id="t6_2776" class="t s3_2776">initialization before use. Since a new GDT context has been established, the previous state of the segment selector </span>
<span id="t7_2776" class="t s3_2776">values held in FS, GS, TR, and LDTR may no longer be valid. The IDTR will also require reloading with a new IDT </span>
<span id="t8_2776" class="t s3_2776">context after launching the measured environment before exceptions or the external interrupts INTR and NMI can </span>
<span id="t9_2776" class="t s3_2776">be handled. In the meantime, the programmer must take care in not executing an INT n instruction or any other </span>
<span id="ta_2776" class="t s3_2776">condition that would result in an exception or trap signaling. </span>
<span id="tb_2776" class="t s3_2776">Debug exception and trap related signaling is also disabled as part of execution of GETSEC[SENTER]. This is </span>
<span id="tc_2776" class="t s3_2776">achieved by clearing DR7, TF in EFLAGs, and the MSR IA32_DEBUGCTL as defined in Table 7-6. These can be re- </span>
<span id="td_2776" class="t s3_2776">enabled once supporting exception handler(s), descriptor tables, and debug registers have been properly re-initial- </span>
<span id="te_2776" class="t s3_2776">ized following SENTER. Also, any pending single-step trap condition will be cleared at the completion of SENTER for </span>
<span id="tf_2776" class="t s3_2776">both the ILP and RLP(s). </span>
<span id="tg_2776" class="t s3_2776">Performance related counters and counter control registers are cleared as part of execution of SENTER on both the </span>
<span id="th_2776" class="t s3_2776">ILP and RLP. This implies any active performance counters at the time of SENTER execution will be disabled. To </span>
<span id="ti_2776" class="t s3_2776">reactive the processor performance counters, this state must be re-initialized and re-enabled. </span>
<span id="tj_2776" class="t s3_2776">Since MCE along with all other state bits (with the exception of SMXE) are cleared in CR4 upon execution of SENTER </span>
<span id="tk_2776" class="t s3_2776">processing, any enabled machine check error condition that occurs will result in the processor performing the TXT- </span>
<span id="tl_2776" class="t s3_2776">shutdown action. This also applies to an RLP while in the SENTER sleep state. For each logical processor CR4.MCE </span>
<span id="tm_2776" class="t s4_2776">Table 7-6. </span><span id="tn_2776" class="t s4_2776">Register State Initialization After GETSEC[SENTER] and GETSEC[WAKEUP] </span>
<span id="to_2776" class="t s5_2776">Register State </span><span id="tp_2776" class="t s5_2776">ILP after GETSEC[SENTER] </span><span id="tq_2776" class="t s5_2776">RLP after GETSEC[WAKEUP] </span>
<span id="tr_2776" class="t s6_2776">CR0 </span><span id="ts_2776" class="t s6_2776">PG</span><span id="tt_2776" class="t s7_2776">←0</span><span id="tu_2776" class="t s6_2776">, AM</span><span id="tv_2776" class="t s7_2776">←0</span><span id="tw_2776" class="t s6_2776">, WP</span><span id="tx_2776" class="t s7_2776">←0</span><span id="ty_2776" class="t s6_2776">; Others unchanged </span><span id="tz_2776" class="t s6_2776">PG</span><span id="t10_2776" class="t s7_2776">←0</span><span id="t11_2776" class="t s6_2776">, CD</span><span id="t12_2776" class="t s7_2776">←0</span><span id="t13_2776" class="t s6_2776">, NW</span><span id="t14_2776" class="t s7_2776">←0</span><span id="t15_2776" class="t s6_2776">, AM</span><span id="t16_2776" class="t s7_2776">←0</span><span id="t17_2776" class="t s6_2776">, WP</span><span id="t18_2776" class="t s7_2776">←0</span><span id="t19_2776" class="t s6_2776">; PE</span><span id="t1a_2776" class="t s7_2776">←1, </span><span id="t1b_2776" class="t s6_2776">NE</span><span id="t1c_2776" class="t s7_2776">←1 </span>
<span id="t1d_2776" class="t s6_2776">CR4 </span><span id="t1e_2776" class="t s6_2776">00004000H </span><span id="t1f_2776" class="t s6_2776">00004000H </span>
<span id="t1g_2776" class="t s6_2776">EFLAGS </span><span id="t1h_2776" class="t s6_2776">00000002H </span><span id="t1i_2776" class="t s6_2776">00000002H </span>
<span id="t1j_2776" class="t s6_2776">IA32_EFER </span><span id="t1k_2776" class="t s6_2776">0H </span><span id="t1l_2776" class="t s6_2776">0 </span>
<span id="t1m_2776" class="t s6_2776">EIP </span><span id="t1n_2776" class="t s6_2776">[EntryPoint from MLE header </span>
<span id="t1o_2776" class="t s8_2776">1 </span>
<span id="t1p_2776" class="t s6_2776">] </span><span id="t1q_2776" class="t s6_2776">[LT.MLE.JOIN + 12] </span>
<span id="t1r_2776" class="t s6_2776">EBX </span><span id="t1s_2776" class="t s6_2776">Unchanged [SINIT.BASE] </span><span id="t1t_2776" class="t s6_2776">Unchanged </span>
<span id="t1u_2776" class="t s6_2776">EDX </span><span id="t1v_2776" class="t s6_2776">SENTER control flags </span><span id="t1w_2776" class="t s6_2776">Unchanged </span>
<span id="t1x_2776" class="t s6_2776">EBP </span><span id="t1y_2776" class="t s6_2776">SINIT.BASE </span><span id="t1z_2776" class="t s6_2776">Unchanged </span>
<span id="t20_2776" class="t s6_2776">CS </span><span id="t21_2776" class="t s6_2776">Sel=[SINIT SegSel], base=0, limit=FFFFFh, G=1, </span>
<span id="t22_2776" class="t s6_2776">D=1, AR=9BH </span>
<span id="t23_2776" class="t s6_2776">Sel = [LT.MLE.JOIN + 8], base = 0, limit = FFFFFH, G = </span>
<span id="t24_2776" class="t s6_2776">1, D = 1, AR = 9BH </span>
<span id="t25_2776" class="t s6_2776">DS, ES, SS </span><span id="t26_2776" class="t s6_2776">Sel=[SINIT SegSel] +8, base=0, limit=FFFFFh, G=1, </span>
<span id="t27_2776" class="t s6_2776">D=1, AR=93H </span>
<span id="t28_2776" class="t s6_2776">Sel = [LT.MLE.JOIN + 8] +8, base = 0, limit = FFFFFH, </span>
<span id="t29_2776" class="t s6_2776">G = 1, D = 1, AR = 93H </span>
<span id="t2a_2776" class="t s6_2776">GDTR </span><span id="t2b_2776" class="t s6_2776">Base= SINIT.base (EBX) + [SINIT.GDTBasePtr], </span>
<span id="t2c_2776" class="t s6_2776">Limit=[SINIT.GDTLimit] </span>
<span id="t2d_2776" class="t s6_2776">Base = [LT.MLE.JOIN + 4], Limit = [LT.MLE.JOIN] </span>
<span id="t2e_2776" class="t s6_2776">DR7 </span><span id="t2f_2776" class="t s6_2776">00000400H </span><span id="t2g_2776" class="t s6_2776">00000400H </span>
<span id="t2h_2776" class="t s6_2776">IA32_DEBUGCTL </span><span id="t2i_2776" class="t s6_2776">0H </span><span id="t2j_2776" class="t s6_2776">0H </span>
<span id="t2k_2776" class="t s6_2776">Performance </span>
<span id="t2l_2776" class="t s6_2776">counters and counter </span>
<span id="t2m_2776" class="t s6_2776">control registers </span>
<span id="t2n_2776" class="t s6_2776">0H </span><span id="t2o_2776" class="t s6_2776">0H </span>
<span id="t2p_2776" class="t s6_2776">IA32_MISC_ENABLE </span><span id="t2q_2776" class="t s6_2776">See Table 7-5 </span><span id="t2r_2776" class="t s6_2776">See Table 7-5 </span>
<span id="t2s_2776" class="t s6_2776">IA32_SMM_MONITOR </span>
<span id="t2t_2776" class="t s6_2776">_CTL </span>
<span id="t2u_2776" class="t s6_2776">Bit 2</span><span id="t2v_2776" class="t s7_2776">←0 </span><span id="t2w_2776" class="t s6_2776">Bit 2</span><span id="t2x_2776" class="t s7_2776">←0 </span>
<span id="t2y_2776" class="t s9_2776">NOTES: </span>
<span id="t2z_2776" class="t s6_2776">1. See the </span><span id="t30_2776" class="t sa_2776">Intel® Trusted Execution Technology Measured Launched Environment Programming Guide </span><span id="t31_2776" class="t s6_2776">for MLE header format</span><span id="t32_2776" class="t s3_2776">. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
