Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Dec 25 18:21:54 2023
| Host         : Desktop-Tyke running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     437         
TIMING-20  Warning           Non-clocked latch               27          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (464)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (792)
5. checking no_input_delay (17)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (464)
--------------------------
 There are 280 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: clk2/pwm_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: mode_sel/en3_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: model2/player/beat1/pwm_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: model3/studyer/studyer/beat1/pwm_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (792)
--------------------------------------------------
 There are 792 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  823          inf        0.000                      0                  823           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           823 Endpoints
Min Delay           823 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3/studyer/studyer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.506ns  (logic 17.768ns (43.865%)  route 22.738ns (56.135%))
  Logic Levels:           56  (CARRY4=36 FDRE=1 LUT2=2 LUT3=13 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE                         0.000     0.000 r  model3/studyer/studyer/counter_reg[2]/C
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  model3/studyer/studyer/counter_reg[2]/Q
                         net (fo=31, routed)          1.822     2.340    model3/studyer/studyer/score1/counter[2]
    SLICE_X46Y58         LUT3 (Prop_lut3_I1_O)        0.153     2.493 r  model3/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.822     3.315    model3/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.331     3.646 r  model3/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.646    model3/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.022 r  model3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.022    model3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 r  model3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.139    model3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.462 r  model3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.108     5.570    model3/studyer/studyer/score1/score1[14]
    SLICE_X41Y62         LUT4 (Prop_lut4_I1_O)        0.334     5.904 r  model3/studyer/studyer/score1/score0__8_carry__0_i_11/O
                         net (fo=5, routed)           0.961     6.865    model3/studyer/studyer/score1/score0__8_carry__0_i_11_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.326     7.191 r  model3/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=18, routed)          0.849     8.040    model3/studyer/studyer/score1/score0__8_carry_i_9_n_0
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.164 r  model3/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=1, routed)           0.604     8.767    model3/studyer/studyer/score1/score0__8_carry_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.347 r  model3/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     9.347    model3/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.461 r  model3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.461    model3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.618 r  model3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.087    10.705    model3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.329    11.034 r  model3/studyer/studyer/score1/score_reg_i_135/O
                         net (fo=1, routed)           0.000    11.034    model3/studyer/studyer/score1/score_reg_i_135_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.584 r  model3/studyer/studyer/score1/score_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    11.584    model3/studyer/studyer/score1/score_reg_i_118_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.812 r  model3/studyer/studyer/score1/score_reg_i_117/CO[2]
                         net (fo=12, routed)          1.184    12.996    model3/studyer/studyer/score1/score_reg_i_117_n_1
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.313    13.309 r  model3/studyer/studyer/score1/score_reg_i_129/O
                         net (fo=1, routed)           0.000    13.309    model3/studyer/studyer/score1/score_reg_i_129_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.842 r  model3/studyer/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.842    model3/studyer/studyer/score1/score_reg_i_109_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  model3/studyer/studyer/score1/score_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    13.959    model3/studyer/studyer/score1/score_reg_i_105_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.188 r  model3/studyer/studyer/score1/score_reg_i_104/CO[2]
                         net (fo=12, routed)          1.018    15.206    model3/studyer/studyer/score1/score_reg_i_104_n_1
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.310    15.516 r  model3/studyer/studyer/score1/score_reg_i_116/O
                         net (fo=1, routed)           0.000    15.516    model3/studyer/studyer/score1/score_reg_i_116_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.066 r  model3/studyer/studyer/score1/score_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    16.066    model3/studyer/studyer/score1/score_reg_i_87_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.180 r  model3/studyer/studyer/score1/score_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.180    model3/studyer/studyer/score1/score_reg_i_83_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.408 r  model3/studyer/studyer/score1/score_reg_i_82/CO[2]
                         net (fo=12, routed)          1.185    17.593    model3/studyer/studyer/score1/score_reg_i_82_n_1
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.313    17.906 r  model3/studyer/studyer/score1/score_reg_i_94/O
                         net (fo=1, routed)           0.000    17.906    model3/studyer/studyer/score1/score_reg_i_94_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.456 r  model3/studyer/studyer/score1/score_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.456    model3/studyer/studyer/score1/score_reg_i_52_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.570 r  model3/studyer/studyer/score1/score_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.570    model3/studyer/studyer/score1/score_reg_i_48_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.798 r  model3/studyer/studyer/score1/score_reg_i_47/CO[2]
                         net (fo=12, routed)          1.017    19.815    model3/studyer/studyer/score1/score_reg_i_47_n_1
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.313    20.128 r  model3/studyer/studyer/score1/score_reg_i_55/O
                         net (fo=1, routed)           0.000    20.128    model3/studyer/studyer/score1/score_reg_i_55_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.678 r  model3/studyer/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.678    model3/studyer/studyer/score1/score_reg_i_18_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.906 r  model3/studyer/studyer/score1/score_reg_i_17/CO[2]
                         net (fo=12, routed)          1.084    21.990    model3/studyer/studyer/score1/score_reg_i_17_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.313    22.303 r  model3/studyer/studyer/score1/score_reg_i_45/O
                         net (fo=1, routed)           0.000    22.303    model3/studyer/studyer/score1/score_reg_i_45_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.836 r  model3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.836    model3/studyer/studyer/score1/score_reg_i_16_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.065 r  model3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.064    24.129    model3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.310    24.439 r  model3/studyer/studyer/score1/score_reg_i_95/O
                         net (fo=1, routed)           0.000    24.439    model3/studyer/studyer/score1/score_reg_i_95_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.840 r  model3/studyer/studyer/score1/score_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.840    model3/studyer/studyer/score1/score_reg_i_57_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.954 r  model3/studyer/studyer/score1/score_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.954    model3/studyer/studyer/score1/score_reg_i_22_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.182 r  model3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.286    26.467    model3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.313    26.780 r  model3/studyer/studyer/score1/score_reg_i_65/O
                         net (fo=1, routed)           0.000    26.780    model3/studyer/studyer/score1/score_reg_i_65_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.330 r  model3/studyer/studyer/score1/score_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.330    model3/studyer/studyer/score1/score_reg_i_26_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.558 r  model3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.101    28.659    model3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X44Y60         LUT3 (Prop_lut3_I0_O)        0.313    28.972 r  model3/studyer/studyer/score1/score_reg_i_69/O
                         net (fo=1, routed)           0.000    28.972    model3/studyer/studyer/score1/score_reg_i_69_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.370 r  model3/studyer/studyer/score1/score_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.370    model3/studyer/studyer/score1/score_reg_i_30_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.598 r  model3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.026    30.624    model3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X47Y61         LUT3 (Prop_lut3_I0_O)        0.313    30.937 r  model3/studyer/studyer/score1/score_reg_i_73/O
                         net (fo=1, routed)           0.000    30.937    model3/studyer/studyer/score1/score_reg_i_73_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.335 r  model3/studyer/studyer/score1/score_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.335    model3/studyer/studyer/score1/score_reg_i_34_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.563 r  model3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.518    33.081    model3/studyer/studyer/score1/score_reg_i_14_n_1
    SLICE_X47Y65         LUT3 (Prop_lut3_I0_O)        0.313    33.394 r  model3/studyer/studyer/score1/score_reg_i_39/O
                         net (fo=1, routed)           0.000    33.394    model3/studyer/studyer/score1/score_reg_i_39_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    33.964 r  model3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          0.856    34.820    model3/studyer/studyer/score1/score_reg_i_15_n_1
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.313    35.133 r  model3/studyer/studyer/score1/score0__501_carry_i_16/O
                         net (fo=1, routed)           0.000    35.133    model3/studyer/studyer/score1/score0__501_carry_i_16_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.666 r  model3/studyer/studyer/score1/score0__501_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.666    model3/studyer/studyer/score1/score0__501_carry_i_2_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.783 r  model3/studyer/studyer/score1/score0__501_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.783    model3/studyer/studyer/score1/score0__501_carry__0_i_1_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.012 r  model3/studyer/studyer/score1/score0__501_carry_i_1/CO[2]
                         net (fo=14, routed)          1.273    37.284    model3/studyer/studyer/score1/score0__501_carry_i_1_n_1
    SLICE_X45Y64         LUT3 (Prop_lut3_I0_O)        0.310    37.594 r  model3/studyer/studyer/score1/score0__501_carry__0_i_4/O
                         net (fo=1, routed)           0.000    37.594    model3/studyer/studyer/score1/score0__501_carry__0_i_4_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.144 r  model3/studyer/studyer/score1/score0__501_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.144    model3/studyer/studyer/score1/score0__501_carry__0_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.301 r  model3/studyer/studyer/score1/score0__501_carry__1/CO[1]
                         net (fo=1, routed)           1.192    39.494    model3/studyer/studyer/score1/score0__501_carry__1_n_2
    SLICE_X46Y61         LUT5 (Prop_lut5_I4_O)        0.329    39.823 r  model3/studyer/studyer/score1/score_reg_i_8/O
                         net (fo=1, routed)           0.684    40.506    model3/studyer/studyer/score1/score_reg_i_8_n_0
    RAMB18_X1Y24         RAMB18E1                                     r  model3/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/studyer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.021ns  (logic 16.732ns (44.007%)  route 21.289ns (55.993%))
  Logic Levels:           53  (CARRY4=34 FDRE=1 LUT2=2 LUT3=12 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE                         0.000     0.000 r  model3/studyer/studyer/counter_reg[2]/C
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  model3/studyer/studyer/counter_reg[2]/Q
                         net (fo=31, routed)          1.822     2.340    model3/studyer/studyer/score1/counter[2]
    SLICE_X46Y58         LUT3 (Prop_lut3_I1_O)        0.153     2.493 r  model3/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.822     3.315    model3/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.331     3.646 r  model3/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.646    model3/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.022 r  model3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.022    model3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 r  model3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.139    model3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.462 r  model3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.108     5.570    model3/studyer/studyer/score1/score1[14]
    SLICE_X41Y62         LUT4 (Prop_lut4_I1_O)        0.334     5.904 r  model3/studyer/studyer/score1/score0__8_carry__0_i_11/O
                         net (fo=5, routed)           0.961     6.865    model3/studyer/studyer/score1/score0__8_carry__0_i_11_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.326     7.191 r  model3/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=18, routed)          0.849     8.040    model3/studyer/studyer/score1/score0__8_carry_i_9_n_0
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.164 r  model3/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=1, routed)           0.604     8.767    model3/studyer/studyer/score1/score0__8_carry_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.347 r  model3/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     9.347    model3/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.461 r  model3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.461    model3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.618 r  model3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.087    10.705    model3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.329    11.034 r  model3/studyer/studyer/score1/score_reg_i_135/O
                         net (fo=1, routed)           0.000    11.034    model3/studyer/studyer/score1/score_reg_i_135_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.584 r  model3/studyer/studyer/score1/score_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    11.584    model3/studyer/studyer/score1/score_reg_i_118_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.812 r  model3/studyer/studyer/score1/score_reg_i_117/CO[2]
                         net (fo=12, routed)          1.184    12.996    model3/studyer/studyer/score1/score_reg_i_117_n_1
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.313    13.309 r  model3/studyer/studyer/score1/score_reg_i_129/O
                         net (fo=1, routed)           0.000    13.309    model3/studyer/studyer/score1/score_reg_i_129_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.842 r  model3/studyer/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.842    model3/studyer/studyer/score1/score_reg_i_109_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  model3/studyer/studyer/score1/score_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    13.959    model3/studyer/studyer/score1/score_reg_i_105_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.188 r  model3/studyer/studyer/score1/score_reg_i_104/CO[2]
                         net (fo=12, routed)          1.018    15.206    model3/studyer/studyer/score1/score_reg_i_104_n_1
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.310    15.516 r  model3/studyer/studyer/score1/score_reg_i_116/O
                         net (fo=1, routed)           0.000    15.516    model3/studyer/studyer/score1/score_reg_i_116_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.066 r  model3/studyer/studyer/score1/score_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    16.066    model3/studyer/studyer/score1/score_reg_i_87_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.180 r  model3/studyer/studyer/score1/score_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.180    model3/studyer/studyer/score1/score_reg_i_83_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.408 r  model3/studyer/studyer/score1/score_reg_i_82/CO[2]
                         net (fo=12, routed)          1.185    17.593    model3/studyer/studyer/score1/score_reg_i_82_n_1
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.313    17.906 r  model3/studyer/studyer/score1/score_reg_i_94/O
                         net (fo=1, routed)           0.000    17.906    model3/studyer/studyer/score1/score_reg_i_94_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.456 r  model3/studyer/studyer/score1/score_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.456    model3/studyer/studyer/score1/score_reg_i_52_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.570 r  model3/studyer/studyer/score1/score_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.570    model3/studyer/studyer/score1/score_reg_i_48_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.798 r  model3/studyer/studyer/score1/score_reg_i_47/CO[2]
                         net (fo=12, routed)          1.017    19.815    model3/studyer/studyer/score1/score_reg_i_47_n_1
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.313    20.128 r  model3/studyer/studyer/score1/score_reg_i_55/O
                         net (fo=1, routed)           0.000    20.128    model3/studyer/studyer/score1/score_reg_i_55_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.678 r  model3/studyer/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.678    model3/studyer/studyer/score1/score_reg_i_18_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.906 r  model3/studyer/studyer/score1/score_reg_i_17/CO[2]
                         net (fo=12, routed)          1.084    21.990    model3/studyer/studyer/score1/score_reg_i_17_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.313    22.303 r  model3/studyer/studyer/score1/score_reg_i_45/O
                         net (fo=1, routed)           0.000    22.303    model3/studyer/studyer/score1/score_reg_i_45_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.836 r  model3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.836    model3/studyer/studyer/score1/score_reg_i_16_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.065 r  model3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.064    24.129    model3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.310    24.439 r  model3/studyer/studyer/score1/score_reg_i_95/O
                         net (fo=1, routed)           0.000    24.439    model3/studyer/studyer/score1/score_reg_i_95_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.840 r  model3/studyer/studyer/score1/score_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.840    model3/studyer/studyer/score1/score_reg_i_57_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.954 r  model3/studyer/studyer/score1/score_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.954    model3/studyer/studyer/score1/score_reg_i_22_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.182 r  model3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.286    26.467    model3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.313    26.780 r  model3/studyer/studyer/score1/score_reg_i_65/O
                         net (fo=1, routed)           0.000    26.780    model3/studyer/studyer/score1/score_reg_i_65_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.330 r  model3/studyer/studyer/score1/score_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.330    model3/studyer/studyer/score1/score_reg_i_26_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.558 r  model3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.101    28.659    model3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X44Y60         LUT3 (Prop_lut3_I0_O)        0.313    28.972 r  model3/studyer/studyer/score1/score_reg_i_69/O
                         net (fo=1, routed)           0.000    28.972    model3/studyer/studyer/score1/score_reg_i_69_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.370 r  model3/studyer/studyer/score1/score_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.370    model3/studyer/studyer/score1/score_reg_i_30_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.598 r  model3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.026    30.624    model3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X47Y61         LUT3 (Prop_lut3_I0_O)        0.313    30.937 r  model3/studyer/studyer/score1/score_reg_i_73/O
                         net (fo=1, routed)           0.000    30.937    model3/studyer/studyer/score1/score_reg_i_73_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.335 r  model3/studyer/studyer/score1/score_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.335    model3/studyer/studyer/score1/score_reg_i_34_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.563 r  model3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.518    33.081    model3/studyer/studyer/score1/score_reg_i_14_n_1
    SLICE_X47Y65         LUT3 (Prop_lut3_I0_O)        0.313    33.394 r  model3/studyer/studyer/score1/score_reg_i_39/O
                         net (fo=1, routed)           0.000    33.394    model3/studyer/studyer/score1/score_reg_i_39_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    33.964 r  model3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          0.856    34.820    model3/studyer/studyer/score1/score_reg_i_15_n_1
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.313    35.133 r  model3/studyer/studyer/score1/score0__501_carry_i_16/O
                         net (fo=1, routed)           0.000    35.133    model3/studyer/studyer/score1/score0__501_carry_i_16_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.666 r  model3/studyer/studyer/score1/score0__501_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.666    model3/studyer/studyer/score1/score0__501_carry_i_2_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.783 r  model3/studyer/studyer/score1/score0__501_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.783    model3/studyer/studyer/score1/score0__501_carry__0_i_1_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.012 r  model3/studyer/studyer/score1/score0__501_carry_i_1/CO[2]
                         net (fo=14, routed)          1.121    37.133    model3/studyer/studyer/score1/score0__501_carry_i_1_n_1
    SLICE_X48Y60         LUT5 (Prop_lut5_I4_O)        0.310    37.443 r  model3/studyer/studyer/score1/score_reg_i_7/O
                         net (fo=1, routed)           0.578    38.021    model3/studyer/studyer/score1/score_reg_i_7_n_0
    RAMB18_X1Y24         RAMB18E1                                     r  model3/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/studyer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.337ns  (logic 15.543ns (42.774%)  route 20.794ns (57.226%))
  Logic Levels:           49  (CARRY4=31 FDRE=1 LUT2=1 LUT3=12 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE                         0.000     0.000 r  model3/studyer/studyer/counter_reg[2]/C
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  model3/studyer/studyer/counter_reg[2]/Q
                         net (fo=31, routed)          1.822     2.340    model3/studyer/studyer/score1/counter[2]
    SLICE_X46Y58         LUT3 (Prop_lut3_I1_O)        0.153     2.493 r  model3/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.822     3.315    model3/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.331     3.646 r  model3/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.646    model3/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.022 r  model3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.022    model3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 r  model3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.139    model3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.462 r  model3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.108     5.570    model3/studyer/studyer/score1/score1[14]
    SLICE_X41Y62         LUT4 (Prop_lut4_I1_O)        0.334     5.904 r  model3/studyer/studyer/score1/score0__8_carry__0_i_11/O
                         net (fo=5, routed)           0.961     6.865    model3/studyer/studyer/score1/score0__8_carry__0_i_11_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.326     7.191 r  model3/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=18, routed)          0.849     8.040    model3/studyer/studyer/score1/score0__8_carry_i_9_n_0
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.164 r  model3/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=1, routed)           0.604     8.767    model3/studyer/studyer/score1/score0__8_carry_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.347 r  model3/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     9.347    model3/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.461 r  model3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.461    model3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.618 r  model3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.087    10.705    model3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.329    11.034 r  model3/studyer/studyer/score1/score_reg_i_135/O
                         net (fo=1, routed)           0.000    11.034    model3/studyer/studyer/score1/score_reg_i_135_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.584 r  model3/studyer/studyer/score1/score_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    11.584    model3/studyer/studyer/score1/score_reg_i_118_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.812 r  model3/studyer/studyer/score1/score_reg_i_117/CO[2]
                         net (fo=12, routed)          1.184    12.996    model3/studyer/studyer/score1/score_reg_i_117_n_1
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.313    13.309 r  model3/studyer/studyer/score1/score_reg_i_129/O
                         net (fo=1, routed)           0.000    13.309    model3/studyer/studyer/score1/score_reg_i_129_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.842 r  model3/studyer/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.842    model3/studyer/studyer/score1/score_reg_i_109_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  model3/studyer/studyer/score1/score_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    13.959    model3/studyer/studyer/score1/score_reg_i_105_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.188 r  model3/studyer/studyer/score1/score_reg_i_104/CO[2]
                         net (fo=12, routed)          1.018    15.206    model3/studyer/studyer/score1/score_reg_i_104_n_1
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.310    15.516 r  model3/studyer/studyer/score1/score_reg_i_116/O
                         net (fo=1, routed)           0.000    15.516    model3/studyer/studyer/score1/score_reg_i_116_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.066 r  model3/studyer/studyer/score1/score_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    16.066    model3/studyer/studyer/score1/score_reg_i_87_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.180 r  model3/studyer/studyer/score1/score_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.180    model3/studyer/studyer/score1/score_reg_i_83_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.408 r  model3/studyer/studyer/score1/score_reg_i_82/CO[2]
                         net (fo=12, routed)          1.185    17.593    model3/studyer/studyer/score1/score_reg_i_82_n_1
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.313    17.906 r  model3/studyer/studyer/score1/score_reg_i_94/O
                         net (fo=1, routed)           0.000    17.906    model3/studyer/studyer/score1/score_reg_i_94_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.456 r  model3/studyer/studyer/score1/score_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.456    model3/studyer/studyer/score1/score_reg_i_52_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.570 r  model3/studyer/studyer/score1/score_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.570    model3/studyer/studyer/score1/score_reg_i_48_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.798 r  model3/studyer/studyer/score1/score_reg_i_47/CO[2]
                         net (fo=12, routed)          1.017    19.815    model3/studyer/studyer/score1/score_reg_i_47_n_1
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.313    20.128 r  model3/studyer/studyer/score1/score_reg_i_55/O
                         net (fo=1, routed)           0.000    20.128    model3/studyer/studyer/score1/score_reg_i_55_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.678 r  model3/studyer/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.678    model3/studyer/studyer/score1/score_reg_i_18_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.906 r  model3/studyer/studyer/score1/score_reg_i_17/CO[2]
                         net (fo=12, routed)          1.084    21.990    model3/studyer/studyer/score1/score_reg_i_17_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.313    22.303 r  model3/studyer/studyer/score1/score_reg_i_45/O
                         net (fo=1, routed)           0.000    22.303    model3/studyer/studyer/score1/score_reg_i_45_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.836 r  model3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.836    model3/studyer/studyer/score1/score_reg_i_16_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.065 r  model3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.064    24.129    model3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.310    24.439 r  model3/studyer/studyer/score1/score_reg_i_95/O
                         net (fo=1, routed)           0.000    24.439    model3/studyer/studyer/score1/score_reg_i_95_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.840 r  model3/studyer/studyer/score1/score_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.840    model3/studyer/studyer/score1/score_reg_i_57_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.954 r  model3/studyer/studyer/score1/score_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.954    model3/studyer/studyer/score1/score_reg_i_22_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.182 r  model3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.286    26.467    model3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.313    26.780 r  model3/studyer/studyer/score1/score_reg_i_65/O
                         net (fo=1, routed)           0.000    26.780    model3/studyer/studyer/score1/score_reg_i_65_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.330 r  model3/studyer/studyer/score1/score_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.330    model3/studyer/studyer/score1/score_reg_i_26_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.558 r  model3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.101    28.659    model3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X44Y60         LUT3 (Prop_lut3_I0_O)        0.313    28.972 r  model3/studyer/studyer/score1/score_reg_i_69/O
                         net (fo=1, routed)           0.000    28.972    model3/studyer/studyer/score1/score_reg_i_69_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.370 r  model3/studyer/studyer/score1/score_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.370    model3/studyer/studyer/score1/score_reg_i_30_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.598 r  model3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.026    30.624    model3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X47Y61         LUT3 (Prop_lut3_I0_O)        0.313    30.937 r  model3/studyer/studyer/score1/score_reg_i_73/O
                         net (fo=1, routed)           0.000    30.937    model3/studyer/studyer/score1/score_reg_i_73_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.335 r  model3/studyer/studyer/score1/score_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.335    model3/studyer/studyer/score1/score_reg_i_34_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.563 r  model3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.518    33.081    model3/studyer/studyer/score1/score_reg_i_14_n_1
    SLICE_X47Y65         LUT3 (Prop_lut3_I0_O)        0.313    33.394 r  model3/studyer/studyer/score1/score_reg_i_39/O
                         net (fo=1, routed)           0.000    33.394    model3/studyer/studyer/score1/score_reg_i_39_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    33.964 r  model3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          1.333    35.296    model3/studyer/studyer/score1/score_reg_i_15_n_1
    SLICE_X48Y60         LUT5 (Prop_lut5_I4_O)        0.313    35.609 r  model3/studyer/studyer/score1/score_reg_i_6/O
                         net (fo=1, routed)           0.728    36.337    model3/studyer/studyer/score1/score_reg_i_6_n_0
    RAMB18_X1Y24         RAMB18E1                                     r  model3/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/studyer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/studyer/score1/score_reg/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.657ns  (logic 14.660ns (43.557%)  route 18.997ns (56.443%))
  Logic Levels:           47  (CARRY4=30 FDRE=1 LUT2=1 LUT3=11 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE                         0.000     0.000 r  model3/studyer/studyer/counter_reg[2]/C
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  model3/studyer/studyer/counter_reg[2]/Q
                         net (fo=31, routed)          1.822     2.340    model3/studyer/studyer/score1/counter[2]
    SLICE_X46Y58         LUT3 (Prop_lut3_I1_O)        0.153     2.493 r  model3/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.822     3.315    model3/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.331     3.646 r  model3/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.646    model3/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.022 r  model3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.022    model3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 r  model3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.139    model3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.462 r  model3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.108     5.570    model3/studyer/studyer/score1/score1[14]
    SLICE_X41Y62         LUT4 (Prop_lut4_I1_O)        0.334     5.904 r  model3/studyer/studyer/score1/score0__8_carry__0_i_11/O
                         net (fo=5, routed)           0.961     6.865    model3/studyer/studyer/score1/score0__8_carry__0_i_11_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.326     7.191 r  model3/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=18, routed)          0.849     8.040    model3/studyer/studyer/score1/score0__8_carry_i_9_n_0
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.164 r  model3/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=1, routed)           0.604     8.767    model3/studyer/studyer/score1/score0__8_carry_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.347 r  model3/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     9.347    model3/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.461 r  model3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.461    model3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.618 r  model3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.087    10.705    model3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.329    11.034 r  model3/studyer/studyer/score1/score_reg_i_135/O
                         net (fo=1, routed)           0.000    11.034    model3/studyer/studyer/score1/score_reg_i_135_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.584 r  model3/studyer/studyer/score1/score_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    11.584    model3/studyer/studyer/score1/score_reg_i_118_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.812 r  model3/studyer/studyer/score1/score_reg_i_117/CO[2]
                         net (fo=12, routed)          1.184    12.996    model3/studyer/studyer/score1/score_reg_i_117_n_1
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.313    13.309 r  model3/studyer/studyer/score1/score_reg_i_129/O
                         net (fo=1, routed)           0.000    13.309    model3/studyer/studyer/score1/score_reg_i_129_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.842 r  model3/studyer/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.842    model3/studyer/studyer/score1/score_reg_i_109_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  model3/studyer/studyer/score1/score_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    13.959    model3/studyer/studyer/score1/score_reg_i_105_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.188 r  model3/studyer/studyer/score1/score_reg_i_104/CO[2]
                         net (fo=12, routed)          1.018    15.206    model3/studyer/studyer/score1/score_reg_i_104_n_1
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.310    15.516 r  model3/studyer/studyer/score1/score_reg_i_116/O
                         net (fo=1, routed)           0.000    15.516    model3/studyer/studyer/score1/score_reg_i_116_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.066 r  model3/studyer/studyer/score1/score_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    16.066    model3/studyer/studyer/score1/score_reg_i_87_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.180 r  model3/studyer/studyer/score1/score_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.180    model3/studyer/studyer/score1/score_reg_i_83_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.408 r  model3/studyer/studyer/score1/score_reg_i_82/CO[2]
                         net (fo=12, routed)          1.185    17.593    model3/studyer/studyer/score1/score_reg_i_82_n_1
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.313    17.906 r  model3/studyer/studyer/score1/score_reg_i_94/O
                         net (fo=1, routed)           0.000    17.906    model3/studyer/studyer/score1/score_reg_i_94_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.456 r  model3/studyer/studyer/score1/score_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.456    model3/studyer/studyer/score1/score_reg_i_52_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.570 r  model3/studyer/studyer/score1/score_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.570    model3/studyer/studyer/score1/score_reg_i_48_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.798 r  model3/studyer/studyer/score1/score_reg_i_47/CO[2]
                         net (fo=12, routed)          1.017    19.815    model3/studyer/studyer/score1/score_reg_i_47_n_1
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.313    20.128 r  model3/studyer/studyer/score1/score_reg_i_55/O
                         net (fo=1, routed)           0.000    20.128    model3/studyer/studyer/score1/score_reg_i_55_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.678 r  model3/studyer/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.678    model3/studyer/studyer/score1/score_reg_i_18_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.906 r  model3/studyer/studyer/score1/score_reg_i_17/CO[2]
                         net (fo=12, routed)          1.084    21.990    model3/studyer/studyer/score1/score_reg_i_17_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.313    22.303 r  model3/studyer/studyer/score1/score_reg_i_45/O
                         net (fo=1, routed)           0.000    22.303    model3/studyer/studyer/score1/score_reg_i_45_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.836 r  model3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.836    model3/studyer/studyer/score1/score_reg_i_16_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.065 r  model3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.064    24.129    model3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.310    24.439 r  model3/studyer/studyer/score1/score_reg_i_95/O
                         net (fo=1, routed)           0.000    24.439    model3/studyer/studyer/score1/score_reg_i_95_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.840 r  model3/studyer/studyer/score1/score_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.840    model3/studyer/studyer/score1/score_reg_i_57_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.954 r  model3/studyer/studyer/score1/score_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.954    model3/studyer/studyer/score1/score_reg_i_22_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.182 r  model3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.286    26.467    model3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.313    26.780 r  model3/studyer/studyer/score1/score_reg_i_65/O
                         net (fo=1, routed)           0.000    26.780    model3/studyer/studyer/score1/score_reg_i_65_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.330 r  model3/studyer/studyer/score1/score_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.330    model3/studyer/studyer/score1/score_reg_i_26_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.558 r  model3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.101    28.659    model3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X44Y60         LUT3 (Prop_lut3_I0_O)        0.313    28.972 r  model3/studyer/studyer/score1/score_reg_i_69/O
                         net (fo=1, routed)           0.000    28.972    model3/studyer/studyer/score1/score_reg_i_69_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.370 r  model3/studyer/studyer/score1/score_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.370    model3/studyer/studyer/score1/score_reg_i_30_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.598 r  model3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.026    30.624    model3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X47Y61         LUT3 (Prop_lut3_I0_O)        0.313    30.937 r  model3/studyer/studyer/score1/score_reg_i_73/O
                         net (fo=1, routed)           0.000    30.937    model3/studyer/studyer/score1/score_reg_i_73_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.335 r  model3/studyer/studyer/score1/score_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.335    model3/studyer/studyer/score1/score_reg_i_34_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.563 r  model3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.206    32.769    model3/studyer/studyer/score1/score_reg_i_14_n_1
    SLICE_X48Y60         LUT5 (Prop_lut5_I4_O)        0.313    33.082 r  model3/studyer/studyer/score1/score_reg_i_5/O
                         net (fo=1, routed)           0.576    33.657    model3/studyer/studyer/score1/score_reg_i_5_n_0
    RAMB18_X1Y24         RAMB18E1                                     r  model3/studyer/studyer/score1/score_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/studyer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/studyer/score1/score_reg/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.072ns  (logic 13.721ns (44.159%)  route 17.351ns (55.841%))
  Logic Levels:           44  (CARRY4=28 FDRE=1 LUT2=1 LUT3=10 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE                         0.000     0.000 r  model3/studyer/studyer/counter_reg[2]/C
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  model3/studyer/studyer/counter_reg[2]/Q
                         net (fo=31, routed)          1.822     2.340    model3/studyer/studyer/score1/counter[2]
    SLICE_X46Y58         LUT3 (Prop_lut3_I1_O)        0.153     2.493 r  model3/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.822     3.315    model3/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.331     3.646 r  model3/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.646    model3/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.022 r  model3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.022    model3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 r  model3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.139    model3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.462 r  model3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.108     5.570    model3/studyer/studyer/score1/score1[14]
    SLICE_X41Y62         LUT4 (Prop_lut4_I1_O)        0.334     5.904 r  model3/studyer/studyer/score1/score0__8_carry__0_i_11/O
                         net (fo=5, routed)           0.961     6.865    model3/studyer/studyer/score1/score0__8_carry__0_i_11_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.326     7.191 r  model3/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=18, routed)          0.849     8.040    model3/studyer/studyer/score1/score0__8_carry_i_9_n_0
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.164 r  model3/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=1, routed)           0.604     8.767    model3/studyer/studyer/score1/score0__8_carry_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.347 r  model3/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     9.347    model3/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.461 r  model3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.461    model3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.618 r  model3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.087    10.705    model3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.329    11.034 r  model3/studyer/studyer/score1/score_reg_i_135/O
                         net (fo=1, routed)           0.000    11.034    model3/studyer/studyer/score1/score_reg_i_135_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.584 r  model3/studyer/studyer/score1/score_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    11.584    model3/studyer/studyer/score1/score_reg_i_118_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.812 r  model3/studyer/studyer/score1/score_reg_i_117/CO[2]
                         net (fo=12, routed)          1.184    12.996    model3/studyer/studyer/score1/score_reg_i_117_n_1
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.313    13.309 r  model3/studyer/studyer/score1/score_reg_i_129/O
                         net (fo=1, routed)           0.000    13.309    model3/studyer/studyer/score1/score_reg_i_129_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.842 r  model3/studyer/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.842    model3/studyer/studyer/score1/score_reg_i_109_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  model3/studyer/studyer/score1/score_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    13.959    model3/studyer/studyer/score1/score_reg_i_105_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.188 r  model3/studyer/studyer/score1/score_reg_i_104/CO[2]
                         net (fo=12, routed)          1.018    15.206    model3/studyer/studyer/score1/score_reg_i_104_n_1
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.310    15.516 r  model3/studyer/studyer/score1/score_reg_i_116/O
                         net (fo=1, routed)           0.000    15.516    model3/studyer/studyer/score1/score_reg_i_116_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.066 r  model3/studyer/studyer/score1/score_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    16.066    model3/studyer/studyer/score1/score_reg_i_87_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.180 r  model3/studyer/studyer/score1/score_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.180    model3/studyer/studyer/score1/score_reg_i_83_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.408 r  model3/studyer/studyer/score1/score_reg_i_82/CO[2]
                         net (fo=12, routed)          1.185    17.593    model3/studyer/studyer/score1/score_reg_i_82_n_1
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.313    17.906 r  model3/studyer/studyer/score1/score_reg_i_94/O
                         net (fo=1, routed)           0.000    17.906    model3/studyer/studyer/score1/score_reg_i_94_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.456 r  model3/studyer/studyer/score1/score_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.456    model3/studyer/studyer/score1/score_reg_i_52_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.570 r  model3/studyer/studyer/score1/score_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.570    model3/studyer/studyer/score1/score_reg_i_48_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.798 r  model3/studyer/studyer/score1/score_reg_i_47/CO[2]
                         net (fo=12, routed)          1.017    19.815    model3/studyer/studyer/score1/score_reg_i_47_n_1
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.313    20.128 r  model3/studyer/studyer/score1/score_reg_i_55/O
                         net (fo=1, routed)           0.000    20.128    model3/studyer/studyer/score1/score_reg_i_55_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.678 r  model3/studyer/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.678    model3/studyer/studyer/score1/score_reg_i_18_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.906 r  model3/studyer/studyer/score1/score_reg_i_17/CO[2]
                         net (fo=12, routed)          1.084    21.990    model3/studyer/studyer/score1/score_reg_i_17_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.313    22.303 r  model3/studyer/studyer/score1/score_reg_i_45/O
                         net (fo=1, routed)           0.000    22.303    model3/studyer/studyer/score1/score_reg_i_45_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.836 r  model3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.836    model3/studyer/studyer/score1/score_reg_i_16_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.065 r  model3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.064    24.129    model3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.310    24.439 r  model3/studyer/studyer/score1/score_reg_i_95/O
                         net (fo=1, routed)           0.000    24.439    model3/studyer/studyer/score1/score_reg_i_95_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.840 r  model3/studyer/studyer/score1/score_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.840    model3/studyer/studyer/score1/score_reg_i_57_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.954 r  model3/studyer/studyer/score1/score_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.954    model3/studyer/studyer/score1/score_reg_i_22_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.182 r  model3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.286    26.467    model3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.313    26.780 r  model3/studyer/studyer/score1/score_reg_i_65/O
                         net (fo=1, routed)           0.000    26.780    model3/studyer/studyer/score1/score_reg_i_65_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.330 r  model3/studyer/studyer/score1/score_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.330    model3/studyer/studyer/score1/score_reg_i_26_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.558 r  model3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.101    28.659    model3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X44Y60         LUT3 (Prop_lut3_I0_O)        0.313    28.972 r  model3/studyer/studyer/score1/score_reg_i_69/O
                         net (fo=1, routed)           0.000    28.972    model3/studyer/studyer/score1/score_reg_i_69_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.370 r  model3/studyer/studyer/score1/score_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.370    model3/studyer/studyer/score1/score_reg_i_30_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.598 r  model3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          0.484    30.082    model3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X46Y61         LUT5 (Prop_lut5_I4_O)        0.313    30.395 r  model3/studyer/studyer/score1/score_reg_i_4/O
                         net (fo=1, routed)           0.677    31.072    model3/studyer/studyer/score1/score_reg_i_4_n_0
    RAMB18_X1Y24         RAMB18E1                                     r  model3/studyer/studyer/score1/score_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/studyer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/studyer/score1/score_reg/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.871ns  (logic 12.782ns (42.791%)  route 17.089ns (57.209%))
  Logic Levels:           41  (CARRY4=26 FDRE=1 LUT2=1 LUT3=9 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE                         0.000     0.000 r  model3/studyer/studyer/counter_reg[2]/C
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  model3/studyer/studyer/counter_reg[2]/Q
                         net (fo=31, routed)          1.822     2.340    model3/studyer/studyer/score1/counter[2]
    SLICE_X46Y58         LUT3 (Prop_lut3_I1_O)        0.153     2.493 r  model3/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.822     3.315    model3/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.331     3.646 r  model3/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.646    model3/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.022 r  model3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.022    model3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 r  model3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.139    model3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.462 r  model3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.108     5.570    model3/studyer/studyer/score1/score1[14]
    SLICE_X41Y62         LUT4 (Prop_lut4_I1_O)        0.334     5.904 r  model3/studyer/studyer/score1/score0__8_carry__0_i_11/O
                         net (fo=5, routed)           0.961     6.865    model3/studyer/studyer/score1/score0__8_carry__0_i_11_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.326     7.191 r  model3/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=18, routed)          0.849     8.040    model3/studyer/studyer/score1/score0__8_carry_i_9_n_0
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.164 r  model3/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=1, routed)           0.604     8.767    model3/studyer/studyer/score1/score0__8_carry_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.347 r  model3/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     9.347    model3/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.461 r  model3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.461    model3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.618 r  model3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.087    10.705    model3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.329    11.034 r  model3/studyer/studyer/score1/score_reg_i_135/O
                         net (fo=1, routed)           0.000    11.034    model3/studyer/studyer/score1/score_reg_i_135_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.584 r  model3/studyer/studyer/score1/score_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    11.584    model3/studyer/studyer/score1/score_reg_i_118_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.812 r  model3/studyer/studyer/score1/score_reg_i_117/CO[2]
                         net (fo=12, routed)          1.184    12.996    model3/studyer/studyer/score1/score_reg_i_117_n_1
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.313    13.309 r  model3/studyer/studyer/score1/score_reg_i_129/O
                         net (fo=1, routed)           0.000    13.309    model3/studyer/studyer/score1/score_reg_i_129_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.842 r  model3/studyer/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.842    model3/studyer/studyer/score1/score_reg_i_109_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  model3/studyer/studyer/score1/score_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    13.959    model3/studyer/studyer/score1/score_reg_i_105_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.188 r  model3/studyer/studyer/score1/score_reg_i_104/CO[2]
                         net (fo=12, routed)          1.018    15.206    model3/studyer/studyer/score1/score_reg_i_104_n_1
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.310    15.516 r  model3/studyer/studyer/score1/score_reg_i_116/O
                         net (fo=1, routed)           0.000    15.516    model3/studyer/studyer/score1/score_reg_i_116_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.066 r  model3/studyer/studyer/score1/score_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    16.066    model3/studyer/studyer/score1/score_reg_i_87_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.180 r  model3/studyer/studyer/score1/score_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.180    model3/studyer/studyer/score1/score_reg_i_83_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.408 r  model3/studyer/studyer/score1/score_reg_i_82/CO[2]
                         net (fo=12, routed)          1.185    17.593    model3/studyer/studyer/score1/score_reg_i_82_n_1
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.313    17.906 r  model3/studyer/studyer/score1/score_reg_i_94/O
                         net (fo=1, routed)           0.000    17.906    model3/studyer/studyer/score1/score_reg_i_94_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.456 r  model3/studyer/studyer/score1/score_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.456    model3/studyer/studyer/score1/score_reg_i_52_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.570 r  model3/studyer/studyer/score1/score_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.570    model3/studyer/studyer/score1/score_reg_i_48_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.798 r  model3/studyer/studyer/score1/score_reg_i_47/CO[2]
                         net (fo=12, routed)          1.017    19.815    model3/studyer/studyer/score1/score_reg_i_47_n_1
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.313    20.128 r  model3/studyer/studyer/score1/score_reg_i_55/O
                         net (fo=1, routed)           0.000    20.128    model3/studyer/studyer/score1/score_reg_i_55_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.678 r  model3/studyer/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.678    model3/studyer/studyer/score1/score_reg_i_18_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.906 r  model3/studyer/studyer/score1/score_reg_i_17/CO[2]
                         net (fo=12, routed)          1.084    21.990    model3/studyer/studyer/score1/score_reg_i_17_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.313    22.303 r  model3/studyer/studyer/score1/score_reg_i_45/O
                         net (fo=1, routed)           0.000    22.303    model3/studyer/studyer/score1/score_reg_i_45_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.836 r  model3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.836    model3/studyer/studyer/score1/score_reg_i_16_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.065 r  model3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.064    24.129    model3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.310    24.439 r  model3/studyer/studyer/score1/score_reg_i_95/O
                         net (fo=1, routed)           0.000    24.439    model3/studyer/studyer/score1/score_reg_i_95_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.840 r  model3/studyer/studyer/score1/score_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.840    model3/studyer/studyer/score1/score_reg_i_57_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.954 r  model3/studyer/studyer/score1/score_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.954    model3/studyer/studyer/score1/score_reg_i_22_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.182 r  model3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.286    26.467    model3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.313    26.780 r  model3/studyer/studyer/score1/score_reg_i_65/O
                         net (fo=1, routed)           0.000    26.780    model3/studyer/studyer/score1/score_reg_i_65_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.330 r  model3/studyer/studyer/score1/score_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.330    model3/studyer/studyer/score1/score_reg_i_26_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.558 r  model3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.267    28.825    model3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X48Y60         LUT5 (Prop_lut5_I4_O)        0.313    29.138 r  model3/studyer/studyer/score1/score_reg_i_3/O
                         net (fo=1, routed)           0.732    29.871    model3/studyer/studyer/score1/score_reg_i_3_n_0
    RAMB18_X1Y24         RAMB18E1                                     r  model3/studyer/studyer/score1/score_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/studyer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/studyer/score1/score_reg/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.593ns  (logic 11.691ns (42.369%)  route 15.902ns (57.631%))
  Logic Levels:           38  (CARRY4=24 FDRE=1 LUT2=1 LUT3=8 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE                         0.000     0.000 r  model3/studyer/studyer/counter_reg[2]/C
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  model3/studyer/studyer/counter_reg[2]/Q
                         net (fo=31, routed)          1.822     2.340    model3/studyer/studyer/score1/counter[2]
    SLICE_X46Y58         LUT3 (Prop_lut3_I1_O)        0.153     2.493 r  model3/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.822     3.315    model3/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.331     3.646 r  model3/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.646    model3/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.022 r  model3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.022    model3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 r  model3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.139    model3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.462 r  model3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.108     5.570    model3/studyer/studyer/score1/score1[14]
    SLICE_X41Y62         LUT4 (Prop_lut4_I1_O)        0.334     5.904 r  model3/studyer/studyer/score1/score0__8_carry__0_i_11/O
                         net (fo=5, routed)           0.961     6.865    model3/studyer/studyer/score1/score0__8_carry__0_i_11_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.326     7.191 r  model3/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=18, routed)          0.849     8.040    model3/studyer/studyer/score1/score0__8_carry_i_9_n_0
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.164 r  model3/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=1, routed)           0.604     8.767    model3/studyer/studyer/score1/score0__8_carry_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.347 r  model3/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     9.347    model3/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.461 r  model3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.461    model3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.618 r  model3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.087    10.705    model3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.329    11.034 r  model3/studyer/studyer/score1/score_reg_i_135/O
                         net (fo=1, routed)           0.000    11.034    model3/studyer/studyer/score1/score_reg_i_135_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.584 r  model3/studyer/studyer/score1/score_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    11.584    model3/studyer/studyer/score1/score_reg_i_118_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.812 r  model3/studyer/studyer/score1/score_reg_i_117/CO[2]
                         net (fo=12, routed)          1.184    12.996    model3/studyer/studyer/score1/score_reg_i_117_n_1
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.313    13.309 r  model3/studyer/studyer/score1/score_reg_i_129/O
                         net (fo=1, routed)           0.000    13.309    model3/studyer/studyer/score1/score_reg_i_129_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.842 r  model3/studyer/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.842    model3/studyer/studyer/score1/score_reg_i_109_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  model3/studyer/studyer/score1/score_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    13.959    model3/studyer/studyer/score1/score_reg_i_105_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.188 r  model3/studyer/studyer/score1/score_reg_i_104/CO[2]
                         net (fo=12, routed)          1.018    15.206    model3/studyer/studyer/score1/score_reg_i_104_n_1
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.310    15.516 r  model3/studyer/studyer/score1/score_reg_i_116/O
                         net (fo=1, routed)           0.000    15.516    model3/studyer/studyer/score1/score_reg_i_116_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.066 r  model3/studyer/studyer/score1/score_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    16.066    model3/studyer/studyer/score1/score_reg_i_87_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.180 r  model3/studyer/studyer/score1/score_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.180    model3/studyer/studyer/score1/score_reg_i_83_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.408 r  model3/studyer/studyer/score1/score_reg_i_82/CO[2]
                         net (fo=12, routed)          1.185    17.593    model3/studyer/studyer/score1/score_reg_i_82_n_1
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.313    17.906 r  model3/studyer/studyer/score1/score_reg_i_94/O
                         net (fo=1, routed)           0.000    17.906    model3/studyer/studyer/score1/score_reg_i_94_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.456 r  model3/studyer/studyer/score1/score_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.456    model3/studyer/studyer/score1/score_reg_i_52_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.570 r  model3/studyer/studyer/score1/score_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.570    model3/studyer/studyer/score1/score_reg_i_48_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.798 r  model3/studyer/studyer/score1/score_reg_i_47/CO[2]
                         net (fo=12, routed)          1.017    19.815    model3/studyer/studyer/score1/score_reg_i_47_n_1
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.313    20.128 r  model3/studyer/studyer/score1/score_reg_i_55/O
                         net (fo=1, routed)           0.000    20.128    model3/studyer/studyer/score1/score_reg_i_55_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.678 r  model3/studyer/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.678    model3/studyer/studyer/score1/score_reg_i_18_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.906 r  model3/studyer/studyer/score1/score_reg_i_17/CO[2]
                         net (fo=12, routed)          1.084    21.990    model3/studyer/studyer/score1/score_reg_i_17_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.313    22.303 r  model3/studyer/studyer/score1/score_reg_i_45/O
                         net (fo=1, routed)           0.000    22.303    model3/studyer/studyer/score1/score_reg_i_45_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.836 r  model3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.836    model3/studyer/studyer/score1/score_reg_i_16_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.065 r  model3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.064    24.129    model3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.310    24.439 r  model3/studyer/studyer/score1/score_reg_i_95/O
                         net (fo=1, routed)           0.000    24.439    model3/studyer/studyer/score1/score_reg_i_95_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.840 r  model3/studyer/studyer/score1/score_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000    24.840    model3/studyer/studyer/score1/score_reg_i_57_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.954 r  model3/studyer/studyer/score1/score_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.954    model3/studyer/studyer/score1/score_reg_i_22_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.182 r  model3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.371    26.553    model3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X48Y59         LUT5 (Prop_lut5_I4_O)        0.313    26.866 r  model3/studyer/studyer/score1/score_reg_i_2/O
                         net (fo=1, routed)           0.727    27.593    model3/studyer/studyer/score1/score_reg_i_2_n_0
    RAMB18_X1Y24         RAMB18E1                                     r  model3/studyer/studyer/score1/score_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/studyer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/studyer/score1/score_reg/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.053ns  (logic 10.635ns (42.450%)  route 14.418ns (57.550%))
  Logic Levels:           34  (CARRY4=21 FDRE=1 LUT2=1 LUT3=7 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE                         0.000     0.000 r  model3/studyer/studyer/counter_reg[2]/C
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  model3/studyer/studyer/counter_reg[2]/Q
                         net (fo=31, routed)          1.822     2.340    model3/studyer/studyer/score1/counter[2]
    SLICE_X46Y58         LUT3 (Prop_lut3_I1_O)        0.153     2.493 r  model3/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.822     3.315    model3/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.331     3.646 r  model3/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.646    model3/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.022 r  model3/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.022    model3/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 r  model3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.139    model3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.462 r  model3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.108     5.570    model3/studyer/studyer/score1/score1[14]
    SLICE_X41Y62         LUT4 (Prop_lut4_I1_O)        0.334     5.904 r  model3/studyer/studyer/score1/score0__8_carry__0_i_11/O
                         net (fo=5, routed)           0.961     6.865    model3/studyer/studyer/score1/score0__8_carry__0_i_11_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.326     7.191 r  model3/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=18, routed)          0.849     8.040    model3/studyer/studyer/score1/score0__8_carry_i_9_n_0
    SLICE_X43Y63         LUT2 (Prop_lut2_I0_O)        0.124     8.164 r  model3/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=1, routed)           0.604     8.767    model3/studyer/studyer/score1/score0__8_carry_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.347 r  model3/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     9.347    model3/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.461 r  model3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.461    model3/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.618 r  model3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.087    10.705    model3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.329    11.034 r  model3/studyer/studyer/score1/score_reg_i_135/O
                         net (fo=1, routed)           0.000    11.034    model3/studyer/studyer/score1/score_reg_i_135_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.584 r  model3/studyer/studyer/score1/score_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    11.584    model3/studyer/studyer/score1/score_reg_i_118_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.812 r  model3/studyer/studyer/score1/score_reg_i_117/CO[2]
                         net (fo=12, routed)          1.184    12.996    model3/studyer/studyer/score1/score_reg_i_117_n_1
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.313    13.309 r  model3/studyer/studyer/score1/score_reg_i_129/O
                         net (fo=1, routed)           0.000    13.309    model3/studyer/studyer/score1/score_reg_i_129_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.842 r  model3/studyer/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.842    model3/studyer/studyer/score1/score_reg_i_109_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.959 r  model3/studyer/studyer/score1/score_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    13.959    model3/studyer/studyer/score1/score_reg_i_105_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.188 r  model3/studyer/studyer/score1/score_reg_i_104/CO[2]
                         net (fo=12, routed)          1.018    15.206    model3/studyer/studyer/score1/score_reg_i_104_n_1
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.310    15.516 r  model3/studyer/studyer/score1/score_reg_i_116/O
                         net (fo=1, routed)           0.000    15.516    model3/studyer/studyer/score1/score_reg_i_116_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.066 r  model3/studyer/studyer/score1/score_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    16.066    model3/studyer/studyer/score1/score_reg_i_87_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.180 r  model3/studyer/studyer/score1/score_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.180    model3/studyer/studyer/score1/score_reg_i_83_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.408 r  model3/studyer/studyer/score1/score_reg_i_82/CO[2]
                         net (fo=12, routed)          1.185    17.593    model3/studyer/studyer/score1/score_reg_i_82_n_1
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.313    17.906 r  model3/studyer/studyer/score1/score_reg_i_94/O
                         net (fo=1, routed)           0.000    17.906    model3/studyer/studyer/score1/score_reg_i_94_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.456 r  model3/studyer/studyer/score1/score_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.456    model3/studyer/studyer/score1/score_reg_i_52_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.570 r  model3/studyer/studyer/score1/score_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.570    model3/studyer/studyer/score1/score_reg_i_48_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.798 r  model3/studyer/studyer/score1/score_reg_i_47/CO[2]
                         net (fo=12, routed)          1.017    19.815    model3/studyer/studyer/score1/score_reg_i_47_n_1
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.313    20.128 r  model3/studyer/studyer/score1/score_reg_i_55/O
                         net (fo=1, routed)           0.000    20.128    model3/studyer/studyer/score1/score_reg_i_55_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.678 r  model3/studyer/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.678    model3/studyer/studyer/score1/score_reg_i_18_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.906 r  model3/studyer/studyer/score1/score_reg_i_17/CO[2]
                         net (fo=12, routed)          1.084    21.990    model3/studyer/studyer/score1/score_reg_i_17_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.313    22.303 r  model3/studyer/studyer/score1/score_reg_i_45/O
                         net (fo=1, routed)           0.000    22.303    model3/studyer/studyer/score1/score_reg_i_45_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.836 r  model3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.836    model3/studyer/studyer/score1/score_reg_i_16_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.065 r  model3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          0.868    23.933    model3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X46Y61         LUT5 (Prop_lut5_I4_O)        0.310    24.243 r  model3/studyer/studyer/score1/score_reg_i_1/O
                         net (fo=1, routed)           0.810    25.053    model3/studyer/studyer/score1/score_reg_i_1_n_0
    RAMB18_X1Y24         RAMB18E1                                     r  model3/studyer/studyer/score1/score_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 small_dip_switches[7]
                            (input port)
  Destination:            tub_ctrl1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.711ns  (logic 5.333ns (41.952%)  route 7.378ns (58.048%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 f  small_dip_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    small_dip_switches[7]
    U3                   IBUF (Prop_ibuf_I_O)         1.518     1.518 f  small_dip_switches_IBUF[7]_inst/O
                         net (fo=32, routed)          3.805     5.323    mode_sel/small_dip_switches_IBUF[3]
    SLICE_X65Y64         LUT3 (Prop_lut3_I1_O)        0.124     5.447 r  mode_sel/en2_i_1/O
                         net (fo=5, routed)           1.110     6.557    model2/display1/tub_ctrl1[5]
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.681 r  model2/display1/tub_ctrl1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.464     9.144    tub_ctrl1_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.567    12.711 r  tub_ctrl1_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.711    tub_ctrl1[5]
    A3                                                                r  tub_ctrl1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 small_dip_switches[7]
                            (input port)
  Destination:            tub_sel1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.399ns  (logic 5.443ns (43.894%)  route 6.957ns (56.106%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 f  small_dip_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    small_dip_switches[7]
    U3                   IBUF (Prop_ibuf_I_O)         1.518     1.518 f  small_dip_switches_IBUF[7]_inst/O
                         net (fo=32, routed)          3.805     5.323    mode_sel/small_dip_switches_IBUF[3]
    SLICE_X65Y64         LUT3 (Prop_lut3_I1_O)        0.124     5.447 r  mode_sel/en2_i_1/O
                         net (fo=5, routed)           1.128     6.575    model1/display1/tub_sel1_OBUF[3]_inst_i_1_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.699 r  model1/display1/tub_sel1_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.151     6.850    model1/display1/tub_sel1_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.974 r  model1/display1/tub_sel1_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.873     8.847    tub_sel2_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         3.553    12.399 r  tub_sel1_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.399    tub_sel1[3]
    G2                                                                r  tub_sel1[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode_sel/last_mode_number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mode_sel/rst1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE                         0.000     0.000 r  mode_sel/last_mode_number_reg[0]/C
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mode_sel/last_mode_number_reg[0]/Q
                         net (fo=1, routed)           0.059     0.207    mode_sel/last_mode_number[0]
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.098     0.305 r  mode_sel/rst10/O
                         net (fo=1, routed)           0.000     0.305    mode_sel/p_0_in
    SLICE_X60Y48         FDRE                                         r  mode_sel/rst1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model2/player_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model2/player/note_code_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.096%)  route 0.165ns (53.904%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE                         0.000     0.000 r  model2/player_en_reg/C
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model2/player_en_reg/Q
                         net (fo=17, routed)          0.165     0.306    model2/player/note_code_reg[7]_0
    SLICE_X61Y49         FDRE                                         r  model2/player/note_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/setter1/setting_display_reg[3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/setter1/note_setted_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.248ns (79.181%)  route 0.065ns (20.819%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE                         0.000     0.000 r  model3/setter1/setting_display_reg[3][0]/C
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3/setter1/setting_display_reg[3][0]/Q
                         net (fo=2, routed)           0.065     0.206    model3/setter1/setting_display_reg_n_0_[3][0]
    SLICE_X54Y45         LUT6 (Prop_lut6_I0_O)        0.045     0.251 r  model3/setter1/note_setted[0]_i_2/O
                         net (fo=1, routed)           0.000     0.251    model3/setter1/note_setted[0]_i_2_n_0
    SLICE_X54Y45         MUXF7 (Prop_muxf7_I0_O)      0.062     0.313 r  model3/setter1/note_setted_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.313    model3/setter1/setting_display[0]
    SLICE_X54Y45         FDRE                                         r  model3/setter1/note_setted_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model2/player/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model2/player/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.227ns (71.377%)  route 0.091ns (28.623%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE                         0.000     0.000 r  model2/player/counter_reg[2]/C
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  model2/player/counter_reg[2]/Q
                         net (fo=19, routed)          0.091     0.219    model2/player/counter[2]
    SLICE_X58Y50         LUT6 (Prop_lut6_I3_O)        0.099     0.318 r  model2/player/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.318    model2/player/counter[4]_i_1_n_0
    SLICE_X58Y50         FDRE                                         r  model2/player/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/studyer/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.096%)  route 0.146ns (43.904%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE                         0.000     0.000 r  model3/studyer/studyer/counter_reg[0]/C
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3/studyer/studyer/counter_reg[0]/Q
                         net (fo=33, routed)          0.146     0.287    model3/studyer/studyer/counter[0]
    SLICE_X46Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.332 r  model3/studyer/studyer/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.332    model3/studyer/studyer/counter[2]_i_1__0_n_0
    SLICE_X46Y56         FDRE                                         r  model3/studyer/studyer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/setter1/setting_display_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/setter1/setting_display_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE                         0.000     0.000 r  model3/setter1/setting_display_reg[1][1]/C
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3/setter1/setting_display_reg[1][1]/Q
                         net (fo=2, routed)           0.155     0.296    model3/setter1/setting_display_reg_n_0_[1][1]
    SLICE_X55Y45         LUT5 (Prop_lut5_I2_O)        0.045     0.341 r  model3/setter1/setting_display[1][1]_i_1/O
                         net (fo=1, routed)           0.000     0.341    model3/setter1/setting_display[1][1]_i_1_n_0
    SLICE_X55Y45         FDRE                                         r  model3/setter1/setting_display_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model1/buzzer1/pwm_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model1/buzzer1/pwm_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE                         0.000     0.000 r  model1/buzzer1/pwm_reg/C
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model1/buzzer1/pwm_reg/Q
                         net (fo=2, routed)           0.167     0.308    model1/buzzer1/speaker1
    SLICE_X65Y55         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  model1/buzzer1/pwm_i_1/O
                         net (fo=1, routed)           0.000     0.353    model1/buzzer1/pwm_i_1_n_0
    SLICE_X65Y55         FDRE                                         r  model1/buzzer1/pwm_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/setter1/setting_display_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/setter1/setting_display_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE                         0.000     0.000 r  model3/setter1/setting_display_reg[0][1]/C
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3/setter1/setting_display_reg[0][1]/Q
                         net (fo=2, routed)           0.168     0.309    model3/setter1/setting_display_reg_n_0_[0][1]
    SLICE_X55Y45         LUT6 (Prop_lut6_I3_O)        0.045     0.354 r  model3/setter1/setting_display[0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    model3/setter1/setting_display[0][1]_i_1_n_0
    SLICE_X55Y45         FDRE                                         r  model3/setter1/setting_display_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/setter1/setting_display_reg[4][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/setter1/setting_display_reg[4][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE                         0.000     0.000 r  model3/setter1/setting_display_reg[4][1]/C
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3/setter1/setting_display_reg[4][1]/Q
                         net (fo=2, routed)           0.168     0.309    model3/setter1/setting_display_reg_n_0_[4][1]
    SLICE_X57Y44         LUT5 (Prop_lut5_I2_O)        0.045     0.354 r  model3/setter1/setting_display[4][1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    model3/setter1/setting_display[4][1]_i_1_n_0
    SLICE_X57Y44         FDRE                                         r  model3/setter1/setting_display_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/music_speed_play_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/music_speed_play_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE                         0.000     0.000 r  model3/studyer/music_speed_play_reg[0]/C
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3/studyer/music_speed_play_reg[0]/Q
                         net (fo=8, routed)           0.168     0.309    model3/studyer/music_speed_play_reg_n_0_[0]
    SLICE_X53Y55         LUT6 (Prop_lut6_I2_O)        0.045     0.354 r  model3/studyer/music_speed_play[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    model3/studyer/music_speed_play[0]_i_1__0_n_0
    SLICE_X53Y55         FDRE                                         r  model3/studyer/music_speed_play_reg[0]/D
  -------------------------------------------------------------------    -------------------





