# {CORE_NAME} ç³»ç»ŸåŠŸèƒ½éªŒè¯è®¡åˆ’æ¨¡æ¿

**æ–‡æ¡£ç‰ˆæœ¬**: v1.0
**åˆ›å»ºæ—¥æœŸ**: {DATE}
**ä½œè€…**: {AUTHOR_NAME}
**é¡¹ç›®**: {PROJECT_NAME}
**é€‚ç”¨èŒƒå›´**: ä¸­æ–­ç³»ç»Ÿã€å¼‚å¸¸å¤„ç†ã€CSRå¯„å­˜å™¨ã€ç‰¹æƒæ¨¡å¼

åŸºäºCV32E40Pä¸­æ–­å’Œç³»ç»ŸåŠŸèƒ½éªŒè¯çš„æˆåŠŸå®è·µï¼Œä¸ºå¤æ‚ç³»ç»Ÿçº§åŠŸèƒ½æä¾›æ ‡å‡†åŒ–éªŒè¯è®¡åˆ’æ¡†æ¶ã€‚

## ğŸ“‹ Excelè¡¨æ ¼ç»“æ„ç¤ºä¾‹

### Sheet 1: ä¸­æ–­ç³»ç»ŸéªŒè¯è®¡åˆ’

| ID | Requirement Location | Feature | Sub-Feature | Verification Goals | Pass/Fail Criteria | Coverage Method | Priority | Owner | Target Date | Status | Comments |
|----|---------------------|---------|-------------|-------------------|-------------------|-----------------|----------|-------|-------------|--------|----------|
| INT.001 | RISC-V Priv Spec 3.1.6 | Machine Timer Interrupt | MTIME Counter | â€¢ Verify mtime increments correctly<br/>â€¢ Verify 64-bit counter width<br/>â€¢ Verify counter overflow behavior | Assertion checking + Reference model comparison | Functional Coverage:<br/>â€¢ Counter values<br/>â€¢ Increment timing<br/>â€¢ Overflow conditions | High | {AUTHOR_NAME} | {DATE+14} | Ready | - |
| INT.002 | RISC-V Priv Spec 3.1.6 | Machine Timer Interrupt | MTIMECMP Register | â€¢ Verify mtimecmp write/read operations<br/>â€¢ Verify comparison with mtime<br/>â€¢ Verify interrupt generation timing | Self-checking test with signature verification | Functional Coverage:<br/>â€¢ Register values<br/>â€¢ Compare results<br/>â€¢ Timing scenarios | High | {AUTHOR_NAME} | {DATE+14} | Ready | - |
| INT.003 | RISC-V Priv Spec 3.1.9 | Machine Software Interrupt | MSIP Register | â€¢ Verify MSIP bit set/clear operations<br/>â€¢ Verify software interrupt triggering<br/>â€¢ Verify interrupt clearing mechanism | Assertion checking + SW test | Functional Coverage:<br/>â€¢ Set/clear operations<br/>â€¢ Interrupt scenarios | High | {AUTHOR_NAME} | {DATE+21} | Ready | - |

### Sheet 2: å¼‚å¸¸å¤„ç†éªŒè¯è®¡åˆ’

| ID | Requirement Location | Feature | Sub-Feature | Verification Goals | Pass/Fail Criteria | Coverage Method | Priority | Owner | Target Date | Status | Comments |
|----|---------------------|---------|-------------|-------------------|-------------------|-----------------|----------|-------|-------------|--------|----------|
| EXC.001 | RISC-V Priv Spec 3.1.15 | Instruction Address Misaligned | Exception Generation | â€¢ Verify exception on misaligned PC<br/>â€¢ Verify exception priority handling<br/>â€¢ Verify MCAUSE register update | Exception handler verification | Functional Coverage:<br/>â€¢ Misalignment types<br/>â€¢ Exception priority<br/>â€¢ CSR updates | High | {AUTHOR_NAME} | {DATE+21} | Ready | - |
| EXC.002 | RISC-V Priv Spec 3.1.16 | Illegal Instruction | Exception Detection | â€¢ Verify illegal opcode detection<br/>â€¢ Verify exception generation<br/>â€¢ Verify MTVAL register content | Self-checking exception handler | Functional Coverage:<br/>â€¢ Illegal opcodes<br/>â€¢ Exception handling<br/>â€¢ Register states | High | {AUTHOR_NAME} | {DATE+21} | Ready | - |

### Sheet 3: CSRå¯„å­˜å™¨éªŒè¯è®¡åˆ’

| ID | Requirement Location | Feature | Sub-Feature | Verification Goals | Pass/Fail Criteria | Coverage Method | Priority | Owner | Target Date | Status | Comments |
|----|---------------------|---------|-------------|-------------------|-------------------|-----------------|----------|-------|-------------|--------|----------|
| CSR.001 | RISC-V Priv Spec 3.1.8 | Machine Status Register | MSTATUS Fields | â€¢ Verify MIE bit functionality<br/>â€¢ Verify MPIE bit save/restore<br/>â€¢ Verify MPP field handling | Register access test + Assertion checking | Functional Coverage:<br/>â€¢ All field values<br/>â€¢ Field interactions<br/>â€¢ State transitions | High | {AUTHOR_NAME} | {DATE+28} | Ready | - |
| CSR.002 | RISC-V Priv Spec 3.1.11 | Machine Cause Register | MCAUSE Encoding | â€¢ Verify interrupt vs exception encoding<br/>â€¢ Verify cause code accuracy<br/>â€¢ Verify read-only behavior | Exception/interrupt verification | Functional Coverage:<br/>â€¢ All cause codes<br/>â€¢ Encoding accuracy | High | {AUTHOR_NAME} | {DATE+28} | Ready | - |

## ğŸ¯ åŠŸèƒ½åˆ†ç±»å’ŒéªŒè¯ç­–ç•¥

### 1. ä¸­æ–­ç³»ç»ŸéªŒè¯

```yaml
interrupt_verification_strategy:

  # åŸºç¡€ä¸­æ–­ç±»å‹
  interrupt_types:
    machine_timer:
      complexity: â­â­â­â­
      key_aspects: [timing_accuracy, comparison_logic, interrupt_delivery]
      special_considerations: [64bit_counter, overflow_handling]

    machine_software:
      complexity: â­â­â­
      key_aspects: [sw_trigger_mechanism, clearing_behavior]
      special_considerations: [multi_hart_coordination]

    machine_external:
      complexity: â­â­â­â­
      key_aspects: [signal_latching, priority_handling, masking]
      special_considerations: [platform_specific_wiring]

  # éªŒè¯åœºæ™¯çŸ©é˜µ
  verification_scenarios:
    basic_functionality:
      - single_interrupt_handling
      - interrupt_enable_disable
      - interrupt_pending_behavior

    advanced_scenarios:
      - nested_interrupt_handling
      - interrupt_priority_resolution
      - simultaneous_multiple_interrupts

    edge_cases:
      - interrupt_during_exception
      - interrupt_in_debug_mode
      - interrupt_with_wfi_instruction

  # è¦†ç›–ç‡ç›®æ ‡
  coverage_targets:
    functional_coverage: 95%
    code_coverage: 90%
    assertion_coverage: 100%
```

### 2. å¼‚å¸¸å¤„ç†éªŒè¯

```yaml
exception_verification_strategy:

  # å¼‚å¸¸ç±»å‹åˆ†ç±»
  exception_categories:
    synchronous_exceptions:
      instruction_address_misaligned:
        trigger_conditions: [pc_not_aligned, jump_target_misaligned]
        verification_focus: [detection_accuracy, mcause_update, mtval_content]

      illegal_instruction:
        trigger_conditions: [invalid_opcode, privileged_instruction_in_user_mode]
        verification_focus: [opcode_decoding, exception_priority]

      load_address_misaligned:
        trigger_conditions: [unaligned_load_access]
        verification_focus: [address_alignment_checking, data_width_handling]

    asynchronous_exceptions:
      external_debug_interrupt:
        trigger_conditions: [debug_request_assertion]
        verification_focus: [debug_mode_entry, state_preservation]

  # éªŒè¯æ–¹æ³•
  verification_methods:
    directed_tests:
      purpose: "æµ‹è¯•ç‰¹å®šå¼‚å¸¸æ¡ä»¶"
      coverage_contribution: "è¾¹ç•Œæ¡ä»¶å’Œå¼‚å¸¸è·¯å¾„"

    random_tests:
      purpose: "å‘ç°æ„å¤–çš„å¼‚å¸¸æƒ…å†µ"
      coverage_contribution: "å¼‚å¸¸ç»„åˆå’Œå¹¶å‘åœºæ™¯"

    assertion_based:
      purpose: "å®æ—¶æ£€æŸ¥å¼‚å¸¸å¤„ç†æ­£ç¡®æ€§"
      coverage_contribution: "æ—¶åºå’ŒçŠ¶æ€æ£€æŸ¥"
```

### 3. CSRå¯„å­˜å™¨éªŒè¯

```yaml
csr_verification_strategy:

  # CSRåˆ†ç±»
  csr_categories:
    machine_mode_csrs:
      status_and_control:
        - mstatus: {fields: [MIE, MPIE, MPP], complexity: â­â­â­â­}
        - misa: {fields: [Extensions, MXL], complexity: â­â­â­}
        - mie: {fields: [MTIE, MSIE, MEIE], complexity: â­â­â­}
        - mtvec: {fields: [BASE, MODE], complexity: â­â­â­â­}

      trap_handling:
        - mepc: {functionality: exception_pc_save, complexity: â­â­â­}
        - mcause: {functionality: exception_cause, complexity: â­â­â­}
        - mtval: {functionality: trap_value, complexity: â­â­â­â­}
        - mip: {functionality: interrupt_pending, complexity: â­â­â­}

    # CVA6/64ä½æ ¸å¿ƒä¸“æœ‰
    supervisor_mode_csrs:  # ä»…CVA6ç­‰æ”¯æŒS-modeçš„æ ¸å¿ƒ
      status_and_control:
        - sstatus: {derived_from: mstatus, complexity: â­â­â­â­â­}
        - sie: {derived_from: mie, complexity: â­â­â­â­}
        - sip: {derived_from: mip, complexity: â­â­â­â­}
        - stvec: {functionality: supervisor_trap_vector, complexity: â­â­â­â­}

      memory_management:  # CVA6 MMUç›¸å…³
        - satp: {functionality: address_translation, complexity: â­â­â­â­â­}

  # éªŒè¯é‡ç‚¹
  verification_focus:
    access_control:
      - privilege_level_checking
      - read_only_field_protection
      - write_mask_enforcement

    field_interactions:
      - cross_register_dependencies
      - field_update_side_effects
      - reserved_field_behavior

    state_transitions:
      - trap_entry_updates
      - trap_return_restoration
      - mode_switch_effects
```

## ğŸ”§ é«˜çº§è¦†ç›–ç‡æ¨¡å‹

### 1. ä¸­æ–­ç³»ç»Ÿè¦†ç›–ç‡

```systemverilog
// ä¸­æ–­ç³»ç»Ÿè¦†ç›–ç‡æ¨¡å‹æ¨¡æ¿
covergroup interrupt_system_cg @(posedge clk);

  // ä¸­æ–­æºè¦†ç›–
  cp_interrupt_source: coverpoint interrupt_source {
    bins timer_int = {TIMER_INTERRUPT};
    bins software_int = {SOFTWARE_INTERRUPT};
    bins external_int = {EXTERNAL_INTERRUPT};
    bins debug_int = {DEBUG_INTERRUPT};
  }

  // CPUçŠ¶æ€è¦†ç›–
  cp_cpu_state: coverpoint cpu_current_state {
    bins normal_execution = {CPU_NORMAL};
    bins wait_for_interrupt = {CPU_WFI};
    bins debug_mode = {CPU_DEBUG};
    bins exception_handler = {CPU_EXCEPTION};
  }

  // ä¸­æ–­ä½¿èƒ½çŠ¶æ€
  cp_interrupt_enable: coverpoint {mstatus.MIE, mie_reg} {
    bins globally_disabled = {2'b0x};
    bins timer_only = {2'b11} iff (mie_reg[TIMER_BIT]);
    bins software_only = {2'b11} iff (mie_reg[SOFTWARE_BIT]);
    bins external_only = {2'b11} iff (mie_reg[EXTERNAL_BIT]);
    bins all_enabled = {2'b11} iff (&mie_reg);
  }

  // ä¸­æ–­ä¼˜å…ˆçº§åœºæ™¯
  cp_interrupt_priority: coverpoint interrupt_priority_scenario {
    bins single_interrupt = {SINGLE_INT};
    bins multiple_same_priority = {MULTIPLE_SAME};
    bins multiple_different_priority = {MULTIPLE_DIFFERENT};
    bins interrupt_preemption = {PREEMPTION};
  }

  // å…³é”®äº¤å‰è¦†ç›–
  cross_interrupt_handling: cross cp_interrupt_source, cp_cpu_state, cp_interrupt_enable {
    // æ’é™¤æ— æ•ˆç»„åˆ
    ignore_bins invalid_debug = cross_interrupt_handling with
      (cp_cpu_state == CPU_DEBUG && cp_interrupt_source != DEBUG_INTERRUPT);

    ignore_bins disabled_interrupts = cross_interrupt_handling with
      (cp_interrupt_enable == 2'b0x);
  }

  // æ—¶åºè¦†ç›–
  cp_interrupt_timing: coverpoint interrupt_response_cycles {
    bins immediate = {[1:5]};
    bins fast = {[6:20]};
    bins normal = {[21:100]};
    bins slow = {[101:1000]};
  }

endgroup
```

### 2. å¼‚å¸¸å¤„ç†è¦†ç›–ç‡

```systemverilog
// å¼‚å¸¸å¤„ç†è¦†ç›–ç‡æ¨¡å‹æ¨¡æ¿
covergroup exception_handling_cg @(posedge clk);

  // å¼‚å¸¸ç±»å‹è¦†ç›–
  cp_exception_type: coverpoint exception_cause {
    bins instruction_misaligned = {INST_ADDR_MISALIGNED};
    bins instruction_access_fault = {INST_ACCESS_FAULT};
    bins illegal_instruction = {ILLEGAL_INSTRUCTION};
    bins breakpoint = {BREAKPOINT};
    bins load_misaligned = {LOAD_ADDR_MISALIGNED};
    bins load_access_fault = {LOAD_ACCESS_FAULT};
    bins store_misaligned = {STORE_ADDR_MISALIGNED};
    bins store_access_fault = {STORE_ACCESS_FAULT};
    bins ecall_from_m = {ECALL_FROM_M_MODE};
    // CVA6ç‰¹æœ‰å¼‚å¸¸
    bins ecall_from_s = {ECALL_FROM_S_MODE};
    bins ecall_from_u = {ECALL_FROM_U_MODE};
    bins page_fault = {INSTRUCTION_PAGE_FAULT, LOAD_PAGE_FAULT, STORE_PAGE_FAULT};
  }

  // å¼‚å¸¸å‘ç”Ÿæ—¶çš„ç‰¹æƒæ¨¡å¼
  cp_current_privilege: coverpoint current_privilege_mode {
    bins machine_mode = {M_MODE};
    bins supervisor_mode = {S_MODE};  // CVA6
    bins user_mode = {U_MODE};        // CVA6
  }

  // å¼‚å¸¸åµŒå¥—åœºæ™¯
  cp_nested_exceptions: coverpoint nested_exception_depth {
    bins no_nesting = {0};
    bins single_level = {1};
    bins double_level = {2};  // æ·±åº¦åµŒå¥—å¼‚å¸¸
  }

  // å¼‚å¸¸ä¼˜å…ˆçº§éªŒè¯
  cp_exception_priority: coverpoint exception_priority_scenario {
    bins single_exception = {SINGLE_EXC};
    bins multiple_simultaneous = {MULTIPLE_SIMUL};
    bins exception_during_interrupt = {EXC_DURING_INT};
    bins interrupt_during_exception = {INT_DURING_EXC};
  }

  // CSRæ›´æ–°è¦†ç›–
  cp_csr_updates: coverpoint csr_update_pattern {
    bins mcause_only = {MCAUSE_UPDATE};
    bins mepc_update = {MEPC_UPDATE};
    bins mtval_update = {MTVAL_UPDATE};
    bins mstatus_update = {MSTATUS_UPDATE};
    bins all_trap_csrs = {ALL_TRAP_CSRS};
  }

  // äº¤å‰è¦†ç›–ï¼šå¼‚å¸¸ç±»å‹ vs ç‰¹æƒæ¨¡å¼
  cross_exception_privilege: cross cp_exception_type, cp_current_privilege {
    // CVA6ç‰¹æœ‰ï¼šé¡µé¢é”™è¯¯åªèƒ½åœ¨S/Uæ¨¡å¼å‘ç”Ÿ
    illegal_bins page_fault_in_m_mode = cross_exception_privilege with
      (cp_exception_type inside {INSTRUCTION_PAGE_FAULT, LOAD_PAGE_FAULT, STORE_PAGE_FAULT} &&
       cp_current_privilege == M_MODE);
  }

endgroup
```

### 3. CSRè®¿é—®è¦†ç›–ç‡

```systemverilog
// CSRå¯„å­˜å™¨è¦†ç›–ç‡æ¨¡å‹æ¨¡æ¿
covergroup csr_access_cg @(posedge clk);

  // CSRåœ°å€è¦†ç›–
  cp_csr_address: coverpoint csr_address {
    // Machineæ¨¡å¼CSR
    bins mstatus = {12'h300};
    bins misa = {12'h301};
    bins mie = {12'h304};
    bins mtvec = {12'h305};
    bins mcounteren = {12'h306};
    bins mepc = {12'h341};
    bins mcause = {12'h342};
    bins mtval = {12'h343};
    bins mip = {12'h344};

    // CVA6 Supervisoræ¨¡å¼CSR
    bins sstatus = {12'h100};
    bins sie = {12'h104};
    bins stvec = {12'h105};
    bins sepc = {12'h141};
    bins scause = {12'h142};
    bins stval = {12'h143};
    bins sip = {12'h144};
    bins satp = {12'h180};
  }

  // CSRè®¿é—®ç±»å‹
  cp_csr_access_type: coverpoint csr_access_type {
    bins read = {CSR_READ};
    bins write = {CSR_WRITE};
    bins set_bits = {CSR_SET};
    bins clear_bits = {CSR_CLEAR};
  }

  // è®¿é—®æ—¶çš„ç‰¹æƒçº§åˆ«
  cp_access_privilege: coverpoint current_privilege {
    bins machine = {M_MODE};
    bins supervisor = {S_MODE};
    bins user = {U_MODE};
  }

  // CSRå­—æ®µå€¼è¦†ç›–ï¼ˆä»¥mstatusä¸ºä¾‹ï¼‰
  cp_mstatus_fields: coverpoint mstatus_value {
    bins mie_disabled = {32'h????_???0} iff (csr_address == 12'h300);
    bins mie_enabled = {32'h????_???1} iff (csr_address == 12'h300);
    bins mpp_machine = {32'h????_18??} iff (csr_address == 12'h300);
    bins mpp_supervisor = {32'h????_08??} iff (csr_address == 12'h300);
    bins mpp_user = {32'h????_00??} iff (csr_address == 12'h300);
  }

  // éæ³•è®¿é—®è¦†ç›–
  cp_illegal_access: coverpoint illegal_access_type {
    bins privilege_violation = {PRIV_VIOLATION};
    bins write_to_readonly = {WRITE_READONLY};
    bins reserved_csr = {RESERVED_CSR};
    bins unimplemented_csr = {UNIMPL_CSR};
  }

  // äº¤å‰è¦†ç›–ï¼šCSRè®¿é—® vs ç‰¹æƒçº§åˆ«
  cross_csr_privilege: cross cp_csr_address, cp_access_privilege {
    // éæ³•è®¿é—®ç»„åˆ
    illegal_bins supervisor_access_machine_csr = cross_csr_privilege with
      (cp_csr_address inside {[12'h300:12'h3FF]} && cp_access_privilege != M_MODE);

    illegal_bins user_access_privileged_csr = cross_csr_privilege with
      (cp_csr_address inside {[12'h100:12'h1FF], [12'h300:12'h3FF]} &&
       cp_access_privilege == U_MODE);
  }

endgroup
```

## ğŸ“š æµ‹è¯•ç”¨ä¾‹ç”ŸæˆæŒ‡å¯¼

### 1. ä¸­æ–­æµ‹è¯•ç”¨ä¾‹æ¨¡æ¿

```c
// ä¸­æ–­æµ‹è¯•ç”¨ä¾‹ç”Ÿæˆæ¨¡æ¿
void generate_interrupt_test_cases() {

    // åŸºç¡€ä¸­æ–­åŠŸèƒ½æµ‹è¯•
    test_case_t basic_timer_interrupt = {
        .name = "basic_timer_interrupt",
        .setup = setup_timer_interrupt,
        .test_body = "
            // é…ç½®timer interrupt
            write_csr(mie, MIE_MTIE);
            write_csr(mstatus, MSTATUS_MIE);
            write_csr(mtimecmp, read_csr(mtime) + 1000);

            // ç­‰å¾…ä¸­æ–­å‘ç”Ÿ
            wfi();

            // éªŒè¯ä¸­æ–­å¤„ç†
            verify_interrupt_handled();
        ",
        .expected_result = INTERRUPT_HANDLED_CORRECTLY
    };

    // åµŒå¥—ä¸­æ–­æµ‹è¯•
    test_case_t nested_interrupt = {
        .name = "nested_interrupt_test",
        .complexity = COMPLEX,
        .test_body = "
            // åœ¨timerä¸­æ–­handlerä¸­è§¦å‘software interrupt
            enable_timer_interrupt();
            enable_software_interrupt();

            // Timerä¸­æ–­handlerä¼šè§¦å‘software interrupt
            trigger_timer_interrupt();

            verify_nested_interrupt_handling();
        "
    };

    // ä¸­æ–­ä¼˜å…ˆçº§æµ‹è¯•
    test_case_t interrupt_priority = {
        .name = "interrupt_priority_test",
        .test_body = "
            // åŒæ—¶è§¦å‘å¤šä¸ªä¸­æ–­ï¼ŒéªŒè¯ä¼˜å…ˆçº§
            setup_all_interrupts();
            trigger_multiple_interrupts_simultaneously();
            verify_interrupt_priority_order();
        "
    };
}
```

### 2. å¼‚å¸¸æµ‹è¯•ç”¨ä¾‹æ¨¡æ¿

```c
// å¼‚å¸¸æµ‹è¯•ç”¨ä¾‹ç”Ÿæˆæ¨¡æ¿
void generate_exception_test_cases() {

    // éæ³•æŒ‡ä»¤å¼‚å¸¸
    test_case_t illegal_instruction = {
        .name = "illegal_instruction_exception",
        .test_body = "
            // æ‰§è¡Œéæ³•æŒ‡ä»¤
            asm volatile ('.word 0x00000000');  // å…¨é›¶æŒ‡ä»¤

            // ä¸åº”è¯¥åˆ°è¾¾è¿™é‡Œ
            fail('Exception not generated');
        ",
        .exception_handler = "
            // éªŒè¯å¼‚å¸¸åŸå› 
            uint32_t cause = read_csr(mcause);
            assert(cause == CAUSE_ILLEGAL_INSTRUCTION);

            // éªŒè¯å¼‚å¸¸PC
            uint32_t epc = read_csr(mepc);
            assert(epc == expected_exception_pc);

            // è·³è¿‡éæ³•æŒ‡ä»¤
            write_csr(mepc, epc + 4);
        "
    };

    // åœ°å€å¯¹é½å¼‚å¸¸
    test_case_t misaligned_access = {
        .name = "load_address_misaligned",
        .test_body = "
            // å°è¯•éå¯¹é½çš„4å­—èŠ‚åŠ è½½
            volatile uint32_t *misaligned_addr = (uint32_t*)0x10000001;
            uint32_t data = *misaligned_addr;  // åº”è¯¥äº§ç”Ÿå¼‚å¸¸

            fail('Misaligned access did not cause exception');
        ",
        .exception_handler = "
            verify_misaligned_exception_handling();
        "
    };
}
```

### 3. CSRæµ‹è¯•ç”¨ä¾‹æ¨¡æ¿

```c
// CSRæµ‹è¯•ç”¨ä¾‹ç”Ÿæˆæ¨¡æ¿
void generate_csr_test_cases() {

    // åŸºç¡€CSRè¯»å†™æµ‹è¯•
    test_case_t basic_csr_rw = {
        .name = "basic_csr_read_write",
        .test_body = "
            // æµ‹è¯•mstatuså¯„å­˜å™¨
            uint32_t original = read_csr(mstatus);

            // å†™å…¥æµ‹è¯•å€¼
            uint32_t test_value = 0x00001888;  // MIE=1, MPIE=1, MPP=3
            write_csr(mstatus, test_value);

            // è¯»å›éªŒè¯
            uint32_t readback = read_csr(mstatus);
            assert((readback & MSTATUS_MIE) == (test_value & MSTATUS_MIE));
            assert((readback & MSTATUS_MPIE) == (test_value & MSTATUS_MPIE));
            assert((readback & MSTATUS_MPP) == (test_value & MSTATUS_MPP));

            // æ¢å¤åŸå€¼
            write_csr(mstatus, original);
        "
    };

    // CSRè®¿é—®æƒé™æµ‹è¯•
    test_case_t csr_privilege_test = {
        .name = "csr_access_privilege",
        .privilege_mode = USER_MODE,  // åœ¨ç”¨æˆ·æ¨¡å¼ä¸‹è¿è¡Œ
        .test_body = "
            // å°è¯•è®¿é—®æœºå™¨æ¨¡å¼CSRï¼Œåº”è¯¥äº§ç”Ÿå¼‚å¸¸
            read_csr(mstatus);  // åº”è¯¥äº§ç”Ÿå¼‚å¸¸

            fail('Privilege violation not detected');
        ",
        .exception_handler = "
            uint32_t cause = read_csr(mcause);
            assert(cause == CAUSE_ILLEGAL_INSTRUCTION);

            // è·³è¿‡éæ³•æŒ‡ä»¤
            write_csr(mepc, read_csr(mepc) + 4);
        "
    };
}
```

## âœ… è´¨é‡æ£€æŸ¥æ¸…å•

### éªŒè¯è®¡åˆ’å®Œæ•´æ€§æ£€æŸ¥

- [ ] **åŠŸèƒ½è¦†ç›–å®Œæ•´**
  - [ ] æ‰€æœ‰ä¸­æ–­ç±»å‹éƒ½æœ‰éªŒè¯è®¡åˆ’
  - [ ] æ‰€æœ‰å¼‚å¸¸ç±»å‹éƒ½æœ‰å¯¹åº”æµ‹è¯•
  - [ ] æ‰€æœ‰CSRå¯„å­˜å™¨éƒ½æœ‰è®¿é—®æµ‹è¯•
  - [ ] ç‰¹æƒæ¨¡å¼è½¬æ¢éƒ½æœ‰éªŒè¯

- [ ] **éªŒè¯æ·±åº¦å……åˆ†**
  - [ ] åŸºç¡€åŠŸèƒ½æµ‹è¯• âœ“
  - [ ] è¾¹ç•Œæ¡ä»¶æµ‹è¯• âœ“
  - [ ] é”™è¯¯æ³¨å…¥æµ‹è¯• âœ“
  - [ ] æ€§èƒ½å’Œæ—¶åºæµ‹è¯• âœ“

- [ ] **è¦†ç›–ç‡è®¾è®¡åˆç†**
  - [ ] åŠŸèƒ½è¦†ç›–ç‡ç›®æ ‡ â‰¥ 95%
  - [ ] ä»£ç è¦†ç›–ç‡ç›®æ ‡ â‰¥ 90%
  - [ ] æ–­è¨€è¦†ç›–ç‡ç›®æ ‡ = 100%
  - [ ] äº¤å‰è¦†ç›–ç‡è®¾è®¡åˆç†

- [ ] **æµ‹è¯•ç¯å¢ƒå°±ç»ª**
  - [ ] ä¸­æ–­æºå¯ä»¥æ¨¡æ‹Ÿ
  - [ ] å¼‚å¸¸å¯ä»¥äººä¸ºè§¦å‘
  - [ ] CSRè®¿é—®æƒé™å¯ä»¥æ§åˆ¶
  - [ ] æ—¶åºè¦æ±‚å¯ä»¥éªŒè¯

### é¡¹ç›®é€‚é…æ£€æŸ¥

- [ ] **æ ¸å¿ƒç‰¹æ€§é€‚é…**
  - [ ] CV32E40P: M-mode only âœ“
  - [ ] CVA6: M/S/U-mode support âœ“
  - [ ] ç‰¹å®šæ‰©å±•æŒ‡ä»¤æ”¯æŒ âœ“

- [ ] **éªŒè¯ç¯å¢ƒé€‚é…**
  - [ ] ä¸­æ–­æ§åˆ¶å™¨é…ç½®æ­£ç¡®
  - [ ] å†…å­˜æ˜ å°„åœ°å€æ­£ç¡®
  - [ ] æ—¶é’Ÿå’Œå¤ä½ä¿¡å·æ­£ç¡®

---

**ä½¿ç”¨å»ºè®®**ï¼šç³»ç»ŸåŠŸèƒ½éªŒè¯å¤æ‚åº¦é«˜ï¼Œå»ºè®®åˆ†é˜¶æ®µå®æ–½ï¼š
1. **ç¬¬ä¸€é˜¶æ®µ**ï¼šåŸºç¡€ä¸­æ–­å’Œå¼‚å¸¸å¤„ç†
2. **ç¬¬äºŒé˜¶æ®µ**ï¼šCSRå¯„å­˜å™¨å’Œç‰¹æƒæ¨¡å¼
3. **ç¬¬ä¸‰é˜¶æ®µ**ï¼šå¤æ‚äº¤äº’å’Œæ€§èƒ½éªŒè¯

æ¯ä¸ªé˜¶æ®µå®Œæˆåè¿›è¡Œå……åˆ†çš„reviewï¼Œç¡®ä¿è´¨é‡è¾¾æ ‡åå†è¿›å…¥ä¸‹ä¸€é˜¶æ®µã€‚