
*** Running vivado
    with args -log OV7670_VGA_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source OV7670_VGA_TOP.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source OV7670_VGA_TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top OV7670_VGA_TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
CRITICAL WARNING: [filemgmt 20-1741] File 'DPRAM.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* DPRAM (C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/hdl/DPRAM.v)
* DPRAM (C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/synth/DPRAM.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'CLK.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* CLK (C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/hdl/CLK.v)
* CLK (C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/synth/CLK.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16376 
WARNING: [Synth 8-2490] overwriting previous definition of module DPRAM [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/synth/DPRAM.v:13]
WARNING: [Synth 8-2490] overwriting previous definition of module CLK [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/synth/CLK.v:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 427.312 ; gain = 116.758
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_TOP' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/OV7670_TOP.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_convert' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/clock_convert.v:10]
INFO: [Synth 8-6157] synthesizing module 'CLK_wrapper' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/imports/hdl/CLK_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'CLK' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/synth/CLK.v:13]
INFO: [Synth 8-6157] synthesizing module 'CLK_clk_wiz_0_0' [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/ip/CLK_clk_wiz_0_0/CLK_clk_wiz_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'CLK_clk_wiz_0_0_clk_wiz' [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/ip/CLK_clk_wiz_0_0/CLK_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 33 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 33 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 4 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'CLK_clk_wiz_0_0_clk_wiz' (4#1) [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/ip/CLK_clk_wiz_0_0/CLK_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'CLK_clk_wiz_0_0' (5#1) [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/ip/CLK_clk_wiz_0_0/CLK_clk_wiz_0_0.v:70]
INFO: [Synth 8-6155] done synthesizing module 'CLK' (6#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/synth/CLK.v:13]
INFO: [Synth 8-6155] done synthesizing module 'CLK_wrapper' (7#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/imports/hdl/CLK_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'clock_convert' (8#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/clock_convert.v:10]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/debounce.v:9]
	Parameter INIT bound to: 32'sb00000000100110001001011010000000 
	Parameter OVF bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (9#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/debounce.v:9]
INFO: [Synth 8-6157] synthesizing module 'cfg_ov7670' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/cfg_ov.v:18]
	Parameter par_camera_address bound to: 8'b01000010 
WARNING: [Synth 8-2898] ignoring pullup [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/cfg_ov.v:33]
INFO: [Synth 8-6157] synthesizing module 'cfg_reg' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/cfg_regs.v:12]
	Parameter LEN bound to: 122 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cfg_reg' (10#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/cfg_regs.v:12]
INFO: [Synth 8-6157] synthesizing module 'SCCB_sender' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/sccb_sender.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/sccb_sender.v:180]
WARNING: [Synth 8-6014] Unused sequential element idr_reg was removed.  [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/sccb_sender.v:78]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/sccb_sender.v:79]
WARNING: [Synth 8-6014] Unused sequential element val_reg was removed.  [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/sccb_sender.v:80]
WARNING: [Synth 8-6014] Unused sequential element SIOD_DAT_reg was removed.  [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/sccb_sender.v:128]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_sender' (11#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/sccb_sender.v:51]
INFO: [Synth 8-6155] done synthesizing module 'cfg_ov7670' (12#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/cfg_ov.v:18]
INFO: [Synth 8-6157] synthesizing module 'OV7670_CAPTURE' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/CAPTURE.v:16]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_CAPTURE' (13#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/CAPTURE.v:16]
INFO: [Synth 8-6157] synthesizing module 'vga_dpram' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/vga_dpram.v:17]
INFO: [Synth 8-6157] synthesizing module 'DPRAM_wrapper' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/imports/hdl/DPRAM_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'DPRAM' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/synth/DPRAM.v:13]
INFO: [Synth 8-638] synthesizing module 'DPRAM_blk_mem_gen_0_0' [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/ip/DPRAM_blk_mem_gen_0_0/synth/DPRAM_blk_mem_gen_0_0.vhd:73]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 307200 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 307200 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 307200 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 307200 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 103 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     16.887376 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/ipshared/37c2/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/ip/DPRAM_blk_mem_gen_0_0/synth/DPRAM_blk_mem_gen_0_0.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'DPRAM_blk_mem_gen_0_0' (24#1) [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/ip/DPRAM_blk_mem_gen_0_0/synth/DPRAM_blk_mem_gen_0_0.vhd:73]
INFO: [Synth 8-6155] done synthesizing module 'DPRAM' (25#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/synth/DPRAM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'DPRAM_wrapper' (26#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/imports/hdl/DPRAM_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_dpram' (27#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/vga_dpram.v:17]
INFO: [Synth 8-6157] synthesizing module 'my_vga_syn' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/my_vga_syn.v:17]
INFO: [Synth 8-6155] done synthesizing module 'my_vga_syn' (28#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/my_vga_syn.v:17]
WARNING: [Synth 8-689] width (19) of port connection 'pixel_addr' does not match port width (32) of module 'my_vga_syn' [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/OV7670_TOP.v:81]
WARNING: [Synth 8-350] instance 'I_VGA' of module 'my_vga_syn' requires 12 connections, but only 11 given [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/OV7670_TOP.v:78]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_TOP' (29#1) [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/new/OV7670_TOP.v:3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1535]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1534]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1533]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1532]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1531]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1530]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1529]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1528]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1527]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1526]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1525]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1524]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1523]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1522]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1521]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1520]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1519]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1518]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1517]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1516]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1515]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1514]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1513]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1512]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1511]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1510]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1509]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1508]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1507]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1506]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1505]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1504]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1503]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1502]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1501]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1500]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1499]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1498]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1497]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1496]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1495]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1494]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1493]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1492]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1491]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1490]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1489]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1488]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1487]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1486]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1485]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1484]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1483]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1482]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1481]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1480]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1479]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1478]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1477]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1476]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1475]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1474]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1473]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1472]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1471]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1470]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1469]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1468]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1467]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1466]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1465]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1464]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1463]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1462]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1461]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1460]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1459]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 734.148 ; gain = 423.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:02:04 . Memory (MB): peak = 734.148 ; gain = 423.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:03 ; elapsed = 00:02:04 . Memory (MB): peak = 734.148 ; gain = 423.594
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/ip/CLK_clk_wiz_0_0/CLK_clk_wiz_0_0_board.xdc] for cell 'CLK/CLK_CVT/CLK_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/ip/CLK_clk_wiz_0_0/CLK_clk_wiz_0_0_board.xdc] for cell 'CLK/CLK_CVT/CLK_i/clk_wiz_0/inst'
Parsing XDC File [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/ip/CLK_clk_wiz_0_0/CLK_clk_wiz_0_0.xdc] for cell 'CLK/CLK_CVT/CLK_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/ip/CLK_clk_wiz_0_0/CLK_clk_wiz_0_0.xdc] for cell 'CLK/CLK_CVT/CLK_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/ip/CLK_clk_wiz_0_0/CLK_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OV7670_VGA_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OV7670_VGA_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 893.090 ; gain = 0.000
Parsing XDC File [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/constrs_1/new/pinset.xdc]
WARNING: [Vivado 12-507] No nets matched 'OV7670_PCLK_IBUF'. [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/constrs_1/new/pinset.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/constrs_1/new/pinset.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/constrs_1/new/pinset.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/constrs_1/new/pinset.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OV7670_VGA_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OV7670_VGA_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OV7670_VGA_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OV7670_VGA_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 897.441 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 897.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 897.441 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 897.441 ; gain = 0.000
CRITICAL WARNING: [filemgmt 20-1741] File 'DPRAM.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* DPRAM (C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/hdl/DPRAM.v)
* DPRAM (C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/DPRAM/synth/DPRAM.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'CLK.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* CLK (C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/hdl/CLK.v)
* CLK (C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.srcs/sources_1/bd/CLK/synth/CLK.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 897.441 ; gain = 586.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 897.441 ; gain = 586.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CLK/CLK_CVT/CLK_i/clk_wiz_0/inst. (constraint file  {C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.runs/synth_1/dont_touch.xdc}, line 23).
Applied set_property DONT_TOUCH = true for VGA_BUFFER/DPRAM/DPRAM_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CLK/CLK_CVT/CLK_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CLK/CLK_CVT/CLK_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 897.441 ; gain = 586.887
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "dout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SIOD_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_synch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_synch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_synch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_synch" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:13 ; elapsed = 00:02:15 . Memory (MB): peak = 897.441 ; gain = 586.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 273   
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cfg_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module SCCB_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module OV7670_CAPTURE 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 128   
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_vga_syn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "I_CFG_OV7670/I_SCCB_sender/SIOD_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_VGA/h_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_VGA/line_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_VGA/v_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_VGA/v_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_VGA/h_synch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_VGA/h_synch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_VGA/v_synch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_VGA/v_synch" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register I_CFG_OV7670/I_CFG_REG/cntr_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3917] design OV7670_VGA_TOP has port OV7670_RESET driven by constant 1
WARNING: [Synth 8-3917] design OV7670_VGA_TOP has port OV7670_PWDN driven by constant 0
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_CFG_OV7670/I_SCCB_sender/dr_reg[0] )
INFO: [Synth 8-3886] merging instance 'I_CFG_OV7670/I_SCCB_sender/dr_reg[0]' (FDE) to 'I_CFG_OV7670/I_SCCB_sender/dr_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_CFG_OV7670/I_SCCB_sender/dr_reg[1] )
WARNING: [Synth 8-3332] Sequential element (I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[10]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[9]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[8]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[7]) is unused and will be removed from module OV7670_VGA_TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:17 ; elapsed = 00:02:20 . Memory (MB): peak = 897.441 ; gain = 586.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+-----------------------------+---------------+----------------+
|Module Name    | RTL Object                  | Depth x Width | Implemented As | 
+---------------+-----------------------------+---------------+----------------+
|OV7670_VGA_TOP | I_CFG_OV7670/I_CFG_REG/dout | 128x16        | LUT            | 
+---------------+-----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:23 ; elapsed = 00:02:25 . Memory (MB): peak = 897.441 ; gain = 586.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:26 . Memory (MB): peak = 897.441 ; gain = 586.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 897.441 ; gain = 586.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:25 ; elapsed = 00:02:27 . Memory (MB): peak = 897.441 ; gain = 586.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:25 ; elapsed = 00:02:27 . Memory (MB): peak = 897.441 ; gain = 586.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:25 ; elapsed = 00:02:28 . Memory (MB): peak = 897.441 ; gain = 586.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:25 ; elapsed = 00:02:28 . Memory (MB): peak = 897.441 ; gain = 586.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:25 ; elapsed = 00:02:28 . Memory (MB): peak = 897.441 ; gain = 586.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:25 ; elapsed = 00:02:28 . Memory (MB): peak = 897.441 ; gain = 586.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    31|
|3     |LUT1       |    12|
|4     |LUT2       |    19|
|5     |LUT3       |    16|
|6     |LUT4       |    56|
|7     |LUT5       |   161|
|8     |LUT6       |   270|
|9     |MUXF7      |   109|
|10    |MUXF8      |    36|
|11    |PLLE2_ADV  |     1|
|12    |RAMB18E1   |     1|
|13    |RAMB36E1   |    12|
|14    |RAMB36E1_1 |    12|
|15    |RAMB36E1_2 |     3|
|16    |RAMB36E1_3 |     1|
|17    |RAMB36E1_4 |    75|
|18    |FDRE       |   262|
|19    |FDSE       |     6|
|20    |IBUF       |    13|
|21    |IOBUF      |     1|
|22    |OBUF       |    19|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+------------------------------------------+------+
|      |Instance                                             |Module                                    |Cells |
+------+-----------------------------------------------------+------------------------------------------+------+
|1     |top                                                  |                                          |  1119|
|2     |  CLK                                                |clock_convert                             |     4|
|3     |    CLK_CVT                                          |CLK_wrapper                               |     4|
|4     |      CLK_i                                          |CLK                                       |     4|
|5     |        clk_wiz_0                                    |CLK_clk_wiz_0_0                           |     4|
|6     |          inst                                       |CLK_clk_wiz_0_0_clk_wiz                   |     4|
|7     |  I_CFG_OV7670                                       |cfg_ov7670                                |   198|
|8     |    I_CFG_REG                                        |cfg_reg                                   |    99|
|9     |    I_SCCB_sender                                    |SCCB_sender                               |    99|
|10    |  I_DEBOUNCE                                         |debounce                                  |   120|
|11    |  I_VGA                                              |my_vga_syn                                |   112|
|12    |  OV7670_CAPTURE                                     |OV7670_CAPTURE                            |    48|
|13    |  VGA_BUFFER                                         |vga_dpram                                 |   604|
|14    |    DPRAM                                            |DPRAM_wrapper                             |   604|
|15    |      DPRAM_i                                        |DPRAM                                     |   604|
|16    |        blk_mem_gen_0                                |DPRAM_blk_mem_gen_0_0                     |   604|
|17    |          U0                                         |blk_mem_gen_v8_4_2                        |   604|
|18    |            inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth                  |   604|
|19    |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                           |   604|
|20    |                \valid.cstr                          |blk_mem_gen_generic_cstr                  |   604|
|21    |                  \has_mux_b.B                       |blk_mem_gen_mux__parameterized0           |   338|
|22    |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width                    |     2|
|23    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                  |     2|
|24    |                  \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9    |     1|
|25    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized9  |     1|
|26    |                  \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10   |     1|
|27    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|28    |                  \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11   |     2|
|29    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized11 |     2|
|30    |                  \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12   |     2|
|31    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized12 |     2|
|32    |                  \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13   |     2|
|33    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized13 |     2|
|34    |                  \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14   |     2|
|35    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized14 |     2|
|36    |                  \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15   |     1|
|37    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized15 |     1|
|38    |                  \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16   |     3|
|39    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized16 |     3|
|40    |                  \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17   |     3|
|41    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized17 |     3|
|42    |                  \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18   |     3|
|43    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized18 |     3|
|44    |                  \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0    |     2|
|45    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0  |     2|
|46    |                  \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19   |     3|
|47    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized19 |     3|
|48    |                  \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20   |     3|
|49    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized20 |     3|
|50    |                  \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21   |     3|
|51    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized21 |     3|
|52    |                  \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22   |     3|
|53    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized22 |     3|
|54    |                  \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23   |     3|
|55    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized23 |     3|
|56    |                  \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24   |     3|
|57    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized24 |     3|
|58    |                  \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25   |     3|
|59    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized25 |     3|
|60    |                  \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26   |     3|
|61    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized26 |     3|
|62    |                  \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27   |     3|
|63    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized27 |     3|
|64    |                  \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28   |     3|
|65    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized28 |     3|
|66    |                  \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1    |     2|
|67    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1  |     2|
|68    |                  \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29   |     3|
|69    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized29 |     3|
|70    |                  \ramloop[31].ram.r                 |blk_mem_gen_prim_width__parameterized30   |     3|
|71    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized30 |     3|
|72    |                  \ramloop[32].ram.r                 |blk_mem_gen_prim_width__parameterized31   |     3|
|73    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized31 |     3|
|74    |                  \ramloop[33].ram.r                 |blk_mem_gen_prim_width__parameterized32   |     3|
|75    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized32 |     3|
|76    |                  \ramloop[34].ram.r                 |blk_mem_gen_prim_width__parameterized33   |     3|
|77    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized33 |     3|
|78    |                  \ramloop[35].ram.r                 |blk_mem_gen_prim_width__parameterized34   |     3|
|79    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized34 |     3|
|80    |                  \ramloop[36].ram.r                 |blk_mem_gen_prim_width__parameterized35   |     3|
|81    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized35 |     3|
|82    |                  \ramloop[37].ram.r                 |blk_mem_gen_prim_width__parameterized36   |     3|
|83    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized36 |     3|
|84    |                  \ramloop[38].ram.r                 |blk_mem_gen_prim_width__parameterized37   |     3|
|85    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized37 |     3|
|86    |                  \ramloop[39].ram.r                 |blk_mem_gen_prim_width__parameterized38   |     3|
|87    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized38 |     3|
|88    |                  \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2    |     2|
|89    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2  |     2|
|90    |                  \ramloop[40].ram.r                 |blk_mem_gen_prim_width__parameterized39   |     3|
|91    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized39 |     3|
|92    |                  \ramloop[41].ram.r                 |blk_mem_gen_prim_width__parameterized40   |     3|
|93    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized40 |     3|
|94    |                  \ramloop[42].ram.r                 |blk_mem_gen_prim_width__parameterized41   |     3|
|95    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized41 |     3|
|96    |                  \ramloop[43].ram.r                 |blk_mem_gen_prim_width__parameterized42   |     3|
|97    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized42 |     3|
|98    |                  \ramloop[44].ram.r                 |blk_mem_gen_prim_width__parameterized43   |     3|
|99    |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized43 |     3|
|100   |                  \ramloop[45].ram.r                 |blk_mem_gen_prim_width__parameterized44   |     3|
|101   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized44 |     3|
|102   |                  \ramloop[46].ram.r                 |blk_mem_gen_prim_width__parameterized45   |     3|
|103   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized45 |     3|
|104   |                  \ramloop[47].ram.r                 |blk_mem_gen_prim_width__parameterized46   |     3|
|105   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized46 |     3|
|106   |                  \ramloop[48].ram.r                 |blk_mem_gen_prim_width__parameterized47   |     3|
|107   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized47 |     3|
|108   |                  \ramloop[49].ram.r                 |blk_mem_gen_prim_width__parameterized48   |     3|
|109   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized48 |     3|
|110   |                  \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3    |     1|
|111   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|112   |                  \ramloop[50].ram.r                 |blk_mem_gen_prim_width__parameterized49   |     3|
|113   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized49 |     3|
|114   |                  \ramloop[51].ram.r                 |blk_mem_gen_prim_width__parameterized50   |     3|
|115   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized50 |     3|
|116   |                  \ramloop[52].ram.r                 |blk_mem_gen_prim_width__parameterized51   |     3|
|117   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized51 |     3|
|118   |                  \ramloop[53].ram.r                 |blk_mem_gen_prim_width__parameterized52   |     3|
|119   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized52 |     3|
|120   |                  \ramloop[54].ram.r                 |blk_mem_gen_prim_width__parameterized53   |     3|
|121   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized53 |     3|
|122   |                  \ramloop[55].ram.r                 |blk_mem_gen_prim_width__parameterized54   |     3|
|123   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized54 |     3|
|124   |                  \ramloop[56].ram.r                 |blk_mem_gen_prim_width__parameterized55   |     3|
|125   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized55 |     3|
|126   |                  \ramloop[57].ram.r                 |blk_mem_gen_prim_width__parameterized56   |     3|
|127   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized56 |     3|
|128   |                  \ramloop[58].ram.r                 |blk_mem_gen_prim_width__parameterized57   |     3|
|129   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized57 |     3|
|130   |                  \ramloop[59].ram.r                 |blk_mem_gen_prim_width__parameterized58   |     3|
|131   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized58 |     3|
|132   |                  \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4    |     1|
|133   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4  |     1|
|134   |                  \ramloop[60].ram.r                 |blk_mem_gen_prim_width__parameterized59   |     3|
|135   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized59 |     3|
|136   |                  \ramloop[61].ram.r                 |blk_mem_gen_prim_width__parameterized60   |     3|
|137   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized60 |     3|
|138   |                  \ramloop[62].ram.r                 |blk_mem_gen_prim_width__parameterized61   |     3|
|139   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized61 |     3|
|140   |                  \ramloop[63].ram.r                 |blk_mem_gen_prim_width__parameterized62   |     3|
|141   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized62 |     3|
|142   |                  \ramloop[64].ram.r                 |blk_mem_gen_prim_width__parameterized63   |     3|
|143   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized63 |     3|
|144   |                  \ramloop[65].ram.r                 |blk_mem_gen_prim_width__parameterized64   |     3|
|145   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized64 |     3|
|146   |                  \ramloop[66].ram.r                 |blk_mem_gen_prim_width__parameterized65   |     3|
|147   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized65 |     3|
|148   |                  \ramloop[67].ram.r                 |blk_mem_gen_prim_width__parameterized66   |     3|
|149   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized66 |     3|
|150   |                  \ramloop[68].ram.r                 |blk_mem_gen_prim_width__parameterized67   |     3|
|151   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized67 |     3|
|152   |                  \ramloop[69].ram.r                 |blk_mem_gen_prim_width__parameterized68   |     3|
|153   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized68 |     3|
|154   |                  \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5    |     4|
|155   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5  |     4|
|156   |                  \ramloop[70].ram.r                 |blk_mem_gen_prim_width__parameterized69   |     3|
|157   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized69 |     3|
|158   |                  \ramloop[71].ram.r                 |blk_mem_gen_prim_width__parameterized70   |     3|
|159   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized70 |     3|
|160   |                  \ramloop[72].ram.r                 |blk_mem_gen_prim_width__parameterized71   |     3|
|161   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized71 |     3|
|162   |                  \ramloop[73].ram.r                 |blk_mem_gen_prim_width__parameterized72   |     3|
|163   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized72 |     3|
|164   |                  \ramloop[74].ram.r                 |blk_mem_gen_prim_width__parameterized73   |     3|
|165   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized73 |     3|
|166   |                  \ramloop[75].ram.r                 |blk_mem_gen_prim_width__parameterized74   |     3|
|167   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized74 |     3|
|168   |                  \ramloop[76].ram.r                 |blk_mem_gen_prim_width__parameterized75   |     3|
|169   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized75 |     3|
|170   |                  \ramloop[77].ram.r                 |blk_mem_gen_prim_width__parameterized76   |     3|
|171   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized76 |     3|
|172   |                  \ramloop[78].ram.r                 |blk_mem_gen_prim_width__parameterized77   |     3|
|173   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized77 |     3|
|174   |                  \ramloop[79].ram.r                 |blk_mem_gen_prim_width__parameterized78   |     3|
|175   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized78 |     3|
|176   |                  \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6    |     4|
|177   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6  |     4|
|178   |                  \ramloop[80].ram.r                 |blk_mem_gen_prim_width__parameterized79   |     3|
|179   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized79 |     3|
|180   |                  \ramloop[81].ram.r                 |blk_mem_gen_prim_width__parameterized80   |     3|
|181   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized80 |     3|
|182   |                  \ramloop[82].ram.r                 |blk_mem_gen_prim_width__parameterized81   |     3|
|183   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized81 |     3|
|184   |                  \ramloop[83].ram.r                 |blk_mem_gen_prim_width__parameterized82   |     3|
|185   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized82 |     3|
|186   |                  \ramloop[84].ram.r                 |blk_mem_gen_prim_width__parameterized83   |     5|
|187   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized83 |     5|
|188   |                  \ramloop[85].ram.r                 |blk_mem_gen_prim_width__parameterized84   |     3|
|189   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized84 |     3|
|190   |                  \ramloop[86].ram.r                 |blk_mem_gen_prim_width__parameterized85   |     3|
|191   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized85 |     3|
|192   |                  \ramloop[87].ram.r                 |blk_mem_gen_prim_width__parameterized86   |     3|
|193   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized86 |     3|
|194   |                  \ramloop[88].ram.r                 |blk_mem_gen_prim_width__parameterized87   |     3|
|195   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized87 |     3|
|196   |                  \ramloop[89].ram.r                 |blk_mem_gen_prim_width__parameterized88   |     3|
|197   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized88 |     3|
|198   |                  \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7    |     4|
|199   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7  |     4|
|200   |                  \ramloop[90].ram.r                 |blk_mem_gen_prim_width__parameterized89   |     5|
|201   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized89 |     5|
|202   |                  \ramloop[91].ram.r                 |blk_mem_gen_prim_width__parameterized90   |     3|
|203   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized90 |     3|
|204   |                  \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8    |     4|
|205   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8  |     4|
+------+-----------------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:25 ; elapsed = 00:02:28 . Memory (MB): peak = 897.441 ; gain = 586.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6356 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:02:21 . Memory (MB): peak = 897.441 ; gain = 423.594
Synthesis Optimization Complete : Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 897.441 ; gain = 586.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 897.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 117 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 897.441 ; gain = 598.418
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 897.441 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/NEXYS 4 DDR_Project/OV7670_VGA/OV7670_VGA_RGB/project_1.runs/synth_1/OV7670_VGA_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OV7670_VGA_TOP_utilization_synth.rpt -pb OV7670_VGA_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug  2 10:05:16 2020...
