#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d563ccbd10 .scope module, "EX_MEM_Reg" "EX_MEM_Reg" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr_en_regf";
    .port_info 3 /INPUT 1 "wr_en_dmem";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /INPUT 1 "out_port_sel";
    .port_info 6 /INPUT 1 "is_ret";
    .port_info 7 /INPUT 1 "branch_taken_E";
    .port_info 8 /INPUT 1 "mux_out_sel";
    .port_info 9 /INPUT 1 "mux_rdata_sel";
    .port_info 10 /INPUT 16 "alu_out";
    .port_info 11 /INPUT 16 "RD2";
    .port_info 12 /INPUT 2 "ADDER";
    .port_info 13 /INPUT 8 "IN_PORT";
    .port_info 14 /INPUT 2 "RA";
    .port_info 15 /INPUT 2 "RB";
    .port_info 16 /INPUT 16 "instr_in";
    .port_info 17 /INPUT 16 "MUX_DMEM_1";
    .port_info 18 /INPUT 16 "MUX_DMEM_2";
    .port_info 19 /OUTPUT 1 "wr_en_regf_M";
    .port_info 20 /OUTPUT 1 "wr_en_dmem_M";
    .port_info 21 /OUTPUT 1 "rd_en_M";
    .port_info 22 /OUTPUT 1 "out_port_sel_M";
    .port_info 23 /OUTPUT 1 "is_ret_M";
    .port_info 24 /OUTPUT 1 "branch_taken_M";
    .port_info 25 /OUTPUT 1 "mux_out_sel_M";
    .port_info 26 /OUTPUT 1 "mux_rdata_sel_M";
    .port_info 27 /OUTPUT 16 "alu_out_M";
    .port_info 28 /OUTPUT 16 "RD2_M";
    .port_info 29 /OUTPUT 2 "rd_M";
    .port_info 30 /OUTPUT 8 "IN_PORT_M";
    .port_info 31 /OUTPUT 2 "RA_M";
    .port_info 32 /OUTPUT 2 "RB_M";
    .port_info 33 /OUTPUT 16 "instr_M";
    .port_info 34 /OUTPUT 16 "mem_addr_M";
    .port_info 35 /OUTPUT 16 "mem_wd_M";
o000001d563d91fa8 .functor BUFZ 2, C4<zz>; HiZ drive
v000001d563d53000_0 .net "ADDER", 1 0, o000001d563d91fa8;  0 drivers
o000001d563d91fd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001d563d52c10_0 .net "IN_PORT", 7 0, o000001d563d91fd8;  0 drivers
v000001d563d52cb0_0 .var "IN_PORT_M", 7 0;
o000001d563d92038 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001d563d52d50_0 .net "MUX_DMEM_1", 15 0, o000001d563d92038;  0 drivers
o000001d563d92068 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001d563d83410_0 .net "MUX_DMEM_2", 15 0, o000001d563d92068;  0 drivers
o000001d563d92098 .functor BUFZ 2, C4<zz>; HiZ drive
v000001d563d834b0_0 .net "RA", 1 0, o000001d563d92098;  0 drivers
v000001d563d83550_0 .var "RA_M", 1 0;
o000001d563d920f8 .functor BUFZ 2, C4<zz>; HiZ drive
v000001d563d835f0_0 .net "RB", 1 0, o000001d563d920f8;  0 drivers
v000001d563d83690_0 .var "RB_M", 1 0;
o000001d563d92158 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001d563d83730_0 .net "RD2", 15 0, o000001d563d92158;  0 drivers
v000001d563d837d0_0 .var "RD2_M", 15 0;
o000001d563d921b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001d563d83870_0 .net "alu_out", 15 0, o000001d563d921b8;  0 drivers
v000001d563d83910_0 .var "alu_out_M", 15 0;
o000001d563d92218 .functor BUFZ 1, C4<z>; HiZ drive
v000001d563d839b0_0 .net "branch_taken_E", 0 0, o000001d563d92218;  0 drivers
v000001d563d83a50_0 .var "branch_taken_M", 0 0;
o000001d563d92278 .functor BUFZ 1, C4<z>; HiZ drive
v000001d563d840e0_0 .net "clk", 0 0, o000001d563d92278;  0 drivers
v000001d563d847c0_0 .var "instr_M", 15 0;
o000001d563d922d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001d563d84180_0 .net "instr_in", 15 0, o000001d563d922d8;  0 drivers
o000001d563d92308 .functor BUFZ 1, C4<z>; HiZ drive
v000001d563d83dc0_0 .net "is_ret", 0 0, o000001d563d92308;  0 drivers
v000001d563d84900_0 .var "is_ret_M", 0 0;
v000001d563d83fa0_0 .var "mem_addr_M", 15 0;
v000001d563d84680_0 .var "mem_wd_M", 15 0;
o000001d563d923c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d563d84040_0 .net "mux_out_sel", 0 0, o000001d563d923c8;  0 drivers
v000001d563d845e0_0 .var "mux_out_sel_M", 0 0;
o000001d563d92428 .functor BUFZ 1, C4<z>; HiZ drive
v000001d563d84220_0 .net "mux_rdata_sel", 0 0, o000001d563d92428;  0 drivers
v000001d563d83f00_0 .var "mux_rdata_sel_M", 0 0;
o000001d563d92488 .functor BUFZ 1, C4<z>; HiZ drive
v000001d563d842c0_0 .net "out_port_sel", 0 0, o000001d563d92488;  0 drivers
v000001d563d84720_0 .var "out_port_sel_M", 0 0;
v000001d563d84360_0 .var "rd_M", 1 0;
o000001d563d92518 .functor BUFZ 1, C4<z>; HiZ drive
v000001d563d84400_0 .net "rd_en", 0 0, o000001d563d92518;  0 drivers
v000001d563d83b40_0 .var "rd_en_M", 0 0;
o000001d563d92578 .functor BUFZ 1, C4<z>; HiZ drive
v000001d563d844a0_0 .net "reset", 0 0, o000001d563d92578;  0 drivers
o000001d563d925a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d563d84860_0 .net "wr_en_dmem", 0 0, o000001d563d925a8;  0 drivers
v000001d563d84540_0 .var "wr_en_dmem_M", 0 0;
o000001d563d92608 .functor BUFZ 1, C4<z>; HiZ drive
v000001d563d849a0_0 .net "wr_en_regf", 0 0, o000001d563d92608;  0 drivers
v000001d563d84a40_0 .var "wr_en_regf_M", 0 0;
E_000001d563cc94a0/0 .event negedge, v000001d563d844a0_0;
E_000001d563cc94a0/1 .event posedge, v000001d563d840e0_0;
E_000001d563cc94a0 .event/or E_000001d563cc94a0/0, E_000001d563cc94a0/1;
    .scope S_000001d563ccbd10;
T_0 ;
    %wait E_000001d563cc94a0;
    %load/vec4 v000001d563d844a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d563d84a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d563d84540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d563d83b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d563d84720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d563d84900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d563d83a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d563d845e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d563d83f00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d563d83910_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d563d837d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d563d84360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d563d52cb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d563d83550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d563d83690_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d563d847c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d563d83fa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d563d84680_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d563d849a0_0;
    %assign/vec4 v000001d563d84a40_0, 0;
    %load/vec4 v000001d563d84860_0;
    %assign/vec4 v000001d563d84540_0, 0;
    %load/vec4 v000001d563d84400_0;
    %assign/vec4 v000001d563d83b40_0, 0;
    %load/vec4 v000001d563d842c0_0;
    %assign/vec4 v000001d563d84720_0, 0;
    %load/vec4 v000001d563d83dc0_0;
    %assign/vec4 v000001d563d84900_0, 0;
    %load/vec4 v000001d563d839b0_0;
    %assign/vec4 v000001d563d83a50_0, 0;
    %load/vec4 v000001d563d84040_0;
    %assign/vec4 v000001d563d845e0_0, 0;
    %load/vec4 v000001d563d84220_0;
    %assign/vec4 v000001d563d83f00_0, 0;
    %load/vec4 v000001d563d83870_0;
    %assign/vec4 v000001d563d83910_0, 0;
    %load/vec4 v000001d563d83730_0;
    %assign/vec4 v000001d563d837d0_0, 0;
    %load/vec4 v000001d563d53000_0;
    %assign/vec4 v000001d563d84360_0, 0;
    %load/vec4 v000001d563d52c10_0;
    %assign/vec4 v000001d563d52cb0_0, 0;
    %load/vec4 v000001d563d834b0_0;
    %assign/vec4 v000001d563d83550_0, 0;
    %load/vec4 v000001d563d835f0_0;
    %assign/vec4 v000001d563d83690_0, 0;
    %load/vec4 v000001d563d84180_0;
    %assign/vec4 v000001d563d847c0_0, 0;
    %load/vec4 v000001d563d52d50_0;
    %assign/vec4 v000001d563d83fa0_0, 0;
    %load/vec4 v000001d563d83410_0;
    %assign/vec4 v000001d563d84680_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Execute_Mem_Register.v";
