<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: Class Members - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">mTrain device firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('functions_vars_c.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a id="index_c"></a>- c -</h3><ul>
<li>C
: <a class="el" href="union_a_p_s_r___type.html#a86e2c5b891ecef1ab55b1edac0da79a6">APSR_Type</a>
, <a class="el" href="unionx_p_s_r___type.html#a40213a6b5620410cac83b0d89564609d">xPSR_Type</a>
</li>
<li>CACR
: <a class="el" href="struct_l_t_d_c___layer___type_def.html#af3708f47198ca52e0149584a8c382362">LTDC_Layer_TypeDef</a>
, <a class="el" href="struct_s_c_b___type.html#a51f9bd107a4e1d46ba647384e5c825b5">SCB_Type</a>
</li>
<li>CALIB
: <a class="el" href="struct_sys_tick___type.html#afcadb0c6d35b21cdc0018658a13942de">SysTick_Type</a>
</li>
<li>CALR
: <a class="el" href="struct_r_t_c___type_def.html#aea66ea813830c2f3ff207464794397a4">RTC_TypeDef</a>
</li>
<li>CardComdClasses
: <a class="el" href="struct_h_a_l___m_m_c___card_c_s_d_type_def.html#ab0b46027085c9c227918461258931104">HAL_MMC_CardCSDTypeDef</a>
, <a class="el" href="struct_h_a_l___s_d___card_c_s_d_type_def.html#a7f9634f4002f2e45c6d681260bea90d3">HAL_SD_CardCSDTypeDef</a>
</li>
<li>CardType
: <a class="el" href="struct_h_a_l___m_m_c___card_info_type_def.html#a587829a4633d126c9a2fc494d81fa1e3">HAL_MMC_CardInfoTypeDef</a>
, <a class="el" href="struct_h_a_l___s_d___card_info_type_def.html#aa5ffc66f3af1006205dd558d11a968c4">HAL_SD_CardInfoTypeDef</a>
, <a class="el" href="struct_h_a_l___s_d___card_status_type_def.html#a4a00ab7d42c93608ec407d3c28b50eec">HAL_SD_CardStatusTypeDef</a>
</li>
<li>CardVersion
: <a class="el" href="struct_h_a_l___s_d___card_info_type_def.html#a724b1ac5ad512c3e3cd9af197a395818">HAL_SD_CardInfoTypeDef</a>
</li>
<li>CASLatency
: <a class="el" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aa55520658496327bbc831183b8dead9e">FMC_SDRAM_InitTypeDef</a>
</li>
<li>cb
: <a class="el" href="structos__mail_q__def.html#aa63c90b916f131886850f433a5fe6ca3">os_mailQ_def</a>
</li>
<li>CB
: <a class="el" href="struct_u_s_b_d___m_s_c___b_o_t___c_b_w_type_def.html#a0044254d3f23b317bce433203dde7e2d">USBD_MSC_BOT_CBWTypeDef</a>
</li>
<li>CBR
: <a class="el" href="struct_s_y_s_c_f_g___type_def.html#a54a29194981c1889a7ed54975453f536">SYSCFG_TypeDef</a>
</li>
<li>cbw
: <a class="el" href="struct_u_s_b_d___m_s_c___b_o_t___handle_type_def.html#a38d291a75c2595bcdfc4049999f1396a">USBD_MSC_BOT_HandleTypeDef</a>
</li>
<li>CCER
: <a class="el" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">TIM_TypeDef</a>
</li>
<li>CCMR1
: <a class="el" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">TIM_TypeDef</a>
</li>
<li>CCMR2
: <a class="el" href="struct_t_i_m___type_def.html#aa8129ca70a2232c91c8cfcaf375249f6">TIM_TypeDef</a>
</li>
<li>CCMR3
: <a class="el" href="struct_t_i_m___type_def.html#ac0dcd8f9118b07b16cd79d03cb1a0904">TIM_TypeDef</a>
</li>
<li>CCR
: <a class="el" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">ADC_Common_TypeDef</a>
, <a class="el" href="struct_d_s_i___type_def.html#a546272460c0e05034dc76ff249f96d9b">DSI_TypeDef</a>
, <a class="el" href="struct_q_u_a_d_s_p_i___type_def.html#aa2e69474978a87b7a24b4b0e4da3c673">QUADSPI_TypeDef</a>
, <a class="el" href="struct_s_c_b___type.html#a2d6653b0b70faac936046a02809b577f">SCB_Type</a>
</li>
<li>CCR1
: <a class="el" href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">TIM_TypeDef</a>
</li>
<li>CCR2
: <a class="el" href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">TIM_TypeDef</a>
</li>
<li>CCR3
: <a class="el" href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">TIM_TypeDef</a>
</li>
<li>CCR4
: <a class="el" href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">TIM_TypeDef</a>
</li>
<li>CCR5
: <a class="el" href="struct_t_i_m___type_def.html#af30dc563e6c1b7b7e01e393feb484080">TIM_TypeDef</a>
</li>
<li>CCR6
: <a class="el" href="struct_t_i_m___type_def.html#a374f851b5f1097a3ebd3f494ded6512a">TIM_TypeDef</a>
</li>
<li>CCSIDR
: <a class="el" href="struct_s_c_b___type.html#afd063c9297a1a3b67e6d1d5e179e6a0e">SCB_Type</a>
</li>
<li>CDR
: <a class="el" href="struct_a_d_c___common___type_def.html#a6f7399bf70f677ef5de46a3038f414e1">ADC_Common_TypeDef</a>
</li>
<li>CDSR
: <a class="el" href="struct_l_t_d_c___type_def.html#a6d6675f23322e241122468935ee60ed1">LTDC_TypeDef</a>
</li>
<li>CecClockSelection
: <a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a344e2489c3faf2150fafbafc86b86812">RCC_PeriphCLKInitTypeDef</a>
</li>
<li>CFBAR
: <a class="el" href="struct_l_t_d_c___layer___type_def.html#aa79c0c2be9b6f8e4f034d8d5fe8e9345">LTDC_Layer_TypeDef</a>
</li>
<li>CFBLNR
: <a class="el" href="struct_l_t_d_c___layer___type_def.html#adbd3ad2a70d1578d630acfdb9a526320">LTDC_Layer_TypeDef</a>
</li>
<li>CFBLR
: <a class="el" href="struct_l_t_d_c___layer___type_def.html#ae4673c5b4a2df7b770d82e43b1806ccf">LTDC_Layer_TypeDef</a>
</li>
<li>CFGR
: <a class="el" href="struct_c_e_c___type_def.html#a91a55cd277c20e5c5ad228fd9013d014">CEC_TypeDef</a>
, <a class="el" href="struct_l_p_t_i_m___type_def.html#a35c555cdc39e12f291f1e96bdf953ec4">LPTIM_TypeDef</a>
, <a class="el" href="struct_r_c_c___type_def.html#a0721b1b729c313211126709559fad371">RCC_TypeDef</a>
</li>
<li>CFI_1
: <a class="el" href="struct_n_o_r___c_f_i_type_def.html#ac294103f3c98087d58d12853768816d4">NOR_CFITypeDef</a>
</li>
<li>CFI_2
: <a class="el" href="struct_n_o_r___c_f_i_type_def.html#ac8b5baf0880d7335a19b9356fe245a59">NOR_CFITypeDef</a>
</li>
<li>CFI_3
: <a class="el" href="struct_n_o_r___c_f_i_type_def.html#a50c7f67369f127faa3291291a8ecd7de">NOR_CFITypeDef</a>
</li>
<li>CFI_4
: <a class="el" href="struct_n_o_r___c_f_i_type_def.html#af3859e67bbe1ae81cfb0e48bb89c2201">NOR_CFITypeDef</a>
</li>
<li>CFR
: <a class="el" href="struct_j_p_e_g___type_def.html#a6dc4f8398ca79f600270c58792813133">JPEG_TypeDef</a>
, <a class="el" href="struct_w_w_d_g___type_def.html#adcd6a7e5d75022e46ce60291f4b8544c">WWDG_TypeDef</a>
</li>
<li>CFSR
: <a class="el" href="struct_s_c_b___type.html#a0cda9e061b42373383418663092ad19a">SCB_Type</a>
</li>
<li>ch_num
: <a class="el" href="struct_u_s_b___o_t_g___h_c_type_def.html#aeee9ce2b6f2dba43e1a7df2b625e5098">USB_OTG_HCTypeDef</a>
</li>
<li>Channel
: <a class="el" href="struct_a_d_c___analog_w_d_g_conf_type_def.html#abc86b5861e3eff802fe765e62054f348">ADC_AnalogWDGConfTypeDef</a>
, <a class="el" href="struct_a_d_c___channel_conf_type_def.html#a771e64a3695f61cb1cce4fd65e956f6b">ADC_ChannelConfTypeDef</a>
, <a class="el" href="struct_d_m_a___init_type_def.html#af62608eb25864208cae5d59acef282a6">DMA_InitTypeDef</a>
, <a class="el" href="struct_t_i_m___handle_type_def.html#ae9c5a11c1f5b27c808c0aca453e63870">TIM_HandleTypeDef</a>
</li>
<li>CHAWSCDR
: <a class="el" href="struct_d_f_s_d_m___channel___type_def.html#a418e04c7b9a06d216ec9af9d040f34bb">DFSDM_Channel_TypeDef</a>
</li>
<li>CHCFGR1
: <a class="el" href="struct_d_f_s_d_m___channel___type_def.html#ad59d0c9e6a23c073d5074c1080437509">DFSDM_Channel_TypeDef</a>
</li>
<li>CHCFGR2
: <a class="el" href="struct_d_f_s_d_m___channel___type_def.html#a06ccb02a66ad9b39d5df801ffccdc0bb">DFSDM_Channel_TypeDef</a>
</li>
<li>CHDATINR
: <a class="el" href="struct_d_f_s_d_m___channel___type_def.html#a82d9028493b845db2391dfbec944bf2e">DFSDM_Channel_TypeDef</a>
</li>
<li>ChipSelectHighTime
: <a class="el" href="struct_q_s_p_i___init_type_def.html#a057b3eb3a9ebf912ea50c94dbeaded1d">QSPI_InitTypeDef</a>
</li>
<li>CHWDATAR
: <a class="el" href="struct_d_f_s_d_m___channel___type_def.html#a662b02dfee03cfde7809fd168626f87f">DFSDM_Channel_TypeDef</a>
</li>
<li>CID
: <a class="el" href="struct_m_m_c___handle_type_def.html#a64c21462cab03915ee02955e2d9ae938">MMC_HandleTypeDef</a>
, <a class="el" href="struct_s_d___handle_type_def.html#ada16451153a3f8fd6df0ec63e495a74a">SD_HandleTypeDef</a>
, <a class="el" href="struct_u_s_b___o_t_g___global_type_def.html#a5c67046606b7e64fb03c4ac550156156">USB_OTG_GlobalTypeDef</a>
</li>
<li>CID0
: <a class="el" href="struct_i_t_m___type.html#a30bb2b166b1723867da4a708935677ba">ITM_Type</a>
</li>
<li>CID1
: <a class="el" href="struct_i_t_m___type.html#ac40df2c3a6cef02f90b4e82c8204756f">ITM_Type</a>
</li>
<li>CID2
: <a class="el" href="struct_i_t_m___type.html#a8000b92e4e528ae7ac4cb8b8d9f6757d">ITM_Type</a>
</li>
<li>CID3
: <a class="el" href="struct_i_t_m___type.html#a43451f43f514108d9eaed5b017f8d921">ITM_Type</a>
</li>
<li>CID_CRC
: <a class="el" href="struct_h_a_l___m_m_c___card_c_i_d_type_def.html#a2c8ba6978aa0f5ee7758ff2ee6b43542">HAL_MMC_CardCIDTypeDef</a>
, <a class="el" href="struct_h_a_l___s_d___card_c_i_d_type_def.html#a635d227552f1e0cb540590cfbfff1cb7">HAL_SD_CardCIDTypeDef</a>
</li>
<li>CIR
: <a class="el" href="struct_r_c_c___type_def.html#aeadf3a69dd5795db4638f71938704ff0">RCC_TypeDef</a>
</li>
<li>CKCR
: <a class="el" href="struct_l_t_d_c___layer___type_def.html#a1037f0255519c1c6c14af5b17a4de3ca">LTDC_Layer_TypeDef</a>
</li>
<li>CLAIMCLR
: <a class="el" href="struct_t_p_i___type.html#a0e10e292cb019a832b03ddd055b2f6ac">TPI_Type</a>
</li>
<li>CLAIMSET
: <a class="el" href="struct_t_p_i___type.html#af8b7d15fa5252b733dd4b11fa1b5730a">TPI_Type</a>
</li>
<li>Class
: <a class="el" href="struct_h_a_l___m_m_c___card_info_type_def.html#a86b70daad08595526c738b5501e30ab2">HAL_MMC_CardInfoTypeDef</a>
, <a class="el" href="struct_h_a_l___s_d___card_info_type_def.html#af5d12ce5bf2a2db857e885897d272db8">HAL_SD_CardInfoTypeDef</a>
</li>
<li>CLCR
: <a class="el" href="struct_d_s_i___type_def.html#acb61549cc4a87f9fa029514b42c35969">DSI_TypeDef</a>
</li>
<li>ClearInputFilter
: <a class="el" href="struct_t_i_m___clear_input_config_type_def.html#a6d2e06a970e30aaf4f8a6091e443eecf">TIM_ClearInputConfigTypeDef</a>
</li>
<li>ClearInputPolarity
: <a class="el" href="struct_t_i_m___clear_input_config_type_def.html#a49dbc65edc5316822fcabd61cc8409de">TIM_ClearInputConfigTypeDef</a>
</li>
<li>ClearInputPrescaler
: <a class="el" href="struct_t_i_m___clear_input_config_type_def.html#a509cecb64fec71391ddc8b4703e09cfe">TIM_ClearInputConfigTypeDef</a>
</li>
<li>ClearInputSource
: <a class="el" href="struct_t_i_m___clear_input_config_type_def.html#a776d2f14021a82e022468fd46594b8a0">TIM_ClearInputConfigTypeDef</a>
</li>
<li>ClearInputState
: <a class="el" href="struct_t_i_m___clear_input_config_type_def.html#a01d4b91dd297c4f0582a4d9179abf32f">TIM_ClearInputConfigTypeDef</a>
</li>
<li>CLIDR
: <a class="el" href="struct_s_c_b___type.html#ad9899f5775251cf5ef0cb0845527afc2">SCB_Type</a>
</li>
<li>Clk48ClockSelection
: <a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html#abcb1d9026f5ad149b6e0d1194f82b852">RCC_PeriphCLKInitTypeDef</a>
</li>
<li>CLKCR
: <a class="el" href="struct_s_d_m_m_c___type_def.html#ac432d7f247e2f199f387a9d81a70dbe3">SDMMC_TypeDef</a>
</li>
<li>CLKDivision
: <a class="el" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a093fa589f174cde14dbc2c6caeee08ff">FMC_NORSRAM_TimingTypeDef</a>
</li>
<li>CLKLastBit
: <a class="el" href="struct_s_m_a_r_t_c_a_r_d___init_type_def.html#a484c956dcdfc4e604758698b3541c128">SMARTCARD_InitTypeDef</a>
, <a class="el" href="struct_u_s_a_r_t___init_type_def.html#a86c0426bafc6c8e67279cbff72ebbe00">USART_InitTypeDef</a>
</li>
<li>CLKPhase
: <a class="el" href="struct_s_m_a_r_t_c_a_r_d___init_type_def.html#aea57d654156ac6b3eff7dae2bc4d6c5d">SMARTCARD_InitTypeDef</a>
, <a class="el" href="struct_s_p_i___init_type_def.html#ab21a458209f2588f49a2353c56f62625">SPI_InitTypeDef</a>
, <a class="el" href="struct_u_s_a_r_t___init_type_def.html#ac596050ef100502529e0b78696ffbdc1">USART_InitTypeDef</a>
</li>
<li>CLKPolarity
: <a class="el" href="struct_s_m_a_r_t_c_a_r_d___init_type_def.html#abb3ca75bd370b08fcdf0d47c00741b0a">SMARTCARD_InitTypeDef</a>
, <a class="el" href="struct_s_p_i___init_type_def.html#a96922c7ff9e589ebd9611fc4ab730454">SPI_InitTypeDef</a>
, <a class="el" href="struct_u_s_a_r_t___init_type_def.html#afc3f0418628e3eef91593a5122c049d3">USART_InitTypeDef</a>
</li>
<li>Clock
: <a class="el" href="struct_l_p_t_i_m___init_type_def.html#aa9a709bee73937d6918b7d14b15e4499">LPTIM_InitTypeDef</a>
</li>
<li>ClockBypass
: <a class="el" href="struct_s_d_m_m_c___init_type_def.html#a9283eaa673082cbb79274eabaf6ddbc9">SDMMC_InitTypeDef</a>
</li>
<li>ClockDiv
: <a class="el" href="struct_s_d_m_m_c___init_type_def.html#a8f3083375d977df0ecd41bb622a6e683">SDMMC_InitTypeDef</a>
</li>
<li>ClockDivision
: <a class="el" href="struct_t_i_m___base___init_type_def.html#ade59c3a547a5409da845592f30596d17">TIM_Base_InitTypeDef</a>
</li>
<li>ClockEdge
: <a class="el" href="struct_s_d_m_m_c___init_type_def.html#a999356b930b15af6c9ecf2c9eed89bb6">SDMMC_InitTypeDef</a>
</li>
<li>ClockFilter
: <a class="el" href="struct_t_i_m___clock_config_type_def.html#adaf66568c766f75c4c661a872ca399e3">TIM_ClockConfigTypeDef</a>
</li>
<li>ClockMode
: <a class="el" href="struct_q_s_p_i___init_type_def.html#a8a8419fc5789db495317a271a87ce3b6">QSPI_InitTypeDef</a>
</li>
<li>ClockPolarity
: <a class="el" href="struct_t_i_m___clock_config_type_def.html#a66453fa8dc8a300267ff5aba08eff5c4">TIM_ClockConfigTypeDef</a>
</li>
<li>ClockPowerSave
: <a class="el" href="struct_s_d_m_m_c___init_type_def.html#a7336635628d6818a05abe74f92ca6323">SDMMC_InitTypeDef</a>
</li>
<li>ClockPrescaler
: <a class="el" href="struct_a_d_c___init_type_def.html#a7e49d0db9ef7db8806bbfa57a1bd73a6">ADC_InitTypeDef</a>
, <a class="el" href="struct_q_s_p_i___init_type_def.html#a805208085f687a72a12a89189fcc9ea9">QSPI_InitTypeDef</a>
, <a class="el" href="struct_t_i_m___clock_config_type_def.html#ae4c0cb6f58da0ec7b99f1c6411d2fee1">TIM_ClockConfigTypeDef</a>
</li>
<li>ClockSource
: <a class="el" href="struct_i2_s___init_type_def.html#a6a0c9c91b9530465cc2347c758a2fdf3">I2S_InitTypeDef</a>
, <a class="el" href="struct_t_i_m___clock_config_type_def.html#a54c329013b5f6f87d1c3d2495fca84d2">TIM_ClockConfigTypeDef</a>
</li>
<li>ClockStrobing
: <a class="el" href="struct_s_a_i___init_type_def.html#a2d835ab2f64a7b8724e1f66db1a328a2">SAI_InitTypeDef</a>
</li>
<li>ClockType
: <a class="el" href="struct_r_c_c___clk_init_type_def.html#a93a53676a1cfc5b55b8b990e7ff4dac5">RCC_ClkInitTypeDef</a>
</li>
<li>CLRFR
: <a class="el" href="struct_m_d_i_o_s___type_def.html#ad3ad5907000fa61b2c621b940b2b111d">MDIOS_TypeDef</a>
, <a class="el" href="struct_s_a_i___block___type_def.html#a52dffdfbe572129cc142023f3daeeffe">SAI_Block_TypeDef</a>
</li>
<li>CLTCR
: <a class="el" href="struct_d_s_i___type_def.html#a556d117ddb888209f216c90e9c4e041d">DSI_TypeDef</a>
</li>
<li>clust
: <a class="el" href="struct_d_i_r.html#acfbb8ba2d6e73b6f999ceffd1857c190">DIR</a>
, <a class="el" href="struct_f_i_l.html#aa41312aba551b9a6d1c9d3c8c7d2734b">FIL</a>
</li>
<li>CLUTWR
: <a class="el" href="struct_l_t_d_c___layer___type_def.html#ae4ce84d11912847542fcdc03ae337176">LTDC_Layer_TypeDef</a>
</li>
<li>CMCR
: <a class="el" href="struct_d_s_i___type_def.html#a6163bfd00e1af76f1c164ff257f48b53">DSI_TypeDef</a>
</li>
<li>CMD
: <a class="el" href="struct_s_d_m_m_c___type_def.html#ad67342999b4fb5e7c7249935ea96d02f">SDMMC_TypeDef</a>
</li>
<li>cmd
: <a class="el" href="struct_u_s_b_d___a_u_d_i_o___control_type_def.html#a44f936d194d7e897faebb367e9315811">USBD_AUDIO_ControlTypeDef</a>
</li>
<li>CmdIndex
: <a class="el" href="struct_s_d_m_m_c___cmd_init_type_def.html#a644b96b2db05401103e4845fcf6be89e">SDMMC_CmdInitTypeDef</a>
</li>
<li>CmdLength
: <a class="el" href="struct_u_s_b_d___c_d_c___handle_type_def.html#a4500e41900436752fc5206a7bedbfb1f">USBD_CDC_HandleTypeDef</a>
</li>
<li>CmdOpCode
: <a class="el" href="struct_u_s_b_d___c_d_c___handle_type_def.html#ab77dec971214924b610774104dc62df8">USBD_CDC_HandleTypeDef</a>
</li>
<li>CMP
: <a class="el" href="struct_l_p_t_i_m___type_def.html#a0f22edd659052ecb52c692e507a8ebdc">LPTIM_TypeDef</a>
</li>
<li>CMPCR
: <a class="el" href="struct_s_y_s_c_f_g___type_def.html#ada13497abc6402300570ff5f430a612e">SYSCFG_TypeDef</a>
</li>
<li>CNT
: <a class="el" href="struct_l_p_t_i_m___type_def.html#a8c510cd4e483030373cb03eb347d65df">LPTIM_TypeDef</a>
, <a class="el" href="struct_t_i_m___type_def.html#a6fdd2a7fb88d28670b472aaac0d9d262">TIM_TypeDef</a>
</li>
<li>ColumnBitsNumber
: <a class="el" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a2c498d704e18f17cc41c6e1e50d45447">FMC_SDRAM_InitTypeDef</a>
</li>
<li>CommandMode
: <a class="el" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#acce198aed22a4a6ee69abc568393a728">FMC_SDRAM_CommandTypeDef</a>
</li>
<li>CommandTarget
: <a class="el" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a1b77fbf8ef17e12284c64f174ed736de">FMC_SDRAM_CommandTypeDef</a>
</li>
<li>Commutation_Delay
: <a class="el" href="struct_t_i_m___hall_sensor___init_type_def.html#a822efefca8a13af284e84070bd19bb91">TIM_HallSensor_InitTypeDef</a>
</li>
<li>COMP0
: <a class="el" href="struct_d_w_t___type.html#a61c2965af5bc0643f9af65620b0e67c9">DWT_Type</a>
</li>
<li>COMP1
: <a class="el" href="struct_d_w_t___type.html#a38714af6b7fa7c64d68f5e1efbe7a931">DWT_Type</a>
</li>
<li>COMP2
: <a class="el" href="struct_d_w_t___type.html#a5ae6dde39989f27bae90afc2347deb46">DWT_Type</a>
</li>
<li>COMP3
: <a class="el" href="struct_d_w_t___type.html#a85eb73d1848ac3f82d39d6c3e8910847">DWT_Type</a>
</li>
<li>CompandingMode
: <a class="el" href="struct_s_a_i___init_type_def.html#ac6534c74273d06309fe2a38d6c791ff1">SAI_InitTypeDef</a>
</li>
<li>Config
: <a class="el" href="struct_n_a_n_d___handle_type_def.html#aa1acc3126daec8a360e2fa6f580e3561">NAND_HandleTypeDef</a>
</li>
<li>CONFR0
: <a class="el" href="struct_j_p_e_g___type_def.html#ad929792c6e1f953a65f9d88d4cec4c2a">JPEG_TypeDef</a>
</li>
<li>CONFR1
: <a class="el" href="struct_j_p_e_g___type_def.html#ad02c1ba603a853d8667e535909a01069">JPEG_TypeDef</a>
</li>
<li>CONFR2
: <a class="el" href="struct_j_p_e_g___type_def.html#a212e6906e3b0a02257f467352ef83532">JPEG_TypeDef</a>
</li>
<li>CONFR3
: <a class="el" href="struct_j_p_e_g___type_def.html#a72e01351b03922e8afe7fc9b905b3913">JPEG_TypeDef</a>
</li>
<li>CONFR4
: <a class="el" href="struct_j_p_e_g___type_def.html#a51e2f91e7d8bb4a9d4373165a4765269">JPEG_TypeDef</a>
</li>
<li>CONFR5
: <a class="el" href="struct_j_p_e_g___type_def.html#a56c87529901fb093b1cbd6f58bbd157f">JPEG_TypeDef</a>
</li>
<li>CONFR6
: <a class="el" href="struct_j_p_e_g___type_def.html#a2db4c05d336cc1dcbe5439aa37b111aa">JPEG_TypeDef</a>
</li>
<li>CONFR7
: <a class="el" href="struct_j_p_e_g___type_def.html#a5d2d4404b793df00898054b0fca3f3da">JPEG_TypeDef</a>
</li>
<li>ContentProtectAppli
: <a class="el" href="struct_h_a_l___m_m_c___card_c_s_d_type_def.html#a738b821648dc5db2128a2b6529f3508f">HAL_MMC_CardCSDTypeDef</a>
, <a class="el" href="struct_h_a_l___s_d___card_c_s_d_type_def.html#a6bacd6337e20ac7647c6f1996ae1581f">HAL_SD_CardCSDTypeDef</a>
</li>
<li>Context
: <a class="el" href="struct_m_m_c___handle_type_def.html#a4854a0159cea2ce3bb699f9616e4622a">MMC_HandleTypeDef</a>
, <a class="el" href="struct_s_d___handle_type_def.html#a77da449a7f25527c0c9fbe5ab8de95db">SD_HandleTypeDef</a>
</li>
<li>ContinuousClock
: <a class="el" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#afeddf8d3760034019b347645ef85e31e">FMC_NORSRAM_InitTypeDef</a>
</li>
<li>ContinuousConvMode
: <a class="el" href="struct_a_d_c___init_type_def.html#a4bf957b8be6ae85d71e9376e6f1e633b">ADC_InitTypeDef</a>
</li>
<li>Control
: <a class="el" href="struct___u_s_b_d___c_d_c___itf.html#acaf24dff0e32229dd7b08039e57260d5">_USBD_CDC_Itf</a>
</li>
<li>control
: <a class="el" href="struct_u_s_b_d___a_u_d_i_o___handle_type_def.html#ab609917b5ecded94bbed4f036ba38a1e">USBD_AUDIO_HandleTypeDef</a>
</li>
<li>CopyFlag
: <a class="el" href="struct_h_a_l___m_m_c___card_c_s_d_type_def.html#ab36d14f3bf1eb5d8a635917bb1c1b0d5">HAL_MMC_CardCSDTypeDef</a>
, <a class="el" href="struct_h_a_l___s_d___card_c_s_d_type_def.html#a85841cbabdbfc1d6808aba01db946727">HAL_SD_CardCSDTypeDef</a>
</li>
<li>Counter
: <a class="el" href="struct_w_w_d_g___init_type_def.html#a556cd5d451a2a51a8d65fc7cffae9184">WWDG_InitTypeDef</a>
</li>
<li>CounterMode
: <a class="el" href="struct_t_i_m___base___init_type_def.html#a16d0c02a8f35426360a64c0706656e35">TIM_Base_InitTypeDef</a>
</li>
<li>CounterSource
: <a class="el" href="struct_l_p_t_i_m___init_type_def.html#a5d265c32978005346ff571b35648f0e4">LPTIM_InitTypeDef</a>
</li>
<li>CPACR
: <a class="el" href="struct_s_c_b___type.html#ac6a860c1b8d8154a1f00d99d23b67764">SCB_Type</a>
</li>
<li>CPICNT
: <a class="el" href="struct_d_w_t___type.html#a2c08096c82abe245c0fa97badc458154">DWT_Type</a>
</li>
<li>CPOL
: <a class="el" href="struct_i2_s___init_type_def.html#aff339ae5b4099da49e6970dd59c41afe">I2S_InitTypeDef</a>
</li>
<li>CPSM
: <a class="el" href="struct_s_d_m_m_c___cmd_init_type_def.html#a0dfe4dc8a7f873c0e878a2ed12d1df54">SDMMC_CmdInitTypeDef</a>
</li>
<li>CPSR
: <a class="el" href="struct_l_t_d_c___type_def.html#af019d85ce2b876ee99d994a09de12ec3">LTDC_TypeDef</a>
</li>
<li>CPUID
: <a class="el" href="struct_s_c_b___type.html#a21e08d546d8b641bee298a459ea73e46">SCB_Type</a>
</li>
<li>CR
: <a class="el" href="struct_c_e_c___type_def.html#ab272f34d3acb1edeaaeaf087b284d77f">CEC_TypeDef</a>
, <a class="el" href="struct_c_r_c___type_def.html#af33fa5c173e1c102e6d0242fe60e569f">CRC_TypeDef</a>
, <a class="el" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">DAC_TypeDef</a>
, <a class="el" href="struct_d_b_g_m_c_u___type_def.html#a15981828f2b915d38570cf6684e99a53">DBGMCU_TypeDef</a>
, <a class="el" href="struct_d_c_m_i___type_def.html#a3cfcc9860ca551cbcb10c1c3dd4304f0">DCMI_TypeDef</a>
, <a class="el" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">DMA2D_TypeDef</a>
, <a class="el" href="struct_d_m_a___stream___type_def.html#af893adc5e821b15d813237b2bfe4378b">DMA_Stream_TypeDef</a>
, <a class="el" href="struct_d_s_i___type_def.html#a262acc3b84ac0b3cb74aa20b2d8b267a">DSI_TypeDef</a>
, <a class="el" href="struct_f_l_a_s_h___type_def.html#a7919306d0e032a855200420a57f884d7">FLASH_TypeDef</a>
, <a class="el" href="struct_j_p_e_g___type_def.html#a8621dc87e959ddd24712bf09a3a5956c">JPEG_TypeDef</a>
, <a class="el" href="struct_l_p_t_i_m___type_def.html#aa4900090e51a693ed07d4a90eb45ddf8">LPTIM_TypeDef</a>
, <a class="el" href="struct_l_t_d_c___layer___type_def.html#a3f9827b30a402fd3d85fe4f4b8eb49c9">LTDC_Layer_TypeDef</a>
, <a class="el" href="struct_m_d_i_o_s___type_def.html#aff69d0b0bb23ab82264a4cd50eec794a">MDIOS_TypeDef</a>
, <a class="el" href="struct_q_u_a_d_s_p_i___type_def.html#ad6a1c5cd7b36de02e3969fb9c469beea">QUADSPI_TypeDef</a>
, <a class="el" href="struct_r_c_c___type_def.html#abcb9ff48b9afb990283fefad0554b5b3">RCC_TypeDef</a>
, <a class="el" href="struct_r_n_g___type_def.html#ab422a7aeea33d29d0f8b841bb461e3a8">RNG_TypeDef</a>
, <a class="el" href="struct_r_t_c___type_def.html#a731d9209ce40dce6ea61fcc6f818c892">RTC_TypeDef</a>
, <a class="el" href="struct_s_p_d_i_f_r_x___type_def.html#af97c3ae3a1ced6864b75ee530d96e2d7">SPDIFRX_TypeDef</a>
, <a class="el" href="struct_w_w_d_g___type_def.html#a4caf530d45f7428c9700d9c0057135f8">WWDG_TypeDef</a>
</li>
<li>CR1
: <a class="el" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">ADC_TypeDef</a>
, <a class="el" href="struct_i2_c___type_def.html#a91782f7b81475b0e3c3779273abd26aa">I2C_TypeDef</a>
, <a class="el" href="struct_p_w_r___type_def.html#a50f96f92968bc5b9b40b870531dde182">PWR_TypeDef</a>
, <a class="el" href="struct_s_a_i___block___type_def.html#a8935f3f22c733c1cb5a05cecf3cfa38c">SAI_Block_TypeDef</a>
, <a class="el" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">SPI_TypeDef</a>
, <a class="el" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">TIM_TypeDef</a>
, <a class="el" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">USART_TypeDef</a>
</li>
<li>CR2
: <a class="el" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">ADC_TypeDef</a>
, <a class="el" href="struct_i2_c___type_def.html#a29eb47db03d5ad7e9b399f8895f1768c">I2C_TypeDef</a>
, <a class="el" href="struct_p_w_r___type_def.html#a8426bae04fc4cae7425f07c50f2359ec">PWR_TypeDef</a>
, <a class="el" href="struct_s_a_i___block___type_def.html#ad9976416e6199c8c1f7bcdabe20e4bd2">SAI_Block_TypeDef</a>
, <a class="el" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">SPI_TypeDef</a>
, <a class="el" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">TIM_TypeDef</a>
, <a class="el" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">USART_TypeDef</a>
</li>
<li>CR3
: <a class="el" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">USART_TypeDef</a>
</li>
<li>CRCCalculation
: <a class="el" href="struct_s_p_i___init_type_def.html#a3472de9bd9247c1d97312aff7e58e385">SPI_InitTypeDef</a>
</li>
<li>CRCLength
: <a class="el" href="struct_c_r_c___init_type_def.html#ac6cb18e0b3cc05e9aeb768f5450e8127">CRC_InitTypeDef</a>
, <a class="el" href="struct_s_p_i___init_type_def.html#ade3815f539adcdeba866ab26a5f59c99">SPI_InitTypeDef</a>
</li>
<li>CRCPolynomial
: <a class="el" href="struct_s_p_i___init_type_def.html#abdaf3ccbfa4ef68cc81fd32f29baa678">SPI_InitTypeDef</a>
</li>
<li>CRCPR
: <a class="el" href="struct_s_p_i___type_def.html#a609d2a279b1927846a991deb9d0dc0b0">SPI_TypeDef</a>
</li>
<li>CRCSize
: <a class="el" href="struct_____s_p_i___handle_type_def.html#abef898bf323d7e9d693665f12b6f6239">__SPI_HandleTypeDef</a>
</li>
<li>CRDFR
: <a class="el" href="struct_m_d_i_o_s___type_def.html#a20184cc06c42f0229029e7407a4f321b">MDIOS_TypeDef</a>
</li>
<li>CSD
: <a class="el" href="struct_m_m_c___handle_type_def.html#a603458d3e69ca66397c4492466d84690">MMC_HandleTypeDef</a>
, <a class="el" href="struct_s_d___handle_type_def.html#a14bc2132493c34c8c37661a863be7291">SD_HandleTypeDef</a>
</li>
<li>CSD_CRC
: <a class="el" href="struct_h_a_l___m_m_c___card_c_s_d_type_def.html#a05150ef2fcb14421d9bc559b1abdf429">HAL_MMC_CardCSDTypeDef</a>
, <a class="el" href="struct_h_a_l___s_d___card_c_s_d_type_def.html#aac6c59f0170b6603b4ba95b46aab3dbf">HAL_SD_CardCSDTypeDef</a>
</li>
<li>CSDStruct
: <a class="el" href="struct_h_a_l___m_m_c___card_c_s_d_type_def.html#aa5757c91aa4666f525f72f18e6b0dc3c">HAL_MMC_CardCSDTypeDef</a>
, <a class="el" href="struct_h_a_l___s_d___card_c_s_d_type_def.html#a1d3831234ddd56400bb6f81bfa0ab16e">HAL_SD_CardCSDTypeDef</a>
</li>
<li>csize
: <a class="el" href="struct_f_a_t_f_s.html#a504a1175f6dcc9a854b9da94463bd108">FATFS</a>
</li>
<li>CSPSR
: <a class="el" href="struct_t_p_i___type.html#a8826aa84e5806053395a742d38d59d0f">TPI_Type</a>
</li>
<li>CSR
: <a class="el" href="struct_a_d_c___common___type_def.html#ac38e24f600f9e134a54a0c43b976a4f4">ADC_Common_TypeDef</a>
, <a class="el" href="struct_r_c_c___type_def.html#a7e913b8bf59d4351e1f3d19387bd05b9">RCC_TypeDef</a>
, <a class="el" href="struct_s_p_d_i_f_r_x___type_def.html#a8d811e4f5a16f36d6cb45d1369eec51b">SPDIFRX_TypeDef</a>
</li>
<li>CSR1
: <a class="el" href="struct_p_w_r___type_def.html#a682b6c3f4af70d7faf280b2e65b3d4a4">PWR_TypeDef</a>
</li>
<li>CSR2
: <a class="el" href="struct_p_w_r___type_def.html#a714467a50d4e50d65d5a900ff87ba058">PWR_TypeDef</a>
</li>
<li>CSSELR
: <a class="el" href="struct_s_c_b___type.html#ad3884e8b6504ec63c1eaa8742e94df3d">SCB_Type</a>
</li>
<li>csw
: <a class="el" href="struct_u_s_b_d___m_s_c___b_o_t___handle_type_def.html#aba4c3816ea5a93e58a4c491673b297ab">USBD_MSC_BOT_HandleTypeDef</a>
</li>
<li>CTR
: <a class="el" href="struct_s_c_b___type.html#af3fe705fef8762763b6d61dbdf0ccc3d">SCB_Type</a>
</li>
<li>CTRL
: <a class="el" href="struct_d_w_t___type.html#add790c53410023b3b581919bb681fe2a">DWT_Type</a>
, <a class="el" href="struct_sys_tick___type.html#a875e7afa5c4fd43997fb544a4ac6e37e">SysTick_Type</a>
</li>
<li>CWRFR
: <a class="el" href="struct_m_d_i_o_s___type_def.html#ab471d768c38d4a26059a9fd7f3cb671f">MDIOS_TypeDef</a>
</li>
<li>CWSIZER
: <a class="el" href="struct_d_c_m_i___type_def.html#a1b9c8048339e19b110ecfbea486f55df">DCMI_TypeDef</a>
</li>
<li>CWSTRTR
: <a class="el" href="struct_d_c_m_i___type_def.html#a4d58830323e567117c12ae3feac613b9">DCMI_TypeDef</a>
</li>
<li>CYCCNT
: <a class="el" href="struct_d_w_t___type.html#a102eaa529d9098242851cb57c52b42d9">DWT_Type</a>
</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Jun 22 2020 02:12:22 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
