read -sv run_verilog_mid/adder_32b_8_93_b9688ddae1c21cd3180bc478ebf55dde.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_93_b9688ddae1c21cd3180bc478ebf55dde_yosys.v
