Analysis & Synthesis report for DE2_CCD
Wed Nov 23 18:24:49 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for User Entity Instance: Top-level Entity: |sample_clip
 11. Post-Synthesis Netlist Statistics for Top Partition
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 23 18:24:49 2016       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; DE2_CCD                                     ;
; Top-level Entity Name              ; sample_clip                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 54                                          ;
;     Total combinational functions  ; 54                                          ;
;     Dedicated logic registers      ; 33                                          ;
; Total registers                    ; 33                                          ;
; Total pins                         ; 32                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; sample_clip        ; DE2_CCD            ;
; Family name                                                                ; Cyclone IV E       ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                             ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------+---------+
; sample_clip.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 54            ;
;                                             ;               ;
; Total combinational functions               ; 54            ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 17            ;
;     -- 3 input functions                    ; 6             ;
;     -- <=2 input functions                  ; 31            ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 30            ;
;     -- arithmetic mode                      ; 24            ;
;                                             ;               ;
; Total registers                             ; 33            ;
;     -- Dedicated logic registers            ; 33            ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 32            ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; reset_n~input ;
; Maximum fan-out                             ; 33            ;
; Total fan-out                               ; 333           ;
; Average fan-out                             ; 2.21          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |sample_clip               ; 54 (54)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 32   ; 0            ; |sample_clip        ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 33    ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 33    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 15    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sample_clip|srow_cont[0]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |sample_clip ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; iCOL_TOTAL     ; 640   ; Signed Integer                                     ;
; iROW_TOTAL     ; 448   ; Signed Integer                                     ;
; sCOL_TOTAL     ; 28    ; Signed Integer                                     ;
; sROW_TOTAL     ; 28    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 32                          ;
; cycloneiii_ff         ; 33                          ;
;     CLR               ; 8                           ;
;     CLR SCLR          ; 10                          ;
;     ENA CLR           ; 10                          ;
;     ENA CLR SCLR      ; 5                           ;
; cycloneiii_lcell_comb ; 55                          ;
;     arith             ; 24                          ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 31                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 17                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.26                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Wed Nov 23 18:24:26 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "nois.qsys"
Info (12250): 2016.11.23.18:24:39 Progress: Loading DE2_CCD-test/nois.qsys
Info (12250): 2016.11.23.18:24:39 Progress: Reading input file
Info (12250): 2016.11.23.18:24:39 Progress: Adding altpll_0 [altpll 15.0]
Info (12250): 2016.11.23.18:24:40 Progress: Parameterizing module altpll_0
Info (12250): 2016.11.23.18:24:40 Progress: Adding clk_0 [clock_source 15.0]
Info (12250): 2016.11.23.18:24:40 Progress: Parameterizing module clk_0
Info (12250): 2016.11.23.18:24:40 Progress: Adding video_chroma_resampler_0 [altera_up_avalon_video_chroma_resampler 15.0]
Info (12250): 2016.11.23.18:24:41 Progress: Parameterizing module video_chroma_resampler_0
Info (12250): 2016.11.23.18:24:41 Progress: Building connections
Info (12250): 2016.11.23.18:24:41 Progress: Parameterizing connections
Info (12250): 2016.11.23.18:24:41 Progress: Validating
Info (12250): 2016.11.23.18:24:41 Progress: Done reading input file
Info (12250): Nois.video_chroma_resampler_0: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)
Warning (12251): Nois.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Nois.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning (12251): Nois.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning (12251): Nois.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info (12250): Nois: Generating nois "nois" for QUARTUS_SYNTH
Info (12250): Altpll_0: "nois" instantiated altpll "altpll_0"
Info (12250): Video_chroma_resampler_0: Starting Generation of Chroma Resampler
Info (12250): Video_chroma_resampler_0: "nois" instantiated altera_up_avalon_video_chroma_resampler "video_chroma_resampler_0"
Info (12250): Rst_controller: "nois" instantiated altera_reset_controller "rst_controller"
Info (12250): Nois: Done "nois" with 4 modules, 6 files
Info (12249): Finished elaborating Qsys system entity "nois.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file stack_4x_ram.v
    Info (12023): Found entity 1: Stack_4X_RAM
Info (12021): Found 1 design units, including 1 entities, in source file raw2rgb_4x.v
    Info (12023): Found entity 1: RAW2RGB_4X
Info (12021): Found 1 design units, including 1 entities, in source file mirror_col_4x.v
    Info (12023): Found entity 1: Mirror_Col_4X
Info (12021): Found 1 design units, including 1 entities, in source file stack_ram.v
    Info (12023): Found entity 1: Stack_RAM
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file de2_ccd.v
    Info (12023): Found entity 1: DE2_CCD
Info (12021): Found 1 design units, including 1 entities, in source file i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file line_buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v
    Info (12023): Found entity 1: Sdram_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL
Info (12021): Found 1 design units, including 1 entities, in source file raw2rgb.v
    Info (12023): Found entity 1: RAW2RGB
Info (12021): Found 1 design units, including 1 entities, in source file ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture
Warning (10238): Verilog Module Declaration warning at Mirror_Col.v(16): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Mirror_Col"
Info (12021): Found 1 design units, including 1 entities, in source file mirror_col.v
    Info (12023): Found entity 1: Mirror_Col
Info (12021): Found 1 design units, including 1 entities, in source file color_out.sv
    Info (12023): Found entity 1: color_out
Info (12021): Found 1 design units, including 1 entities, in source file my_line_buffer.v
    Info (12023): Found entity 1: my_Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file my_stack_ram.v
    Info (12023): Found entity 1: my_Stack_RAM
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_rd_fifo.v
    Info (12023): Found entity 1: my_Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_wr_fifo.v
    Info (12023): Found entity 1: my_Sdram_WR_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_pll.v
    Info (12023): Found entity 1: my_Sdram_PLL
Info (12021): Found 1 design units, including 1 entities, in source file sample_clip.sv
    Info (12023): Found entity 1: sample_clip
Info (12021): Found 1 design units, including 1 entities, in source file bw_pixl.v
    Info (12023): Found entity 1: Bw_Pixl
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nois/nois.v
    Info (12023): Found entity 1: nois
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nois/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nois/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/nois/submodules/nois_altpll_0.v
    Info (12023): Found entity 1: nois_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: nois_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: nois_altpll_0_altpll_1742
    Info (12023): Found entity 4: nois_altpll_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nois/submodules/nois_video_chroma_resampler_0.v
    Info (12023): Found entity 1: nois_video_chroma_resampler_0
Warning (10236): Verilog HDL Implicit Net warning at sample_clip.sv(28): created implicit net for "sample_area"
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col_4X.v(56): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col_4X.v(63): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col_4X.v(70): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(74): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(82): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(90): instance has no name
Info (12127): Elaborating entity "sample_clip" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at sample_clip.sv(28): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sample_clip.sv(49): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at sample_clip.sv(60): truncated value with size 10 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at sample_clip.sv(66): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at sample_clip.sv(77): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at sample_clip.sv(91): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at sample_clip.sv(110): truncated value with size 32 to match size of target (5)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "d_irow_cont[9]" is stuck at GND
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip" -library nois was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_reset_controller -qip "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip" -library nois was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip" -library nois was ignored
Warning (20013): Ignored assignments for entity "nois" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone IV E\}" -entity nois -qip "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip" -library nois was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone IV E" -entity nois -qip "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip" -library nois was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity nois -qip "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip" -library nois was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity nois -qip "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip" -library nois was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity nois -qip "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip" -library nois was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nois -qip "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip" -library nois was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME nois HAS_SOPCINFO 1 GENERATION_ID 1479947081" -entity nois -qip "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip" -library nois was ignored
Warning (20013): Ignored assignments for entity "nois_altpll_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altpll -entity nois_altpll_0 -qip "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip" -library nois was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity nois_altpll_0 -qip "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip" -library nois was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nois_altpll_0 -qip "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip" -library nois was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 86 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 54 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 663 megabytes
    Info: Processing ended: Wed Nov 23 18:24:49 2016
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:01:00


