5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (cond3.2.vcd) 2 -o (cond3.2.cdd) 2 -v (cond3.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 cond3.2.v 11 32 1
2 1 3d 16 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 13 107000a 1 0 2 0 3 17 0 7 0 0 0 0
1 b 2 14 107000a 1 0 0 0 1 17 0 1 0 0 0 0
4 1 16 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 cond3.2.v 0 21 1
2 2 0 17 50005 1 1004 0 0 32 48 0 0
2 3 1 17 10001 0 1410 0 0 3 1 a
2 4 37 17 10005 1 16 2 3
2 5 0 18 50008 1 21008 0 0 1 16 1 0
2 6 1 18 10001 0 1410 0 0 1 1 b
2 7 37 18 10008 1 1a 5 6
2 8 0 19 20002 1 1008 0 0 32 48 5 0
2 9 2c 19 10002 2 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 0 20 120017 1 21000 0 0 3 16 7 7
2 11 0 20 9000e 1 21000 0 0 3 16 0 7
2 12 1a 20 5000e 1 1000 10 11 3 18 0 7 0 0 0 0
2 13 1 20 50005 1 1008 0 0 1 1 b
2 14 19 20 50017 1 1000 12 13 3 18 0 7 0 0 0 0
2 15 1 20 10001 0 1410 0 0 3 1 a
2 16 37 20 10017 1 12 14 15
4 4 17 1 11 7 7 4
4 7 18 1 0 9 9 4
4 9 19 1 0 16 0 4
4 16 20 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 cond3.2.v 0 30 1
