
#include <string.h>

#include "netx_io_areas.h"
#include "rdy_run.h"
#include "systime.h"



#if ASIC_TYP==ASIC_TYP_NETX4000_RELAXED || ASIC_TYP==ASIC_TYP_NETX500 || ASIC_TYP==ASIC_TYP_NETX90_MPW || ASIC_TYP==ASIC_TYP_NETX90_MPW_APP
typedef HOSTADEF(EXT_SDRAM_CTRL) SDRAM_CTRL_T;
#else
typedef HOSTADEF(SDRAM) SDRAM_CTRL_T;
#endif


/*-------------------------------------------------------------------------*/

static unsigned long sdram_get_size(unsigned long ulSdramGeneralCtrl)
{
	unsigned long ulBanks;
	unsigned long ulRows;
	unsigned long ulColumns;
	unsigned long ulBus;
	unsigned long ulSize;


	ulBanks     = ulSdramGeneralCtrl & HOSTMSK(sdram_general_ctrl_banks);
	ulBanks   >>= HOSTSRT(sdram_general_ctrl_banks);
	ulBanks     = 2U << ulBanks;

	ulRows      = ulSdramGeneralCtrl & HOSTMSK(sdram_general_ctrl_rows);
	ulRows    >>= HOSTSRT(sdram_general_ctrl_rows);
	ulRows      = 2048U << ulRows;

	ulColumns   = ulSdramGeneralCtrl & HOSTMSK(sdram_general_ctrl_columns);
	ulColumns >>= HOSTSRT(sdram_general_ctrl_columns);
	ulColumns   = 256U << ulColumns;

#if ASIC_TYP==ASIC_TYP_NETX4000_RELAXED || ASIC_TYP==ASIC_TYP_NETX500 || ASIC_TYP==ASIC_TYP_NETX50 || ASIC_TYP==ASIC_TYP_NETX56
	if( (ulSdramGeneralCtrl & HOSTMSK(sdram_general_ctrl_dbus32))!=0 )
	{
		/* 32 bit bus. */
		ulBus = 4;
	}
	else
	{
		/* 16 bit bus. */
		ulBus = 2;
	}
#elif ASIC_TYP==ASIC_TYP_NETX10
	if( (ulSdramGeneralCtrl & HOSTMSK(sdram_general_ctrl_dbus16))!=0 )
	{
		/* 16 bit bus. */
		ulBus = 2;
	}
	else
	{
		/* 8 bit bus. */
		ulBus = 1;
	}
#elif ASIC_TYP==ASIC_TYP_NETX90_MPW
	/* NOTE: The netX90 regdef has a typo in the SDRAM controller. The signal sdram_general_ctrl_dbus16 is named sdram_general_ctrl_dbus32. */
	if( (ulSdramGeneralCtrl & HOSTMSK(sdram_general_ctrl_dbus32))!=0 )
	{
		/* 16 bit bus. */
		ulBus = 2;
	}
	else
	{
		/* 8 bit bus. */
		ulBus = 1;
	}
#endif

	ulSize  = ulBanks * ulRows * ulColumns * ulBus;

	return ulSize;
}



#if ASIC_TYP==ASIC_TYP_NETX10
static int setup_sdram_hif_netx10(unsigned long ulSdramGeneralCtrl)
{
	HOSTDEF(ptAsicCtrlArea);
	HOSTDEF(ptHifIoCtrlArea);
	unsigned long ulMiCfg;
	unsigned long ulValue;


	ulMiCfg = 0;
	if( (ulSdramGeneralCtrl&HOSTMSK(sdram_general_ctrl_dbus16))!=0 )
	{
		ulMiCfg = 1;
	}

	ulValue  = HOSTMSK(hif_io_cfg_en_hif_sdram_mi);
	ulValue |= ulMiCfg << HOSTSRT(hif_io_cfg_hif_mi_cfg);

	ptAsicCtrlArea->ulAsic_ctrl_access_key = ptAsicCtrlArea->ulAsic_ctrl_access_key;
	ptHifIoCtrlArea->ulHif_io_cfg = ulValue;

	/* All OK! */
	return 0;
}


#elif ASIC_TYP==ASIC_TYP_NETX56
typedef struct HIF_SIZE_TO_ADRCFG_STRUCT
{
	unsigned long ulSDRAMSize;
	unsigned long ulAdrCfg;
} HIF_SIZE_TO_ADRCFG_T;

static const HIF_SIZE_TO_ADRCFG_T atAddressLines[] =
{
	{0x00000800, 0x00000000},
	{0x00001000, 0x00000100},
	{0x00002000, 0x00000200},
	{0x00004000, 0x00000300},
	{0x00008000, 0x00000400},
	{0x00010000, 0x00000500},
	{0x00020000, 0x00000600},
	{0x00040000, 0x00000700},
	{0x00080000, 0x00000800},
	{0x00100000, 0x00000900},
	{0x00200000, 0x00000a00},
	{0x00400000, 0x00000b00},
	{0x00800000, 0x00000c00},
	{0x01000000, 0x00000d00},
	{0x02000000, 0x00000e00}
};


static int setup_sdram_hif_netx56(unsigned long ulSdramGeneralCtrl)
{
	HOSTDEF(ptAsicCtrlArea);
	HOSTDEF(ptHifIoCtrlArea);
	int iResult;
	const HIF_SIZE_TO_ADRCFG_T *ptCnt;
	const HIF_SIZE_TO_ADRCFG_T *ptEnd;
	unsigned long ulSdramSize;
	unsigned long ulAddressCfg;
	unsigned long ulDataCfg;


	/*
	 * Get the configuration value for the number of address lines.
	 */
	/* Get the SDRAM size from the geometry settings. */
	ulSdramSize = sdram_get_size(ulSdramGeneralCtrl);
	/* Set the HIF address configuration to an invalid value. */
	ulAddressCfg = 0xffffffffU;

	/* Find the matching SDRAM size. */
	ptCnt = atAddressLines;
	ptEnd = atAddressLines + (sizeof(atAddressLines)/sizeof(atAddressLines[0]));
	do
	{
		if( ulSdramSize<=ptCnt->ulSDRAMSize )
		{
			ulAddressCfg = ptCnt->ulAdrCfg;
			break;
		}
		else
		{
			++ptCnt;
		}
	} while( ptCnt<ptEnd );

	if( ulAddressCfg==0xffffffffU )
	{
		iResult = 1;
	}
	else
	{
		/* Get the configuration value for the data bus size. */
		if( (ulSdramGeneralCtrl&HOSTMSK(sdram_general_ctrl_dbus32))==0 )
		{
			/* The data bus has a size of 16 bits. */
			ulDataCfg  = 1U << HOSTSRT(hif_io_cfg_hif_mi_cfg);
			ulDataCfg |= HOSTMSK(hif_io_cfg_en_hif_sdram_mi);
		}
		else
		{
			/* The data bus has a size of 32 bits. */
			ulDataCfg  = 2U << HOSTSRT(hif_io_cfg_hif_mi_cfg);
			ulDataCfg |= HOSTMSK(hif_io_cfg_en_hif_sdram_mi);
		}

		ptAsicCtrlArea->ulAsic_ctrl_access_key = ptAsicCtrlArea->ulAsic_ctrl_access_key;
		ptHifIoCtrlArea->ulHif_io_cfg = ulAddressCfg | ulDataCfg;

		iResult = 0;
	}

	return iResult;
}
#elif ASIC_TYP==ASIC_TYP_NETX90_MPW
typedef struct HIF_SIZE_TO_ADRCFG_STRUCT
{
	unsigned long ulSDRAMSize;
	unsigned long ulAdrCfg;
} HIF_SIZE_TO_ADRCFG_T;

static const HIF_SIZE_TO_ADRCFG_T atAddressLines[] =
{
	{0x00000800, 0x00000000},
	{0x00001000, 0x00000100},
	{0x00002000, 0x00000200},
	{0x00004000, 0x00000300},
	{0x00008000, 0x00000400},
	{0x00010000, 0x00000500},
	{0x00020000, 0x00000600},
	{0x00040000, 0x00000700},
	{0x00080000, 0x00000800},
	{0x00100000, 0x00000900},
	{0x00200000, 0x00000a00},
	{0x00400000, 0x00000b00},
	{0x00800000, 0x00000c00},
	{0x01000000, 0x00000d00},
	{0x02000000, 0x00000e00}
};


static int setup_sdram_hif_netx90_mpw(unsigned long ulSdramGeneralCtrl)
{
	HOSTDEF(ptAsicCtrlArea);
	HOSTDEF(ptHifIoCtrlArea);
	int iResult;
	const HIF_SIZE_TO_ADRCFG_T *ptCnt;
	const HIF_SIZE_TO_ADRCFG_T *ptEnd;
	unsigned long ulSdramSize;
	unsigned long ulAddressCfg;
	unsigned long ulDataCfg;


	/*
	 * Get the configuration value for the number of address lines.
	 */
	/* Get the SDRAM size from the geometry settings. */
	ulSdramSize = sdram_get_size(ulSdramGeneralCtrl);
	/* Set the HIF address configuration to an invalid value. */
	ulAddressCfg = 0xffffffffU;

	/* Find the matching SDRAM size. */
	ptCnt = atAddressLines;
	ptEnd = atAddressLines + (sizeof(atAddressLines)/sizeof(atAddressLines[0]));
	do
	{
		if( ulSdramSize<=ptCnt->ulSDRAMSize )
		{
			ulAddressCfg = ptCnt->ulAdrCfg;
			break;
		}
		else
		{
			++ptCnt;
		}
	} while( ptCnt<ptEnd );

	if( ulAddressCfg==0xffffffffU )
	{
		iResult = 1;
	}
	else
	{
		/* Get the configuration value for the data bus size. */
		/* NOTE: The netX90 regdef has a typo in the SDRAM controller. The signal sdram_general_ctrl_dbus16 is named sdram_general_ctrl_dbus32. */
		if( (ulSdramGeneralCtrl&HOSTMSK(sdram_general_ctrl_dbus32))==0 )
		{
			/* The data bus has a size of 8 bits. */
			ulDataCfg  = 0U << HOSTSRT(hif_io_cfg_hif_mi_cfg);
			ulDataCfg |= HOSTMSK(hif_io_cfg_en_hif_sdram_mi);
		}
		else
		{
			/* The data bus has a size of 16 bits. */
			ulDataCfg  = 1U << HOSTSRT(hif_io_cfg_hif_mi_cfg);
			ulDataCfg |= HOSTMSK(hif_io_cfg_en_hif_sdram_mi);
		}

		ptAsicCtrlArea->ulAsic_ctrl_access_key = ptAsicCtrlArea->ulAsic_ctrl_access_key;
		ptHifIoCtrlArea->ulHif_io_cfg = ulAddressCfg | ulDataCfg;

		iResult = 0;
	}

	return iResult;
}
#elif ASIC_TYP==ASIC_TYP_NETX4000_RELAXED
static int setup_sdram_hif_netx4000_relaxed(unsigned long ulSdramGeneralCtrl)
{
	return -1;
}
#endif



static SDRAM_CTRL_T *get_sdram_controller(unsigned long ulTestAreaStart)
{
	SDRAM_CTRL_T *ptSdram;


	/* Get the SDRAM controller address from the test area address. */
	ptSdram = NULL;

#if ASIC_TYP==ASIC_TYP_NETX4000_RELAXED
	/* Is the test area inside the MEM SDRAM? */
	if( ulTestAreaStart>=HOSTADDR(mem_sdram) && ulTestAreaStart<=HOSTADR(mem_sdram_sdram_end) )
	{
		ptSdram = (HOSTADEF(EXT_SDRAM_CTRL)*)HOSTADDR(ext_sdram_ctrl);
	}
	/* Is the test area inside the HIF SDRAM? */
	else if( ulTestAreaStart>=HOSTADDR(hif_sdram) && ulTestAreaStart<=HOSTADR(hif_sdram_sdram_end) )
	{
		ptSdram = (HOSTADEF(EXT_SDRAM_CTRL)*)HOSTADDR(hif_sdram_ctrl);
	}

#elif ASIC_TYP==ASIC_TYP_NETX500
	/* Is the test area inside the SDRAM? */
	if( ulTestAreaStart>=HOSTADDR(sdram) && ulTestAreaStart<=HOSTADR(sdram_end) )
	{
		ptSdram = (NX500_EXT_SDRAM_CTRL_AREA_T*)HOSTADDR(ext_sdram_ctrl);
	}

#elif ASIC_TYP==ASIC_TYP_NETX90_MPW
	/* Is the test area inside the SDRAM? */
	if( ulTestAreaStart>=HOSTADDR(sdram) && ulTestAreaStart<=HOSTADR(sdram_end) )
	{
		ptSdram = (HOSTADEF(EXT_SDRAM_CTRL)*)HOSTADDR(hif_sdram_ctrl);
	}

#elif ASIC_TYP==ASIC_TYP_NETX50
	/* Is the test area inside the SDRAM? */
	if( ulTestAreaStart>=HOSTADDR(sdram) && ulTestAreaStart<=HOSTADR(sdram_end) )
	{
		ptSdram = (HOSTADEF(SDRAM)*)HOSTADDR(ext_sdram_ctrl);
	}

#elif ASIC_TYP==ASIC_TYP_NETX56
	/* Is the test area inside the SDRAM? */
	if( ulTestAreaStart>=HOSTADDR(sdram) && ulTestAreaStart<=HOSTADR(sdram_sdram_end) )
	{
		ptSdram = (HOSTADEF(SDRAM)*)HOSTADDR(ext_sdram_ctrl);
	}
	/* Is the test area inside the HIF SDRAM? */
	else if( ulTestAreaStart>=HOSTADDR(hif_sdram_lite) && ulTestAreaStart<=HOSTADR(hif_sdram_lite_sdram_end) )
	{
		ptSdram = (HOSTADEF(SDRAM)*)HOSTADDR(hif_sdram_ctrl);
	}

#elif ASIC_TYP==ASIC_TYP_NETX10
	/* Is the test area inside the SDRAM? */
	if( ulTestAreaStart>=HOSTADDR(sdram) && ulTestAreaStart<=HOSTADR(sdram_end) )
	{
		ptSdram = (HOSTADEF(SDRAM)*)HOSTADDR(ext_sdram_ctrl);
	}
#endif

	return ptSdram;
}



void start(unsigned long ulSdramStart, unsigned long ulSdramGeneralCtrl, unsigned long ulSdramTimingCtrl, unsigned long ulSdramMr);
void start(unsigned long ulSdramStart, unsigned long ulSdramGeneralCtrl, unsigned long ulSdramTimingCtrl, unsigned long ulSdramMr)
{
	SDRAM_CTRL_T *ptSdram;
	unsigned long ulValue;
	unsigned long ulTimer;
	int iTimeout;
	int iResult;


	/* Expect success. */
	iResult = 0;

	systime_init();
	rdy_run_setLEDs(RDYRUN_OFF);

	ptSdram = get_sdram_controller(ulSdramStart);
	if( ptSdram!=NULL )
	{
		/* Run the device specific initialization. */
#if ASIC_TYP==ASIC_TYP_NETX4000_RELAXED
		/* Is the test area inside the HIF SDRAM? */
		if( ulSdramStart>=HOSTADDR(hif_sdram) && ulSdramStart<=HOSTADR(hif_sdram_sdram_end) )
		{
			/* HIF SDRAM needs special preparation. */
			iResult = setup_sdram_hif_netx4000_relaxed(ulSdramGeneralCtrl);
		}
#elif ASIC_TYP==ASIC_TYP_NETX90_MPW
		/* Is the test area inside the SDRAM? */
		if( ulSdramStart>=HOSTADDR(sdram) && ulSdramStart<=HOSTADR(sdram_end) )
		{
			/* HIF SDRAM needs special preparation. */
			iResult = setup_sdram_hif_netx90_mpw(ulSdramGeneralCtrl);
		}
#elif ASIC_TYP==ASIC_TYP_NETX56
		/* Is the test area inside the HIF SDRAM? */
		if( ulSdramStart>=HOSTADDR(hif_sdram_lite) && ulSdramStart<=HOSTADR(hif_sdram_lite_sdram_end) )
		{
			/* HIF SDRAM needs special preparation. */
			iResult = setup_sdram_hif_netx56(ulSdramGeneralCtrl);
		}
#elif ASIC_TYP==ASIC_TYP_NETX10
		/* Is the test area inside the SDRAM? */
		if( ulSdramStart>=HOSTADDR(sdram) && ulSdramStart<=HOSTADR(sdram_end) )
		{
			/* Setup netX10 HIF for SDRAM. */
			iResult = setup_sdram_hif_netx10(ulSdramGeneralCtrl);
		}
#endif

		if( iResult==0 )
		{
			/* The MR value is an extension to the boot block. Use the default value if it is 0. */
			if( ulSdramMr==0 )
			{
				ulSdramMr = HOSTDFLT(sdram_mr);
			}

			/* Deactivate the SDRAM controller. */
			ptSdram->ulSdram_general_ctrl = 0;

			/* Set the timing and MR parameter. */
			ptSdram->ulSdram_timing_ctrl = ulSdramTimingCtrl;
			ptSdram->ulSdram_mr = ulSdramMr;

			/* Set the general control value and activate the controller. */
			ptSdram->ulSdram_general_ctrl = ulSdramGeneralCtrl;

			/* Wait until the SDRAM is ready with a timeout of 1 second. */
			ulTimer = systime_get_ms();
			do
			{
				/* Did already 1 second pass? */
				iTimeout = systime_elapsed(ulTimer, 1000U);
				if( iTimeout!=0 )
				{
					break;
				}
				ulValue  = ptSdram->ulSdram_general_ctrl;
				ulValue &= HOSTMSK(sdram_general_ctrl_sdram_ready);
			} while( ulValue==0 );

			if( iTimeout!=0 )
			{
				iResult = 1;
			}
			else
			{
				iResult = 0;
			}
		}
	}

	if( iResult!=0 )
	{
		rdy_run_setLEDs(RDYRUN_YELLOW);
		while(1) {}
	}
}
