

================================================================
== Vitis HLS Report for 'kernel_doitgen_Pipeline_L2'
================================================================
* Date:           Thu Dec 12 11:03:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_doitgen
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    30003|    30003|  0.120 ms|  0.120 ms|  30003|  30003|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- L2      |    30001|    30001|         3|          1|          1|  30000|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      456|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       95|    -|
|Register             |        -|     -|     1014|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1014|      551|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1720_1_fu_284_p2            |         +|   0|  0|  16|          15|          15|
    |add_ln1720_2_fu_306_p2            |         +|   0|  0|  16|          15|          15|
    |add_ln1720_fu_278_p2              |         +|   0|  0|  16|          15|          15|
    |i_7_fu_222_p2                     |         +|   0|  0|  22|          15|           1|
    |index1_6_fu_433_p2                |         +|   0|  0|  71|          64|           1|
    |index2_10_fu_411_p2               |         +|   0|  0|  22|          15|           1|
    |index3_8_fu_405_p2                |         +|   0|  0|  22|          15|           1|
    |sub_ln1720_fu_296_p2              |         -|   0|  0|  16|          15|          15|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op29_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1705_fu_216_p2             |      icmp|   0|  0|  22|          15|          13|
    |icmp_ln1723_1_fu_399_p2           |      icmp|   0|  0|  22|          15|           6|
    |icmp_ln1723_fu_393_p2             |      icmp|   0|  0|  71|          64|           4|
    |icmp_ln56_fu_232_p2               |      icmp|   0|  0|   9|           2|           1|
    |index1_7_fu_455_p3                |    select|   0|  0|  63|           1|           1|
    |index2_11_fu_425_p3               |    select|   0|  0|  15|           1|           1|
    |index2_12_fu_447_p3               |    select|   0|  0|  15|           1|          15|
    |index3_10_fu_439_p3               |    select|   0|  0|  15|           1|          15|
    |index3_9_fu_417_p3                |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 456|         274|         140|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_178_p4            |  14|          3|  512|       1536|
    |ap_sig_allocacmp_i_6                      |   9|          2|   15|         30|
    |i_fu_96                                   |   9|          2|   15|         30|
    |index1_fu_108                             |   9|          2|   64|        128|
    |index2_fu_104                             |   9|          2|   15|         30|
    |index3_fu_100                             |   9|          2|   15|         30|
    |merlin_gmem_kernel_doitgen_128_A_blk_n_R  |   9|          2|    1|          2|
    |shiftreg61_fu_92                          |   9|          2|  384|        768|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  95|         21| 1023|       2558|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+-----+----+-----+-----------+
    |                        Name                        |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                           |    1|   0|    1|          0|
    |ap_done_reg                                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                    |    1|   0|    1|          0|
    |i_fu_96                                             |   15|   0|   15|          0|
    |icmp_ln1705_reg_526                                 |    1|   0|    1|          0|
    |icmp_ln1705_reg_526_pp0_iter1_reg                   |    1|   0|    1|          0|
    |icmp_ln56_reg_530                                   |    1|   0|    1|          0|
    |icmp_ln56_reg_530_pp0_iter1_reg                     |    1|   0|    1|          0|
    |index1_fu_108                                       |   64|   0|   64|          0|
    |index2_fu_104                                       |   15|   0|   15|          0|
    |index3_fu_100                                       |   15|   0|   15|          0|
    |merlin_gmem_kernel_doitgen_128_A_addr_read_reg_534  |  512|   0|  512|          0|
    |shiftreg61_fu_92                                    |  384|   0|  384|          0|
    +----------------------------------------------------+-----+----+-----+-----------+
    |Total                                               | 1014|   0| 1014|          0|
    +----------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+----------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|        kernel_doitgen_Pipeline_L2|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|        kernel_doitgen_Pipeline_L2|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|        kernel_doitgen_Pipeline_L2|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|        kernel_doitgen_Pipeline_L2|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|        kernel_doitgen_Pipeline_L2|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|        kernel_doitgen_Pipeline_L2|  return value|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWID      |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WVALID    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WREADY    |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WDATA     |  out|  512|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WSTRB     |  out|   64|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WLAST     |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WID       |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WUSER     |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARID      |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RDATA     |   in|  512|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RLAST     |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RID       |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RFIFONUM  |   in|    9|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BID       |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_128_A|       pointer|
|sext_ln1705                                      |   in|   58|     ap_none|                       sext_ln1705|        scalar|
|A_buf_6_address0                                 |  out|   15|   ap_memory|                           A_buf_6|         array|
|A_buf_6_ce0                                      |  out|    1|   ap_memory|                           A_buf_6|         array|
|A_buf_6_we0                                      |  out|    1|   ap_memory|                           A_buf_6|         array|
|A_buf_6_d0                                       |  out|   32|   ap_memory|                           A_buf_6|         array|
|A_buf_5_address0                                 |  out|   15|   ap_memory|                           A_buf_5|         array|
|A_buf_5_ce0                                      |  out|    1|   ap_memory|                           A_buf_5|         array|
|A_buf_5_we0                                      |  out|    1|   ap_memory|                           A_buf_5|         array|
|A_buf_5_d0                                       |  out|   32|   ap_memory|                           A_buf_5|         array|
|A_buf_4_address0                                 |  out|   15|   ap_memory|                           A_buf_4|         array|
|A_buf_4_ce0                                      |  out|    1|   ap_memory|                           A_buf_4|         array|
|A_buf_4_we0                                      |  out|    1|   ap_memory|                           A_buf_4|         array|
|A_buf_4_d0                                       |  out|   32|   ap_memory|                           A_buf_4|         array|
|A_buf_address0                                   |  out|   15|   ap_memory|                             A_buf|         array|
|A_buf_ce0                                        |  out|    1|   ap_memory|                             A_buf|         array|
|A_buf_we0                                        |  out|    1|   ap_memory|                             A_buf|         array|
|A_buf_d0                                         |  out|   32|   ap_memory|                             A_buf|         array|
+-------------------------------------------------+-----+-----+------------+----------------------------------+--------------+

