# SysVerilog-HarrisDDCA
A repository for SystemVerilog exercises in Digital design & Computer Architecture by Harris & Harris
