---
title: HDLBits
author: 2c984r83y
date: 2024-01-24 13:30:00 +0800
categories: [TecDoc,HDLBits]
tags: [Verilog]
pin: false
math: true
mermaid: true
---

## 1. Verilog Language

### 1. Basic

#### Wire

使用连续赋值 `assign` 将左边连接至右边，就像导线一样
`Verilog` 在定义 `input` 和 `output` 时可以省略 `wire`，即相当于`input wire in, output wire out`
![20240124142821](https://raw.githubusercontent.com/2c984r83y/picgo_picbed/main/blog_img/20240124142821.png)

```verilog
module top_module( input in, output out );
    assign out = in;
endmodule
```
