{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504840922830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504840922830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 11:22:02 2017 " "Processing started: Fri Sep 08 11:22:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504840922830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504840922830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRreceiver -c SDRreceiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRreceiver -c SDRreceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504840922831 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504840922830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504840922830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 11:22:02 2017 " "Processing started: Fri Sep 08 11:22:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504840922830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504840922830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRreceiver -c SDRreceiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRreceiver -c SDRreceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504840922831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1504840923136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrreceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrreceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRreceiver " "Found entity 1: SDRreceiver" {  } { { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpll.v 1 1 " "Found 1 design units, including 1 entities, in source file mpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpll " "Found entity 1: mpll" {  } { { "mpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mpll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "multiply.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdsp.v 1 1 " "Found 1 design units, including 1 entities, in source file mdsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mDSP " "Found entity 1: mDSP" {  } { { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1504840923136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrreceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrreceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRreceiver " "Found entity 1: SDRreceiver" {  } { { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpll.v 1 1 " "Found 1 design units, including 1 entities, in source file mpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpll " "Found entity 1: mpll" {  } { { "mpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mpll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "multiply.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdsp.v 1 1 " "Found 1 design units, including 1 entities, in source file mdsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mDSP " "Found entity 1: mDSP" {  } { { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mnco_st.v 1 1 " "Found 1 design units, including 1 entities, in source file mnco_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 mnco_st " "Found entity 1: mnco_st" {  } { { "mnco_st.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mnco.v 1 1 " "Found 1 design units, including 1 entities, in source file mnco.v" { { "Info" "ISGN_ENTITY_NAME" "1 mnco " "Found entity 1: mnco" {  } { { "mnco.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcic.v 1 1 " "Found 1 design units, including 1 entities, in source file mcic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcic " "Found entity 1: mcic" {  } { { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcic_cic.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mcic_cic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcic_cic_core-arch_of_mcic_cic_core " "Found design unit 1: mcic_cic_core-arch_of_mcic_cic_core" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mcic_cic-struct " "Found design unit 2: mcic_cic-struct" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 479 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""} { "Info" "ISGN_ENTITY_NAME" "1 mcic_cic_core " "Found entity 1: mcic_cic_core" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""} { "Info" "ISGN_ENTITY_NAME" "2 mcic_cic " "Found entity 2: mcic_cic" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_cic_lib_pkg_cic_131.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic-library/auk_dspip_cic_lib_pkg_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg_cic_131 " "Found design unit 1: auk_dspip_cic_lib_pkg_cic_131" {  } { { "cic-library/auk_dspip_cic_lib_pkg_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_cic_lib_pkg_cic_131.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_differentiator_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_differentiator_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator_cic_131-SYN " "Found design unit 1: auk_dspip_differentiator_cic_131-SYN" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923711 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator_cic_131 " "Found entity 1: auk_dspip_differentiator_cic_131" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_downsample_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_downsample_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_downsample_cic_131-SYN " "Found design unit 1: auk_dspip_downsample_cic_131-SYN" {  } { { "cic-library/auk_dspip_downsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_downsample_cic_131.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923727 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample_cic_131 " "Found entity 1: auk_dspip_downsample_cic_131" {  } { { "cic-library/auk_dspip_downsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_downsample_cic_131.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_variable_downsample_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_variable_downsample_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_variable_downsample_cic_131-SYN " "Found design unit 1: auk_dspip_variable_downsample_cic_131-SYN" {  } { { "cic-library/auk_dspip_variable_downsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_variable_downsample_cic_131.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923743 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample_cic_131 " "Found entity 1: auk_dspip_variable_downsample_cic_131" {  } { { "cic-library/auk_dspip_variable_downsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_variable_downsample_cic_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_integrator_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_integrator_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator_cic_131-SYN " "Found design unit 1: auk_dspip_integrator_cic_131-SYN" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923767 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator_cic_131 " "Found entity 1: auk_dspip_integrator_cic_131" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_upsample_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_upsample_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample_cic_131-SYN " "Found design unit 1: auk_dspip_upsample_cic_131-SYN" {  } { { "cic-library/auk_dspip_upsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_upsample_cic_131.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923780 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample_cic_131 " "Found entity 1: auk_dspip_upsample_cic_131" {  } { { "cic-library/auk_dspip_upsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_upsample_cic_131.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_math_pkg_cic_131.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic-library/auk_dspip_math_pkg_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_cic_131 " "Found design unit 1: auk_dspip_math_pkg_cic_131" {  } { { "cic-library/auk_dspip_math_pkg_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_math_pkg_cic_131.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923812 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_cic_131-body " "Found design unit 2: auk_dspip_math_pkg_cic_131-body" {  } { { "cic-library/auk_dspip_math_pkg_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_math_pkg_cic_131.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_lib_pkg_cic_131.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic-library/auk_dspip_lib_pkg_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_cic_131 " "Found design unit 1: auk_dspip_lib_pkg_cic_131" {  } { { "cic-library/auk_dspip_lib_pkg_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_lib_pkg_cic_131.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_delay_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_delay_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay_cic_131-rtl " "Found design unit 1: auk_dspip_delay_cic_131-rtl" {  } { { "cic-library/auk_dspip_delay_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_delay_cic_131.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923899 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay_cic_131 " "Found entity 1: auk_dspip_delay_cic_131" {  } { { "cic-library/auk_dspip_delay_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_delay_cic_131.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_fastadd_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_fastadd_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd_cic_131-beh " "Found design unit 1: auk_dspip_fastadd_cic_131-beh" {  } { { "cic-library/auk_dspip_fastadd_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_fastadd_cic_131.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923915 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd_cic_131 " "Found entity 1: auk_dspip_fastadd_cic_131" {  } { { "cic-library/auk_dspip_fastadd_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_fastadd_cic_131.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_fastaddsub_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_fastaddsub_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub_cic_131-beh " "Found design unit 1: auk_dspip_fastaddsub_cic_131-beh" {  } { { "cic-library/auk_dspip_fastaddsub_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_fastaddsub_cic_131.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923938 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub_cic_131 " "Found entity 1: auk_dspip_fastaddsub_cic_131" {  } { { "cic-library/auk_dspip_fastaddsub_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_fastaddsub_cic_131.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_cic_131-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_cic_131-rtl" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924004 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_cic_131 " "Found entity 1: auk_dspip_avalon_streaming_sink_cic_131" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_cic_131-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_cic_131-rtl" {  } { { "cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924060 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_cic_131 " "Found entity 1: auk_dspip_avalon_streaming_source_cic_131" {  } { { "cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_cic_131-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_cic_131-struct" {  } { { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924080 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_cic_131 " "Found entity 1: auk_dspip_avalon_streaming_controller_cic_131" {  } { { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_roundsat_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_roundsat_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_cic_131-beh " "Found design unit 1: auk_dspip_roundsat_cic_131-beh" {  } { { "cic-library/auk_dspip_roundsat_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_roundsat_cic_131.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924115 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_cic_131 " "Found entity 1: auk_dspip_roundsat_cic_131" {  } { { "cic-library/auk_dspip_roundsat_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_roundsat_cic_131.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir.v 1 1 " "Found 1 design units, including 1 entities, in source file mfir.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfir " "Found entity 1: mfir" {  } { { "mfir.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mfir/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "mfir/altera_avalon_sc_fifo.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mfir/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (mfir) " "Found design unit 1: auk_dspip_math_pkg_hpfir (mfir)" {  } { { "mfir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924123 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "mfir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mfir/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (mfir) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (mfir)" {  } { { "mfir/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924127 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924129 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924132 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "mfir/auk_dspip_roundsat_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924134 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "mfir/auk_dspip_roundsat_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mfir/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (mfir) " "Found design unit 1: dspba_library_package (mfir)" {  } { { "mfir/dspba_library_package.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/dspba_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "mfir/dspba_library.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/dspba_library.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924137 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "mfir/dspba_library.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/mfir_0002_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/mfir_0002_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mfir_0002_rtl-normal " "Found design unit 1: mfir_0002_rtl-normal" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924142 ""} { "Info" "ISGN_ENTITY_NAME" "1 mfir_0002_rtl " "Found entity 1: mfir_0002_rtl" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/mfir_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/mfir_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mfir_0002_ast-struct " "Found design unit 1: mfir_0002_ast-struct" {  } { { "mfir/mfir_0002_ast.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924144 ""} { "Info" "ISGN_ENTITY_NAME" "1 mfir_0002_ast " "Found entity 1: mfir_0002_ast" {  } { { "mfir/mfir_0002_ast.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/mfir_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/mfir_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mfir_0002-syn " "Found design unit 1: mfir_0002-syn" {  } { { "mfir/mfir_0002.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924146 ""} { "Info" "ISGN_ENTITY_NAME" "1 mfir_0002 " "Found entity 1: mfir_0002" {  } { { "mfir/mfir_0002.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_recv.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_recv.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_recv " "Found entity 1: serial_recv" {  } { { "serial_recv.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/serial_recv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_send.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_send " "Found entity 1: serial_send" {  } { { "serial_send.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/serial_send.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRreceiver " "Elaborating entity \"SDRreceiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1504840924305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpll mpll:u_mpll " "Elaborating entity \"mpll\" for hierarchy \"mpll:u_mpll\"" {  } { { "SDRreceiver.v" "u_mpll" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mpll:u_mpll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mpll:u_mpll\|altpll:altpll_component\"" {  } { { "mpll.v" "altpll_component" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mpll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpll:u_mpll\|altpll:altpll_component " "Elaborated megafunction instantiation \"mpll:u_mpll\|altpll:altpll_component\"" {  } { { "mpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mpll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840924347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpll:u_mpll\|altpll:altpll_component " "Instantiated megafunction \"mpll:u_mpll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 48 " "Parameter \"clk2_multiply_by\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""}  } { { "mpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mpll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840924348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpll_altpll " "Found entity 1: mpll_altpll" {  } { { "db/mpll_altpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mpll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpll_altpll mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated " "Elaborating entity \"mpll_altpll\" for hierarchy \"mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_recv serial_recv:u_serial_recv " "Elaborating entity \"serial_recv\" for hierarchy \"serial_recv:u_serial_recv\"" {  } { { "SDRreceiver.v" "u_serial_recv" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mDSP mDSP:u_mDSP " "Elaborating entity \"mDSP\" for hierarchy \"mDSP:u_mDSP\"" {  } { { "SDRreceiver.v" "u_mDSP" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mnco mDSP:u_mDSP\|mnco:u_mnco " "Elaborating entity \"mnco\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\"" {  } { { "mDSP.v" "u_mnco" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mnco_st mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst " "Elaborating entity \"mnco_st\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\"" {  } { { "mnco.v" "mnco_st_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cord_init.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cord_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_init " "Found entity 1: cord_init" {  } { { "cord_init.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_init.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_init mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_init:ci " "Elaborating entity \"cord_init\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_init:ci\"" {  } { { "mnco_st.v" "ci" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cord_fs.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cord_fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_fs " "Found entity 1: cord_fs" {  } { { "cord_fs.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_fs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_fs mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_fs:cfs " "Elaborating entity \"cord_fs\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_fs:cfs\"" {  } { { "mnco_st.v" "cfs" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cord_seg_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cord_seg_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_seg_sel " "Found entity 1: cord_seg_sel" {  } { { "cord_seg_sel.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_seg_sel.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_seg_sel mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_seg_sel:css " "Elaborating entity \"cord_seg_sel\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_seg_sel:css\"" {  } { { "mnco_st.v" "css" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "asj_altqmcpipe.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_altqmcpipe.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\"" {  } { { "mnco_st.v" "ux000" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "asj_altqmcpipe.v" "acc" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "asj_altqmcpipe.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""}  } { { "asj_altqmcpipe.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840924598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v4i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v4i " "Found entity 1: add_sub_v4i" {  } { { "db/add_sub_v4i.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_v4i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v4i mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_v4i:auto_generated " "Elaborating entity \"add_sub_v4i\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_v4i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "asj_dxx_g.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx_g.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx_g:ux001\"" {  } { { "mnco_st.v" "ux001" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "asj_dxx.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\"" {  } { { "mnco_st.v" "ux002" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "asj_dxx.v" "ux014" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "asj_dxx.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840924734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924735 ""}  } { { "asj_dxx.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840924735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tth " "Found entity 1: add_sub_tth" {  } { { "db/add_sub_tth.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_tth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tth mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_tth:auto_generated " "Elaborating entity \"add_sub_tth\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_tth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "asj_nco_apr_dxx.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_apr_dxx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_apr_dxx:ux0219\"" {  } { { "mnco_st.v" "ux0219" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cordic_zxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cordic_zxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_zxor_1p_lpm " "Found entity 1: cordic_zxor_1p_lpm" {  } { { "cordic_zxor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\"" {  } { { "mnco_st.v" "u3" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "cordic_zxor_1p_lpm.v" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "cordic_zxor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840924864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924864 ""}  } { { "cordic_zxor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840924864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nrg " "Found entity 1: add_sub_nrg" {  } { { "db/add_sub_nrg.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_nrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nrg mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_nrg:auto_generated " "Elaborating entity \"add_sub_nrg\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_nrg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cordic_sxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cordic_sxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_sxor_1p_lpm " "Found entity 1: cordic_sxor_1p_lpm" {  } { { "cordic_sxor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_sxor_1p_lpm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u4 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u4\"" {  } { { "mnco_st.v" "u4" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cordic_axor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cordic_axor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_axor_1p_lpm " "Found entity 1: cordic_axor_1p_lpm" {  } { { "cordic_axor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\"" {  } { { "mnco_st.v" "u5" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "cordic_axor_1p_lpm.v" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "cordic_axor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840925003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925003 ""}  } { { "cordic_axor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840925003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_48h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_48h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_48h " "Found entity 1: add_sub_48h" {  } { { "db/add_sub_48h.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_48h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_48h mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_48h:auto_generated " "Elaborating entity \"add_sub_48h\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_48h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u6 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u6\"" {  } { { "mnco_st.v" "u6" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u7 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u7\"" {  } { { "mnco_st.v" "u7" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u8 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u8\"" {  } { { "mnco_st.v" "u8" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u9 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u9\"" {  } { { "mnco_st.v" "u9" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u10 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u10\"" {  } { { "mnco_st.v" "u10" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u11 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u11\"" {  } { { "mnco_st.v" "u11" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u12 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u12\"" {  } { { "mnco_st.v" "u12" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u13 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u13\"" {  } { { "mnco_st.v" "u13" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u14 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u14\"" {  } { { "mnco_st.v" "u14" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u15 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u15\"" {  } { { "mnco_st.v" "u15" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u16 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u16\"" {  } { { "mnco_st.v" "u16" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u17 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u17\"" {  } { { "mnco_st.v" "u17" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u18 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u18\"" {  } { { "mnco_st.v" "u18" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u19 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u19\"" {  } { { "mnco_st.v" "u19" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u20 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u20\"" {  } { { "mnco_st.v" "u20" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u21 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u21\"" {  } { { "mnco_st.v" "u21" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u22 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u22\"" {  } { { "mnco_st.v" "u22" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u23 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u23\"" {  } { { "mnco_st.v" "u23" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u24 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u24\"" {  } { { "mnco_st.v" "u24" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u25 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u25\"" {  } { { "mnco_st.v" "u25" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u26 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u26\"" {  } { { "mnco_st.v" "u26" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u27 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u27\"" {  } { { "mnco_st.v" "u27" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u28 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u28\"" {  } { { "mnco_st.v" "u28" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u29 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u29\"" {  } { { "mnco_st.v" "u29" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cord_2c.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cord_2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_2c " "Found entity 1: cord_2c" {  } { { "cord_2c.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_2c.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_2c mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_2c:cordinv " "Elaborating entity \"cord_2c\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_2c:cordinv\"" {  } { { "mnco_st.v" "cordinv" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_crd.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_crd.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_crd " "Found entity 1: asj_crd" {  } { { "asj_crd.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_crd.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_crd mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_crd:ux005 " "Elaborating entity \"asj_crd\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_crd:ux005\"" {  } { { "mnco_st.v" "ux005" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/dop_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/dop_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dop_reg " "Found entity 1: dop_reg" {  } { { "dop_reg.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/dop_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dop_reg mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|dop_reg:dop " "Elaborating entity \"dop_reg\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|dop_reg:dop\"" {  } { { "mnco_st.v" "dop" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "asj_nco_isdr.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_isdr.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\"" {  } { { "mnco_st.v" "ux710isdr" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "asj_nco_isdr.v" "lpm_counter_component" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "asj_nco_isdr.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840925404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925404 ""}  } { { "asj_nco_isdr.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840925404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pri " "Found entity 1: cntr_pri" {  } { { "db/cntr_pri.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_pri.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pri mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_pri:auto_generated " "Elaborating entity \"cntr_pri\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_pri:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply mDSP:u_mDSP\|multiply:u_multiply " "Elaborating entity \"multiply\" for hierarchy \"mDSP:u_mDSP\|multiply:u_multiply\"" {  } { { "mDSP.v" "u_multiply" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcic mDSP:u_mDSP\|mcic:u_i_mcic " "Elaborating entity \"mcic\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\"" {  } { { "mDSP.v" "u_i_mcic" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcic_cic mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst " "Elaborating entity \"mcic_cic\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\"" {  } { { "mcic.v" "mcic_cic_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\"" {  } { { "mcic_cic.vhd" "aii_sink" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 1 " "Parameter \"almost_empty_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 7 " "Parameter \"lpm_numwords\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=Auto " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""}  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840925556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bhh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bhh1 " "Found entity 1: scfifo_bhh1" {  } { { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bhh1 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated " "Elaborating entity \"scfifo_bhh1\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4s81 " "Found entity 1: a_dpfifo_4s81" {  } { { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4s81 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo " "Elaborating entity \"a_dpfifo_4s81\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\"" {  } { { "db/scfifo_bhh1.tdf" "dpfifo" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msf1 " "Found entity 1: altsyncram_msf1" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msf1 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram " "Elaborating entity \"altsyncram_msf1\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\"" {  } { { "db/a_dpfifo_4s81.tdf" "FIFOram" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_4s81.tdf" "almost_full_comparer" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_4s81.tdf" "two_comparison" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_4s81.tdf" "rd_ptr_msb" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_4s81.tdf" "usedw_counter" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_4s81.tdf" "wr_ptr" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_source_cic_131:aii_source " "Elaborating entity \"auk_dspip_avalon_streaming_source_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_source_cic_131:aii_source\"" {  } { { "mcic_cic.vhd" "aii_source" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_controller_cic_131:aii_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_controller_cic_131:aii_controller\"" {  } { { "mcic_cic.vhd" "aii_controller" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcic_cic_core mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core " "Elaborating entity \"mcic_cic_core\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\"" {  } { { "mcic_cic.vhd" "cic_core" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding " "Elaborating entity \"auk_dspip_roundsat_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding\"" {  } { { "mcic_cic.vhd" "auk_dspip_output_rounding" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 56 " "Parameter \"LPM_WIDTH\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvi " "Found entity 1: add_sub_pvi" {  } { { "db/add_sub_pvi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_pvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pvi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_pvi:auto_generated " "Elaborating entity \"add_sub_pvi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_pvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 48 " "Parameter \"LPM_WIDTH\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qvi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_qvi:auto_generated " "Elaborating entity \"add_sub_qvi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_qvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_2" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 40 " "Parameter \"LPM_WIDTH\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ivi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ivi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ivi " "Found entity 1: add_sub_ivi" {  } { { "db/add_sub_ivi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_ivi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ivi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_ivi:auto_generated " "Elaborating entity \"add_sub_ivi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_ivi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_3" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kvi " "Found entity 1: add_sub_kvi" {  } { { "db/add_sub_kvi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_kvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kvi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_kvi:auto_generated " "Elaborating entity \"add_sub_kvi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_kvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_4" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mvi " "Found entity 1: add_sub_mvi" {  } { { "db/add_sub_mvi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_mvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mvi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_mvi:auto_generated " "Elaborating entity \"add_sub_mvi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_mvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\"" {  } { { "mcic_cic.vhd" "in_fifo" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\"" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 232 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1 " "Parameter \"lpm_numwords\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""}  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 232 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_regfifo mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo " "Elaborating entity \"a_regfifo\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 254 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926507 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo\", which is child of megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\"" {  } { { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 254 4 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 232 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_downsample_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst " "Elaborating entity \"auk_dspip_downsample_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst\"" {  } { { "mcic_cic.vhd" "auk_dspip_downsample_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0 " "Elaborating entity \"auk_dspip_differentiator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\"" {  } { { "mcic_cic.vhd" "auk_dspip_differentiator_0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|auk_dspip_delay_cic_131:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|auk_dspip_delay_cic_131:\\glogic:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "\\glogic:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 22 " "Parameter \"LPM_WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""}  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j0j " "Found entity 1: add_sub_j0j" {  } { { "db/add_sub_j0j.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_j0j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j0j mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\|add_sub_j0j:auto_generated " "Elaborating entity \"add_sub_j0j\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\|add_sub_j0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1 " "Elaborating entity \"auk_dspip_differentiator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\"" {  } { { "mcic_cic.vhd" "auk_dspip_differentiator_1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|auk_dspip_delay_cic_131:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|auk_dspip_delay_cic_131:\\glogic:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "\\glogic:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""}  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i0j " "Found entity 1: add_sub_i0j" {  } { { "db/add_sub_i0j.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_i0j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i0j mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\|add_sub_i0j:auto_generated " "Elaborating entity \"add_sub_i0j\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\|add_sub_i0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2 " "Elaborating entity \"auk_dspip_differentiator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\"" {  } { { "mcic_cic.vhd" "auk_dspip_differentiator_2" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|auk_dspip_delay_cic_131:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|auk_dspip_delay_cic_131:\\glogic:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "\\glogic:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""}  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h0j " "Found entity 1: add_sub_h0j" {  } { { "db/add_sub_h0j.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_h0j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h0j mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\|add_sub_h0j:auto_generated " "Elaborating entity \"add_sub_h0j\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\|add_sub_h0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3 " "Elaborating entity \"auk_dspip_differentiator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\"" {  } { { "mcic_cic.vhd" "auk_dspip_differentiator_3" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|auk_dspip_delay_cic_131:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|auk_dspip_delay_cic_131:\\glogic:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "\\glogic:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""}  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p0j " "Found entity 1: add_sub_p0j" {  } { { "db/add_sub_p0j.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_p0j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p0j mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\|add_sub_p0j:auto_generated " "Elaborating entity \"add_sub_p0j\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\|add_sub_p0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mfir mDSP:u_mDSP\|mfir:u_i_mfir " "Elaborating entity \"mfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\"" {  } { { "mDSP.v" "u_i_mfir" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mfir_0002 mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst " "Elaborating entity \"mfir_0002\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\"" {  } { { "mfir.v" "mfir_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mfir_0002_ast mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst " "Elaborating entity \"mfir_0002_ast\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\"" {  } { { "mfir/mfir_0002.vhd" "mfir_0002_ast_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "mfir/mfir_0002_ast.vhd" "sink" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "mfir/mfir_0002_ast.vhd" "source" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "mfir/mfir_0002_ast.vhd" "intf_ctrl" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mfir_0002_rtl mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore " "Elaborating entity \"mfir_0002_rtl\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\"" {  } { { "mfir/mfir_0002_ast.vhd" "hpfircore" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "mfir/mfir_0002_rtl.vhd" "u0_m0_wo0_memread" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "mfir/mfir_0002_rtl.vhd" "u0_m0_wo0_compute" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_compute_q_18 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_compute_q_18\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_u0_m0_wo0_compute_q_18" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_xIn_0_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_xIn_0_13\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_xIn_0_13" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_in0_m0_wi0_wo0_assign_sel_q_13" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\"" {  } { { "mfir/mfir_0002_rtl.vhd" "u0_m0_wo0_wi0_delayr0_dmem" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\"" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 360 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem " "Instantiated megafunction \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""}  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 360 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840927175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2o3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e2o3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2o3 " "Found entity 1: altsyncram_e2o3" {  } { { "db/altsyncram_e2o3.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_e2o3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840927277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840927277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e2o3 mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\|altsyncram_e2o3:auto_generated " "Elaborating entity \"altsyncram_e2o3\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\|altsyncram_e2o3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_u0_m0_wo0_wi0_delayr0_q_15" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\"" {  } { { "mfir/mfir_0002_rtl.vhd" "u0_m0_wo0_mtree_mult1_10_component" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\"" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 446 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component " "Instantiated megafunction \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""}  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 446 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840927318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4eu " "Found entity 1: mult_4eu" {  } { { "db/mult_4eu.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mult_4eu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840927386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840927386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4eu mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\|mult_4eu:auto_generated " "Elaborating entity \"mult_4eu\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\|mult_4eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_u0_m0_wo0_wi0_delayr1_q_14" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\gen_outp_blk:0:outp_blk\"" {  } { { "mfir/mfir_0002_ast.vhd" "\\gen_outp_blk:0:outp_blk" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_send serial_send:u_serial_send " "Elaborating entity \"serial_send\" for hierarchy \"serial_send:u_serial_send\"" {  } { { "SDRreceiver.v" "u_serial_send" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927642 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "pcc_d ux0219 15 16 " "Port \"pcc_d\" on the entity instantiation of \"ux0219\" is connected to a signal of width 15. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "mnco_st.v" "ux0219" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 284 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1504840928145 "|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_nco_apr_dxx:ux0219"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[0\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 39 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[1\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 71 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[2\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 103 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[3\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 135 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[4\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 167 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[5\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 199 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[6\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 231 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[7\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 263 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[20\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 679 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[21\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 711 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[0\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 39 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[1\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 71 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[2\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 103 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[3\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 135 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[4\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 167 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[5\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 199 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[6\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 231 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[7\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 263 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[20\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 679 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[21\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 711 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a21"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1504840928595 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1504840928595 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 23 " "Parameter TAP_DISTANCE set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931497 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1504840931497 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mDSP:u_mDSP\|multiply:u_multiply\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mDSP:u_mDSP\|multiply:u_multiply\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931498 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mDSP:u_mDSP\|multiply:u_multiply\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mDSP:u_mDSP\|multiply:u_multiply\|Mult1\"" {  } { { "multiply.v" "Mult1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931498 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1504840931498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 23 " "Parameter \"TAP_DISTANCE\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931543 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840931543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bkm " "Found entity 1: shift_taps_bkm" {  } { { "db/shift_taps_bkm.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/shift_taps_bkm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1b1 " "Found entity 1: altsyncram_s1b1" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_s1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqf " "Found entity 1: cntr_pqf" {  } { { "db/cntr_pqf.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_pqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fah " "Found entity 1: cntr_fah" {  } { { "db/cntr_fah.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_fah.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931904 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840931904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0jm " "Found entity 1: shift_taps_0jm" {  } { { "db/shift_taps_0jm.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/shift_taps_0jm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uua1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uua1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uua1 " "Found entity 1: altsyncram_uua1" {  } { { "db/altsyncram_uua1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_uua1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840932041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840932041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840932109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840932109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8h " "Found entity 1: cntr_r8h" {  } { { "db/cntr_r8h.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_r8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840932177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840932177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|multiply:u_multiply\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|multiply:u_multiply\|lpm_mult:Mult0\"" {  } { { "multiply.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|multiply:u_multiply\|lpm_mult:Mult0 " "Instantiated megafunction \"mDSP:u_mDSP\|multiply:u_multiply\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""}  } { { "multiply.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840932186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l5t " "Found entity 1: mult_l5t" {  } { { "db/mult_l5t.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mult_l5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840932254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840932254 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1504840932844 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 487 -1 0 } } { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 620 -1 0 } } { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 321 -1 0 } } { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 345 -1 0 } } { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 71 -1 0 } } { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 72 -1 0 } } { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 73 -1 0 } } { "db/shift_taps_bkm.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/shift_taps_bkm.tdf" 38 2 0 } } { "asj_dxx_g.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx_g.v" 35 -1 0 } } { "db/shift_taps_0jm.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/shift_taps_0jm.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1504840933083 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1504840933083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1504840934618 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "75 " "75 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1504840936176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1504840937390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840937390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4982 " "Implemented 4982 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4848 " "Implemented 4848 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_RAMS" "66 " "Implemented 66 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "48 " "Implemented 48 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1504840938225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1504840938225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "616 " "Peak virtual memory: 616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504840938293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 08 11:22:18 2017 " "Processing ended: Fri Sep 08 11:22:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504840938293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504840938293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504840938293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504840938293 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504840922830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504840922830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 11:22:02 2017 " "Processing started: Fri Sep 08 11:22:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504840922830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504840922830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRreceiver -c SDRreceiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRreceiver -c SDRreceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504840922831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1504840923136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrreceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrreceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRreceiver " "Found entity 1: SDRreceiver" {  } { { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpll.v 1 1 " "Found 1 design units, including 1 entities, in source file mpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpll " "Found entity 1: mpll" {  } { { "mpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mpll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "multiply.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdsp.v 1 1 " "Found 1 design units, including 1 entities, in source file mdsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mDSP " "Found entity 1: mDSP" {  } { { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mnco_st.v 1 1 " "Found 1 design units, including 1 entities, in source file mnco_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 mnco_st " "Found entity 1: mnco_st" {  } { { "mnco_st.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mnco.v 1 1 " "Found 1 design units, including 1 entities, in source file mnco.v" { { "Info" "ISGN_ENTITY_NAME" "1 mnco " "Found entity 1: mnco" {  } { { "mnco.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcic.v 1 1 " "Found 1 design units, including 1 entities, in source file mcic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcic " "Found entity 1: mcic" {  } { { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcic_cic.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mcic_cic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcic_cic_core-arch_of_mcic_cic_core " "Found design unit 1: mcic_cic_core-arch_of_mcic_cic_core" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mcic_cic-struct " "Found design unit 2: mcic_cic-struct" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 479 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""} { "Info" "ISGN_ENTITY_NAME" "1 mcic_cic_core " "Found entity 1: mcic_cic_core" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""} { "Info" "ISGN_ENTITY_NAME" "2 mcic_cic " "Found entity 2: mcic_cic" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_cic_lib_pkg_cic_131.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic-library/auk_dspip_cic_lib_pkg_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg_cic_131 " "Found design unit 1: auk_dspip_cic_lib_pkg_cic_131" {  } { { "cic-library/auk_dspip_cic_lib_pkg_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_cic_lib_pkg_cic_131.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_differentiator_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_differentiator_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator_cic_131-SYN " "Found design unit 1: auk_dspip_differentiator_cic_131-SYN" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923711 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator_cic_131 " "Found entity 1: auk_dspip_differentiator_cic_131" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_downsample_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_downsample_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_downsample_cic_131-SYN " "Found design unit 1: auk_dspip_downsample_cic_131-SYN" {  } { { "cic-library/auk_dspip_downsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_downsample_cic_131.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923727 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample_cic_131 " "Found entity 1: auk_dspip_downsample_cic_131" {  } { { "cic-library/auk_dspip_downsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_downsample_cic_131.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_variable_downsample_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_variable_downsample_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_variable_downsample_cic_131-SYN " "Found design unit 1: auk_dspip_variable_downsample_cic_131-SYN" {  } { { "cic-library/auk_dspip_variable_downsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_variable_downsample_cic_131.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923743 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample_cic_131 " "Found entity 1: auk_dspip_variable_downsample_cic_131" {  } { { "cic-library/auk_dspip_variable_downsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_variable_downsample_cic_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_integrator_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_integrator_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator_cic_131-SYN " "Found design unit 1: auk_dspip_integrator_cic_131-SYN" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923767 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator_cic_131 " "Found entity 1: auk_dspip_integrator_cic_131" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_upsample_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_upsample_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample_cic_131-SYN " "Found design unit 1: auk_dspip_upsample_cic_131-SYN" {  } { { "cic-library/auk_dspip_upsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_upsample_cic_131.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923780 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample_cic_131 " "Found entity 1: auk_dspip_upsample_cic_131" {  } { { "cic-library/auk_dspip_upsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_upsample_cic_131.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_math_pkg_cic_131.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic-library/auk_dspip_math_pkg_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_cic_131 " "Found design unit 1: auk_dspip_math_pkg_cic_131" {  } { { "cic-library/auk_dspip_math_pkg_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_math_pkg_cic_131.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923812 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_cic_131-body " "Found design unit 2: auk_dspip_math_pkg_cic_131-body" {  } { { "cic-library/auk_dspip_math_pkg_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_math_pkg_cic_131.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_lib_pkg_cic_131.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic-library/auk_dspip_lib_pkg_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_cic_131 " "Found design unit 1: auk_dspip_lib_pkg_cic_131" {  } { { "cic-library/auk_dspip_lib_pkg_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_lib_pkg_cic_131.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_delay_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_delay_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay_cic_131-rtl " "Found design unit 1: auk_dspip_delay_cic_131-rtl" {  } { { "cic-library/auk_dspip_delay_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_delay_cic_131.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923899 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay_cic_131 " "Found entity 1: auk_dspip_delay_cic_131" {  } { { "cic-library/auk_dspip_delay_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_delay_cic_131.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_fastadd_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_fastadd_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd_cic_131-beh " "Found design unit 1: auk_dspip_fastadd_cic_131-beh" {  } { { "cic-library/auk_dspip_fastadd_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_fastadd_cic_131.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923915 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd_cic_131 " "Found entity 1: auk_dspip_fastadd_cic_131" {  } { { "cic-library/auk_dspip_fastadd_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_fastadd_cic_131.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_fastaddsub_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_fastaddsub_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub_cic_131-beh " "Found design unit 1: auk_dspip_fastaddsub_cic_131-beh" {  } { { "cic-library/auk_dspip_fastaddsub_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_fastaddsub_cic_131.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923938 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub_cic_131 " "Found entity 1: auk_dspip_fastaddsub_cic_131" {  } { { "cic-library/auk_dspip_fastaddsub_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_fastaddsub_cic_131.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_cic_131-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_cic_131-rtl" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924004 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_cic_131 " "Found entity 1: auk_dspip_avalon_streaming_sink_cic_131" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_cic_131-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_cic_131-rtl" {  } { { "cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924060 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_cic_131 " "Found entity 1: auk_dspip_avalon_streaming_source_cic_131" {  } { { "cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_cic_131-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_cic_131-struct" {  } { { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924080 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_cic_131 " "Found entity 1: auk_dspip_avalon_streaming_controller_cic_131" {  } { { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_roundsat_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_roundsat_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_cic_131-beh " "Found design unit 1: auk_dspip_roundsat_cic_131-beh" {  } { { "cic-library/auk_dspip_roundsat_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_roundsat_cic_131.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924115 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_cic_131 " "Found entity 1: auk_dspip_roundsat_cic_131" {  } { { "cic-library/auk_dspip_roundsat_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_roundsat_cic_131.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir.v 1 1 " "Found 1 design units, including 1 entities, in source file mfir.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfir " "Found entity 1: mfir" {  } { { "mfir.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mfir/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "mfir/altera_avalon_sc_fifo.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mfir/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (mfir) " "Found design unit 1: auk_dspip_math_pkg_hpfir (mfir)" {  } { { "mfir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924123 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "mfir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mfir/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (mfir) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (mfir)" {  } { { "mfir/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924127 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924129 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924132 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "mfir/auk_dspip_roundsat_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924134 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "mfir/auk_dspip_roundsat_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mfir/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (mfir) " "Found design unit 1: dspba_library_package (mfir)" {  } { { "mfir/dspba_library_package.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/dspba_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "mfir/dspba_library.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/dspba_library.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924137 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "mfir/dspba_library.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/mfir_0002_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/mfir_0002_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mfir_0002_rtl-normal " "Found design unit 1: mfir_0002_rtl-normal" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924142 ""} { "Info" "ISGN_ENTITY_NAME" "1 mfir_0002_rtl " "Found entity 1: mfir_0002_rtl" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/mfir_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/mfir_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mfir_0002_ast-struct " "Found design unit 1: mfir_0002_ast-struct" {  } { { "mfir/mfir_0002_ast.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924144 ""} { "Info" "ISGN_ENTITY_NAME" "1 mfir_0002_ast " "Found entity 1: mfir_0002_ast" {  } { { "mfir/mfir_0002_ast.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/mfir_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/mfir_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mfir_0002-syn " "Found design unit 1: mfir_0002-syn" {  } { { "mfir/mfir_0002.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924146 ""} { "Info" "ISGN_ENTITY_NAME" "1 mfir_0002 " "Found entity 1: mfir_0002" {  } { { "mfir/mfir_0002.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_recv.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_recv.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_recv " "Found entity 1: serial_recv" {  } { { "serial_recv.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/serial_recv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_send.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_send " "Found entity 1: serial_send" {  } { { "serial_send.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/serial_send.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRreceiver " "Elaborating entity \"SDRreceiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1504840924305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpll mpll:u_mpll " "Elaborating entity \"mpll\" for hierarchy \"mpll:u_mpll\"" {  } { { "SDRreceiver.v" "u_mpll" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mpll:u_mpll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mpll:u_mpll\|altpll:altpll_component\"" {  } { { "mpll.v" "altpll_component" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mpll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpll:u_mpll\|altpll:altpll_component " "Elaborated megafunction instantiation \"mpll:u_mpll\|altpll:altpll_component\"" {  } { { "mpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mpll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840924347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpll:u_mpll\|altpll:altpll_component " "Instantiated megafunction \"mpll:u_mpll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 48 " "Parameter \"clk2_multiply_by\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""}  } { { "mpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mpll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840924348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpll_altpll " "Found entity 1: mpll_altpll" {  } { { "db/mpll_altpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mpll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpll_altpll mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated " "Elaborating entity \"mpll_altpll\" for hierarchy \"mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_recv serial_recv:u_serial_recv " "Elaborating entity \"serial_recv\" for hierarchy \"serial_recv:u_serial_recv\"" {  } { { "SDRreceiver.v" "u_serial_recv" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mDSP mDSP:u_mDSP " "Elaborating entity \"mDSP\" for hierarchy \"mDSP:u_mDSP\"" {  } { { "SDRreceiver.v" "u_mDSP" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mnco mDSP:u_mDSP\|mnco:u_mnco " "Elaborating entity \"mnco\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\"" {  } { { "mDSP.v" "u_mnco" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mnco_st mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst " "Elaborating entity \"mnco_st\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\"" {  } { { "mnco.v" "mnco_st_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cord_init.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cord_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_init " "Found entity 1: cord_init" {  } { { "cord_init.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_init.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_init mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_init:ci " "Elaborating entity \"cord_init\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_init:ci\"" {  } { { "mnco_st.v" "ci" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cord_fs.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cord_fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_fs " "Found entity 1: cord_fs" {  } { { "cord_fs.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_fs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_fs mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_fs:cfs " "Elaborating entity \"cord_fs\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_fs:cfs\"" {  } { { "mnco_st.v" "cfs" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cord_seg_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cord_seg_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_seg_sel " "Found entity 1: cord_seg_sel" {  } { { "cord_seg_sel.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_seg_sel.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_seg_sel mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_seg_sel:css " "Elaborating entity \"cord_seg_sel\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_seg_sel:css\"" {  } { { "mnco_st.v" "css" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "asj_altqmcpipe.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_altqmcpipe.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\"" {  } { { "mnco_st.v" "ux000" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "asj_altqmcpipe.v" "acc" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "asj_altqmcpipe.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""}  } { { "asj_altqmcpipe.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840924598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v4i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v4i " "Found entity 1: add_sub_v4i" {  } { { "db/add_sub_v4i.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_v4i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v4i mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_v4i:auto_generated " "Elaborating entity \"add_sub_v4i\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_v4i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "asj_dxx_g.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx_g.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx_g:ux001\"" {  } { { "mnco_st.v" "ux001" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "asj_dxx.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\"" {  } { { "mnco_st.v" "ux002" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "asj_dxx.v" "ux014" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "asj_dxx.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840924734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924735 ""}  } { { "asj_dxx.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840924735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tth " "Found entity 1: add_sub_tth" {  } { { "db/add_sub_tth.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_tth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tth mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_tth:auto_generated " "Elaborating entity \"add_sub_tth\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_tth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "asj_nco_apr_dxx.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_apr_dxx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_apr_dxx:ux0219\"" {  } { { "mnco_st.v" "ux0219" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cordic_zxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cordic_zxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_zxor_1p_lpm " "Found entity 1: cordic_zxor_1p_lpm" {  } { { "cordic_zxor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\"" {  } { { "mnco_st.v" "u3" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "cordic_zxor_1p_lpm.v" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "cordic_zxor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840924864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924864 ""}  } { { "cordic_zxor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840924864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nrg " "Found entity 1: add_sub_nrg" {  } { { "db/add_sub_nrg.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_nrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nrg mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_nrg:auto_generated " "Elaborating entity \"add_sub_nrg\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_nrg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cordic_sxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cordic_sxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_sxor_1p_lpm " "Found entity 1: cordic_sxor_1p_lpm" {  } { { "cordic_sxor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_sxor_1p_lpm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u4 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u4\"" {  } { { "mnco_st.v" "u4" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cordic_axor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cordic_axor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_axor_1p_lpm " "Found entity 1: cordic_axor_1p_lpm" {  } { { "cordic_axor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\"" {  } { { "mnco_st.v" "u5" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "cordic_axor_1p_lpm.v" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "cordic_axor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840925003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925003 ""}  } { { "cordic_axor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840925003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_48h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_48h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_48h " "Found entity 1: add_sub_48h" {  } { { "db/add_sub_48h.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_48h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_48h mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_48h:auto_generated " "Elaborating entity \"add_sub_48h\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_48h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u6 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u6\"" {  } { { "mnco_st.v" "u6" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u7 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u7\"" {  } { { "mnco_st.v" "u7" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u8 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u8\"" {  } { { "mnco_st.v" "u8" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u9 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u9\"" {  } { { "mnco_st.v" "u9" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u10 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u10\"" {  } { { "mnco_st.v" "u10" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u11 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u11\"" {  } { { "mnco_st.v" "u11" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u12 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u12\"" {  } { { "mnco_st.v" "u12" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u13 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u13\"" {  } { { "mnco_st.v" "u13" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u14 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u14\"" {  } { { "mnco_st.v" "u14" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u15 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u15\"" {  } { { "mnco_st.v" "u15" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u16 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u16\"" {  } { { "mnco_st.v" "u16" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u17 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u17\"" {  } { { "mnco_st.v" "u17" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u18 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u18\"" {  } { { "mnco_st.v" "u18" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u19 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u19\"" {  } { { "mnco_st.v" "u19" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u20 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u20\"" {  } { { "mnco_st.v" "u20" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u21 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u21\"" {  } { { "mnco_st.v" "u21" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u22 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u22\"" {  } { { "mnco_st.v" "u22" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u23 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u23\"" {  } { { "mnco_st.v" "u23" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u24 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u24\"" {  } { { "mnco_st.v" "u24" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u25 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u25\"" {  } { { "mnco_st.v" "u25" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u26 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u26\"" {  } { { "mnco_st.v" "u26" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u27 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u27\"" {  } { { "mnco_st.v" "u27" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u28 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u28\"" {  } { { "mnco_st.v" "u28" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u29 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u29\"" {  } { { "mnco_st.v" "u29" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cord_2c.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cord_2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_2c " "Found entity 1: cord_2c" {  } { { "cord_2c.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_2c.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_2c mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_2c:cordinv " "Elaborating entity \"cord_2c\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_2c:cordinv\"" {  } { { "mnco_st.v" "cordinv" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_crd.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_crd.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_crd " "Found entity 1: asj_crd" {  } { { "asj_crd.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_crd.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_crd mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_crd:ux005 " "Elaborating entity \"asj_crd\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_crd:ux005\"" {  } { { "mnco_st.v" "ux005" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/dop_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/dop_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dop_reg " "Found entity 1: dop_reg" {  } { { "dop_reg.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/dop_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dop_reg mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|dop_reg:dop " "Elaborating entity \"dop_reg\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|dop_reg:dop\"" {  } { { "mnco_st.v" "dop" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "asj_nco_isdr.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_isdr.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\"" {  } { { "mnco_st.v" "ux710isdr" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "asj_nco_isdr.v" "lpm_counter_component" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "asj_nco_isdr.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840925404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925404 ""}  } { { "asj_nco_isdr.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840925404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pri " "Found entity 1: cntr_pri" {  } { { "db/cntr_pri.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_pri.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pri mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_pri:auto_generated " "Elaborating entity \"cntr_pri\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_pri:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply mDSP:u_mDSP\|multiply:u_multiply " "Elaborating entity \"multiply\" for hierarchy \"mDSP:u_mDSP\|multiply:u_multiply\"" {  } { { "mDSP.v" "u_multiply" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcic mDSP:u_mDSP\|mcic:u_i_mcic " "Elaborating entity \"mcic\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\"" {  } { { "mDSP.v" "u_i_mcic" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcic_cic mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst " "Elaborating entity \"mcic_cic\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\"" {  } { { "mcic.v" "mcic_cic_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\"" {  } { { "mcic_cic.vhd" "aii_sink" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 1 " "Parameter \"almost_empty_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 7 " "Parameter \"lpm_numwords\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=Auto " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""}  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840925556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bhh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bhh1 " "Found entity 1: scfifo_bhh1" {  } { { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bhh1 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated " "Elaborating entity \"scfifo_bhh1\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4s81 " "Found entity 1: a_dpfifo_4s81" {  } { { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4s81 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo " "Elaborating entity \"a_dpfifo_4s81\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\"" {  } { { "db/scfifo_bhh1.tdf" "dpfifo" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msf1 " "Found entity 1: altsyncram_msf1" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msf1 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram " "Elaborating entity \"altsyncram_msf1\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\"" {  } { { "db/a_dpfifo_4s81.tdf" "FIFOram" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_4s81.tdf" "almost_full_comparer" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_4s81.tdf" "two_comparison" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_4s81.tdf" "rd_ptr_msb" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_4s81.tdf" "usedw_counter" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_4s81.tdf" "wr_ptr" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_source_cic_131:aii_source " "Elaborating entity \"auk_dspip_avalon_streaming_source_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_source_cic_131:aii_source\"" {  } { { "mcic_cic.vhd" "aii_source" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_controller_cic_131:aii_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_controller_cic_131:aii_controller\"" {  } { { "mcic_cic.vhd" "aii_controller" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcic_cic_core mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core " "Elaborating entity \"mcic_cic_core\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\"" {  } { { "mcic_cic.vhd" "cic_core" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding " "Elaborating entity \"auk_dspip_roundsat_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding\"" {  } { { "mcic_cic.vhd" "auk_dspip_output_rounding" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 56 " "Parameter \"LPM_WIDTH\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvi " "Found entity 1: add_sub_pvi" {  } { { "db/add_sub_pvi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_pvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pvi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_pvi:auto_generated " "Elaborating entity \"add_sub_pvi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_pvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 48 " "Parameter \"LPM_WIDTH\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qvi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_qvi:auto_generated " "Elaborating entity \"add_sub_qvi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_qvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_2" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 40 " "Parameter \"LPM_WIDTH\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ivi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ivi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ivi " "Found entity 1: add_sub_ivi" {  } { { "db/add_sub_ivi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_ivi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ivi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_ivi:auto_generated " "Elaborating entity \"add_sub_ivi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_ivi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_3" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kvi " "Found entity 1: add_sub_kvi" {  } { { "db/add_sub_kvi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_kvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kvi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_kvi:auto_generated " "Elaborating entity \"add_sub_kvi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_kvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_4" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mvi " "Found entity 1: add_sub_mvi" {  } { { "db/add_sub_mvi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_mvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mvi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_mvi:auto_generated " "Elaborating entity \"add_sub_mvi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_mvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\"" {  } { { "mcic_cic.vhd" "in_fifo" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\"" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 232 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1 " "Parameter \"lpm_numwords\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""}  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 232 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_regfifo mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo " "Elaborating entity \"a_regfifo\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 254 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926507 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo\", which is child of megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\"" {  } { { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 254 4 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 232 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_downsample_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst " "Elaborating entity \"auk_dspip_downsample_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst\"" {  } { { "mcic_cic.vhd" "auk_dspip_downsample_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0 " "Elaborating entity \"auk_dspip_differentiator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\"" {  } { { "mcic_cic.vhd" "auk_dspip_differentiator_0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|auk_dspip_delay_cic_131:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|auk_dspip_delay_cic_131:\\glogic:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "\\glogic:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 22 " "Parameter \"LPM_WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""}  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j0j " "Found entity 1: add_sub_j0j" {  } { { "db/add_sub_j0j.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_j0j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j0j mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\|add_sub_j0j:auto_generated " "Elaborating entity \"add_sub_j0j\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\|add_sub_j0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1 " "Elaborating entity \"auk_dspip_differentiator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\"" {  } { { "mcic_cic.vhd" "auk_dspip_differentiator_1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|auk_dspip_delay_cic_131:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|auk_dspip_delay_cic_131:\\glogic:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "\\glogic:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""}  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i0j " "Found entity 1: add_sub_i0j" {  } { { "db/add_sub_i0j.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_i0j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i0j mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\|add_sub_i0j:auto_generated " "Elaborating entity \"add_sub_i0j\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\|add_sub_i0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2 " "Elaborating entity \"auk_dspip_differentiator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\"" {  } { { "mcic_cic.vhd" "auk_dspip_differentiator_2" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|auk_dspip_delay_cic_131:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|auk_dspip_delay_cic_131:\\glogic:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "\\glogic:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""}  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h0j " "Found entity 1: add_sub_h0j" {  } { { "db/add_sub_h0j.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_h0j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h0j mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\|add_sub_h0j:auto_generated " "Elaborating entity \"add_sub_h0j\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\|add_sub_h0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3 " "Elaborating entity \"auk_dspip_differentiator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\"" {  } { { "mcic_cic.vhd" "auk_dspip_differentiator_3" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|auk_dspip_delay_cic_131:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|auk_dspip_delay_cic_131:\\glogic:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "\\glogic:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""}  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p0j " "Found entity 1: add_sub_p0j" {  } { { "db/add_sub_p0j.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_p0j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p0j mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\|add_sub_p0j:auto_generated " "Elaborating entity \"add_sub_p0j\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\|add_sub_p0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mfir mDSP:u_mDSP\|mfir:u_i_mfir " "Elaborating entity \"mfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\"" {  } { { "mDSP.v" "u_i_mfir" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mfir_0002 mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst " "Elaborating entity \"mfir_0002\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\"" {  } { { "mfir.v" "mfir_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mfir_0002_ast mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst " "Elaborating entity \"mfir_0002_ast\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\"" {  } { { "mfir/mfir_0002.vhd" "mfir_0002_ast_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "mfir/mfir_0002_ast.vhd" "sink" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "mfir/mfir_0002_ast.vhd" "source" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "mfir/mfir_0002_ast.vhd" "intf_ctrl" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mfir_0002_rtl mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore " "Elaborating entity \"mfir_0002_rtl\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\"" {  } { { "mfir/mfir_0002_ast.vhd" "hpfircore" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "mfir/mfir_0002_rtl.vhd" "u0_m0_wo0_memread" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "mfir/mfir_0002_rtl.vhd" "u0_m0_wo0_compute" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_compute_q_18 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_compute_q_18\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_u0_m0_wo0_compute_q_18" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_xIn_0_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_xIn_0_13\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_xIn_0_13" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_in0_m0_wi0_wo0_assign_sel_q_13" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\"" {  } { { "mfir/mfir_0002_rtl.vhd" "u0_m0_wo0_wi0_delayr0_dmem" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\"" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 360 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem " "Instantiated megafunction \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""}  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 360 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840927175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2o3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e2o3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2o3 " "Found entity 1: altsyncram_e2o3" {  } { { "db/altsyncram_e2o3.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_e2o3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840927277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840927277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e2o3 mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\|altsyncram_e2o3:auto_generated " "Elaborating entity \"altsyncram_e2o3\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\|altsyncram_e2o3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_u0_m0_wo0_wi0_delayr0_q_15" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\"" {  } { { "mfir/mfir_0002_rtl.vhd" "u0_m0_wo0_mtree_mult1_10_component" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\"" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 446 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component " "Instantiated megafunction \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""}  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 446 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840927318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4eu " "Found entity 1: mult_4eu" {  } { { "db/mult_4eu.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mult_4eu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840927386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840927386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4eu mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\|mult_4eu:auto_generated " "Elaborating entity \"mult_4eu\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\|mult_4eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_u0_m0_wo0_wi0_delayr1_q_14" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\gen_outp_blk:0:outp_blk\"" {  } { { "mfir/mfir_0002_ast.vhd" "\\gen_outp_blk:0:outp_blk" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_send serial_send:u_serial_send " "Elaborating entity \"serial_send\" for hierarchy \"serial_send:u_serial_send\"" {  } { { "SDRreceiver.v" "u_serial_send" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927642 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "pcc_d ux0219 15 16 " "Port \"pcc_d\" on the entity instantiation of \"ux0219\" is connected to a signal of width 15. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "mnco_st.v" "ux0219" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 284 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1504840928145 "|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_nco_apr_dxx:ux0219"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[0\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 39 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[1\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 71 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[2\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 103 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[3\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 135 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[4\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 167 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[5\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 199 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[6\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 231 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[7\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 263 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[20\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 679 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[21\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 711 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[0\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 39 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[1\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 71 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[2\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 103 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[3\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 135 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[4\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 167 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[5\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 199 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[6\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 231 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[7\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 263 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[20\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 679 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[21\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 711 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a21"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1504840928595 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1504840928595 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 23 " "Parameter TAP_DISTANCE set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931497 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1504840931497 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mDSP:u_mDSP\|multiply:u_multiply\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mDSP:u_mDSP\|multiply:u_multiply\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931498 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mDSP:u_mDSP\|multiply:u_multiply\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mDSP:u_mDSP\|multiply:u_multiply\|Mult1\"" {  } { { "multiply.v" "Mult1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931498 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1504840931498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 23 " "Parameter \"TAP_DISTANCE\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931543 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840931543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bkm " "Found entity 1: shift_taps_bkm" {  } { { "db/shift_taps_bkm.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/shift_taps_bkm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1b1 " "Found entity 1: altsyncram_s1b1" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_s1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqf " "Found entity 1: cntr_pqf" {  } { { "db/cntr_pqf.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_pqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fah " "Found entity 1: cntr_fah" {  } { { "db/cntr_fah.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_fah.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931904 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840931904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0jm " "Found entity 1: shift_taps_0jm" {  } { { "db/shift_taps_0jm.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/shift_taps_0jm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uua1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uua1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uua1 " "Found entity 1: altsyncram_uua1" {  } { { "db/altsyncram_uua1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_uua1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840932041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840932041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840932109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840932109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8h " "Found entity 1: cntr_r8h" {  } { { "db/cntr_r8h.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_r8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840932177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840932177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|multiply:u_multiply\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|multiply:u_multiply\|lpm_mult:Mult0\"" {  } { { "multiply.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|multiply:u_multiply\|lpm_mult:Mult0 " "Instantiated megafunction \"mDSP:u_mDSP\|multiply:u_multiply\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""}  } { { "multiply.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840932186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l5t " "Found entity 1: mult_l5t" {  } { { "db/mult_l5t.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mult_l5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840932254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840932254 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1504840932844 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 487 -1 0 } } { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 620 -1 0 } } { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 321 -1 0 } } { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 345 -1 0 } } { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 71 -1 0 } } { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 72 -1 0 } } { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 73 -1 0 } } { "db/shift_taps_bkm.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/shift_taps_bkm.tdf" 38 2 0 } } { "asj_dxx_g.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx_g.v" 35 -1 0 } } { "db/shift_taps_0jm.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/shift_taps_0jm.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1504840933083 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1504840933083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1504840934618 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "75 " "75 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1504840936176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1504840937390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840937390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4982 " "Implemented 4982 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4848 " "Implemented 4848 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_RAMS" "66 " "Implemented 66 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "48 " "Implemented 48 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1504840938225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1504840938225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "616 " "Peak virtual memory: 616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504840938293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 08 11:22:18 2017 " "Processing ended: Fri Sep 08 11:22:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504840938293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504840938293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504840938293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504840938293 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504840941971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504840941972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 11:22:19 2017 " "Processing started: Fri Sep 08 11:22:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504840941972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1504840941972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SDRreceiver -c SDRreceiver " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SDRreceiver -c SDRreceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1504840941972 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1504840942109 ""}
{ "Info" "0" "" "Project  = SDRreceiver" {  } {  } 0 0 "Project  = SDRreceiver" 0 0 "Fitter" 0 0 1504840942109 ""}
{ "Info" "0" "" "Revision = SDRreceiver" {  } {  } 0 0 "Revision = SDRreceiver" 0 0 "Fitter" 0 0 1504840942110 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504840922830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504840922830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 11:22:02 2017 " "Processing started: Fri Sep 08 11:22:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504840922830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504840922830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRreceiver -c SDRreceiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRreceiver -c SDRreceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504840922831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1504840923136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrreceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrreceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRreceiver " "Found entity 1: SDRreceiver" {  } { { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpll.v 1 1 " "Found 1 design units, including 1 entities, in source file mpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpll " "Found entity 1: mpll" {  } { { "mpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mpll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "multiply.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdsp.v 1 1 " "Found 1 design units, including 1 entities, in source file mdsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mDSP " "Found entity 1: mDSP" {  } { { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mnco_st.v 1 1 " "Found 1 design units, including 1 entities, in source file mnco_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 mnco_st " "Found entity 1: mnco_st" {  } { { "mnco_st.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mnco.v 1 1 " "Found 1 design units, including 1 entities, in source file mnco.v" { { "Info" "ISGN_ENTITY_NAME" "1 mnco " "Found entity 1: mnco" {  } { { "mnco.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcic.v 1 1 " "Found 1 design units, including 1 entities, in source file mcic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcic " "Found entity 1: mcic" {  } { { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcic_cic.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mcic_cic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcic_cic_core-arch_of_mcic_cic_core " "Found design unit 1: mcic_cic_core-arch_of_mcic_cic_core" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mcic_cic-struct " "Found design unit 2: mcic_cic-struct" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 479 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""} { "Info" "ISGN_ENTITY_NAME" "1 mcic_cic_core " "Found entity 1: mcic_cic_core" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""} { "Info" "ISGN_ENTITY_NAME" "2 mcic_cic " "Found entity 2: mcic_cic" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_cic_lib_pkg_cic_131.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic-library/auk_dspip_cic_lib_pkg_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg_cic_131 " "Found design unit 1: auk_dspip_cic_lib_pkg_cic_131" {  } { { "cic-library/auk_dspip_cic_lib_pkg_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_cic_lib_pkg_cic_131.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_differentiator_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_differentiator_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator_cic_131-SYN " "Found design unit 1: auk_dspip_differentiator_cic_131-SYN" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923711 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator_cic_131 " "Found entity 1: auk_dspip_differentiator_cic_131" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_downsample_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_downsample_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_downsample_cic_131-SYN " "Found design unit 1: auk_dspip_downsample_cic_131-SYN" {  } { { "cic-library/auk_dspip_downsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_downsample_cic_131.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923727 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample_cic_131 " "Found entity 1: auk_dspip_downsample_cic_131" {  } { { "cic-library/auk_dspip_downsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_downsample_cic_131.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_variable_downsample_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_variable_downsample_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_variable_downsample_cic_131-SYN " "Found design unit 1: auk_dspip_variable_downsample_cic_131-SYN" {  } { { "cic-library/auk_dspip_variable_downsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_variable_downsample_cic_131.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923743 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample_cic_131 " "Found entity 1: auk_dspip_variable_downsample_cic_131" {  } { { "cic-library/auk_dspip_variable_downsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_variable_downsample_cic_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_integrator_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_integrator_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator_cic_131-SYN " "Found design unit 1: auk_dspip_integrator_cic_131-SYN" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923767 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator_cic_131 " "Found entity 1: auk_dspip_integrator_cic_131" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_upsample_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_upsample_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample_cic_131-SYN " "Found design unit 1: auk_dspip_upsample_cic_131-SYN" {  } { { "cic-library/auk_dspip_upsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_upsample_cic_131.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923780 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample_cic_131 " "Found entity 1: auk_dspip_upsample_cic_131" {  } { { "cic-library/auk_dspip_upsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_upsample_cic_131.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_math_pkg_cic_131.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic-library/auk_dspip_math_pkg_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_cic_131 " "Found design unit 1: auk_dspip_math_pkg_cic_131" {  } { { "cic-library/auk_dspip_math_pkg_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_math_pkg_cic_131.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923812 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_cic_131-body " "Found design unit 2: auk_dspip_math_pkg_cic_131-body" {  } { { "cic-library/auk_dspip_math_pkg_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_math_pkg_cic_131.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_lib_pkg_cic_131.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic-library/auk_dspip_lib_pkg_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_cic_131 " "Found design unit 1: auk_dspip_lib_pkg_cic_131" {  } { { "cic-library/auk_dspip_lib_pkg_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_lib_pkg_cic_131.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_delay_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_delay_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay_cic_131-rtl " "Found design unit 1: auk_dspip_delay_cic_131-rtl" {  } { { "cic-library/auk_dspip_delay_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_delay_cic_131.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923899 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay_cic_131 " "Found entity 1: auk_dspip_delay_cic_131" {  } { { "cic-library/auk_dspip_delay_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_delay_cic_131.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_fastadd_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_fastadd_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd_cic_131-beh " "Found design unit 1: auk_dspip_fastadd_cic_131-beh" {  } { { "cic-library/auk_dspip_fastadd_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_fastadd_cic_131.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923915 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd_cic_131 " "Found entity 1: auk_dspip_fastadd_cic_131" {  } { { "cic-library/auk_dspip_fastadd_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_fastadd_cic_131.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_fastaddsub_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_fastaddsub_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub_cic_131-beh " "Found design unit 1: auk_dspip_fastaddsub_cic_131-beh" {  } { { "cic-library/auk_dspip_fastaddsub_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_fastaddsub_cic_131.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923938 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub_cic_131 " "Found entity 1: auk_dspip_fastaddsub_cic_131" {  } { { "cic-library/auk_dspip_fastaddsub_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_fastaddsub_cic_131.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_cic_131-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_cic_131-rtl" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924004 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_cic_131 " "Found entity 1: auk_dspip_avalon_streaming_sink_cic_131" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_cic_131-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_cic_131-rtl" {  } { { "cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924060 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_cic_131 " "Found entity 1: auk_dspip_avalon_streaming_source_cic_131" {  } { { "cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_cic_131-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_cic_131-struct" {  } { { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924080 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_cic_131 " "Found entity 1: auk_dspip_avalon_streaming_controller_cic_131" {  } { { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_roundsat_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_roundsat_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_cic_131-beh " "Found design unit 1: auk_dspip_roundsat_cic_131-beh" {  } { { "cic-library/auk_dspip_roundsat_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_roundsat_cic_131.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924115 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_cic_131 " "Found entity 1: auk_dspip_roundsat_cic_131" {  } { { "cic-library/auk_dspip_roundsat_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_roundsat_cic_131.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir.v 1 1 " "Found 1 design units, including 1 entities, in source file mfir.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfir " "Found entity 1: mfir" {  } { { "mfir.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mfir/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "mfir/altera_avalon_sc_fifo.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mfir/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (mfir) " "Found design unit 1: auk_dspip_math_pkg_hpfir (mfir)" {  } { { "mfir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924123 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "mfir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mfir/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (mfir) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (mfir)" {  } { { "mfir/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924127 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924129 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924132 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "mfir/auk_dspip_roundsat_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924134 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "mfir/auk_dspip_roundsat_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mfir/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (mfir) " "Found design unit 1: dspba_library_package (mfir)" {  } { { "mfir/dspba_library_package.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/dspba_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "mfir/dspba_library.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/dspba_library.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924137 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "mfir/dspba_library.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/mfir_0002_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/mfir_0002_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mfir_0002_rtl-normal " "Found design unit 1: mfir_0002_rtl-normal" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924142 ""} { "Info" "ISGN_ENTITY_NAME" "1 mfir_0002_rtl " "Found entity 1: mfir_0002_rtl" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/mfir_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/mfir_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mfir_0002_ast-struct " "Found design unit 1: mfir_0002_ast-struct" {  } { { "mfir/mfir_0002_ast.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924144 ""} { "Info" "ISGN_ENTITY_NAME" "1 mfir_0002_ast " "Found entity 1: mfir_0002_ast" {  } { { "mfir/mfir_0002_ast.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/mfir_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/mfir_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mfir_0002-syn " "Found design unit 1: mfir_0002-syn" {  } { { "mfir/mfir_0002.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924146 ""} { "Info" "ISGN_ENTITY_NAME" "1 mfir_0002 " "Found entity 1: mfir_0002" {  } { { "mfir/mfir_0002.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_recv.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_recv.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_recv " "Found entity 1: serial_recv" {  } { { "serial_recv.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/serial_recv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_send.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_send " "Found entity 1: serial_send" {  } { { "serial_send.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/serial_send.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRreceiver " "Elaborating entity \"SDRreceiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1504840924305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpll mpll:u_mpll " "Elaborating entity \"mpll\" for hierarchy \"mpll:u_mpll\"" {  } { { "SDRreceiver.v" "u_mpll" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mpll:u_mpll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mpll:u_mpll\|altpll:altpll_component\"" {  } { { "mpll.v" "altpll_component" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mpll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpll:u_mpll\|altpll:altpll_component " "Elaborated megafunction instantiation \"mpll:u_mpll\|altpll:altpll_component\"" {  } { { "mpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mpll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840924347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpll:u_mpll\|altpll:altpll_component " "Instantiated megafunction \"mpll:u_mpll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 48 " "Parameter \"clk2_multiply_by\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""}  } { { "mpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mpll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840924348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpll_altpll " "Found entity 1: mpll_altpll" {  } { { "db/mpll_altpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mpll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpll_altpll mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated " "Elaborating entity \"mpll_altpll\" for hierarchy \"mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_recv serial_recv:u_serial_recv " "Elaborating entity \"serial_recv\" for hierarchy \"serial_recv:u_serial_recv\"" {  } { { "SDRreceiver.v" "u_serial_recv" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mDSP mDSP:u_mDSP " "Elaborating entity \"mDSP\" for hierarchy \"mDSP:u_mDSP\"" {  } { { "SDRreceiver.v" "u_mDSP" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mnco mDSP:u_mDSP\|mnco:u_mnco " "Elaborating entity \"mnco\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\"" {  } { { "mDSP.v" "u_mnco" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mnco_st mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst " "Elaborating entity \"mnco_st\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\"" {  } { { "mnco.v" "mnco_st_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cord_init.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cord_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_init " "Found entity 1: cord_init" {  } { { "cord_init.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_init.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_init mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_init:ci " "Elaborating entity \"cord_init\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_init:ci\"" {  } { { "mnco_st.v" "ci" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cord_fs.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cord_fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_fs " "Found entity 1: cord_fs" {  } { { "cord_fs.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_fs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_fs mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_fs:cfs " "Elaborating entity \"cord_fs\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_fs:cfs\"" {  } { { "mnco_st.v" "cfs" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cord_seg_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cord_seg_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_seg_sel " "Found entity 1: cord_seg_sel" {  } { { "cord_seg_sel.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_seg_sel.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_seg_sel mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_seg_sel:css " "Elaborating entity \"cord_seg_sel\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_seg_sel:css\"" {  } { { "mnco_st.v" "css" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "asj_altqmcpipe.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_altqmcpipe.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\"" {  } { { "mnco_st.v" "ux000" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "asj_altqmcpipe.v" "acc" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "asj_altqmcpipe.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""}  } { { "asj_altqmcpipe.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840924598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v4i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v4i " "Found entity 1: add_sub_v4i" {  } { { "db/add_sub_v4i.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_v4i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v4i mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_v4i:auto_generated " "Elaborating entity \"add_sub_v4i\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_v4i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "asj_dxx_g.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx_g.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx_g:ux001\"" {  } { { "mnco_st.v" "ux001" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "asj_dxx.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\"" {  } { { "mnco_st.v" "ux002" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "asj_dxx.v" "ux014" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "asj_dxx.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840924734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924735 ""}  } { { "asj_dxx.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840924735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tth " "Found entity 1: add_sub_tth" {  } { { "db/add_sub_tth.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_tth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tth mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_tth:auto_generated " "Elaborating entity \"add_sub_tth\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_tth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "asj_nco_apr_dxx.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_apr_dxx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_apr_dxx:ux0219\"" {  } { { "mnco_st.v" "ux0219" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cordic_zxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cordic_zxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_zxor_1p_lpm " "Found entity 1: cordic_zxor_1p_lpm" {  } { { "cordic_zxor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\"" {  } { { "mnco_st.v" "u3" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "cordic_zxor_1p_lpm.v" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "cordic_zxor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840924864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924864 ""}  } { { "cordic_zxor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840924864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nrg " "Found entity 1: add_sub_nrg" {  } { { "db/add_sub_nrg.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_nrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nrg mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_nrg:auto_generated " "Elaborating entity \"add_sub_nrg\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_nrg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cordic_sxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cordic_sxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_sxor_1p_lpm " "Found entity 1: cordic_sxor_1p_lpm" {  } { { "cordic_sxor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_sxor_1p_lpm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u4 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u4\"" {  } { { "mnco_st.v" "u4" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cordic_axor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cordic_axor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_axor_1p_lpm " "Found entity 1: cordic_axor_1p_lpm" {  } { { "cordic_axor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\"" {  } { { "mnco_st.v" "u5" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "cordic_axor_1p_lpm.v" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "cordic_axor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840925003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925003 ""}  } { { "cordic_axor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840925003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_48h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_48h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_48h " "Found entity 1: add_sub_48h" {  } { { "db/add_sub_48h.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_48h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_48h mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_48h:auto_generated " "Elaborating entity \"add_sub_48h\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_48h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u6 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u6\"" {  } { { "mnco_st.v" "u6" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u7 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u7\"" {  } { { "mnco_st.v" "u7" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u8 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u8\"" {  } { { "mnco_st.v" "u8" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u9 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u9\"" {  } { { "mnco_st.v" "u9" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u10 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u10\"" {  } { { "mnco_st.v" "u10" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u11 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u11\"" {  } { { "mnco_st.v" "u11" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u12 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u12\"" {  } { { "mnco_st.v" "u12" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u13 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u13\"" {  } { { "mnco_st.v" "u13" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u14 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u14\"" {  } { { "mnco_st.v" "u14" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u15 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u15\"" {  } { { "mnco_st.v" "u15" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u16 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u16\"" {  } { { "mnco_st.v" "u16" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u17 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u17\"" {  } { { "mnco_st.v" "u17" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u18 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u18\"" {  } { { "mnco_st.v" "u18" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u19 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u19\"" {  } { { "mnco_st.v" "u19" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u20 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u20\"" {  } { { "mnco_st.v" "u20" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u21 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u21\"" {  } { { "mnco_st.v" "u21" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u22 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u22\"" {  } { { "mnco_st.v" "u22" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u23 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u23\"" {  } { { "mnco_st.v" "u23" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u24 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u24\"" {  } { { "mnco_st.v" "u24" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u25 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u25\"" {  } { { "mnco_st.v" "u25" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u26 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u26\"" {  } { { "mnco_st.v" "u26" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u27 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u27\"" {  } { { "mnco_st.v" "u27" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u28 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u28\"" {  } { { "mnco_st.v" "u28" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u29 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u29\"" {  } { { "mnco_st.v" "u29" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cord_2c.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cord_2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_2c " "Found entity 1: cord_2c" {  } { { "cord_2c.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_2c.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_2c mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_2c:cordinv " "Elaborating entity \"cord_2c\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_2c:cordinv\"" {  } { { "mnco_st.v" "cordinv" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_crd.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_crd.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_crd " "Found entity 1: asj_crd" {  } { { "asj_crd.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_crd.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_crd mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_crd:ux005 " "Elaborating entity \"asj_crd\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_crd:ux005\"" {  } { { "mnco_st.v" "ux005" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/dop_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/dop_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dop_reg " "Found entity 1: dop_reg" {  } { { "dop_reg.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/dop_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dop_reg mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|dop_reg:dop " "Elaborating entity \"dop_reg\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|dop_reg:dop\"" {  } { { "mnco_st.v" "dop" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "asj_nco_isdr.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_isdr.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\"" {  } { { "mnco_st.v" "ux710isdr" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "asj_nco_isdr.v" "lpm_counter_component" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "asj_nco_isdr.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840925404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925404 ""}  } { { "asj_nco_isdr.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840925404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pri " "Found entity 1: cntr_pri" {  } { { "db/cntr_pri.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_pri.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pri mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_pri:auto_generated " "Elaborating entity \"cntr_pri\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_pri:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply mDSP:u_mDSP\|multiply:u_multiply " "Elaborating entity \"multiply\" for hierarchy \"mDSP:u_mDSP\|multiply:u_multiply\"" {  } { { "mDSP.v" "u_multiply" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcic mDSP:u_mDSP\|mcic:u_i_mcic " "Elaborating entity \"mcic\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\"" {  } { { "mDSP.v" "u_i_mcic" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcic_cic mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst " "Elaborating entity \"mcic_cic\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\"" {  } { { "mcic.v" "mcic_cic_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\"" {  } { { "mcic_cic.vhd" "aii_sink" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 1 " "Parameter \"almost_empty_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 7 " "Parameter \"lpm_numwords\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=Auto " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""}  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840925556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bhh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bhh1 " "Found entity 1: scfifo_bhh1" {  } { { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bhh1 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated " "Elaborating entity \"scfifo_bhh1\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4s81 " "Found entity 1: a_dpfifo_4s81" {  } { { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4s81 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo " "Elaborating entity \"a_dpfifo_4s81\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\"" {  } { { "db/scfifo_bhh1.tdf" "dpfifo" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msf1 " "Found entity 1: altsyncram_msf1" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msf1 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram " "Elaborating entity \"altsyncram_msf1\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\"" {  } { { "db/a_dpfifo_4s81.tdf" "FIFOram" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_4s81.tdf" "almost_full_comparer" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_4s81.tdf" "two_comparison" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_4s81.tdf" "rd_ptr_msb" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_4s81.tdf" "usedw_counter" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_4s81.tdf" "wr_ptr" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_source_cic_131:aii_source " "Elaborating entity \"auk_dspip_avalon_streaming_source_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_source_cic_131:aii_source\"" {  } { { "mcic_cic.vhd" "aii_source" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_controller_cic_131:aii_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_controller_cic_131:aii_controller\"" {  } { { "mcic_cic.vhd" "aii_controller" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcic_cic_core mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core " "Elaborating entity \"mcic_cic_core\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\"" {  } { { "mcic_cic.vhd" "cic_core" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding " "Elaborating entity \"auk_dspip_roundsat_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding\"" {  } { { "mcic_cic.vhd" "auk_dspip_output_rounding" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 56 " "Parameter \"LPM_WIDTH\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvi " "Found entity 1: add_sub_pvi" {  } { { "db/add_sub_pvi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_pvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pvi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_pvi:auto_generated " "Elaborating entity \"add_sub_pvi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_pvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 48 " "Parameter \"LPM_WIDTH\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qvi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_qvi:auto_generated " "Elaborating entity \"add_sub_qvi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_qvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_2" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 40 " "Parameter \"LPM_WIDTH\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ivi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ivi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ivi " "Found entity 1: add_sub_ivi" {  } { { "db/add_sub_ivi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_ivi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ivi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_ivi:auto_generated " "Elaborating entity \"add_sub_ivi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_ivi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_3" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kvi " "Found entity 1: add_sub_kvi" {  } { { "db/add_sub_kvi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_kvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kvi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_kvi:auto_generated " "Elaborating entity \"add_sub_kvi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_kvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_4" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mvi " "Found entity 1: add_sub_mvi" {  } { { "db/add_sub_mvi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_mvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mvi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_mvi:auto_generated " "Elaborating entity \"add_sub_mvi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_mvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\"" {  } { { "mcic_cic.vhd" "in_fifo" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\"" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 232 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1 " "Parameter \"lpm_numwords\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""}  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 232 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_regfifo mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo " "Elaborating entity \"a_regfifo\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 254 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926507 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo\", which is child of megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\"" {  } { { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 254 4 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 232 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_downsample_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst " "Elaborating entity \"auk_dspip_downsample_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst\"" {  } { { "mcic_cic.vhd" "auk_dspip_downsample_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0 " "Elaborating entity \"auk_dspip_differentiator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\"" {  } { { "mcic_cic.vhd" "auk_dspip_differentiator_0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|auk_dspip_delay_cic_131:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|auk_dspip_delay_cic_131:\\glogic:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "\\glogic:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 22 " "Parameter \"LPM_WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""}  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j0j " "Found entity 1: add_sub_j0j" {  } { { "db/add_sub_j0j.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_j0j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j0j mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\|add_sub_j0j:auto_generated " "Elaborating entity \"add_sub_j0j\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\|add_sub_j0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1 " "Elaborating entity \"auk_dspip_differentiator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\"" {  } { { "mcic_cic.vhd" "auk_dspip_differentiator_1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|auk_dspip_delay_cic_131:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|auk_dspip_delay_cic_131:\\glogic:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "\\glogic:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""}  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i0j " "Found entity 1: add_sub_i0j" {  } { { "db/add_sub_i0j.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_i0j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i0j mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\|add_sub_i0j:auto_generated " "Elaborating entity \"add_sub_i0j\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\|add_sub_i0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2 " "Elaborating entity \"auk_dspip_differentiator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\"" {  } { { "mcic_cic.vhd" "auk_dspip_differentiator_2" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|auk_dspip_delay_cic_131:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|auk_dspip_delay_cic_131:\\glogic:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "\\glogic:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""}  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h0j " "Found entity 1: add_sub_h0j" {  } { { "db/add_sub_h0j.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_h0j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h0j mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\|add_sub_h0j:auto_generated " "Elaborating entity \"add_sub_h0j\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\|add_sub_h0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3 " "Elaborating entity \"auk_dspip_differentiator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\"" {  } { { "mcic_cic.vhd" "auk_dspip_differentiator_3" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|auk_dspip_delay_cic_131:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|auk_dspip_delay_cic_131:\\glogic:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "\\glogic:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""}  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p0j " "Found entity 1: add_sub_p0j" {  } { { "db/add_sub_p0j.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_p0j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p0j mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\|add_sub_p0j:auto_generated " "Elaborating entity \"add_sub_p0j\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\|add_sub_p0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mfir mDSP:u_mDSP\|mfir:u_i_mfir " "Elaborating entity \"mfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\"" {  } { { "mDSP.v" "u_i_mfir" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mfir_0002 mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst " "Elaborating entity \"mfir_0002\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\"" {  } { { "mfir.v" "mfir_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mfir_0002_ast mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst " "Elaborating entity \"mfir_0002_ast\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\"" {  } { { "mfir/mfir_0002.vhd" "mfir_0002_ast_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "mfir/mfir_0002_ast.vhd" "sink" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "mfir/mfir_0002_ast.vhd" "source" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "mfir/mfir_0002_ast.vhd" "intf_ctrl" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mfir_0002_rtl mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore " "Elaborating entity \"mfir_0002_rtl\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\"" {  } { { "mfir/mfir_0002_ast.vhd" "hpfircore" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "mfir/mfir_0002_rtl.vhd" "u0_m0_wo0_memread" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "mfir/mfir_0002_rtl.vhd" "u0_m0_wo0_compute" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_compute_q_18 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_compute_q_18\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_u0_m0_wo0_compute_q_18" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_xIn_0_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_xIn_0_13\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_xIn_0_13" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_in0_m0_wi0_wo0_assign_sel_q_13" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\"" {  } { { "mfir/mfir_0002_rtl.vhd" "u0_m0_wo0_wi0_delayr0_dmem" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\"" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 360 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem " "Instantiated megafunction \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""}  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 360 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840927175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2o3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e2o3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2o3 " "Found entity 1: altsyncram_e2o3" {  } { { "db/altsyncram_e2o3.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_e2o3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840927277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840927277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e2o3 mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\|altsyncram_e2o3:auto_generated " "Elaborating entity \"altsyncram_e2o3\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\|altsyncram_e2o3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_u0_m0_wo0_wi0_delayr0_q_15" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\"" {  } { { "mfir/mfir_0002_rtl.vhd" "u0_m0_wo0_mtree_mult1_10_component" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\"" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 446 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component " "Instantiated megafunction \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""}  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 446 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840927318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4eu " "Found entity 1: mult_4eu" {  } { { "db/mult_4eu.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mult_4eu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840927386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840927386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4eu mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\|mult_4eu:auto_generated " "Elaborating entity \"mult_4eu\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\|mult_4eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_u0_m0_wo0_wi0_delayr1_q_14" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\gen_outp_blk:0:outp_blk\"" {  } { { "mfir/mfir_0002_ast.vhd" "\\gen_outp_blk:0:outp_blk" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_send serial_send:u_serial_send " "Elaborating entity \"serial_send\" for hierarchy \"serial_send:u_serial_send\"" {  } { { "SDRreceiver.v" "u_serial_send" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927642 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "pcc_d ux0219 15 16 " "Port \"pcc_d\" on the entity instantiation of \"ux0219\" is connected to a signal of width 15. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "mnco_st.v" "ux0219" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 284 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1504840928145 "|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_nco_apr_dxx:ux0219"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[0\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 39 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[1\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 71 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[2\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 103 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[3\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 135 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[4\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 167 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[5\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 199 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[6\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 231 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[7\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 263 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[20\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 679 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[21\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 711 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[0\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 39 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[1\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 71 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[2\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 103 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[3\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 135 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[4\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 167 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[5\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 199 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[6\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 231 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[7\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 263 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[20\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 679 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[21\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 711 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a21"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1504840928595 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1504840928595 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 23 " "Parameter TAP_DISTANCE set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931497 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1504840931497 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mDSP:u_mDSP\|multiply:u_multiply\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mDSP:u_mDSP\|multiply:u_multiply\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931498 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mDSP:u_mDSP\|multiply:u_multiply\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mDSP:u_mDSP\|multiply:u_multiply\|Mult1\"" {  } { { "multiply.v" "Mult1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931498 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1504840931498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 23 " "Parameter \"TAP_DISTANCE\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931543 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840931543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bkm " "Found entity 1: shift_taps_bkm" {  } { { "db/shift_taps_bkm.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/shift_taps_bkm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1b1 " "Found entity 1: altsyncram_s1b1" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_s1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqf " "Found entity 1: cntr_pqf" {  } { { "db/cntr_pqf.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_pqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fah " "Found entity 1: cntr_fah" {  } { { "db/cntr_fah.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_fah.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931904 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840931904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0jm " "Found entity 1: shift_taps_0jm" {  } { { "db/shift_taps_0jm.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/shift_taps_0jm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uua1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uua1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uua1 " "Found entity 1: altsyncram_uua1" {  } { { "db/altsyncram_uua1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_uua1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840932041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840932041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840932109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840932109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8h " "Found entity 1: cntr_r8h" {  } { { "db/cntr_r8h.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_r8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840932177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840932177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|multiply:u_multiply\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|multiply:u_multiply\|lpm_mult:Mult0\"" {  } { { "multiply.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|multiply:u_multiply\|lpm_mult:Mult0 " "Instantiated megafunction \"mDSP:u_mDSP\|multiply:u_multiply\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""}  } { { "multiply.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840932186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l5t " "Found entity 1: mult_l5t" {  } { { "db/mult_l5t.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mult_l5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840932254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840932254 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1504840932844 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 487 -1 0 } } { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 620 -1 0 } } { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 321 -1 0 } } { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 345 -1 0 } } { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 71 -1 0 } } { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 72 -1 0 } } { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 73 -1 0 } } { "db/shift_taps_bkm.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/shift_taps_bkm.tdf" 38 2 0 } } { "asj_dxx_g.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx_g.v" 35 -1 0 } } { "db/shift_taps_0jm.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/shift_taps_0jm.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1504840933083 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1504840933083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1504840934618 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "75 " "75 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1504840936176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1504840937390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840937390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4982 " "Implemented 4982 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4848 " "Implemented 4848 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_RAMS" "66 " "Implemented 66 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "48 " "Implemented 48 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1504840938225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1504840938225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "616 " "Peak virtual memory: 616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504840938293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 08 11:22:18 2017 " "Processing ended: Fri Sep 08 11:22:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504840938293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504840938293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504840938293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504840938293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1504840942461 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SDRreceiver EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"SDRreceiver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1504840942648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504840942741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504840942741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504840942742 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mpll_altpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mpll_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 3015 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1504840942941 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 500 0 0 " "Implementing clock multiplication of 1, clock division of 500, and phase shift of 0 degrees (0 ps) for mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/mpll_altpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mpll_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 3016 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1504840942941 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\|wire_pll1_clk\[2\] 48 25 0 0 " "Implementing clock multiplication of 48, clock division of 25, and phase shift of 0 degrees (0 ps) for mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/mpll_altpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mpll_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 3017 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1504840942941 ""}  } { { "db/mpll_altpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mpll_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 3015 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1504840942941 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1504840943718 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504840945107 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504840945107 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504840945107 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1504840945107 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 12187 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504840945347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 12189 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504840945347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 12191 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504840945347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 12193 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504840945347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 12195 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504840945347 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1504840945347 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1504840945412 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1504840945581 ""}
{ "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "serial_tx T9 " "Cannot place output or bidirectional pin serial_tx in input pin location T9" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { serial_tx } } } { "d:/software/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "serial_tx" } } } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 21 0 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serial_tx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 359 9662 10382 0}  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Fitter" 0 -1 1504840947090 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504840947109 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1504840949679 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504840950519 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 08 11:22:30 2017 " "Processing ended: Fri Sep 08 11:22:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504840950519 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504840950519 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504840950519 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1504840950519 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504840922830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504840922830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 11:22:02 2017 " "Processing started: Fri Sep 08 11:22:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504840922830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504840922830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRreceiver -c SDRreceiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRreceiver -c SDRreceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504840922831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1504840923136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrreceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrreceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRreceiver " "Found entity 1: SDRreceiver" {  } { { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpll.v 1 1 " "Found 1 design units, including 1 entities, in source file mpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpll " "Found entity 1: mpll" {  } { { "mpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mpll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "multiply.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdsp.v 1 1 " "Found 1 design units, including 1 entities, in source file mdsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mDSP " "Found entity 1: mDSP" {  } { { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mnco_st.v 1 1 " "Found 1 design units, including 1 entities, in source file mnco_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 mnco_st " "Found entity 1: mnco_st" {  } { { "mnco_st.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mnco.v 1 1 " "Found 1 design units, including 1 entities, in source file mnco.v" { { "Info" "ISGN_ENTITY_NAME" "1 mnco " "Found entity 1: mnco" {  } { { "mnco.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcic.v 1 1 " "Found 1 design units, including 1 entities, in source file mcic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcic " "Found entity 1: mcic" {  } { { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcic_cic.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mcic_cic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcic_cic_core-arch_of_mcic_cic_core " "Found design unit 1: mcic_cic_core-arch_of_mcic_cic_core" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mcic_cic-struct " "Found design unit 2: mcic_cic-struct" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 479 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""} { "Info" "ISGN_ENTITY_NAME" "1 mcic_cic_core " "Found entity 1: mcic_cic_core" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""} { "Info" "ISGN_ENTITY_NAME" "2 mcic_cic " "Found entity 2: mcic_cic" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_cic_lib_pkg_cic_131.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic-library/auk_dspip_cic_lib_pkg_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg_cic_131 " "Found design unit 1: auk_dspip_cic_lib_pkg_cic_131" {  } { { "cic-library/auk_dspip_cic_lib_pkg_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_cic_lib_pkg_cic_131.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_differentiator_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_differentiator_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator_cic_131-SYN " "Found design unit 1: auk_dspip_differentiator_cic_131-SYN" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923711 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator_cic_131 " "Found entity 1: auk_dspip_differentiator_cic_131" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_downsample_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_downsample_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_downsample_cic_131-SYN " "Found design unit 1: auk_dspip_downsample_cic_131-SYN" {  } { { "cic-library/auk_dspip_downsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_downsample_cic_131.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923727 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample_cic_131 " "Found entity 1: auk_dspip_downsample_cic_131" {  } { { "cic-library/auk_dspip_downsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_downsample_cic_131.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_variable_downsample_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_variable_downsample_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_variable_downsample_cic_131-SYN " "Found design unit 1: auk_dspip_variable_downsample_cic_131-SYN" {  } { { "cic-library/auk_dspip_variable_downsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_variable_downsample_cic_131.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923743 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample_cic_131 " "Found entity 1: auk_dspip_variable_downsample_cic_131" {  } { { "cic-library/auk_dspip_variable_downsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_variable_downsample_cic_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_integrator_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_integrator_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator_cic_131-SYN " "Found design unit 1: auk_dspip_integrator_cic_131-SYN" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923767 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator_cic_131 " "Found entity 1: auk_dspip_integrator_cic_131" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_upsample_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_upsample_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample_cic_131-SYN " "Found design unit 1: auk_dspip_upsample_cic_131-SYN" {  } { { "cic-library/auk_dspip_upsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_upsample_cic_131.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923780 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample_cic_131 " "Found entity 1: auk_dspip_upsample_cic_131" {  } { { "cic-library/auk_dspip_upsample_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_upsample_cic_131.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_math_pkg_cic_131.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic-library/auk_dspip_math_pkg_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_cic_131 " "Found design unit 1: auk_dspip_math_pkg_cic_131" {  } { { "cic-library/auk_dspip_math_pkg_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_math_pkg_cic_131.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923812 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_cic_131-body " "Found design unit 2: auk_dspip_math_pkg_cic_131-body" {  } { { "cic-library/auk_dspip_math_pkg_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_math_pkg_cic_131.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_lib_pkg_cic_131.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic-library/auk_dspip_lib_pkg_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_cic_131 " "Found design unit 1: auk_dspip_lib_pkg_cic_131" {  } { { "cic-library/auk_dspip_lib_pkg_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_lib_pkg_cic_131.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_delay_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_delay_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay_cic_131-rtl " "Found design unit 1: auk_dspip_delay_cic_131-rtl" {  } { { "cic-library/auk_dspip_delay_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_delay_cic_131.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923899 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay_cic_131 " "Found entity 1: auk_dspip_delay_cic_131" {  } { { "cic-library/auk_dspip_delay_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_delay_cic_131.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_fastadd_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_fastadd_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd_cic_131-beh " "Found design unit 1: auk_dspip_fastadd_cic_131-beh" {  } { { "cic-library/auk_dspip_fastadd_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_fastadd_cic_131.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923915 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd_cic_131 " "Found entity 1: auk_dspip_fastadd_cic_131" {  } { { "cic-library/auk_dspip_fastadd_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_fastadd_cic_131.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_fastaddsub_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_fastaddsub_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub_cic_131-beh " "Found design unit 1: auk_dspip_fastaddsub_cic_131-beh" {  } { { "cic-library/auk_dspip_fastaddsub_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_fastaddsub_cic_131.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923938 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub_cic_131 " "Found entity 1: auk_dspip_fastaddsub_cic_131" {  } { { "cic-library/auk_dspip_fastaddsub_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_fastaddsub_cic_131.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840923938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840923938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_cic_131-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_cic_131-rtl" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924004 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_cic_131 " "Found entity 1: auk_dspip_avalon_streaming_sink_cic_131" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_cic_131-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_cic_131-rtl" {  } { { "cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924060 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_cic_131 " "Found entity 1: auk_dspip_avalon_streaming_source_cic_131" {  } { { "cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_source_cic_131.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_cic_131-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_cic_131-struct" {  } { { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924080 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_cic_131 " "Found entity 1: auk_dspip_avalon_streaming_controller_cic_131" {  } { { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_roundsat_cic_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_roundsat_cic_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_cic_131-beh " "Found design unit 1: auk_dspip_roundsat_cic_131-beh" {  } { { "cic-library/auk_dspip_roundsat_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_roundsat_cic_131.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924115 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_cic_131 " "Found entity 1: auk_dspip_roundsat_cic_131" {  } { { "cic-library/auk_dspip_roundsat_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_roundsat_cic_131.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir.v 1 1 " "Found 1 design units, including 1 entities, in source file mfir.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfir " "Found entity 1: mfir" {  } { { "mfir.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mfir/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "mfir/altera_avalon_sc_fifo.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mfir/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (mfir) " "Found design unit 1: auk_dspip_math_pkg_hpfir (mfir)" {  } { { "mfir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924123 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "mfir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mfir/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (mfir) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (mfir)" {  } { { "mfir/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924127 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924129 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924132 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "mfir/auk_dspip_roundsat_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924134 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "mfir/auk_dspip_roundsat_hpfir.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mfir/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (mfir) " "Found design unit 1: dspba_library_package (mfir)" {  } { { "mfir/dspba_library_package.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/dspba_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "mfir/dspba_library.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/dspba_library.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924137 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "mfir/dspba_library.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/mfir_0002_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/mfir_0002_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mfir_0002_rtl-normal " "Found design unit 1: mfir_0002_rtl-normal" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924142 ""} { "Info" "ISGN_ENTITY_NAME" "1 mfir_0002_rtl " "Found entity 1: mfir_0002_rtl" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/mfir_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/mfir_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mfir_0002_ast-struct " "Found design unit 1: mfir_0002_ast-struct" {  } { { "mfir/mfir_0002_ast.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924144 ""} { "Info" "ISGN_ENTITY_NAME" "1 mfir_0002_ast " "Found entity 1: mfir_0002_ast" {  } { { "mfir/mfir_0002_ast.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfir/mfir_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfir/mfir_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mfir_0002-syn " "Found design unit 1: mfir_0002-syn" {  } { { "mfir/mfir_0002.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924146 ""} { "Info" "ISGN_ENTITY_NAME" "1 mfir_0002 " "Found entity 1: mfir_0002" {  } { { "mfir/mfir_0002.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_recv.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_recv.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_recv " "Found entity 1: serial_recv" {  } { { "serial_recv.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/serial_recv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_send.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_send " "Found entity 1: serial_send" {  } { { "serial_send.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/serial_send.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRreceiver " "Elaborating entity \"SDRreceiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1504840924305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpll mpll:u_mpll " "Elaborating entity \"mpll\" for hierarchy \"mpll:u_mpll\"" {  } { { "SDRreceiver.v" "u_mpll" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mpll:u_mpll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mpll:u_mpll\|altpll:altpll_component\"" {  } { { "mpll.v" "altpll_component" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mpll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpll:u_mpll\|altpll:altpll_component " "Elaborated megafunction instantiation \"mpll:u_mpll\|altpll:altpll_component\"" {  } { { "mpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mpll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840924347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpll:u_mpll\|altpll:altpll_component " "Instantiated megafunction \"mpll:u_mpll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 48 " "Parameter \"clk2_multiply_by\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924348 ""}  } { { "mpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mpll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840924348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpll_altpll " "Found entity 1: mpll_altpll" {  } { { "db/mpll_altpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mpll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpll_altpll mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated " "Elaborating entity \"mpll_altpll\" for hierarchy \"mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_recv serial_recv:u_serial_recv " "Elaborating entity \"serial_recv\" for hierarchy \"serial_recv:u_serial_recv\"" {  } { { "SDRreceiver.v" "u_serial_recv" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mDSP mDSP:u_mDSP " "Elaborating entity \"mDSP\" for hierarchy \"mDSP:u_mDSP\"" {  } { { "SDRreceiver.v" "u_mDSP" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mnco mDSP:u_mDSP\|mnco:u_mnco " "Elaborating entity \"mnco\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\"" {  } { { "mDSP.v" "u_mnco" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mnco_st mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst " "Elaborating entity \"mnco_st\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\"" {  } { { "mnco.v" "mnco_st_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cord_init.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cord_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_init " "Found entity 1: cord_init" {  } { { "cord_init.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_init.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_init mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_init:ci " "Elaborating entity \"cord_init\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_init:ci\"" {  } { { "mnco_st.v" "ci" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cord_fs.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cord_fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_fs " "Found entity 1: cord_fs" {  } { { "cord_fs.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_fs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_fs mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_fs:cfs " "Elaborating entity \"cord_fs\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_fs:cfs\"" {  } { { "mnco_st.v" "cfs" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cord_seg_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cord_seg_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_seg_sel " "Found entity 1: cord_seg_sel" {  } { { "cord_seg_sel.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_seg_sel.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_seg_sel mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_seg_sel:css " "Elaborating entity \"cord_seg_sel\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_seg_sel:css\"" {  } { { "mnco_st.v" "css" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "asj_altqmcpipe.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_altqmcpipe.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\"" {  } { { "mnco_st.v" "ux000" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "asj_altqmcpipe.v" "acc" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "asj_altqmcpipe.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924598 ""}  } { { "asj_altqmcpipe.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840924598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v4i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v4i " "Found entity 1: add_sub_v4i" {  } { { "db/add_sub_v4i.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_v4i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v4i mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_v4i:auto_generated " "Elaborating entity \"add_sub_v4i\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_v4i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "asj_dxx_g.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx_g.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx_g:ux001\"" {  } { { "mnco_st.v" "ux001" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "asj_dxx.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\"" {  } { { "mnco_st.v" "ux002" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "asj_dxx.v" "ux014" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "asj_dxx.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840924734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924735 ""}  } { { "asj_dxx.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840924735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tth " "Found entity 1: add_sub_tth" {  } { { "db/add_sub_tth.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_tth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tth mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_tth:auto_generated " "Elaborating entity \"add_sub_tth\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_tth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "asj_nco_apr_dxx.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_apr_dxx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_apr_dxx:ux0219\"" {  } { { "mnco_st.v" "ux0219" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cordic_zxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cordic_zxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_zxor_1p_lpm " "Found entity 1: cordic_zxor_1p_lpm" {  } { { "cordic_zxor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\"" {  } { { "mnco_st.v" "u3" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "cordic_zxor_1p_lpm.v" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "cordic_zxor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840924864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924864 ""}  } { { "cordic_zxor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_zxor_1p_lpm.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840924864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nrg " "Found entity 1: add_sub_nrg" {  } { { "db/add_sub_nrg.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_nrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nrg mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_nrg:auto_generated " "Elaborating entity \"add_sub_nrg\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_nrg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cordic_sxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cordic_sxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_sxor_1p_lpm " "Found entity 1: cordic_sxor_1p_lpm" {  } { { "cordic_sxor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_sxor_1p_lpm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u4 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u4\"" {  } { { "mnco_st.v" "u4" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cordic_axor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cordic_axor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_axor_1p_lpm " "Found entity 1: cordic_axor_1p_lpm" {  } { { "cordic_axor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840924987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840924987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\"" {  } { { "mnco_st.v" "u5" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840924993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "cordic_axor_1p_lpm.v" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "cordic_axor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840925003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925003 ""}  } { { "cordic_axor_1p_lpm.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cordic_axor_1p_lpm.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840925003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_48h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_48h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_48h " "Found entity 1: add_sub_48h" {  } { { "db/add_sub_48h.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_48h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_48h mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_48h:auto_generated " "Elaborating entity \"add_sub_48h\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_48h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u6 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u6\"" {  } { { "mnco_st.v" "u6" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u7 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u7\"" {  } { { "mnco_st.v" "u7" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u8 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u8\"" {  } { { "mnco_st.v" "u8" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u9 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u9\"" {  } { { "mnco_st.v" "u9" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u10 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u10\"" {  } { { "mnco_st.v" "u10" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u11 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u11\"" {  } { { "mnco_st.v" "u11" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u12 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u12\"" {  } { { "mnco_st.v" "u12" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u13 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u13\"" {  } { { "mnco_st.v" "u13" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u14 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u14\"" {  } { { "mnco_st.v" "u14" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u15 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u15\"" {  } { { "mnco_st.v" "u15" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u16 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u16\"" {  } { { "mnco_st.v" "u16" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u17 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u17\"" {  } { { "mnco_st.v" "u17" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u18 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u18\"" {  } { { "mnco_st.v" "u18" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u19 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u19\"" {  } { { "mnco_st.v" "u19" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u20 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u20\"" {  } { { "mnco_st.v" "u20" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u21 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u21\"" {  } { { "mnco_st.v" "u21" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u22 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u22\"" {  } { { "mnco_st.v" "u22" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u23 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u23\"" {  } { { "mnco_st.v" "u23" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u24 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u24\"" {  } { { "mnco_st.v" "u24" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u25 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u25\"" {  } { { "mnco_st.v" "u25" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u26 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u26\"" {  } { { "mnco_st.v" "u26" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u27 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_zxor_1p_lpm:u27\"" {  } { { "mnco_st.v" "u27" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u28 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_sxor_1p_lpm:u28\"" {  } { { "mnco_st.v" "u28" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u29 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cordic_axor_1p_lpm:u29\"" {  } { { "mnco_st.v" "u29" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/cord_2c.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/cord_2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_2c " "Found entity 1: cord_2c" {  } { { "cord_2c.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/cord_2c.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_2c mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_2c:cordinv " "Elaborating entity \"cord_2c\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|cord_2c:cordinv\"" {  } { { "mnco_st.v" "cordinv" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_crd.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_crd.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_crd " "Found entity 1: asj_crd" {  } { { "asj_crd.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_crd.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_crd mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_crd:ux005 " "Elaborating entity \"asj_crd\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_crd:ux005\"" {  } { { "mnco_st.v" "ux005" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/dop_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/dop_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dop_reg " "Found entity 1: dop_reg" {  } { { "dop_reg.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/dop_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dop_reg mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|dop_reg:dop " "Elaborating entity \"dop_reg\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|dop_reg:dop\"" {  } { { "mnco_st.v" "dop" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco-library/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco-library/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "asj_nco_isdr.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_isdr.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\"" {  } { { "mnco_st.v" "ux710isdr" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "asj_nco_isdr.v" "lpm_counter_component" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "asj_nco_isdr.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840925404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925404 ""}  } { { "asj_nco_isdr.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840925404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pri " "Found entity 1: cntr_pri" {  } { { "db/cntr_pri.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_pri.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pri mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_pri:auto_generated " "Elaborating entity \"cntr_pri\" for hierarchy \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_pri:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply mDSP:u_mDSP\|multiply:u_multiply " "Elaborating entity \"multiply\" for hierarchy \"mDSP:u_mDSP\|multiply:u_multiply\"" {  } { { "mDSP.v" "u_multiply" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcic mDSP:u_mDSP\|mcic:u_i_mcic " "Elaborating entity \"mcic\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\"" {  } { { "mDSP.v" "u_i_mcic" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcic_cic mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst " "Elaborating entity \"mcic_cic\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\"" {  } { { "mcic.v" "mcic_cic_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\"" {  } { { "mcic_cic.vhd" "aii_sink" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 1 " "Parameter \"almost_empty_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 7 " "Parameter \"lpm_numwords\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=Auto " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925556 ""}  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840925556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bhh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bhh1 " "Found entity 1: scfifo_bhh1" {  } { { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bhh1 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated " "Elaborating entity \"scfifo_bhh1\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4s81 " "Found entity 1: a_dpfifo_4s81" {  } { { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4s81 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo " "Elaborating entity \"a_dpfifo_4s81\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\"" {  } { { "db/scfifo_bhh1.tdf" "dpfifo" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msf1 " "Found entity 1: altsyncram_msf1" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msf1 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram " "Elaborating entity \"altsyncram_msf1\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\"" {  } { { "db/a_dpfifo_4s81.tdf" "FIFOram" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_4s81.tdf" "almost_full_comparer" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_4s81.tdf" "two_comparison" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_4s81.tdf" "rd_ptr_msb" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_4s81.tdf" "usedw_counter" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840925987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840925987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_4s81.tdf" "wr_ptr" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_source_cic_131:aii_source " "Elaborating entity \"auk_dspip_avalon_streaming_source_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_source_cic_131:aii_source\"" {  } { { "mcic_cic.vhd" "aii_source" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840925997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_controller_cic_131:aii_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_controller_cic_131:aii_controller\"" {  } { { "mcic_cic.vhd" "aii_controller" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcic_cic_core mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core " "Elaborating entity \"mcic_cic_core\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\"" {  } { { "mcic_cic.vhd" "cic_core" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding " "Elaborating entity \"auk_dspip_roundsat_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_roundsat_cic_131:auk_dspip_output_rounding\"" {  } { { "mcic_cic.vhd" "auk_dspip_output_rounding" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 56 " "Parameter \"LPM_WIDTH\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926049 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvi " "Found entity 1: add_sub_pvi" {  } { { "db/add_sub_pvi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_pvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pvi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_pvi:auto_generated " "Elaborating entity \"add_sub_pvi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_pvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_0\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 48 " "Parameter \"LPM_WIDTH\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926149 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qvi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_qvi:auto_generated " "Elaborating entity \"add_sub_qvi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_qvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_1\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_2" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 40 " "Parameter \"LPM_WIDTH\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926230 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ivi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ivi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ivi " "Found entity 1: add_sub_ivi" {  } { { "db/add_sub_ivi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_ivi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ivi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_ivi:auto_generated " "Elaborating entity \"add_sub_ivi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_ivi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_2\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_3" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926311 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kvi " "Found entity 1: add_sub_kvi" {  } { { "db/add_sub_kvi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_kvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kvi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_kvi:auto_generated " "Elaborating entity \"add_sub_kvi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_kvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_3\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4 " "Elaborating entity \"auk_dspip_integrator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\"" {  } { { "mcic_cic.vhd" "auk_dspip_integrator_4" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT = NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT = NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926390 ""}  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mvi " "Found entity 1: add_sub_mvi" {  } { { "db/add_sub_mvi.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_mvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mvi mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_mvi:auto_generated " "Elaborating entity \"add_sub_mvi\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_mvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_integrator_cic_131:auk_dspip_integrator_4\|auk_dspip_delay_cic_131:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_131.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_integrator_cic_131.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\"" {  } { { "mcic_cic.vhd" "in_fifo" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\"" {  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 232 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1 " "Parameter \"lpm_numwords\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926496 ""}  } { { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 232 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_regfifo mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo " "Elaborating entity \"a_regfifo\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 254 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926507 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo\", which is child of megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|scfifo:in_fifo\"" {  } { { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 254 4 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 232 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_downsample_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst " "Elaborating entity \"auk_dspip_downsample_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_downsample_cic_131:auk_dspip_downsample_inst\"" {  } { { "mcic_cic.vhd" "auk_dspip_downsample_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0 " "Elaborating entity \"auk_dspip_differentiator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\"" {  } { { "mcic_cic.vhd" "auk_dspip_differentiator_0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|auk_dspip_delay_cic_131:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|auk_dspip_delay_cic_131:\\glogic:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "\\glogic:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 22 " "Parameter \"LPM_WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926540 ""}  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j0j " "Found entity 1: add_sub_j0j" {  } { { "db/add_sub_j0j.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_j0j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j0j mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\|add_sub_j0j:auto_generated " "Elaborating entity \"add_sub_j0j\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_0\|lpm_add_sub:u0\|add_sub_j0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1 " "Elaborating entity \"auk_dspip_differentiator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\"" {  } { { "mcic_cic.vhd" "auk_dspip_differentiator_1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|auk_dspip_delay_cic_131:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|auk_dspip_delay_cic_131:\\glogic:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "\\glogic:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926632 ""}  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i0j " "Found entity 1: add_sub_i0j" {  } { { "db/add_sub_i0j.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_i0j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i0j mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\|add_sub_i0j:auto_generated " "Elaborating entity \"add_sub_i0j\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_1\|lpm_add_sub:u0\|add_sub_i0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2 " "Elaborating entity \"auk_dspip_differentiator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\"" {  } { { "mcic_cic.vhd" "auk_dspip_differentiator_2" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|auk_dspip_delay_cic_131:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|auk_dspip_delay_cic_131:\\glogic:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "\\glogic:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926714 ""}  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h0j " "Found entity 1: add_sub_h0j" {  } { { "db/add_sub_h0j.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_h0j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h0j mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\|add_sub_h0j:auto_generated " "Elaborating entity \"add_sub_h0j\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_2\|lpm_add_sub:u0\|add_sub_h0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3 " "Elaborating entity \"auk_dspip_differentiator_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\"" {  } { { "mcic_cic.vhd" "auk_dspip_differentiator_3" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_131 mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|auk_dspip_delay_cic_131:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay_cic_131\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|auk_dspip_delay_cic_131:\\glogic:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "\\glogic:u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "u0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0 " "Instantiated megafunction \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926796 ""}  } { { "cic-library/auk_dspip_differentiator_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_differentiator_cic_131.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840926796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p0j " "Found entity 1: add_sub_p0j" {  } { { "db/add_sub_p0j.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/add_sub_p0j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840926861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840926861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p0j mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\|add_sub_p0j:auto_generated " "Elaborating entity \"add_sub_p0j\" for hierarchy \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|mcic_cic_core:cic_core\|auk_dspip_differentiator_cic_131:auk_dspip_differentiator_3\|lpm_add_sub:u0\|add_sub_p0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840926862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mfir mDSP:u_mDSP\|mfir:u_i_mfir " "Elaborating entity \"mfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\"" {  } { { "mDSP.v" "u_i_mfir" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mfir_0002 mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst " "Elaborating entity \"mfir_0002\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\"" {  } { { "mfir.v" "mfir_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mfir_0002_ast mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst " "Elaborating entity \"mfir_0002_ast\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\"" {  } { { "mfir/mfir_0002.vhd" "mfir_0002_ast_inst" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "mfir/mfir_0002_ast.vhd" "sink" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "mfir/mfir_0002_ast.vhd" "source" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "mfir/mfir_0002_ast.vhd" "intf_ctrl" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mfir_0002_rtl mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore " "Elaborating entity \"mfir_0002_rtl\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\"" {  } { { "mfir/mfir_0002_ast.vhd" "hpfircore" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "mfir/mfir_0002_rtl.vhd" "u0_m0_wo0_memread" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "mfir/mfir_0002_rtl.vhd" "u0_m0_wo0_compute" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_compute_q_18 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_compute_q_18\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_u0_m0_wo0_compute_q_18" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_xIn_0_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_xIn_0_13\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_xIn_0_13" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_in0_m0_wi0_wo0_assign_sel_q_13" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\"" {  } { { "mfir/mfir_0002_rtl.vhd" "u0_m0_wo0_wi0_delayr0_dmem" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\"" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 360 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem " "Instantiated megafunction \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927175 ""}  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 360 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840927175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2o3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e2o3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2o3 " "Found entity 1: altsyncram_e2o3" {  } { { "db/altsyncram_e2o3.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_e2o3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840927277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840927277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e2o3 mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\|altsyncram_e2o3:auto_generated " "Elaborating entity \"altsyncram_e2o3\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\|altsyncram_e2o3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_wi0_delayr0_q_15\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_u0_m0_wo0_wi0_delayr0_q_15" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\"" {  } { { "mfir/mfir_0002_rtl.vhd" "u0_m0_wo0_mtree_mult1_10_component" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\"" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 446 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component " "Instantiated megafunction \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927318 ""}  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 446 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840927318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4eu " "Found entity 1: mult_4eu" {  } { { "db/mult_4eu.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mult_4eu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840927386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840927386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4eu mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\|mult_4eu:auto_generated " "Elaborating entity \"mult_4eu\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_10_component\|mult_4eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/software/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14 " "Elaborating entity \"dspba_delay\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|mfir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_14\"" {  } { { "mfir/mfir_0002_rtl.vhd" "d_u0_m0_wo0_wi0_delayr1_q_14" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"mDSP:u_mDSP\|mfir:u_i_mfir\|mfir_0002:mfir_inst\|mfir_0002_ast:mfir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\gen_outp_blk:0:outp_blk\"" {  } { { "mfir/mfir_0002_ast.vhd" "\\gen_outp_blk:0:outp_blk" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_ast.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_send serial_send:u_serial_send " "Elaborating entity \"serial_send\" for hierarchy \"serial_send:u_serial_send\"" {  } { { "SDRreceiver.v" "u_serial_send" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840927642 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "pcc_d ux0219 15 16 " "Port \"pcc_d\" on the entity instantiation of \"ux0219\" is connected to a signal of width 15. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "mnco_st.v" "ux0219" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mnco_st.v" 284 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1504840928145 "|SDRreceiver|mDSP:u_mDSP|mnco:u_mnco|mnco_st:mnco_st_inst|asj_nco_apr_dxx:ux0219"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[0\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 39 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[1\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 71 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[2\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 103 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[3\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 135 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[4\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 167 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[5\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 199 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[6\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 231 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[7\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 263 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[20\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 679 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[21\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_q_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 711 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 88 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_q_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[0\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 39 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[1\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 71 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[2\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 103 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[3\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 135 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[4\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 167 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[5\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 199 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[6\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 231 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[7\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 263 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[20\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 679 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[21\] " "Synthesized away node \"mDSP:u_mDSP\|mcic:u_i_mcic\|mcic_cic:mcic_cic_inst\|auk_dspip_avalon_streaming_sink_cic_131:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_bhh1:auto_generated\|a_dpfifo_4s81:dpfifo\|altsyncram_msf1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_msf1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_msf1.tdf" 711 2 0 } } { "db/a_dpfifo_4s81.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/a_dpfifo_4s81.tdf" 45 2 0 } } { "db/scfifo_bhh1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/scfifo_bhh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_sink_cic_131.vhd" 648 0 0 } } { "mcic_cic.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic_cic.vhd" 517 0 0 } } { "mcic.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mcic.v" 71 0 0 } } { "mDSP.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mDSP.v" 75 0 0 } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840928595 "|SDRreceiver|mDSP:u_mDSP|mcic:u_i_mcic|mcic_cic:mcic_cic_inst|auk_dspip_avalon_streaming_sink_cic_131:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_bhh1:auto_generated|a_dpfifo_4s81:dpfifo|altsyncram_msf1:FIFOram|ram_block1a21"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1504840928595 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1504840928595 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 23 " "Parameter TAP_DISTANCE set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1504840931497 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931497 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1504840931497 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mDSP:u_mDSP\|multiply:u_multiply\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mDSP:u_mDSP\|multiply:u_multiply\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931498 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mDSP:u_mDSP\|multiply:u_multiply\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mDSP:u_mDSP\|multiply:u_multiply\|Mult1\"" {  } { { "multiply.v" "Mult1" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931498 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1504840931498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 23 " "Parameter \"TAP_DISTANCE\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931543 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840931543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bkm " "Found entity 1: shift_taps_bkm" {  } { { "db/shift_taps_bkm.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/shift_taps_bkm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1b1 " "Found entity 1: altsyncram_s1b1" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_s1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqf " "Found entity 1: cntr_pqf" {  } { { "db/cntr_pqf.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_pqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fah " "Found entity 1: cntr_fah" {  } { { "db/cntr_fah.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_fah.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840931904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1 " "Instantiated megafunction \"mDSP:u_mDSP\|mnco:u_mnco\|mnco_st:mnco_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840931904 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840931904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0jm " "Found entity 1: shift_taps_0jm" {  } { { "db/shift_taps_0jm.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/shift_taps_0jm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840931970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840931970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uua1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uua1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uua1 " "Found entity 1: altsyncram_uua1" {  } { { "db/altsyncram_uua1.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/altsyncram_uua1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840932041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840932041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840932109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840932109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8h " "Found entity 1: cntr_r8h" {  } { { "db/cntr_r8h.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/cntr_r8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840932177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840932177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mDSP:u_mDSP\|multiply:u_multiply\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mDSP:u_mDSP\|multiply:u_multiply\|lpm_mult:Mult0\"" {  } { { "multiply.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mDSP:u_mDSP\|multiply:u_multiply\|lpm_mult:Mult0 " "Instantiated megafunction \"mDSP:u_mDSP\|multiply:u_multiply\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504840932186 ""}  } { { "multiply.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/multiply.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504840932186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l5t " "Found entity 1: mult_l5t" {  } { { "db/mult_l5t.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mult_l5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504840932254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504840932254 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1504840932844 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 487 -1 0 } } { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 620 -1 0 } } { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 321 -1 0 } } { "mfir/mfir_0002_rtl.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/mfir/mfir_0002_rtl.vhd" 345 -1 0 } } { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 71 -1 0 } } { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 72 -1 0 } } { "cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/cic-library/auk_dspip_avalon_streaming_controller_cic_131.vhd" 73 -1 0 } } { "db/shift_taps_bkm.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/shift_taps_bkm.tdf" 38 2 0 } } { "asj_dxx_g.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/nco-library/asj_dxx_g.v" 35 -1 0 } } { "db/shift_taps_0jm.tdf" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/shift_taps_0jm.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1504840933083 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1504840933083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1504840934618 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "75 " "75 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1504840936176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1504840937390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504840937390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4982 " "Implemented 4982 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4848 " "Implemented 4848 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_RAMS" "66 " "Implemented 66 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1504840938225 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "48 " "Implemented 48 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1504840938225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1504840938225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "616 " "Peak virtual memory: 616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504840938293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 08 11:22:18 2017 " "Processing ended: Fri Sep 08 11:22:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504840938293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504840938293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504840938293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504840938293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1504840942461 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SDRreceiver EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"SDRreceiver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1504840942648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504840942741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504840942741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504840942742 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mpll_altpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mpll_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 3015 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1504840942941 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 500 0 0 " "Implementing clock multiplication of 1, clock division of 500, and phase shift of 0 degrees (0 ps) for mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/mpll_altpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mpll_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 3016 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1504840942941 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\|wire_pll1_clk\[2\] 48 25 0 0 " "Implementing clock multiplication of 48, clock division of 25, and phase shift of 0 degrees (0 ps) for mpll:u_mpll\|altpll:altpll_component\|mpll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/mpll_altpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mpll_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 3017 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1504840942941 ""}  } { { "db/mpll_altpll.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/db/mpll_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 3015 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1504840942941 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1504840943718 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504840945107 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504840945107 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504840945107 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1504840945107 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 12187 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504840945347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 12189 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504840945347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 12191 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504840945347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 12193 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504840945347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 12195 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504840945347 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1504840945347 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1504840945412 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1504840945581 ""}
{ "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "serial_tx T9 " "Cannot place output or bidirectional pin serial_tx in input pin location T9" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { serial_tx } } } { "d:/software/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "serial_tx" } } } } { "SDRreceiver.v" "" { Text "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/SDRreceiver.v" 21 0 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serial_tx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/" { { 0 { 0 ""} 0 359 9662 10382 0}  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Fitter" 0 -1 1504840947090 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504840947109 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1504840949679 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504840950519 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 08 11:22:30 2017 " "Processing ended: Fri Sep 08 11:22:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504840950519 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504840950519 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504840950519 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1504840950519 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 25 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 25 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1504840951610 ""}
