{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567319638337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567319638337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 01 00:33:58 2019 " "Processing started: Sun Sep 01 00:33:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567319638337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1567319638337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1567319638337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1567319638807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1567319638807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsync_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vsync_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vsync_generator " "Found entity 1: vsync_generator" {  } { { "vsync_generator.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/vsync_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319647411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567319647411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGA_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319647415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567319647415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdisplayareaverificator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vdisplayareaverificator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vdisplayareaverificator " "Found entity 1: vdisplayareaverificator" {  } { { "vdisplayareaverificator.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/vdisplayareaverificator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319647417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567319647417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador " "Found entity 1: Restador" {  } { { "Restador.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/Restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319647420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567319647420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitCounter " "Found entity 1: nBitCounter" {  } { { "nBitCounter.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/nBitCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319647423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567319647423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsync_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hsync_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hsync_generator " "Found entity 1: hsync_generator" {  } { { "hsync_generator.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/hsync_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319647426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567319647426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdisplayareaverificator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdisplayareaverificator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdisplayareaverificator " "Found entity 1: hdisplayareaverificator" {  } { { "hdisplayareaverificator.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/hdisplayareaverificator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319647429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567319647429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayareaverificator.sv 1 1 " "Found 1 design units, including 1 entities, in source file displayareaverificator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displayAreaVerificator " "Found entity 1: displayAreaVerificator" {  } { { "displayAreaVerificator.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/displayAreaVerificator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319647432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567319647432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/Comparador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319647435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567319647435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319647437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567319647437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319647440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567319647440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controllertb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controllertb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_ControllerTB " "Found entity 1: VGA_ControllerTB" {  } { { "VGA_ControllerTB.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGA_ControllerTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319647443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567319647443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_Clock main.sv(12) " "Verilog HDL Implicit Net warning at main.sv(12): created implicit net for \"VGA_Clock\"" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1567319647444 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_ControllerTB " "Elaborating entity \"VGA_ControllerTB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1567319647472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:uut " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:uut\"" {  } { { "VGA_ControllerTB.sv" "uut" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGA_ControllerTB.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567319647488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider VGA_Controller:uut\|clockDivider:cd1 " "Elaborating entity \"clockDivider\" for hierarchy \"VGA_Controller:uut\|clockDivider:cd1\"" {  } { { "VGA_Controller.sv" "cd1" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGA_Controller.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567319647489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync_generator VGA_Controller:uut\|hsync_generator:hsg " "Elaborating entity \"hsync_generator\" for hierarchy \"VGA_Controller:uut\|hsync_generator:hsg\"" {  } { { "VGA_Controller.sv" "hsg" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGA_Controller.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567319647491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitCounter VGA_Controller:uut\|hsync_generator:hsg\|nBitCounter:nb1 " "Elaborating entity \"nBitCounter\" for hierarchy \"VGA_Controller:uut\|hsync_generator:hsg\|nBitCounter:nb1\"" {  } { { "hsync_generator.sv" "nb1" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/hsync_generator.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567319647492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 nBitCounter.sv(14) " "Verilog HDL assignment warning at nBitCounter.sv(14): truncated value with size 32 to match size of target (10)" {  } { { "nBitCounter.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/nBitCounter.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567319647493 "|VGA_Controller|hsync_generator:hsg|nBitCounter:nb1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador VGA_Controller:uut\|hsync_generator:hsg\|Comparador:c1 " "Elaborating entity \"Comparador\" for hierarchy \"VGA_Controller:uut\|hsync_generator:hsg\|Comparador:c1\"" {  } { { "hsync_generator.sv" "c1" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/hsync_generator.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567319647494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Restador VGA_Controller:uut\|hsync_generator:hsg\|Comparador:c1\|Restador:forloop\[0\].i2 " "Elaborating entity \"Restador\" for hierarchy \"VGA_Controller:uut\|hsync_generator:hsg\|Comparador:c1\|Restador:forloop\[0\].i2\"" {  } { { "Comparador.sv" "forloop\[0\].i2" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/Comparador.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567319647495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync_generator VGA_Controller:uut\|vsync_generator:vsg " "Elaborating entity \"vsync_generator\" for hierarchy \"VGA_Controller:uut\|vsync_generator:vsg\"" {  } { { "VGA_Controller.sv" "vsg" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGA_Controller.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567319647506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayAreaVerificator VGA_Controller:uut\|displayAreaVerificator:dav " "Elaborating entity \"displayAreaVerificator\" for hierarchy \"VGA_Controller:uut\|displayAreaVerificator:dav\"" {  } { { "VGA_Controller.sv" "dav" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGA_Controller.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567319647520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdisplayareaverificator VGA_Controller:uut\|displayAreaVerificator:dav\|hdisplayareaverificator:hdv " "Elaborating entity \"hdisplayareaverificator\" for hierarchy \"VGA_Controller:uut\|displayAreaVerificator:dav\|hdisplayareaverificator:hdv\"" {  } { { "displayAreaVerificator.sv" "hdv" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/displayAreaVerificator.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567319647522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vdisplayareaverificator VGA_Controller:uut\|displayAreaVerificator:dav\|vdisplayareaverificator:vdv " "Elaborating entity \"vdisplayareaverificator\" for hierarchy \"VGA_Controller:uut\|displayAreaVerificator:dav\|vdisplayareaverificator:vdv\"" {  } { { "displayAreaVerificator.sv" "vdv" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/displayAreaVerificator.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567319647534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567319647711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 01 00:34:07 2019 " "Processing ended: Sun Sep 01 00:34:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567319647711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567319647711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567319647711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1567319647711 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1567319648293 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567319648903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567319648908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 01 00:34:08 2019 " "Processing started: Sun Sep 01 00:34:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567319648908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1567319648908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim VGAController VGAController " "Command: quartus_sh -t c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim VGAController VGAController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1567319648908 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim VGAController VGAController " "Quartus(args): --rtl_sim VGAController VGAController" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1567319648909 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1567319649813 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1567319649952 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1567319649954 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/simulation/modelsim/VGAController_run_msim_rtl_verilog.do" {  } { { "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/simulation/modelsim/VGAController_run_msim_rtl_verilog.do" "0" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/simulation/modelsim/VGAController_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/simulation/modelsim/VGAController_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1567319651335 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1567319651335 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1567319651372 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1567319651372 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGAController_nativelink_simulation.rpt" {  } { { "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGAController_nativelink_simulation.rpt" "0" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGAController_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGAController_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1567319651372 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1567319651372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567319651373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 01 00:34:11 2019 " "Processing ended: Sun Sep 01 00:34:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567319651373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567319651373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567319651373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1567319651373 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1567319814456 ""}
