
Selected circuits
===================
 - **Circuit**: 7-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mre parameters
 - **References**: 
   - V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, "Design of power-efficient approximate multipliers for approximate artificial neural networks," 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: [10.1145/2966986.2967021](https://dx.doi.org/10.1145/2966986.2967021)


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul7u_pwr_0_277_mre_00_0000 | 0.00 % | 0 % | 0.00 % | 0.00 % | 0 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_277_mre_00_0000_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_277_mre_00_0000_pdk45.v)]  [[C](mul7u_pwr_0_277_mre_00_0000.c)] |
| mul7u_pwr_0_252_mre_00_9761 | 0.03 % | 0.092 % | 82.61 % | 0.98 % | 40 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_252_mre_00_9761_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_252_mre_00_9761_pdk45.v)]  [[C](mul7u_pwr_0_252_mre_00_9761.c)] |
| mul7u_pwr_0_235_mre_01_4440 | 0.051 % | 0.19 % | 87.35 % | 1.44 % | 115 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_235_mre_01_4440_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_235_mre_01_4440_pdk45.v)]  [[C](mul7u_pwr_0_235_mre_01_4440.c)] |
| mul7u_pwr_0_207_mre_02_8449 | 0.12 % | 0.49 % | 92.60 % | 2.84 % | 613 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_207_mre_02_8449_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_207_mre_02_8449_pdk45.v)]  [[C](mul7u_pwr_0_207_mre_02_8449.c)] |
| mul7u_pwr_0_180_mre_04_9072 | 0.23 % | 0.96 % | 96.04 % | 4.91 % | 2248 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_180_mre_04_9072_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_180_mre_04_9072_pdk45.v)]  [[C](mul7u_pwr_0_180_mre_04_9072.c)] |
| mul7u_pwr_0_152_mre_08_2291 | 0.45 % | 1.9 % | 97.31 % | 8.23 % | 8544 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_152_mre_08_2291_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_152_mre_08_2291_pdk45.v)]  [[C](mul7u_pwr_0_152_mre_08_2291.c)] |
| mul7u_pwr_0_123_mre_10_1233 | 0.46 % | 1.9 % | 97.53 % | 10.12 % | 8789 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_123_mre_10_1233_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_123_mre_10_1233_pdk45.v)]  [[C](mul7u_pwr_0_123_mre_10_1233.c)] |
| mul7u_pwr_0_065_mre_17_6838 | 1.13 % | 5. % | 98.23 % | 17.68 % | 54027 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_065_mre_17_6838_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_065_mre_17_6838_pdk45.v)]  [[C](mul7u_pwr_0_065_mre_17_6838.c)] |
| mul7u_pwr_0_019_mre_36_9782 | 3.63 % | 14 % | 98.41 % | 36.98 % | 573266 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_019_mre_36_9782_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_019_mre_36_9782_pdk45.v)]  [[C](mul7u_pwr_0_019_mre_36_9782.c)] |
| mul7u_pwr_0_007_mre_46_8309 | 5.09 % | 19 % | 98.41 % | 46.83 % | 1110712 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_007_mre_46_8309_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_007_mre_46_8309_pdk45.v)]  [[C](mul7u_pwr_0_007_mre_46_8309.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)
             