{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523344272062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523344272062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 14:11:11 2018 " "Processing started: Tue Apr 10 14:11:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523344272062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523344272062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off salts -c salts " "Command: quartus_map --read_settings_files=on --write_settings_files=off salts -c salts" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523344272062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1523344272454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/unidad_control.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272797 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/unidad_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344272797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sramcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-comportament " "Found design unit 1: SRAMController-comportament" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272797 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344272797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sisa-Structure " "Found design unit 1: sisa-Structure" {  } { { "sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/sisa.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272797 ""} { "Info" "ISGN_ENTITY_NAME" "1 sisa " "Found entity 1: sisa" {  } { { "sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/sisa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344272797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "regfile.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/regfile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272797 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344272797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Structure " "Found design unit 1: proc-Structure" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/proc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272797 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344272797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package_utility.vhd 2 0 " "Found 2 design units, including 0 entities, in source file package_utility.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_utility " "Found design unit 1: package_utility" {  } { { "package_utility.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/package_utility.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272797 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 package_utility-body " "Found design unit 2: package_utility-body" {  } { { "package_utility.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/package_utility.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344272797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package_timing.vhd 2 0 " "Found 2 design units, including 0 entities, in source file package_timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_timing " "Found design unit 1: package_timing" {  } { { "package_timing.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/package_timing.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 package_timing-body " "Found design unit 2: package_timing-body" {  } { { "package_timing.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/package_timing.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/multi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/multi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memorycontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryController-comportament " "Found design unit 1: MemoryController-comportament" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/MemoryController.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/MemoryController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "datapath.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/datapath.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_64kx16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_64kx16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_64Kx16-behave_arch " "Found design unit 1: async_64Kx16-behave_arch" {  } { { "async_64Kx16.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/async_64Kx16.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_64Kx16 " "Found entity 1: async_64Kx16" {  } { { "async_64Kx16.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/async_64Kx16.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344272812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sisa " "Elaborating entity \"sisa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523344272844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:proc0 " "Elaborating entity \"proc\" for hierarchy \"proc:proc0\"" {  } { { "sisa.vhd" "proc0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/sisa.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344272844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_control proc:proc0\|unidad_control:unidad_control0 " "Elaborating entity \"unidad_control\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\"" {  } { { "proc.vhd" "unidad_control0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/proc.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344272859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_l proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0 " "Elaborating entity \"control_l\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\"" {  } { { "unidad_control.vhd" "control_l0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/unidad_control.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344272875 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed_reg control_l.vhd(179) " "Inferred latch for \"immed_reg\" at control_l.vhd(179)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272875 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[0\] control_l.vhd(120) " "Inferred latch for \"immed\[0\]\" at control_l.vhd(120)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272875 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[1\] control_l.vhd(120) " "Inferred latch for \"immed\[1\]\" at control_l.vhd(120)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272875 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[2\] control_l.vhd(120) " "Inferred latch for \"immed\[2\]\" at control_l.vhd(120)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272875 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[3\] control_l.vhd(120) " "Inferred latch for \"immed\[3\]\" at control_l.vhd(120)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272875 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[4\] control_l.vhd(120) " "Inferred latch for \"immed\[4\]\" at control_l.vhd(120)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272875 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[5\] control_l.vhd(120) " "Inferred latch for \"immed\[5\]\" at control_l.vhd(120)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272875 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[6\] control_l.vhd(120) " "Inferred latch for \"immed\[6\]\" at control_l.vhd(120)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272875 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[7\] control_l.vhd(120) " "Inferred latch for \"immed\[7\]\" at control_l.vhd(120)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272875 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[8\] control_l.vhd(120) " "Inferred latch for \"immed\[8\]\" at control_l.vhd(120)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272875 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[9\] control_l.vhd(120) " "Inferred latch for \"immed\[9\]\" at control_l.vhd(120)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272875 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[10\] control_l.vhd(120) " "Inferred latch for \"immed\[10\]\" at control_l.vhd(120)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272875 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[11\] control_l.vhd(120) " "Inferred latch for \"immed\[11\]\" at control_l.vhd(120)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272875 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[12\] control_l.vhd(120) " "Inferred latch for \"immed\[12\]\" at control_l.vhd(120)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272875 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[13\] control_l.vhd(120) " "Inferred latch for \"immed\[13\]\" at control_l.vhd(120)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272875 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[14\] control_l.vhd(120) " "Inferred latch for \"immed\[14\]\" at control_l.vhd(120)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272875 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[15\] control_l.vhd(120) " "Inferred latch for \"immed\[15\]\" at control_l.vhd(120)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272875 "|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi proc:proc0\|unidad_control:unidad_control0\|multi:multi0 " "Elaborating entity \"multi\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\|multi:multi0\"" {  } { { "unidad_control.vhd" "multi0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/unidad_control.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344272875 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boot multi.vhd(30) " "VHDL Process Statement warning at multi.vhd(30): signal \"boot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/multi.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523344272890 "|sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath proc:proc0\|datapath:datapath0 " "Elaborating entity \"datapath\" for hierarchy \"proc:proc0\|datapath:datapath0\"" {  } { { "proc.vhd" "datapath0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/proc.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344272890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu proc:proc0\|datapath:datapath0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"proc:proc0\|datapath:datapath0\|alu:alu0\"" {  } { { "datapath.vhd" "alu0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/datapath.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344272890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile proc:proc0\|datapath:datapath0\|regfile:regfile0 " "Elaborating entity \"regfile\" for hierarchy \"proc:proc0\|datapath:datapath0\|regfile:regfile0\"" {  } { { "datapath.vhd" "regfile0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/datapath.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344272890 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrd regfile.vhd(26) " "VHDL Process Statement warning at regfile.vhd(26): signal \"wrd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/regfile.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523344272890 "|sisa|proc:proc0|datapath:datapath0|regfile:regfile0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:mem_ctrl0 " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:mem_ctrl0\"" {  } { { "sisa.vhd" "mem_ctrl0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/sisa.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344272890 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "instr_memory_limit MemoryController.vhd(48) " "VHDL Signal Declaration warning at MemoryController.vhd(48): used explicit default value for signal \"instr_memory_limit\" because signal was never assigned a value" {  } { { "MemoryController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/MemoryController.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1523344272890 "|sisa|MemoryController:mem_ctrl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMController MemoryController:mem_ctrl0\|SRAMController:controller0 " "Elaborating entity \"SRAMController\" for hierarchy \"MemoryController:mem_ctrl0\|SRAMController:controller0\"" {  } { { "MemoryController.vhd" "controller0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/MemoryController.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344272890 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR SRAMController.vhd(58) " "VHDL Process Statement warning at SRAMController.vhd(58): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataToWrite SRAMController.vhd(62) " "VHDL Process Statement warning at SRAMController.vhd(62): signal \"dataToWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(68) " "VHDL Process Statement warning at SRAMController.vhd(68): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(69) " "VHDL Process Statement warning at SRAMController.vhd(69): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(70) " "VHDL Process Statement warning at SRAMController.vhd(70): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(80) " "VHDL Process Statement warning at SRAMController.vhd(80): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(81) " "VHDL Process Statement warning at SRAMController.vhd(81): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(82) " "VHDL Process Statement warning at SRAMController.vhd(82): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(94) " "VHDL Process Statement warning at SRAMController.vhd(94): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(94) " "VHDL Process Statement warning at SRAMController.vhd(94): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(95) " "VHDL Process Statement warning at SRAMController.vhd(95): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(97) " "VHDL Process Statement warning at SRAMController.vhd(97): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(97) " "VHDL Process Statement warning at SRAMController.vhd(97): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_ext SRAMController.vhd(98) " "VHDL Process Statement warning at SRAMController.vhd(98): signal \"data_ext\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(100) " "VHDL Process Statement warning at SRAMController.vhd(100): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_OE_N SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"SRAM_OE_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_CE_N SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"SRAM_CE_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_WE_N SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"SRAM_WE_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_LB_N SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"SRAM_LB_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_UB_N SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"SRAM_UB_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_DQ SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"SRAM_DQ\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_ext SRAMController.vhd(44) " "VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable \"data_ext\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[0\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[0\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[1\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[1\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[2\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[2\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[3\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[3\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[4\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[4\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[5\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[5\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[6\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[6\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[7\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[7\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[8\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[8\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[9\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[9\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[10\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[10\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[11\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[11\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[12\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[12\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[13\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[13\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[14\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[14\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[15\] SRAMController.vhd(44) " "Inferred latch for \"data_ext\[15\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[0\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[0\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[1\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[1\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[2\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[2\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[3\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[3\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[4\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[4\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[5\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[5\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[6\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[6\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[7\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[7\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[8\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[8\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[9\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[9\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[10\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[10\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[11\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[11\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[12\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[12\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[13\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[13\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[14\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[14\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[15\] SRAMController.vhd(44) " "Inferred latch for \"SRAM_DQ\[15\]\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_UB_N SRAMController.vhd(44) " "Inferred latch for \"SRAM_UB_N\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_LB_N SRAMController.vhd(44) " "Inferred latch for \"SRAM_LB_N\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_WE_N SRAMController.vhd(44) " "Inferred latch for \"SRAM_WE_N\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_CE_N SRAMController.vhd(44) " "Inferred latch for \"SRAM_CE_N\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_OE_N SRAMController.vhd(44) " "Inferred latch for \"SRAM_OE_N\" at SRAMController.vhd(44)" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523344272906 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "proc:proc0\|datapath:datapath0\|regfile:regfile0\|regs " "RAM logic \"proc:proc0\|datapath:datapath0\|regfile:regfile0\|regs\" is uninferred due to inappropriate RAM size" {  } { { "regfile.vhd" "regs" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/regfile.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1523344273322 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1523344273322 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "proc:proc0\|datapath:datapath0\|alu:alu0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"proc:proc0\|datapath:datapath0\|alu:alu0\|Div0\"" {  } { { "alu.vhd" "Div0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/alu.vhd" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523344273915 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "proc:proc0\|datapath:datapath0\|alu:alu0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"proc:proc0\|datapath:datapath0\|alu:alu0\|Div1\"" {  } { { "alu.vhd" "Div1" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/alu.vhd" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523344273915 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "proc:proc0\|datapath:datapath0\|alu:alu0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"proc:proc0\|datapath:datapath0\|alu:alu0\|Mult0\"" {  } { { "alu.vhd" "Mult0" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/alu.vhd" 93 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523344273915 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "proc:proc0\|datapath:datapath0\|alu:alu0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"proc:proc0\|datapath:datapath0\|alu:alu0\|Mult1\"" {  } { { "alu.vhd" "Mult1" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/alu.vhd" 92 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523344273915 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1523344273915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_divide:Div0\"" {  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/alu.vhd" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523344273946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_divide:Div0 " "Instantiated megafunction \"proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344273946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344273946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344273946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344273946 ""}  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/alu.vhd" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523344273946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3gm " "Found entity 1: lpm_divide_3gm" {  } { { "db/lpm_divide_3gm.tdf" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/db/lpm_divide_3gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344273993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344273993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344273993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344273993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344274008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344274008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344274071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344274071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344274118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344274118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_divide:Div1\"" {  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/alu.vhd" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523344274118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_divide:Div1 " "Instantiated megafunction \"proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274118 ""}  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/alu.vhd" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523344274118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rto.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rto.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rto " "Found entity 1: lpm_divide_rto" {  } { { "db/lpm_divide_rto.tdf" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/db/lpm_divide_rto.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344274164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344274164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_8dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_8dg " "Found entity 1: abs_divider_8dg" {  } { { "db/abs_divider_8dg.tdf" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/db/abs_divider_8dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344274164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344274164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2s9 " "Found entity 1: lpm_abs_2s9" {  } { { "db/lpm_abs_2s9.tdf" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/db/lpm_abs_2s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344274180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344274180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_mult:Mult0\"" {  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/alu.vhd" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523344274196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_mult:Mult0 " "Instantiated megafunction \"proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274196 ""}  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/alu.vhd" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523344274196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344274242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344274242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_mult:Mult1\"" {  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/alu.vhd" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523344274258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_mult:Mult1 " "Instantiated megafunction \"proc:proc0\|datapath:datapath0\|alu:alu0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274258 ""}  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/alu.vhd" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523344274258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h1t " "Found entity 1: mult_h1t" {  } { { "db/mult_h1t.tdf" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/db/mult_h1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523344274289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523344274289 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "30 " "Ignored 30 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "30 " "Ignored 30 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1523344274710 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1523344274710 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[14\] proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] " "Duplicate LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[14\]\" merged with LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\]\"" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274726 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[13\] proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] " "Duplicate LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[13\]\" merged with LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\]\"" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274726 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[12\] proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] " "Duplicate LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[12\]\" merged with LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\]\"" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274726 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[11\] proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] " "Duplicate LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[11\]\" merged with LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\]\"" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274726 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[10\] proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] " "Duplicate LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[10\]\" merged with LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\]\"" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274726 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[9\] proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] " "Duplicate LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[9\]\" merged with LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\]\"" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274726 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[8\] proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] " "Duplicate LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[8\]\" merged with LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\]\"" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274726 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[7\] proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] " "Duplicate LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[7\]\" merged with LATCH primitive \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\]\"" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] " "Latch proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|bus_ir\[15\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|bus_ir\[15\]" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/unidad_control.vhd" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[6\] " "Latch proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\|immed\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|bus_ir\[15\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|bus_ir\[15\]" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/unidad_control.vhd" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/control_l.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_OE_N " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_OE_N has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RD_ST " "Ports D and ENA on the latch are fed by the same signal MemoryController:mem_ctrl0\|SRAMController:controller0\|state.RD_ST" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_WE_N " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|SRAM_WE_N has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MemoryController:mem_ctrl0\|SRAMController:controller0\|state.WR_ST " "Ports D and ENA on the latch are fed by the same signal MemoryController:mem_ctrl0\|SRAMController:controller0\|state.WR_ST" {  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[1\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|new_pc\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|new_pc\[0\]" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/unidad_control.vhd" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[7\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|new_pc\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|new_pc\[0\]" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/unidad_control.vhd" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[10\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[15\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[14\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[13\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[12\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[6\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|new_pc\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|new_pc\[0\]" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/unidad_control.vhd" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[9\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[8\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[11\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|multi:multi0\|state.DEMW" {  } { { "multi.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/multi.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[4\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|new_pc\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|new_pc\[0\]" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/unidad_control.vhd" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[3\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|new_pc\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|new_pc\[0\]" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/unidad_control.vhd" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[5\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|new_pc\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|new_pc\[0\]" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/unidad_control.vhd" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[0\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|new_pc\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|new_pc\[0\]" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/unidad_control.vhd" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[2\] " "Latch MemoryController:mem_ctrl0\|SRAMController:controller0\|data_ext\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:proc0\|unidad_control:unidad_control0\|new_pc\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:proc0\|unidad_control:unidad_control0\|new_pc\[0\]" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/unidad_control.vhd" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523344274726 ""}  } { { "SRAMController.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/SRAMController.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523344274726 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523344276065 "|sisa|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523344276065 "|sisa|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/sisa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523344276065 "|sisa|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "sisa.vhd" "" { Text "C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleSalts/sisa.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523344276065 "|sisa|SRAM_CE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1523344276065 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523344277230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523344277230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1839 " "Implemented 1839 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523344277338 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523344277338 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1523344277338 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1794 " "Implemented 1794 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523344277338 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1523344277338 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523344277338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523344277353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 14:11:17 2018 " "Processing ended: Tue Apr 10 14:11:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523344277353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523344277353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523344277353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523344277353 ""}
