{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480284175347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480284175348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 17:02:55 2016 " "Processing started: Sun Nov 27 17:02:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480284175348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480284175348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2-SCProc -c Project2-SCProc " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2-SCProc -c Project2-SCProc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480284175348 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1480284175694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "src/Debouncer.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Debouncer.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shiftbit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/shiftbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shiftbit " "Found entity 1: Shiftbit" {  } { { "src/Shiftbit.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Shiftbit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "src/Adder.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scproccontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scproccontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCProcController " "Found entity 1: SCProcController" {  } { { "src/SCProcController.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/SCProcController.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplexer4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/multiplexer4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer4bit " "Found entity 1: Multiplexer4bit" {  } { { "src/Multiplexer4bit.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Multiplexer4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "src/Alu.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file src/signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "src/SignExtension.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "src/SevenSeg.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "src/Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/project2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project2 " "Found entity 1: Project2" {  } { { "src/Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Project2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "src/InstMemory.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "src/DataMemory.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "src/ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/ClockDivider.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplexer2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/multiplexer2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer2bit " "Found entity 1: Multiplexer2bit" {  } { { "src/Multiplexer2bit.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Multiplexer2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file src/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "src/RegisterFile.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "src/Decoder.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ibuff.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ibuff.v" { { "Info" "ISGN_ENTITY_NAME" "1 IBUFF " "Found entity 1: IBUFF" {  } { { "src/IBUFF.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/IBUFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dbuff.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dbuff.v" { { "Info" "ISGN_ENTITY_NAME" "1 DBUFF " "Found entity 1: DBUFF" {  } { { "src/DBUFF.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/DBUFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ebuff.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ebuff.v" { { "Info" "ISGN_ENTITY_NAME" "1 EBUFF " "Found entity 1: EBUFF" {  } { { "src/EBUFF.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/EBUFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mbuff.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mbuff.v" { { "Info" "ISGN_ENTITY_NAME" "1 MBUFF " "Found entity 1: MBUFF" {  } { { "src/MBUFF.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/MBUFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/forwarding.v 1 1 " "Found 1 design units, including 1 entities, in source file src/forwarding.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding " "Found entity 1: Forwarding" {  } { { "src/Forwarding.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Forwarding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/forwardmux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/forwardmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardMux " "Found entity 1: ForwardMux" {  } { { "src/ForwardMux.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/ForwardMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284175815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284175815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2 " "Elaborating entity \"Project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480284175908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:clk_divider " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:clk_divider\"" {  } { { "src/Project2.v" "clk_divider" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Project2.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284175985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:SW0 " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:SW0\"" {  } { { "src/Project2.v" "SW0" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Project2.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284176073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:hex0Disp " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:hex0Disp\"" {  } { { "src/Project2.v" "hex0Disp" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Project2.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284176092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:pc " "Elaborating entity \"Register\" for hierarchy \"Register:pc\"" {  } { { "src/Project2.v" "pc" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Project2.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284176105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:pcIncrementer " "Elaborating entity \"Adder\" for hierarchy \"Adder:pcIncrementer\"" {  } { { "src/Project2.v" "pcIncrementer" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Project2.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284176114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2bit Multiplexer2bit:brBaseMux " "Elaborating entity \"Multiplexer2bit\" for hierarchy \"Multiplexer2bit:brBaseMux\"" {  } { { "src/Project2.v" "brBaseMux" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Project2.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284176126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMem\"" {  } { { "src/Project2.v" "instMem" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Project2.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284176150 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "src/InstMemory.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1480284176159 "|Project2|InstMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decoder\"" {  } { { "src/Project2.v" "decoder" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Project2.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284176161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension SignExtension:immSext " "Elaborating entity \"SignExtension\" for hierarchy \"SignExtension:immSext\"" {  } { { "src/Project2.v" "immSext" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Project2.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284176169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shiftbit Shiftbit:instOffsetShift " "Elaborating entity \"Shiftbit\" for hierarchy \"Shiftbit:instOffsetShift\"" {  } { { "src/Project2.v" "instOffsetShift" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Project2.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284176178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCProcController SCProcController:controller " "Elaborating entity \"SCProcController\" for hierarchy \"SCProcController:controller\"" {  } { { "src/Project2.v" "controller" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Project2.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284176192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2bit Multiplexer2bit:rs1Mux " "Elaborating entity \"Multiplexer2bit\" for hierarchy \"Multiplexer2bit:rs1Mux\"" {  } { { "src/Project2.v" "rs1Mux" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Project2.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284176208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer4bit Multiplexer4bit:rs2Mux " "Elaborating entity \"Multiplexer4bit\" for hierarchy \"Multiplexer4bit:rs2Mux\"" {  } { { "src/Project2.v" "rs2Mux" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Project2.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284176250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:regFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:regFile\"" {  } { { "src/Project2.v" "regFile" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Project2.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284176260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterFile:regFile\|Register:R0 " "Elaborating entity \"Register\" for hierarchy \"RegisterFile:regFile\|Register:R0\"" {  } { { "src/RegisterFile.v" "R0" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/RegisterFile.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284176285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer4bit Multiplexer4bit:dstRegMux " "Elaborating entity \"Multiplexer4bit\" for hierarchy \"Multiplexer4bit:dstRegMux\"" {  } { { "src/Project2.v" "dstRegMux" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Project2.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284176310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:procAlu " "Elaborating entity \"Alu\" for hierarchy \"Alu:procAlu\"" {  } { { "src/Project2.v" "procAlu" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Project2.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284176318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:datamem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:datamem\"" {  } { { "src/Project2.v" "datamem" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/Project2.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284176328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 DataMemory.v(38) " "Verilog HDL assignment warning at DataMemory.v(38): truncated value with size 12 to match size of target (11)" {  } { { "src/DataMemory.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/DataMemory.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480284176350 "|Project2|DataMemory:datamem"}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "DataMemory:datamem\|data " "Created node \"DataMemory:datamem\|data\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "src/DataMemory.v" "data" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/DataMemory.v" 18 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Quartus II" 0 -1 1480284177335 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InstMemory:instMem\|data " "RAM logic \"InstMemory:instMem\|data\" is uninferred due to asynchronous read logic" {  } { { "src/InstMemory.v" "data" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/src/InstMemory.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1480284177336 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1480284177336 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:datamem\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:datamem\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480284179034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480284179034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480284179034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480284179034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480284179034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480284179034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480284179034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480284179034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480284179034 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE test/programs/Test2.mif " "Parameter INIT_FILE set to test/programs/Test2.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1480284179034 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1480284179034 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1480284179034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:datamem\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:datamem\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480284179579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:datamem\|altsyncram:data_rtl_0 " "Instantiated megafunction \"DataMemory:datamem\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284179580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284179580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284179580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284179580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284179580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284179580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284179580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284179580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284179580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE test/programs/Test2.mif " "Parameter \"INIT_FILE\" = \"test/programs/Test2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480284179580 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480284179580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2e1 " "Found entity 1: altsyncram_g2e1" {  } { { "db/altsyncram_g2e1.tdf" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project+2+Template/Project 2 Template/db/altsyncram_g2e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480284179656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480284179656 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1480284182537 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1480284186299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480284186299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1772 " "Implemented 1772 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1480284187339 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1480284187339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1686 " "Implemented 1686 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1480284187339 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1480284187339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1480284187339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480284187378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 17:03:07 2016 " "Processing ended: Sun Nov 27 17:03:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480284187378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480284187378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480284187378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480284187378 ""}
