$date
	Sat Dec 27 15:33:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module siso_tb $end
$var wire 1 ! serial_out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ serial_in $end
$scope module siso_dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ serial_in $end
$var wire 1 ! serial_out $end
$var parameter 32 % width $end
$var reg 4 & shift_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 %
$end
#0
$dumpvars
bx &
0$
1#
0"
x!
$end
#5
0!
b0 &
1"
#10
0"
0#
#15
1"
#20
0"
#25
b1000 &
1"
1$
#30
0"
#35
b100 &
1"
0$
#40
0"
#45
b10 &
1"
#50
0"
#55
1!
b1 &
1"
#60
0"
1$
#65
0!
b1000 &
1"
#70
0"
#75
b1100 &
1"
#80
0"
#85
b1110 &
1"
#90
0"
#95
1!
b1111 &
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
