<!DOCTYPE Board_Memory_Definition_File>
<Root name="MKM14Z128xxx5">
  <MemorySegment size="0x20000" access="ReadOnly" start="0x00000000" name="FLASH"/>
  <MemorySegment size="0x4000/4" access="Read/Write" start="0x20000000-0x4000/4" name="MTB_SRAM"/>
  <MemorySegment size="0x4000/4*3" access="Read/Write" start="0x20000000" name="SRAM"/>
  <MemorySegment size="0x100000" access="Read/Write" start="0x40000000" name="PERIPHERALS"/>
  <RegisterGroup name="FTFA_FlashConfig" start="0x400">
    <Register start="+0" size="1" name="NV_BACKKEY3" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x1" size="1" name="NV_BACKKEY2" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x2" size="1" name="NV_BACKKEY1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x3" size="1" name="NV_BACKKEY0" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x4" size="1" name="NV_BACKKEY7" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x5" size="1" name="NV_BACKKEY6" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x6" size="1" name="NV_BACKKEY5" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x7" size="1" name="NV_BACKKEY4" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x8" size="1" name="NV_FPROT3" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT"/>
    </Register>
    <Register start="+0x9" size="1" name="NV_FPROT2" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT"/>
    </Register>
    <Register start="+0xA" size="1" name="NV_FPROT1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT"/>
    </Register>
    <Register start="+0xB" size="1" name="NV_FPROT0" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT"/>
    </Register>
    <Register start="+0xC" size="1" name="NV_FSEC" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="2" name="SEC"/>
      <BitField start="2" size="2" name="FSLACC"/>
      <BitField start="4" size="2" name="MEEN"/>
      <BitField start="6" size="2" name="KEYEN"/>
    </Register>
    <Register start="+0xD" size="1" name="NV_FOPT" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="1" name="LPBOOT"/>
      <BitField start="2" size="1" name="NMI_EN"/>
      <BitField start="3" size="1" name="EXE_MODE"/>
      <BitField start="5" size="1" name="CLK_SRC"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AIPS" start="0x40000000">
    <Register start="+0x20" size="4" name="AIPS_PACRA" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7"/>
      <BitField start="3" size="1" name="RO7">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="4" size="3" name="AC6"/>
      <BitField start="7" size="1" name="RO6">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="8" size="3" name="AC5"/>
      <BitField start="11" size="1" name="RO5">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="12" size="3" name="AC4"/>
      <BitField start="15" size="1" name="RO4">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="16" size="3" name="AC3"/>
      <BitField start="19" size="1" name="RO3">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="20" size="3" name="AC2"/>
      <BitField start="23" size="1" name="RO2">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="24" size="3" name="AC1"/>
      <BitField start="27" size="1" name="RO1">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="28" size="3" name="AC0"/>
      <BitField start="31" size="1" name="RO0">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="AIPS_PACRB" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7"/>
      <BitField start="3" size="1" name="RO7">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="4" size="3" name="AC6"/>
      <BitField start="7" size="1" name="RO6">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="8" size="3" name="AC5"/>
      <BitField start="11" size="1" name="RO5">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="12" size="3" name="AC4"/>
      <BitField start="15" size="1" name="RO4">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="16" size="3" name="AC3"/>
      <BitField start="19" size="1" name="RO3">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="20" size="3" name="AC2"/>
      <BitField start="23" size="1" name="RO2">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="24" size="3" name="AC1"/>
      <BitField start="27" size="1" name="RO1">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="28" size="3" name="AC0"/>
      <BitField start="31" size="1" name="RO0">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="AIPS_PACRE" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7"/>
      <BitField start="3" size="1" name="RO7">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="4" size="3" name="AC6"/>
      <BitField start="7" size="1" name="RO6">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="8" size="3" name="AC5"/>
      <BitField start="11" size="1" name="RO5">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="12" size="3" name="AC4"/>
      <BitField start="15" size="1" name="RO4">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="16" size="3" name="AC3"/>
      <BitField start="19" size="1" name="RO3">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="20" size="3" name="AC2"/>
      <BitField start="23" size="1" name="RO2">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="24" size="3" name="AC1"/>
      <BitField start="27" size="1" name="RO1">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="28" size="3" name="AC0"/>
      <BitField start="31" size="1" name="RO0">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="AIPS_PACRF" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7"/>
      <BitField start="3" size="1" name="RO7">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="4" size="3" name="AC6"/>
      <BitField start="7" size="1" name="RO6">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="8" size="3" name="AC5"/>
      <BitField start="11" size="1" name="RO5">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="12" size="3" name="AC4"/>
      <BitField start="15" size="1" name="RO4">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="16" size="3" name="AC3"/>
      <BitField start="19" size="1" name="RO3">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="20" size="3" name="AC2"/>
      <BitField start="23" size="1" name="RO2">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="24" size="3" name="AC1"/>
      <BitField start="27" size="1" name="RO1">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="28" size="3" name="AC0"/>
      <BitField start="31" size="1" name="RO0">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="AIPS_PACRG" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7"/>
      <BitField start="3" size="1" name="RO7">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="4" size="3" name="AC6"/>
      <BitField start="7" size="1" name="RO6">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="8" size="3" name="AC5"/>
      <BitField start="11" size="1" name="RO5">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="12" size="3" name="AC4"/>
      <BitField start="15" size="1" name="RO4">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="16" size="3" name="AC3"/>
      <BitField start="19" size="1" name="RO3">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="20" size="3" name="AC2"/>
      <BitField start="23" size="1" name="RO2">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="24" size="3" name="AC1"/>
      <BitField start="27" size="1" name="RO1">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="28" size="3" name="AC0"/>
      <BitField start="31" size="1" name="RO0">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="AIPS_PACRH" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7"/>
      <BitField start="3" size="1" name="RO7">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="4" size="3" name="AC6"/>
      <BitField start="7" size="1" name="RO6">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="8" size="3" name="AC5"/>
      <BitField start="11" size="1" name="RO5">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="12" size="3" name="AC4"/>
      <BitField start="15" size="1" name="RO4">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="16" size="3" name="AC3"/>
      <BitField start="19" size="1" name="RO3">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="20" size="3" name="AC2"/>
      <BitField start="23" size="1" name="RO2">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="24" size="3" name="AC1"/>
      <BitField start="27" size="1" name="RO1">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="28" size="3" name="AC0"/>
      <BitField start="31" size="1" name="RO0">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="AIPS_PACRI" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7"/>
      <BitField start="3" size="1" name="RO7">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="4" size="3" name="AC6"/>
      <BitField start="7" size="1" name="RO6">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="8" size="3" name="AC5"/>
      <BitField start="11" size="1" name="RO5">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="12" size="3" name="AC4"/>
      <BitField start="15" size="1" name="RO4">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="16" size="3" name="AC3"/>
      <BitField start="19" size="1" name="RO3">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="20" size="3" name="AC2"/>
      <BitField start="23" size="1" name="RO2">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="24" size="3" name="AC1"/>
      <BitField start="27" size="1" name="RO1">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="28" size="3" name="AC0"/>
      <BitField start="31" size="1" name="RO0">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="AIPS_PACRJ" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7"/>
      <BitField start="3" size="1" name="RO7">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="4" size="3" name="AC6"/>
      <BitField start="7" size="1" name="RO6">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="8" size="3" name="AC5"/>
      <BitField start="11" size="1" name="RO5">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="12" size="3" name="AC4"/>
      <BitField start="15" size="1" name="RO4">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="16" size="3" name="AC3"/>
      <BitField start="19" size="1" name="RO3">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="20" size="3" name="AC2"/>
      <BitField start="23" size="1" name="RO2">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="24" size="3" name="AC1"/>
      <BitField start="27" size="1" name="RO1">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="28" size="3" name="AC0"/>
      <BitField start="31" size="1" name="RO0">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="AIPS_PACRK" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7"/>
      <BitField start="3" size="1" name="RO7">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="4" size="3" name="AC6"/>
      <BitField start="7" size="1" name="RO6">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="8" size="3" name="AC5"/>
      <BitField start="11" size="1" name="RO5">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="12" size="3" name="AC4"/>
      <BitField start="15" size="1" name="RO4">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="16" size="3" name="AC3"/>
      <BitField start="19" size="1" name="RO3">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="20" size="3" name="AC2"/>
      <BitField start="23" size="1" name="RO2">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="24" size="3" name="AC1"/>
      <BitField start="27" size="1" name="RO1">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="28" size="3" name="AC0"/>
      <BitField start="31" size="1" name="RO0">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="AIPS_PACRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7"/>
      <BitField start="3" size="1" name="RO7">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="4" size="3" name="AC6"/>
      <BitField start="7" size="1" name="RO6">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="8" size="3" name="AC5"/>
      <BitField start="11" size="1" name="RO5">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="12" size="3" name="AC4"/>
      <BitField start="15" size="1" name="RO4">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="16" size="3" name="AC3"/>
      <BitField start="19" size="1" name="RO3">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="20" size="3" name="AC2"/>
      <BitField start="23" size="1" name="RO2">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="24" size="3" name="AC1"/>
      <BitField start="27" size="1" name="RO1">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="28" size="3" name="AC0"/>
      <BitField start="31" size="1" name="RO0">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="AIPS_PACRM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7"/>
      <BitField start="3" size="1" name="RO7">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="4" size="3" name="AC6"/>
      <BitField start="7" size="1" name="RO6">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="8" size="3" name="AC5"/>
      <BitField start="11" size="1" name="RO5">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="12" size="3" name="AC4"/>
      <BitField start="15" size="1" name="RO4">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="16" size="3" name="AC3"/>
      <BitField start="19" size="1" name="RO3">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="20" size="3" name="AC2"/>
      <BitField start="23" size="1" name="RO2">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="24" size="3" name="AC1"/>
      <BitField start="27" size="1" name="RO1">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="28" size="3" name="AC0"/>
      <BitField start="31" size="1" name="RO0">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="AIPS_PACRN" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7"/>
      <BitField start="3" size="1" name="RO7">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="4" size="3" name="AC6"/>
      <BitField start="7" size="1" name="RO6">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="8" size="3" name="AC5"/>
      <BitField start="11" size="1" name="RO5">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="12" size="3" name="AC4"/>
      <BitField start="15" size="1" name="RO4">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="16" size="3" name="AC3"/>
      <BitField start="19" size="1" name="RO3">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="20" size="3" name="AC2"/>
      <BitField start="23" size="1" name="RO2">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="24" size="3" name="AC1"/>
      <BitField start="27" size="1" name="RO1">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="28" size="3" name="AC0"/>
      <BitField start="31" size="1" name="RO0">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="AIPS_PACRO" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7"/>
      <BitField start="3" size="1" name="RO7">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="4" size="3" name="AC6"/>
      <BitField start="7" size="1" name="RO6">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="8" size="3" name="AC5"/>
      <BitField start="11" size="1" name="RO5">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="12" size="3" name="AC4"/>
      <BitField start="15" size="1" name="RO4">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="16" size="3" name="AC3"/>
      <BitField start="19" size="1" name="RO3">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="20" size="3" name="AC2"/>
      <BitField start="23" size="1" name="RO2">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="24" size="3" name="AC1"/>
      <BitField start="27" size="1" name="RO1">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="28" size="3" name="AC0"/>
      <BitField start="31" size="1" name="RO0">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="AIPS_PACRP" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AC7"/>
      <BitField start="3" size="1" name="RO7">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="4" size="3" name="AC6"/>
      <BitField start="7" size="1" name="RO6">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="8" size="3" name="AC5"/>
      <BitField start="11" size="1" name="RO5">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="12" size="3" name="AC4"/>
      <BitField start="15" size="1" name="RO4">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="16" size="3" name="AC3"/>
      <BitField start="19" size="1" name="RO3">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="20" size="3" name="AC2"/>
      <BitField start="23" size="1" name="RO2">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="24" size="3" name="AC1"/>
      <BitField start="27" size="1" name="RO1">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
      <BitField start="28" size="3" name="AC0"/>
      <BitField start="31" size="1" name="RO0">
        <Enum name="0" start="0b0" description="Writes to corresponding AC field are allowed."/>
        <Enum name="1" start="0b1" description="Writes to corresponding AC field are ignored."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA" start="0x40008000">
    <Register start="+0x100+0" size="4" name="DMA_SAR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR"/>
    </Register>
    <Register start="+0x100+16" size="4" name="DMA_SAR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR"/>
    </Register>
    <Register start="+0x100+32" size="4" name="DMA_SAR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR"/>
    </Register>
    <Register start="+0x100+48" size="4" name="DMA_SAR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR"/>
    </Register>
    <Register start="+0x104+0" size="4" name="DMA_DAR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR"/>
    </Register>
    <Register start="+0x104+16" size="4" name="DMA_DAR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR"/>
    </Register>
    <Register start="+0x104+32" size="4" name="DMA_DAR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR"/>
    </Register>
    <Register start="+0x104+48" size="4" name="DMA_DAR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR"/>
    </Register>
    <Register start="+0x108+0" size="4" name="DMA_DSR_BCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="BCR"/>
      <BitField start="24" size="1" name="DONE">
        <Enum name="0" start="0b0" description="DMA transfer is not yet complete. Writing a 0 has no effect."/>
        <Enum name="1" start="0b1" description="DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits."/>
      </BitField>
      <BitField start="25" size="1" name="BSY">
        <Enum name="0" start="0b0" description="DMA channel is inactive. Cleared when the DMA has finished the last transaction."/>
        <Enum name="1" start="0b1" description="BSY is set the first time the channel is enabled after a transfer is initiated."/>
      </BitField>
      <BitField start="26" size="1" name="REQ">
        <Enum name="0" start="0b0" description="No request is pending or the channel is currently active. Cleared when the channel is selected."/>
        <Enum name="1" start="0b1" description="The DMA channel has a transfer remaining and the channel is not selected."/>
      </BitField>
      <BitField start="28" size="1" name="BED">
        <Enum name="0" start="0b0" description="No bus error occurred."/>
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the write portion of a transfer."/>
      </BitField>
      <BitField start="29" size="1" name="BES">
        <Enum name="0" start="0b0" description="No bus error occurred."/>
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the read portion of a transfer."/>
      </BitField>
      <BitField start="30" size="1" name="CE">
        <Enum name="0" start="0b0" description="No configuration error exists."/>
        <Enum name="1" start="0b1" description="A configuration error has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x108+16" size="4" name="DMA_DSR_BCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="BCR"/>
      <BitField start="24" size="1" name="DONE">
        <Enum name="0" start="0b0" description="DMA transfer is not yet complete. Writing a 0 has no effect."/>
        <Enum name="1" start="0b1" description="DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits."/>
      </BitField>
      <BitField start="25" size="1" name="BSY">
        <Enum name="0" start="0b0" description="DMA channel is inactive. Cleared when the DMA has finished the last transaction."/>
        <Enum name="1" start="0b1" description="BSY is set the first time the channel is enabled after a transfer is initiated."/>
      </BitField>
      <BitField start="26" size="1" name="REQ">
        <Enum name="0" start="0b0" description="No request is pending or the channel is currently active. Cleared when the channel is selected."/>
        <Enum name="1" start="0b1" description="The DMA channel has a transfer remaining and the channel is not selected."/>
      </BitField>
      <BitField start="28" size="1" name="BED">
        <Enum name="0" start="0b0" description="No bus error occurred."/>
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the write portion of a transfer."/>
      </BitField>
      <BitField start="29" size="1" name="BES">
        <Enum name="0" start="0b0" description="No bus error occurred."/>
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the read portion of a transfer."/>
      </BitField>
      <BitField start="30" size="1" name="CE">
        <Enum name="0" start="0b0" description="No configuration error exists."/>
        <Enum name="1" start="0b1" description="A configuration error has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x108+32" size="4" name="DMA_DSR_BCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="BCR"/>
      <BitField start="24" size="1" name="DONE">
        <Enum name="0" start="0b0" description="DMA transfer is not yet complete. Writing a 0 has no effect."/>
        <Enum name="1" start="0b1" description="DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits."/>
      </BitField>
      <BitField start="25" size="1" name="BSY">
        <Enum name="0" start="0b0" description="DMA channel is inactive. Cleared when the DMA has finished the last transaction."/>
        <Enum name="1" start="0b1" description="BSY is set the first time the channel is enabled after a transfer is initiated."/>
      </BitField>
      <BitField start="26" size="1" name="REQ">
        <Enum name="0" start="0b0" description="No request is pending or the channel is currently active. Cleared when the channel is selected."/>
        <Enum name="1" start="0b1" description="The DMA channel has a transfer remaining and the channel is not selected."/>
      </BitField>
      <BitField start="28" size="1" name="BED">
        <Enum name="0" start="0b0" description="No bus error occurred."/>
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the write portion of a transfer."/>
      </BitField>
      <BitField start="29" size="1" name="BES">
        <Enum name="0" start="0b0" description="No bus error occurred."/>
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the read portion of a transfer."/>
      </BitField>
      <BitField start="30" size="1" name="CE">
        <Enum name="0" start="0b0" description="No configuration error exists."/>
        <Enum name="1" start="0b1" description="A configuration error has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x108+48" size="4" name="DMA_DSR_BCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="BCR"/>
      <BitField start="24" size="1" name="DONE">
        <Enum name="0" start="0b0" description="DMA transfer is not yet complete. Writing a 0 has no effect."/>
        <Enum name="1" start="0b1" description="DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits."/>
      </BitField>
      <BitField start="25" size="1" name="BSY">
        <Enum name="0" start="0b0" description="DMA channel is inactive. Cleared when the DMA has finished the last transaction."/>
        <Enum name="1" start="0b1" description="BSY is set the first time the channel is enabled after a transfer is initiated."/>
      </BitField>
      <BitField start="26" size="1" name="REQ">
        <Enum name="0" start="0b0" description="No request is pending or the channel is currently active. Cleared when the channel is selected."/>
        <Enum name="1" start="0b1" description="The DMA channel has a transfer remaining and the channel is not selected."/>
      </BitField>
      <BitField start="28" size="1" name="BED">
        <Enum name="0" start="0b0" description="No bus error occurred."/>
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the write portion of a transfer."/>
      </BitField>
      <BitField start="29" size="1" name="BES">
        <Enum name="0" start="0b0" description="No bus error occurred."/>
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the read portion of a transfer."/>
      </BitField>
      <BitField start="30" size="1" name="CE">
        <Enum name="0" start="0b0" description="No configuration error exists."/>
        <Enum name="1" start="0b1" description="A configuration error has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x10B" size="1" name="DMA_DSR0" access="Read/Write" reset_value="0" reset_mask="0xFF"/>
    <Register start="+0x10C+0" size="4" name="DMA_DCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="LCH2">
        <Enum name="00" start="0b00" description="DMA Channel 0"/>
        <Enum name="01" start="0b01" description="DMA Channel 1"/>
        <Enum name="10" start="0b10" description="DMA Channel 2"/>
        <Enum name="11" start="0b11" description="DMA Channel 3"/>
      </BitField>
      <BitField start="2" size="2" name="LCH1">
        <Enum name="00" start="0b00" description="DMA Channel 0"/>
        <Enum name="01" start="0b01" description="DMA Channel 1"/>
        <Enum name="10" start="0b10" description="DMA Channel 2"/>
        <Enum name="11" start="0b11" description="DMA Channel 3"/>
      </BitField>
      <BitField start="4" size="2" name="LINKCC">
        <Enum name="00" start="0b00" description="No channel-to-channel linking"/>
        <Enum name="01" start="0b01" description="Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to zero"/>
        <Enum name="10" start="0b10" description="Perform a link to channel LCH1 after each cycle-steal transfer"/>
        <Enum name="11" start="0b11" description="Perform a link to channel LCH1 after the BCR decrements to zero"/>
      </BitField>
      <BitField start="7" size="1" name="D_REQ">
        <Enum name="0" start="0b0" description="ERQ bit is not affected."/>
        <Enum name="1" start="0b1" description="ERQ bit is cleared when the BCR is exhausted."/>
      </BitField>
      <BitField start="8" size="4" name="DMOD">
        <Enum name="0000" start="0b0000" description="Buffer disabled"/>
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes"/>
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes"/>
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes"/>
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes"/>
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes"/>
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes"/>
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB"/>
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB"/>
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB"/>
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB"/>
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB"/>
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB"/>
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB"/>
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB"/>
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB"/>
      </BitField>
      <BitField start="12" size="4" name="SMOD">
        <Enum name="0000" start="0b0000" description="Buffer disabled"/>
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes"/>
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes"/>
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes"/>
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes"/>
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes"/>
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes"/>
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB"/>
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB"/>
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB"/>
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB"/>
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB"/>
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB"/>
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB"/>
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB"/>
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB"/>
      </BitField>
      <BitField start="16" size="1" name="START">
        <Enum name="0" start="0b0" description="DMA inactive"/>
        <Enum name="1" start="0b1" description="The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0."/>
      </BitField>
      <BitField start="17" size="2" name="DSIZE">
        <Enum name="00" start="0b00" description="32-bit"/>
        <Enum name="01" start="0b01" description="8-bit"/>
        <Enum name="10" start="0b10" description="16-bit"/>
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"/>
      </BitField>
      <BitField start="19" size="1" name="DINC">
        <Enum name="0" start="0b0" description="No change to the DAR after a successful transfer."/>
        <Enum name="1" start="0b1" description="The DAR increments by 1, 2, 4 depending upon the size of the transfer."/>
      </BitField>
      <BitField start="20" size="2" name="SSIZE">
        <Enum name="00" start="0b00" description="32-bit"/>
        <Enum name="01" start="0b01" description="8-bit"/>
        <Enum name="10" start="0b10" description="16-bit"/>
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"/>
      </BitField>
      <BitField start="22" size="1" name="SINC">
        <Enum name="0" start="0b0" description="No change to SAR after a successful transfer."/>
        <Enum name="1" start="0b1" description="The SAR increments by 1, 2, 4 as determined by the transfer size."/>
      </BitField>
      <BitField start="23" size="1" name="EADREQ">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="24" size="2" name="UMNSM">
        <Enum name="00" start="0b00" description="Channel attributes are set to the current mode."/>
        <Enum name="01" start="0b01" description="If the current mode is privileged and secure, then attributes are set to {privileged, secure}. Otherwise, writing this value terminates in an error."/>
        <Enum name="10" start="0b10" description="If the current mode is privileged and secure or if the current mode is user and secure, then attributes are set to {user, secure}. Otherwise, writing this value terminates in an error."/>
        <Enum name="11" start="0b11" description="If the current mode is privileged and secure, user and secure, or user and nonsecure, then attributes are set to {user, nonsecure}."/>
      </BitField>
      <BitField start="26" size="2" name="CHACR"/>
      <BitField start="28" size="1" name="AA">
        <Enum name="0" start="0b0" description="Auto-align disabled"/>
        <Enum name="1" start="0b1" description="If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC."/>
      </BitField>
      <BitField start="29" size="1" name="CS">
        <Enum name="0" start="0b0" description="DMA continuously makes read/write transfers until the BCR decrements to 0."/>
        <Enum name="1" start="0b1" description="Forces a single read/write transfer per request."/>
      </BitField>
      <BitField start="30" size="1" name="ERQ">
        <Enum name="0" start="0b0" description="Peripheral request is ignored."/>
        <Enum name="1" start="0b1" description="Enables peripheral request to initiate transfer. A software-initiated request (setting the START bit) is always enabled."/>
      </BitField>
      <BitField start="31" size="1" name="EINT">
        <Enum name="0" start="0b0" description="No interrupt is generated."/>
        <Enum name="1" start="0b1" description="Interrupt signal is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x10C+16" size="4" name="DMA_DCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="LCH2">
        <Enum name="00" start="0b00" description="DMA Channel 0"/>
        <Enum name="01" start="0b01" description="DMA Channel 1"/>
        <Enum name="10" start="0b10" description="DMA Channel 2"/>
        <Enum name="11" start="0b11" description="DMA Channel 3"/>
      </BitField>
      <BitField start="2" size="2" name="LCH1">
        <Enum name="00" start="0b00" description="DMA Channel 0"/>
        <Enum name="01" start="0b01" description="DMA Channel 1"/>
        <Enum name="10" start="0b10" description="DMA Channel 2"/>
        <Enum name="11" start="0b11" description="DMA Channel 3"/>
      </BitField>
      <BitField start="4" size="2" name="LINKCC">
        <Enum name="00" start="0b00" description="No channel-to-channel linking"/>
        <Enum name="01" start="0b01" description="Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to zero"/>
        <Enum name="10" start="0b10" description="Perform a link to channel LCH1 after each cycle-steal transfer"/>
        <Enum name="11" start="0b11" description="Perform a link to channel LCH1 after the BCR decrements to zero"/>
      </BitField>
      <BitField start="7" size="1" name="D_REQ">
        <Enum name="0" start="0b0" description="ERQ bit is not affected."/>
        <Enum name="1" start="0b1" description="ERQ bit is cleared when the BCR is exhausted."/>
      </BitField>
      <BitField start="8" size="4" name="DMOD">
        <Enum name="0000" start="0b0000" description="Buffer disabled"/>
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes"/>
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes"/>
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes"/>
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes"/>
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes"/>
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes"/>
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB"/>
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB"/>
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB"/>
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB"/>
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB"/>
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB"/>
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB"/>
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB"/>
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB"/>
      </BitField>
      <BitField start="12" size="4" name="SMOD">
        <Enum name="0000" start="0b0000" description="Buffer disabled"/>
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes"/>
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes"/>
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes"/>
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes"/>
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes"/>
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes"/>
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB"/>
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB"/>
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB"/>
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB"/>
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB"/>
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB"/>
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB"/>
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB"/>
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB"/>
      </BitField>
      <BitField start="16" size="1" name="START">
        <Enum name="0" start="0b0" description="DMA inactive"/>
        <Enum name="1" start="0b1" description="The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0."/>
      </BitField>
      <BitField start="17" size="2" name="DSIZE">
        <Enum name="00" start="0b00" description="32-bit"/>
        <Enum name="01" start="0b01" description="8-bit"/>
        <Enum name="10" start="0b10" description="16-bit"/>
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"/>
      </BitField>
      <BitField start="19" size="1" name="DINC">
        <Enum name="0" start="0b0" description="No change to the DAR after a successful transfer."/>
        <Enum name="1" start="0b1" description="The DAR increments by 1, 2, 4 depending upon the size of the transfer."/>
      </BitField>
      <BitField start="20" size="2" name="SSIZE">
        <Enum name="00" start="0b00" description="32-bit"/>
        <Enum name="01" start="0b01" description="8-bit"/>
        <Enum name="10" start="0b10" description="16-bit"/>
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"/>
      </BitField>
      <BitField start="22" size="1" name="SINC">
        <Enum name="0" start="0b0" description="No change to SAR after a successful transfer."/>
        <Enum name="1" start="0b1" description="The SAR increments by 1, 2, 4 as determined by the transfer size."/>
      </BitField>
      <BitField start="23" size="1" name="EADREQ">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="24" size="2" name="UMNSM">
        <Enum name="00" start="0b00" description="Channel attributes are set to the current mode."/>
        <Enum name="01" start="0b01" description="If the current mode is privileged and secure, then attributes are set to {privileged, secure}. Otherwise, writing this value terminates in an error."/>
        <Enum name="10" start="0b10" description="If the current mode is privileged and secure or if the current mode is user and secure, then attributes are set to {user, secure}. Otherwise, writing this value terminates in an error."/>
        <Enum name="11" start="0b11" description="If the current mode is privileged and secure, user and secure, or user and nonsecure, then attributes are set to {user, nonsecure}."/>
      </BitField>
      <BitField start="26" size="2" name="CHACR"/>
      <BitField start="28" size="1" name="AA">
        <Enum name="0" start="0b0" description="Auto-align disabled"/>
        <Enum name="1" start="0b1" description="If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC."/>
      </BitField>
      <BitField start="29" size="1" name="CS">
        <Enum name="0" start="0b0" description="DMA continuously makes read/write transfers until the BCR decrements to 0."/>
        <Enum name="1" start="0b1" description="Forces a single read/write transfer per request."/>
      </BitField>
      <BitField start="30" size="1" name="ERQ">
        <Enum name="0" start="0b0" description="Peripheral request is ignored."/>
        <Enum name="1" start="0b1" description="Enables peripheral request to initiate transfer. A software-initiated request (setting the START bit) is always enabled."/>
      </BitField>
      <BitField start="31" size="1" name="EINT">
        <Enum name="0" start="0b0" description="No interrupt is generated."/>
        <Enum name="1" start="0b1" description="Interrupt signal is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x10C+32" size="4" name="DMA_DCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="LCH2">
        <Enum name="00" start="0b00" description="DMA Channel 0"/>
        <Enum name="01" start="0b01" description="DMA Channel 1"/>
        <Enum name="10" start="0b10" description="DMA Channel 2"/>
        <Enum name="11" start="0b11" description="DMA Channel 3"/>
      </BitField>
      <BitField start="2" size="2" name="LCH1">
        <Enum name="00" start="0b00" description="DMA Channel 0"/>
        <Enum name="01" start="0b01" description="DMA Channel 1"/>
        <Enum name="10" start="0b10" description="DMA Channel 2"/>
        <Enum name="11" start="0b11" description="DMA Channel 3"/>
      </BitField>
      <BitField start="4" size="2" name="LINKCC">
        <Enum name="00" start="0b00" description="No channel-to-channel linking"/>
        <Enum name="01" start="0b01" description="Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to zero"/>
        <Enum name="10" start="0b10" description="Perform a link to channel LCH1 after each cycle-steal transfer"/>
        <Enum name="11" start="0b11" description="Perform a link to channel LCH1 after the BCR decrements to zero"/>
      </BitField>
      <BitField start="7" size="1" name="D_REQ">
        <Enum name="0" start="0b0" description="ERQ bit is not affected."/>
        <Enum name="1" start="0b1" description="ERQ bit is cleared when the BCR is exhausted."/>
      </BitField>
      <BitField start="8" size="4" name="DMOD">
        <Enum name="0000" start="0b0000" description="Buffer disabled"/>
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes"/>
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes"/>
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes"/>
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes"/>
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes"/>
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes"/>
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB"/>
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB"/>
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB"/>
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB"/>
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB"/>
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB"/>
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB"/>
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB"/>
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB"/>
      </BitField>
      <BitField start="12" size="4" name="SMOD">
        <Enum name="0000" start="0b0000" description="Buffer disabled"/>
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes"/>
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes"/>
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes"/>
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes"/>
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes"/>
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes"/>
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB"/>
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB"/>
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB"/>
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB"/>
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB"/>
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB"/>
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB"/>
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB"/>
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB"/>
      </BitField>
      <BitField start="16" size="1" name="START">
        <Enum name="0" start="0b0" description="DMA inactive"/>
        <Enum name="1" start="0b1" description="The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0."/>
      </BitField>
      <BitField start="17" size="2" name="DSIZE">
        <Enum name="00" start="0b00" description="32-bit"/>
        <Enum name="01" start="0b01" description="8-bit"/>
        <Enum name="10" start="0b10" description="16-bit"/>
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"/>
      </BitField>
      <BitField start="19" size="1" name="DINC">
        <Enum name="0" start="0b0" description="No change to the DAR after a successful transfer."/>
        <Enum name="1" start="0b1" description="The DAR increments by 1, 2, 4 depending upon the size of the transfer."/>
      </BitField>
      <BitField start="20" size="2" name="SSIZE">
        <Enum name="00" start="0b00" description="32-bit"/>
        <Enum name="01" start="0b01" description="8-bit"/>
        <Enum name="10" start="0b10" description="16-bit"/>
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"/>
      </BitField>
      <BitField start="22" size="1" name="SINC">
        <Enum name="0" start="0b0" description="No change to SAR after a successful transfer."/>
        <Enum name="1" start="0b1" description="The SAR increments by 1, 2, 4 as determined by the transfer size."/>
      </BitField>
      <BitField start="23" size="1" name="EADREQ">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="24" size="2" name="UMNSM">
        <Enum name="00" start="0b00" description="Channel attributes are set to the current mode."/>
        <Enum name="01" start="0b01" description="If the current mode is privileged and secure, then attributes are set to {privileged, secure}. Otherwise, writing this value terminates in an error."/>
        <Enum name="10" start="0b10" description="If the current mode is privileged and secure or if the current mode is user and secure, then attributes are set to {user, secure}. Otherwise, writing this value terminates in an error."/>
        <Enum name="11" start="0b11" description="If the current mode is privileged and secure, user and secure, or user and nonsecure, then attributes are set to {user, nonsecure}."/>
      </BitField>
      <BitField start="26" size="2" name="CHACR"/>
      <BitField start="28" size="1" name="AA">
        <Enum name="0" start="0b0" description="Auto-align disabled"/>
        <Enum name="1" start="0b1" description="If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC."/>
      </BitField>
      <BitField start="29" size="1" name="CS">
        <Enum name="0" start="0b0" description="DMA continuously makes read/write transfers until the BCR decrements to 0."/>
        <Enum name="1" start="0b1" description="Forces a single read/write transfer per request."/>
      </BitField>
      <BitField start="30" size="1" name="ERQ">
        <Enum name="0" start="0b0" description="Peripheral request is ignored."/>
        <Enum name="1" start="0b1" description="Enables peripheral request to initiate transfer. A software-initiated request (setting the START bit) is always enabled."/>
      </BitField>
      <BitField start="31" size="1" name="EINT">
        <Enum name="0" start="0b0" description="No interrupt is generated."/>
        <Enum name="1" start="0b1" description="Interrupt signal is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x10C+48" size="4" name="DMA_DCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="LCH2">
        <Enum name="00" start="0b00" description="DMA Channel 0"/>
        <Enum name="01" start="0b01" description="DMA Channel 1"/>
        <Enum name="10" start="0b10" description="DMA Channel 2"/>
        <Enum name="11" start="0b11" description="DMA Channel 3"/>
      </BitField>
      <BitField start="2" size="2" name="LCH1">
        <Enum name="00" start="0b00" description="DMA Channel 0"/>
        <Enum name="01" start="0b01" description="DMA Channel 1"/>
        <Enum name="10" start="0b10" description="DMA Channel 2"/>
        <Enum name="11" start="0b11" description="DMA Channel 3"/>
      </BitField>
      <BitField start="4" size="2" name="LINKCC">
        <Enum name="00" start="0b00" description="No channel-to-channel linking"/>
        <Enum name="01" start="0b01" description="Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to zero"/>
        <Enum name="10" start="0b10" description="Perform a link to channel LCH1 after each cycle-steal transfer"/>
        <Enum name="11" start="0b11" description="Perform a link to channel LCH1 after the BCR decrements to zero"/>
      </BitField>
      <BitField start="7" size="1" name="D_REQ">
        <Enum name="0" start="0b0" description="ERQ bit is not affected."/>
        <Enum name="1" start="0b1" description="ERQ bit is cleared when the BCR is exhausted."/>
      </BitField>
      <BitField start="8" size="4" name="DMOD">
        <Enum name="0000" start="0b0000" description="Buffer disabled"/>
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes"/>
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes"/>
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes"/>
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes"/>
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes"/>
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes"/>
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB"/>
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB"/>
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB"/>
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB"/>
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB"/>
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB"/>
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB"/>
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB"/>
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB"/>
      </BitField>
      <BitField start="12" size="4" name="SMOD">
        <Enum name="0000" start="0b0000" description="Buffer disabled"/>
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes"/>
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes"/>
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes"/>
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes"/>
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes"/>
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes"/>
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB"/>
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB"/>
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB"/>
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB"/>
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB"/>
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB"/>
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB"/>
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB"/>
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB"/>
      </BitField>
      <BitField start="16" size="1" name="START">
        <Enum name="0" start="0b0" description="DMA inactive"/>
        <Enum name="1" start="0b1" description="The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0."/>
      </BitField>
      <BitField start="17" size="2" name="DSIZE">
        <Enum name="00" start="0b00" description="32-bit"/>
        <Enum name="01" start="0b01" description="8-bit"/>
        <Enum name="10" start="0b10" description="16-bit"/>
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"/>
      </BitField>
      <BitField start="19" size="1" name="DINC">
        <Enum name="0" start="0b0" description="No change to the DAR after a successful transfer."/>
        <Enum name="1" start="0b1" description="The DAR increments by 1, 2, 4 depending upon the size of the transfer."/>
      </BitField>
      <BitField start="20" size="2" name="SSIZE">
        <Enum name="00" start="0b00" description="32-bit"/>
        <Enum name="01" start="0b01" description="8-bit"/>
        <Enum name="10" start="0b10" description="16-bit"/>
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"/>
      </BitField>
      <BitField start="22" size="1" name="SINC">
        <Enum name="0" start="0b0" description="No change to SAR after a successful transfer."/>
        <Enum name="1" start="0b1" description="The SAR increments by 1, 2, 4 as determined by the transfer size."/>
      </BitField>
      <BitField start="23" size="1" name="EADREQ">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="24" size="2" name="UMNSM">
        <Enum name="00" start="0b00" description="Channel attributes are set to the current mode."/>
        <Enum name="01" start="0b01" description="If the current mode is privileged and secure, then attributes are set to {privileged, secure}. Otherwise, writing this value terminates in an error."/>
        <Enum name="10" start="0b10" description="If the current mode is privileged and secure or if the current mode is user and secure, then attributes are set to {user, secure}. Otherwise, writing this value terminates in an error."/>
        <Enum name="11" start="0b11" description="If the current mode is privileged and secure, user and secure, or user and nonsecure, then attributes are set to {user, nonsecure}."/>
      </BitField>
      <BitField start="26" size="2" name="CHACR"/>
      <BitField start="28" size="1" name="AA">
        <Enum name="0" start="0b0" description="Auto-align disabled"/>
        <Enum name="1" start="0b1" description="If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC."/>
      </BitField>
      <BitField start="29" size="1" name="CS">
        <Enum name="0" start="0b0" description="DMA continuously makes read/write transfers until the BCR decrements to 0."/>
        <Enum name="1" start="0b1" description="Forces a single read/write transfer per request."/>
      </BitField>
      <BitField start="30" size="1" name="ERQ">
        <Enum name="0" start="0b0" description="Peripheral request is ignored."/>
        <Enum name="1" start="0b1" description="Enables peripheral request to initiate transfer. A software-initiated request (setting the START bit) is always enabled."/>
      </BitField>
      <BitField start="31" size="1" name="EINT">
        <Enum name="0" start="0b0" description="No interrupt is generated."/>
        <Enum name="1" start="0b1" description="Interrupt signal is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x11B" size="1" name="DMA_DSR1" access="Read/Write" reset_value="0" reset_mask="0xFF"/>
    <Register start="+0x12B" size="1" name="DMA_DSR2" access="Read/Write" reset_value="0" reset_mask="0xFF"/>
    <Register start="+0x13B" size="1" name="DMA_DSR3" access="Read/Write" reset_value="0" reset_mask="0xFF"/>
  </RegisterGroup>
  <RegisterGroup name="MPU" start="0x4000A000">
    <Register start="+0" size="4" name="MPU_CESR" access="Read/Write" reset_value="0x812001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="MPU is disabled. All accesses from all bus masters are allowed."/>
        <Enum name="1" start="0b1" description="MPU is enabled"/>
      </BitField>
      <BitField start="8" size="4" name="NRGD">
        <Enum name="0000" start="0b0000" description="8 region descriptors"/>
        <Enum name="0001" start="0b0001" description="12 region descriptors"/>
        <Enum name="0010" start="0b0010" description="16 region descriptors"/>
      </BitField>
      <BitField start="12" size="4" name="NSP"/>
      <BitField start="16" size="4" name="HRL"/>
      <BitField start="30" size="2" name="SPERR">
        <Enum name="0" start="0b0" description="No error has occurred for slave port n."/>
        <Enum name="1" start="0b1" description="An error has occurred for slave port n."/>
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="MPU_EAR0" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="EADDR"/>
    </Register>
    <Register start="+0x10+8" size="4" name="MPU_EAR1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="EADDR"/>
    </Register>
    <Register start="+0x14+0" size="4" name="MPU_EDR0" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="ERW">
        <Enum name="0" start="0b0" description="Read"/>
        <Enum name="1" start="0b1" description="Write"/>
      </BitField>
      <BitField start="1" size="3" name="EATTR">
        <Enum name="000" start="0b000" description="User mode, instruction access"/>
        <Enum name="001" start="0b001" description="User mode, data access"/>
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access"/>
        <Enum name="011" start="0b011" description="Supervisor mode, data access"/>
      </BitField>
      <BitField start="4" size="4" name="EMN"/>
      <BitField start="8" size="8" name="EPID"/>
      <BitField start="16" size="16" name="EACD"/>
    </Register>
    <Register start="+0x14+8" size="4" name="MPU_EDR1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="ERW">
        <Enum name="0" start="0b0" description="Read"/>
        <Enum name="1" start="0b1" description="Write"/>
      </BitField>
      <BitField start="1" size="3" name="EATTR">
        <Enum name="000" start="0b000" description="User mode, instruction access"/>
        <Enum name="001" start="0b001" description="User mode, data access"/>
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access"/>
        <Enum name="011" start="0b011" description="Supervisor mode, data access"/>
      </BitField>
      <BitField start="4" size="4" name="EMN"/>
      <BitField start="8" size="8" name="EPID"/>
      <BitField start="16" size="16" name="EACD"/>
    </Register>
    <Register start="+0x400+0" size="4" name="MPU_RGD0_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+16" size="4" name="MPU_RGD1_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+32" size="4" name="MPU_RGD2_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+48" size="4" name="MPU_RGD3_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+64" size="4" name="MPU_RGD4_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+80" size="4" name="MPU_RGD5_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+96" size="4" name="MPU_RGD6_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+112" size="4" name="MPU_RGD7_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x404+0" size="4" name="MPU_RGD0_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+16" size="4" name="MPU_RGD1_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+32" size="4" name="MPU_RGD2_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+48" size="4" name="MPU_RGD3_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+64" size="4" name="MPU_RGD4_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+80" size="4" name="MPU_RGD5_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+96" size="4" name="MPU_RGD6_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+112" size="4" name="MPU_RGD7_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x408+0" size="4" name="MPU_RGD0_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+16" size="4" name="MPU_RGD1_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+32" size="4" name="MPU_RGD2_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+48" size="4" name="MPU_RGD3_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+64" size="4" name="MPU_RGD4_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+80" size="4" name="MPU_RGD5_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+96" size="4" name="MPU_RGD6_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+112" size="4" name="MPU_RGD7_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x40C+0" size="4" name="MPU_RGD0_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+16" size="4" name="MPU_RGD1_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+32" size="4" name="MPU_RGD2_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+48" size="4" name="MPU_RGD3_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+64" size="4" name="MPU_RGD4_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+80" size="4" name="MPU_RGD5_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+96" size="4" name="MPU_RGD6_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+112" size="4" name="MPU_RGD7_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x800+0" size="4" name="MPU_RGDAAC0" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+4" size="4" name="MPU_RGDAAC1" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+8" size="4" name="MPU_RGDAAC2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+12" size="4" name="MPU_RGDAAC3" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+16" size="4" name="MPU_RGDAAC4" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+20" size="4" name="MPU_RGDAAC5" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+24" size="4" name="MPU_RGDAAC6" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+28" size="4" name="MPU_RGDAAC7" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTFA" start="0x40020000">
    <Register start="+0" size="1" name="FTFA_FSTAT" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MGSTAT0"/>
      <BitField start="4" size="1" name="FPVIOL">
        <Enum name="0" start="0b0" description="No protection violation detected"/>
        <Enum name="1" start="0b1" description="Protection violation detected"/>
      </BitField>
      <BitField start="5" size="1" name="ACCERR">
        <Enum name="0" start="0b0" description="No access error detected"/>
        <Enum name="1" start="0b1" description="Access error detected"/>
      </BitField>
      <BitField start="6" size="1" name="RDCOLERR">
        <Enum name="0" start="0b0" description="No collision error detected"/>
        <Enum name="1" start="0b1" description="Collision error detected"/>
      </BitField>
      <BitField start="7" size="1" name="CCIF">
        <Enum name="0" start="0b0" description="Flash command in progress"/>
        <Enum name="1" start="0b1" description="Flash command has completed"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="FTFA_FCNFG" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="ERSSUSP">
        <Enum name="0" start="0b0" description="No suspend requested"/>
        <Enum name="1" start="0b1" description="Suspend the current Erase Flash Sector command execution."/>
      </BitField>
      <BitField start="5" size="1" name="ERSAREQ">
        <Enum name="0" start="0b0" description="No request or request complete"/>
        <Enum name="1" start="0b1" description="Request to: run the Erase All Blocks command, verify the erased state, program the security byte in the Flash Configuration Field to the unsecure state, and release MCU security by setting the FSEC[SEC] field to the unsecure state."/>
      </BitField>
      <BitField start="6" size="1" name="RDCOLLIE">
        <Enum name="0" start="0b0" description="Read collision error interrupt disabled"/>
        <Enum name="1" start="0b1" description="Read collision error interrupt enabled. An interrupt request is generated whenever a flash memory read collision error is detected (see the description of FSTAT[RDCOLERR])."/>
      </BitField>
      <BitField start="7" size="1" name="CCIE">
        <Enum name="0" start="0b0" description="Command complete interrupt disabled"/>
        <Enum name="1" start="0b1" description="Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF] flag is set."/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="FTFA_FSEC" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="2" name="SEC">
        <Enum name="00" start="0b00" description="MCU security status is secure"/>
        <Enum name="01" start="0b01" description="MCU security status is secure"/>
        <Enum name="10" start="0b10" description="MCU security status is unsecure (The standard shipping condition of the flash memory module is unsecure.)"/>
        <Enum name="11" start="0b11" description="MCU security status is secure"/>
      </BitField>
      <BitField start="2" size="2" name="FSLACC">
        <Enum name="00" start="0b00" description="Freescale factory access granted"/>
        <Enum name="01" start="0b01" description="Freescale factory access denied"/>
        <Enum name="10" start="0b10" description="Freescale factory access denied"/>
        <Enum name="11" start="0b11" description="Freescale factory access granted"/>
      </BitField>
      <BitField start="4" size="2" name="MEEN">
        <Enum name="00" start="0b00" description="Mass erase is enabled"/>
        <Enum name="01" start="0b01" description="Mass erase is enabled"/>
        <Enum name="10" start="0b10" description="Mass erase is disabled"/>
        <Enum name="11" start="0b11" description="Mass erase is enabled"/>
      </BitField>
      <BitField start="6" size="2" name="KEYEN">
        <Enum name="00" start="0b00" description="Backdoor key access disabled"/>
        <Enum name="01" start="0b01" description="Backdoor key access disabled (preferred KEYEN state to disable backdoor key access)"/>
        <Enum name="10" start="0b10" description="Backdoor key access enabled"/>
        <Enum name="11" start="0b11" description="Backdoor key access disabled"/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="FTFA_FOPT" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPT"/>
    </Register>
    <Register start="+0x4+0" size="1" name="FTFA_FCCOB3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+1" size="1" name="FTFA_FCCOB2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+2" size="1" name="FTFA_FCCOB1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+3" size="1" name="FTFA_FCCOB0" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+4" size="1" name="FTFA_FCCOB7" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+5" size="1" name="FTFA_FCCOB6" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+6" size="1" name="FTFA_FCCOB5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+7" size="1" name="FTFA_FCCOB4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+8" size="1" name="FTFA_FCCOBB" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+9" size="1" name="FTFA_FCCOBA" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+10" size="1" name="FTFA_FCCOB9" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+11" size="1" name="FTFA_FCCOB8" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x10+0" size="1" name="FTFA_FPROT3" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT">
        <Enum name="0" start="0b0" description="Program flash region is protected."/>
        <Enum name="1" start="0b1" description="Program flash region is not protected"/>
      </BitField>
    </Register>
    <Register start="+0x10+1" size="1" name="FTFA_FPROT2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT">
        <Enum name="0" start="0b0" description="Program flash region is protected."/>
        <Enum name="1" start="0b1" description="Program flash region is not protected"/>
      </BitField>
    </Register>
    <Register start="+0x10+2" size="1" name="FTFA_FPROT1" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT">
        <Enum name="0" start="0b0" description="Program flash region is protected."/>
        <Enum name="1" start="0b1" description="Program flash region is not protected"/>
      </BitField>
    </Register>
    <Register start="+0x10+3" size="1" name="FTFA_FPROT0" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT">
        <Enum name="0" start="0b0" description="Program flash region is protected."/>
        <Enum name="1" start="0b1" description="Program flash region is not protected"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX0" start="0x40021000">
    <Register start="+0" size="1" name="DMAMUX0_CHCFG" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX1" start="0x40022000">
    <Register start="+0" size="1" name="DMAMUX1_CHCFG" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX2" start="0x40023000">
    <Register start="+0" size="1" name="DMAMUX2_CHCFG" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX3" start="0x40024000">
    <Register start="+0" size="1" name="DMAMUX3_CHCFG" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RNG" start="0x40029000">
    <Register start="+0" size="4" name="RNG_CR" access="Read/Write" reset_value="0x10" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GO">
        <Enum name="0" start="0b0" description="RNGA Output Register is not loaded with random data."/>
        <Enum name="1" start="0b1" description="RNGA Output Register is loaded with random data."/>
      </BitField>
      <BitField start="1" size="1" name="HA">
        <Enum name="0" start="0b0" description="Notification of security violations is masked."/>
        <Enum name="1" start="0b1" description="Notification of security violations is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="INTM">
        <Enum name="0" start="0b0" description="Interrupt is enabled."/>
        <Enum name="1" start="0b1" description="Interrupt is masked."/>
      </BitField>
      <BitField start="3" size="1" name="CLRI">
        <Enum name="0" start="0b0" description="Do not clear the interrupt."/>
        <Enum name="1" start="0b1" description="Clear the interrupt."/>
      </BitField>
      <BitField start="4" size="1" name="SLP">
        <Enum name="0" start="0b0" description="RNGA is not in Sleep mode."/>
        <Enum name="1" start="0b1" description="RNGA is in Sleep mode."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="RNG_SR" access="ReadOnly" reset_value="0x10000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SECV">
        <Enum name="0" start="0b0" description="No security violations have occured or CR[HA] is not set."/>
        <Enum name="1" start="0b1" description="A security violation has occurred."/>
      </BitField>
      <BitField start="1" size="1" name="LRS">
        <Enum name="0" start="0b0" description="Last read was performed while the RNGA Output Register was not empty."/>
        <Enum name="1" start="0b1" description="Last read was performed while the RNGA Output Register was empty (underflow condition)."/>
      </BitField>
      <BitField start="2" size="1" name="ORU">
        <Enum name="0" start="0b0" description="The RNGA Output Register has not been read while empty since last read of the RNGA Status Register."/>
        <Enum name="1" start="0b1" description="The RNGA Output Register has been read while empty since last read of the RNGA Status Register."/>
      </BitField>
      <BitField start="3" size="1" name="ERRI">
        <Enum name="0" start="0b0" description="The RNGA Output Register has not been read while empty."/>
        <Enum name="1" start="0b1" description="The RNGA Output Register has been read while empty."/>
      </BitField>
      <BitField start="4" size="1" name="SLP">
        <Enum name="0" start="0b0" description="The RNGA is not in Sleep mode."/>
        <Enum name="1" start="0b1" description="The RNGA is in Sleep mode."/>
      </BitField>
      <BitField start="8" size="8" name="OREG_LVL"/>
      <BitField start="16" size="8" name="OREG_SIZE"/>
    </Register>
    <Register start="+0x8" size="4" name="RNG_ER" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EXT_ENT"/>
    </Register>
    <Register start="+0xC" size="4" name="RNG_OR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RANDOUT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC" start="0x4002B000">
    <Register start="+0+0" size="4" name="ADC_SC1A" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH">
        <Enum name="00000" start="0b00000" description="AD0 is selected as input."/>
        <Enum name="00001" start="0b00001" description="AD1 is selected as input."/>
        <Enum name="00010" start="0b00010" description="AD2 is selected as input."/>
        <Enum name="00011" start="0b00011" description="AD3 is selected as input."/>
        <Enum name="00100" start="0b00100" description="AD4 is selected as input."/>
        <Enum name="00101" start="0b00101" description="AD5 is selected as input."/>
        <Enum name="00110" start="0b00110" description="AD6 is selected as input."/>
        <Enum name="00111" start="0b00111" description="AD7 is selected as input."/>
        <Enum name="01000" start="0b01000" description="AD8 is selected as input."/>
        <Enum name="01001" start="0b01001" description="AD9 is selected as input."/>
        <Enum name="01010" start="0b01010" description="AD10 is selected as input."/>
        <Enum name="01011" start="0b01011" description="AD11 is selected as input."/>
        <Enum name="01100" start="0b01100" description="AD12 is selected as input."/>
        <Enum name="01101" start="0b01101" description="AD13 is selected as input."/>
        <Enum name="01110" start="0b01110" description="AD14 is selected as input."/>
        <Enum name="01111" start="0b01111" description="AD15 is selected as input."/>
        <Enum name="10000" start="0b10000" description="AD16 is selected as input."/>
        <Enum name="10001" start="0b10001" description="AD17 is selected as input."/>
        <Enum name="10010" start="0b10010" description="AD18 is selected as input."/>
        <Enum name="10011" start="0b10011" description="AD19 is selected as input."/>
        <Enum name="10100" start="0b10100" description="AD20 is selected as input."/>
        <Enum name="10101" start="0b10101" description="AD21 is selected as input."/>
        <Enum name="10110" start="0b10110" description="AD22 is selected as input."/>
        <Enum name="10111" start="0b10111" description="AD23 is selected as input."/>
        <Enum name="11000" start="0b11000" description="Reserved."/>
        <Enum name="11001" start="0b11001" description="Reserved."/>
        <Enum name="11010" start="0b11010" description="Temp Sensor (single-ended) is selected as input."/>
        <Enum name="11011" start="0b11011" description="Bandgap (single-ended) is selected as input."/>
        <Enum name="11100" start="0b11100" description="Reserved."/>
        <Enum name="11101" start="0b11101" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]."/>
        <Enum name="11110" start="0b11110" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]."/>
        <Enum name="11111" start="0b11111" description="Module is disabled."/>
      </BitField>
      <BitField start="6" size="1" name="AIEN">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="COCO">
        <Enum name="0" start="0b0" description="Conversion is not completed."/>
        <Enum name="1" start="0b1" description="Conversion is completed."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="ADC_SC1B" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH">
        <Enum name="00000" start="0b00000" description="AD0 is selected as input."/>
        <Enum name="00001" start="0b00001" description="AD1 is selected as input."/>
        <Enum name="00010" start="0b00010" description="AD2 is selected as input."/>
        <Enum name="00011" start="0b00011" description="AD3 is selected as input."/>
        <Enum name="00100" start="0b00100" description="AD4 is selected as input."/>
        <Enum name="00101" start="0b00101" description="AD5 is selected as input."/>
        <Enum name="00110" start="0b00110" description="AD6 is selected as input."/>
        <Enum name="00111" start="0b00111" description="AD7 is selected as input."/>
        <Enum name="01000" start="0b01000" description="AD8 is selected as input."/>
        <Enum name="01001" start="0b01001" description="AD9 is selected as input."/>
        <Enum name="01010" start="0b01010" description="AD10 is selected as input."/>
        <Enum name="01011" start="0b01011" description="AD11 is selected as input."/>
        <Enum name="01100" start="0b01100" description="AD12 is selected as input."/>
        <Enum name="01101" start="0b01101" description="AD13 is selected as input."/>
        <Enum name="01110" start="0b01110" description="AD14 is selected as input."/>
        <Enum name="01111" start="0b01111" description="AD15 is selected as input."/>
        <Enum name="10000" start="0b10000" description="AD16 is selected as input."/>
        <Enum name="10001" start="0b10001" description="AD17 is selected as input."/>
        <Enum name="10010" start="0b10010" description="AD18 is selected as input."/>
        <Enum name="10011" start="0b10011" description="AD19 is selected as input."/>
        <Enum name="10100" start="0b10100" description="AD20 is selected as input."/>
        <Enum name="10101" start="0b10101" description="AD21 is selected as input."/>
        <Enum name="10110" start="0b10110" description="AD22 is selected as input."/>
        <Enum name="10111" start="0b10111" description="AD23 is selected as input."/>
        <Enum name="11000" start="0b11000" description="Reserved."/>
        <Enum name="11001" start="0b11001" description="Reserved."/>
        <Enum name="11010" start="0b11010" description="Temp Sensor (single-ended) is selected as input."/>
        <Enum name="11011" start="0b11011" description="Bandgap (single-ended) is selected as input."/>
        <Enum name="11100" start="0b11100" description="Reserved."/>
        <Enum name="11101" start="0b11101" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]."/>
        <Enum name="11110" start="0b11110" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]."/>
        <Enum name="11111" start="0b11111" description="Module is disabled."/>
      </BitField>
      <BitField start="6" size="1" name="AIEN">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="COCO">
        <Enum name="0" start="0b0" description="Conversion is not completed."/>
        <Enum name="1" start="0b1" description="Conversion is completed."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="ADC_SC1C" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH">
        <Enum name="00000" start="0b00000" description="AD0 is selected as input."/>
        <Enum name="00001" start="0b00001" description="AD1 is selected as input."/>
        <Enum name="00010" start="0b00010" description="AD2 is selected as input."/>
        <Enum name="00011" start="0b00011" description="AD3 is selected as input."/>
        <Enum name="00100" start="0b00100" description="AD4 is selected as input."/>
        <Enum name="00101" start="0b00101" description="AD5 is selected as input."/>
        <Enum name="00110" start="0b00110" description="AD6 is selected as input."/>
        <Enum name="00111" start="0b00111" description="AD7 is selected as input."/>
        <Enum name="01000" start="0b01000" description="AD8 is selected as input."/>
        <Enum name="01001" start="0b01001" description="AD9 is selected as input."/>
        <Enum name="01010" start="0b01010" description="AD10 is selected as input."/>
        <Enum name="01011" start="0b01011" description="AD11 is selected as input."/>
        <Enum name="01100" start="0b01100" description="AD12 is selected as input."/>
        <Enum name="01101" start="0b01101" description="AD13 is selected as input."/>
        <Enum name="01110" start="0b01110" description="AD14 is selected as input."/>
        <Enum name="01111" start="0b01111" description="AD15 is selected as input."/>
        <Enum name="10000" start="0b10000" description="AD16 is selected as input."/>
        <Enum name="10001" start="0b10001" description="AD17 is selected as input."/>
        <Enum name="10010" start="0b10010" description="AD18 is selected as input."/>
        <Enum name="10011" start="0b10011" description="AD19 is selected as input."/>
        <Enum name="10100" start="0b10100" description="AD20 is selected as input."/>
        <Enum name="10101" start="0b10101" description="AD21 is selected as input."/>
        <Enum name="10110" start="0b10110" description="AD22 is selected as input."/>
        <Enum name="10111" start="0b10111" description="AD23 is selected as input."/>
        <Enum name="11000" start="0b11000" description="Reserved."/>
        <Enum name="11001" start="0b11001" description="Reserved."/>
        <Enum name="11010" start="0b11010" description="Temp Sensor (single-ended) is selected as input."/>
        <Enum name="11011" start="0b11011" description="Bandgap (single-ended) is selected as input."/>
        <Enum name="11100" start="0b11100" description="Reserved."/>
        <Enum name="11101" start="0b11101" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]."/>
        <Enum name="11110" start="0b11110" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]."/>
        <Enum name="11111" start="0b11111" description="Module is disabled."/>
      </BitField>
      <BitField start="6" size="1" name="AIEN">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="COCO">
        <Enum name="0" start="0b0" description="Conversion is not completed."/>
        <Enum name="1" start="0b1" description="Conversion is completed."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="ADC_SC1D" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH">
        <Enum name="00000" start="0b00000" description="AD0 is selected as input."/>
        <Enum name="00001" start="0b00001" description="AD1 is selected as input."/>
        <Enum name="00010" start="0b00010" description="AD2 is selected as input."/>
        <Enum name="00011" start="0b00011" description="AD3 is selected as input."/>
        <Enum name="00100" start="0b00100" description="AD4 is selected as input."/>
        <Enum name="00101" start="0b00101" description="AD5 is selected as input."/>
        <Enum name="00110" start="0b00110" description="AD6 is selected as input."/>
        <Enum name="00111" start="0b00111" description="AD7 is selected as input."/>
        <Enum name="01000" start="0b01000" description="AD8 is selected as input."/>
        <Enum name="01001" start="0b01001" description="AD9 is selected as input."/>
        <Enum name="01010" start="0b01010" description="AD10 is selected as input."/>
        <Enum name="01011" start="0b01011" description="AD11 is selected as input."/>
        <Enum name="01100" start="0b01100" description="AD12 is selected as input."/>
        <Enum name="01101" start="0b01101" description="AD13 is selected as input."/>
        <Enum name="01110" start="0b01110" description="AD14 is selected as input."/>
        <Enum name="01111" start="0b01111" description="AD15 is selected as input."/>
        <Enum name="10000" start="0b10000" description="AD16 is selected as input."/>
        <Enum name="10001" start="0b10001" description="AD17 is selected as input."/>
        <Enum name="10010" start="0b10010" description="AD18 is selected as input."/>
        <Enum name="10011" start="0b10011" description="AD19 is selected as input."/>
        <Enum name="10100" start="0b10100" description="AD20 is selected as input."/>
        <Enum name="10101" start="0b10101" description="AD21 is selected as input."/>
        <Enum name="10110" start="0b10110" description="AD22 is selected as input."/>
        <Enum name="10111" start="0b10111" description="AD23 is selected as input."/>
        <Enum name="11000" start="0b11000" description="Reserved."/>
        <Enum name="11001" start="0b11001" description="Reserved."/>
        <Enum name="11010" start="0b11010" description="Temp Sensor (single-ended) is selected as input."/>
        <Enum name="11011" start="0b11011" description="Bandgap (single-ended) is selected as input."/>
        <Enum name="11100" start="0b11100" description="Reserved."/>
        <Enum name="11101" start="0b11101" description="VREFSH is selected as input. Voltage reference selected is determined by SC2[REFSEL]."/>
        <Enum name="11110" start="0b11110" description="VREFSL is selected as input. Voltage reference selected is determined by SC2[REFSEL]."/>
        <Enum name="11111" start="0b11111" description="Module is disabled."/>
      </BitField>
      <BitField start="6" size="1" name="AIEN">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="COCO">
        <Enum name="0" start="0b0" description="Conversion is not completed."/>
        <Enum name="1" start="0b1" description="Conversion is completed."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="ADC_CFG1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADICLK">
        <Enum name="00" start="0b00" description="Bus clock"/>
        <Enum name="01" start="0b01" description="(Bus clock)/2"/>
        <Enum name="10" start="0b10" description="Alternate clock (ALTCLK)"/>
        <Enum name="11" start="0b11" description="Asynchronous clock (ADACK)"/>
      </BitField>
      <BitField start="2" size="2" name="MODE">
        <Enum name="00" start="0b00" description="It is single-ended 8-bit conversion."/>
        <Enum name="01" start="0b01" description="It is single-ended 12-bit conversion ."/>
        <Enum name="10" start="0b10" description="It is single-ended 10-bit conversion."/>
        <Enum name="11" start="0b11" description="It is single-ended 16-bit conversion.."/>
      </BitField>
      <BitField start="4" size="1" name="ADLSMP">
        <Enum name="0" start="0b0" description="Short sample time."/>
        <Enum name="1" start="0b1" description="Long sample time."/>
      </BitField>
      <BitField start="5" size="2" name="ADIV">
        <Enum name="00" start="0b00" description="The divide ratio is 1 and the clock rate is input clock."/>
        <Enum name="01" start="0b01" description="The divide ratio is 2 and the clock rate is (input clock)/2."/>
        <Enum name="10" start="0b10" description="The divide ratio is 4 and the clock rate is (input clock)/4."/>
        <Enum name="11" start="0b11" description="The divide ratio is 8 and the clock rate is (input clock)/8."/>
      </BitField>
      <BitField start="7" size="1" name="ADLPC">
        <Enum name="0" start="0b0" description="Normal power configuration."/>
        <Enum name="1" start="0b1" description="Low-power configuration. The power is reduced at the expense of maximum clock speed."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="ADC_CFG2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADLSTS">
        <Enum name="00" start="0b00" description="Default longest sample time; 20 extra ADCK cycles; 24 ADCK cycles total."/>
        <Enum name="01" start="0b01" description="12 extra ADCK cycles; 16 ADCK cycles total sample time."/>
        <Enum name="10" start="0b10" description="6 extra ADCK cycles; 10 ADCK cycles total sample time."/>
        <Enum name="11" start="0b11" description="2 extra ADCK cycles; 6 ADCK cycles total sample time."/>
      </BitField>
      <BitField start="2" size="1" name="ADHSC">
        <Enum name="0" start="0b0" description="Normal conversion sequence selected."/>
        <Enum name="1" start="0b1" description="High-speed conversion sequence selected with 2 additional ADCK cycles to total conversion time."/>
      </BitField>
      <BitField start="3" size="1" name="ADACKEN">
        <Enum name="0" start="0b0" description="Asynchronous clock output disabled; Asynchronous clock is enabled only if selected by ADICLK and a conversion is active."/>
        <Enum name="1" start="0b1" description="Asynchronous clock and clock output is enabled regardless of the state of the ADC."/>
      </BitField>
      <BitField start="4" size="1" name="MUXSEL">
        <Enum name="0" start="0b0" description="ADxxa channels are selected."/>
        <Enum name="1" start="0b1" description="ADxxb channels are selected."/>
      </BitField>
    </Register>
    <Register start="+0x18+0" size="4" name="ADC_RA" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D"/>
    </Register>
    <Register start="+0x18+4" size="4" name="ADC_RB" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D"/>
    </Register>
    <Register start="+0x18+8" size="4" name="ADC_RC" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D"/>
    </Register>
    <Register start="+0x18+12" size="4" name="ADC_RD" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D"/>
    </Register>
    <Register start="+0x28+0" size="4" name="ADC_CV1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV"/>
    </Register>
    <Register start="+0x28+4" size="4" name="ADC_CV2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV"/>
    </Register>
    <Register start="+0x30" size="4" name="ADC_SC2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="REFSEL">
        <Enum name="00" start="0b00" description="Default voltage reference pin pair, that is, external pins VREFH and VREFL"/>
        <Enum name="01" start="0b01" description="Alternate reference pair, that is, VALTH and VALTL . This pair may be additional external pins or internal sources depending on the MCU configuration. See the chip configuration information for details specific to this MCU"/>
        <Enum name="10" start="0b10" description="Internal bandgap reference and associated ground reference (V BGH and V BGL ). Consult the Chip Configuration information for details specific to this MCU."/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="2" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="DMA is disabled."/>
        <Enum name="1" start="0b1" description="DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event noted when any of the SC1n[COCO] flags is asserted."/>
      </BitField>
      <BitField start="3" size="1" name="ACREN">
        <Enum name="0" start="0b0" description="Range function disabled. Only CV1 is compared."/>
        <Enum name="1" start="0b1" description="Range function enabled. Both CV1 and CV2 are compared."/>
      </BitField>
      <BitField start="4" size="1" name="ACFGT">
        <Enum name="0" start="0b0" description="Configures less than threshold, outside range not inclusive and inside range not inclusive; functionality based on the values placed in CV1 and CV2."/>
        <Enum name="1" start="0b1" description="Configures greater than or equal to threshold, outside and inside ranges inclusive; functionality based on the values placed in CV1 and CV2."/>
      </BitField>
      <BitField start="5" size="1" name="ACFE">
        <Enum name="0" start="0b0" description="Compare function disabled."/>
        <Enum name="1" start="0b1" description="Compare function enabled."/>
      </BitField>
      <BitField start="6" size="1" name="ADTRG">
        <Enum name="0" start="0b0" description="Software trigger selected."/>
        <Enum name="1" start="0b1" description="Hardware trigger selected."/>
      </BitField>
      <BitField start="7" size="1" name="ADACT">
        <Enum name="0" start="0b0" description="Conversion not in progress."/>
        <Enum name="1" start="0b1" description="Conversion in progress."/>
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="ADC_SC3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="AVGS">
        <Enum name="00" start="0b00" description="4 samples averaged."/>
        <Enum name="01" start="0b01" description="8 samples averaged."/>
        <Enum name="10" start="0b10" description="16 samples averaged."/>
        <Enum name="11" start="0b11" description="32 samples averaged."/>
      </BitField>
      <BitField start="2" size="1" name="AVGE">
        <Enum name="0" start="0b0" description="Hardware average function disabled."/>
        <Enum name="1" start="0b1" description="Hardware average function enabled."/>
      </BitField>
      <BitField start="3" size="1" name="ADCO">
        <Enum name="0" start="0b0" description="One conversion or one set of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion."/>
        <Enum name="1" start="0b1" description="Continuous conversions or sets of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion."/>
      </BitField>
      <BitField start="6" size="1" name="CALF">
        <Enum name="0" start="0b0" description="Calibration completed normally."/>
        <Enum name="1" start="0b1" description="Calibration failed. ADC accuracy specifications are not guaranteed."/>
      </BitField>
      <BitField start="7" size="1" name="CAL"/>
    </Register>
    <Register start="+0x38" size="4" name="ADC_OFS" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="OFS"/>
    </Register>
    <Register start="+0x3C" size="4" name="ADC_PG" access="Read/Write" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PG"/>
    </Register>
    <Register start="+0x44" size="4" name="ADC_CLPD" access="Read/Write" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPD"/>
    </Register>
    <Register start="+0x48" size="4" name="ADC_CLPS" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPS"/>
    </Register>
    <Register start="+0x4C" size="4" name="ADC_CLP4" access="Read/Write" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLP4"/>
    </Register>
    <Register start="+0x50" size="4" name="ADC_CLP3" access="Read/Write" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLP3"/>
    </Register>
    <Register start="+0x54" size="4" name="ADC_CLP2" access="Read/Write" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLP2"/>
    </Register>
    <Register start="+0x58" size="4" name="ADC_CLP1" access="Read/Write" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLP1"/>
    </Register>
    <Register start="+0x5C" size="4" name="ADC_CLP0" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLP0"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PIT0" start="0x4002D000">
    <Register start="+0" size="4" name="PIT0_MCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRZ">
        <Enum name="0" start="0b0" description="Timers continue to run in Debug mode."/>
        <Enum name="1" start="0b1" description="Timers are stopped in Debug mode."/>
      </BitField>
      <BitField start="1" size="1" name="MDIS">
        <Enum name="0" start="0b0" description="Clock for standard PIT timers is enabled."/>
        <Enum name="1" start="0b1" description="Clock for standard PIT timers is disabled."/>
      </BitField>
    </Register>
    <Register start="+0x100+0" size="4" name="PIT0_LDVAL0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV"/>
    </Register>
    <Register start="+0x100+16" size="4" name="PIT0_LDVAL1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV"/>
    </Register>
    <Register start="+0x104+0" size="4" name="PIT0_CVAL0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL"/>
    </Register>
    <Register start="+0x104+16" size="4" name="PIT0_CVAL1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL"/>
    </Register>
    <Register start="+0x108+0" size="4" name="PIT0_TCTRL0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN">
        <Enum name="0" start="0b0" description="Timer n is disabled."/>
        <Enum name="1" start="0b1" description="Timer n is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled."/>
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set."/>
      </BitField>
      <BitField start="2" size="1" name="CHN">
        <Enum name="0" start="0b0" description="Timer is not chained."/>
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1."/>
      </BitField>
    </Register>
    <Register start="+0x108+16" size="4" name="PIT0_TCTRL1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN">
        <Enum name="0" start="0b0" description="Timer n is disabled."/>
        <Enum name="1" start="0b1" description="Timer n is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled."/>
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set."/>
      </BitField>
      <BitField start="2" size="1" name="CHN">
        <Enum name="0" start="0b0" description="Timer is not chained."/>
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1."/>
      </BitField>
    </Register>
    <Register start="+0x10C+0" size="4" name="PIT0_TFLG0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred."/>
        <Enum name="1" start="0b1" description="Timeout has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x10C+16" size="4" name="PIT0_TFLG1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred."/>
        <Enum name="1" start="0b1" description="Timeout has occurred."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PIT1" start="0x4002E000">
    <Register start="+0" size="4" name="PIT1_MCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRZ">
        <Enum name="0" start="0b0" description="Timers continue to run in Debug mode."/>
        <Enum name="1" start="0b1" description="Timers are stopped in Debug mode."/>
      </BitField>
      <BitField start="1" size="1" name="MDIS">
        <Enum name="0" start="0b0" description="Clock for standard PIT timers is enabled."/>
        <Enum name="1" start="0b1" description="Clock for standard PIT timers is disabled."/>
      </BitField>
    </Register>
    <Register start="+0x100+0" size="4" name="PIT1_LDVAL0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV"/>
    </Register>
    <Register start="+0x100+16" size="4" name="PIT1_LDVAL1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV"/>
    </Register>
    <Register start="+0x104+0" size="4" name="PIT1_CVAL0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL"/>
    </Register>
    <Register start="+0x104+16" size="4" name="PIT1_CVAL1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL"/>
    </Register>
    <Register start="+0x108+0" size="4" name="PIT1_TCTRL0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN">
        <Enum name="0" start="0b0" description="Timer n is disabled."/>
        <Enum name="1" start="0b1" description="Timer n is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled."/>
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set."/>
      </BitField>
      <BitField start="2" size="1" name="CHN">
        <Enum name="0" start="0b0" description="Timer is not chained."/>
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1."/>
      </BitField>
    </Register>
    <Register start="+0x108+16" size="4" name="PIT1_TCTRL1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN">
        <Enum name="0" start="0b0" description="Timer n is disabled."/>
        <Enum name="1" start="0b1" description="Timer n is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled."/>
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set."/>
      </BitField>
      <BitField start="2" size="1" name="CHN">
        <Enum name="0" start="0b0" description="Timer is not chained."/>
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1."/>
      </BitField>
    </Register>
    <Register start="+0x10C+0" size="4" name="PIT1_TFLG0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred."/>
        <Enum name="1" start="0b1" description="Timeout has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x10C+16" size="4" name="PIT1_TFLG1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred."/>
        <Enum name="1" start="0b1" description="Timeout has occurred."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AFE" start="0x40030000">
    <Register start="+0" size="4" name="AFE_CH0_CFR" access="Read/Write" reset_value="0x80000" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="HW_TRG">
        <Enum name="0" start="0b0" description="Software trigger select"/>
        <Enum name="1" start="0b1" description="Hardware trigger select"/>
      </BitField>
      <BitField start="10" size="1" name="DEC_CLK_INP_SEL">
        <Enum name="0" start="0b0" description="On the chip modulator clock will be used"/>
        <Enum name="1" start="0b1" description="External clock will be used."/>
      </BitField>
      <BitField start="11" size="1" name="DEC_CLK_EDGE_SEL">
        <Enum name="0" start="0b0" description="Posedge will be used."/>
        <Enum name="1" start="0b1" description="Negedge will be used."/>
      </BitField>
      <BitField start="12" size="1" name="CC">
        <Enum name="0" start="0b0" description="One conversion following a triggering event"/>
        <Enum name="1" start="0b1" description="Continuous conversions following a triggering event."/>
      </BitField>
      <BitField start="13" size="1" name="DEC_EN">
        <Enum name="0" start="0b0" description="Decimation filter is disabled."/>
        <Enum name="1" start="0b1" description="Decimation filter is enabled."/>
      </BitField>
      <BitField start="14" size="1" name="SD_MOD_EN">
        <Enum name="0" start="0b0" description="SD ADC1 is disabled"/>
        <Enum name="1" start="0b1" description="SD ADC1 is enabled"/>
      </BitField>
      <BitField start="17" size="1" name="BYP_MODE">
        <Enum name="0" start="0b0" description="Normal mode"/>
        <Enum name="1" start="0b1" description="Bypass mode where ADC and PGA of channel0 are disabled."/>
      </BitField>
      <BitField start="19" size="3" name="PGA_GAIN_SEL">
        <Enum name="000" start="0b000" description="reserved"/>
        <Enum name="001" start="0b001" description="1x (default)"/>
        <Enum name="010" start="0b010" description="2x"/>
        <Enum name="011" start="0b011" description="4x"/>
        <Enum name="100" start="0b100" description="8x"/>
        <Enum name="101" start="0b101" description="16x"/>
        <Enum name="110" start="0b110" description="32x"/>
        <Enum name="111" start="0b111" description="reserved"/>
      </BitField>
      <BitField start="24" size="1" name="PGA_EN">
        <Enum name="0" start="0b0" description="PGA disabled"/>
        <Enum name="1" start="0b1" description="PGA enabled"/>
      </BitField>
      <BitField start="29" size="3" name="DEC_OSR">
        <Enum name="000" start="0b000" description="64"/>
        <Enum name="001" start="0b001" description="128"/>
        <Enum name="010" start="0b010" description="256"/>
        <Enum name="011" start="0b011" description="512"/>
        <Enum name="100" start="0b100" description="1024"/>
        <Enum name="101" start="0b101" description="2048"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="AFE_CH1_CFR" access="Read/Write" reset_value="0x80000" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="HW_TRG">
        <Enum name="0" start="0b0" description="Software trigger select"/>
        <Enum name="1" start="0b1" description="Hardware trigger select"/>
      </BitField>
      <BitField start="10" size="1" name="DEC_CLK_INP_SEL">
        <Enum name="0" start="0b0" description="On the chip modulator clock will be used"/>
        <Enum name="1" start="0b1" description="External clock will be used."/>
      </BitField>
      <BitField start="11" size="1" name="DEC_CLK_EDGE_SEL">
        <Enum name="0" start="0b0" description="Posedge will be used."/>
        <Enum name="1" start="0b1" description="Negedge will be used."/>
      </BitField>
      <BitField start="12" size="1" name="CC">
        <Enum name="0" start="0b0" description="One conversion following a triggering event"/>
        <Enum name="1" start="0b1" description="Continuous conversions following a triggering event."/>
      </BitField>
      <BitField start="13" size="1" name="DEC_EN">
        <Enum name="0" start="0b0" description="Decimation filter is disabled."/>
        <Enum name="1" start="0b1" description="Decimation filter is enabled."/>
      </BitField>
      <BitField start="14" size="1" name="SD_MOD_EN">
        <Enum name="0" start="0b0" description="SD ADC1 is disabled"/>
        <Enum name="1" start="0b1" description="SD ADC1 is enabled"/>
      </BitField>
      <BitField start="17" size="1" name="BYP_MODE">
        <Enum name="0" start="0b0" description="Normal mode"/>
        <Enum name="1" start="0b1" description="Bypass mode where ADC and PGA of channel1 are disabled."/>
      </BitField>
      <BitField start="19" size="3" name="PGA_GAIN_SEL">
        <Enum name="000" start="0b000" description="reserved"/>
        <Enum name="001" start="0b001" description="1x (default)"/>
        <Enum name="010" start="0b010" description="2x"/>
        <Enum name="011" start="0b011" description="4x"/>
        <Enum name="100" start="0b100" description="8x"/>
        <Enum name="101" start="0b101" description="16x"/>
        <Enum name="110" start="0b110" description="32x"/>
        <Enum name="111" start="0b111" description="reserved"/>
      </BitField>
      <BitField start="24" size="1" name="PGA_EN">
        <Enum name="0" start="0b0" description="PGA disabled"/>
        <Enum name="1" start="0b1" description="PGA enabled"/>
      </BitField>
      <BitField start="29" size="3" name="DEC_OSR">
        <Enum name="000" start="0b000" description="64"/>
        <Enum name="001" start="0b001" description="128"/>
        <Enum name="010" start="0b010" description="256"/>
        <Enum name="011" start="0b011" description="512"/>
        <Enum name="100" start="0b100" description="1024"/>
        <Enum name="101" start="0b101" description="2048"/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="AFE_CH2_CFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="HW_TRG">
        <Enum name="0" start="0b0" description="Software trigger select"/>
        <Enum name="1" start="0b1" description="Hardware trigger select"/>
      </BitField>
      <BitField start="10" size="1" name="DEC_CLK_INP_SEL">
        <Enum name="0" start="0b0" description="On the chip modulator clock will be used."/>
        <Enum name="1" start="0b1" description="External clock will be used."/>
      </BitField>
      <BitField start="11" size="1" name="DEC_CLK_EDGE_SEL">
        <Enum name="0" start="0b0" description="Posedge will be used."/>
        <Enum name="1" start="0b1" description="Negedge will be used."/>
      </BitField>
      <BitField start="12" size="1" name="CC">
        <Enum name="0" start="0b0" description="One conversion following a triggering event"/>
        <Enum name="1" start="0b1" description="Continuous conversions following a triggering event."/>
      </BitField>
      <BitField start="13" size="1" name="DEC_EN">
        <Enum name="0" start="0b0" description="Decimation filter is disabled."/>
        <Enum name="1" start="0b1" description="Decimation filter is enabled."/>
      </BitField>
      <BitField start="14" size="1" name="SD_MOD_EN">
        <Enum name="0" start="0b0" description="SD ADC3 is disabled"/>
        <Enum name="1" start="0b1" description="SD ADC3 is enabled"/>
      </BitField>
      <BitField start="17" size="1" name="BYP_MODE">
        <Enum name="0" start="0b0" description="Normal mode"/>
        <Enum name="1" start="0b1" description="Bypass mode where ADC and PGA of channel2 are disabled."/>
      </BitField>
      <BitField start="29" size="3" name="DEC_OSR">
        <Enum name="000" start="0b000" description="64"/>
        <Enum name="001" start="0b001" description="128"/>
        <Enum name="010" start="0b010" description="256"/>
        <Enum name="011" start="0b011" description="512"/>
        <Enum name="100" start="0b100" description="1024"/>
        <Enum name="101" start="0b101" description="2048"/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="AFE_CH3_CFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="HW_TRG">
        <Enum name="0" start="0b0" description="Software trigger select"/>
        <Enum name="1" start="0b1" description="Hardware trigger select"/>
      </BitField>
      <BitField start="10" size="1" name="DEC_CLK_INP_SEL">
        <Enum name="0" start="0b0" description="On the chip modulator clock will be used."/>
        <Enum name="1" start="0b1" description="External clock will be used."/>
      </BitField>
      <BitField start="11" size="1" name="DEC_CLK_EDGE_SEL">
        <Enum name="0" start="0b0" description="Posedge will be used."/>
        <Enum name="1" start="0b1" description="Negedge will be used."/>
      </BitField>
      <BitField start="12" size="1" name="CC">
        <Enum name="0" start="0b0" description="One conversion following a triggering event"/>
        <Enum name="1" start="0b1" description="Continuous conversions following a triggering event."/>
      </BitField>
      <BitField start="13" size="1" name="DEC_EN">
        <Enum name="0" start="0b0" description="Decimation filter is disabled."/>
        <Enum name="1" start="0b1" description="Decimation filter is enabled."/>
      </BitField>
      <BitField start="14" size="1" name="SD_MOD_EN">
        <Enum name="0" start="0b0" description="SD ADC3 is disabled"/>
        <Enum name="1" start="0b1" description="SD ADC3 is enabled"/>
      </BitField>
      <BitField start="17" size="1" name="BYP_MODE">
        <Enum name="0" start="0b0" description="Normal mode"/>
        <Enum name="1" start="0b1" description="Bypass mode where ADC and PGA of channel3 are disabled."/>
      </BitField>
      <BitField start="29" size="3" name="DEC_OSR">
        <Enum name="000" start="0b000" description="64"/>
        <Enum name="001" start="0b001" description="128"/>
        <Enum name="010" start="0b010" description="256"/>
        <Enum name="011" start="0b011" description="512"/>
        <Enum name="100" start="0b100" description="1024"/>
        <Enum name="101" start="0b101" description="2048"/>
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="AFE_CR" access="Read/Write" reset_value="0x40FA00" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="7" name="STRTUP_CNT"/>
      <BitField start="18" size="1" name="RESULT_FORMAT">
        <Enum name="0" start="0b0" description="Left justified 2's complement 32-bit : SVVVVVVVVVVVVVVVVVVVVVVV00000000 where (S= sign bit , V=valid result value, 0=zero)"/>
        <Enum name="1" start="0b1" description="Right justified 2's complement 32-bit : SSSSSSSSSVVVVVVVVVVVVVVVVVVVVVVV where (S= sign bit , V= valid result value, 0= zero)"/>
      </BitField>
      <BitField start="21" size="1" name="DLY_OK"/>
      <BitField start="22" size="1" name="RST_B">
        <Enum name="0" start="0b0" description="All ADCs, PGAs and Decimation filters are disabled. Clock Configuration bits will be reset."/>
        <Enum name="1" start="0b1" description=".= All ADCs, PGAs and Decimation filters are enabled."/>
      </BitField>
      <BitField start="25" size="1" name="LPM_EN">
        <Enum name="0" start="0b0" description="AFE will be in normal mode"/>
        <Enum name="1" start="0b1" description="AFE will be in low power mode. Setting this bit reduce the current consumption of ADC and Buffer Amplifier , the max modulator clock frequency is below 1Mhz."/>
      </BitField>
      <BitField start="27" size="1" name="SOFT_TRG3"/>
      <BitField start="28" size="1" name="SOFT_TRG2"/>
      <BitField start="29" size="1" name="SOFT_TRG1"/>
      <BitField start="30" size="1" name="SOFT_TRG0"/>
      <BitField start="31" size="1" name="MSTR_EN">
        <Enum name="0" start="0b0" description="All ADCs are disabled."/>
        <Enum name="1" start="0b1" description="All ADCs and filters will get simultaneously enabled ."/>
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="AFE_CKR" access="Read/Write" reset_value="0x10000000" reset_mask="0xFFFFFFFF">
      <BitField start="21" size="2" name="CLS">
        <Enum name="00" start="0b00" description="mod_clk0"/>
        <Enum name="01" start="0b01" description="mod_clk1"/>
        <Enum name="10" start="0b10" description="mod_clk2"/>
        <Enum name="11" start="0b11" description="mod_clk3"/>
      </BitField>
      <BitField start="28" size="4" name="DIV">
        <Enum name="0000" start="0b0000" description="divide by 1"/>
        <Enum name="0001" start="0b0001" description="divide by 2 (default)"/>
        <Enum name="0010" start="0b0010" description="divide by 4"/>
        <Enum name="0011" start="0b0011" description="divide by 8"/>
        <Enum name="0100" start="0b0100" description="divide by 16"/>
        <Enum name="0101" start="0b0101" description="divide by 32"/>
        <Enum name="0110" start="0b0110" description="divide by 64"/>
        <Enum name="0111" start="0b0111" description="divide by 128"/>
        <Enum name="1xxx" start="0b1xxx" description="divide by 256"/>
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="AFE_DI" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="1" name="INTEN3"/>
      <BitField start="24" size="1" name="INTEN2"/>
      <BitField start="25" size="1" name="INTEN1"/>
      <BitField start="26" size="1" name="INTEN0"/>
      <BitField start="28" size="1" name="DMAEN3"/>
      <BitField start="29" size="1" name="DMAEN2"/>
      <BitField start="30" size="1" name="DMAEN1"/>
      <BitField start="31" size="1" name="DMAEN0"/>
    </Register>
    <Register start="+0x2C" size="4" name="AFE_CH0_DR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="DLY"/>
    </Register>
    <Register start="+0x30" size="4" name="AFE_CH1_DR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="DLY"/>
    </Register>
    <Register start="+0x34" size="4" name="AFE_CH2_DR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="DLY"/>
    </Register>
    <Register start="+0x38" size="4" name="AFE_CH3_DR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="DLY"/>
    </Register>
    <Register start="+0x44" size="4" name="AFE_CH0_RR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="23" name="SDR"/>
      <BitField start="23" size="9" name="SIGN_BITS"/>
    </Register>
    <Register start="+0x48" size="4" name="AFE_CH1_RR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="23" name="SDR"/>
      <BitField start="23" size="9" name="SIGN_BITS"/>
    </Register>
    <Register start="+0x4C" size="4" name="AFE_CH2_RR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="23" name="SDR"/>
      <BitField start="23" size="9" name="SIGN_BITS"/>
    </Register>
    <Register start="+0x50" size="4" name="AFE_CH3_RR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="23" name="SDR"/>
      <BitField start="23" size="9" name="SIGN_BITS"/>
    </Register>
    <Register start="+0x5C" size="4" name="AFE_SR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RDY3">
        <Enum name="0" start="0b0" description="AFE Channel3 is disabled or has not completed its start up period"/>
        <Enum name="1" start="0b1" description="AFE Channel3 is ready to initiate conversions."/>
      </BitField>
      <BitField start="17" size="1" name="RDY2">
        <Enum name="0" start="0b0" description="AFE Channel2 is disabled or has not completed its start up period"/>
        <Enum name="1" start="0b1" description="AFE Channel2 is ready to initiate conversions."/>
      </BitField>
      <BitField start="18" size="1" name="RDY1">
        <Enum name="0" start="0b0" description="AFE Channel1 is disabled or has not completed its start up period"/>
        <Enum name="1" start="0b1" description="AFE Channel1 is ready to initiate conversions."/>
      </BitField>
      <BitField start="19" size="1" name="RDY0">
        <Enum name="0" start="0b0" description="AFE Channel0 is disabled or has not completed its start up period"/>
        <Enum name="1" start="0b1" description="AFE Channel0 is ready to initiate conversions."/>
      </BitField>
      <BitField start="21" size="1" name="OVR3"/>
      <BitField start="22" size="1" name="OVR2"/>
      <BitField start="23" size="1" name="OVR1"/>
      <BitField start="24" size="1" name="OVR0"/>
      <BitField start="28" size="1" name="COC3"/>
      <BitField start="29" size="1" name="COC2"/>
      <BitField start="30" size="1" name="COC1"/>
      <BitField start="31" size="1" name="COC0"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRC" start="0x40034000">
    <Register start="+0" size="1" name="CRC_DATALL" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATALL"/>
    </Register>
    <Register start="+0" size="4" name="CRC_DATA" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL"/>
      <BitField start="8" size="8" name="LU"/>
      <BitField start="16" size="8" name="HL"/>
      <BitField start="24" size="8" name="HU"/>
    </Register>
    <Register start="+0" size="2" name="CRC_DATAL" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DATAL"/>
    </Register>
    <Register start="+0x1" size="1" name="CRC_DATALU" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATALU"/>
    </Register>
    <Register start="+0x2" size="1" name="CRC_DATAHL" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATAHL"/>
    </Register>
    <Register start="+0x2" size="2" name="CRC_DATAH" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DATAH"/>
    </Register>
    <Register start="+0x3" size="1" name="CRC_DATAHU" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATAHU"/>
    </Register>
    <Register start="+0x4" size="4" name="CRC_GPOLY" access="Read/Write" reset_value="0x1021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LOW"/>
      <BitField start="16" size="16" name="HIGH"/>
    </Register>
    <Register start="+0x4" size="1" name="CRC_GPOLYLL" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYLL"/>
    </Register>
    <Register start="+0x4" size="2" name="CRC_GPOLYL" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="GPOLYL"/>
    </Register>
    <Register start="+0x5" size="1" name="CRC_GPOLYLU" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYLU"/>
    </Register>
    <Register start="+0x6" size="2" name="CRC_GPOLYH" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="GPOLYH"/>
    </Register>
    <Register start="+0x6" size="1" name="CRC_GPOLYHL" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYHL"/>
    </Register>
    <Register start="+0x7" size="1" name="CRC_GPOLYHU" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYHU"/>
    </Register>
    <Register start="+0x8" size="4" name="CRC_CTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="TCRC">
        <Enum name="0" start="0b0" description="16-bit CRC protocol."/>
        <Enum name="1" start="0b1" description="32-bit CRC protocol."/>
      </BitField>
      <BitField start="25" size="1" name="WAS">
        <Enum name="0" start="0b0" description="Writes to the CRC data register are data values."/>
        <Enum name="1" start="0b1" description="Writes to the CRC data register are seed values."/>
      </BitField>
      <BitField start="26" size="1" name="FXOR">
        <Enum name="0" start="0b0" description="No XOR on reading."/>
        <Enum name="1" start="0b1" description="Invert or complement the read value of the CRC Data register."/>
      </BitField>
      <BitField start="28" size="2" name="TOTR">
        <Enum name="00" start="0b00" description="No transposition."/>
        <Enum name="01" start="0b01" description="Bits in bytes are transposed; bytes are not transposed."/>
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed."/>
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed."/>
      </BitField>
      <BitField start="30" size="2" name="TOT">
        <Enum name="00" start="0b00" description="No transposition."/>
        <Enum name="01" start="0b01" description="Bits in bytes are transposed; bytes are not transposed."/>
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed."/>
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed."/>
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="CRC_CTRLHU" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TCRC">
        <Enum name="0" start="0b0" description="16-bit CRC protocol."/>
        <Enum name="1" start="0b1" description="32-bit CRC protocol."/>
      </BitField>
      <BitField start="1" size="1" name="WAS">
        <Enum name="0" start="0b0" description="Writes to CRC data register are data values."/>
        <Enum name="1" start="0b1" description="Writes to CRC data reguster are seed values."/>
      </BitField>
      <BitField start="2" size="1" name="FXOR">
        <Enum name="0" start="0b0" description="No XOR on reading."/>
        <Enum name="1" start="0b1" description="Invert or complement the read value of CRC data register."/>
      </BitField>
      <BitField start="4" size="2" name="TOTR">
        <Enum name="00" start="0b00" description="No Transposition."/>
        <Enum name="01" start="0b01" description="Bits in bytes are transposed, bytes are not transposed."/>
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed."/>
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed."/>
      </BitField>
      <BitField start="6" size="2" name="TOT">
        <Enum name="00" start="0b00" description="No Transposition."/>
        <Enum name="01" start="0b01" description="Bits in bytes are transposed, bytes are not transposed."/>
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed."/>
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTMR" start="0x4003C000">
    <Register start="+0" size="4" name="LPTMR_CSR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN">
        <Enum name="0" start="0b0" description="LPTMR is disabled and internal logic is reset."/>
        <Enum name="1" start="0b1" description="LPTMR is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="TMS">
        <Enum name="0" start="0b0" description="Time Counter mode."/>
        <Enum name="1" start="0b1" description="Pulse Counter mode."/>
      </BitField>
      <BitField start="2" size="1" name="TFC">
        <Enum name="0" start="0b0" description="CNR is reset whenever TCF is set."/>
        <Enum name="1" start="0b1" description="CNR is reset on overflow."/>
      </BitField>
      <BitField start="3" size="1" name="TPP">
        <Enum name="0" start="0b0" description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge."/>
        <Enum name="1" start="0b1" description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge."/>
      </BitField>
      <BitField start="4" size="2" name="TPS">
        <Enum name="00" start="0b00" description="Pulse counter input 0 is selected."/>
        <Enum name="01" start="0b01" description="Pulse counter input 1 is selected."/>
        <Enum name="10" start="0b10" description="Pulse counter input 2 is selected."/>
        <Enum name="11" start="0b11" description="Pulse counter input 3 is selected."/>
      </BitField>
      <BitField start="6" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Timer interrupt disabled."/>
        <Enum name="1" start="0b1" description="Timer interrupt enabled."/>
      </BitField>
      <BitField start="7" size="1" name="TCF">
        <Enum name="0" start="0b0" description="The value of CNR is not equal to CMR and increments."/>
        <Enum name="1" start="0b1" description="The value of CNR is equal to CMR and increments."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPTMR_PSR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS">
        <Enum name="00" start="0b00" description="Prescaler/glitch filter clock 0 selected."/>
        <Enum name="01" start="0b01" description="Prescaler/glitch filter clock 1 selected."/>
        <Enum name="10" start="0b10" description="Prescaler/glitch filter clock 2 selected."/>
        <Enum name="11" start="0b11" description="Prescaler/glitch filter clock 3 selected."/>
      </BitField>
      <BitField start="2" size="1" name="PBYP">
        <Enum name="0" start="0b0" description="Prescaler/glitch filter is enabled."/>
        <Enum name="1" start="0b1" description="Prescaler/glitch filter is bypassed."/>
      </BitField>
      <BitField start="3" size="4" name="PRESCALE">
        <Enum name="0000" start="0b0000" description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration."/>
        <Enum name="0001" start="0b0001" description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges."/>
        <Enum name="0010" start="0b0010" description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges."/>
        <Enum name="0011" start="0b0011" description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges."/>
        <Enum name="0100" start="0b0100" description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges."/>
        <Enum name="0101" start="0b0101" description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges."/>
        <Enum name="0110" start="0b0110" description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges."/>
        <Enum name="0111" start="0b0111" description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges."/>
        <Enum name="1000" start="0b1000" description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges."/>
        <Enum name="1001" start="0b1001" description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges."/>
        <Enum name="1010" start="0b1010" description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges."/>
        <Enum name="1011" start="0b1011" description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges."/>
        <Enum name="1100" start="0b1100" description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges."/>
        <Enum name="1101" start="0b1101" description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges."/>
        <Enum name="1110" start="0b1110" description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges."/>
        <Enum name="1111" start="0b1111" description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPTMR_CMR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COMPARE"/>
    </Register>
    <Register start="+0xC" size="4" name="LPTMR_CNR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNTER"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SIM" start="0x4003E000">
    <Register start="+0" size="4" name="SIM_SOPT1" access="Read/Write" reset_value="0x5000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="SRAMSIZE">
        <Enum name="0101" start="0b0101" description="16kB System RAM"/>
      </BitField>
      <BitField start="18" size="2" name="OSC32KSEL">
        <Enum name="00" start="0b00" description="OSC32KCLK"/>
        <Enum name="01" start="0b01" description="ERCLK32K"/>
        <Enum name="10" start="0b10" description="MCGIRCLK"/>
        <Enum name="11" start="0b11" description="LPO"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="SIM_SOPT1_CFG" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="LPTMR1SEL">
        <Enum name="00" start="0b00" description="Pad PTE4"/>
        <Enum name="01" start="0b01" description="Pad PTF4"/>
        <Enum name="10" start="0b10" description="Pad PTG1"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="2" size="2" name="LPTMR2SEL">
        <Enum name="00" start="0b00" description="Pad PTD6"/>
        <Enum name="01" start="0b01" description="Pad PTF3"/>
        <Enum name="10" start="0b10" description="Pad PTG5"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="4" size="2" name="LPTMR3SEL">
        <Enum name="00" start="0b00" description="Pad PTD5"/>
        <Enum name="01" start="0b01" description="Pad PTG0"/>
        <Enum name="10" start="0b10" description="Pad PTG6"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="6" size="1" name="CMPOLPTMR0SEL">
        <Enum name="0" start="0b0" description="CMP[1] output selected as LPTMR input[0]"/>
        <Enum name="1" start="0b1" description="CMP[0] output selected as LPTMR input[0]"/>
      </BitField>
      <BitField start="8" size="1" name="RAMSBDIS">
        <Enum name="0" start="0b0" description="Source bias of System SRAM enabled during VLPR and VLPW modes."/>
        <Enum name="1" start="0b1" description="Source bias of System SRAM disabled during VLPR and VLPW modes."/>
      </BitField>
      <BitField start="9" size="1" name="RAMBPEN">
        <Enum name="0" start="0b0" description="Bitline precharge of system SRAM disabled during VLPR and VLPW modes."/>
        <Enum name="1" start="0b1" description="Bitline precharge of system SRAM enabled during VLPR and VLPW modes."/>
      </BitField>
    </Register>
    <Register start="+0x1004" size="4" name="SIM_CTRL_REG" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="NMIDIS">
        <Enum name="0" start="0b0" description="NMI enabled"/>
        <Enum name="1" start="0b1" description="NMI disabled"/>
      </BitField>
      <BitField start="1" size="1" name="PLL_VLP_EN"/>
      <BitField start="2" size="1" name="PTC2_HD_EN"/>
      <BitField start="3" size="2" name="SAR_TRG_CLK_SEL">
        <Enum name="00" start="0b00" description="Bus Clock (During Low Power Modes such as stop, the Bus clock is not available for conversion and should not be selected in case a conversion needs to be performed while in stop)"/>
        <Enum name="01" start="0b01" description="ADC asynchronous Clock"/>
        <Enum name="10" start="0b10" description="ERCLK32K"/>
        <Enum name="11" start="0b11" description="OSCCLK"/>
      </BitField>
      <BitField start="5" size="3" name="CLKOUTSEL">
        <Enum name="000" start="0b000" description="Disabled"/>
        <Enum name="001" start="0b001" description="Gated Core Clk"/>
        <Enum name="010" start="0b010" description="Bus/Flash Clk"/>
        <Enum name="011" start="0b011" description="LPO clock from PMC"/>
        <Enum name="100" start="0b100" description="IRC clock from MCG"/>
        <Enum name="101" start="0b101" description="Muxed 32Khz source (please refer SOPT1[19:18] for possible options)"/>
        <Enum name="110" start="0b110" description="MHz Oscillator external reference clock"/>
        <Enum name="111" start="0b111" description="PLL clock output from MCG"/>
      </BitField>
    </Register>
    <Register start="+0x1024" size="4" name="SIM_SDID" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="PINID">
        <Enum name="0011" start="0b0011" description="44-pin"/>
        <Enum name="0100" start="0b0100" description="Reserved"/>
        <Enum name="0101" start="0b0101" description="64-pin"/>
        <Enum name="0110" start="0b0110" description="Reserved"/>
        <Enum name="0111" start="0b0111" description="Reserved"/>
        <Enum name="1000" start="0b1000" description="100-pin"/>
        <Enum name="1001" start="0b1001" description="Reserved"/>
        <Enum name="1010" start="0b1010" description="Reserved"/>
        <Enum name="1011" start="0b1011" description="Reserved"/>
        <Enum name="1100" start="0b1100" description="Reserved"/>
        <Enum name="1101" start="0b1101" description="Reserved"/>
        <Enum name="1110" start="0b1110" description="Reserved"/>
        <Enum name="1111" start="0b1111" description="Reserved"/>
      </BitField>
      <BitField start="4" size="4" name="DIEID">
        <Enum name="0000" start="0b0000" description="First cut"/>
      </BitField>
      <BitField start="8" size="4" name="REVID">
        <Enum name="0001" start="0b0001" description="Second Cut"/>
      </BitField>
      <BitField start="12" size="4" name="SRAMSIZE">
        <Enum name="0101" start="0b0101" description="16kB SRAM"/>
      </BitField>
      <BitField start="16" size="4" name="ATTR">
        <Enum name="0000" start="0b0000" description="M0+ core"/>
      </BitField>
      <BitField start="20" size="4" name="SERIESID">
        <Enum name="0011" start="0b0011" description="Metering Series"/>
      </BitField>
      <BitField start="24" size="4" name="SUBFAMID">
        <Enum name="0010" start="0b0010" description="Device derivatives with 2 AFE enabled (AFE Channels 0 and 2 are enabled)"/>
        <Enum name="0011" start="0b0011" description="Device derivatives with 3 AFE enabled (AFE Channels 0, 1, and 2 are enabled)"/>
        <Enum name="0100" start="0b0100" description="Device derivatives with 4 AFE enabled"/>
      </BitField>
      <BitField start="28" size="4" name="FAMID">
        <Enum name="0001" start="0b0001" description="Device derivatives without LCD"/>
        <Enum name="0011" start="0b0011" description="Device derivatives with LCD"/>
      </BitField>
    </Register>
    <Register start="+0x1034" size="4" name="SIM_SCGC4" access="Read/Write" reset_value="0x78008070" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="EWM">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="4" size="1" name="MCG">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="6" size="1" name="OSC">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="7" size="1" name="I2C0">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="8" size="1" name="I2C1">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="10" size="1" name="UART0">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="11" size="1" name="UART1">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="12" size="1" name="UART2">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="13" size="1" name="UART3">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="15" size="1" name="VREF">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="18" size="1" name="CMP0">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="19" size="1" name="CMP1">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="21" size="1" name="SPI0">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="22" size="1" name="SPI1">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1038" size="4" name="SIM_SCGC5" access="Read/Write" reset_value="0xB0000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="SLCD">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="6" size="1" name="PORTA">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="7" size="1" name="PORTB">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="8" size="1" name="PORTC">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="9" size="1" name="PORTD">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="10" size="1" name="PORTE">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="11" size="1" name="PORTF">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="12" size="1" name="PORTG">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="13" size="1" name="PORTH">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="14" size="1" name="PORTI">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="16" size="1" name="IRTC">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="17" size="1" name="IRTCREGFILE">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="19" size="1" name="WDOG">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="21" size="1" name="XBAR">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="23" size="1" name="TMR0">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="24" size="1" name="TMR1">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="25" size="1" name="TMR2">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="26" size="1" name="TMR3">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
    </Register>
    <Register start="+0x103C" size="4" name="SIM_SCGC6" access="Read/Write" reset_value="0xC0000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTFA">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="1" size="1" name="DMAMUX0">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="2" size="1" name="DMAMUX1">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DMAMUX2">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="4" size="1" name="DMAMUX3">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="9" size="1" name="RNGA">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="11" size="1" name="ADC">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="13" size="1" name="PIT0">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="14" size="1" name="PIT1">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="16" size="1" name="AFE">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="20" size="1" name="CRC">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="28" size="1" name="LPTMR">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="30" size="1" name="SIM_LP">
        <Enum name="1" start="0b1" description="Clock is enabled"/>
        <Enum name="0" start="0b0" description="Clock is disabled"/>
      </BitField>
      <BitField start="31" size="1" name="SIM_HP">
        <Enum name="1" start="0b1" description="Clock is always enabled to SIM"/>
      </BitField>
    </Register>
    <Register start="+0x1040" size="4" name="SIM_SCGC7" access="Read/Write" reset_value="0x3" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MPU">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="1" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1044" size="4" name="SIM_CLKDIV1" access="Read/Write" reset_value="0x8000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="SYSCLKMODE">
        <Enum name="0" start="0b0" description="1:1:1"/>
        <Enum name="1" start="0b1" description="2:1:1"/>
      </BitField>
      <BitField start="28" size="4" name="SYSDIV">
        <Enum name="0000" start="0b0000" description="Divide by 1"/>
        <Enum name="0001" start="0b0001" description="Divide by 2"/>
        <Enum name="0010" start="0b0010" description="Divide by 3"/>
        <Enum name="0011" start="0b0011" description="Divide by 4 and so on..... If FOPT[0] is 0, the divider is set to div-by-8 after system reset is deasserted (after completion of system initialization sequence)"/>
      </BitField>
    </Register>
    <Register start="+0x104C" size="4" name="SIM_FCFG1" access="Read/Write" reset_value="0x7000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLASHDIS">
        <Enum name="0" start="0b0" description="Flash is enabled"/>
        <Enum name="1" start="0b1" description="Flash is disabled"/>
      </BitField>
      <BitField start="1" size="1" name="FLASHDOZE">
        <Enum name="0" start="0b0" description="Flash remains enabled during Wait mode"/>
        <Enum name="1" start="0b1" description="Flash is disabled for the duration of Wait mode"/>
      </BitField>
      <BitField start="24" size="4" name="PFSIZE">
        <Enum name="0000" start="0b0000" description="Reserved"/>
        <Enum name="0001" start="0b0001" description="Reserved"/>
        <Enum name="0011" start="0b0011" description="Reserved"/>
        <Enum name="0100" start="0b0100" description="Reserved"/>
        <Enum name="0101" start="0b0101" description="Reserved"/>
        <Enum name="0110" start="0b0110" description="Reserved"/>
        <Enum name="0111" start="0b0111" description="64 KB of program flash memory, 2 KB protection region"/>
        <Enum name="1000" start="0b1000" description="Reserved"/>
        <Enum name="1001" start="0b1001" description="128 KB of program flash memory, 4 KB protection region"/>
        <Enum name="1111" start="0b1111" description="(Default)"/>
      </BitField>
    </Register>
    <Register start="+0x1050" size="4" name="SIM_FCFG2" access="ReadOnly" reset_value="0x10000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="7" name="MAXADDR"/>
    </Register>
    <Register start="+0x1054" size="4" name="SIM_UID0" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="UID"/>
    </Register>
    <Register start="+0x1058" size="4" name="SIM_UID1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="UID"/>
    </Register>
    <Register start="+0x105C" size="4" name="SIM_UID2" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="UID"/>
    </Register>
    <Register start="+0x1060" size="4" name="SIM_UID3" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="UID"/>
    </Register>
    <Register start="+0x106C" size="4" name="SIM_MISC_CTL" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="XBARAFEMODOUTSEL">
        <Enum name="00" start="0b00" description="Sigma Delta Modulator 0 data output"/>
        <Enum name="01" start="0b01" description="Sigma Delta Modulator 1 data output"/>
        <Enum name="10" start="0b10" description="Sigma Delta Modulator 2 data output"/>
        <Enum name="11" start="0b11" description="Sigma Delta Modulator 3 data output"/>
      </BitField>
      <BitField start="2" size="2" name="DMADONESEL">
        <Enum name="00" start="0b00" description="DMA0"/>
        <Enum name="01" start="0b01" description="DMA1"/>
        <Enum name="10" start="0b10" description="DMA2"/>
        <Enum name="11" start="0b11" description="DMA3"/>
      </BitField>
      <BitField start="4" size="2" name="AFECLKSEL">
        <Enum name="00" start="0b00" description="MCG PLL Clock selected"/>
        <Enum name="01" start="0b01" description="MCG FLL Clock selected"/>
        <Enum name="10" start="0b10" description="OSC Clock selected"/>
        <Enum name="11" start="0b11" description="Disabled"/>
      </BitField>
      <BitField start="6" size="1" name="AFECLKPADDIR">
        <Enum name="0" start="0b0" description="AFE CLK PAD is input"/>
        <Enum name="1" start="0b1" description="AFE CLK PAD is output"/>
      </BitField>
      <BitField start="7" size="1" name="UARTMODTYPE">
        <Enum name="0" start="0b0" description="TypeA (ORed) Modulation selected for IRDA"/>
        <Enum name="1" start="0b1" description="TypeB (ANDed) Modulation selected for IRDA"/>
      </BitField>
      <BitField start="8" size="1" name="UART0IRSEL">
        <Enum name="0" start="0b0" description="Pad RX input (PTD[0] or PTF[3], as selected in Pinmux control) selected for RX input of UART0 and UART0 TX signal is not used for modulation"/>
        <Enum name="1" start="0b1" description="UART0 selected for IRDA modulation. UART0 TX modulated by XBAR_OUT[14] and UART0 RX input connected to XBAR_OUT[13]"/>
      </BitField>
      <BitField start="9" size="1" name="UART1IRSEL">
        <Enum name="0" start="0b0" description="Pad RX input (PTD[2] or PTI[0], as selected in Pinmux control) selected for RX input of UART1 and UART1 TX signal is not used for modulation"/>
        <Enum name="1" start="0b1" description="UART1 selected for IRDA modulation. UART1 TX modulated by XBAR_OUT[14] and UART1 RX input connected to XBAR_OUT[13]"/>
      </BitField>
      <BitField start="10" size="1" name="UART2IRSEL">
        <Enum name="0" start="0b0" description="Pad RX input PTE[6] selected for RX input of UART2 and UART2 TX signal is not used for modulation"/>
        <Enum name="1" start="0b1" description="UART2 selected for IRDA modulation. UART2 TX modulated by XBAR_OUT[14] and UART2 RX input connected to XBAR_OUT[13]."/>
      </BitField>
      <BitField start="11" size="1" name="UART3IRSEL">
        <Enum name="0" start="0b0" description="Pad RX input (PTC[3] or PTD[7], as selected in Pinmux control) selected for RX input of UART3 and UART3 TX signal is not used for modulation"/>
        <Enum name="1" start="0b1" description="UART3 selected for IRDA modulation. UART3 TX modulated by XBAR_OUT[14] and UART3 RX input connected to XBAR_OUT[13]."/>
      </BitField>
      <BitField start="12" size="2" name="XBARPITOUTSEL">
        <Enum name="00" start="0b00" description="PIT0[0] (default)"/>
        <Enum name="01" start="0b01" description="PIT0[1]"/>
        <Enum name="10" start="0b10" description="PIT1[0]"/>
        <Enum name="11" start="0b11" description="PIT1[1]"/>
      </BitField>
      <BitField start="14" size="1" name="EWMINSEL">
        <Enum name="0" start="0b0" description="Input from PAD (PTE[2] or PTE[4] as selected from Pinmux control )"/>
        <Enum name="1" start="0b1" description="Peripheral Crossbar (XBAR) Output[32]"/>
      </BitField>
      <BitField start="15" size="1" name="TMR0PLLCLKSEL">
        <Enum name="0" start="0b0" description="Selects Bus Clock as source for the Timer CH0"/>
        <Enum name="1" start="0b1" description="Selects the PLL_AFE clock as the source for Timer CH0. The PLL_AFE clock source is itself selected using the MISC_CTL[5:4]"/>
      </BitField>
      <BitField start="16" size="1" name="TMR0SCSSEL">
        <Enum name="0" start="0b0" description="Pad PTF1 or PTD5, depending upon PCTL configuration."/>
        <Enum name="1" start="0b1" description="Peripheral Crossbar (XBAR) Output[5]"/>
      </BitField>
      <BitField start="17" size="1" name="TMR1SCSSEL">
        <Enum name="0" start="0b0" description="Pad PTG0 or PTC6, depending upon PCTL configuration."/>
        <Enum name="1" start="0b1" description="Peripheral Crossbar (XBAR) Output[6]"/>
      </BitField>
      <BitField start="18" size="1" name="TMR2SCSSEL">
        <Enum name="0" start="0b0" description="Pad PTF7 or PTF0, depending upon PCTL configuration."/>
        <Enum name="1" start="0b1" description="Peripheral Crossbar (XBAR) Output[7]"/>
      </BitField>
      <BitField start="19" size="1" name="TMR3SCSSEL">
        <Enum name="0" start="0b0" description="Pad PTE5 or PTD1, depending upon PCTL configuration."/>
        <Enum name="1" start="0b1" description="Peripheral Crossbar (XBAR) Output[8]"/>
      </BitField>
      <BitField start="20" size="2" name="TMR0PCSSEL">
        <Enum name="00" start="0b00" description="Bus Clock"/>
        <Enum name="01" start="0b01" description="Peripheral Crossbar Output [9]"/>
        <Enum name="10" start="0b10" description="Peripheral Crossbar Output [10]"/>
        <Enum name="11" start="0b11" description="Disabled"/>
      </BitField>
      <BitField start="22" size="2" name="TMR1PCSSEL">
        <Enum name="00" start="0b00" description="Bus Clock"/>
        <Enum name="01" start="0b01" description="Peripheral Crossbar Output [9]"/>
        <Enum name="10" start="0b10" description="Peripheral Crossbar Output [10]"/>
        <Enum name="11" start="0b11" description="Disabled"/>
      </BitField>
      <BitField start="24" size="2" name="TMR2PCSSEL">
        <Enum name="00" start="0b00" description="Bus Clock"/>
        <Enum name="01" start="0b01" description="Peripheral Crossbar Output [9]"/>
        <Enum name="10" start="0b10" description="Peripheral Crossbar Output [10]"/>
        <Enum name="11" start="0b11" description="Disabled"/>
      </BitField>
      <BitField start="26" size="2" name="TMR3PCSSEL">
        <Enum name="00" start="0b00" description="Bus Clock"/>
        <Enum name="01" start="0b01" description="Peripheral Crossbar Output [9]"/>
        <Enum name="10" start="0b10" description="Peripheral Crossbar Output [10]"/>
        <Enum name="11" start="0b11" description="Disabled"/>
      </BitField>
      <BitField start="28" size="1" name="RTCCLKSEL">
        <Enum name="0" start="0b0" description="RTC OSC_32K clock selected"/>
        <Enum name="1" start="0b1" description="32K IRC Clock selected"/>
      </BitField>
      <BitField start="29" size="1" name="VREFBUFOUTEN">
        <Enum name="0" start="0b0" description="Buffer does not drive PAD"/>
        <Enum name="1" start="0b1" description="Buffer drives selected voltage (selected by vref_buffer_sel) on pad"/>
      </BitField>
      <BitField start="30" size="1" name="VREFBUFINSEL">
        <Enum name="0" start="0b0" description="Internal Reference selected as Buffer Input"/>
        <Enum name="1" start="0b1" description="External Reference selected as Buffer Input"/>
      </BitField>
      <BitField start="31" size="1" name="VREFBUFPD">
        <Enum name="0" start="0b0" description="Buffer Enabled"/>
        <Enum name="1" start="0b1" description="Buffer Powered Down"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTA" start="0x40046000">
    <Register start="+0+0" size="4" name="PORTA_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTA_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTA_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTA_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTA_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTA_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTA_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTA_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTA_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTA_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTA_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTA_DFER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."/>
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTA_DFCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS">
        <Enum name="0" start="0b0" description="Digital filters are clocked by the bus clock."/>
        <Enum name="1" start="0b1" description="Digital filters are clocked by the 1 kHz LPO clock."/>
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTA_DFWR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTB" start="0x40047000">
    <Register start="+0+0" size="4" name="PORTB_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTB_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTB_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTB_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTB_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTB_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTB_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTB_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTB_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTB_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTB_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTB_DFER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."/>
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTB_DFCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS">
        <Enum name="0" start="0b0" description="Digital filters are clocked by the bus clock."/>
        <Enum name="1" start="0b1" description="Digital filters are clocked by the 1 kHz LPO clock."/>
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTB_DFWR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTC" start="0x40048000">
    <Register start="+0+0" size="4" name="PORTC_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTC_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTC_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTC_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTC_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTC_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTC_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTC_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTC_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTC_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTC_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTC_DFER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."/>
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTC_DFCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS">
        <Enum name="0" start="0b0" description="Digital filters are clocked by the bus clock."/>
        <Enum name="1" start="0b1" description="Digital filters are clocked by the 1 kHz LPO clock."/>
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTC_DFWR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTD" start="0x40049000">
    <Register start="+0+0" size="4" name="PORTD_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTD_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTD_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTD_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTD_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTD_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTD_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTD_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTD_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTD_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTD_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTD_DFER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."/>
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTD_DFCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS">
        <Enum name="0" start="0b0" description="Digital filters are clocked by the bus clock."/>
        <Enum name="1" start="0b1" description="Digital filters are clocked by the 1 kHz LPO clock."/>
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTD_DFWR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTE" start="0x4004A000">
    <Register start="+0+0" size="4" name="PORTE_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTE_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTE_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTE_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTE_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTE_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTE_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTE_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTE_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTE_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTE_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTE_DFER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."/>
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTE_DFCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS">
        <Enum name="0" start="0b0" description="Digital filters are clocked by the bus clock."/>
        <Enum name="1" start="0b1" description="Digital filters are clocked by the 1 kHz LPO clock."/>
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTE_DFWR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTF" start="0x4004B000">
    <Register start="+0+0" size="4" name="PORTF_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTF_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTF_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTF_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTF_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTF_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTF_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTF_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTF_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTF_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTF_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTF_DFER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."/>
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTF_DFCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS">
        <Enum name="0" start="0b0" description="Digital filters are clocked by the bus clock."/>
        <Enum name="1" start="0b1" description="Digital filters are clocked by the 1 kHz LPO clock."/>
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTF_DFWR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTG" start="0x4004C000">
    <Register start="+0+0" size="4" name="PORTG_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTG_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTG_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTG_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTG_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTG_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTG_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTG_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTG_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTG_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTG_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTG_DFER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."/>
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTG_DFCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS">
        <Enum name="0" start="0b0" description="Digital filters are clocked by the bus clock."/>
        <Enum name="1" start="0b1" description="Digital filters are clocked by the 1 kHz LPO clock."/>
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTG_DFWR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTH" start="0x4004D000">
    <Register start="+0+0" size="4" name="PORTH_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTH_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTH_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTH_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTH_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTH_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTH_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTH_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTH_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTH_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTH_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTH_DFER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."/>
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTH_DFCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS">
        <Enum name="0" start="0b0" description="Digital filters are clocked by the bus clock."/>
        <Enum name="1" start="0b1" description="Digital filters are clocked by the 1 kHz LPO clock."/>
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTH_DFWR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTI" start="0x4004E000">
    <Register start="+0+0" size="4" name="PORTI_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTI_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTI_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTI_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTI_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTI_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTI_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTI_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFF8F8">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTI_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTI_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTI_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTI_DFER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE">
        <Enum name="0" start="0b0" description="Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero."/>
        <Enum name="1" start="0b1" description="Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTI_DFCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS">
        <Enum name="0" start="0b0" description="Digital filters are clocked by the bus clock."/>
        <Enum name="1" start="0b1" description="Digital filters are clocked by the 1 kHz LPO clock."/>
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTI_DFWR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTC" start="0x40050000">
    <Register start="+0" size="2" name="RTC_YEARMON" access="Read/Write" reset_value="0x1" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="MON_CNT">
        <Enum name="0" start="0b0" description="Illegal Value"/>
        <Enum name="1" start="0b1" description="January"/>
        <Enum name="10" start="0b10" description="October"/>
        <Enum name="11" start="0b11" description="November"/>
      </BitField>
      <BitField start="8" size="8" name="YROFST"/>
    </Register>
    <Register start="+0x2" size="2" name="RTC_DAYS" access="Read/Write" reset_value="0x1" reset_mask="0xFFFF">
      <BitField start="0" size="5" name="DAY_CNT"/>
      <BitField start="8" size="3" name="DOW">
        <Enum name="0" start="0b0" description="Sunday"/>
        <Enum name="1" start="0b1" description="Monday"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="2" name="RTC_HOURMIN" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="MIN_CNT"/>
      <BitField start="8" size="5" name="HOUR_CNT"/>
    </Register>
    <Register start="+0x6" size="2" name="RTC_SECONDS" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEC_CNT"/>
    </Register>
    <Register start="+0x8" size="2" name="RTC_ALM_YEARMON" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="ALM_MON"/>
      <BitField start="8" size="8" name="ALM_YEAR"/>
    </Register>
    <Register start="+0xA" size="2" name="RTC_ALM_DAYS" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="5" name="ALM_DAY"/>
    </Register>
    <Register start="+0xC" size="2" name="RTC_ALM_HOURMIN" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="ALM_MIN"/>
      <BitField start="8" size="5" name="ALM_HOUR"/>
    </Register>
    <Register start="+0xE" size="2" name="RTC_ALM_SECONDS" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="ALM_SEC"/>
      <BitField start="8" size="1" name="DEC_SEC"/>
      <BitField start="9" size="1" name="INC_SEC"/>
    </Register>
    <Register start="+0x10" size="2" name="RTC_CTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="FINEEN">
        <Enum name="1" start="0b1" description="Fine compensation is enabled."/>
        <Enum name="0" start="0b0" description="Fine compensation is disabled"/>
      </BitField>
      <BitField start="1" size="1" name="COMP_EN"/>
      <BitField start="2" size="2" name="ALM_MATCH">
        <Enum name="00" start="0b00" description="Only Seconds, Minutes, and Hours matched."/>
        <Enum name="01" start="0b01" description="Only Seconds, Minutes, Hours, and Days matched."/>
        <Enum name="10" start="0b10" description="Only Seconds, Minutes, Hours, Days, and Months matched."/>
      </BitField>
      <BitField start="4" size="1" name="TIMER_STB_MASK">
        <Enum name="1" start="0b1" description="Sampling clocks are gated in standby mode"/>
        <Enum name="0" start="0b0" description="Sampling clocks are not gated when in standby mode"/>
      </BitField>
      <BitField start="6" size="1" name="DST_EN">
        <Enum name="0" start="0b0" description="Disabled. Daylight saving changes are not applied. Daylight saving registers can be modified."/>
        <Enum name="1" start="0b1" description="Enabled. Daylight saving changes are applied."/>
      </BitField>
      <BitField start="8" size="1" name="SWR">
        <Enum name="0" start="0b0" description="Software Reset cleared."/>
        <Enum name="1" start="0b1" description="Software Reset asserted."/>
      </BitField>
      <BitField start="13" size="2" name="CLKOUT">
        <Enum name="00" start="0b00" description="No Output Clock"/>
        <Enum name="01" start="0b01" description="Fine 1 Hz Clock"/>
        <Enum name="10" start="0b10" description="32.768 kHz Clock"/>
        <Enum name="11" start="0b11" description="Coarse 1 Hz Clock"/>
      </BitField>
    </Register>
    <Register start="+0x12" size="2" name="RTC_STATUS" access="Read/Write" reset_value="0x8" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="INVAL_BIT">
        <Enum name="0" start="0b0" description="Time /Date Counters can be read/written. Time /Date is valid."/>
        <Enum name="1" start="0b1" description="Time /Date Counter values are changing or Time /Date is invalid and cannot be read or written."/>
      </BitField>
      <BitField start="1" size="1" name="WRITE_PROT_EN">
        <Enum name="0" start="0b0" description="Registers are unlocked and can be accessed."/>
        <Enum name="1" start="0b1" description="Registers are locked and in read-only mode."/>
      </BitField>
      <BitField start="2" size="1" name="CPU_LOW_VOLT">
        <Enum name="0" start="0b0" description="CPU in Normal Operating Voltage."/>
        <Enum name="1" start="0b1" description="CPU Voltage is below Normal Operating Voltage. RTC Registers in read-only mode."/>
      </BitField>
      <BitField start="3" size="1" name="RST_SRC">
        <Enum name="0" start="0b0" description="Part was reset due to Standby Mode Exit (that is when VDD is powered up and VBAT was not powered down at all)."/>
        <Enum name="1" start="0b1" description="Part was reset due to Power-On Reset (that is Power On Reset when both VBAT and VDD are powered up)."/>
      </BitField>
      <BitField start="5" size="1" name="CMP_INT"/>
      <BitField start="6" size="2" name="WE">
        <Enum name="10" start="0b10" description="Enable Write Protection - Registers are locked."/>
      </BitField>
      <BitField start="8" size="1" name="BUS_ERR">
        <Enum name="0" start="0b0" description="Read and Write accesses are normal."/>
        <Enum name="1" start="0b1" description="Read or Write accesses occurred when INVAL_BIT was asserted."/>
      </BitField>
      <BitField start="11" size="1" name="CMP_DONE">
        <Enum name="0" start="0b0" description="Compensation busy or not enabled."/>
        <Enum name="1" start="0b1" description="Compensation completed."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="2" name="RTC_ISR" access="Read/Write" reset_value="0x1" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="TAMPER_IS">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted."/>
        <Enum name="1" start="0b1" description="Interrupt is asserted (Default on reset) ."/>
      </BitField>
      <BitField start="2" size="1" name="ALM_IS">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted."/>
        <Enum name="1" start="0b1" description="Interrupt is asserted."/>
      </BitField>
      <BitField start="3" size="1" name="DAY_IS">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted."/>
        <Enum name="1" start="0b1" description="Interrupt is asserted."/>
      </BitField>
      <BitField start="4" size="1" name="HOUR_IS">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted."/>
        <Enum name="1" start="0b1" description="Interrupt is asserted."/>
      </BitField>
      <BitField start="5" size="1" name="MIN_IS">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted."/>
        <Enum name="1" start="0b1" description="Interrupt is asserted."/>
      </BitField>
      <BitField start="6" size="1" name="IS_1HZ">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted."/>
        <Enum name="1" start="0b1" description="Interrupt is asserted."/>
      </BitField>
      <BitField start="7" size="1" name="IS_2HZ">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted."/>
        <Enum name="1" start="0b1" description="Interrupt is asserted."/>
      </BitField>
      <BitField start="8" size="1" name="IS_4HZ">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted."/>
        <Enum name="1" start="0b1" description="Interrupt is asserted."/>
      </BitField>
      <BitField start="9" size="1" name="IS_8HZ">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted."/>
        <Enum name="1" start="0b1" description="Interrupt is asserted."/>
      </BitField>
      <BitField start="10" size="1" name="IS_16HZ">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted."/>
        <Enum name="1" start="0b1" description="Interrupt is asserted."/>
      </BitField>
      <BitField start="11" size="1" name="IS_32HZ">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted."/>
        <Enum name="1" start="0b1" description="Interrupt is asserted."/>
      </BitField>
      <BitField start="12" size="1" name="IS_64HZ">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted."/>
        <Enum name="1" start="0b1" description="Interrupt is asserted."/>
      </BitField>
      <BitField start="13" size="1" name="IS_128HZ">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted."/>
        <Enum name="1" start="0b1" description="Interrupt is asserted."/>
      </BitField>
      <BitField start="14" size="1" name="IS_256HZ">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted."/>
        <Enum name="1" start="0b1" description="Interrupt is asserted."/>
      </BitField>
      <BitField start="15" size="1" name="IS_512HZ">
        <Enum name="0" start="0b0" description="Interrupt is de-asserted."/>
        <Enum name="1" start="0b1" description="Interrupt is asserted."/>
      </BitField>
    </Register>
    <Register start="+0x16" size="2" name="RTC_IER" access="Read/Write" reset_value="0x1" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="TAMPER_IE">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled (Default on reset)."/>
      </BitField>
      <BitField start="2" size="1" name="ALM_IE">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="DAY_IE">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="4" size="1" name="HOUR_IE">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="MIN_IE">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="IE_1HZ">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="IE_2HZ">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="8" size="1" name="IE_4HZ">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="9" size="1" name="IE_8HZ">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="10" size="1" name="IE_16HZ">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="11" size="1" name="IE_32HZ">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="12" size="1" name="IE_64HZ">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="13" size="1" name="IE_128HZ">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="14" size="1" name="IE_256HZ">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="15" size="1" name="IE_512HZ">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x20" size="2" name="RTC_GP_DATA_REG" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="GP_DATA_REG"/>
    </Register>
    <Register start="+0x22" size="2" name="RTC_DST_HOUR" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="5" name="DST_END_HOUR"/>
      <BitField start="8" size="5" name="DST_START_HOUR"/>
    </Register>
    <Register start="+0x24" size="2" name="RTC_DST_MONTH" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="DST_END_MONTH"/>
      <BitField start="8" size="4" name="DST_START_MONTH"/>
    </Register>
    <Register start="+0x26" size="2" name="RTC_DST_DAY" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="5" name="DST_END_DAY"/>
      <BitField start="8" size="5" name="DST_START_DAY"/>
    </Register>
    <Register start="+0x28" size="2" name="RTC_COMPEN" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPEN_VAL"/>
    </Register>
    <Register start="+0x2C" size="2" name="RTC_TAMPER_DIRECTION" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="A_P_TAMP"/>
      <BitField start="8" size="4" name="I_O_TAMP"/>
    </Register>
    <Register start="+0x2E" size="2" name="RTC_TAMPER_QSCR" access="Read/Write" reset_value="0x2" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="Q_FULL"/>
      <BitField start="1" size="1" name="Q_FULL_INT_EN"/>
      <BitField start="2" size="1" name="Q_CLEAR"/>
      <BitField start="8" size="3" name="LFSR_CLK_SEL"/>
      <BitField start="12" size="4" name="LFSR_DURATION"/>
    </Register>
    <Register start="+0x32" size="2" name="RTC_TAMPER_SCR" access="Read/Write" reset_value="0x80F" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="TMPR_EN"/>
      <BitField start="8" size="4" name="TMPR_STS"/>
    </Register>
    <Register start="+0x34" size="2" name="RTC_FILTER01_CFG" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="FIL_DUR1">
        <Enum name="0" start="0b0" description="Filtering operation disabled."/>
      </BitField>
      <BitField start="4" size="3" name="CLK_SEL1">
        <Enum name="000" start="0b000" description="32 kHz clock"/>
        <Enum name="001" start="0b001" description="512 Hz clock"/>
        <Enum name="010" start="0b010" description="128 Hz clock"/>
        <Enum name="011" start="0b011" description="64 Hz clock"/>
        <Enum name="100" start="0b100" description="16 Hz clock"/>
        <Enum name="101" start="0b101" description="8 Hz clock"/>
        <Enum name="110" start="0b110" description="4 Hz clock"/>
        <Enum name="111" start="0b111" description="2 Hz clock"/>
      </BitField>
      <BitField start="7" size="1" name="POL1">
        <Enum name="0" start="0b0" description="Tamper detect input bit 1 is active high."/>
        <Enum name="1" start="0b1" description="Tamper detect input bit 1 is active low."/>
      </BitField>
      <BitField start="8" size="4" name="FIL_DUR0">
        <Enum name="0" start="0b0" description="Filtering operation disabled."/>
      </BitField>
      <BitField start="12" size="3" name="CLK_SEL0">
        <Enum name="000" start="0b000" description="32 kHz clock"/>
        <Enum name="001" start="0b001" description="512 Hz clock"/>
        <Enum name="010" start="0b010" description="128 Hz clock"/>
        <Enum name="011" start="0b011" description="64 Hz clock"/>
        <Enum name="100" start="0b100" description="16 Hz clock"/>
        <Enum name="101" start="0b101" description="8 Hz clock"/>
        <Enum name="110" start="0b110" description="4 Hz clock"/>
        <Enum name="111" start="0b111" description="2 Hz clock"/>
      </BitField>
      <BitField start="15" size="1" name="POL0">
        <Enum name="0" start="0b0" description="Tamper detect input bit 0 is active high."/>
        <Enum name="1" start="0b1" description="Tamper detect input bit 0 is active low."/>
      </BitField>
    </Register>
    <Register start="+0x36" size="2" name="RTC_FILTER2_CFG" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="8" size="4" name="FIL_DUR2">
        <Enum name="0" start="0b0" description="Filtering operation disabled."/>
      </BitField>
      <BitField start="12" size="3" name="CLK_SEL2">
        <Enum name="000" start="0b000" description="32 kHz clock"/>
        <Enum name="001" start="0b001" description="512 Hz clock"/>
        <Enum name="010" start="0b010" description="128 Hz clock"/>
        <Enum name="011" start="0b011" description="64 Hz clock"/>
        <Enum name="100" start="0b100" description="16 Hz clock"/>
        <Enum name="101" start="0b101" description="8 Hz clock"/>
        <Enum name="110" start="0b110" description="4 Hz clock"/>
        <Enum name="111" start="0b111" description="2 Hz clock"/>
      </BitField>
      <BitField start="15" size="1" name="POL2">
        <Enum name="0" start="0b0" description="Tamper detect input bit 2 is active high."/>
        <Enum name="1" start="0b1" description="Tamper detect input bit 2 is active low."/>
      </BitField>
    </Register>
    <Register start="+0x40" size="2" name="RTC_TAMPER_QUEUE" access="ReadOnly" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TAMPER_DATA"/>
    </Register>
    <Register start="+0x42" size="2" name="RTC_CTRL2" access="Read/Write" reset_value="0x80" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="TAMP_CFG_OVER">
        <Enum name="0" start="0b0" description="Tamper filter processing disabled."/>
        <Enum name="1" start="0b1" description="Tamper filter processing enabled."/>
      </BitField>
      <BitField start="5" size="2" name="WAKEUP_STATUS">
        <Enum name="00" start="0b00" description="The wakeup/hibernation pin is in HiZ mode."/>
        <Enum name="01" start="0b01" description="The wakeup/hibernation pin is at logic 0. MCU is in sleep mode."/>
        <Enum name="10" start="0b10" description="The wakeup/ hibernation pin is at logic 1. MCU is in sleep mode."/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="7" size="1" name="WAKEUP_MODE">
        <Enum name="0" start="0b0" description="Tamper pin 0 is used as the tamper pin."/>
        <Enum name="1" start="0b1" description="Tamper pin 0 is used as a wakeup/hibernation pin."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WDOG" start="0x40053000">
    <Register start="+0" size="2" name="WDOG_STCTRLH" access="Read/Write" reset_value="0x1D1" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="WDOGEN">
        <Enum name="0" start="0b0" description="WDOG is disabled."/>
        <Enum name="1" start="0b1" description="WDOG is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="CLKSRC">
        <Enum name="0" start="0b0" description="WDOG clock sourced from LPO ."/>
        <Enum name="1" start="0b1" description="WDOG clock sourced from alternate clock source."/>
      </BitField>
      <BitField start="2" size="1" name="IRQRSTEN">
        <Enum name="0" start="0b0" description="WDOG time-out generates reset only."/>
        <Enum name="1" start="0b1" description="WDOG time-out initially generates an interrupt. After WCT, it generates a reset."/>
      </BitField>
      <BitField start="3" size="1" name="WINEN">
        <Enum name="0" start="0b0" description="Windowing mode is disabled."/>
        <Enum name="1" start="0b1" description="Windowing mode is enabled."/>
      </BitField>
      <BitField start="4" size="1" name="ALLOWUPDATE">
        <Enum name="0" start="0b0" description="No further updates allowed to WDOG write-once registers."/>
        <Enum name="1" start="0b1" description="WDOG write-once registers can be unlocked for updating."/>
      </BitField>
      <BitField start="5" size="1" name="DBGEN">
        <Enum name="0" start="0b0" description="WDOG is disabled in CPU Debug mode."/>
        <Enum name="1" start="0b1" description="WDOG is enabled in CPU Debug mode."/>
      </BitField>
      <BitField start="6" size="1" name="STOPEN">
        <Enum name="0" start="0b0" description="WDOG is disabled in CPU Stop mode."/>
        <Enum name="1" start="0b1" description="WDOG is enabled in CPU Stop mode."/>
      </BitField>
      <BitField start="10" size="1" name="TESTWDOG"/>
      <BitField start="11" size="1" name="TESTSEL">
        <Enum name="0" start="0b0" description="Quick test. The timer runs in normal operation. You can load a small time-out value to do a quick test."/>
        <Enum name="1" start="0b1" description="Byte test. Puts the timer in the byte test mode where individual bytes of the timer are enabled for operation and are compared for time-out against the corresponding byte of the programmed time-out value. Select the byte through BYTESEL[1:0] for testing."/>
      </BitField>
      <BitField start="12" size="2" name="BYTESEL">
        <Enum name="00" start="0b00" description="Byte 0 selected"/>
        <Enum name="01" start="0b01" description="Byte 1 selected"/>
        <Enum name="10" start="0b10" description="Byte 2 selected"/>
        <Enum name="11" start="0b11" description="Byte 3 selected"/>
      </BitField>
      <BitField start="14" size="1" name="DISTESTWDOG">
        <Enum name="0" start="0b0" description="WDOG functional test mode is not disabled."/>
        <Enum name="1" start="0b1" description="WDOG functional test mode is disabled permanently until reset."/>
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="WDOG_STCTRLL" access="Read/Write" reset_value="0x1" reset_mask="0xFFFF">
      <BitField start="15" size="1" name="INTFLG"/>
    </Register>
    <Register start="+0x4" size="2" name="WDOG_TOVALH" access="Read/Write" reset_value="0x4C" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TOVALHIGH"/>
    </Register>
    <Register start="+0x6" size="2" name="WDOG_TOVALL" access="Read/Write" reset_value="0x4B40" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TOVALLOW"/>
    </Register>
    <Register start="+0x8" size="2" name="WDOG_WINH" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WINHIGH"/>
    </Register>
    <Register start="+0xA" size="2" name="WDOG_WINL" access="Read/Write" reset_value="0x10" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WINLOW"/>
    </Register>
    <Register start="+0xC" size="2" name="WDOG_REFRESH" access="Read/Write" reset_value="0xB480" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WDOGREFRESH"/>
    </Register>
    <Register start="+0xE" size="2" name="WDOG_UNLOCK" access="Read/Write" reset_value="0xD928" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WDOGUNLOCK"/>
    </Register>
    <Register start="+0x10" size="2" name="WDOG_TMROUTH" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TIMEROUTHIGH"/>
    </Register>
    <Register start="+0x12" size="2" name="WDOG_TMROUTL" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TIMEROUTLOW"/>
    </Register>
    <Register start="+0x14" size="2" name="WDOG_RSTCNT" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="RSTCNT"/>
    </Register>
    <Register start="+0x16" size="2" name="WDOG_PRESC" access="Read/Write" reset_value="0x400" reset_mask="0xFFFF">
      <BitField start="8" size="3" name="PRESCVAL"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="XBAR" start="0x40055000">
    <Register start="+0" size="2" name="XBAR_SEL0" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL0"/>
      <BitField start="8" size="6" name="SEL1"/>
    </Register>
    <Register start="+0x2" size="2" name="XBAR_SEL1" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL2"/>
      <BitField start="8" size="6" name="SEL3"/>
    </Register>
    <Register start="+0x4" size="2" name="XBAR_SEL2" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL4"/>
      <BitField start="8" size="6" name="SEL5"/>
    </Register>
    <Register start="+0x6" size="2" name="XBAR_SEL3" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL6"/>
      <BitField start="8" size="6" name="SEL7"/>
    </Register>
    <Register start="+0x8" size="2" name="XBAR_SEL4" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL8"/>
      <BitField start="8" size="6" name="SEL9"/>
    </Register>
    <Register start="+0xA" size="2" name="XBAR_SEL5" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL10"/>
      <BitField start="8" size="6" name="SEL11"/>
    </Register>
    <Register start="+0xC" size="2" name="XBAR_SEL6" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL12"/>
      <BitField start="8" size="6" name="SEL13"/>
    </Register>
    <Register start="+0xE" size="2" name="XBAR_SEL7" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL14"/>
      <BitField start="8" size="6" name="SEL15"/>
    </Register>
    <Register start="+0x10" size="2" name="XBAR_SEL8" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL16"/>
      <BitField start="8" size="6" name="SEL17"/>
    </Register>
    <Register start="+0x12" size="2" name="XBAR_SEL9" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL18"/>
      <BitField start="8" size="6" name="SEL19"/>
    </Register>
    <Register start="+0x14" size="2" name="XBAR_SEL10" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="5" name="SEL20"/>
      <BitField start="8" size="5" name="SEL21"/>
    </Register>
    <Register start="+0x16" size="2" name="XBAR_SEL11" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL22"/>
      <BitField start="8" size="6" name="SEL23"/>
    </Register>
    <Register start="+0x18" size="2" name="XBAR_SEL12" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="5" name="SEL24"/>
      <BitField start="8" size="5" name="SEL25"/>
    </Register>
    <Register start="+0x1A" size="2" name="XBAR_SEL13" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL26"/>
      <BitField start="8" size="6" name="SEL27"/>
    </Register>
    <Register start="+0x1C" size="2" name="XBAR_SEL14" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL28"/>
      <BitField start="8" size="6" name="SEL29"/>
    </Register>
    <Register start="+0x1E" size="2" name="XBAR_SEL15" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="5" name="SEL30"/>
      <BitField start="8" size="5" name="SEL31"/>
    </Register>
    <Register start="+0x20" size="2" name="XBAR_SEL16" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="SEL32"/>
    </Register>
    <Register start="+0x22" size="2" name="XBAR_CTRL0" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="DEN0">
        <Enum name="0" start="0b0" description="DMA disabled"/>
        <Enum name="1" start="0b1" description="DMA enabled"/>
      </BitField>
      <BitField start="1" size="1" name="IEN0">
        <Enum name="0" start="0b0" description="Interrupt disabled"/>
        <Enum name="1" start="0b1" description="Interrupt enabled"/>
      </BitField>
      <BitField start="2" size="2" name="EDGE0">
        <Enum name="00" start="0b00" description="STS0 never asserts"/>
        <Enum name="01" start="0b01" description="STS0 asserts on rising edges of XBAR_OUT0"/>
        <Enum name="10" start="0b10" description="STS0 asserts on falling edges of XBAR_OUT0"/>
        <Enum name="11" start="0b11" description="STS0 asserts on rising and falling edges of XBAR_OUT0"/>
      </BitField>
      <BitField start="4" size="1" name="STS0">
        <Enum name="0" start="0b0" description="Active edge not yet detected on XBAR_OUT0"/>
        <Enum name="1" start="0b1" description="Active edge detected on XBAR_OUT0"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TMR0" start="0x40057000">
    <Register start="+0" size="2" name="TMR0_COMP1" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARISON_1"/>
    </Register>
    <Register start="+0x2" size="2" name="TMR0_COMP2" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARISON_2"/>
    </Register>
    <Register start="+0x4" size="2" name="TMR0_CAPT" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTURE"/>
    </Register>
    <Register start="+0x6" size="2" name="TMR0_LOAD" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="LOAD"/>
    </Register>
    <Register start="+0x8" size="2" name="TMR0_HOLD" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="HOLD"/>
    </Register>
    <Register start="+0xA" size="2" name="TMR0_CNTR" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COUNTER"/>
    </Register>
    <Register start="+0xC" size="2" name="TMR0_CTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="3" name="OUTMODE">
        <Enum name="000" start="0b000" description="Asserted while counter is active"/>
        <Enum name="001" start="0b001" description="Clear OFLAG output on successful compare"/>
        <Enum name="010" start="0b010" description="Set OFLAG output on successful compare"/>
        <Enum name="011" start="0b011" description="Toggle OFLAG output on successful compare"/>
        <Enum name="100" start="0b100" description="Toggle OFLAG output using alternating compare registers"/>
        <Enum name="101" start="0b101" description="Set on compare, cleared on secondary source input edge"/>
        <Enum name="110" start="0b110" description="Set on compare, cleared on counter rollover"/>
        <Enum name="111" start="0b111" description="Enable gated clock output while counter is active"/>
      </BitField>
      <BitField start="3" size="1" name="COINIT">
        <Enum name="0" start="0b0" description="Co-channel counter/timers cannot force a re-initialization of this counter/timer"/>
        <Enum name="1" start="0b1" description="Co-channel counter/timers may force a re-initialization of this counter/timer"/>
      </BitField>
      <BitField start="4" size="1" name="DIR">
        <Enum name="0" start="0b0" description="Count up."/>
        <Enum name="1" start="0b1" description="Count down."/>
      </BitField>
      <BitField start="5" size="1" name="LENGTH">
        <Enum name="0" start="0b0" description="Roll over."/>
        <Enum name="1" start="0b1" description="Count until compare, then re-initialize. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, alternating values of COMP1 and COMP2 are used to generate successful comparisons. For example, the counter counts until a COMP1 value is reached, re-initializes, counts until COMP2 value is reached, re-initializes, counts until COMP1 value is reached, and so on."/>
      </BitField>
      <BitField start="6" size="1" name="ONCE">
        <Enum name="0" start="0b0" description="Count repeatedly."/>
        <Enum name="1" start="0b1" description="Count until compare and then stop. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, the counter re-initializes after reaching the COMP1 value, continues to count to the COMP2 value, and then stops."/>
      </BitField>
      <BitField start="7" size="2" name="SCS">
        <Enum name="00" start="0b00" description="Counter 0 input pin"/>
        <Enum name="01" start="0b01" description="Counter 1 input pin"/>
        <Enum name="10" start="0b10" description="Counter 2 input pin"/>
        <Enum name="11" start="0b11" description="Counter 3 input pin"/>
      </BitField>
      <BitField start="9" size="4" name="PCS">
        <Enum name="0000" start="0b0000" description="Counter 0 input pin"/>
        <Enum name="0001" start="0b0001" description="Counter 1 input pin"/>
        <Enum name="0010" start="0b0010" description="Counter 2 input pin"/>
        <Enum name="0011" start="0b0011" description="Counter 3 input pin"/>
        <Enum name="0100" start="0b0100" description="Counter 0 output"/>
        <Enum name="0101" start="0b0101" description="Counter 1 output"/>
        <Enum name="0110" start="0b0110" description="Counter 2 output"/>
        <Enum name="0111" start="0b0111" description="Counter 3 output"/>
        <Enum name="1000" start="0b1000" description="IP bus clock divide by 1 prescaler"/>
        <Enum name="1001" start="0b1001" description="IP bus clock divide by 2 prescaler"/>
        <Enum name="1010" start="0b1010" description="IP bus clock divide by 4 prescaler"/>
        <Enum name="1011" start="0b1011" description="IP bus clock divide by 8 prescaler"/>
        <Enum name="1100" start="0b1100" description="IP bus clock divide by 16 prescaler"/>
        <Enum name="1101" start="0b1101" description="IP bus clock divide by 32 prescaler"/>
        <Enum name="1110" start="0b1110" description="IP bus clock divide by 64 prescaler"/>
        <Enum name="1111" start="0b1111" description="IP bus clock divide by 128 prescaler"/>
      </BitField>
      <BitField start="13" size="3" name="CM">
        <Enum name="000" start="0b000" description="No operation"/>
        <Enum name="001" start="0b001" description="Count rising edges of primary sourceRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1. If the primary count source is IP bus clock divide by 1, only rising edges are counted regardless of the value of SCTRL[IPS]."/>
        <Enum name="010" start="0b010" description="Count rising and falling edges of primary sourceIP bus clock divide by 1 cannot be used as a primary count source in edge count mode."/>
        <Enum name="011" start="0b011" description="Count rising edges of primary source while secondary input high active"/>
        <Enum name="100" start="0b100" description="Quadrature count mode, uses primary and secondary sources"/>
        <Enum name="101" start="0b101" description="Count rising edges of primary source; secondary source specifies directionRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1."/>
        <Enum name="110" start="0b110" description="Edge of secondary source triggers primary count until compare"/>
        <Enum name="111" start="0b111" description="Cascaded counter mode (up/down)The primary count source must be set to one of the counter outputs."/>
      </BitField>
    </Register>
    <Register start="+0xE" size="2" name="TMR0_SCTRL" access="Read/Write" reset_value="0x100" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="OEN">
        <Enum name="0" start="0b0" description="The external pin is configured as an input."/>
        <Enum name="1" start="0b1" description="The OFLAG output signal is driven on the external pin. Other timer groups using this external pin as their input see the driven value. The polarity of the signal is determined by OPS."/>
      </BitField>
      <BitField start="1" size="1" name="OPS">
        <Enum name="0" start="0b0" description="True polarity."/>
        <Enum name="1" start="0b1" description="Inverted polarity."/>
      </BitField>
      <BitField start="2" size="1" name="FORCE"/>
      <BitField start="3" size="1" name="VAL"/>
      <BitField start="4" size="1" name="EEOF"/>
      <BitField start="5" size="1" name="MSTR"/>
      <BitField start="6" size="2" name="CAPTURE_MODE">
        <Enum name="00" start="0b00" description="Capture function is disabled"/>
        <Enum name="01" start="0b01" description="Load capture register on rising edge (when IPS=0) or falling edge (when IPS=1) of input"/>
        <Enum name="10" start="0b10" description="Load capture register on falling edge (when IPS=0) or rising edge (when IPS=1) of input"/>
        <Enum name="11" start="0b11" description="Load capture register on both edges of input"/>
      </BitField>
      <BitField start="8" size="1" name="INPUT"/>
      <BitField start="9" size="1" name="IPS"/>
      <BitField start="10" size="1" name="IEFIE"/>
      <BitField start="11" size="1" name="IEF"/>
      <BitField start="12" size="1" name="TOFIE"/>
      <BitField start="13" size="1" name="TOF"/>
      <BitField start="14" size="1" name="TCFIE"/>
      <BitField start="15" size="1" name="TCF"/>
    </Register>
    <Register start="+0x10" size="2" name="TMR0_CMPLD1" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARATOR_LOAD_1"/>
    </Register>
    <Register start="+0x12" size="2" name="TMR0_CMPLD2" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARATOR_LOAD_2"/>
    </Register>
    <Register start="+0x14" size="2" name="TMR0_CSCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="CL1">
        <Enum name="00" start="0b00" description="Never preload"/>
        <Enum name="01" start="0b01" description="Load upon successful compare with the value in COMP1"/>
        <Enum name="10" start="0b10" description="Load upon successful compare with the value in COMP2"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="2" size="2" name="CL2">
        <Enum name="00" start="0b00" description="Never preload"/>
        <Enum name="01" start="0b01" description="Load upon successful compare with the value in COMP1"/>
        <Enum name="10" start="0b10" description="Load upon successful compare with the value in COMP2"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="4" size="1" name="TCF1"/>
      <BitField start="5" size="1" name="TCF2"/>
      <BitField start="6" size="1" name="TCF1EN"/>
      <BitField start="7" size="1" name="TCF2EN"/>
      <BitField start="9" size="1" name="UP">
        <Enum name="0" start="0b0" description="The last count was in the DOWN direction."/>
        <Enum name="1" start="0b1" description="The last count was in the UP direction."/>
      </BitField>
      <BitField start="10" size="1" name="TCI">
        <Enum name="0" start="0b0" description="Stop counter upon receiving a second trigger event while still counting from the first trigger event."/>
        <Enum name="1" start="0b1" description="Reload the counter upon receiving a second trigger event while still counting from the first trigger event."/>
      </BitField>
      <BitField start="11" size="1" name="ROC">
        <Enum name="0" start="0b0" description="Do not reload the counter on a capture event."/>
        <Enum name="1" start="0b1" description="Reload the counter on a capture event."/>
      </BitField>
      <BitField start="12" size="1" name="ALT_LOAD">
        <Enum name="0" start="0b0" description="Counter can be re-initialized only with the LOAD register."/>
        <Enum name="1" start="0b1" description="Counter can be re-initialized with the LOAD or CMPLD2 registers depending on count direction."/>
      </BitField>
      <BitField start="13" size="1" name="FAULT">
        <Enum name="0" start="0b0" description="Fault function disabled."/>
        <Enum name="1" start="0b1" description="Fault function enabled."/>
      </BitField>
      <BitField start="14" size="2" name="DBG_EN">
        <Enum name="00" start="0b00" description="Continue with normal operation during debug mode. (default)"/>
        <Enum name="01" start="0b01" description="Halt TMR counter during debug mode."/>
        <Enum name="10" start="0b10" description="Force TMR output to logic 0 (prior to consideration of SCTRL[OPS])."/>
        <Enum name="11" start="0b11" description="Both halt counter and force output to 0 during debug mode."/>
      </BitField>
    </Register>
    <Register start="+0x16" size="2" name="TMR0_FILT" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="FILT_PER"/>
      <BitField start="8" size="3" name="FILT_CNT"/>
    </Register>
    <Register start="+0x1E" size="2" name="TMR0_ENBL" access="Read/Write" reset_value="0xF" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="ENBL">
        <Enum name="0" start="0b0" description="Timer channel is disabled."/>
        <Enum name="1" start="0b1" description="Timer channel is enabled. (default)"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TMR1" start="0x40058000">
    <Register start="+0" size="2" name="TMR1_COMP1" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARISON_1"/>
    </Register>
    <Register start="+0x2" size="2" name="TMR1_COMP2" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARISON_2"/>
    </Register>
    <Register start="+0x4" size="2" name="TMR1_CAPT" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTURE"/>
    </Register>
    <Register start="+0x6" size="2" name="TMR1_LOAD" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="LOAD"/>
    </Register>
    <Register start="+0x8" size="2" name="TMR1_HOLD" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="HOLD"/>
    </Register>
    <Register start="+0xA" size="2" name="TMR1_CNTR" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COUNTER"/>
    </Register>
    <Register start="+0xC" size="2" name="TMR1_CTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="3" name="OUTMODE">
        <Enum name="000" start="0b000" description="Asserted while counter is active"/>
        <Enum name="001" start="0b001" description="Clear OFLAG output on successful compare"/>
        <Enum name="010" start="0b010" description="Set OFLAG output on successful compare"/>
        <Enum name="011" start="0b011" description="Toggle OFLAG output on successful compare"/>
        <Enum name="100" start="0b100" description="Toggle OFLAG output using alternating compare registers"/>
        <Enum name="101" start="0b101" description="Set on compare, cleared on secondary source input edge"/>
        <Enum name="110" start="0b110" description="Set on compare, cleared on counter rollover"/>
        <Enum name="111" start="0b111" description="Enable gated clock output while counter is active"/>
      </BitField>
      <BitField start="3" size="1" name="COINIT">
        <Enum name="0" start="0b0" description="Co-channel counter/timers cannot force a re-initialization of this counter/timer"/>
        <Enum name="1" start="0b1" description="Co-channel counter/timers may force a re-initialization of this counter/timer"/>
      </BitField>
      <BitField start="4" size="1" name="DIR">
        <Enum name="0" start="0b0" description="Count up."/>
        <Enum name="1" start="0b1" description="Count down."/>
      </BitField>
      <BitField start="5" size="1" name="LENGTH">
        <Enum name="0" start="0b0" description="Roll over."/>
        <Enum name="1" start="0b1" description="Count until compare, then re-initialize. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, alternating values of COMP1 and COMP2 are used to generate successful comparisons. For example, the counter counts until a COMP1 value is reached, re-initializes, counts until COMP2 value is reached, re-initializes, counts until COMP1 value is reached, and so on."/>
      </BitField>
      <BitField start="6" size="1" name="ONCE">
        <Enum name="0" start="0b0" description="Count repeatedly."/>
        <Enum name="1" start="0b1" description="Count until compare and then stop. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, the counter re-initializes after reaching the COMP1 value, continues to count to the COMP2 value, and then stops."/>
      </BitField>
      <BitField start="7" size="2" name="SCS">
        <Enum name="00" start="0b00" description="Counter 0 input pin"/>
        <Enum name="01" start="0b01" description="Counter 1 input pin"/>
        <Enum name="10" start="0b10" description="Counter 2 input pin"/>
        <Enum name="11" start="0b11" description="Counter 3 input pin"/>
      </BitField>
      <BitField start="9" size="4" name="PCS">
        <Enum name="0000" start="0b0000" description="Counter 0 input pin"/>
        <Enum name="0001" start="0b0001" description="Counter 1 input pin"/>
        <Enum name="0010" start="0b0010" description="Counter 2 input pin"/>
        <Enum name="0011" start="0b0011" description="Counter 3 input pin"/>
        <Enum name="0100" start="0b0100" description="Counter 0 output"/>
        <Enum name="0101" start="0b0101" description="Counter 1 output"/>
        <Enum name="0110" start="0b0110" description="Counter 2 output"/>
        <Enum name="0111" start="0b0111" description="Counter 3 output"/>
        <Enum name="1000" start="0b1000" description="IP bus clock divide by 1 prescaler"/>
        <Enum name="1001" start="0b1001" description="IP bus clock divide by 2 prescaler"/>
        <Enum name="1010" start="0b1010" description="IP bus clock divide by 4 prescaler"/>
        <Enum name="1011" start="0b1011" description="IP bus clock divide by 8 prescaler"/>
        <Enum name="1100" start="0b1100" description="IP bus clock divide by 16 prescaler"/>
        <Enum name="1101" start="0b1101" description="IP bus clock divide by 32 prescaler"/>
        <Enum name="1110" start="0b1110" description="IP bus clock divide by 64 prescaler"/>
        <Enum name="1111" start="0b1111" description="IP bus clock divide by 128 prescaler"/>
      </BitField>
      <BitField start="13" size="3" name="CM">
        <Enum name="000" start="0b000" description="No operation"/>
        <Enum name="001" start="0b001" description="Count rising edges of primary sourceRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1. If the primary count source is IP bus clock divide by 1, only rising edges are counted regardless of the value of SCTRL[IPS]."/>
        <Enum name="010" start="0b010" description="Count rising and falling edges of primary sourceIP bus clock divide by 1 cannot be used as a primary count source in edge count mode."/>
        <Enum name="011" start="0b011" description="Count rising edges of primary source while secondary input high active"/>
        <Enum name="100" start="0b100" description="Quadrature count mode, uses primary and secondary sources"/>
        <Enum name="101" start="0b101" description="Count rising edges of primary source; secondary source specifies directionRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1."/>
        <Enum name="110" start="0b110" description="Edge of secondary source triggers primary count until compare"/>
        <Enum name="111" start="0b111" description="Cascaded counter mode (up/down)The primary count source must be set to one of the counter outputs."/>
      </BitField>
    </Register>
    <Register start="+0xE" size="2" name="TMR1_SCTRL" access="Read/Write" reset_value="0x100" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="OEN">
        <Enum name="0" start="0b0" description="The external pin is configured as an input."/>
        <Enum name="1" start="0b1" description="The OFLAG output signal is driven on the external pin. Other timer groups using this external pin as their input see the driven value. The polarity of the signal is determined by OPS."/>
      </BitField>
      <BitField start="1" size="1" name="OPS">
        <Enum name="0" start="0b0" description="True polarity."/>
        <Enum name="1" start="0b1" description="Inverted polarity."/>
      </BitField>
      <BitField start="2" size="1" name="FORCE"/>
      <BitField start="3" size="1" name="VAL"/>
      <BitField start="4" size="1" name="EEOF"/>
      <BitField start="5" size="1" name="MSTR"/>
      <BitField start="6" size="2" name="CAPTURE_MODE">
        <Enum name="00" start="0b00" description="Capture function is disabled"/>
        <Enum name="01" start="0b01" description="Load capture register on rising edge (when IPS=0) or falling edge (when IPS=1) of input"/>
        <Enum name="10" start="0b10" description="Load capture register on falling edge (when IPS=0) or rising edge (when IPS=1) of input"/>
        <Enum name="11" start="0b11" description="Load capture register on both edges of input"/>
      </BitField>
      <BitField start="8" size="1" name="INPUT"/>
      <BitField start="9" size="1" name="IPS"/>
      <BitField start="10" size="1" name="IEFIE"/>
      <BitField start="11" size="1" name="IEF"/>
      <BitField start="12" size="1" name="TOFIE"/>
      <BitField start="13" size="1" name="TOF"/>
      <BitField start="14" size="1" name="TCFIE"/>
      <BitField start="15" size="1" name="TCF"/>
    </Register>
    <Register start="+0x10" size="2" name="TMR1_CMPLD1" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARATOR_LOAD_1"/>
    </Register>
    <Register start="+0x12" size="2" name="TMR1_CMPLD2" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARATOR_LOAD_2"/>
    </Register>
    <Register start="+0x14" size="2" name="TMR1_CSCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="CL1">
        <Enum name="00" start="0b00" description="Never preload"/>
        <Enum name="01" start="0b01" description="Load upon successful compare with the value in COMP1"/>
        <Enum name="10" start="0b10" description="Load upon successful compare with the value in COMP2"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="2" size="2" name="CL2">
        <Enum name="00" start="0b00" description="Never preload"/>
        <Enum name="01" start="0b01" description="Load upon successful compare with the value in COMP1"/>
        <Enum name="10" start="0b10" description="Load upon successful compare with the value in COMP2"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="4" size="1" name="TCF1"/>
      <BitField start="5" size="1" name="TCF2"/>
      <BitField start="6" size="1" name="TCF1EN"/>
      <BitField start="7" size="1" name="TCF2EN"/>
      <BitField start="9" size="1" name="UP">
        <Enum name="0" start="0b0" description="The last count was in the DOWN direction."/>
        <Enum name="1" start="0b1" description="The last count was in the UP direction."/>
      </BitField>
      <BitField start="10" size="1" name="TCI">
        <Enum name="0" start="0b0" description="Stop counter upon receiving a second trigger event while still counting from the first trigger event."/>
        <Enum name="1" start="0b1" description="Reload the counter upon receiving a second trigger event while still counting from the first trigger event."/>
      </BitField>
      <BitField start="11" size="1" name="ROC">
        <Enum name="0" start="0b0" description="Do not reload the counter on a capture event."/>
        <Enum name="1" start="0b1" description="Reload the counter on a capture event."/>
      </BitField>
      <BitField start="12" size="1" name="ALT_LOAD">
        <Enum name="0" start="0b0" description="Counter can be re-initialized only with the LOAD register."/>
        <Enum name="1" start="0b1" description="Counter can be re-initialized with the LOAD or CMPLD2 registers depending on count direction."/>
      </BitField>
      <BitField start="13" size="1" name="FAULT">
        <Enum name="0" start="0b0" description="Fault function disabled."/>
        <Enum name="1" start="0b1" description="Fault function enabled."/>
      </BitField>
      <BitField start="14" size="2" name="DBG_EN">
        <Enum name="00" start="0b00" description="Continue with normal operation during debug mode. (default)"/>
        <Enum name="01" start="0b01" description="Halt TMR counter during debug mode."/>
        <Enum name="10" start="0b10" description="Force TMR output to logic 0 (prior to consideration of SCTRL[OPS])."/>
        <Enum name="11" start="0b11" description="Both halt counter and force output to 0 during debug mode."/>
      </BitField>
    </Register>
    <Register start="+0x16" size="2" name="TMR1_FILT" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="FILT_PER"/>
      <BitField start="8" size="3" name="FILT_CNT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TMR2" start="0x40059000">
    <Register start="+0" size="2" name="TMR2_COMP1" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARISON_1"/>
    </Register>
    <Register start="+0x2" size="2" name="TMR2_COMP2" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARISON_2"/>
    </Register>
    <Register start="+0x4" size="2" name="TMR2_CAPT" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTURE"/>
    </Register>
    <Register start="+0x6" size="2" name="TMR2_LOAD" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="LOAD"/>
    </Register>
    <Register start="+0x8" size="2" name="TMR2_HOLD" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="HOLD"/>
    </Register>
    <Register start="+0xA" size="2" name="TMR2_CNTR" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COUNTER"/>
    </Register>
    <Register start="+0xC" size="2" name="TMR2_CTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="3" name="OUTMODE">
        <Enum name="000" start="0b000" description="Asserted while counter is active"/>
        <Enum name="001" start="0b001" description="Clear OFLAG output on successful compare"/>
        <Enum name="010" start="0b010" description="Set OFLAG output on successful compare"/>
        <Enum name="011" start="0b011" description="Toggle OFLAG output on successful compare"/>
        <Enum name="100" start="0b100" description="Toggle OFLAG output using alternating compare registers"/>
        <Enum name="101" start="0b101" description="Set on compare, cleared on secondary source input edge"/>
        <Enum name="110" start="0b110" description="Set on compare, cleared on counter rollover"/>
        <Enum name="111" start="0b111" description="Enable gated clock output while counter is active"/>
      </BitField>
      <BitField start="3" size="1" name="COINIT">
        <Enum name="0" start="0b0" description="Co-channel counter/timers cannot force a re-initialization of this counter/timer"/>
        <Enum name="1" start="0b1" description="Co-channel counter/timers may force a re-initialization of this counter/timer"/>
      </BitField>
      <BitField start="4" size="1" name="DIR">
        <Enum name="0" start="0b0" description="Count up."/>
        <Enum name="1" start="0b1" description="Count down."/>
      </BitField>
      <BitField start="5" size="1" name="LENGTH">
        <Enum name="0" start="0b0" description="Roll over."/>
        <Enum name="1" start="0b1" description="Count until compare, then re-initialize. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, alternating values of COMP1 and COMP2 are used to generate successful comparisons. For example, the counter counts until a COMP1 value is reached, re-initializes, counts until COMP2 value is reached, re-initializes, counts until COMP1 value is reached, and so on."/>
      </BitField>
      <BitField start="6" size="1" name="ONCE">
        <Enum name="0" start="0b0" description="Count repeatedly."/>
        <Enum name="1" start="0b1" description="Count until compare and then stop. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, the counter re-initializes after reaching the COMP1 value, continues to count to the COMP2 value, and then stops."/>
      </BitField>
      <BitField start="7" size="2" name="SCS">
        <Enum name="00" start="0b00" description="Counter 0 input pin"/>
        <Enum name="01" start="0b01" description="Counter 1 input pin"/>
        <Enum name="10" start="0b10" description="Counter 2 input pin"/>
        <Enum name="11" start="0b11" description="Counter 3 input pin"/>
      </BitField>
      <BitField start="9" size="4" name="PCS">
        <Enum name="0000" start="0b0000" description="Counter 0 input pin"/>
        <Enum name="0001" start="0b0001" description="Counter 1 input pin"/>
        <Enum name="0010" start="0b0010" description="Counter 2 input pin"/>
        <Enum name="0011" start="0b0011" description="Counter 3 input pin"/>
        <Enum name="0100" start="0b0100" description="Counter 0 output"/>
        <Enum name="0101" start="0b0101" description="Counter 1 output"/>
        <Enum name="0110" start="0b0110" description="Counter 2 output"/>
        <Enum name="0111" start="0b0111" description="Counter 3 output"/>
        <Enum name="1000" start="0b1000" description="IP bus clock divide by 1 prescaler"/>
        <Enum name="1001" start="0b1001" description="IP bus clock divide by 2 prescaler"/>
        <Enum name="1010" start="0b1010" description="IP bus clock divide by 4 prescaler"/>
        <Enum name="1011" start="0b1011" description="IP bus clock divide by 8 prescaler"/>
        <Enum name="1100" start="0b1100" description="IP bus clock divide by 16 prescaler"/>
        <Enum name="1101" start="0b1101" description="IP bus clock divide by 32 prescaler"/>
        <Enum name="1110" start="0b1110" description="IP bus clock divide by 64 prescaler"/>
        <Enum name="1111" start="0b1111" description="IP bus clock divide by 128 prescaler"/>
      </BitField>
      <BitField start="13" size="3" name="CM">
        <Enum name="000" start="0b000" description="No operation"/>
        <Enum name="001" start="0b001" description="Count rising edges of primary sourceRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1. If the primary count source is IP bus clock divide by 1, only rising edges are counted regardless of the value of SCTRL[IPS]."/>
        <Enum name="010" start="0b010" description="Count rising and falling edges of primary sourceIP bus clock divide by 1 cannot be used as a primary count source in edge count mode."/>
        <Enum name="011" start="0b011" description="Count rising edges of primary source while secondary input high active"/>
        <Enum name="100" start="0b100" description="Quadrature count mode, uses primary and secondary sources"/>
        <Enum name="101" start="0b101" description="Count rising edges of primary source; secondary source specifies directionRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1."/>
        <Enum name="110" start="0b110" description="Edge of secondary source triggers primary count until compare"/>
        <Enum name="111" start="0b111" description="Cascaded counter mode (up/down)The primary count source must be set to one of the counter outputs."/>
      </BitField>
    </Register>
    <Register start="+0xE" size="2" name="TMR2_SCTRL" access="Read/Write" reset_value="0x100" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="OEN">
        <Enum name="0" start="0b0" description="The external pin is configured as an input."/>
        <Enum name="1" start="0b1" description="The OFLAG output signal is driven on the external pin. Other timer groups using this external pin as their input see the driven value. The polarity of the signal is determined by OPS."/>
      </BitField>
      <BitField start="1" size="1" name="OPS">
        <Enum name="0" start="0b0" description="True polarity."/>
        <Enum name="1" start="0b1" description="Inverted polarity."/>
      </BitField>
      <BitField start="2" size="1" name="FORCE"/>
      <BitField start="3" size="1" name="VAL"/>
      <BitField start="4" size="1" name="EEOF"/>
      <BitField start="5" size="1" name="MSTR"/>
      <BitField start="6" size="2" name="CAPTURE_MODE">
        <Enum name="00" start="0b00" description="Capture function is disabled"/>
        <Enum name="01" start="0b01" description="Load capture register on rising edge (when IPS=0) or falling edge (when IPS=1) of input"/>
        <Enum name="10" start="0b10" description="Load capture register on falling edge (when IPS=0) or rising edge (when IPS=1) of input"/>
        <Enum name="11" start="0b11" description="Load capture register on both edges of input"/>
      </BitField>
      <BitField start="8" size="1" name="INPUT"/>
      <BitField start="9" size="1" name="IPS"/>
      <BitField start="10" size="1" name="IEFIE"/>
      <BitField start="11" size="1" name="IEF"/>
      <BitField start="12" size="1" name="TOFIE"/>
      <BitField start="13" size="1" name="TOF"/>
      <BitField start="14" size="1" name="TCFIE"/>
      <BitField start="15" size="1" name="TCF"/>
    </Register>
    <Register start="+0x10" size="2" name="TMR2_CMPLD1" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARATOR_LOAD_1"/>
    </Register>
    <Register start="+0x12" size="2" name="TMR2_CMPLD2" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARATOR_LOAD_2"/>
    </Register>
    <Register start="+0x14" size="2" name="TMR2_CSCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="CL1">
        <Enum name="00" start="0b00" description="Never preload"/>
        <Enum name="01" start="0b01" description="Load upon successful compare with the value in COMP1"/>
        <Enum name="10" start="0b10" description="Load upon successful compare with the value in COMP2"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="2" size="2" name="CL2">
        <Enum name="00" start="0b00" description="Never preload"/>
        <Enum name="01" start="0b01" description="Load upon successful compare with the value in COMP1"/>
        <Enum name="10" start="0b10" description="Load upon successful compare with the value in COMP2"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="4" size="1" name="TCF1"/>
      <BitField start="5" size="1" name="TCF2"/>
      <BitField start="6" size="1" name="TCF1EN"/>
      <BitField start="7" size="1" name="TCF2EN"/>
      <BitField start="9" size="1" name="UP">
        <Enum name="0" start="0b0" description="The last count was in the DOWN direction."/>
        <Enum name="1" start="0b1" description="The last count was in the UP direction."/>
      </BitField>
      <BitField start="10" size="1" name="TCI">
        <Enum name="0" start="0b0" description="Stop counter upon receiving a second trigger event while still counting from the first trigger event."/>
        <Enum name="1" start="0b1" description="Reload the counter upon receiving a second trigger event while still counting from the first trigger event."/>
      </BitField>
      <BitField start="11" size="1" name="ROC">
        <Enum name="0" start="0b0" description="Do not reload the counter on a capture event."/>
        <Enum name="1" start="0b1" description="Reload the counter on a capture event."/>
      </BitField>
      <BitField start="12" size="1" name="ALT_LOAD">
        <Enum name="0" start="0b0" description="Counter can be re-initialized only with the LOAD register."/>
        <Enum name="1" start="0b1" description="Counter can be re-initialized with the LOAD or CMPLD2 registers depending on count direction."/>
      </BitField>
      <BitField start="13" size="1" name="FAULT">
        <Enum name="0" start="0b0" description="Fault function disabled."/>
        <Enum name="1" start="0b1" description="Fault function enabled."/>
      </BitField>
      <BitField start="14" size="2" name="DBG_EN">
        <Enum name="00" start="0b00" description="Continue with normal operation during debug mode. (default)"/>
        <Enum name="01" start="0b01" description="Halt TMR counter during debug mode."/>
        <Enum name="10" start="0b10" description="Force TMR output to logic 0 (prior to consideration of SCTRL[OPS])."/>
        <Enum name="11" start="0b11" description="Both halt counter and force output to 0 during debug mode."/>
      </BitField>
    </Register>
    <Register start="+0x16" size="2" name="TMR2_FILT" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="FILT_PER"/>
      <BitField start="8" size="3" name="FILT_CNT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TMR3" start="0x4005A000">
    <Register start="+0" size="2" name="TMR3_COMP1" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARISON_1"/>
    </Register>
    <Register start="+0x2" size="2" name="TMR3_COMP2" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARISON_2"/>
    </Register>
    <Register start="+0x4" size="2" name="TMR3_CAPT" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTURE"/>
    </Register>
    <Register start="+0x6" size="2" name="TMR3_LOAD" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="LOAD"/>
    </Register>
    <Register start="+0x8" size="2" name="TMR3_HOLD" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="HOLD"/>
    </Register>
    <Register start="+0xA" size="2" name="TMR3_CNTR" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COUNTER"/>
    </Register>
    <Register start="+0xC" size="2" name="TMR3_CTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="3" name="OUTMODE">
        <Enum name="000" start="0b000" description="Asserted while counter is active"/>
        <Enum name="001" start="0b001" description="Clear OFLAG output on successful compare"/>
        <Enum name="010" start="0b010" description="Set OFLAG output on successful compare"/>
        <Enum name="011" start="0b011" description="Toggle OFLAG output on successful compare"/>
        <Enum name="100" start="0b100" description="Toggle OFLAG output using alternating compare registers"/>
        <Enum name="101" start="0b101" description="Set on compare, cleared on secondary source input edge"/>
        <Enum name="110" start="0b110" description="Set on compare, cleared on counter rollover"/>
        <Enum name="111" start="0b111" description="Enable gated clock output while counter is active"/>
      </BitField>
      <BitField start="3" size="1" name="COINIT">
        <Enum name="0" start="0b0" description="Co-channel counter/timers cannot force a re-initialization of this counter/timer"/>
        <Enum name="1" start="0b1" description="Co-channel counter/timers may force a re-initialization of this counter/timer"/>
      </BitField>
      <BitField start="4" size="1" name="DIR">
        <Enum name="0" start="0b0" description="Count up."/>
        <Enum name="1" start="0b1" description="Count down."/>
      </BitField>
      <BitField start="5" size="1" name="LENGTH">
        <Enum name="0" start="0b0" description="Roll over."/>
        <Enum name="1" start="0b1" description="Count until compare, then re-initialize. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, alternating values of COMP1 and COMP2 are used to generate successful comparisons. For example, the counter counts until a COMP1 value is reached, re-initializes, counts until COMP2 value is reached, re-initializes, counts until COMP1 value is reached, and so on."/>
      </BitField>
      <BitField start="6" size="1" name="ONCE">
        <Enum name="0" start="0b0" description="Count repeatedly."/>
        <Enum name="1" start="0b1" description="Count until compare and then stop. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, the counter re-initializes after reaching the COMP1 value, continues to count to the COMP2 value, and then stops."/>
      </BitField>
      <BitField start="7" size="2" name="SCS">
        <Enum name="00" start="0b00" description="Counter 0 input pin"/>
        <Enum name="01" start="0b01" description="Counter 1 input pin"/>
        <Enum name="10" start="0b10" description="Counter 2 input pin"/>
        <Enum name="11" start="0b11" description="Counter 3 input pin"/>
      </BitField>
      <BitField start="9" size="4" name="PCS">
        <Enum name="0000" start="0b0000" description="Counter 0 input pin"/>
        <Enum name="0001" start="0b0001" description="Counter 1 input pin"/>
        <Enum name="0010" start="0b0010" description="Counter 2 input pin"/>
        <Enum name="0011" start="0b0011" description="Counter 3 input pin"/>
        <Enum name="0100" start="0b0100" description="Counter 0 output"/>
        <Enum name="0101" start="0b0101" description="Counter 1 output"/>
        <Enum name="0110" start="0b0110" description="Counter 2 output"/>
        <Enum name="0111" start="0b0111" description="Counter 3 output"/>
        <Enum name="1000" start="0b1000" description="IP bus clock divide by 1 prescaler"/>
        <Enum name="1001" start="0b1001" description="IP bus clock divide by 2 prescaler"/>
        <Enum name="1010" start="0b1010" description="IP bus clock divide by 4 prescaler"/>
        <Enum name="1011" start="0b1011" description="IP bus clock divide by 8 prescaler"/>
        <Enum name="1100" start="0b1100" description="IP bus clock divide by 16 prescaler"/>
        <Enum name="1101" start="0b1101" description="IP bus clock divide by 32 prescaler"/>
        <Enum name="1110" start="0b1110" description="IP bus clock divide by 64 prescaler"/>
        <Enum name="1111" start="0b1111" description="IP bus clock divide by 128 prescaler"/>
      </BitField>
      <BitField start="13" size="3" name="CM">
        <Enum name="000" start="0b000" description="No operation"/>
        <Enum name="001" start="0b001" description="Count rising edges of primary sourceRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1. If the primary count source is IP bus clock divide by 1, only rising edges are counted regardless of the value of SCTRL[IPS]."/>
        <Enum name="010" start="0b010" description="Count rising and falling edges of primary sourceIP bus clock divide by 1 cannot be used as a primary count source in edge count mode."/>
        <Enum name="011" start="0b011" description="Count rising edges of primary source while secondary input high active"/>
        <Enum name="100" start="0b100" description="Quadrature count mode, uses primary and secondary sources"/>
        <Enum name="101" start="0b101" description="Count rising edges of primary source; secondary source specifies directionRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1."/>
        <Enum name="110" start="0b110" description="Edge of secondary source triggers primary count until compare"/>
        <Enum name="111" start="0b111" description="Cascaded counter mode (up/down)The primary count source must be set to one of the counter outputs."/>
      </BitField>
    </Register>
    <Register start="+0xE" size="2" name="TMR3_SCTRL" access="Read/Write" reset_value="0x100" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="OEN">
        <Enum name="0" start="0b0" description="The external pin is configured as an input."/>
        <Enum name="1" start="0b1" description="The OFLAG output signal is driven on the external pin. Other timer groups using this external pin as their input see the driven value. The polarity of the signal is determined by OPS."/>
      </BitField>
      <BitField start="1" size="1" name="OPS">
        <Enum name="0" start="0b0" description="True polarity."/>
        <Enum name="1" start="0b1" description="Inverted polarity."/>
      </BitField>
      <BitField start="2" size="1" name="FORCE"/>
      <BitField start="3" size="1" name="VAL"/>
      <BitField start="4" size="1" name="EEOF"/>
      <BitField start="5" size="1" name="MSTR"/>
      <BitField start="6" size="2" name="CAPTURE_MODE">
        <Enum name="00" start="0b00" description="Capture function is disabled"/>
        <Enum name="01" start="0b01" description="Load capture register on rising edge (when IPS=0) or falling edge (when IPS=1) of input"/>
        <Enum name="10" start="0b10" description="Load capture register on falling edge (when IPS=0) or rising edge (when IPS=1) of input"/>
        <Enum name="11" start="0b11" description="Load capture register on both edges of input"/>
      </BitField>
      <BitField start="8" size="1" name="INPUT"/>
      <BitField start="9" size="1" name="IPS"/>
      <BitField start="10" size="1" name="IEFIE"/>
      <BitField start="11" size="1" name="IEF"/>
      <BitField start="12" size="1" name="TOFIE"/>
      <BitField start="13" size="1" name="TOF"/>
      <BitField start="14" size="1" name="TCFIE"/>
      <BitField start="15" size="1" name="TCF"/>
    </Register>
    <Register start="+0x10" size="2" name="TMR3_CMPLD1" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARATOR_LOAD_1"/>
    </Register>
    <Register start="+0x12" size="2" name="TMR3_CMPLD2" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="COMPARATOR_LOAD_2"/>
    </Register>
    <Register start="+0x14" size="2" name="TMR3_CSCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="CL1">
        <Enum name="00" start="0b00" description="Never preload"/>
        <Enum name="01" start="0b01" description="Load upon successful compare with the value in COMP1"/>
        <Enum name="10" start="0b10" description="Load upon successful compare with the value in COMP2"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="2" size="2" name="CL2">
        <Enum name="00" start="0b00" description="Never preload"/>
        <Enum name="01" start="0b01" description="Load upon successful compare with the value in COMP1"/>
        <Enum name="10" start="0b10" description="Load upon successful compare with the value in COMP2"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="4" size="1" name="TCF1"/>
      <BitField start="5" size="1" name="TCF2"/>
      <BitField start="6" size="1" name="TCF1EN"/>
      <BitField start="7" size="1" name="TCF2EN"/>
      <BitField start="9" size="1" name="UP">
        <Enum name="0" start="0b0" description="The last count was in the DOWN direction."/>
        <Enum name="1" start="0b1" description="The last count was in the UP direction."/>
      </BitField>
      <BitField start="10" size="1" name="TCI">
        <Enum name="0" start="0b0" description="Stop counter upon receiving a second trigger event while still counting from the first trigger event."/>
        <Enum name="1" start="0b1" description="Reload the counter upon receiving a second trigger event while still counting from the first trigger event."/>
      </BitField>
      <BitField start="11" size="1" name="ROC">
        <Enum name="0" start="0b0" description="Do not reload the counter on a capture event."/>
        <Enum name="1" start="0b1" description="Reload the counter on a capture event."/>
      </BitField>
      <BitField start="12" size="1" name="ALT_LOAD">
        <Enum name="0" start="0b0" description="Counter can be re-initialized only with the LOAD register."/>
        <Enum name="1" start="0b1" description="Counter can be re-initialized with the LOAD or CMPLD2 registers depending on count direction."/>
      </BitField>
      <BitField start="13" size="1" name="FAULT">
        <Enum name="0" start="0b0" description="Fault function disabled."/>
        <Enum name="1" start="0b1" description="Fault function enabled."/>
      </BitField>
      <BitField start="14" size="2" name="DBG_EN">
        <Enum name="00" start="0b00" description="Continue with normal operation during debug mode. (default)"/>
        <Enum name="01" start="0b01" description="Halt TMR counter during debug mode."/>
        <Enum name="10" start="0b10" description="Force TMR output to logic 0 (prior to consideration of SCTRL[OPS])."/>
        <Enum name="11" start="0b11" description="Both halt counter and force output to 0 during debug mode."/>
      </BitField>
    </Register>
    <Register start="+0x16" size="2" name="TMR3_FILT" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="FILT_PER"/>
      <BitField start="8" size="3" name="FILT_CNT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EWM" start="0x40061000">
    <Register start="+0" size="1" name="EWM_CTRL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EWMEN"/>
      <BitField start="1" size="1" name="ASSIN"/>
      <BitField start="2" size="1" name="INEN"/>
      <BitField start="3" size="1" name="INTEN"/>
    </Register>
    <Register start="+0x1" size="1" name="EWM_SERV" access="WriteOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SERVICE"/>
    </Register>
    <Register start="+0x2" size="1" name="EWM_CMPL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="COMPAREL"/>
    </Register>
    <Register start="+0x3" size="1" name="EWM_CMPH" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="COMPAREH"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCG" start="0x40064000">
    <Register start="+0" size="1" name="MCG_C1" access="Read/Write" reset_value="0x44" reset_mask="0xFF">
      <BitField start="0" size="1" name="IREFSTEN">
        <Enum name="0" start="0b0" description="Internal reference clock is disabled in Stop mode."/>
        <Enum name="1" start="0b1" description="Internal reference clock is enabled in Stop mode if IRCLKEN is set or if MCG is in FEI, FBI, or BLPI modes before entering Stop mode."/>
      </BitField>
      <BitField start="1" size="1" name="IRCLKEN">
        <Enum name="0" start="0b0" description="MCGIRCLK inactive."/>
        <Enum name="1" start="0b1" description="MCGIRCLK active."/>
      </BitField>
      <BitField start="2" size="1" name="IREFS">
        <Enum name="0" start="0b0" description="External reference clock is selected."/>
        <Enum name="1" start="0b1" description="The slow internal reference clock is selected."/>
      </BitField>
      <BitField start="3" size="3" name="FRDIV">
        <Enum name="000" start="0b000" description="If RANGE 0 = 0 , Divide Factor is 1; for all other RANGE 0 values, Divide Factor is 32."/>
        <Enum name="001" start="0b001" description="If RANGE 0 = 0 , Divide Factor is 2; for all other RANGE 0 values, Divide Factor is 64."/>
        <Enum name="010" start="0b010" description="If RANGE 0 = 0 , Divide Factor is 4; for all other RANGE 0 values, Divide Factor is 128."/>
        <Enum name="011" start="0b011" description="If RANGE 0 = 0 , Divide Factor is 8; for all other RANGE 0 values, Divide Factor is 256."/>
        <Enum name="100" start="0b100" description="If RANGE 0 = 0 , Divide Factor is 16; for all other RANGE 0 values, Divide Factor is 512."/>
        <Enum name="101" start="0b101" description="If RANGE 0 = 0 , Divide Factor is 32; for all other RANGE 0 values, Divide Factor is 1024."/>
        <Enum name="110" start="0b110" description="If RANGE 0 = 0 , Divide Factor is 64; for all other RANGE 0 values, Divide Factor is 1280 ."/>
        <Enum name="111" start="0b111" description="If RANGE 0 = 0 , Divide Factor is 128; for all other RANGE 0 values, Divide Factor is 1536 ."/>
      </BitField>
      <BitField start="6" size="2" name="CLKS">
        <Enum name="00" start="0b00" description="Encoding 0 - Output of FLL or PLL is selected (depends on PLLS control bit)."/>
        <Enum name="01" start="0b01" description="Encoding 1 - Internal reference clock is selected."/>
        <Enum name="10" start="0b10" description="Encoding 2 - External reference clock is selected."/>
        <Enum name="11" start="0b11" description="Encoding 3 - Reserved."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="MCG_C2" access="Read/Write" reset_value="0x83" reset_mask="0xFF">
      <BitField start="0" size="1" name="IRCS">
        <Enum name="0" start="0b0" description="Slow internal reference clock selected."/>
        <Enum name="1" start="0b1" description="Fast internal reference clock selected."/>
      </BitField>
      <BitField start="1" size="1" name="LP">
        <Enum name="0" start="0b0" description="FLL or PLL is not disabled in bypass modes."/>
        <Enum name="1" start="0b1" description="FLL or PLL is disabled in bypass modes (lower power)"/>
      </BitField>
      <BitField start="2" size="1" name="EREFS0">
        <Enum name="0" start="0b0" description="External reference clock requested."/>
        <Enum name="1" start="0b1" description="Oscillator requested."/>
      </BitField>
      <BitField start="3" size="1" name="HGO0">
        <Enum name="0" start="0b0" description="Configure crystal oscillator for low-power operation."/>
        <Enum name="1" start="0b1" description="Configure crystal oscillator for high-gain operation."/>
      </BitField>
      <BitField start="4" size="2" name="RANGE0">
        <Enum name="00" start="0b00" description="Encoding 0 - Low frequency range selected for the crystal oscillator ."/>
        <Enum name="01" start="0b01" description="Encoding 1 - High frequency range selected for the crystal oscillator ."/>
      </BitField>
      <BitField start="7" size="1" name="LOCRE0">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a loss of OSC0 external reference clock."/>
        <Enum name="1" start="0b1" description="Generate a reset request on a loss of OSC0 external reference clock."/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="MCG_C3" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SCTRIM"/>
    </Register>
    <Register start="+0x3" size="1" name="MCG_C4" access="Read/Write" reset_value="0" reset_mask="0xE0">
      <BitField start="0" size="1" name="SCFTRIM"/>
      <BitField start="1" size="4" name="FCTRIM"/>
      <BitField start="5" size="2" name="DRST_DRS">
        <Enum name="00" start="0b00" description="Encoding 0 - Low range (reset default)."/>
        <Enum name="01" start="0b01" description="Encoding 1 - Mid range."/>
        <Enum name="10" start="0b10" description="Encoding 2 - Mid-high range."/>
        <Enum name="11" start="0b11" description="Encoding 3 - High range."/>
      </BitField>
      <BitField start="7" size="1" name="DMX32">
        <Enum name="0" start="0b0" description="DCO has a default range of 25%."/>
        <Enum name="1" start="0b1" description="DCO is fine-tuned for maximum frequency with 32.768 kHz reference."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="MCG_C5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="PLLSTEN0">
        <Enum name="0" start="0b0" description="MCGPLLCLK is disabled in any of the Stop modes."/>
        <Enum name="1" start="0b1" description="MCGPLLCLK is enabled if system is in Normal Stop mode."/>
      </BitField>
      <BitField start="6" size="1" name="PLLCLKEN0">
        <Enum name="0" start="0b0" description="MCGPLLCLK is inactive."/>
        <Enum name="1" start="0b1" description="MCGPLLCLK is active."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="MCG_C6" access="Read/Write" reset_value="0x8" reset_mask="0xFF">
      <BitField start="0" size="5" name="CHGPMP_BIAS"/>
      <BitField start="5" size="1" name="CME0">
        <Enum name="0" start="0b0" description="External clock monitor is disabled for OSC0."/>
        <Enum name="1" start="0b1" description="External clock monitor is enabled for OSC0."/>
      </BitField>
      <BitField start="6" size="1" name="PLLS">
        <Enum name="0" start="0b0" description="FLL is selected."/>
        <Enum name="1" start="0b1" description="PLL is selected (PLL reference clock must be in the range of 31.25-39.0625 KHz prior to setting the PLLS bit)."/>
      </BitField>
      <BitField start="7" size="1" name="LOLIE0">
        <Enum name="0" start="0b0" description="No interrupt request is generated on loss of lock."/>
        <Enum name="1" start="0b1" description="Generate an interrupt request on loss of lock."/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="MCG_S" access="Read/Write" reset_value="0x15" reset_mask="0xFF">
      <BitField start="0" size="1" name="IRCST">
        <Enum name="0" start="0b0" description="Source of internal reference clock is the slow clock (32 kHz IRC)."/>
        <Enum name="1" start="0b1" description="Source of internal reference clock is the fast clock (4 MHz IRC)."/>
      </BitField>
      <BitField start="1" size="1" name="OSCINIT0"/>
      <BitField start="2" size="2" name="CLKST">
        <Enum name="00" start="0b00" description="Encoding 0 - Output of the FLL is selected (reset default)."/>
        <Enum name="01" start="0b01" description="Encoding 1 - Internal reference clock is selected."/>
        <Enum name="10" start="0b10" description="Encoding 2 - External reference clock is selected."/>
        <Enum name="11" start="0b11" description="Encoding 3 - Output of the PLL is selected."/>
      </BitField>
      <BitField start="4" size="1" name="IREFST">
        <Enum name="0" start="0b0" description="Source of FLL reference clock is the external reference clock."/>
        <Enum name="1" start="0b1" description="Source of FLL reference clock is the internal reference clock."/>
      </BitField>
      <BitField start="5" size="1" name="PLLST">
        <Enum name="0" start="0b0" description="Source of PLLS clock is FLL clock."/>
        <Enum name="1" start="0b1" description="Source of PLLS clock is PLL output clock."/>
      </BitField>
      <BitField start="6" size="1" name="LOCK0">
        <Enum name="0" start="0b0" description="PLL is currently unlocked."/>
        <Enum name="1" start="0b1" description="PLL is currently locked."/>
      </BitField>
      <BitField start="7" size="1" name="LOLS">
        <Enum name="0" start="0b0" description="PLL has not lost lock since LOLS 0 was last cleared."/>
        <Enum name="1" start="0b1" description="PLL has lost lock since LOLS 0 was last cleared."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="MCG_SC" access="Read/Write" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="1" name="LOCS0">
        <Enum name="0" start="0b0" description="Loss of OSC0 has not occurred."/>
        <Enum name="1" start="0b1" description="Loss of OSC0 has occurred."/>
      </BitField>
      <BitField start="1" size="3" name="FCRDIV">
        <Enum name="000" start="0b000" description="Divide Factor is 1"/>
        <Enum name="001" start="0b001" description="Divide Factor is 2."/>
        <Enum name="010" start="0b010" description="Divide Factor is 4."/>
        <Enum name="011" start="0b011" description="Divide Factor is 8."/>
        <Enum name="100" start="0b100" description="Divide Factor is 16"/>
        <Enum name="101" start="0b101" description="Divide Factor is 32"/>
        <Enum name="110" start="0b110" description="Divide Factor is 64"/>
        <Enum name="111" start="0b111" description="Divide Factor is 128."/>
      </BitField>
      <BitField start="4" size="1" name="FLTPRSRV">
        <Enum name="0" start="0b0" description="FLL filter and FLL frequency will reset on changes to currect clock mode."/>
        <Enum name="1" start="0b1" description="Fll filter and FLL frequency retain their previous values during new clock mode change."/>
      </BitField>
      <BitField start="5" size="1" name="ATMF">
        <Enum name="0" start="0b0" description="Automatic Trim Machine completed normally."/>
        <Enum name="1" start="0b1" description="Automatic Trim Machine failed."/>
      </BitField>
      <BitField start="6" size="1" name="ATMS">
        <Enum name="0" start="0b0" description="32 kHz Internal Reference Clock selected."/>
        <Enum name="1" start="0b1" description="4 MHz Internal Reference Clock selected."/>
      </BitField>
      <BitField start="7" size="1" name="ATME">
        <Enum name="0" start="0b0" description="Auto Trim Machine disabled."/>
        <Enum name="1" start="0b1" description="Auto Trim Machine enabled."/>
      </BitField>
    </Register>
    <Register start="+0xA" size="1" name="MCG_ATCVH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ATCVH"/>
    </Register>
    <Register start="+0xB" size="1" name="MCG_ATCVL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ATCVL"/>
    </Register>
    <Register start="+0xC" size="1" name="MCG_C7" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="OSCSEL">
        <Enum name="0" start="0b0" description="Selects Oscillator (OSCCLK)."/>
        <Enum name="1" start="0b1" description="Selects 32 kHz RTC Oscillator."/>
      </BitField>
      <BitField start="6" size="2" name="PLL32KREFSEL">
        <Enum name="00" start="0b00" description="Selects 32 kHz RTC Oscillator."/>
        <Enum name="01" start="0b01" description="Selects 32 kHz IRC."/>
        <Enum name="10" start="0b10" description="Selects FLL FRDIV clock."/>
        <Enum name="11" start="0b11" description="Reserved."/>
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="MCG_C8" access="Read/Write" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="LOCS1">
        <Enum name="0" start="0b0" description="Loss of RTC has not occur."/>
        <Enum name="1" start="0b1" description="Loss of RTC has occur"/>
      </BitField>
      <BitField start="4" size="1" name="COARSE_LOLIE">
        <Enum name="0" start="0b0" description="No interrupt request is generated on coarse loss of lock."/>
        <Enum name="1" start="0b1" description="Generate an interrupt request on coarse loss of lock."/>
      </BitField>
      <BitField start="5" size="1" name="CME1">
        <Enum name="0" start="0b0" description="External clock monitor is disabled for RTC clock."/>
        <Enum name="1" start="0b1" description="External clock monitor is enabled for RTC clock."/>
      </BitField>
      <BitField start="6" size="1" name="LOLRE">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a PLL loss of lock indication. The PLL loss of lock interrupt enable bit must also be set to generate the interrupt request."/>
        <Enum name="1" start="0b1" description="Generate a reset request on a PLL loss of lock indication."/>
      </BitField>
      <BitField start="7" size="1" name="LOCRE1">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a loss of RTC external reference clock."/>
        <Enum name="1" start="0b1" description="Generate a reset request on a loss of RTC external reference clock"/>
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="MCG_C9" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="COARSE_LOCK">
        <Enum name="0" start="0b0" description="PLL is currently unlocked."/>
        <Enum name="1" start="0b1" description="PLL is currently locked after first sample."/>
      </BitField>
      <BitField start="7" size="1" name="COARSE_LOLS">
        <Enum name="0" start="0b0" description="PLL has not lost lock since COARSE_LOLS was last cleared."/>
        <Enum name="1" start="0b1" description="PLL has lost lock since COARSE_LOLS was last cleared."/>
      </BitField>
    </Register>
    <Register start="+0xF" size="1" name="MCG_C10" access="ReadOnly" reset_value="0" reset_mask="0xFF"/>
  </RegisterGroup>
  <RegisterGroup name="OSC" start="0x40066000">
    <Register start="+0" size="1" name="OSC_CR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SC16P">
        <Enum name="0" start="0b0" description="Disable the selection."/>
        <Enum name="1" start="0b1" description="Add 16 pF capacitor to the oscillator load."/>
      </BitField>
      <BitField start="1" size="1" name="SC8P">
        <Enum name="0" start="0b0" description="Disable the selection."/>
        <Enum name="1" start="0b1" description="Add 8 pF capacitor to the oscillator load."/>
      </BitField>
      <BitField start="2" size="1" name="SC4P">
        <Enum name="0" start="0b0" description="Disable the selection."/>
        <Enum name="1" start="0b1" description="Add 4 pF capacitor to the oscillator load."/>
      </BitField>
      <BitField start="3" size="1" name="SC2P">
        <Enum name="0" start="0b0" description="Disable the selection."/>
        <Enum name="1" start="0b1" description="Add 2 pF capacitor to the oscillator load."/>
      </BitField>
      <BitField start="5" size="1" name="EREFSTEN">
        <Enum name="0" start="0b0" description="External reference clock is disabled in Stop mode."/>
        <Enum name="1" start="0b1" description="External reference clock stays enabled in Stop mode if ERCLKEN is set before entering Stop mode."/>
      </BitField>
      <BitField start="7" size="1" name="ERCLKEN">
        <Enum name="0" start="0b0" description="External reference clock is inactive."/>
        <Enum name="1" start="0b1" description="External reference clock is enabled."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C0" start="0x40067000">
    <Register start="+0" size="1" name="I2C0_A1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="AD"/>
    </Register>
    <Register start="+0x1" size="1" name="I2C0_F" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="ICR"/>
      <BitField start="6" size="2" name="MULT">
        <Enum name="00" start="0b00" description="mul = 1"/>
        <Enum name="01" start="0b01" description="mul = 2"/>
        <Enum name="10" start="0b10" description="mul = 4"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="I2C0_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="All DMA signalling disabled."/>
        <Enum name="1" start="0b1" description="DMA transfer is enabled and the following conditions trigger the DMA request: While FACK = 0, a data byte is received, either address or data is transmitted. (ACK/NACK automatic) While FACK = 0, the first byte received matches the A1 register or is general call address. If any address matching occurs, IAAS and TCF are set. If the direction of transfer is known from master to slave, then it is not required to check the SRW. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted."/>
      </BitField>
      <BitField start="1" size="1" name="WUEN">
        <Enum name="0" start="0b0" description="Normal operation. No interrupt generated when address matching in low power mode."/>
        <Enum name="1" start="0b1" description="Enables the wakeup function in low power mode."/>
      </BitField>
      <BitField start="2" size="1" name="RSTA"/>
      <BitField start="3" size="1" name="TXAK">
        <Enum name="0" start="0b0" description="An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set)."/>
        <Enum name="1" start="0b1" description="No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set)."/>
      </BitField>
      <BitField start="4" size="1" name="TX">
        <Enum name="0" start="0b0" description="Receive"/>
        <Enum name="1" start="0b1" description="Transmit"/>
      </BitField>
      <BitField start="5" size="1" name="MST">
        <Enum name="0" start="0b0" description="Slave mode"/>
        <Enum name="1" start="0b1" description="Master mode"/>
      </BitField>
      <BitField start="6" size="1" name="IICIE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="7" size="1" name="IICEN">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="I2C0_S" access="Read/Write" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXAK">
        <Enum name="0" start="0b0" description="Acknowledge signal was received after the completion of one byte of data transmission on the bus"/>
        <Enum name="1" start="0b1" description="No acknowledge signal detected"/>
      </BitField>
      <BitField start="1" size="1" name="IICIF">
        <Enum name="0" start="0b0" description="No interrupt pending"/>
        <Enum name="1" start="0b1" description="Interrupt pending"/>
      </BitField>
      <BitField start="2" size="1" name="SRW">
        <Enum name="0" start="0b0" description="Slave receive, master writing to slave"/>
        <Enum name="1" start="0b1" description="Slave transmit, master reading from slave"/>
      </BitField>
      <BitField start="3" size="1" name="RAM">
        <Enum name="0" start="0b0" description="Not addressed"/>
        <Enum name="1" start="0b1" description="Addressed as a slave"/>
      </BitField>
      <BitField start="4" size="1" name="ARBL">
        <Enum name="0" start="0b0" description="Standard bus operation."/>
        <Enum name="1" start="0b1" description="Loss of arbitration."/>
      </BitField>
      <BitField start="5" size="1" name="BUSY">
        <Enum name="0" start="0b0" description="Bus is idle"/>
        <Enum name="1" start="0b1" description="Bus is busy"/>
      </BitField>
      <BitField start="6" size="1" name="IAAS">
        <Enum name="0" start="0b0" description="Not addressed"/>
        <Enum name="1" start="0b1" description="Addressed as a slave"/>
      </BitField>
      <BitField start="7" size="1" name="TCF">
        <Enum name="0" start="0b0" description="Transfer in progress"/>
        <Enum name="1" start="0b1" description="Transfer complete"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="I2C0_D" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0x5" size="1" name="I2C0_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="AD"/>
      <BitField start="3" size="1" name="RMEN">
        <Enum name="0" start="0b0" description="Range mode disabled. No address match occurs for an address within the range of values of the A1 and RA registers."/>
        <Enum name="1" start="0b1" description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers."/>
      </BitField>
      <BitField start="4" size="1" name="SBRC">
        <Enum name="0" start="0b0" description="The slave baud rate follows the master baud rate and clock stretching may occur"/>
        <Enum name="1" start="0b1" description="Slave baud rate is independent of the master baud rate"/>
      </BitField>
      <BitField start="5" size="1" name="HDRS">
        <Enum name="0" start="0b0" description="Normal drive mode"/>
        <Enum name="1" start="0b1" description="High drive mode"/>
      </BitField>
      <BitField start="6" size="1" name="ADEXT">
        <Enum name="0" start="0b0" description="7-bit address scheme"/>
        <Enum name="1" start="0b1" description="10-bit address scheme"/>
      </BitField>
      <BitField start="7" size="1" name="GCAEN">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="I2C0_FLT" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FLT">
        <Enum name="0" start="0b0" description="No filter/bypass"/>
      </BitField>
      <BitField start="4" size="1" name="STARTF">
        <Enum name="0" start="0b0" description="No start happens on I2C bus"/>
        <Enum name="1" start="0b1" description="Start detected on I2C bus"/>
      </BitField>
      <BitField start="5" size="1" name="SSIE">
        <Enum name="0" start="0b0" description="Stop or start detection interrupt is disabled"/>
        <Enum name="1" start="0b1" description="Stop or start detection interrupt is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="STOPF">
        <Enum name="0" start="0b0" description="No stop happens on I2C bus"/>
        <Enum name="1" start="0b1" description="Stop detected on I2C bus"/>
      </BitField>
      <BitField start="7" size="1" name="SHEN">
        <Enum name="0" start="0b0" description="Stop holdoff is disabled. The MCU's entry to stop mode is not gated."/>
        <Enum name="1" start="0b1" description="Stop holdoff is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="I2C0_RA" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="RAD"/>
    </Register>
    <Register start="+0x8" size="1" name="I2C0_SMB" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SHTF2IE">
        <Enum name="0" start="0b0" description="SHTF2 interrupt is disabled"/>
        <Enum name="1" start="0b1" description="SHTF2 interrupt is enabled"/>
      </BitField>
      <BitField start="1" size="1" name="SHTF2">
        <Enum name="0" start="0b0" description="No SCL high and SDA low timeout occurs"/>
        <Enum name="1" start="0b1" description="SCL high and SDA low timeout occurs"/>
      </BitField>
      <BitField start="2" size="1" name="SHTF1">
        <Enum name="0" start="0b0" description="No SCL high and SDA high timeout occurs"/>
        <Enum name="1" start="0b1" description="SCL high and SDA high timeout occurs"/>
      </BitField>
      <BitField start="3" size="1" name="SLTF">
        <Enum name="0" start="0b0" description="No low timeout occurs"/>
        <Enum name="1" start="0b1" description="Low timeout occurs"/>
      </BitField>
      <BitField start="4" size="1" name="TCKSEL">
        <Enum name="0" start="0b0" description="Timeout counter counts at the frequency of the bus clock / 64"/>
        <Enum name="1" start="0b1" description="Timeout counter counts at the frequency of the bus clock"/>
      </BitField>
      <BitField start="5" size="1" name="SIICAEN">
        <Enum name="0" start="0b0" description="I2C address register 2 matching is disabled"/>
        <Enum name="1" start="0b1" description="I2C address register 2 matching is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ALERTEN">
        <Enum name="0" start="0b0" description="SMBus alert response address matching is disabled"/>
        <Enum name="1" start="0b1" description="SMBus alert response address matching is enabled"/>
      </BitField>
      <BitField start="7" size="1" name="FACK">
        <Enum name="0" start="0b0" description="An ACK or NACK is sent on the following receiving data byte"/>
        <Enum name="1" start="0b1" description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK."/>
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="I2C0_A2" access="Read/Write" reset_value="0xC2" reset_mask="0xFF">
      <BitField start="1" size="7" name="SAD"/>
    </Register>
    <Register start="+0xA" size="1" name="I2C0_SLTH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT"/>
    </Register>
    <Register start="+0xB" size="1" name="I2C0_SLTL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C1" start="0x40068000">
    <Register start="+0" size="1" name="I2C1_A1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="AD"/>
    </Register>
    <Register start="+0x1" size="1" name="I2C1_F" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="ICR"/>
      <BitField start="6" size="2" name="MULT">
        <Enum name="00" start="0b00" description="mul = 1"/>
        <Enum name="01" start="0b01" description="mul = 2"/>
        <Enum name="10" start="0b10" description="mul = 4"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="I2C1_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="All DMA signalling disabled."/>
        <Enum name="1" start="0b1" description="DMA transfer is enabled and the following conditions trigger the DMA request: While FACK = 0, a data byte is received, either address or data is transmitted. (ACK/NACK automatic) While FACK = 0, the first byte received matches the A1 register or is general call address. If any address matching occurs, IAAS and TCF are set. If the direction of transfer is known from master to slave, then it is not required to check the SRW. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted."/>
      </BitField>
      <BitField start="1" size="1" name="WUEN">
        <Enum name="0" start="0b0" description="Normal operation. No interrupt generated when address matching in low power mode."/>
        <Enum name="1" start="0b1" description="Enables the wakeup function in low power mode."/>
      </BitField>
      <BitField start="2" size="1" name="RSTA"/>
      <BitField start="3" size="1" name="TXAK">
        <Enum name="0" start="0b0" description="An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set)."/>
        <Enum name="1" start="0b1" description="No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set)."/>
      </BitField>
      <BitField start="4" size="1" name="TX">
        <Enum name="0" start="0b0" description="Receive"/>
        <Enum name="1" start="0b1" description="Transmit"/>
      </BitField>
      <BitField start="5" size="1" name="MST">
        <Enum name="0" start="0b0" description="Slave mode"/>
        <Enum name="1" start="0b1" description="Master mode"/>
      </BitField>
      <BitField start="6" size="1" name="IICIE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="7" size="1" name="IICEN">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="I2C1_S" access="Read/Write" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXAK">
        <Enum name="0" start="0b0" description="Acknowledge signal was received after the completion of one byte of data transmission on the bus"/>
        <Enum name="1" start="0b1" description="No acknowledge signal detected"/>
      </BitField>
      <BitField start="1" size="1" name="IICIF">
        <Enum name="0" start="0b0" description="No interrupt pending"/>
        <Enum name="1" start="0b1" description="Interrupt pending"/>
      </BitField>
      <BitField start="2" size="1" name="SRW">
        <Enum name="0" start="0b0" description="Slave receive, master writing to slave"/>
        <Enum name="1" start="0b1" description="Slave transmit, master reading from slave"/>
      </BitField>
      <BitField start="3" size="1" name="RAM">
        <Enum name="0" start="0b0" description="Not addressed"/>
        <Enum name="1" start="0b1" description="Addressed as a slave"/>
      </BitField>
      <BitField start="4" size="1" name="ARBL">
        <Enum name="0" start="0b0" description="Standard bus operation."/>
        <Enum name="1" start="0b1" description="Loss of arbitration."/>
      </BitField>
      <BitField start="5" size="1" name="BUSY">
        <Enum name="0" start="0b0" description="Bus is idle"/>
        <Enum name="1" start="0b1" description="Bus is busy"/>
      </BitField>
      <BitField start="6" size="1" name="IAAS">
        <Enum name="0" start="0b0" description="Not addressed"/>
        <Enum name="1" start="0b1" description="Addressed as a slave"/>
      </BitField>
      <BitField start="7" size="1" name="TCF">
        <Enum name="0" start="0b0" description="Transfer in progress"/>
        <Enum name="1" start="0b1" description="Transfer complete"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="I2C1_D" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0x5" size="1" name="I2C1_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="AD"/>
      <BitField start="3" size="1" name="RMEN">
        <Enum name="0" start="0b0" description="Range mode disabled. No address match occurs for an address within the range of values of the A1 and RA registers."/>
        <Enum name="1" start="0b1" description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers."/>
      </BitField>
      <BitField start="4" size="1" name="SBRC">
        <Enum name="0" start="0b0" description="The slave baud rate follows the master baud rate and clock stretching may occur"/>
        <Enum name="1" start="0b1" description="Slave baud rate is independent of the master baud rate"/>
      </BitField>
      <BitField start="5" size="1" name="HDRS">
        <Enum name="0" start="0b0" description="Normal drive mode"/>
        <Enum name="1" start="0b1" description="High drive mode"/>
      </BitField>
      <BitField start="6" size="1" name="ADEXT">
        <Enum name="0" start="0b0" description="7-bit address scheme"/>
        <Enum name="1" start="0b1" description="10-bit address scheme"/>
      </BitField>
      <BitField start="7" size="1" name="GCAEN">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="I2C1_FLT" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FLT">
        <Enum name="0" start="0b0" description="No filter/bypass"/>
      </BitField>
      <BitField start="4" size="1" name="STARTF">
        <Enum name="0" start="0b0" description="No start happens on I2C bus"/>
        <Enum name="1" start="0b1" description="Start detected on I2C bus"/>
      </BitField>
      <BitField start="5" size="1" name="SSIE">
        <Enum name="0" start="0b0" description="Stop or start detection interrupt is disabled"/>
        <Enum name="1" start="0b1" description="Stop or start detection interrupt is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="STOPF">
        <Enum name="0" start="0b0" description="No stop happens on I2C bus"/>
        <Enum name="1" start="0b1" description="Stop detected on I2C bus"/>
      </BitField>
      <BitField start="7" size="1" name="SHEN">
        <Enum name="0" start="0b0" description="Stop holdoff is disabled. The MCU's entry to stop mode is not gated."/>
        <Enum name="1" start="0b1" description="Stop holdoff is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="I2C1_RA" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="RAD"/>
    </Register>
    <Register start="+0x8" size="1" name="I2C1_SMB" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SHTF2IE">
        <Enum name="0" start="0b0" description="SHTF2 interrupt is disabled"/>
        <Enum name="1" start="0b1" description="SHTF2 interrupt is enabled"/>
      </BitField>
      <BitField start="1" size="1" name="SHTF2">
        <Enum name="0" start="0b0" description="No SCL high and SDA low timeout occurs"/>
        <Enum name="1" start="0b1" description="SCL high and SDA low timeout occurs"/>
      </BitField>
      <BitField start="2" size="1" name="SHTF1">
        <Enum name="0" start="0b0" description="No SCL high and SDA high timeout occurs"/>
        <Enum name="1" start="0b1" description="SCL high and SDA high timeout occurs"/>
      </BitField>
      <BitField start="3" size="1" name="SLTF">
        <Enum name="0" start="0b0" description="No low timeout occurs"/>
        <Enum name="1" start="0b1" description="Low timeout occurs"/>
      </BitField>
      <BitField start="4" size="1" name="TCKSEL">
        <Enum name="0" start="0b0" description="Timeout counter counts at the frequency of the bus clock / 64"/>
        <Enum name="1" start="0b1" description="Timeout counter counts at the frequency of the bus clock"/>
      </BitField>
      <BitField start="5" size="1" name="SIICAEN">
        <Enum name="0" start="0b0" description="I2C address register 2 matching is disabled"/>
        <Enum name="1" start="0b1" description="I2C address register 2 matching is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ALERTEN">
        <Enum name="0" start="0b0" description="SMBus alert response address matching is disabled"/>
        <Enum name="1" start="0b1" description="SMBus alert response address matching is enabled"/>
      </BitField>
      <BitField start="7" size="1" name="FACK">
        <Enum name="0" start="0b0" description="An ACK or NACK is sent on the following receiving data byte"/>
        <Enum name="1" start="0b1" description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK."/>
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="I2C1_A2" access="Read/Write" reset_value="0xC2" reset_mask="0xFF">
      <BitField start="1" size="7" name="SAD"/>
    </Register>
    <Register start="+0xA" size="1" name="I2C1_SLTH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT"/>
    </Register>
    <Register start="+0xB" size="1" name="I2C1_SLTL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART0" start="0x4006A000">
    <Register start="+0" size="1" name="UART0_BDH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR"/>
      <BitField start="6" size="1" name="RXEDGIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling."/>
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART0_BDL" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR"/>
    </Register>
    <Register start="+0x2" size="1" name="UART0_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT">
        <Enum name="0" start="0b0" description="Even parity."/>
        <Enum name="1" start="0b1" description="Odd parity."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Parity function disabled."/>
        <Enum name="1" start="0b1" description="Parity function enabled."/>
      </BitField>
      <BitField start="2" size="1" name="ILT">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit."/>
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit."/>
      </BitField>
      <BitField start="3" size="1" name="WAKE">
        <Enum name="0" start="0b0" description="Idle line wakeup."/>
        <Enum name="1" start="0b1" description="Address mark wakeup."/>
      </BitField>
      <BitField start="4" size="1" name="M">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop."/>
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop."/>
      </BitField>
      <BitField start="5" size="1" name="RSRC">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output."/>
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal."/>
      </BitField>
      <BitField start="7" size="1" name="LOOPS">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC."/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART0_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK">
        <Enum name="0" start="0b0" description="Normal transmitter operation."/>
        <Enum name="1" start="0b1" description="Queue break characters to be sent."/>
      </BitField>
      <BitField start="1" size="1" name="RWU">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU."/>
      </BitField>
      <BitField start="2" size="1" name="RE">
        <Enum name="0" start="0b0" description="Receiver off."/>
        <Enum name="1" start="0b1" description="Receiver on."/>
      </BitField>
      <BitField start="3" size="1" name="TE">
        <Enum name="0" start="0b0" description="Transmitter off."/>
        <Enum name="1" start="0b1" description="Transmitter on."/>
      </BitField>
      <BitField start="4" size="1" name="ILIE">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled."/>
      </BitField>
      <BitField start="5" size="1" name="RIE">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled."/>
      </BitField>
      <BitField start="6" size="1" name="TCIE">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="TC interrupt requests enabled."/>
      </BitField>
      <BitField start="7" size="1" name="TIE">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART0_S1" access="ReadOnly" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="FE">
        <Enum name="0" start="0b0" description="No framing error detected."/>
        <Enum name="1" start="0b1" description="Framing error."/>
      </BitField>
      <BitField start="2" size="1" name="NF">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared."/>
      </BitField>
      <BitField start="3" size="1" name="OR">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured."/>
      </BitField>
      <BitField start="4" size="1" name="IDLE">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared."/>
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted."/>
      </BitField>
      <BitField start="5" size="1" name="RDRF">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER."/>
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared."/>
      </BitField>
      <BitField start="6" size="1" name="TC">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)."/>
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)."/>
      </BitField>
      <BitField start="7" size="1" name="TDRE">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]."/>
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART0_S2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit."/>
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle."/>
      </BitField>
      <BitField start="2" size="1" name="BRK13">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long."/>
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long."/>
      </BitField>
      <BitField start="3" size="1" name="RWUID">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character."/>
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character."/>
      </BitField>
      <BitField start="4" size="1" name="RXINV">
        <Enum name="0" start="0b0" description="Receive data is not inverted."/>
        <Enum name="1" start="0b1" description="Receive data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="MSBF">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0."/>
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]."/>
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred."/>
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART0_C3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled."/>
      </BitField>
      <BitField start="1" size="1" name="FEIE">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled."/>
      </BitField>
      <BitField start="2" size="1" name="NEIE">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled."/>
      </BitField>
      <BitField start="3" size="1" name="ORIE">
        <Enum name="0" start="0b0" description="OR interrupts are disabled."/>
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled."/>
      </BitField>
      <BitField start="4" size="1" name="TXINV">
        <Enum name="0" start="0b0" description="Transmit data is not inverted."/>
        <Enum name="1" start="0b1" description="Transmit data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="TXDIR">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode."/>
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode."/>
      </BitField>
      <BitField start="6" size="1" name="T8"/>
      <BitField start="7" size="1" name="R8"/>
    </Register>
    <Register start="+0x7" size="1" name="UART0_D" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT"/>
    </Register>
    <Register start="+0x8" size="1" name="UART0_MA1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0x9" size="1" name="UART0_MA2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0xA" size="1" name="UART0_C4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA"/>
      <BitField start="5" size="1" name="M10">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission."/>
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission."/>
      </BitField>
      <BitField start="6" size="1" name="MAEN2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
      <BitField start="7" size="1" name="MAEN1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART0_C5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RDMAS">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
      <BitField start="7" size="1" name="TDMAS">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART0_ED" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error."/>
        <Enum name="1" start="0b1" description="The dataword was received with a parity error."/>
      </BitField>
      <BitField start="7" size="1" name="NOISY">
        <Enum name="0" start="0b0" description="The dataword was received without noise."/>
        <Enum name="1" start="0b1" description="The data was received with noise."/>
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART0_MODEM" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter."/>
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission."/>
      </BitField>
      <BitField start="1" size="1" name="TXRTSE">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS."/>
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) (FIFO)"/>
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low."/>
        <Enum name="1" start="0b1" description="Transmitter RTS is active high."/>
      </BitField>
      <BitField start="3" size="1" name="RXRTSE">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS."/>
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART0_PFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="3" size="1" name="RXFE">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)"/>
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE."/>
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="7" size="1" name="TXFE">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)."/>
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE."/>
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART0_CFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="1" size="1" name="TXOFE">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="2" size="1" name="RXOFE">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out."/>
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out."/>
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART0_SFIFO" access="Read/Write" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="TXOF">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="2" size="1" name="RXOF">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="6" size="1" name="RXEMPT">
        <Enum name="0" start="0b0" description="Receive buffer is not empty."/>
        <Enum name="1" start="0b1" description="Receive buffer is empty."/>
      </BitField>
      <BitField start="7" size="1" name="TXEMPT">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty."/>
        <Enum name="1" start="0b1" description="Transmit buffer is empty."/>
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART0_TWFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER"/>
    </Register>
    <Register start="+0x14" size="1" name="UART0_TCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT"/>
    </Register>
    <Register start="+0x15" size="1" name="UART0_RWFIFO" access="Read/Write" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER"/>
    </Register>
    <Register start="+0x16" size="1" name="UART0_RCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART1" start="0x4006B000">
    <Register start="+0" size="1" name="UART1_BDH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR"/>
      <BitField start="6" size="1" name="RXEDGIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling."/>
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART1_BDL" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR"/>
    </Register>
    <Register start="+0x2" size="1" name="UART1_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT">
        <Enum name="0" start="0b0" description="Even parity."/>
        <Enum name="1" start="0b1" description="Odd parity."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Parity function disabled."/>
        <Enum name="1" start="0b1" description="Parity function enabled."/>
      </BitField>
      <BitField start="2" size="1" name="ILT">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit."/>
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit."/>
      </BitField>
      <BitField start="3" size="1" name="WAKE">
        <Enum name="0" start="0b0" description="Idle line wakeup."/>
        <Enum name="1" start="0b1" description="Address mark wakeup."/>
      </BitField>
      <BitField start="4" size="1" name="M">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop."/>
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop."/>
      </BitField>
      <BitField start="5" size="1" name="RSRC">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output."/>
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal."/>
      </BitField>
      <BitField start="7" size="1" name="LOOPS">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC."/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART1_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK">
        <Enum name="0" start="0b0" description="Normal transmitter operation."/>
        <Enum name="1" start="0b1" description="Queue break characters to be sent."/>
      </BitField>
      <BitField start="1" size="1" name="RWU">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU."/>
      </BitField>
      <BitField start="2" size="1" name="RE">
        <Enum name="0" start="0b0" description="Receiver off."/>
        <Enum name="1" start="0b1" description="Receiver on."/>
      </BitField>
      <BitField start="3" size="1" name="TE">
        <Enum name="0" start="0b0" description="Transmitter off."/>
        <Enum name="1" start="0b1" description="Transmitter on."/>
      </BitField>
      <BitField start="4" size="1" name="ILIE">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled."/>
      </BitField>
      <BitField start="5" size="1" name="RIE">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled."/>
      </BitField>
      <BitField start="6" size="1" name="TCIE">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="TC interrupt requests enabled."/>
      </BitField>
      <BitField start="7" size="1" name="TIE">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART1_S1" access="ReadOnly" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="FE">
        <Enum name="0" start="0b0" description="No framing error detected."/>
        <Enum name="1" start="0b1" description="Framing error."/>
      </BitField>
      <BitField start="2" size="1" name="NF">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared."/>
      </BitField>
      <BitField start="3" size="1" name="OR">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured."/>
      </BitField>
      <BitField start="4" size="1" name="IDLE">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared."/>
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted."/>
      </BitField>
      <BitField start="5" size="1" name="RDRF">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER."/>
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared."/>
      </BitField>
      <BitField start="6" size="1" name="TC">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)."/>
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)."/>
      </BitField>
      <BitField start="7" size="1" name="TDRE">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]."/>
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART1_S2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit."/>
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle."/>
      </BitField>
      <BitField start="2" size="1" name="BRK13">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long."/>
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long."/>
      </BitField>
      <BitField start="3" size="1" name="RWUID">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character."/>
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character."/>
      </BitField>
      <BitField start="4" size="1" name="RXINV">
        <Enum name="0" start="0b0" description="Receive data is not inverted."/>
        <Enum name="1" start="0b1" description="Receive data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="MSBF">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0."/>
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]."/>
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred."/>
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART1_C3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled."/>
      </BitField>
      <BitField start="1" size="1" name="FEIE">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled."/>
      </BitField>
      <BitField start="2" size="1" name="NEIE">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled."/>
      </BitField>
      <BitField start="3" size="1" name="ORIE">
        <Enum name="0" start="0b0" description="OR interrupts are disabled."/>
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled."/>
      </BitField>
      <BitField start="4" size="1" name="TXINV">
        <Enum name="0" start="0b0" description="Transmit data is not inverted."/>
        <Enum name="1" start="0b1" description="Transmit data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="TXDIR">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode."/>
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode."/>
      </BitField>
      <BitField start="6" size="1" name="T8"/>
      <BitField start="7" size="1" name="R8"/>
    </Register>
    <Register start="+0x7" size="1" name="UART1_D" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT"/>
    </Register>
    <Register start="+0x8" size="1" name="UART1_MA1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0x9" size="1" name="UART1_MA2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0xA" size="1" name="UART1_C4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA"/>
      <BitField start="5" size="1" name="M10">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission."/>
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission."/>
      </BitField>
      <BitField start="6" size="1" name="MAEN2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
      <BitField start="7" size="1" name="MAEN1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART1_C5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RDMAS">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
      <BitField start="7" size="1" name="TDMAS">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART1_ED" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error."/>
        <Enum name="1" start="0b1" description="The dataword was received with a parity error."/>
      </BitField>
      <BitField start="7" size="1" name="NOISY">
        <Enum name="0" start="0b0" description="The dataword was received without noise."/>
        <Enum name="1" start="0b1" description="The data was received with noise."/>
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART1_MODEM" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter."/>
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission."/>
      </BitField>
      <BitField start="1" size="1" name="TXRTSE">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS."/>
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) (FIFO)"/>
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low."/>
        <Enum name="1" start="0b1" description="Transmitter RTS is active high."/>
      </BitField>
      <BitField start="3" size="1" name="RXRTSE">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS."/>
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART1_PFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="3" size="1" name="RXFE">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)"/>
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE."/>
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="7" size="1" name="TXFE">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)."/>
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE."/>
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART1_CFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="1" size="1" name="TXOFE">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="2" size="1" name="RXOFE">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out."/>
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out."/>
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART1_SFIFO" access="Read/Write" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="TXOF">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="2" size="1" name="RXOF">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="6" size="1" name="RXEMPT">
        <Enum name="0" start="0b0" description="Receive buffer is not empty."/>
        <Enum name="1" start="0b1" description="Receive buffer is empty."/>
      </BitField>
      <BitField start="7" size="1" name="TXEMPT">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty."/>
        <Enum name="1" start="0b1" description="Transmit buffer is empty."/>
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART1_TWFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER"/>
    </Register>
    <Register start="+0x14" size="1" name="UART1_TCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT"/>
    </Register>
    <Register start="+0x15" size="1" name="UART1_RWFIFO" access="Read/Write" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER"/>
    </Register>
    <Register start="+0x16" size="1" name="UART1_RCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT"/>
    </Register>
    <Register start="+0x18" size="1" name="UART1_C7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="ISO_7816E">
        <Enum name="0" start="0b0" description="ISO-7816 functionality is turned off/not enabled."/>
        <Enum name="1" start="0b1" description="ISO-7816 functionality is turned on/enabled."/>
      </BitField>
      <BitField start="1" size="1" name="TTYPE">
        <Enum name="0" start="0b0" description="T = 0 per the ISO-7816 specification."/>
        <Enum name="1" start="0b1" description="T = 1 per the ISO-7816 specification."/>
      </BitField>
      <BitField start="2" size="1" name="INIT">
        <Enum name="0" start="0b0" description="Normal operating mode. Receiver does not seek to identify initial character."/>
        <Enum name="1" start="0b1" description="Receiver searches for initial character."/>
      </BitField>
      <BitField start="3" size="1" name="ANACK">
        <Enum name="0" start="0b0" description="No NACK is automatically generated."/>
        <Enum name="1" start="0b1" description="A NACK is automatically generated if a parity error is detected or if an invalid initial character is detected."/>
      </BitField>
      <BitField start="4" size="1" name="ONACK">
        <Enum name="0" start="0b0" description="The received data does not generate a NACK when the receipt of the data results in an overflow event."/>
        <Enum name="1" start="0b1" description="If the receiver buffer overflows, a NACK is automatically sent on a received character."/>
      </BitField>
    </Register>
    <Register start="+0x19" size="1" name="UART1_IE7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[RXT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[RXT] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="1" size="1" name="TXTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[TXT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[TXT] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="2" size="1" name="GTVE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[GTV] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[GTV] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="4" size="1" name="INITDE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[INITD] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[INITD] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="5" size="1" name="BWTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[BWT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[BWT] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="6" size="1" name="CWTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[CWT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[CWT] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="7" size="1" name="WTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[WT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[WT] results in the generation of an interrupt."/>
      </BitField>
    </Register>
    <Register start="+0x1A" size="1" name="UART1_IS7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXT">
        <Enum name="0" start="0b0" description="The number of consecutive NACKS generated as a result of parity errors and buffer overruns is less than or equal to the value in ET7816[RXTHRESHOLD]."/>
        <Enum name="1" start="0b1" description="The number of consecutive NACKS generated as a result of parity errors and buffer overruns is greater than the value in ET7816[RXTHRESHOLD]."/>
      </BitField>
      <BitField start="1" size="1" name="TXT">
        <Enum name="0" start="0b0" description="The number of retries and corresponding NACKS does not exceed the value in ET7816[TXTHRESHOLD]."/>
        <Enum name="1" start="0b1" description="The number of retries and corresponding NACKS exceeds the value in ET7816[TXTHRESHOLD]."/>
      </BitField>
      <BitField start="2" size="1" name="GTV">
        <Enum name="0" start="0b0" description="A guard time (GT, CGT, or BGT) has not been violated."/>
        <Enum name="1" start="0b1" description="A guard time (GT, CGT, or BGT) has been violated."/>
      </BitField>
      <BitField start="4" size="1" name="INITD">
        <Enum name="0" start="0b0" description="A valid initial character has not been received."/>
        <Enum name="1" start="0b1" description="A valid initial character has been received."/>
      </BitField>
      <BitField start="5" size="1" name="BWT">
        <Enum name="0" start="0b0" description="Block wait time (BWT) has not been violated."/>
        <Enum name="1" start="0b1" description="Block wait time (BWT) has been violated."/>
      </BitField>
      <BitField start="6" size="1" name="CWT">
        <Enum name="0" start="0b0" description="Character wait time (CWT) has not been violated."/>
        <Enum name="1" start="0b1" description="Character wait time (CWT) has been violated."/>
      </BitField>
      <BitField start="7" size="1" name="WT">
        <Enum name="0" start="0b0" description="Wait time (WT) has not been violated."/>
        <Enum name="1" start="0b1" description="Wait time (WT) has been violated."/>
      </BitField>
    </Register>
    <Register start="+0x1B" size="1" name="UART1_WP7816T0" access="Read/Write" reset_value="0xA" reset_mask="0xFF">
      <BitField start="0" size="8" name="WI"/>
    </Register>
    <Register start="+0x1B" size="1" name="UART1_WP7816T1" access="Read/Write" reset_value="0xA" reset_mask="0xFF">
      <BitField start="0" size="4" name="BWI"/>
      <BitField start="4" size="4" name="CWI"/>
    </Register>
    <Register start="+0x1C" size="1" name="UART1_WN7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="GTN"/>
    </Register>
    <Register start="+0x1D" size="1" name="UART1_WF7816" access="Read/Write" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="GTFD"/>
    </Register>
    <Register start="+0x1E" size="1" name="UART1_ET7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="RXTHRESHOLD"/>
      <BitField start="4" size="4" name="TXTHRESHOLD">
        <Enum name="0" start="0b0" description="TXT asserts on the first NACK that is received."/>
        <Enum name="1" start="0b1" description="TXT asserts on the second NACK that is received."/>
      </BitField>
    </Register>
    <Register start="+0x1F" size="1" name="UART1_TL7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TLEN"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART2" start="0x4006C000">
    <Register start="+0" size="1" name="UART2_BDH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR"/>
      <BitField start="6" size="1" name="RXEDGIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling."/>
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART2_BDL" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR"/>
    </Register>
    <Register start="+0x2" size="1" name="UART2_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT">
        <Enum name="0" start="0b0" description="Even parity."/>
        <Enum name="1" start="0b1" description="Odd parity."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Parity function disabled."/>
        <Enum name="1" start="0b1" description="Parity function enabled."/>
      </BitField>
      <BitField start="2" size="1" name="ILT">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit."/>
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit."/>
      </BitField>
      <BitField start="3" size="1" name="WAKE">
        <Enum name="0" start="0b0" description="Idle line wakeup."/>
        <Enum name="1" start="0b1" description="Address mark wakeup."/>
      </BitField>
      <BitField start="4" size="1" name="M">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop."/>
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop."/>
      </BitField>
      <BitField start="5" size="1" name="RSRC">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output."/>
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal."/>
      </BitField>
      <BitField start="7" size="1" name="LOOPS">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC."/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART2_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK">
        <Enum name="0" start="0b0" description="Normal transmitter operation."/>
        <Enum name="1" start="0b1" description="Queue break characters to be sent."/>
      </BitField>
      <BitField start="1" size="1" name="RWU">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU."/>
      </BitField>
      <BitField start="2" size="1" name="RE">
        <Enum name="0" start="0b0" description="Receiver off."/>
        <Enum name="1" start="0b1" description="Receiver on."/>
      </BitField>
      <BitField start="3" size="1" name="TE">
        <Enum name="0" start="0b0" description="Transmitter off."/>
        <Enum name="1" start="0b1" description="Transmitter on."/>
      </BitField>
      <BitField start="4" size="1" name="ILIE">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled."/>
      </BitField>
      <BitField start="5" size="1" name="RIE">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled."/>
      </BitField>
      <BitField start="6" size="1" name="TCIE">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="TC interrupt requests enabled."/>
      </BitField>
      <BitField start="7" size="1" name="TIE">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART2_S1" access="ReadOnly" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="FE">
        <Enum name="0" start="0b0" description="No framing error detected."/>
        <Enum name="1" start="0b1" description="Framing error."/>
      </BitField>
      <BitField start="2" size="1" name="NF">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared."/>
      </BitField>
      <BitField start="3" size="1" name="OR">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured."/>
      </BitField>
      <BitField start="4" size="1" name="IDLE">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared."/>
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted."/>
      </BitField>
      <BitField start="5" size="1" name="RDRF">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER."/>
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared."/>
      </BitField>
      <BitField start="6" size="1" name="TC">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)."/>
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)."/>
      </BitField>
      <BitField start="7" size="1" name="TDRE">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]."/>
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART2_S2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit."/>
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle."/>
      </BitField>
      <BitField start="2" size="1" name="BRK13">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long."/>
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long."/>
      </BitField>
      <BitField start="3" size="1" name="RWUID">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character."/>
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character."/>
      </BitField>
      <BitField start="4" size="1" name="RXINV">
        <Enum name="0" start="0b0" description="Receive data is not inverted."/>
        <Enum name="1" start="0b1" description="Receive data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="MSBF">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0."/>
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]."/>
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred."/>
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART2_C3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled."/>
      </BitField>
      <BitField start="1" size="1" name="FEIE">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled."/>
      </BitField>
      <BitField start="2" size="1" name="NEIE">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled."/>
      </BitField>
      <BitField start="3" size="1" name="ORIE">
        <Enum name="0" start="0b0" description="OR interrupts are disabled."/>
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled."/>
      </BitField>
      <BitField start="4" size="1" name="TXINV">
        <Enum name="0" start="0b0" description="Transmit data is not inverted."/>
        <Enum name="1" start="0b1" description="Transmit data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="TXDIR">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode."/>
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode."/>
      </BitField>
      <BitField start="6" size="1" name="T8"/>
      <BitField start="7" size="1" name="R8"/>
    </Register>
    <Register start="+0x7" size="1" name="UART2_D" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT"/>
    </Register>
    <Register start="+0x8" size="1" name="UART2_MA1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0x9" size="1" name="UART2_MA2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0xA" size="1" name="UART2_C4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA"/>
      <BitField start="5" size="1" name="M10">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission."/>
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission."/>
      </BitField>
      <BitField start="6" size="1" name="MAEN2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
      <BitField start="7" size="1" name="MAEN1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART2_C5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RDMAS">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
      <BitField start="7" size="1" name="TDMAS">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART2_ED" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error."/>
        <Enum name="1" start="0b1" description="The dataword was received with a parity error."/>
      </BitField>
      <BitField start="7" size="1" name="NOISY">
        <Enum name="0" start="0b0" description="The dataword was received without noise."/>
        <Enum name="1" start="0b1" description="The data was received with noise."/>
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART2_MODEM" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter."/>
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission."/>
      </BitField>
      <BitField start="1" size="1" name="TXRTSE">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS."/>
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) (FIFO)"/>
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low."/>
        <Enum name="1" start="0b1" description="Transmitter RTS is active high."/>
      </BitField>
      <BitField start="3" size="1" name="RXRTSE">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS."/>
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART2_PFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="3" size="1" name="RXFE">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)"/>
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE."/>
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="7" size="1" name="TXFE">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)."/>
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE."/>
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART2_CFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="1" size="1" name="TXOFE">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="2" size="1" name="RXOFE">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out."/>
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out."/>
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART2_SFIFO" access="Read/Write" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="TXOF">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="2" size="1" name="RXOF">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="6" size="1" name="RXEMPT">
        <Enum name="0" start="0b0" description="Receive buffer is not empty."/>
        <Enum name="1" start="0b1" description="Receive buffer is empty."/>
      </BitField>
      <BitField start="7" size="1" name="TXEMPT">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty."/>
        <Enum name="1" start="0b1" description="Transmit buffer is empty."/>
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART2_TWFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER"/>
    </Register>
    <Register start="+0x14" size="1" name="UART2_TCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT"/>
    </Register>
    <Register start="+0x15" size="1" name="UART2_RWFIFO" access="Read/Write" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER"/>
    </Register>
    <Register start="+0x16" size="1" name="UART2_RCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART3" start="0x4006D000">
    <Register start="+0" size="1" name="UART3_BDH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR"/>
      <BitField start="6" size="1" name="RXEDGIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling."/>
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART3_BDL" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR"/>
    </Register>
    <Register start="+0x2" size="1" name="UART3_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT">
        <Enum name="0" start="0b0" description="Even parity."/>
        <Enum name="1" start="0b1" description="Odd parity."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Parity function disabled."/>
        <Enum name="1" start="0b1" description="Parity function enabled."/>
      </BitField>
      <BitField start="2" size="1" name="ILT">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit."/>
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit."/>
      </BitField>
      <BitField start="3" size="1" name="WAKE">
        <Enum name="0" start="0b0" description="Idle line wakeup."/>
        <Enum name="1" start="0b1" description="Address mark wakeup."/>
      </BitField>
      <BitField start="4" size="1" name="M">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop."/>
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop."/>
      </BitField>
      <BitField start="5" size="1" name="RSRC">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output."/>
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal."/>
      </BitField>
      <BitField start="7" size="1" name="LOOPS">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC."/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART3_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK">
        <Enum name="0" start="0b0" description="Normal transmitter operation."/>
        <Enum name="1" start="0b1" description="Queue break characters to be sent."/>
      </BitField>
      <BitField start="1" size="1" name="RWU">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU."/>
      </BitField>
      <BitField start="2" size="1" name="RE">
        <Enum name="0" start="0b0" description="Receiver off."/>
        <Enum name="1" start="0b1" description="Receiver on."/>
      </BitField>
      <BitField start="3" size="1" name="TE">
        <Enum name="0" start="0b0" description="Transmitter off."/>
        <Enum name="1" start="0b1" description="Transmitter on."/>
      </BitField>
      <BitField start="4" size="1" name="ILIE">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled."/>
      </BitField>
      <BitField start="5" size="1" name="RIE">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled."/>
      </BitField>
      <BitField start="6" size="1" name="TCIE">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="TC interrupt requests enabled."/>
      </BitField>
      <BitField start="7" size="1" name="TIE">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART3_S1" access="ReadOnly" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="FE">
        <Enum name="0" start="0b0" description="No framing error detected."/>
        <Enum name="1" start="0b1" description="Framing error."/>
      </BitField>
      <BitField start="2" size="1" name="NF">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared."/>
      </BitField>
      <BitField start="3" size="1" name="OR">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured."/>
      </BitField>
      <BitField start="4" size="1" name="IDLE">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared."/>
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted."/>
      </BitField>
      <BitField start="5" size="1" name="RDRF">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER."/>
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared."/>
      </BitField>
      <BitField start="6" size="1" name="TC">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)."/>
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)."/>
      </BitField>
      <BitField start="7" size="1" name="TDRE">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]."/>
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART3_S2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit."/>
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle."/>
      </BitField>
      <BitField start="2" size="1" name="BRK13">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long."/>
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long."/>
      </BitField>
      <BitField start="3" size="1" name="RWUID">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character."/>
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character."/>
      </BitField>
      <BitField start="4" size="1" name="RXINV">
        <Enum name="0" start="0b0" description="Receive data is not inverted."/>
        <Enum name="1" start="0b1" description="Receive data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="MSBF">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0."/>
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]."/>
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred."/>
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART3_C3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled."/>
      </BitField>
      <BitField start="1" size="1" name="FEIE">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled."/>
      </BitField>
      <BitField start="2" size="1" name="NEIE">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled."/>
      </BitField>
      <BitField start="3" size="1" name="ORIE">
        <Enum name="0" start="0b0" description="OR interrupts are disabled."/>
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled."/>
      </BitField>
      <BitField start="4" size="1" name="TXINV">
        <Enum name="0" start="0b0" description="Transmit data is not inverted."/>
        <Enum name="1" start="0b1" description="Transmit data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="TXDIR">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode."/>
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode."/>
      </BitField>
      <BitField start="6" size="1" name="T8"/>
      <BitField start="7" size="1" name="R8"/>
    </Register>
    <Register start="+0x7" size="1" name="UART3_D" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT"/>
    </Register>
    <Register start="+0x8" size="1" name="UART3_MA1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0x9" size="1" name="UART3_MA2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0xA" size="1" name="UART3_C4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA"/>
      <BitField start="5" size="1" name="M10">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission."/>
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission."/>
      </BitField>
      <BitField start="6" size="1" name="MAEN2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
      <BitField start="7" size="1" name="MAEN1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART3_C5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RDMAS">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
      <BitField start="7" size="1" name="TDMAS">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART3_ED" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error."/>
        <Enum name="1" start="0b1" description="The dataword was received with a parity error."/>
      </BitField>
      <BitField start="7" size="1" name="NOISY">
        <Enum name="0" start="0b0" description="The dataword was received without noise."/>
        <Enum name="1" start="0b1" description="The data was received with noise."/>
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART3_MODEM" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter."/>
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission."/>
      </BitField>
      <BitField start="1" size="1" name="TXRTSE">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS."/>
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) (FIFO)"/>
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low."/>
        <Enum name="1" start="0b1" description="Transmitter RTS is active high."/>
      </BitField>
      <BitField start="3" size="1" name="RXRTSE">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS."/>
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART3_PFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="3" size="1" name="RXFE">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)"/>
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE."/>
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="7" size="1" name="TXFE">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)."/>
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE."/>
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART3_CFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="1" size="1" name="TXOFE">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="2" size="1" name="RXOFE">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out."/>
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out."/>
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART3_SFIFO" access="Read/Write" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="TXOF">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="2" size="1" name="RXOF">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="6" size="1" name="RXEMPT">
        <Enum name="0" start="0b0" description="Receive buffer is not empty."/>
        <Enum name="1" start="0b1" description="Receive buffer is empty."/>
      </BitField>
      <BitField start="7" size="1" name="TXEMPT">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty."/>
        <Enum name="1" start="0b1" description="Transmit buffer is empty."/>
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART3_TWFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER"/>
    </Register>
    <Register start="+0x14" size="1" name="UART3_TCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT"/>
    </Register>
    <Register start="+0x15" size="1" name="UART3_RWFIFO" access="Read/Write" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER"/>
    </Register>
    <Register start="+0x16" size="1" name="UART3_RCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT"/>
    </Register>
    <Register start="+0x18" size="1" name="UART3_C7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="ISO_7816E">
        <Enum name="0" start="0b0" description="ISO-7816 functionality is turned off/not enabled."/>
        <Enum name="1" start="0b1" description="ISO-7816 functionality is turned on/enabled."/>
      </BitField>
      <BitField start="1" size="1" name="TTYPE">
        <Enum name="0" start="0b0" description="T = 0 per the ISO-7816 specification."/>
        <Enum name="1" start="0b1" description="T = 1 per the ISO-7816 specification."/>
      </BitField>
      <BitField start="2" size="1" name="INIT">
        <Enum name="0" start="0b0" description="Normal operating mode. Receiver does not seek to identify initial character."/>
        <Enum name="1" start="0b1" description="Receiver searches for initial character."/>
      </BitField>
      <BitField start="3" size="1" name="ANACK">
        <Enum name="0" start="0b0" description="No NACK is automatically generated."/>
        <Enum name="1" start="0b1" description="A NACK is automatically generated if a parity error is detected or if an invalid initial character is detected."/>
      </BitField>
      <BitField start="4" size="1" name="ONACK">
        <Enum name="0" start="0b0" description="The received data does not generate a NACK when the receipt of the data results in an overflow event."/>
        <Enum name="1" start="0b1" description="If the receiver buffer overflows, a NACK is automatically sent on a received character."/>
      </BitField>
    </Register>
    <Register start="+0x19" size="1" name="UART3_IE7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[RXT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[RXT] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="1" size="1" name="TXTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[TXT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[TXT] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="2" size="1" name="GTVE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[GTV] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[GTV] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="4" size="1" name="INITDE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[INITD] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[INITD] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="5" size="1" name="BWTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[BWT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[BWT] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="6" size="1" name="CWTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[CWT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[CWT] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="7" size="1" name="WTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[WT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[WT] results in the generation of an interrupt."/>
      </BitField>
    </Register>
    <Register start="+0x1A" size="1" name="UART3_IS7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXT">
        <Enum name="0" start="0b0" description="The number of consecutive NACKS generated as a result of parity errors and buffer overruns is less than or equal to the value in ET7816[RXTHRESHOLD]."/>
        <Enum name="1" start="0b1" description="The number of consecutive NACKS generated as a result of parity errors and buffer overruns is greater than the value in ET7816[RXTHRESHOLD]."/>
      </BitField>
      <BitField start="1" size="1" name="TXT">
        <Enum name="0" start="0b0" description="The number of retries and corresponding NACKS does not exceed the value in ET7816[TXTHRESHOLD]."/>
        <Enum name="1" start="0b1" description="The number of retries and corresponding NACKS exceeds the value in ET7816[TXTHRESHOLD]."/>
      </BitField>
      <BitField start="2" size="1" name="GTV">
        <Enum name="0" start="0b0" description="A guard time (GT, CGT, or BGT) has not been violated."/>
        <Enum name="1" start="0b1" description="A guard time (GT, CGT, or BGT) has been violated."/>
      </BitField>
      <BitField start="4" size="1" name="INITD">
        <Enum name="0" start="0b0" description="A valid initial character has not been received."/>
        <Enum name="1" start="0b1" description="A valid initial character has been received."/>
      </BitField>
      <BitField start="5" size="1" name="BWT">
        <Enum name="0" start="0b0" description="Block wait time (BWT) has not been violated."/>
        <Enum name="1" start="0b1" description="Block wait time (BWT) has been violated."/>
      </BitField>
      <BitField start="6" size="1" name="CWT">
        <Enum name="0" start="0b0" description="Character wait time (CWT) has not been violated."/>
        <Enum name="1" start="0b1" description="Character wait time (CWT) has been violated."/>
      </BitField>
      <BitField start="7" size="1" name="WT">
        <Enum name="0" start="0b0" description="Wait time (WT) has not been violated."/>
        <Enum name="1" start="0b1" description="Wait time (WT) has been violated."/>
      </BitField>
    </Register>
    <Register start="+0x1B" size="1" name="UART3_WP7816T0" access="Read/Write" reset_value="0xA" reset_mask="0xFF">
      <BitField start="0" size="8" name="WI"/>
    </Register>
    <Register start="+0x1B" size="1" name="UART3_WP7816T1" access="Read/Write" reset_value="0xA" reset_mask="0xFF">
      <BitField start="0" size="4" name="BWI"/>
      <BitField start="4" size="4" name="CWI"/>
    </Register>
    <Register start="+0x1C" size="1" name="UART3_WN7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="GTN"/>
    </Register>
    <Register start="+0x1D" size="1" name="UART3_WF7816" access="Read/Write" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="GTFD"/>
    </Register>
    <Register start="+0x1E" size="1" name="UART3_ET7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="RXTHRESHOLD"/>
      <BitField start="4" size="4" name="TXTHRESHOLD">
        <Enum name="0" start="0b0" description="TXT asserts on the first NACK that is received."/>
        <Enum name="1" start="0b1" description="TXT asserts on the second NACK that is received."/>
      </BitField>
    </Register>
    <Register start="+0x1F" size="1" name="UART3_TL7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TLEN"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="VREF" start="0x4006F000">
    <Register start="+0" size="1" name="VREF_VREFH_TRM" access="Read/Write" reset_value="0" reset_mask="0x40">
      <BitField start="0" size="6" name="TRIM">
        <Enum name="000000" start="0b000000" description="Min"/>
        <Enum name="111111" start="0b111111" description="Max"/>
      </BitField>
      <BitField start="6" size="1" name="CHOPEN">
        <Enum name="0" start="0b0" description="Chop oscillator is disabled."/>
        <Enum name="1" start="0b1" description="Chop oscillator is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="VREF_VREFH_SC" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="MODE_LV">
        <Enum name="00" start="0b00" description="Bandgap on only, for stabilization and startup"/>
        <Enum name="01" start="0b01" description="High power buffer mode enabled"/>
        <Enum name="10" start="0b10" description="Low-power buffer mode enabled"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="2" size="1" name="VREFST">
        <Enum name="0" start="0b0" description="The module is disabled or not stable."/>
        <Enum name="1" start="0b1" description="The module is stable."/>
      </BitField>
      <BitField start="6" size="1" name="REGEN">
        <Enum name="0" start="0b0" description="Internal 1.75 V regulator is disabled."/>
        <Enum name="1" start="0b1" description="Internal 1.75 V regulator is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="VREFEN">
        <Enum name="0" start="0b0" description="The module is disabled."/>
        <Enum name="1" start="0b1" description="The module is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="VREF_VREFL_TRM" access="Read/Write" reset_value="0" reset_mask="0xF8">
      <BitField start="0" size="3" name="VREFL_TRIM"/>
      <BitField start="3" size="1" name="VREFL_EN">
        <Enum name="0" start="0b0" description="Disable"/>
        <Enum name="1" start="0b1" description="Enable"/>
      </BitField>
      <BitField start="4" size="1" name="VREFL_SEL">
        <Enum name="0" start="0b0" description="Internal reference"/>
        <Enum name="1" start="0b1" description="External reference"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP0" start="0x40072000">
    <Register start="+0" size="1" name="CMP0_CR0" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="HYSTCTR">
        <Enum name="00" start="0b00" description="Level 0"/>
        <Enum name="01" start="0b01" description="Level 1"/>
        <Enum name="10" start="0b10" description="Level 2"/>
        <Enum name="11" start="0b11" description="Level 3"/>
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT">
        <Enum name="000" start="0b000" description="Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a legal state, and is not recommended. If SE = 0, COUT = COUTA."/>
        <Enum name="001" start="0b001" description="One sample must agree. The comparator output is simply sampled."/>
        <Enum name="010" start="0b010" description="2 consecutive samples must agree."/>
        <Enum name="011" start="0b011" description="3 consecutive samples must agree."/>
        <Enum name="100" start="0b100" description="4 consecutive samples must agree."/>
        <Enum name="101" start="0b101" description="5 consecutive samples must agree."/>
        <Enum name="110" start="0b110" description="6 consecutive samples must agree."/>
        <Enum name="111" start="0b111" description="7 consecutive samples must agree."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="CMP0_CR1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EN">
        <Enum name="0" start="0b0" description="Analog Comparator is disabled."/>
        <Enum name="1" start="0b1" description="Analog Comparator is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="OPE">
        <Enum name="0" start="0b0" description="CMPO is not available on the associated CMPO output pin."/>
        <Enum name="1" start="0b1" description="CMPO is available on the associated CMPO output pin."/>
      </BitField>
      <BitField start="2" size="1" name="COS">
        <Enum name="0" start="0b0" description="Set the filtered comparator output (CMPO) to equal COUT."/>
        <Enum name="1" start="0b1" description="Set the unfiltered comparator output (CMPO) to equal COUTA."/>
      </BitField>
      <BitField start="3" size="1" name="INV">
        <Enum name="0" start="0b0" description="Does not invert the comparator output."/>
        <Enum name="1" start="0b1" description="Inverts the comparator output."/>
      </BitField>
      <BitField start="4" size="1" name="PMODE">
        <Enum name="0" start="0b0" description="Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption."/>
        <Enum name="1" start="0b1" description="High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption."/>
      </BitField>
      <BitField start="5" size="1" name="TRIGM">
        <Enum name="0" start="0b0" description="Trigger mode is disabled."/>
        <Enum name="1" start="0b1" description="Trigger mode is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="WE">
        <Enum name="0" start="0b0" description="Windowing mode is not selected."/>
        <Enum name="1" start="0b1" description="Windowing mode is selected."/>
      </BitField>
      <BitField start="7" size="1" name="SE">
        <Enum name="0" start="0b0" description="Sampling mode is not selected."/>
        <Enum name="1" start="0b1" description="Sampling mode is selected."/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="CMP0_FPR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FILT_PER"/>
    </Register>
    <Register start="+0x3" size="1" name="CMP0_SCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="COUT"/>
      <BitField start="1" size="1" name="CFF">
        <Enum name="0" start="0b0" description="Falling-edge on COUT has not been detected."/>
        <Enum name="1" start="0b1" description="Falling-edge on COUT has occurred."/>
      </BitField>
      <BitField start="2" size="1" name="CFR">
        <Enum name="0" start="0b0" description="Rising-edge on COUT has not been detected."/>
        <Enum name="1" start="0b1" description="Rising-edge on COUT has occurred."/>
      </BitField>
      <BitField start="3" size="1" name="IEF">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="4" size="1" name="IER">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="DMA is disabled."/>
        <Enum name="1" start="0b1" description="DMA is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="CMP0_DACCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="VOSEL"/>
      <BitField start="6" size="1" name="VRSEL">
        <Enum name="0" start="0b0" description="V is selected as resistor ladder network supply reference V. in1 in"/>
        <Enum name="1" start="0b1" description="V is selected as resistor ladder network supply reference V. in2 in"/>
      </BitField>
      <BitField start="7" size="1" name="DACEN">
        <Enum name="0" start="0b0" description="DAC is disabled."/>
        <Enum name="1" start="0b1" description="DAC is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="CMP0_MUXCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="MSEL">
        <Enum name="000" start="0b000" description="IN0"/>
        <Enum name="001" start="0b001" description="IN1"/>
        <Enum name="010" start="0b010" description="IN2"/>
        <Enum name="011" start="0b011" description="IN3"/>
        <Enum name="100" start="0b100" description="IN4"/>
        <Enum name="101" start="0b101" description="IN5"/>
        <Enum name="110" start="0b110" description="IN6"/>
        <Enum name="111" start="0b111" description="IN7"/>
      </BitField>
      <BitField start="3" size="3" name="PSEL">
        <Enum name="000" start="0b000" description="IN0"/>
        <Enum name="001" start="0b001" description="IN1"/>
        <Enum name="010" start="0b010" description="IN2"/>
        <Enum name="011" start="0b011" description="IN3"/>
        <Enum name="100" start="0b100" description="IN4"/>
        <Enum name="101" start="0b101" description="IN5"/>
        <Enum name="110" start="0b110" description="IN6"/>
        <Enum name="111" start="0b111" description="IN7"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP1" start="0x40072008">
    <Register start="+0" size="1" name="CMP1_CR0" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="HYSTCTR">
        <Enum name="00" start="0b00" description="Level 0"/>
        <Enum name="01" start="0b01" description="Level 1"/>
        <Enum name="10" start="0b10" description="Level 2"/>
        <Enum name="11" start="0b11" description="Level 3"/>
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT">
        <Enum name="000" start="0b000" description="Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a legal state, and is not recommended. If SE = 0, COUT = COUTA."/>
        <Enum name="001" start="0b001" description="One sample must agree. The comparator output is simply sampled."/>
        <Enum name="010" start="0b010" description="2 consecutive samples must agree."/>
        <Enum name="011" start="0b011" description="3 consecutive samples must agree."/>
        <Enum name="100" start="0b100" description="4 consecutive samples must agree."/>
        <Enum name="101" start="0b101" description="5 consecutive samples must agree."/>
        <Enum name="110" start="0b110" description="6 consecutive samples must agree."/>
        <Enum name="111" start="0b111" description="7 consecutive samples must agree."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="CMP1_CR1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EN">
        <Enum name="0" start="0b0" description="Analog Comparator is disabled."/>
        <Enum name="1" start="0b1" description="Analog Comparator is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="OPE">
        <Enum name="0" start="0b0" description="CMPO is not available on the associated CMPO output pin."/>
        <Enum name="1" start="0b1" description="CMPO is available on the associated CMPO output pin."/>
      </BitField>
      <BitField start="2" size="1" name="COS">
        <Enum name="0" start="0b0" description="Set the filtered comparator output (CMPO) to equal COUT."/>
        <Enum name="1" start="0b1" description="Set the unfiltered comparator output (CMPO) to equal COUTA."/>
      </BitField>
      <BitField start="3" size="1" name="INV">
        <Enum name="0" start="0b0" description="Does not invert the comparator output."/>
        <Enum name="1" start="0b1" description="Inverts the comparator output."/>
      </BitField>
      <BitField start="4" size="1" name="PMODE">
        <Enum name="0" start="0b0" description="Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption."/>
        <Enum name="1" start="0b1" description="High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption."/>
      </BitField>
      <BitField start="5" size="1" name="TRIGM">
        <Enum name="0" start="0b0" description="Trigger mode is disabled."/>
        <Enum name="1" start="0b1" description="Trigger mode is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="WE">
        <Enum name="0" start="0b0" description="Windowing mode is not selected."/>
        <Enum name="1" start="0b1" description="Windowing mode is selected."/>
      </BitField>
      <BitField start="7" size="1" name="SE">
        <Enum name="0" start="0b0" description="Sampling mode is not selected."/>
        <Enum name="1" start="0b1" description="Sampling mode is selected."/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="CMP1_FPR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FILT_PER"/>
    </Register>
    <Register start="+0x3" size="1" name="CMP1_SCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="COUT"/>
      <BitField start="1" size="1" name="CFF">
        <Enum name="0" start="0b0" description="Falling-edge on COUT has not been detected."/>
        <Enum name="1" start="0b1" description="Falling-edge on COUT has occurred."/>
      </BitField>
      <BitField start="2" size="1" name="CFR">
        <Enum name="0" start="0b0" description="Rising-edge on COUT has not been detected."/>
        <Enum name="1" start="0b1" description="Rising-edge on COUT has occurred."/>
      </BitField>
      <BitField start="3" size="1" name="IEF">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="4" size="1" name="IER">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="DMA is disabled."/>
        <Enum name="1" start="0b1" description="DMA is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="CMP1_DACCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="VOSEL"/>
      <BitField start="6" size="1" name="VRSEL">
        <Enum name="0" start="0b0" description="V is selected as resistor ladder network supply reference V. in1 in"/>
        <Enum name="1" start="0b1" description="V is selected as resistor ladder network supply reference V. in2 in"/>
      </BitField>
      <BitField start="7" size="1" name="DACEN">
        <Enum name="0" start="0b0" description="DAC is disabled."/>
        <Enum name="1" start="0b1" description="DAC is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="CMP1_MUXCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="MSEL">
        <Enum name="000" start="0b000" description="IN0"/>
        <Enum name="001" start="0b001" description="IN1"/>
        <Enum name="010" start="0b010" description="IN2"/>
        <Enum name="011" start="0b011" description="IN3"/>
        <Enum name="100" start="0b100" description="IN4"/>
        <Enum name="101" start="0b101" description="IN5"/>
        <Enum name="110" start="0b110" description="IN6"/>
        <Enum name="111" start="0b111" description="IN7"/>
      </BitField>
      <BitField start="3" size="3" name="PSEL">
        <Enum name="000" start="0b000" description="IN0"/>
        <Enum name="001" start="0b001" description="IN1"/>
        <Enum name="010" start="0b010" description="IN2"/>
        <Enum name="011" start="0b011" description="IN3"/>
        <Enum name="100" start="0b100" description="IN4"/>
        <Enum name="101" start="0b101" description="IN5"/>
        <Enum name="110" start="0b110" description="IN6"/>
        <Enum name="111" start="0b111" description="IN7"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI0" start="0x40075000">
    <Register start="+0" size="1" name="SPI0_S" access="ReadOnly" reset_value="0x20" reset_mask="0xFF">
      <BitField start="0" size="1" name="RFIFOEF">
        <Enum name="0" start="0b0" description="Read FIFO has data. Reads of the DH:DL registers in 16-bit mode or the DL register in 8-bit mode will empty the read FIFO."/>
        <Enum name="1" start="0b1" description="Read FIFO is empty."/>
      </BitField>
      <BitField start="1" size="1" name="TXFULLF">
        <Enum name="0" start="0b0" description="Transmit FIFO has less than 8 bytes"/>
        <Enum name="1" start="0b1" description="Transmit FIFO has 8 bytes of data"/>
      </BitField>
      <BitField start="2" size="1" name="TNEAREF">
        <Enum name="0" start="0b0" description="Transmit FIFO has more than 16 bits (when C3[5] is 0) or more than 32 bits (when C3[5] is 1) remaining to transmit"/>
        <Enum name="1" start="0b1" description="Transmit FIFO has an amount of data equal to or less than 16 bits (when C3[5] is 0) or 32 bits (when C3[5] is 1) remaining to transmit"/>
      </BitField>
      <BitField start="3" size="1" name="RNFULLF">
        <Enum name="0" start="0b0" description="Receive FIFO has received less than 48 bits (when C3[4] is 0) or less than 32 bits (when C3[4] is 1)"/>
        <Enum name="1" start="0b1" description="Receive FIFO has received data of an amount equal to or greater than 48 bits (when C3[4] is 0) or 32 bits (when C3[4] is 1)"/>
      </BitField>
      <BitField start="4" size="1" name="MODF">
        <Enum name="0" start="0b0" description="No mode fault error"/>
        <Enum name="1" start="0b1" description="Mode fault error detected"/>
      </BitField>
      <BitField start="5" size="1" name="SPTEF">
        <Enum name="0" start="0b0" description="SPI transmit buffer not empty (when FIFOMODE is not present or is 0) or SPI FIFO not empty (when FIFOMODE is 1)"/>
        <Enum name="1" start="0b1" description="SPI transmit buffer empty (when FIFOMODE is not present or is 0) or SPI FIFO empty (when FIFOMODE is 1)"/>
      </BitField>
      <BitField start="6" size="1" name="SPMF">
        <Enum name="0" start="0b0" description="Value in the receive data buffer does not match the value in the MH:ML registers"/>
        <Enum name="1" start="0b1" description="Value in the receive data buffer matches the value in the MH:ML registers"/>
      </BitField>
      <BitField start="7" size="1" name="SPRF">
        <Enum name="0" start="0b0" description="No data available in the receive data buffer (when FIFOMODE is not present or is 0) or Read FIFO is not full (when FIFOMODE is 1)"/>
        <Enum name="1" start="0b1" description="Data available in the receive data buffer (when FIFOMODE is not present or is 0) or Read FIFO is full (when FIFOMODE is 1)"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="SPI0_BR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="SPR">
        <Enum name="0000" start="0b0000" description="Baud rate divisor is 2"/>
        <Enum name="0001" start="0b0001" description="Baud rate divisor is 4"/>
        <Enum name="0010" start="0b0010" description="Baud rate divisor is 8"/>
        <Enum name="0011" start="0b0011" description="Baud rate divisor is 16"/>
        <Enum name="0100" start="0b0100" description="Baud rate divisor is 32"/>
        <Enum name="0101" start="0b0101" description="Baud rate divisor is 64"/>
        <Enum name="0110" start="0b0110" description="Baud rate divisor is 128"/>
        <Enum name="0111" start="0b0111" description="Baud rate divisor is 256"/>
        <Enum name="1000" start="0b1000" description="Baud rate divisor is 512"/>
      </BitField>
      <BitField start="4" size="3" name="SPPR">
        <Enum name="000" start="0b000" description="Baud rate prescaler divisor is 1"/>
        <Enum name="001" start="0b001" description="Baud rate prescaler divisor is 2"/>
        <Enum name="010" start="0b010" description="Baud rate prescaler divisor is 3"/>
        <Enum name="011" start="0b011" description="Baud rate prescaler divisor is 4"/>
        <Enum name="100" start="0b100" description="Baud rate prescaler divisor is 5"/>
        <Enum name="101" start="0b101" description="Baud rate prescaler divisor is 6"/>
        <Enum name="110" start="0b110" description="Baud rate prescaler divisor is 7"/>
        <Enum name="111" start="0b111" description="Baud rate prescaler divisor is 8"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="SPI0_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SPC0">
        <Enum name="0" start="0b0" description="SPI uses separate pins for data input and data output (pin mode is normal). In master mode of operation: MISO is master in and MOSI is master out. In slave mode of operation: MISO is slave out and MOSI is slave in."/>
        <Enum name="1" start="0b1" description="SPI configured for single-wire bidirectional operation (pin mode is bidirectional). In master mode of operation: MISO is not used by SPI; MOSI is master in when BIDIROE is 0 or master I/O when BIDIROE is 1. In slave mode of operation: MISO is slave in when BIDIROE is 0 or slave I/O when BIDIROE is 1; MOSI is not used by SPI."/>
      </BitField>
      <BitField start="1" size="1" name="SPISWAI">
        <Enum name="0" start="0b0" description="SPI clocks continue to operate in wait mode"/>
        <Enum name="1" start="0b1" description="SPI clocks stop when the MCU enters wait mode"/>
      </BitField>
      <BitField start="2" size="1" name="RXDMAE">
        <Enum name="0" start="0b0" description="DMA request for receive is disabled and interrupt from SPRF is allowed"/>
        <Enum name="1" start="0b1" description="DMA request for receive is enabled and interrupt from SPRF is disabled"/>
      </BitField>
      <BitField start="3" size="1" name="BIDIROE">
        <Enum name="0" start="0b0" description="Output driver disabled so SPI data I/O pin acts as an input"/>
        <Enum name="1" start="0b1" description="SPI I/O pin enabled as an output"/>
      </BitField>
      <BitField start="4" size="1" name="MODFEN">
        <Enum name="0" start="0b0" description="Mode fault function disabled, master SS pin reverts to general-purpose I/O not controlled by SPI"/>
        <Enum name="1" start="0b1" description="Mode fault function enabled, master SS pin acts as the mode fault input or the slave select output"/>
      </BitField>
      <BitField start="5" size="1" name="TXDMAE">
        <Enum name="0" start="0b0" description="DMA request for transmit is disabled and interrupt from SPTEF is allowed"/>
        <Enum name="1" start="0b1" description="DMA request for transmit is enabled and interrupt from SPTEF is disabled"/>
      </BitField>
      <BitField start="6" size="1" name="SPIMODE">
        <Enum name="0" start="0b0" description="8-bit SPI shift register, match register, and buffers"/>
        <Enum name="1" start="0b1" description="16-bit SPI shift register, match register, and buffers"/>
      </BitField>
      <BitField start="7" size="1" name="SPMIE">
        <Enum name="0" start="0b0" description="Interrupts from SPMF inhibited (use polling)"/>
        <Enum name="1" start="0b1" description="When SPMF is 1, requests a hardware interrupt"/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="SPI0_C1" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="LSBFE">
        <Enum name="0" start="0b0" description="SPI serial data transfers start with most significant bit"/>
        <Enum name="1" start="0b1" description="SPI serial data transfers start with least significant bit"/>
      </BitField>
      <BitField start="1" size="1" name="SSOE">
        <Enum name="0" start="0b0" description="When MODFEN is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When MODFEN is 1: In master mode, SS pin function is SS input for mode fault. In slave mode, SS pin function is slave select input."/>
        <Enum name="1" start="0b1" description="When MODFEN is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When MODFEN is 1: In master mode, SS pin function is automatic SS output. In slave mode: SS pin function is slave select input."/>
      </BitField>
      <BitField start="2" size="1" name="CPHA">
        <Enum name="0" start="0b0" description="First edge on SPSCK occurs at the middle of the first cycle of a data transfer"/>
        <Enum name="1" start="0b1" description="First edge on SPSCK occurs at the start of the first cycle of a data transfer"/>
      </BitField>
      <BitField start="3" size="1" name="CPOL">
        <Enum name="0" start="0b0" description="Active-high SPI clock (idles low)"/>
        <Enum name="1" start="0b1" description="Active-low SPI clock (idles high)"/>
      </BitField>
      <BitField start="4" size="1" name="MSTR">
        <Enum name="0" start="0b0" description="SPI module configured as a slave SPI device"/>
        <Enum name="1" start="0b1" description="SPI module configured as a master SPI device"/>
      </BitField>
      <BitField start="5" size="1" name="SPTIE">
        <Enum name="0" start="0b0" description="Interrupts from SPTEF inhibited (use polling)"/>
        <Enum name="1" start="0b1" description="When SPTEF is 1, hardware interrupt requested"/>
      </BitField>
      <BitField start="6" size="1" name="SPE">
        <Enum name="0" start="0b0" description="SPI system inactive"/>
        <Enum name="1" start="0b1" description="SPI system enabled"/>
      </BitField>
      <BitField start="7" size="1" name="SPIE">
        <Enum name="0" start="0b0" description="Interrupts from SPRF and MODF are inhibited-use polling (when FIFOMODE is not present or is 0) or Read FIFO Full Interrupts are disabled (when FIFOMODE is 1)"/>
        <Enum name="1" start="0b1" description="Request a hardware interrupt when SPRF or MODF is 1 (when FIFOMODE is not present or is 0) or Read FIFO Full Interrupts are enabled (when FIFOMODE is 1)"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="SPI0_ML" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits"/>
    </Register>
    <Register start="+0x5" size="1" name="SPI0_MH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits"/>
    </Register>
    <Register start="+0x6" size="1" name="SPI0_DL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits"/>
    </Register>
    <Register start="+0x7" size="1" name="SPI0_DH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits"/>
    </Register>
    <Register start="+0xA" size="1" name="SPI0_CI" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SPRFCI"/>
      <BitField start="1" size="1" name="SPTEFCI"/>
      <BitField start="2" size="1" name="RNFULLFCI"/>
      <BitField start="3" size="1" name="TNEAREFCI"/>
      <BitField start="4" size="1" name="RXFOF">
        <Enum name="0" start="0b0" description="Receive FIFO overflow condition has not occurred"/>
        <Enum name="1" start="0b1" description="Receive FIFO overflow condition occurred"/>
      </BitField>
      <BitField start="5" size="1" name="TXFOF">
        <Enum name="0" start="0b0" description="Transmit FIFO overflow condition has not occurred"/>
        <Enum name="1" start="0b1" description="Transmit FIFO overflow condition occurred"/>
      </BitField>
      <BitField start="6" size="1" name="RXFERR">
        <Enum name="0" start="0b0" description="No receive FIFO error occurred"/>
        <Enum name="1" start="0b1" description="A receive FIFO error occurred"/>
      </BitField>
      <BitField start="7" size="1" name="TXFERR">
        <Enum name="0" start="0b0" description="No transmit FIFO error occurred"/>
        <Enum name="1" start="0b1" description="A transmit FIFO error occurred"/>
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="SPI0_C3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="FIFOMODE">
        <Enum name="0" start="0b0" description="Buffer mode disabled"/>
        <Enum name="1" start="0b1" description="Data available in the receive data buffer"/>
      </BitField>
      <BitField start="1" size="1" name="RNFULLIEN">
        <Enum name="0" start="0b0" description="No interrupt upon RNFULLF being set"/>
        <Enum name="1" start="0b1" description="Enable interrupts upon RNFULLF being set"/>
      </BitField>
      <BitField start="2" size="1" name="TNEARIEN">
        <Enum name="0" start="0b0" description="No interrupt upon TNEAREF being set"/>
        <Enum name="1" start="0b1" description="Enable interrupts upon TNEAREF being set"/>
      </BitField>
      <BitField start="3" size="1" name="INTCLR">
        <Enum name="0" start="0b0" description="These interrupts are cleared when the corresponding flags are cleared depending on the state of the FIFOs"/>
        <Enum name="1" start="0b1" description="These interrupts are cleared by writing the corresponding bits in the CI register"/>
      </BitField>
      <BitField start="4" size="1" name="RNFULLF_MARK">
        <Enum name="0" start="0b0" description="RNFULLF is set when the receive FIFO has 48 bits or more"/>
        <Enum name="1" start="0b1" description="RNFULLF is set when the receive FIFO has 32 bits or more"/>
      </BitField>
      <BitField start="5" size="1" name="TNEAREF_MARK">
        <Enum name="0" start="0b0" description="TNEAREF is set when the transmit FIFO has 16 bits or less"/>
        <Enum name="1" start="0b1" description="TNEAREF is set when the transmit FIFO has 32 bits or less"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI1" start="0x40076000">
    <Register start="+0" size="1" name="SPI1_S" access="ReadOnly" reset_value="0x20" reset_mask="0xFF">
      <BitField start="0" size="1" name="RFIFOEF">
        <Enum name="0" start="0b0" description="Read FIFO has data. Reads of the DH:DL registers in 16-bit mode or the DL register in 8-bit mode will empty the read FIFO."/>
        <Enum name="1" start="0b1" description="Read FIFO is empty."/>
      </BitField>
      <BitField start="1" size="1" name="TXFULLF">
        <Enum name="0" start="0b0" description="Transmit FIFO has less than 8 bytes"/>
        <Enum name="1" start="0b1" description="Transmit FIFO has 8 bytes of data"/>
      </BitField>
      <BitField start="2" size="1" name="TNEAREF">
        <Enum name="0" start="0b0" description="Transmit FIFO has more than 16 bits (when C3[5] is 0) or more than 32 bits (when C3[5] is 1) remaining to transmit"/>
        <Enum name="1" start="0b1" description="Transmit FIFO has an amount of data equal to or less than 16 bits (when C3[5] is 0) or 32 bits (when C3[5] is 1) remaining to transmit"/>
      </BitField>
      <BitField start="3" size="1" name="RNFULLF">
        <Enum name="0" start="0b0" description="Receive FIFO has received less than 48 bits (when C3[4] is 0) or less than 32 bits (when C3[4] is 1)"/>
        <Enum name="1" start="0b1" description="Receive FIFO has received data of an amount equal to or greater than 48 bits (when C3[4] is 0) or 32 bits (when C3[4] is 1)"/>
      </BitField>
      <BitField start="4" size="1" name="MODF">
        <Enum name="0" start="0b0" description="No mode fault error"/>
        <Enum name="1" start="0b1" description="Mode fault error detected"/>
      </BitField>
      <BitField start="5" size="1" name="SPTEF">
        <Enum name="0" start="0b0" description="SPI transmit buffer not empty (when FIFOMODE is not present or is 0) or SPI FIFO not empty (when FIFOMODE is 1)"/>
        <Enum name="1" start="0b1" description="SPI transmit buffer empty (when FIFOMODE is not present or is 0) or SPI FIFO empty (when FIFOMODE is 1)"/>
      </BitField>
      <BitField start="6" size="1" name="SPMF">
        <Enum name="0" start="0b0" description="Value in the receive data buffer does not match the value in the MH:ML registers"/>
        <Enum name="1" start="0b1" description="Value in the receive data buffer matches the value in the MH:ML registers"/>
      </BitField>
      <BitField start="7" size="1" name="SPRF">
        <Enum name="0" start="0b0" description="No data available in the receive data buffer (when FIFOMODE is not present or is 0) or Read FIFO is not full (when FIFOMODE is 1)"/>
        <Enum name="1" start="0b1" description="Data available in the receive data buffer (when FIFOMODE is not present or is 0) or Read FIFO is full (when FIFOMODE is 1)"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="SPI1_BR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="SPR">
        <Enum name="0000" start="0b0000" description="Baud rate divisor is 2"/>
        <Enum name="0001" start="0b0001" description="Baud rate divisor is 4"/>
        <Enum name="0010" start="0b0010" description="Baud rate divisor is 8"/>
        <Enum name="0011" start="0b0011" description="Baud rate divisor is 16"/>
        <Enum name="0100" start="0b0100" description="Baud rate divisor is 32"/>
        <Enum name="0101" start="0b0101" description="Baud rate divisor is 64"/>
        <Enum name="0110" start="0b0110" description="Baud rate divisor is 128"/>
        <Enum name="0111" start="0b0111" description="Baud rate divisor is 256"/>
        <Enum name="1000" start="0b1000" description="Baud rate divisor is 512"/>
      </BitField>
      <BitField start="4" size="3" name="SPPR">
        <Enum name="000" start="0b000" description="Baud rate prescaler divisor is 1"/>
        <Enum name="001" start="0b001" description="Baud rate prescaler divisor is 2"/>
        <Enum name="010" start="0b010" description="Baud rate prescaler divisor is 3"/>
        <Enum name="011" start="0b011" description="Baud rate prescaler divisor is 4"/>
        <Enum name="100" start="0b100" description="Baud rate prescaler divisor is 5"/>
        <Enum name="101" start="0b101" description="Baud rate prescaler divisor is 6"/>
        <Enum name="110" start="0b110" description="Baud rate prescaler divisor is 7"/>
        <Enum name="111" start="0b111" description="Baud rate prescaler divisor is 8"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="SPI1_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SPC0">
        <Enum name="0" start="0b0" description="SPI uses separate pins for data input and data output (pin mode is normal). In master mode of operation: MISO is master in and MOSI is master out. In slave mode of operation: MISO is slave out and MOSI is slave in."/>
        <Enum name="1" start="0b1" description="SPI configured for single-wire bidirectional operation (pin mode is bidirectional). In master mode of operation: MISO is not used by SPI; MOSI is master in when BIDIROE is 0 or master I/O when BIDIROE is 1. In slave mode of operation: MISO is slave in when BIDIROE is 0 or slave I/O when BIDIROE is 1; MOSI is not used by SPI."/>
      </BitField>
      <BitField start="1" size="1" name="SPISWAI">
        <Enum name="0" start="0b0" description="SPI clocks continue to operate in wait mode"/>
        <Enum name="1" start="0b1" description="SPI clocks stop when the MCU enters wait mode"/>
      </BitField>
      <BitField start="2" size="1" name="RXDMAE">
        <Enum name="0" start="0b0" description="DMA request for receive is disabled and interrupt from SPRF is allowed"/>
        <Enum name="1" start="0b1" description="DMA request for receive is enabled and interrupt from SPRF is disabled"/>
      </BitField>
      <BitField start="3" size="1" name="BIDIROE">
        <Enum name="0" start="0b0" description="Output driver disabled so SPI data I/O pin acts as an input"/>
        <Enum name="1" start="0b1" description="SPI I/O pin enabled as an output"/>
      </BitField>
      <BitField start="4" size="1" name="MODFEN">
        <Enum name="0" start="0b0" description="Mode fault function disabled, master SS pin reverts to general-purpose I/O not controlled by SPI"/>
        <Enum name="1" start="0b1" description="Mode fault function enabled, master SS pin acts as the mode fault input or the slave select output"/>
      </BitField>
      <BitField start="5" size="1" name="TXDMAE">
        <Enum name="0" start="0b0" description="DMA request for transmit is disabled and interrupt from SPTEF is allowed"/>
        <Enum name="1" start="0b1" description="DMA request for transmit is enabled and interrupt from SPTEF is disabled"/>
      </BitField>
      <BitField start="6" size="1" name="SPIMODE">
        <Enum name="0" start="0b0" description="8-bit SPI shift register, match register, and buffers"/>
        <Enum name="1" start="0b1" description="16-bit SPI shift register, match register, and buffers"/>
      </BitField>
      <BitField start="7" size="1" name="SPMIE">
        <Enum name="0" start="0b0" description="Interrupts from SPMF inhibited (use polling)"/>
        <Enum name="1" start="0b1" description="When SPMF is 1, requests a hardware interrupt"/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="SPI1_C1" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="LSBFE">
        <Enum name="0" start="0b0" description="SPI serial data transfers start with most significant bit"/>
        <Enum name="1" start="0b1" description="SPI serial data transfers start with least significant bit"/>
      </BitField>
      <BitField start="1" size="1" name="SSOE">
        <Enum name="0" start="0b0" description="When MODFEN is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When MODFEN is 1: In master mode, SS pin function is SS input for mode fault. In slave mode, SS pin function is slave select input."/>
        <Enum name="1" start="0b1" description="When MODFEN is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When MODFEN is 1: In master mode, SS pin function is automatic SS output. In slave mode: SS pin function is slave select input."/>
      </BitField>
      <BitField start="2" size="1" name="CPHA">
        <Enum name="0" start="0b0" description="First edge on SPSCK occurs at the middle of the first cycle of a data transfer"/>
        <Enum name="1" start="0b1" description="First edge on SPSCK occurs at the start of the first cycle of a data transfer"/>
      </BitField>
      <BitField start="3" size="1" name="CPOL">
        <Enum name="0" start="0b0" description="Active-high SPI clock (idles low)"/>
        <Enum name="1" start="0b1" description="Active-low SPI clock (idles high)"/>
      </BitField>
      <BitField start="4" size="1" name="MSTR">
        <Enum name="0" start="0b0" description="SPI module configured as a slave SPI device"/>
        <Enum name="1" start="0b1" description="SPI module configured as a master SPI device"/>
      </BitField>
      <BitField start="5" size="1" name="SPTIE">
        <Enum name="0" start="0b0" description="Interrupts from SPTEF inhibited (use polling)"/>
        <Enum name="1" start="0b1" description="When SPTEF is 1, hardware interrupt requested"/>
      </BitField>
      <BitField start="6" size="1" name="SPE">
        <Enum name="0" start="0b0" description="SPI system inactive"/>
        <Enum name="1" start="0b1" description="SPI system enabled"/>
      </BitField>
      <BitField start="7" size="1" name="SPIE">
        <Enum name="0" start="0b0" description="Interrupts from SPRF and MODF are inhibited-use polling (when FIFOMODE is not present or is 0) or Read FIFO Full Interrupts are disabled (when FIFOMODE is 1)"/>
        <Enum name="1" start="0b1" description="Request a hardware interrupt when SPRF or MODF is 1 (when FIFOMODE is not present or is 0) or Read FIFO Full Interrupts are enabled (when FIFOMODE is 1)"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="SPI1_ML" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits"/>
    </Register>
    <Register start="+0x5" size="1" name="SPI1_MH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits"/>
    </Register>
    <Register start="+0x6" size="1" name="SPI1_DL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits"/>
    </Register>
    <Register start="+0x7" size="1" name="SPI1_DH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits"/>
    </Register>
    <Register start="+0xA" size="1" name="SPI1_CI" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SPRFCI"/>
      <BitField start="1" size="1" name="SPTEFCI"/>
      <BitField start="2" size="1" name="RNFULLFCI"/>
      <BitField start="3" size="1" name="TNEAREFCI"/>
      <BitField start="4" size="1" name="RXFOF">
        <Enum name="0" start="0b0" description="Receive FIFO overflow condition has not occurred"/>
        <Enum name="1" start="0b1" description="Receive FIFO overflow condition occurred"/>
      </BitField>
      <BitField start="5" size="1" name="TXFOF">
        <Enum name="0" start="0b0" description="Transmit FIFO overflow condition has not occurred"/>
        <Enum name="1" start="0b1" description="Transmit FIFO overflow condition occurred"/>
      </BitField>
      <BitField start="6" size="1" name="RXFERR">
        <Enum name="0" start="0b0" description="No receive FIFO error occurred"/>
        <Enum name="1" start="0b1" description="A receive FIFO error occurred"/>
      </BitField>
      <BitField start="7" size="1" name="TXFERR">
        <Enum name="0" start="0b0" description="No transmit FIFO error occurred"/>
        <Enum name="1" start="0b1" description="A transmit FIFO error occurred"/>
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="SPI1_C3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="FIFOMODE">
        <Enum name="0" start="0b0" description="Buffer mode disabled"/>
        <Enum name="1" start="0b1" description="Data available in the receive data buffer"/>
      </BitField>
      <BitField start="1" size="1" name="RNFULLIEN">
        <Enum name="0" start="0b0" description="No interrupt upon RNFULLF being set"/>
        <Enum name="1" start="0b1" description="Enable interrupts upon RNFULLF being set"/>
      </BitField>
      <BitField start="2" size="1" name="TNEARIEN">
        <Enum name="0" start="0b0" description="No interrupt upon TNEAREF being set"/>
        <Enum name="1" start="0b1" description="Enable interrupts upon TNEAREF being set"/>
      </BitField>
      <BitField start="3" size="1" name="INTCLR">
        <Enum name="0" start="0b0" description="These interrupts are cleared when the corresponding flags are cleared depending on the state of the FIFOs"/>
        <Enum name="1" start="0b1" description="These interrupts are cleared by writing the corresponding bits in the CI register"/>
      </BitField>
      <BitField start="4" size="1" name="RNFULLF_MARK">
        <Enum name="0" start="0b0" description="RNFULLF is set when the receive FIFO has 48 bits or more"/>
        <Enum name="1" start="0b1" description="RNFULLF is set when the receive FIFO has 32 bits or more"/>
      </BitField>
      <BitField start="5" size="1" name="TNEAREF_MARK">
        <Enum name="0" start="0b0" description="TNEAREF is set when the transmit FIFO has 16 bits or less"/>
        <Enum name="1" start="0b1" description="TNEAREF is set when the transmit FIFO has 32 bits or less"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RCM" start="0x4007B000">
    <Register start="+0" size="1" name="RCM_SRS0" access="ReadOnly" reset_value="0x82" reset_mask="0xFF">
      <BitField start="0" size="1" name="WAKEUP">
        <Enum name="0" start="0b0" description="Reset not caused by wakeup source"/>
        <Enum name="1" start="0b1" description="Reset caused by wakeup source"/>
      </BitField>
      <BitField start="1" size="1" name="LVD">
        <Enum name="0" start="0b0" description="Reset not caused by LVD trip or POR"/>
        <Enum name="1" start="0b1" description="Reset caused by LVD trip or POR"/>
      </BitField>
      <BitField start="2" size="1" name="LOC">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of external clock."/>
        <Enum name="1" start="0b1" description="Reset caused by a loss of external clock."/>
      </BitField>
      <BitField start="3" size="1" name="LOL">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of lock in the PLL"/>
        <Enum name="1" start="0b1" description="Reset caused by a loss of lock in the PLL"/>
      </BitField>
      <BitField start="5" size="1" name="WDOG">
        <Enum name="0" start="0b0" description="Reset not caused by watchdog timeout"/>
        <Enum name="1" start="0b1" description="Reset caused by watchdog timeout"/>
      </BitField>
      <BitField start="6" size="1" name="PIN">
        <Enum name="0" start="0b0" description="Reset not caused by external reset pin"/>
        <Enum name="1" start="0b1" description="Reset caused by external reset pin"/>
      </BitField>
      <BitField start="7" size="1" name="POR">
        <Enum name="0" start="0b0" description="Reset not caused by POR"/>
        <Enum name="1" start="0b1" description="Reset caused by POR"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="RCM_SRS1" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="1" name="LOCKUP">
        <Enum name="0" start="0b0" description="Reset not caused by core LOCKUP event"/>
        <Enum name="1" start="0b1" description="Reset caused by core LOCKUP event"/>
      </BitField>
      <BitField start="2" size="1" name="SW">
        <Enum name="0" start="0b0" description="Reset not caused by software setting of SYSRESETREQ bit"/>
        <Enum name="1" start="0b1" description="Reset caused by software setting of SYSRESETREQ bit"/>
      </BitField>
      <BitField start="3" size="1" name="MDM_AP">
        <Enum name="0" start="0b0" description="Reset not caused by host debugger system setting of the System Reset Request bit"/>
        <Enum name="1" start="0b1" description="Reset caused by host debugger system setting of the System Reset Request bit"/>
      </BitField>
      <BitField start="5" size="1" name="SACKERR">
        <Enum name="0" start="0b0" description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode"/>
        <Enum name="1" start="0b1" description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="RCM_RPFC" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="RSTFLTSRW">
        <Enum name="00" start="0b00" description="All filtering disabled"/>
        <Enum name="01" start="0b01" description="Bus clock filter enabled for normal operation"/>
        <Enum name="10" start="0b10" description="LPO clock filter enabled for normal operation"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="2" size="1" name="RSTFLTSS">
        <Enum name="0" start="0b0" description="All filtering disabled"/>
        <Enum name="1" start="0b1" description="LPO clock filter enabled"/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="RCM_RPFW" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="RSTFLTSEL">
        <Enum name="00000" start="0b00000" description="Bus clock filter count is 1"/>
        <Enum name="00001" start="0b00001" description="Bus clock filter count is 2"/>
        <Enum name="00010" start="0b00010" description="Bus clock filter count is 3"/>
        <Enum name="00011" start="0b00011" description="Bus clock filter count is 4"/>
        <Enum name="00100" start="0b00100" description="Bus clock filter count is 5"/>
        <Enum name="00101" start="0b00101" description="Bus clock filter count is 6"/>
        <Enum name="00110" start="0b00110" description="Bus clock filter count is 7"/>
        <Enum name="00111" start="0b00111" description="Bus clock filter count is 8"/>
        <Enum name="01000" start="0b01000" description="Bus clock filter count is 9"/>
        <Enum name="01001" start="0b01001" description="Bus clock filter count is 10"/>
        <Enum name="01010" start="0b01010" description="Bus clock filter count is 11"/>
        <Enum name="01011" start="0b01011" description="Bus clock filter count is 12"/>
        <Enum name="01100" start="0b01100" description="Bus clock filter count is 13"/>
        <Enum name="01101" start="0b01101" description="Bus clock filter count is 14"/>
        <Enum name="01110" start="0b01110" description="Bus clock filter count is 15"/>
        <Enum name="01111" start="0b01111" description="Bus clock filter count is 16"/>
        <Enum name="10000" start="0b10000" description="Bus clock filter count is 17"/>
        <Enum name="10001" start="0b10001" description="Bus clock filter count is 18"/>
        <Enum name="10010" start="0b10010" description="Bus clock filter count is 19"/>
        <Enum name="10011" start="0b10011" description="Bus clock filter count is 20"/>
        <Enum name="10100" start="0b10100" description="Bus clock filter count is 21"/>
        <Enum name="10101" start="0b10101" description="Bus clock filter count is 22"/>
        <Enum name="10110" start="0b10110" description="Bus clock filter count is 23"/>
        <Enum name="10111" start="0b10111" description="Bus clock filter count is 24"/>
        <Enum name="11000" start="0b11000" description="Bus clock filter count is 25"/>
        <Enum name="11001" start="0b11001" description="Bus clock filter count is 26"/>
        <Enum name="11010" start="0b11010" description="Bus clock filter count is 27"/>
        <Enum name="11011" start="0b11011" description="Bus clock filter count is 28"/>
        <Enum name="11100" start="0b11100" description="Bus clock filter count is 29"/>
        <Enum name="11101" start="0b11101" description="Bus clock filter count is 30"/>
        <Enum name="11110" start="0b11110" description="Bus clock filter count is 31"/>
        <Enum name="11111" start="0b11111" description="Bus clock filter count is 32"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LLWU" start="0x4007C000">
    <Register start="+0" size="1" name="LLWU_PE1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE0">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="2" size="2" name="WUPE1">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="4" size="2" name="WUPE2">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="6" size="2" name="WUPE3">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="LLWU_PE2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE4">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="2" size="2" name="WUPE5">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="4" size="2" name="WUPE6">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="6" size="2" name="WUPE7">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="LLWU_PE3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE8">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="2" size="2" name="WUPE9">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="4" size="2" name="WUPE10">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="6" size="2" name="WUPE11">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="LLWU_PE4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE12">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="2" size="2" name="WUPE13">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="4" size="2" name="WUPE14">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="6" size="2" name="WUPE15">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="LLWU_ME" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUME0">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="1" size="1" name="WUME1">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="2" size="1" name="WUME2">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="3" size="1" name="WUME3">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="4" size="1" name="WUME4">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="5" size="1" name="WUME5">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="6" size="1" name="WUME6">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="7" size="1" name="WUME7">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="LLWU_F1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF0">
        <Enum name="0" start="0b0" description="LLWU_P0 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P0 input was a wakeup source"/>
      </BitField>
      <BitField start="1" size="1" name="WUF1">
        <Enum name="0" start="0b0" description="LLWU_P1 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P1 input was a wakeup source"/>
      </BitField>
      <BitField start="2" size="1" name="WUF2">
        <Enum name="0" start="0b0" description="LLWU_P2 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P2 input was a wakeup source"/>
      </BitField>
      <BitField start="3" size="1" name="WUF3">
        <Enum name="0" start="0b0" description="LLWU_P3 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P3 input was a wakeup source"/>
      </BitField>
      <BitField start="4" size="1" name="WUF4">
        <Enum name="0" start="0b0" description="LLWU_P4 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P4 input was a wakeup source"/>
      </BitField>
      <BitField start="5" size="1" name="WUF5">
        <Enum name="0" start="0b0" description="LLWU_P5 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P5 input was a wakeup source"/>
      </BitField>
      <BitField start="6" size="1" name="WUF6">
        <Enum name="0" start="0b0" description="LLWU_P6 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P6 input was a wakeup source"/>
      </BitField>
      <BitField start="7" size="1" name="WUF7">
        <Enum name="0" start="0b0" description="LLWU_P7 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P7 input was a wakeup source"/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="LLWU_F2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF8">
        <Enum name="0" start="0b0" description="LLWU_P8 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P8 input was a wakeup source"/>
      </BitField>
      <BitField start="1" size="1" name="WUF9">
        <Enum name="0" start="0b0" description="LLWU_P9 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P9 input was a wakeup source"/>
      </BitField>
      <BitField start="2" size="1" name="WUF10">
        <Enum name="0" start="0b0" description="LLWU_P10 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P10 input was a wakeup source"/>
      </BitField>
      <BitField start="3" size="1" name="WUF11">
        <Enum name="0" start="0b0" description="LLWU_P11 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P11 input was a wakeup source"/>
      </BitField>
      <BitField start="4" size="1" name="WUF12">
        <Enum name="0" start="0b0" description="LLWU_P12 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P12 input was a wakeup source"/>
      </BitField>
      <BitField start="5" size="1" name="WUF13">
        <Enum name="0" start="0b0" description="LLWU_P13 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P13 input was a wakeup source"/>
      </BitField>
      <BitField start="6" size="1" name="WUF14">
        <Enum name="0" start="0b0" description="LLWU_P14 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P14 input was a wakeup source"/>
      </BitField>
      <BitField start="7" size="1" name="WUF15">
        <Enum name="0" start="0b0" description="LLWU_P15 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P15 input was a wakeup source"/>
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="LLWU_F3" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MWUF0">
        <Enum name="0" start="0b0" description="Module 0 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 0 input was a wakeup source"/>
      </BitField>
      <BitField start="1" size="1" name="MWUF1">
        <Enum name="0" start="0b0" description="Module 1 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 1 input was a wakeup source"/>
      </BitField>
      <BitField start="2" size="1" name="MWUF2">
        <Enum name="0" start="0b0" description="Module 2 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 2 input was a wakeup source"/>
      </BitField>
      <BitField start="3" size="1" name="MWUF3">
        <Enum name="0" start="0b0" description="Module 3 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 3 input was a wakeup source"/>
      </BitField>
      <BitField start="4" size="1" name="MWUF4">
        <Enum name="0" start="0b0" description="Module 4 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 4 input was a wakeup source"/>
      </BitField>
      <BitField start="5" size="1" name="MWUF5">
        <Enum name="0" start="0b0" description="Module 5 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 5 input was a wakeup source"/>
      </BitField>
      <BitField start="6" size="1" name="MWUF6">
        <Enum name="0" start="0b0" description="Module 6 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 6 input was a wakeup source"/>
      </BitField>
      <BitField start="7" size="1" name="MWUF7">
        <Enum name="0" start="0b0" description="Module 7 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 7 input was a wakeup source"/>
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="LLWU_FILT1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FILTSEL">
        <Enum name="0000" start="0b0000" description="Select LLWU_P0 for filter"/>
        <Enum name="1111" start="0b1111" description="Select LLWU_P15 for filter"/>
      </BitField>
      <BitField start="5" size="2" name="FILTE">
        <Enum name="00" start="0b00" description="Filter disabled"/>
        <Enum name="01" start="0b01" description="Filter posedge detect enabled"/>
        <Enum name="10" start="0b10" description="Filter negedge detect enabled"/>
        <Enum name="11" start="0b11" description="Filter any edge detect enabled"/>
      </BitField>
      <BitField start="7" size="1" name="FILTF">
        <Enum name="0" start="0b0" description="Pin Filter 1 was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Pin Filter 1 was a wakeup source"/>
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="LLWU_FILT2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FILTSEL">
        <Enum name="0000" start="0b0000" description="Select LLWU_P0 for filter"/>
        <Enum name="1111" start="0b1111" description="Select LLWU_P15 for filter"/>
      </BitField>
      <BitField start="5" size="2" name="FILTE">
        <Enum name="00" start="0b00" description="Filter disabled"/>
        <Enum name="01" start="0b01" description="Filter posedge detect enabled"/>
        <Enum name="10" start="0b10" description="Filter negedge detect enabled"/>
        <Enum name="11" start="0b11" description="Filter any edge detect enabled"/>
      </BitField>
      <BitField start="7" size="1" name="FILTF">
        <Enum name="0" start="0b0" description="Pin Filter 2 was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Pin Filter 2 was a wakeup source"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PMC" start="0x4007D000">
    <Register start="+0" size="1" name="PMC_LVDSC1" access="Read/Write" reset_value="0x10" reset_mask="0xFF">
      <BitField start="0" size="2" name="LVDV">
        <Enum name="00" start="0b00" description="Low trip point selected (V LVD = V LVDL )"/>
        <Enum name="01" start="0b01" description="High trip point selected (V LVD = V LVDH )"/>
        <Enum name="10" start="0b10" description="Reserved"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="4" size="1" name="LVDRE">
        <Enum name="0" start="0b0" description="LVDF does not generate hardware resets"/>
        <Enum name="1" start="0b1" description="Force an MCU reset when LVDF = 1"/>
      </BitField>
      <BitField start="5" size="1" name="LVDIE">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)"/>
        <Enum name="1" start="0b1" description="Request a hardware interrupt when LVDF = 1"/>
      </BitField>
      <BitField start="6" size="1" name="LVDACK"/>
      <BitField start="7" size="1" name="LVDF">
        <Enum name="0" start="0b0" description="Low-voltage event not detected"/>
        <Enum name="1" start="0b1" description="Low-voltage event detected"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="PMC_LVDSC2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="LVWV">
        <Enum name="00" start="0b00" description="Low trip point selected (VLVW = VLVW1)"/>
        <Enum name="01" start="0b01" description="Mid 1 trip point selected (VLVW = VLVW2)"/>
        <Enum name="10" start="0b10" description="Mid 2 trip point selected (VLVW = VLVW3)"/>
        <Enum name="11" start="0b11" description="High trip point selected (VLVW = VLVW4)"/>
      </BitField>
      <BitField start="5" size="1" name="LVWIE">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)"/>
        <Enum name="1" start="0b1" description="Request a hardware interrupt when LVWF = 1"/>
      </BitField>
      <BitField start="6" size="1" name="LVWACK"/>
      <BitField start="7" size="1" name="LVWF">
        <Enum name="0" start="0b0" description="Low-voltage warning event not detected"/>
        <Enum name="1" start="0b1" description="Low-voltage warning event detected"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="PMC_REGSC" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="BGBE">
        <Enum name="0" start="0b0" description="Bandgap buffer not enabled"/>
        <Enum name="1" start="0b1" description="Bandgap buffer enabled"/>
      </BitField>
      <BitField start="1" size="1" name="BGBDS">
        <Enum name="0" start="0b0" description="Low drive"/>
        <Enum name="1" start="0b1" description="High drive"/>
      </BitField>
      <BitField start="2" size="1" name="REGONS">
        <Enum name="0" start="0b0" description="Regulator is in stop regulation or in transition to/from it"/>
        <Enum name="1" start="0b1" description="Regulator is in run regulation"/>
      </BitField>
      <BitField start="3" size="1" name="ACKISO">
        <Enum name="0" start="0b0" description="Peripherals and I/O pads are in normal run state"/>
        <Enum name="1" start="0b1" description="Certain peripherals and I/O pads are in an isolated and latched state"/>
      </BitField>
      <BitField start="4" size="1" name="BGEN">
        <Enum name="0" start="0b0" description="Bandgap voltage reference is disabled in VLPx , and VLLSx modes"/>
        <Enum name="1" start="0b1" description="Bandgap voltage reference is enabled in VLPx , and VLLSx modes"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SMC" start="0x4007E000">
    <Register start="+0" size="1" name="SMC_PMPROT" access="Read/Write" reset_value="0x20" reset_mask="0xFF">
      <BitField start="1" size="1" name="AVLLS">
        <Enum name="0" start="0b0" description="Any VLLSx mode is not allowed"/>
        <Enum name="1" start="0b1" description="Any VLLSx mode is allowed"/>
      </BitField>
      <BitField start="5" size="1" name="AVLP">
        <Enum name="0" start="0b0" description="VLPR, VLPW and VLPS are not allowed"/>
        <Enum name="1" start="0b1" description="VLPR, VLPW and VLPS are allowed"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="SMC_PMCTRL" access="Read/Write" reset_value="0x40" reset_mask="0xFF">
      <BitField start="0" size="3" name="STOPM">
        <Enum name="000" start="0b000" description="Normal Stop (STOP)"/>
        <Enum name="001" start="0b001" description="Reserved"/>
        <Enum name="010" start="0b010" description="Very-Low-Power Stop (VLPS)"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="Very-Low-Leakage Stop (VLLSx)"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reseved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="3" size="1" name="STOPA">
        <Enum name="0" start="0b0" description="The previous stop mode entry was successsful."/>
        <Enum name="1" start="0b1" description="The previous stop mode entry was aborted."/>
      </BitField>
      <BitField start="5" size="2" name="RUNM">
        <Enum name="00" start="0b00" description="Normal Run mode (RUN)"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="Very-Low-Power Run mode (VLPR)"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="SMC_STOPCTRL" access="Read/Write" reset_value="0x3" reset_mask="0xFF">
      <BitField start="0" size="3" name="VLLSM">
        <Enum name="000" start="0b000" description="VLLS0"/>
        <Enum name="001" start="0b001" description="VLLS1"/>
        <Enum name="010" start="0b010" description="VLLS2"/>
        <Enum name="011" start="0b011" description="VLLS3"/>
        <Enum name="100" start="0b100" description="Reserved"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="5" size="1" name="PORPO">
        <Enum name="0" start="0b0" description="POR detect circuit is enabled in VLLS0"/>
        <Enum name="1" start="0b1" description="POR detect circuit is disabled in VLLS0"/>
      </BitField>
      <BitField start="6" size="2" name="PSTOPO">
        <Enum name="00" start="0b00" description="STOP - Normal Stop mode"/>
        <Enum name="01" start="0b01" description="PSTOP1 - Partial Stop with both system and bus clocks disabled"/>
        <Enum name="10" start="0b10" description="PSTOP2 - Partial Stop with system clock disabled and bus clock enabled"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="SMC_PMSTAT" access="ReadOnly" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="7" name="PMSTAT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOA" start="0x400FF000">
    <Register start="+0" size="1" name="GPIOA_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOA_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOA_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOA_GACR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write"/>
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write"/>
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write"/>
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read"/>
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None"/>
      </BitField>
      <BitField start="7" size="1" name="ROB">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed."/>
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOB" start="0x400FF001">
    <Register start="+0" size="1" name="GPIOB_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOB_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOB_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOB_GACR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write"/>
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write"/>
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write"/>
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read"/>
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None"/>
      </BitField>
      <BitField start="7" size="1" name="ROB">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed."/>
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOC" start="0x400FF002">
    <Register start="+0" size="1" name="GPIOC_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOC_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOC_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOC_GACR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write"/>
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write"/>
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write"/>
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read"/>
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None"/>
      </BitField>
      <BitField start="7" size="1" name="ROB">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed."/>
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOD" start="0x400FF003">
    <Register start="+0" size="1" name="GPIOD_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOD_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOD_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOD_GACR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write"/>
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write"/>
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write"/>
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read"/>
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None"/>
      </BitField>
      <BitField start="7" size="1" name="ROB">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed."/>
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOE" start="0x400FF040">
    <Register start="+0" size="1" name="GPIOE_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOE_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOE_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOE_GACR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write"/>
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write"/>
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write"/>
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read"/>
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None"/>
      </BitField>
      <BitField start="7" size="1" name="ROB">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed."/>
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOF" start="0x400FF041">
    <Register start="+0" size="1" name="GPIOF_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOF_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOF_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOF_GACR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write"/>
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write"/>
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write"/>
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read"/>
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None"/>
      </BitField>
      <BitField start="7" size="1" name="ROB">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed."/>
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOG" start="0x400FF042">
    <Register start="+0" size="1" name="GPIOG_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOG_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOG_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOG_GACR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write"/>
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write"/>
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write"/>
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read"/>
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None"/>
      </BitField>
      <BitField start="7" size="1" name="ROB">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed."/>
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOH" start="0x400FF043">
    <Register start="+0" size="1" name="GPIOH_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOH_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOH_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOH_GACR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write"/>
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write"/>
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write"/>
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read"/>
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None"/>
      </BitField>
      <BitField start="7" size="1" name="ROB">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed."/>
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOI" start="0x400FF080">
    <Register start="+0" size="1" name="GPIOI_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="GPIOI_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="1" name="GPIOI_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="GPIOI_GACR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="ACB">
        <Enum name="000" start="0b000" description="User nonsecure: Read + Write; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="001" start="0b001" description="User nonsecure: Read; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="010" start="0b010" description="User nonsecure: None; User Secure: Read + Write; Privileged Secure: Read + Write"/>
        <Enum name="011" start="0b011" description="User nonsecure: Read; User Secure: Read; Privileged Secure: Read + Write"/>
        <Enum name="100" start="0b100" description="User nonsecure: None; User Secure: Read; Privileged Secure: Read + Write"/>
        <Enum name="101" start="0b101" description="User nonsecure: None; User Secure: None; Privileged Secure: Read + Write"/>
        <Enum name="110" start="0b110" description="User nonsecure: None; User Secure: None; Privileged Secure: Read"/>
        <Enum name="111" start="0b111" description="User nonsecure: None; User Secure: None; Privileged Secure: None"/>
      </BitField>
      <BitField start="7" size="1" name="ROB">
        <Enum name="0" start="0b0" description="Writes to the ACB are allowed."/>
        <Enum name="1" start="0b1" description="Writes to the ACB are ignored."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MTB" start="0xF0000000">
    <Register start="+0" size="4" name="MTB_POSITION" access="Read/Write" reset_value="0" reset_mask="0x3">
      <BitField start="2" size="1" name="WRAP"/>
      <BitField start="3" size="29" name="POINTER"/>
    </Register>
    <Register start="+0x4" size="4" name="MTB_MASTER" access="Read/Write" reset_value="0x80" reset_mask="0xFFFFFFE0">
      <BitField start="0" size="5" name="MASK"/>
      <BitField start="5" size="1" name="TSTARTEN"/>
      <BitField start="6" size="1" name="TSTOPEN"/>
      <BitField start="7" size="1" name="SFRWPRIV"/>
      <BitField start="8" size="1" name="RAMPRIV"/>
      <BitField start="9" size="1" name="HALTREQ"/>
      <BitField start="31" size="1" name="EN"/>
    </Register>
    <Register start="+0x8" size="4" name="MTB_FLOW" access="Read/Write" reset_value="0" reset_mask="0x4">
      <BitField start="0" size="1" name="AUTOSTOP"/>
      <BitField start="1" size="1" name="AUTOHALT"/>
      <BitField start="3" size="29" name="WATERMARK"/>
    </Register>
    <Register start="+0xC" size="4" name="MTB_BASE" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="BASEADDR"/>
    </Register>
    <Register start="+0xF00" size="4" name="MTB_MODECTRL" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MODECTRL"/>
    </Register>
    <Register start="+0xFA0" size="4" name="MTB_TAGSET" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAGSET"/>
    </Register>
    <Register start="+0xFA4" size="4" name="MTB_TAGCLEAR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAGCLEAR"/>
    </Register>
    <Register start="+0xFB0" size="4" name="MTB_LOCKACCESS" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LOCKACCESS"/>
    </Register>
    <Register start="+0xFB4" size="4" name="MTB_LOCKSTAT" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LOCKSTAT"/>
    </Register>
    <Register start="+0xFB8" size="4" name="MTB_AUTHSTAT" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BIT0"/>
      <BitField start="1" size="1" name="BIT1"/>
      <BitField start="2" size="1" name="BIT2"/>
      <BitField start="3" size="1" name="BIT3"/>
    </Register>
    <Register start="+0xFBC" size="4" name="MTB_DEVICEARCH" access="ReadOnly" reset_value="0x47700A31" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICEARCH"/>
    </Register>
    <Register start="+0xFC8" size="4" name="MTB_DEVICECFG" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICECFG"/>
    </Register>
    <Register start="+0xFCC" size="4" name="MTB_DEVICETYPID" access="ReadOnly" reset_value="0x31" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICETYPID"/>
    </Register>
    <Register start="+0xFD0+0" size="4" name="MTB_PERIPHID4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+4" size="4" name="MTB_PERIPHID5" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+8" size="4" name="MTB_PERIPHID6" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+12" size="4" name="MTB_PERIPHID7" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+16" size="4" name="MTB_PERIPHID0" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+20" size="4" name="MTB_PERIPHID1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+24" size="4" name="MTB_PERIPHID2" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+28" size="4" name="MTB_PERIPHID3" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFF0+0" size="4" name="MTB_COMPID0" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
    <Register start="+0xFF0+4" size="4" name="MTB_COMPID1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
    <Register start="+0xFF0+8" size="4" name="MTB_COMPID2" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
    <Register start="+0xFF0+12" size="4" name="MTB_COMPID3" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MTBDWT" start="0xF0001000">
    <Register start="+0" size="4" name="MTBDWT_CTRL" access="ReadOnly" reset_value="0x2F000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="28" name="DWTCFGCTRL"/>
      <BitField start="28" size="4" name="NUMCMP"/>
    </Register>
    <Register start="+0x20+0" size="4" name="MTBDWT_COMP0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP"/>
    </Register>
    <Register start="+0x20+16" size="4" name="MTBDWT_COMP1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP"/>
    </Register>
    <Register start="+0x24+0" size="4" name="MTBDWT_MASK0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="MASK"/>
    </Register>
    <Register start="+0x24+16" size="4" name="MTBDWT_MASK1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="MASK"/>
    </Register>
    <Register start="+0x28" size="4" name="MTBDWT_FCT0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="FUNCTION">
        <Enum name="0000" start="0b0000" description="Disabled."/>
        <Enum name="0100" start="0b0100" description="Instruction fetch."/>
        <Enum name="0101" start="0b0101" description="Data operand read."/>
        <Enum name="0110" start="0b0110" description="Data operand write."/>
        <Enum name="0111" start="0b0111" description="Data operand (read + write)."/>
      </BitField>
      <BitField start="8" size="1" name="DATAVMATCH">
        <Enum name="0" start="0b0" description="Perform address comparison."/>
        <Enum name="1" start="0b1" description="Perform data value comparison."/>
      </BitField>
      <BitField start="10" size="2" name="DATAVSIZE">
        <Enum name="00" start="0b00" description="Byte."/>
        <Enum name="01" start="0b01" description="Halfword."/>
        <Enum name="10" start="0b10" description="Word."/>
        <Enum name="11" start="0b11" description="Reserved. Any attempts to use this value results in UNPREDICTABLE behavior."/>
      </BitField>
      <BitField start="12" size="4" name="DATAVADDR0"/>
      <BitField start="24" size="1" name="MATCHED">
        <Enum name="0" start="0b0" description="No match."/>
        <Enum name="1" start="0b1" description="Match occurred."/>
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="MTBDWT_FCT1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="FUNCTION">
        <Enum name="0000" start="0b0000" description="Disabled."/>
        <Enum name="0100" start="0b0100" description="Instruction fetch."/>
        <Enum name="0101" start="0b0101" description="Data operand read."/>
        <Enum name="0110" start="0b0110" description="Data operand write."/>
        <Enum name="0111" start="0b0111" description="Data operand (read + write)."/>
      </BitField>
      <BitField start="24" size="1" name="MATCHED">
        <Enum name="0" start="0b0" description="No match."/>
        <Enum name="1" start="0b1" description="Match occurred."/>
      </BitField>
    </Register>
    <Register start="+0x200" size="4" name="MTBDWT_TBCTRL" access="Read/Write" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ACOMP0">
        <Enum name="0" start="0b0" description="Trigger TSTOP based on the assertion of MTBDWT_FCT0[MATCHED]."/>
        <Enum name="1" start="0b1" description="Trigger TSTART based on the assertion of MTBDWT_FCT0[MATCHED]."/>
      </BitField>
      <BitField start="1" size="1" name="ACOMP1">
        <Enum name="0" start="0b0" description="Trigger TSTOP based on the assertion of MTBDWT_FCT1[MATCHED]."/>
        <Enum name="1" start="0b1" description="Trigger TSTART based on the assertion of MTBDWT_FCT1[MATCHED]."/>
      </BitField>
      <BitField start="28" size="4" name="NUMCOMP"/>
    </Register>
    <Register start="+0xFC8" size="4" name="MTBDWT_DEVICECFG" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICECFG"/>
    </Register>
    <Register start="+0xFCC" size="4" name="MTBDWT_DEVICETYPID" access="ReadOnly" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICETYPID"/>
    </Register>
    <Register start="+0xFD0+0" size="4" name="MTBDWT_PERIPHID4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+4" size="4" name="MTBDWT_PERIPHID5" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+8" size="4" name="MTBDWT_PERIPHID6" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+12" size="4" name="MTBDWT_PERIPHID7" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+16" size="4" name="MTBDWT_PERIPHID0" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+20" size="4" name="MTBDWT_PERIPHID1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+24" size="4" name="MTBDWT_PERIPHID2" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+28" size="4" name="MTBDWT_PERIPHID3" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFF0+0" size="4" name="MTBDWT_COMPID0" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
    <Register start="+0xFF0+4" size="4" name="MTBDWT_COMPID1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
    <Register start="+0xFF0+8" size="4" name="MTBDWT_COMPID2" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
    <Register start="+0xFF0+12" size="4" name="MTBDWT_COMPID3" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ROM" start="0xF0002000">
    <Register start="+0+0" size="4" name="ROM_ENTRY0" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY"/>
    </Register>
    <Register start="+0+4" size="4" name="ROM_ENTRY1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY"/>
    </Register>
    <Register start="+0+8" size="4" name="ROM_ENTRY2" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY"/>
    </Register>
    <Register start="+0xC" size="4" name="ROM_TABLEMARK" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MARK"/>
    </Register>
    <Register start="+0xFCC" size="4" name="ROM_SYSACCESS" access="ReadOnly" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SYSACCESS"/>
    </Register>
    <Register start="+0xFD0+0" size="4" name="ROM_PERIPHID4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+4" size="4" name="ROM_PERIPHID5" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+8" size="4" name="ROM_PERIPHID6" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+12" size="4" name="ROM_PERIPHID7" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+16" size="4" name="ROM_PERIPHID0" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+20" size="4" name="ROM_PERIPHID1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+24" size="4" name="ROM_PERIPHID2" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+28" size="4" name="ROM_PERIPHID3" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFF0+0" size="4" name="ROM_COMPID0" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
    <Register start="+0xFF0+4" size="4" name="ROM_COMPID1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
    <Register start="+0xFF0+8" size="4" name="ROM_COMPID2" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
    <Register start="+0xFF0+12" size="4" name="ROM_COMPID3" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCM" start="0xF0003000">
    <Register start="+0x8" size="2" name="MCM_PLASC" access="ReadOnly" reset_value="0x7" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="ASC">
        <Enum name="0" start="0b0" description="A bus slave connection to AXBS input port n is absent"/>
        <Enum name="1" start="0b1" description="A bus slave connection to AXBS input port n is present"/>
      </BitField>
    </Register>
    <Register start="+0xA" size="2" name="MCM_PLAMC" access="ReadOnly" reset_value="0x5" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="AMC">
        <Enum name="0" start="0b0" description="A bus master connection to AXBS input port n is absent"/>
        <Enum name="1" start="0b1" description="A bus master connection to AXBS input port n is present"/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="MCM_PLACR" access="Read/Write" reset_value="0x50" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="ARB">
        <Enum name="0" start="0b0" description="Fixed-priority arbitration for the crossbar masters"/>
        <Enum name="1" start="0b1" description="Round-robin arbitration for the crossbar masters"/>
      </BitField>
      <BitField start="10" size="1" name="CFCC"/>
      <BitField start="11" size="1" name="DFCDA">
        <Enum name="0" start="0b0" description="Enable flash controller data caching"/>
        <Enum name="1" start="0b1" description="Disable flash controller data caching."/>
      </BitField>
      <BitField start="12" size="1" name="DFCIC">
        <Enum name="0" start="0b0" description="Enable flash controller instruction caching."/>
        <Enum name="1" start="0b1" description="Disable flash controller instruction caching."/>
      </BitField>
      <BitField start="13" size="1" name="DFCC">
        <Enum name="0" start="0b0" description="Enable flash controller cache."/>
        <Enum name="1" start="0b1" description="Disable flash controller cache."/>
      </BitField>
      <BitField start="14" size="1" name="EFDS">
        <Enum name="0" start="0b0" description="Disable flash data speculation."/>
        <Enum name="1" start="0b1" description="Enable flash data speculation."/>
      </BitField>
      <BitField start="15" size="1" name="DFCS">
        <Enum name="0" start="0b0" description="Enable flash controller speculation."/>
        <Enum name="1" start="0b1" description="Disable flash controller speculation."/>
      </BitField>
      <BitField start="16" size="1" name="ESFC">
        <Enum name="0" start="0b0" description="Disable stalling flash controller when flash is busy."/>
        <Enum name="1" start="0b1" description="Enable stalling flash controller when flash is busy."/>
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="MCM_PID" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PID">
        <Enum name="0" start="0b0" description="Reserved for privileged secure tasks"/>
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="MCM_CPO" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPOREQ">
        <Enum name="0" start="0b0" description="Request is cleared."/>
        <Enum name="1" start="0b1" description="Request Compute Operation."/>
      </BitField>
      <BitField start="1" size="1" name="CPOACK">
        <Enum name="0" start="0b0" description="Compute operation entry has not completed or compute operation exit has completed."/>
        <Enum name="1" start="0b1" description="Compute operation entry has completed or compute operation exit has not completed."/>
      </BitField>
      <BitField start="2" size="1" name="CPOWOI">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="When set, the CPOREQ is cleared on any interrupt or exception vector fetch."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="MCM_MATCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ATC0">
        <Enum name="00x" start="0b00x" description="Master attributes are statically forced to {privileged, secure}."/>
        <Enum name="010" start="0b010" description="Master attributes are statically forced to {user, secure}."/>
        <Enum name="011" start="0b011" description="Master attributes are statically forced to {user, nonsecure}."/>
        <Enum name="100" start="0b100" description="Enable master attribute {privileged or user} and statically force {secure}."/>
        <Enum name="101" start="0b101" description="Enable master attribute {privileged or user} and statically force {nonsecure}."/>
        <Enum name="11x" start="0b11x" description="Enable master attribute {privileged or user, secure or nonsecure}"/>
      </BitField>
      <BitField start="7" size="1" name="RO0">
        <Enum name="0" start="0b0" description="Writes to the ATCn are allowed."/>
        <Enum name="1" start="0b1" description="Writes to the ATCn are ignored."/>
      </BitField>
      <BitField start="16" size="3" name="ATC2">
        <Enum name="00x" start="0b00x" description="Master attributes are statically forced to {privileged, secure}."/>
        <Enum name="010" start="0b010" description="Master attributes are statically forced to {user, secure}."/>
        <Enum name="011" start="0b011" description="Master attributes are statically forced to {user, nonsecure}."/>
        <Enum name="100" start="0b100" description="Enable master attribute {privileged or user} and statically force {secure}."/>
        <Enum name="101" start="0b101" description="Enable master attribute {privileged or user} and statically force {nonsecure}."/>
        <Enum name="11x" start="0b11x" description="Enable master attribute {privileged or user, secure or nonsecure}"/>
      </BitField>
      <BitField start="23" size="1" name="RO2">
        <Enum name="0" start="0b0" description="Writes to the ATCn are allowed."/>
        <Enum name="1" start="0b1" description="Writes to the ATCn are ignored."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E100">
    <Register name="NVIC_ISER0" start="0xE000E100">
      <BitField name="DMA0" start="0" size="1"/>
      <BitField name="DMA1" start="1" size="1"/>
      <BitField name="DMA2" start="2" size="1"/>
      <BitField name="DMA3" start="3" size="1"/>
      <BitField name="SPI0" start="4" size="1"/>
      <BitField name="SPI1" start="5" size="1"/>
      <BitField name="PMC" start="6" size="1"/>
      <BitField name="PIT0_PIT1" start="11" size="1"/>
      <BitField name="LLWU" start="12" size="1"/>
      <BitField name="FTFA" start="13" size="1"/>
      <BitField name="CMP0_CMP1" start="14" size="1"/>
      <BitField name="ADC" start="16" size="1"/>
      <BitField name="PTx" start="17" size="1"/>
      <BitField name="SCI0_SCI1" start="19" size="1"/>
      <BitField name="SCI2_SCI3" start="20" size="1"/>
      <BitField name="AFE0" start="21" size="1"/>
      <BitField name="AFE1" start="22" size="1"/>
      <BitField name="AFE2" start="23" size="1"/>
      <BitField name="AFE3" start="24" size="1"/>
      <BitField name="RTC" start="25" size="1"/>
      <BitField name="I2C0_I2C1" start="26" size="1"/>
      <BitField name="EWM" start="27" size="1"/>
      <BitField name="Watchdog" start="29" size="1"/>
    </Register>
    <Register name="NVIC_ICER0" start="0xE000E180">
      <BitField name="DMA0" start="0" size="1"/>
      <BitField name="DMA1" start="1" size="1"/>
      <BitField name="DMA2" start="2" size="1"/>
      <BitField name="DMA3" start="3" size="1"/>
      <BitField name="SPI0" start="4" size="1"/>
      <BitField name="SPI1" start="5" size="1"/>
      <BitField name="PMC" start="6" size="1"/>
      <BitField name="PIT0_PIT1" start="11" size="1"/>
      <BitField name="LLWU" start="12" size="1"/>
      <BitField name="FTFA" start="13" size="1"/>
      <BitField name="CMP0_CMP1" start="14" size="1"/>
      <BitField name="ADC" start="16" size="1"/>
      <BitField name="PTx" start="17" size="1"/>
      <BitField name="SCI0_SCI1" start="19" size="1"/>
      <BitField name="SCI2_SCI3" start="20" size="1"/>
      <BitField name="AFE0" start="21" size="1"/>
      <BitField name="AFE1" start="22" size="1"/>
      <BitField name="AFE2" start="23" size="1"/>
      <BitField name="AFE3" start="24" size="1"/>
      <BitField name="RTC" start="25" size="1"/>
      <BitField name="I2C0_I2C1" start="26" size="1"/>
      <BitField name="EWM" start="27" size="1"/>
      <BitField name="Watchdog" start="29" size="1"/>
    </Register>
    <Register name="NVIC_ISPR0" start="0xE000E200">
      <BitField name="DMA0" start="0" size="1"/>
      <BitField name="DMA1" start="1" size="1"/>
      <BitField name="DMA2" start="2" size="1"/>
      <BitField name="DMA3" start="3" size="1"/>
      <BitField name="SPI0" start="4" size="1"/>
      <BitField name="SPI1" start="5" size="1"/>
      <BitField name="PMC" start="6" size="1"/>
      <BitField name="PIT0_PIT1" start="11" size="1"/>
      <BitField name="LLWU" start="12" size="1"/>
      <BitField name="FTFA" start="13" size="1"/>
      <BitField name="CMP0_CMP1" start="14" size="1"/>
      <BitField name="ADC" start="16" size="1"/>
      <BitField name="PTx" start="17" size="1"/>
      <BitField name="SCI0_SCI1" start="19" size="1"/>
      <BitField name="SCI2_SCI3" start="20" size="1"/>
      <BitField name="AFE0" start="21" size="1"/>
      <BitField name="AFE1" start="22" size="1"/>
      <BitField name="AFE2" start="23" size="1"/>
      <BitField name="AFE3" start="24" size="1"/>
      <BitField name="RTC" start="25" size="1"/>
      <BitField name="I2C0_I2C1" start="26" size="1"/>
      <BitField name="EWM" start="27" size="1"/>
      <BitField name="Watchdog" start="29" size="1"/>
    </Register>
    <Register name="NVIC_ICPR0" start="0xE000E280">
      <BitField name="DMA0" start="0" size="1"/>
      <BitField name="DMA1" start="1" size="1"/>
      <BitField name="DMA2" start="2" size="1"/>
      <BitField name="DMA3" start="3" size="1"/>
      <BitField name="SPI0" start="4" size="1"/>
      <BitField name="SPI1" start="5" size="1"/>
      <BitField name="PMC" start="6" size="1"/>
      <BitField name="PIT0_PIT1" start="11" size="1"/>
      <BitField name="LLWU" start="12" size="1"/>
      <BitField name="FTFA" start="13" size="1"/>
      <BitField name="CMP0_CMP1" start="14" size="1"/>
      <BitField name="ADC" start="16" size="1"/>
      <BitField name="PTx" start="17" size="1"/>
      <BitField name="SCI0_SCI1" start="19" size="1"/>
      <BitField name="SCI2_SCI3" start="20" size="1"/>
      <BitField name="AFE0" start="21" size="1"/>
      <BitField name="AFE1" start="22" size="1"/>
      <BitField name="AFE2" start="23" size="1"/>
      <BitField name="AFE3" start="24" size="1"/>
      <BitField name="RTC" start="25" size="1"/>
      <BitField name="I2C0_I2C1" start="26" size="1"/>
      <BitField name="EWM" start="27" size="1"/>
      <BitField name="Watchdog" start="29" size="1"/>
    </Register>
    <Register name="NVIC_IABR0" start="0xE000E300" access="ReadOnly">
      <BitField name="DMA0" start="0" size="1"/>
      <BitField name="DMA1" start="1" size="1"/>
      <BitField name="DMA2" start="2" size="1"/>
      <BitField name="DMA3" start="3" size="1"/>
      <BitField name="SPI0" start="4" size="1"/>
      <BitField name="SPI1" start="5" size="1"/>
      <BitField name="PMC" start="6" size="1"/>
      <BitField name="PIT0_PIT1" start="11" size="1"/>
      <BitField name="LLWU" start="12" size="1"/>
      <BitField name="FTFA" start="13" size="1"/>
      <BitField name="CMP0_CMP1" start="14" size="1"/>
      <BitField name="ADC" start="16" size="1"/>
      <BitField name="PTx" start="17" size="1"/>
      <BitField name="SCI0_SCI1" start="19" size="1"/>
      <BitField name="SCI2_SCI3" start="20" size="1"/>
      <BitField name="AFE0" start="21" size="1"/>
      <BitField name="AFE1" start="22" size="1"/>
      <BitField name="AFE2" start="23" size="1"/>
      <BitField name="AFE3" start="24" size="1"/>
      <BitField name="RTC" start="25" size="1"/>
      <BitField name="I2C0_I2C1" start="26" size="1"/>
      <BitField name="EWM" start="27" size="1"/>
      <BitField name="Watchdog" start="29" size="1"/>
    </Register>
    <Register name="NVIC_IPR0" start="0xE000E400">
      <BitField name="DMA0" start="6" size="2"/>
      <BitField name="DMA1" start="14" size="2"/>
      <BitField name="DMA2" start="22" size="2"/>
      <BitField name="DMA3" start="30" size="2"/>
    </Register>
    <Register name="NVIC_IPR1" start="0xE000E404">
      <BitField name="SPI0" start="6" size="2"/>
      <BitField name="SPI1" start="14" size="2"/>
      <BitField name="PMC" start="22" size="2"/>
    </Register>
    <Register name="NVIC_IPR2" start="0xE000E408">
      <BitField name="PIT0_PIT1" start="30" size="2"/>
    </Register>
    <Register name="NVIC_IPR3" start="0xE000E40C">
      <BitField name="LLWU" start="6" size="2"/>
      <BitField name="FTFA" start="14" size="2"/>
      <BitField name="CMP0_CMP1" start="22" size="2"/>
    </Register>
    <Register name="NVIC_IPR4" start="0xE000E410">
      <BitField name="ADC" start="6" size="2"/>
      <BitField name="PTx" start="14" size="2"/>
      <BitField name="SCI0_SCI1" start="30" size="2"/>
    </Register>
    <Register name="NVIC_IPR5" start="0xE000E414">
      <BitField name="SCI2_SCI3" start="6" size="2"/>
      <BitField name="AFE0" start="14" size="2"/>
      <BitField name="AFE1" start="22" size="2"/>
      <BitField name="AFE2" start="30" size="2"/>
    </Register>
    <Register name="NVIC_IPR6" start="0xE000E418">
      <BitField name="AFE3" start="6" size="2"/>
      <BitField name="RTC" start="14" size="2"/>
      <BitField name="I2C0_I2C1" start="22" size="2"/>
      <BitField name="EWM" start="30" size="2"/>
    </Register>
    <Register name="NVIC_IPR7" start="0xE000E41C">
      <BitField name="Watchdog" start="14" size="2"/>
    </Register>
  </RegisterGroup>
  <MemorySegment size="0x100000" access="Read/Write" start="0xE0000000" name="PPB"/>
  <MemorySegment size="0x1000" access="Read/Write" start="0xE000E000" name="CM0_System_Control_Space">
    <RegisterGroup start="0xE000E000" name="SCB">
      <Register start="0xE000E008" name="SCB_ACTLR"/>
    </RegisterGroup>
    <RegisterGroup start="0xE000E010" name="SysTick">
      <Register start="0xE000E010" name="SysTick_CTRL" aka="SysTick_Control_And_Status">
        <BitField size="1" name="COUNTFLAG" start="16"/>
        <BitField size="1" name="CLKSOURCE" start="2"/>
        <BitField size="1" name="TICKINT" start="1"/>
        <BitField size="1" name="ENABLE" start="0"/>
      </Register>
      <Register start="0xE000E014" name="SysTick_LOAD" aka="SysTick_Reload_Value">
        <BitField size="24" name="RELOAD" start="0"/>
      </Register>
      <Register start="0xE000E018" name="SysTick_VAL" aka="SysTick_Current_Value">
        <BitField size="32" name="CURRENT" start="0"/>
      </Register>
      <Register start="0xE000E01C" name="SysTick_CALIB" aka="SysTick_Calibration_Value" access="ReadOnly">
        <BitField size="1" name="NOREF" start="31"/>
        <BitField size="1" name="SKEW" start="30"/>
        <BitField size="24" name="TENMS" start="0"/>
      </Register>
    </RegisterGroup>
    <RegisterGroup start="0xE000E000" name="SCB">
      <Register start="0xE000ED00" name="CPUID" access="ReadOnly">
        <BitField size="8" name="IMPLEMENTER" start="24"/>
        <BitField size="4" name="VARIANT" start="20"/>
        <BitField size="12" name="PARTNO" start="4"/>
        <BitField size="4" name="REVISION" start="0"/>
      </Register>
      <Register start="0xE000ED04" name="ICSR">
        <BitField size="1" name="NMIPENDSET" start="31"/>
        <BitField size="1" name="PENDSVSET" start="28"/>
        <BitField size="1" name="PENDSVCLR" start="27"/>
        <BitField size="1" name="PENDSTSET" start="26"/>
        <BitField size="1" name="PENDSTCLR" start="25"/>
        <BitField size="1" name="ISRPREEMPT" start="23"/>
        <BitField size="1" name="ISRPENDING" start="22"/>
        <BitField size="9" name="VECTPENDING" start="12"/>
        <BitField size="9" name="VECTACTIVE" start="0"/>
      </Register>
      <Register start="0xE000ED08" name="VTOR">
        <BitField size="25" name="TBLOFF" start="7"/>
      </Register>
      <Register start="0xE000ED0C" name="AIRCR">
        <BitField size="16" name="VECTKEY" start="16"/>
        <BitField size="1" name="ENDIANESS" start="15"/>
        <BitField size="1" name="SYSRESETREQ" start="2"/>
        <BitField size="1" name="VECTCLRACTIVE" start="1"/>
      </Register>
      <Register start="0xE000ED10" name="SCR">
        <BitField size="1" name="SEVONPEND" start="4"/>
        <BitField size="1" name="SLEEPDEEP" start="2"/>
        <BitField size="1" name="SLEEPONEXIT" start="1"/>
      </Register>
      <Register start="0xE000ED14" name="CCR">
        <BitField size="1" name="STKALIGN" start="9"/>
        <BitField size="1" name="UNALIGN_TRP" start="3"/>
      </Register>
      <Register start="0xE000ED1C" name="SHPR2">
        <BitField size="2" name="PRI_11(SVCall)" start="30"/>
      </Register>
      <Register start="0xE000ED20" name="SHPR3">
        <BitField size="2" name="PRI_15(SysTick)" start="30"/>
        <BitField size="2" name="PRI_14(PendSV)" start="22"/>
      </Register>
      <Register start="0xE000ED24" name="SHCSR">
        <BitField size="1" name="SVCALLPENDED" start="15"/>
      </Register>
      <Register start="0xE000ED30" name="DFSR">
        <BitField size="1" name="EXTERNAL" start="4"/>
        <BitField size="1" name="VCATCH" start="3"/>
        <BitField size="1" name="DWTTRAP" start="2"/>
        <BitField size="1" name="BKPT" start="1"/>
        <BitField size="1" name="HALTED" start="0"/>
      </Register>
    </RegisterGroup>
    <RegisterGroup start="0xE000EDF0" name="CoreDebug">
      <Register start="0xE000EDF0" name="DHCSR"/>
      <Register start="0xE000EDF4" name="DCRSR"/>
      <Register start="0xE000EDF8" name="DCRDR"/>
      <Register start="0xE000EDFC" name="DEMCR"/>
    </RegisterGroup>
    <RegisterGroup start="0xE000EFD0" name="ID_space">
      <Register start="0xE000EFD0" name="PID4" access="ReadOnly"/>
      <Register start="0xE000EFD4" name="PID5" access="ReadOnly"/>
      <Register start="0xE000EFD8" name="PID6" access="ReadOnly"/>
      <Register start="0xE000EFDC" name="PID7" access="ReadOnly"/>
      <Register start="0xE000EFE0" name="PID0" access="ReadOnly"/>
      <Register start="0xE000EFE4" name="PID1" access="ReadOnly"/>
      <Register start="0xE000EFE8" name="PID2" access="ReadOnly"/>
      <Register start="0xE000EFEC" name="PID3" access="ReadOnly"/>
      <Register start="0xE000EFF0" name="CID0" access="ReadOnly"/>
      <Register start="0xE000EFF4" name="CID1" access="ReadOnly"/>
      <Register start="0xE000EFF8" name="CID2" access="ReadOnly"/>
      <Register start="0xE000EFFC" name="CID3" access="ReadOnly"/>
    </RegisterGroup>
  </MemorySegment>
</Root>
