m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/kaveen/cs552/HW3/hw3-work/hw3_2
vclkrst
Z0 !s110 1729704876
!i10b 1
!s100 17R8;?7`BJD8F]2OJne>o0
I_W8o5MlUlL<a^bB[;Vkjc2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog
w1646504881
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/clkrst.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/clkrst.v
L0 13
Z3 OP;L;10.7c;67
r1
!s85 0
31
!s108 1729704875.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/clkrst.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/clkrst.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vdecode
!s110 1729744026
!i10b 1
!s100 kH`JlYN9AAHDFdfn44AH^1
IkRJ;4GU]J3D:e[F?M=9aI3
R1
R2
w1729744023
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decode.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decode.v
L0 8
R3
r1
!s85 0
31
!s108 1729744026.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decode.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decode.v|
!i113 1
R4
R5
vdecoder3_8
Z6 !s110 1729704877
!i10b 1
!s100 =Q2TYZK9Ya8nGB>99n]C_2
I1WEIQ3?ZB<ZY2O@05QCnE0
R1
R2
w1727198088
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decoder3_8.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decoder3_8.v
L0 1
R3
r1
!s85 0
31
Z7 !s108 1729704877.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decoder3_8.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decoder3_8.v|
!i113 1
R4
R5
vdff
R0
!i10b 1
!s100 F^G8EIaUgKJ6DQB2zBzd^2
I@aBH4eO5>El8UjDa@mhCc0
R1
R2
w1646504840
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/dff.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/dff.v
L0 6
R3
r1
!s85 0
31
Z8 !s108 1729704876.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/dff.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/dff.v|
!i113 1
R4
R5
vexecute
!s110 1729745906
!i10b 1
!s100 KTnT;j7?LSS`VG<G[aP`i0
InReQR8jMD:YQSmVbicT_F0
R1
R2
w1729745899
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/execute.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/execute.v
L0 8
R3
r1
!s85 0
31
!s108 1729745906.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/execute.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/execute.v|
!i113 1
R4
R5
vexmux4_1
!s110 1729742534
!i10b 1
!s100 <ll19>^F9n@P08Q9OYm@33
Ig>L<OD@>JeLoVjUPJooWL1
R1
R2
w1729742531
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/ecmux4_1.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/ecmux4_1.v
L0 1
R3
r1
!s85 0
31
!s108 1729742534.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/ecmux4_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/ecmux4_1.v|
!i113 1
R4
R5
vfetch
R6
!i10b 1
!s100 `N:zHEQaA>O19CiWb``zG3
I13n[54>B75KI7Mk>flZ>N2
R1
R2
w1729654196
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fetch.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fetch.v
L0 8
R3
r1
!s85 0
31
R8
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fetch.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fetch.v|
!i113 1
R4
R5
vfulladder1
Z9 !s110 1729704880
!i10b 1
!s100 YHaa=1kS9:8>Ao]hQ<Q;^1
IY1Ceg6Cg5]koJdLgF]RoO0
R1
R2
Z10 w1729634734
Z11 8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fulladder16.v
Z12 F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fulladder16.v
L0 33
R3
r1
!s85 0
31
Z13 !s108 1729704880.000000
Z14 !s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fulladder16.v|
Z15 !s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fulladder16.v|
!i113 1
R4
R5
vfulladder16
R9
!i10b 1
!s100 0;3TgVNi^J^PL63ag3XUM0
I@WeXlTQj>a^jcT@NKJMQW0
R1
R2
R10
R11
R12
L0 1
R3
r1
!s85 0
31
R13
R14
R15
!i113 1
R4
R5
vfulladder4
R9
!i10b 1
!s100 A8]b1O12RA5_?OK7kooGn3
I=<D9IDZgm2T_URIRc^C4?2
R1
R2
R10
R11
R12
L0 17
R3
r1
!s85 0
31
R13
R14
R15
!i113 1
R4
R5
vinstr_decoder
!s110 1729742551
!i10b 1
!s100 X?EfkIj_cfj;k<_DoJ^LF2
I8PH>Y_SQ6=7EemOgA_X9L3
R1
R2
w1729742543
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/instr_decoder.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/instr_decoder.v
L0 8
R3
r1
!s85 0
31
!s108 1729742551.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/instr_decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/instr_decoder.v|
!i113 1
R4
R5
vmemory
R6
!i10b 1
!s100 0eXS7cS9U9UNA@:UaN6J=0
IDV:XX?SA49KIa?K2FlG0A2
R1
R2
w1729661040
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory.v
L0 9
R3
r1
!s85 0
31
R7
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory.v|
!i113 1
R4
R5
vmemory2c
R6
!i10b 1
!s100 1ITXY4ZWd3SeI8Nl4zmz13
I14K6X7;_GGfVh_SU@15Gg3
R1
R2
w1646511252
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory2c.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory2c.v
L0 35
R3
r1
!s85 0
31
R7
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory2c.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory2c.v|
!i113 1
R4
R5
vmux2_1
Z16 !s110 1729704879
!i10b 1
!s100 Oj_KDEmLzPjY0URFU9i990
I0?S@7Dh7YH5lL8=bGZD5l1
R1
R2
w1726786923
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux2_1.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux2_1.v
L0 1
R3
r1
!s85 0
31
!s108 1729704878.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux2_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux2_1.v|
!i113 1
R4
R5
vmux4_1
R9
!i10b 1
!s100 ZLnPj1bJ3YIl0S]8]iSV_0
I=e=PNWR48AK1F>T@bBTbn0
R1
R2
w1729661532
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux4_1.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux4_1.v
L0 1
R3
r1
!s85 0
31
R13
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux4_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux4_1.v|
!i113 1
R4
R5
vmux8_1
R16
!i10b 1
!s100 Va>km@?RmS=`SN;>GlQ1^0
I@3Hm3WM=d;D>J`GX8Uc@U2
R1
R2
w1727199663
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux8_1.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux8_1.v
L0 1
R3
r1
!s85 0
31
Z17 !s108 1729704879.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux8_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux8_1.v|
!i113 1
R4
R5
vproc
R6
!i10b 1
!s100 >3COW8@j``TX77OTAdK302
IoDnmKd9jJ]7HCYN_YcCTa2
R1
R2
w1729660704
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc.v
L0 5
R3
r1
!s85 0
31
R7
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc.v|
!i113 1
R4
R5
vproc_hier
R6
!i10b 1
!s100 jGH_<J>T7TGh^mfl9i`Fo2
IXF[WEc2G<]Md_EjA9C=hF1
R1
R2
w1646504514
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier.v
L0 6
R3
r1
!s85 0
31
R7
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier.v|
!i113 1
R4
R5
vproc_hier_bench
R6
!i10b 1
!s100 NC65SoK17afJT_<_F7KdJ1
IWo]b>AK=5RJ0lGli`^U[73
R1
R2
w1646504638
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier_bench.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier_bench.v
L0 5
R3
r1
!s85 0
31
R7
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier_bench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier_bench.v|
!i113 1
R4
R5
vregFile_bypass
R16
!i10b 1
!s100 9R4<EJ;V[T1K08=2n[ehW1
IUo<QUQFa8`XC<gIB6;TAl3
R1
R2
w1727203927
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/regFile_bypass.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/regFile_bypass.v
L0 8
R3
r1
!s85 0
31
R17
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/regFile_bypass.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/regFile_bypass.v|
!i113 1
R4
R5
nreg@file_bypass
vregister
R9
!i10b 1
!s100 l2<G=LijLz=[9Z1;iC]:L2
Ie7Y2?77EhG2hE_9IeRKWX0
R1
R2
w1727203663
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register.v
L0 1
R3
r1
!s85 0
31
R13
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register.v|
!i113 1
R4
R5
vregister_bypass
R9
!i10b 1
!s100 LVKNd8I5gSHN`cNBCK<TX3
I:Pkb@fNaQ8305<n6YB_Ci1
R1
R2
w1727204160
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register_bypass.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register_bypass.v
L0 1
R3
r1
!s85 0
31
R13
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register_bypass.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register_bypass.v|
!i113 1
R4
R5
vsext16
Z18 !s110 1729740140
!i10b 1
!s100 =ELbQ@f7[<hiJJPB<IOAT3
IXXXQFKzfF045:YmDN3GdE0
R1
R2
w1729740125
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/sext16.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/sext16.v
L0 1
R3
r1
!s85 0
31
Z19 !s108 1729740140.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/sext16.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/sext16.v|
!i113 1
R4
R5
vwb
R6
!i10b 1
!s100 @UJeM=8kHEYS`zm]bFD]<0
IG;I3Vli`<on5WRnKA_kUn3
R1
R2
w1729661624
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/wb.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/wb.v
L0 8
R3
r1
!s85 0
31
R7
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/wb.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/wb.v|
!i113 1
R4
R5
vzext16
R18
!i10b 1
!s100 9RDi0I0:0;^I4R`=9ieK[1
Ic]WzlGAK?>Y_mBR<`8C5K0
R1
R2
w1729740132
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/zext16.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/zext16.v
L0 1
R3
r1
!s85 0
31
R19
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/zext16.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/zext16.v|
!i113 1
R4
R5
