// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_w2_V_H__
#define __conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_w2_V_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_w2_V_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 15;
  static const unsigned AddressRange = 216;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_w2_V_ram) {
        ram[0] = "0b010011001001110";
        ram[1] = "0b001000000001110";
        ram[2] = "0b011110010100101";
        ram[3] = "0b000110010000110";
        ram[4] = "0b110011010011000";
        ram[5] = "0b101110111111111";
        ram[6] = "0b010110101111100";
        ram[7] = "0b100011000111011";
        ram[8] = "0b101011001001111";
        ram[9] = "0b101011011110110";
        ram[10] = "0b001001100000110";
        ram[11] = "0b010111111001010";
        ram[12] = "0b111101110001000";
        ram[13] = "0b011110001001100";
        ram[14] = "0b111001110011001";
        ram[15] = "0b001100110111110";
        ram[16] = "0b011001001110101";
        ram[17] = "0b111011001010100";
        ram[18] = "0b000110000010011";
        ram[19] = "0b101000000011101";
        ram[20] = "0b110110110110111";
        ram[21] = "0b000111010011111";
        ram[22] = "0b101111110011101";
        ram[23] = "0b100101101001001";
        ram[24] = "0b001100011001011";
        ram[25] = "0b000111010101011";
        ram[26] = "0b110000000111011";
        ram[27] = "0b101010011111100";
        ram[28] = "0b011111001110000";
        ram[29] = "0b011001100100111";
        ram[30] = "0b011000101010110";
        ram[31] = "0b011001000100010";
        ram[32] = "0b000110111100000";
        ram[33] = "0b011100011011011";
        ram[34] = "0b100101111101110";
        ram[35] = "0b000101010101011";
        ram[36] = "0b011111000101111";
        ram[37] = "0b001000010011100";
        ram[38] = "0b111111111110011";
        ram[39] = "0b000111010011101";
        ram[40] = "0b101110101000111";
        ram[41] = "0b100011000101111";
        ram[42] = "0b100111100100001";
        ram[43] = "0b100111100000101";
        ram[44] = "0b111110010001010";
        ram[45] = "0b100010111011111";
        ram[46] = "0b000001111000101";
        ram[47] = "0b100011010100011";
        ram[48] = "0b011100111011100";
        ram[49] = "0b110011100010001";
        ram[50] = "0b010101101000100";
        ram[51] = "0b101001111110111";
        ram[52] = "0b100100100011000";
        ram[53] = "0b011111011001110";
        ram[54] = "0b101011000010001";
        ram[55] = "0b001111101000000";
        ram[56] = "0b100111111011001";
        ram[57] = "0b010111101111011";
        ram[58] = "0b001111100101000";
        ram[59] = "0b011110001110001";
        ram[60] = "0b100010111010001";
        ram[61] = "0b101001110011110";
        ram[62] = "0b100111111111111";
        ram[63] = "0b000011110100110";
        ram[64] = "0b001101110110111";
        ram[65] = "0b010000101001001";
        ram[66] = "0b111010010101010";
        ram[67] = "0b101011000001010";
        ram[68] = "0b111100011001011";
        ram[69] = "0b010101100110101";
        ram[70] = "0b001000000011001";
        ram[71] = "0b010000010000000";
        ram[72] = "0b101001101111010";
        ram[73] = "0b010000101000000";
        ram[74] = "0b111111011110001";
        ram[75] = "0b111100101001001";
        ram[76] = "0b110110101010111";
        ram[77] = "0b110000100100101";
        ram[78] = "0b111001010010110";
        ram[79] = "0b001100111110001";
        ram[80] = "0b101001010100001";
        ram[81] = "0b111110011111010";
        ram[82] = "0b001111011100010";
        ram[83] = "0b111010010111010";
        ram[84] = "0b000011100011100";
        ram[85] = "0b010101100011110";
        ram[86] = "0b010110000011000";
        ram[87] = "0b000110100100010";
        ram[88] = "0b010000001101110";
        ram[89] = "0b100001011010010";
        ram[90] = "0b000101110011101";
        ram[91] = "0b110111111000001";
        ram[92] = "0b100010000110111";
        ram[93] = "0b010101110100001";
        ram[94] = "0b110001000010011";
        ram[95] = "0b010011001111011";
        ram[96] = "0b110101110001101";
        ram[97] = "0b001011101100000";
        ram[98] = "0b010000011011010";
        ram[99] = "0b000111100100111";
        ram[100] = "0b100100110100011";
        ram[101] = "0b101010010110110";
        ram[102] = "0b000011011110101";
        ram[103] = "0b011000101111110";
        ram[104] = "0b111011010110110";
        ram[105] = "0b010100000011100";
        ram[106] = "0b010100111010001";
        ram[107] = "0b011010111101101";
        ram[108] = "0b010110000111111";
        ram[109] = "0b010000110100111";
        ram[110] = "0b101011101010110";
        ram[111] = "0b001001000010101";
        ram[112] = "0b111111100000110";
        ram[113] = "0b000001001110010";
        ram[114] = "0b111001001001101";
        ram[115] = "0b101101000010001";
        ram[116] = "0b101110101011000";
        ram[117] = "0b111100001000010";
        ram[118] = "0b111110011000011";
        ram[119] = "0b001100001101010";
        ram[120] = "0b010111000000001";
        ram[121] = "0b001000101011111";
        ram[122] = "0b100110011010101";
        ram[123] = "0b100110010111100";
        ram[124] = "0b111110100011001";
        ram[125] = "0b110000100110111";
        ram[126] = "0b110100000010111";
        ram[127] = "0b011110010110001";
        ram[128] = "0b010101111110001";
        ram[129] = "0b111011010100000";
        ram[130] = "0b001001101001101";
        ram[131] = "0b000010100101010";
        ram[132] = "0b000010010011011";
        ram[133] = "0b001000000011001";
        ram[134] = "0b111000001110100";
        ram[135] = "0b100010110011000";
        ram[136] = "0b011100000111010";
        ram[137] = "0b011010001000011";
        ram[138] = "0b010011010100011";
        ram[139] = "0b110111000110100";
        ram[140] = "0b010001000101010";
        ram[141] = "0b001000100000011";
        ram[142] = "0b100101111111100";
        ram[143] = "0b011110111011010";
        ram[144] = "0b110110001111100";
        ram[145] = "0b111011101000000";
        ram[146] = "0b101100110010011";
        ram[147] = "0b100100100001100";
        ram[148] = "0b110100101101110";
        ram[149] = "0b011000010100100";
        ram[150] = "0b001000010101101";
        ram[151] = "0b010101101101101";
        ram[152] = "0b111101100001010";
        ram[153] = "0b101011111101010";
        ram[154] = "0b011100000011101";
        ram[155] = "0b000111101100000";
        ram[156] = "0b110100101011001";
        ram[157] = "0b011100001101100";
        ram[158] = "0b001111010111001";
        ram[159] = "0b110011111110000";
        ram[160] = "0b101111001010100";
        ram[161] = "0b010110010011101";
        ram[162] = "0b101010100011110";
        ram[163] = "0b000010000000001";
        ram[164] = "0b110000000001011";
        ram[165] = "0b111001001001101";
        ram[166] = "0b100010011010111";
        ram[167] = "0b101111010110001";
        ram[168] = "0b010110100111111";
        ram[169] = "0b100100111110111";
        ram[170] = "0b111111111110111";
        ram[171] = "0b010001000001010";
        ram[172] = "0b010111010111101";
        ram[173] = "0b111001000100000";
        ram[174] = "0b100100011010101";
        ram[175] = "0b110011010111001";
        ram[176] = "0b010011101110000";
        ram[177] = "0b100011100011011";
        ram[178] = "0b110101111110011";
        ram[179] = "0b111111111101100";
        ram[180] = "0b111110101100000";
        ram[181] = "0b100000100100101";
        ram[182] = "0b011000110000100";
        ram[183] = "0b010011001111111";
        ram[184] = "0b011111001111101";
        ram[185] = "0b000111111010101";
        ram[186] = "0b000101001001011";
        ram[187] = "0b000100000011010";
        ram[188] = "0b110000000111111";
        ram[189] = "0b100110101111010";
        ram[190] = "0b110111111000111";
        ram[191] = "0b010110010011101";
        ram[192] = "0b001111000110110";
        ram[193] = "0b011010011111100";
        ram[194] = "0b011010010111111";
        ram[195] = "0b101100001000110";
        ram[196] = "0b101001101000111";
        ram[197] = "0b111110111011101";
        ram[198] = "0b101101000010101";
        ram[199] = "0b011000110001100";
        ram[200] = "0b000111010100001";
        ram[201] = "0b100000101110110";
        ram[202] = "0b001111111000111";
        ram[203] = "0b100101101011001";
        ram[204] = "0b010001011001101";
        ram[205] = "0b010011101011010";
        ram[206] = "0b000010000100001";
        ram[207] = "0b111001100001010";
        ram[208] = "0b100100110111100";
        ram[209] = "0b101101111110001";
        ram[210] = "0b000010010001011";
        ram[211] = "0b001101101111000";
        ram[212] = "0b010000011111000";
        ram[213] = "0b010101010011111";
        ram[214] = "0b111000000111011";
        ram[215] = "0b110101011000000";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_w2_V) {


static const unsigned DataWidth = 15;
static const unsigned AddressRange = 216;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_w2_V_ram* meminst;


SC_CTOR(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_w2_V) {
meminst = new conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_w2_V_ram("conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_w2_V_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_w2_V() {
    delete meminst;
}


};//endmodule
#endif
