#define HDMIRX_PM_SLEEP_BASE 0 // 0x00020200

//Page PM_SLEEP
#define REG_0000_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x200)
    #define REG_0000_PM_SLEEP_REG_WK_FIQ_MASK Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0004_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x204)
    #define REG_0004_PM_SLEEP_REG_WK_FIQ_FORCE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0008_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x208)
    #define REG_0008_PM_SLEEP_REG_WK_FIQ_CLR Fld(16,0,AC_FULLW10)//[15:0]
#define REG_000C_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x20C)
    #define REG_000C_PM_SLEEP_REG_WK_FIQ_POL Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0010_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x210)
    #define REG_0010_PM_SLEEP_REG_WK_IRQ_MASK Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0014_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x214)
    #define REG_0014_PM_SLEEP_REG_WK_IRQ_FORCE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0018_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x218)
    #define REG_0018_PM_SLEEP_REG_WK_IRQ_POL Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0024_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x224)
    #define REG_0024_PM_SLEEP_REG_UART_TX_ENABLE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0024_PM_SLEEP_REG_UART_RX_ENABLE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0024_PM_SLEEP_REG_HK51_UART0_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0024_PM_SLEEP_REG_WAKEUP_RST_CHIP_TOP_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0024_PM_SLEEP_REG_WAKEUP_RST_51_EN Fld(1,14,AC_MSKB1)//[14:14]
#define REG_0028_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x228)
    #define REG_0028_PM_SLEEP_REG_WK_FIQ_FINAL_STATUS Fld(16,0,AC_FULLW10)//[15:0]
#define REG_002C_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x22C)
    #define REG_002C_PM_SLEEP_REG_WK_FIQ_RAW_STATUS Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0030_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x230)
    #define REG_0030_PM_SLEEP_REG_WK_IRQ_FINAL_STATUS Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0034_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x234)
    #define REG_0034_PM_SLEEP_REG_WK_IRQ_RAW_STATUS Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0048_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x248)
    #define REG_0048_PM_SLEEP_REG_GPIO_PM_LOCK Fld(16,0,AC_FULLW10)//[15:0]
#define REG_004C_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x24C)
    #define REG_004C_PM_SLEEP_REG_GPIO_PM_LOCK2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0050_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x250)
    #define REG_0050_PM_SLEEP_REG_GPIO_PM_GLHRM_NUM Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0054_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x254)
    #define REG_0054_PM_SLEEP_REG_PWR_CTRL_OUT Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0054_PM_SLEEP_REG_PWR_CTRL_OEN Fld(1,8,AC_MSKB1)//[8:8]
#define REG_0058_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x258)
    #define REG_0058_PM_SLEEP_REG_SD_IRQ_MASK Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0058_PM_SLEEP_REG_SD_IRQ_FORCE Fld(6,6,AC_MSKW10)//[11:6]
#define REG_005C_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x25C)
    #define REG_005C_PM_SLEEP_REG_SD_IRQ_CLR Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_005C_PM_SLEEP_REG_POL_H0 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_005C_PM_SLEEP_REG_POL_H1 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_005C_PM_SLEEP_REG_POL_H2 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_005C_PM_SLEEP_REG_POL_V0 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_005C_PM_SLEEP_REG_POL_V1 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_005C_PM_SLEEP_REG_POL_V2 Fld(1,11,AC_MSKB1)//[11:11]
#define REG_006C_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x26C)
    #define REG_006C_PM_SLEEP_REG_PM_SD_IRQ_FINAL_STATUS Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_006C_PM_SLEEP_REG_PM_SD_IRQ_RAW_STATUS Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_006C_PM_SLEEP_REG_PM_SD_RAW_STATUS Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_006C_PM_SLEEP_REG_SD_ST_CLR Fld(1,12,AC_MSKB1)//[12:12]
#define REG_0070_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x270)
    #define REG_0070_PM_SLEEP_REG_AESDMAKEY_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0070_PM_SLEEP_REG_PWR_CTRL_INV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0070_PM_SLEEP_REG_LINK_ISO2PWRCTRL Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0070_PM_SLEEP_REG_SW_DC_FLOW Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0070_PM_SLEEP_REG_LINK_ISO2PWRCTRL_LOCK Fld(1,11,AC_MSKB1)//[11:11]
#define REG_0074_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x274)
    #define REG_0074_PM_SLEEP_REG_BOND_OVERWRITE Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0074_PM_SLEEP_REG_FIQ_SRC_SEL Fld(1,2,AC_MSKB0)//[2:2]
#define REG_00A0_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x2A0)
    #define REG_00A0_PM_SLEEP_REG_RESERVE1_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A4_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x2A4)
    #define REG_00A4_PM_SLEEP_REG_RESERVE1_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00C4_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x2C4)
    #define REG_00C4_PM_SLEEP_REG_RTC2_SW_RST Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_00C4_PM_SLEEP_REG_RTC2_SW_RST_LOCK Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_00C4_PM_SLEEP_REG_DVI_CTRL_SW_RST Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_00C4_PM_SLEEP_REG_PWM0_PM_SW_RST Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00C4_PM_SLEEP_REG_SYNC_DET_SW_RST Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00C4_PM_SLEEP_REG_RTC0_SW_RST Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00C4_PM_SLEEP_REG_RTC1_SW_RST Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00C8_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x2C8)
    #define REG_00C8_PM_SLEEP_REG_XTAL_OFF_KEY_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00CC_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x2CC)
    #define REG_00CC_PM_SLEEP_REG_XTAL_OFF_KEY_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00D0_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x2D0)
    #define REG_00D0_PM_SLEEP_REG_RIU_DUMMY0 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00D4_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x2D4)
    #define REG_00D4_PM_SLEEP_REG_ISO_CONTROL Fld(2,12,AC_MSKB1)//[13:12]
#define REG_00D8_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x2D8)
    #define REG_00D8_PM_SLEEP_REG_PM_TESTBUS_SW Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00D8_PM_SLEEP_REG_PM_TEST_OUT_MODE Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_00D8_PM_SLEEP_REG_PM_SLEEP_TESTBUS_SW Fld(4,8,AC_MSKB1)//[11:8]
#define REG_00DC_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x2DC)
    #define REG_00DC_PM_SLEEP_REG_GPIO_PM_LOCK3 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_00E0_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x2E0)
    #define REG_00E0_PM_SLEEP_REG_RIU_DUMMY1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00E4_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x2E4)
    #define REG_00E4_PM_SLEEP_REG_RIU_DUMMY2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00E8_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x2E8)
    #define REG_00E8_PM_SLEEP_REG_DVI_DET_CMP_P0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E8_PM_SLEEP_REG_DVI_DET_CMP_P1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00EC_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x2EC)
    #define REG_00EC_PM_SLEEP_REG_DVI_DET_CMP_P2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00EC_PM_SLEEP_REG_DVI_DET_CMP_P3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00F4_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x2F4)
    #define REG_00F4_PM_SLEEP_REG_CMPVALUE1_P0 Fld(12,0,AC_MSKW10)//[11:0]
#define REG_00F8_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x2F8)
    #define REG_00F8_PM_SLEEP_REG_CMPVALUE2_P0 Fld(12,0,AC_MSKW10)//[11:0]
#define REG_00FC_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x2FC)
    #define REG_00FC_PM_SLEEP_REG_DVI_K_RPT_P0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0100_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x300)
    #define REG_0100_PM_SLEEP_REG_CMPVALUE1_P1 Fld(12,0,AC_MSKW10)//[11:0]
#define REG_0104_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x304)
    #define REG_0104_PM_SLEEP_REG_CMPVALUE2_P1 Fld(12,0,AC_MSKW10)//[11:0]
#define REG_0108_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x308)
    #define REG_0108_PM_SLEEP_REG_DVI_K_RPT_P1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_010C_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x30C)
    #define REG_010C_PM_SLEEP_REG_CMPVALUE1_P2 Fld(12,0,AC_MSKW10)//[11:0]
#define REG_0110_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x310)
    #define REG_0110_PM_SLEEP_REG_CMPVALUE2_P2 Fld(12,0,AC_MSKW10)//[11:0]
#define REG_0114_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x314)
    #define REG_0114_PM_SLEEP_REG_DVI_K_RPT_P2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0118_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x318)
    #define REG_0118_PM_SLEEP_REG_CMPVALUE1_P3 Fld(12,0,AC_MSKW10)//[11:0]
#define REG_011C_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x31C)
    #define REG_011C_PM_SLEEP_REG_CMPVALUE2_P3 Fld(12,0,AC_MSKW10)//[11:0]
#define REG_0120_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x320)
    #define REG_0120_PM_SLEEP_REG_DVI_K_RPT_P3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_012C_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x32C)
    #define REG_012C_PM_SLEEP_REG_PM_DVI_5V_DET_POL Fld(4,8,AC_MSKB1)//[11:8]
#define REG_0138_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x338)
    #define REG_0138_PM_SLEEP_REG_KERNEL_PROTECT_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_013C_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x33C)
    #define REG_013C_PM_SLEEP_REG_KERNEL_PROTECT_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0140_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x340)
    #define REG_0140_PM_SLEEP_REG_RIU_CKSUM_PROT_OFF_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0144_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x344)
    #define REG_0144_PM_SLEEP_REG_RIU_CKSUM_PROT_OFF_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0148_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x348)
    #define REG_0148_PM_SLEEP_REG_SCRATCHPAD_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_014C_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x34C)
    #define REG_014C_PM_SLEEP_REG_SCRATCHPAD_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0150_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x350)
    #define REG_0150_PM_SLEEP_REG_SCRATCHPAD_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0154_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x354)
    #define REG_0154_PM_SLEEP_REG_SCRATCHPAD_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0168_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x368)
    #define REG_0168_PM_SLEEP_REG_PM_HSYNC0_WID_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define REG_016C_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x36C)
    #define REG_016C_PM_SLEEP_REG_PM_VSYNC0_LINE_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0180_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x380)
    #define REG_0180_PM_SLEEP_REG_PWR_ONCE_NG Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0180_PM_SLEEP_REG_PWR_ONCE_NG_WC0 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0180_PM_SLEEP_REG_PWR_ONCE_NG_WC1 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0180_PM_SLEEP_REG_PWR_ONCE_NG_WC2 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0180_PM_SLEEP_REG_PWR_ONCE_NG_WC3 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0180_PM_SLEEP_REG_PWR_ONCE_NG_WC4 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0180_PM_SLEEP_REG_PWR_ONCE_NG_WC5 Fld(1,13,AC_MSKB1)//[13:13]
#define REG_0184_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x384)
    #define REG_0184_PM_SLEEP_REG_PWR_GD_ATOP Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0184_PM_SLEEP_REG_PWR_GD_DLY Fld(6,8,AC_MSKB1)//[13:8]
#define REG_0188_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x388)
    #define REG_0188_PM_SLEEP_REG_PWRGD_INT_GLHRM_EN Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0188_PM_SLEEP_REG_PWRGD_INT_GLHRM_NUM Fld(6,4,AC_MSKW10)//[9:4]
    #define REG_0188_PM_SLEEP_REG_VPLUG_IN_PWRGD Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0188_PM_SLEEP_REG_AVDD18_PWRGD Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0198_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x398)
    #define REG_0198_PM_SLEEP_REG_RESERVE4 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01BC_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x3BC)
    #define REG_01BC_PM_SLEEP_REG_SW_RSTZ_CPU Fld(1,0,AC_MSKB0)//[0:0]
#define REG_01CC_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x3CC)
    #define REG_01CC_PM_SLEEP_REG_CM4_VOICE2PM_WK_INT Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01D4_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x3D4)
    #define REG_01D4_PM_SLEEP_REG_SPI_SEC_CFG Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01F8_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x3F8)
    #define REG_01F8_PM_SLEEP_REG_CLK_RECOVERY_ON Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01F8_PM_SLEEP_REG_CLK_RECOVERY_FLAG Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01F8_PM_SLEEP_REG_CM4_UART0_EN Fld(1,2,AC_MSKB0)//[2:2]
#define REG_01FC_PM_SLEEP (HDMIRX_PM_SLEEP_BASE + 0x3FC)
    #define REG_01FC_PM_SLEEP_REG_PM_ICE_FAIL_RECOVER_MODE Fld(1,0,AC_MSKB0)//[0:0]

