<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIWholeQuadMode.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIWholeQuadMode.cpp.html'>SIWholeQuadMode.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIWholeQuadMode.cpp - enter and suspend whole quad mode -----------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This pass adds instructions to enable whole quad mode for pixel</i></td></tr>
<tr><th id="11">11</th><td><i>/// shaders, and whole wavefront mode for all programs.</i></td></tr>
<tr><th id="12">12</th><td><i>///</i></td></tr>
<tr><th id="13">13</th><td><i>/// Whole quad mode is required for derivative computations, but it interferes</i></td></tr>
<tr><th id="14">14</th><td><i>/// with shader side effects (stores and atomics). This pass is run on the</i></td></tr>
<tr><th id="15">15</th><td><i>/// scheduled machine IR but before register coalescing, so that machine SSA is</i></td></tr>
<tr><th id="16">16</th><td><i>/// available for analysis. It ensures that WQM is enabled when necessary, but</i></td></tr>
<tr><th id="17">17</th><td><i>/// disabled around stores and atomics.</i></td></tr>
<tr><th id="18">18</th><td><i>///</i></td></tr>
<tr><th id="19">19</th><td><i>/// When necessary, this pass creates a function prolog</i></td></tr>
<tr><th id="20">20</th><td><i>///</i></td></tr>
<tr><th id="21">21</th><td><i>///   S_MOV_B64 LiveMask, EXEC</i></td></tr>
<tr><th id="22">22</th><td><i>///   S_WQM_B64 EXEC, EXEC</i></td></tr>
<tr><th id="23">23</th><td><i>///</i></td></tr>
<tr><th id="24">24</th><td><i>/// to enter WQM at the top of the function and surrounds blocks of Exact</i></td></tr>
<tr><th id="25">25</th><td><i>/// instructions by</i></td></tr>
<tr><th id="26">26</th><td><i>///</i></td></tr>
<tr><th id="27">27</th><td><i>///   S_AND_SAVEEXEC_B64 Tmp, LiveMask</i></td></tr>
<tr><th id="28">28</th><td><i>///   ...</i></td></tr>
<tr><th id="29">29</th><td><i>///   S_MOV_B64 EXEC, Tmp</i></td></tr>
<tr><th id="30">30</th><td><i>///</i></td></tr>
<tr><th id="31">31</th><td><i>/// We also compute when a sequence of instructions requires Whole Wavefront</i></td></tr>
<tr><th id="32">32</th><td><i>/// Mode (WWM) and insert instructions to save and restore it:</i></td></tr>
<tr><th id="33">33</th><td><i>///</i></td></tr>
<tr><th id="34">34</th><td><i>/// S_OR_SAVEEXEC_B64 Tmp, -1</i></td></tr>
<tr><th id="35">35</th><td><i>/// ...</i></td></tr>
<tr><th id="36">36</th><td><i>/// S_MOV_B64 EXEC, Tmp</i></td></tr>
<tr><th id="37">37</th><td><i>///</i></td></tr>
<tr><th id="38">38</th><td><i>/// In order to avoid excessive switching during sequences of Exact</i></td></tr>
<tr><th id="39">39</th><td><i>/// instructions, the pass first analyzes which instructions must be run in WQM</i></td></tr>
<tr><th id="40">40</th><td><i>/// (aka which instructions produce values that lead to derivative</i></td></tr>
<tr><th id="41">41</th><td><i>/// computations).</i></td></tr>
<tr><th id="42">42</th><td><i>///</i></td></tr>
<tr><th id="43">43</th><td><i>/// Basic blocks are always exited in WQM as long as some successor needs WQM.</i></td></tr>
<tr><th id="44">44</th><td><i>///</i></td></tr>
<tr><th id="45">45</th><td><i>/// There is room for improvement given better control flow analysis:</i></td></tr>
<tr><th id="46">46</th><td><i>///</i></td></tr>
<tr><th id="47">47</th><td><i>///  (1) at the top level (outside of control flow statements, and as long as</i></td></tr>
<tr><th id="48">48</th><td><i>///      kill hasn't been used), one SGPR can be saved by recovering WQM from</i></td></tr>
<tr><th id="49">49</th><td><i>///      the LiveMask (this is implemented for the entry block).</i></td></tr>
<tr><th id="50">50</th><td><i>///</i></td></tr>
<tr><th id="51">51</th><td><i>///  (2) when entire regions (e.g. if-else blocks or entire loops) only</i></td></tr>
<tr><th id="52">52</th><td><i>///      consist of exact and don't-care instructions, the switch only has to</i></td></tr>
<tr><th id="53">53</th><td><i>///      be done at the entry and exit points rather than potentially in each</i></td></tr>
<tr><th id="54">54</th><td><i>///      block of the region.</i></td></tr>
<tr><th id="55">55</th><td><i>///</i></td></tr>
<tr><th id="56">56</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="GCNSubtarget.h.html">"GCNSubtarget.h"</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../include/llvm/ADT/MapVector.h.html">"llvm/ADT/MapVector.h"</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="../../../include/llvm/ADT/PostOrderIterator.h.html">"llvm/ADT/PostOrderIterator.h"</a></u></td></tr>
<tr><th id="63">63</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="64">64</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="65">65</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="66">66</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="67">67</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="68">68</th><td><u>#include <a href="../../../include/llvm/InitializePasses.h.html">"llvm/InitializePasses.h"</a></u></td></tr>
<tr><th id="69">69</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"si-wqm"</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><b>namespace</b> {</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><b>enum</b> {</td></tr>
<tr><th id="78">78</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-type='1' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="79">79</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-type='2' data-ref="(anonymousnamespace)::StateWWM" data-ref-filename="(anonymousnamespace)..StateWWM">StateWWM</dfn> = <var>0x2</var>,</td></tr>
<tr><th id="80">80</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-type='4' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</dfn> = <var>0x4</var>,</td></tr>
<tr><th id="81">81</th><td>};</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::PrintState" title='(anonymous namespace)::PrintState' data-ref="(anonymousnamespace)::PrintState" data-ref-filename="(anonymousnamespace)..PrintState">PrintState</dfn> {</td></tr>
<tr><th id="84">84</th><td><b>public</b>:</td></tr>
<tr><th id="85">85</th><td>  <em>int</em> <dfn class="tu decl field" id="(anonymousnamespace)::PrintState::State" title='(anonymous namespace)::PrintState::State' data-type='int' data-ref="(anonymousnamespace)::PrintState::State" data-ref-filename="(anonymousnamespace)..PrintState..State">State</dfn>;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <b>explicit</b> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_110PrintStateC1Ei" title='(anonymous namespace)::PrintState::PrintState' data-type='void (anonymous namespace)::PrintState::PrintState(int State)' data-ref="_ZN12_GLOBAL__N_110PrintStateC1Ei" data-ref-filename="_ZN12_GLOBAL__N_110PrintStateC1Ei">PrintState</dfn>(<em>int</em> <dfn class="local col1 decl" id="1State" title='State' data-type='int' data-ref="1State" data-ref-filename="1State">State</dfn>) : <a class="tu member field" href="#(anonymousnamespace)::PrintState::State" title='(anonymous namespace)::PrintState::State' data-use='w' data-ref="(anonymousnamespace)::PrintState::State" data-ref-filename="(anonymousnamespace)..PrintState..State">State</a>(<a class="local col1 ref" href="#1State" title='State' data-ref="1State" data-ref-filename="1State">State</a>) {}</td></tr>
<tr><th id="88">88</th><td>};</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><u>#<span data-ppcond="90">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="91">91</th><td><em>static</em> raw_ostream &amp;<b>operator</b>&lt;&lt;(raw_ostream &amp;OS, <em>const</em> PrintState &amp;PS) {</td></tr>
<tr><th id="92">92</th><td>  <b>if</b> (PS.State &amp; StateWQM)</td></tr>
<tr><th id="93">93</th><td>    OS &lt;&lt; <q>"WQM"</q>;</td></tr>
<tr><th id="94">94</th><td>  <b>if</b> (PS.State &amp; StateWWM) {</td></tr>
<tr><th id="95">95</th><td>    <b>if</b> (PS.State &amp; StateWQM)</td></tr>
<tr><th id="96">96</th><td>      OS &lt;&lt; <kbd>'|'</kbd>;</td></tr>
<tr><th id="97">97</th><td>    OS &lt;&lt; <q>"WWM"</q>;</td></tr>
<tr><th id="98">98</th><td>  }</td></tr>
<tr><th id="99">99</th><td>  <b>if</b> (PS.State &amp; StateExact) {</td></tr>
<tr><th id="100">100</th><td>    <b>if</b> (PS.State &amp; (StateWQM | StateWWM))</td></tr>
<tr><th id="101">101</th><td>      OS &lt;&lt; <kbd>'|'</kbd>;</td></tr>
<tr><th id="102">102</th><td>    OS &lt;&lt; <q>"Exact"</q>;</td></tr>
<tr><th id="103">103</th><td>  }</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <b>return</b> OS;</td></tr>
<tr><th id="106">106</th><td>}</td></tr>
<tr><th id="107">107</th><td><u>#<span data-ppcond="90">endif</span></u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::InstrInfo" title='(anonymous namespace)::InstrInfo' data-ref="(anonymousnamespace)::InstrInfo" data-ref-filename="(anonymousnamespace)..InstrInfo">InstrInfo</dfn> {</td></tr>
<tr><th id="110">110</th><td>  <em>char</em> <dfn class="tu decl field" id="(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-type='char' data-ref="(anonymousnamespace)::InstrInfo::Needs" data-ref-filename="(anonymousnamespace)..InstrInfo..Needs">Needs</dfn> = <var>0</var>;</td></tr>
<tr><th id="111">111</th><td>  <em>char</em> <dfn class="tu decl field" id="(anonymousnamespace)::InstrInfo::Disabled" title='(anonymous namespace)::InstrInfo::Disabled' data-type='char' data-ref="(anonymousnamespace)::InstrInfo::Disabled" data-ref-filename="(anonymousnamespace)..InstrInfo..Disabled">Disabled</dfn> = <var>0</var>;</td></tr>
<tr><th id="112">112</th><td>  <em>char</em> <dfn class="tu decl field" id="(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-type='char' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..InstrInfo..OutNeeds">OutNeeds</dfn> = <var>0</var>;</td></tr>
<tr><th id="113">113</th><td>};</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::BlockInfo" title='(anonymous namespace)::BlockInfo' data-ref="(anonymousnamespace)::BlockInfo" data-ref-filename="(anonymousnamespace)..BlockInfo">BlockInfo</dfn> {</td></tr>
<tr><th id="116">116</th><td>  <em>char</em> <dfn class="tu decl field" id="(anonymousnamespace)::BlockInfo::Needs" title='(anonymous namespace)::BlockInfo::Needs' data-type='char' data-ref="(anonymousnamespace)::BlockInfo::Needs" data-ref-filename="(anonymousnamespace)..BlockInfo..Needs">Needs</dfn> = <var>0</var>;</td></tr>
<tr><th id="117">117</th><td>  <em>char</em> <dfn class="tu decl field" id="(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-type='char' data-ref="(anonymousnamespace)::BlockInfo::InNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..InNeeds">InNeeds</dfn> = <var>0</var>;</td></tr>
<tr><th id="118">118</th><td>  <em>char</em> <dfn class="tu decl field" id="(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-type='char' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..OutNeeds">OutNeeds</dfn> = <var>0</var>;</td></tr>
<tr><th id="119">119</th><td>};</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem" data-ref-filename="(anonymousnamespace)..WorkItem">WorkItem</dfn> {</td></tr>
<tr><th id="122">122</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl field" id="(anonymousnamespace)::WorkItem::MBB" title='(anonymous namespace)::WorkItem::MBB' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::WorkItem::MBB" data-ref-filename="(anonymousnamespace)..WorkItem..MBB">MBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl field" id="(anonymousnamespace)::WorkItem::MI" title='(anonymous namespace)::WorkItem::MI' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::WorkItem::MI" data-ref-filename="(anonymousnamespace)..WorkItem..MI">MI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_18WorkItemC1Ev" title='(anonymous namespace)::WorkItem::WorkItem' data-type='void (anonymous namespace)::WorkItem::WorkItem()' data-ref="_ZN12_GLOBAL__N_18WorkItemC1Ev" data-ref-filename="_ZN12_GLOBAL__N_18WorkItemC1Ev">WorkItem</dfn>() = <b>default</b>;</td></tr>
<tr><th id="126">126</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::WorkItem::WorkItem' data-type='void (anonymous namespace)::WorkItem::WorkItem(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE">WorkItem</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="2MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="2MBB" data-ref-filename="2MBB">MBB</dfn>) : <a class="tu member field" href="#(anonymousnamespace)::WorkItem::MBB" title='(anonymous namespace)::WorkItem::MBB' data-use='w' data-ref="(anonymousnamespace)::WorkItem::MBB" data-ref-filename="(anonymousnamespace)..WorkItem..MBB">MBB</a>(<a class="local col2 ref" href="#2MBB" title='MBB' data-ref="2MBB" data-ref-filename="2MBB">MBB</a>) {}</td></tr>
<tr><th id="127">127</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE" title='(anonymous namespace)::WorkItem::WorkItem' data-type='void (anonymous namespace)::WorkItem::WorkItem(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE">WorkItem</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="3MI" title='MI' data-type='llvm::MachineInstr *' data-ref="3MI" data-ref-filename="3MI">MI</dfn>) : <a class="tu member field" href="#(anonymousnamespace)::WorkItem::MI" title='(anonymous namespace)::WorkItem::MI' data-use='w' data-ref="(anonymousnamespace)::WorkItem::MI" data-ref-filename="(anonymousnamespace)..WorkItem..MI">MI</a>(<a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI" data-ref-filename="3MI">MI</a>) {}</td></tr>
<tr><th id="128">128</th><td>};</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="131">131</th><td><b>private</b>:</td></tr>
<tr><th id="132">132</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="tu decl field" id="(anonymousnamespace)::SIWholeQuadMode::CallingConv" title='(anonymous namespace)::SIWholeQuadMode::CallingConv' data-type='CallingConv::ID' data-ref="(anonymousnamespace)::SIWholeQuadMode::CallingConv" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..CallingConv">CallingConv</dfn>;</td></tr>
<tr><th id="133">133</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</dfn>;</td></tr>
<tr><th id="134">134</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIWholeQuadMode::TRI" title='(anonymous namespace)::SIWholeQuadMode::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::SIWholeQuadMode::TRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TRI">TRI</dfn>;</td></tr>
<tr><th id="135">135</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIWholeQuadMode::ST" title='(anonymous namespace)::SIWholeQuadMode::ST' data-type='const llvm::GCNSubtarget *' data-ref="(anonymousnamespace)::SIWholeQuadMode::ST" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..ST">ST</dfn>;</td></tr>
<tr><th id="136">136</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..MRI">MRI</dfn>;</td></tr>
<tr><th id="137">137</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-type='llvm::LiveIntervals *' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</dfn>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SIWholeQuadMode::AndOpc" title='(anonymous namespace)::SIWholeQuadMode::AndOpc' data-type='unsigned int' data-ref="(anonymousnamespace)::SIWholeQuadMode::AndOpc" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..AndOpc">AndOpc</dfn>;</td></tr>
<tr><th id="140">140</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SIWholeQuadMode::XorTermrOpc" title='(anonymous namespace)::SIWholeQuadMode::XorTermrOpc' data-type='unsigned int' data-ref="(anonymousnamespace)::SIWholeQuadMode::XorTermrOpc" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..XorTermrOpc">XorTermrOpc</dfn>;</td></tr>
<tr><th id="141">141</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SIWholeQuadMode::OrSaveExecOpc" title='(anonymous namespace)::SIWholeQuadMode::OrSaveExecOpc' data-type='unsigned int' data-ref="(anonymousnamespace)::SIWholeQuadMode::OrSaveExecOpc" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..OrSaveExecOpc">OrSaveExecOpc</dfn>;</td></tr>
<tr><th id="142">142</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SIWholeQuadMode::Exec" title='(anonymous namespace)::SIWholeQuadMode::Exec' data-type='unsigned int' data-ref="(anonymousnamespace)::SIWholeQuadMode::Exec" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Exec">Exec</dfn>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <a class="tu type" href="#(anonymousnamespace)::InstrInfo" title='(anonymous namespace)::InstrInfo' data-ref="(anonymousnamespace)::InstrInfo" data-ref-filename="(anonymousnamespace)..InstrInfo">InstrInfo</a>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-type='DenseMap&lt;const llvm::MachineInstr *, (anonymous namespace)::InstrInfo&gt;' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Instructions">Instructions</dfn>;</td></tr>
<tr><th id="145">145</th><td>  <a class="type" href="../../../include/llvm/ADT/MapVector.h.html#llvm::MapVector" title='llvm::MapVector' data-ref="llvm::MapVector" data-ref-filename="llvm..MapVector">MapVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <a class="tu type" href="#(anonymousnamespace)::BlockInfo" title='(anonymous namespace)::BlockInfo' data-ref="(anonymousnamespace)::BlockInfo" data-ref-filename="(anonymousnamespace)..BlockInfo">BlockInfo</a>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-type='MapVector&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt;' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Blocks">Blocks</dfn>;</td></tr>
<tr><th id="146">146</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>1</var>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries" title='(anonymous namespace)::SIWholeQuadMode::LiveMaskQueries' data-type='SmallVector&lt;llvm::MachineInstr *, 1&gt;' data-ref="(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LiveMaskQueries">LiveMaskQueries</dfn>;</td></tr>
<tr><th id="147">147</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::SIWholeQuadMode::LowerToMovInstrs" title='(anonymous namespace)::SIWholeQuadMode::LowerToMovInstrs' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="(anonymousnamespace)::SIWholeQuadMode::LowerToMovInstrs" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LowerToMovInstrs">LowerToMovInstrs</dfn>;</td></tr>
<tr><th id="148">148</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" title='(anonymous namespace)::SIWholeQuadMode::LowerToCopyInstrs' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LowerToCopyInstrs">LowerToCopyInstrs</dfn>;</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <em>void</em> <dfn class="tu decl fn" id="_ZN12_GLOBAL__N_115SIWholeQuadMode9printInfoEv" title='(anonymous namespace)::SIWholeQuadMode::printInfo' data-type='void (anonymous namespace)::SIWholeQuadMode::printInfo()' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode9printInfoEv" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode9printInfoEv">printInfo</dfn>();</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstruction' data-type='void (anonymous namespace)::SIWholeQuadMode::markInstruction(llvm::MachineInstr &amp; MI, char Flag, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE">markInstruction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="4MI" data-ref-filename="4MI">MI</dfn>, <em>char</em> <dfn class="local col5 decl" id="5Flag" title='Flag' data-type='char' data-ref="5Flag" data-ref-filename="5Flag">Flag</dfn>,</td></tr>
<tr><th id="153">153</th><td>                       <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem" data-ref-filename="(anonymousnamespace)..WorkItem">WorkItem</a>&gt; &amp;<dfn class="local col6 decl" id="6Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="6Worklist" data-ref-filename="6Worklist">Worklist</dfn>);</td></tr>
<tr><th id="154">154</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode8markDefsERKN4llvm12MachineInstrERNS1_9LiveRangeENS1_8RegisterEjcRSt6vectorINS_8WorkItemESaIS9_EE" title='(anonymous namespace)::SIWholeQuadMode::markDefs' data-type='void (anonymous namespace)::SIWholeQuadMode::markDefs(const llvm::MachineInstr &amp; UseMI, llvm::LiveRange &amp; LR, llvm::Register Reg, unsigned int SubReg, char Flag, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode8markDefsERKN4llvm12MachineInstrERNS1_9LiveRangeENS1_8RegisterEjcRSt6vectorINS_8WorkItemESaIS9_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode8markDefsERKN4llvm12MachineInstrERNS1_9LiveRangeENS1_8RegisterEjcRSt6vectorINS_8WorkItemESaIS9_EE">markDefs</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="7UseMI" data-ref-filename="7UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange" data-ref-filename="llvm..LiveRange">LiveRange</a> &amp;<dfn class="local col8 decl" id="8LR" title='LR' data-type='llvm::LiveRange &amp;' data-ref="8LR" data-ref-filename="8LR">LR</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="9Reg" title='Reg' data-type='llvm::Register' data-ref="9Reg" data-ref-filename="9Reg">Reg</dfn>,</td></tr>
<tr><th id="155">155</th><td>                <em>unsigned</em> <dfn class="local col0 decl" id="10SubReg" title='SubReg' data-type='unsigned int' data-ref="10SubReg" data-ref-filename="10SubReg">SubReg</dfn>, <em>char</em> <dfn class="local col1 decl" id="11Flag" title='Flag' data-type='char' data-ref="11Flag" data-ref-filename="11Flag">Flag</dfn>, <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem" data-ref-filename="(anonymousnamespace)..WorkItem">WorkItem</a>&gt; &amp;<dfn class="local col2 decl" id="12Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="12Worklist" data-ref-filename="12Worklist">Worklist</dfn>);</td></tr>
<tr><th id="156">156</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstructionUses' data-type='void (anonymous namespace)::SIWholeQuadMode::markInstructionUses(const llvm::MachineInstr &amp; MI, char Flag, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE">markInstructionUses</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="13MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="13MI" data-ref-filename="13MI">MI</dfn>, <em>char</em> <dfn class="local col4 decl" id="14Flag" title='Flag' data-type='char' data-ref="14Flag" data-ref-filename="14Flag">Flag</dfn>,</td></tr>
<tr><th id="157">157</th><td>                           <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem" data-ref-filename="(anonymousnamespace)..WorkItem">WorkItem</a>&gt; &amp;<dfn class="local col5 decl" id="15Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="15Worklist" data-ref-filename="15Worklist">Worklist</dfn>);</td></tr>
<tr><th id="158">158</th><td>  <em>char</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::scanInstructions' data-type='char (anonymous namespace)::SIWholeQuadMode::scanInstructions(llvm::MachineFunction &amp; MF, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE">scanInstructions</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="16MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="16MF" data-ref-filename="16MF">MF</dfn>, <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem" data-ref-filename="(anonymousnamespace)..WorkItem">WorkItem</a>&gt; &amp;<dfn class="local col7 decl" id="17Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="17Worklist" data-ref-filename="17Worklist">Worklist</dfn>);</td></tr>
<tr><th id="159">159</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode20propagateInstructionERN4llvm12MachineInstrERSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::propagateInstruction' data-type='void (anonymous namespace)::SIWholeQuadMode::propagateInstruction(llvm::MachineInstr &amp; MI, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode20propagateInstructionERN4llvm12MachineInstrERSt6vectorINS_8WorkItemESaIS5_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode20propagateInstructionERN4llvm12MachineInstrERSt6vectorINS_8WorkItemESaIS5_EE">propagateInstruction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="18MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="18MI" data-ref-filename="18MI">MI</dfn>, <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem" data-ref-filename="(anonymousnamespace)..WorkItem">WorkItem</a>&gt; &amp;<dfn class="local col9 decl" id="19Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="19Worklist" data-ref-filename="19Worklist">Worklist</dfn>);</td></tr>
<tr><th id="160">160</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode14propagateBlockERN4llvm17MachineBasicBlockERSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::propagateBlock' data-type='void (anonymous namespace)::SIWholeQuadMode::propagateBlock(llvm::MachineBasicBlock &amp; MBB, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode14propagateBlockERN4llvm17MachineBasicBlockERSt6vectorINS_8WorkItemESaIS5_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode14propagateBlockERN4llvm17MachineBasicBlockERSt6vectorINS_8WorkItemESaIS5_EE">propagateBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="20MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="20MBB" data-ref-filename="20MBB">MBB</dfn>, <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem" data-ref-filename="(anonymousnamespace)..WorkItem">WorkItem</a>&gt; &amp;<dfn class="local col1 decl" id="21Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="21Worklist" data-ref-filename="21Worklist">Worklist</dfn>);</td></tr>
<tr><th id="161">161</th><td>  <em>char</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15analyzeFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIWholeQuadMode::analyzeFunction' data-type='char (anonymous namespace)::SIWholeQuadMode::analyzeFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15analyzeFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode15analyzeFunctionERN4llvm15MachineFunctionE">analyzeFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="22MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="22MF" data-ref-filename="22MF">MF</dfn>);</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode7saveSCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIWholeQuadMode::saveSCC' data-type='MachineBasicBlock::iterator (anonymous namespace)::SIWholeQuadMode::saveSCC(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode7saveSCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode7saveSCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">saveSCC</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="23MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="23MBB" data-ref-filename="23MBB">MBB</dfn>,</td></tr>
<tr><th id="164">164</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="24Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="24Before" data-ref-filename="24Before">Before</dfn>);</td></tr>
<tr><th id="165">165</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="166">166</th><td>  <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb" title='(anonymous namespace)::SIWholeQuadMode::prepareInsertion' data-type='MachineBasicBlock::iterator (anonymous namespace)::SIWholeQuadMode::prepareInsertion(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator First, MachineBasicBlock::iterator Last, bool PreferLast, bool SaveSCC)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb">prepareInsertion</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="25MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="25MBB" data-ref-filename="25MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="26First" title='First' data-type='MachineBasicBlock::iterator' data-ref="26First" data-ref-filename="26First">First</dfn>,</td></tr>
<tr><th id="167">167</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="27Last" title='Last' data-type='MachineBasicBlock::iterator' data-ref="27Last" data-ref-filename="27Last">Last</dfn>, <em>bool</em> <dfn class="local col8 decl" id="28PreferLast" title='PreferLast' data-type='bool' data-ref="28PreferLast" data-ref-filename="28PreferLast">PreferLast</dfn>,</td></tr>
<tr><th id="168">168</th><td>                   <em>bool</em> <dfn class="local col9 decl" id="29SaveSCC" title='SaveSCC' data-type='bool' data-ref="29SaveSCC" data-ref-filename="29SaveSCC">SaveSCC</dfn>);</td></tr>
<tr><th id="169">169</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode7toExactERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj" title='(anonymous namespace)::SIWholeQuadMode::toExact' data-type='void (anonymous namespace)::SIWholeQuadMode::toExact(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before, unsigned int SaveWQM, unsigned int LiveMaskReg)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode7toExactERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode7toExactERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj">toExact</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="30MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="30MBB" data-ref-filename="30MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="31Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="31Before" data-ref-filename="31Before">Before</dfn>,</td></tr>
<tr><th id="170">170</th><td>               <em>unsigned</em> <dfn class="local col2 decl" id="32SaveWQM" title='SaveWQM' data-type='unsigned int' data-ref="32SaveWQM" data-ref-filename="32SaveWQM">SaveWQM</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="33LiveMaskReg" title='LiveMaskReg' data-type='unsigned int' data-ref="33LiveMaskReg" data-ref-filename="33LiveMaskReg">LiveMaskReg</dfn>);</td></tr>
<tr><th id="171">171</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode5toWQMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::SIWholeQuadMode::toWQM' data-type='void (anonymous namespace)::SIWholeQuadMode::toWQM(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before, unsigned int SavedWQM)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWQMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWQMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">toWQM</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="34MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="34MBB" data-ref-filename="34MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="35Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="35Before" data-ref-filename="35Before">Before</dfn>,</td></tr>
<tr><th id="172">172</th><td>             <em>unsigned</em> <dfn class="local col6 decl" id="36SavedWQM" title='SavedWQM' data-type='unsigned int' data-ref="36SavedWQM" data-ref-filename="36SavedWQM">SavedWQM</dfn>);</td></tr>
<tr><th id="173">173</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode5toWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::SIWholeQuadMode::toWWM' data-type='void (anonymous namespace)::SIWholeQuadMode::toWWM(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before, unsigned int SaveOrig)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">toWWM</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="37MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="37MBB" data-ref-filename="37MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="38Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="38Before" data-ref-filename="38Before">Before</dfn>,</td></tr>
<tr><th id="174">174</th><td>             <em>unsigned</em> <dfn class="local col9 decl" id="39SaveOrig" title='SaveOrig' data-type='unsigned int' data-ref="39SaveOrig" data-ref-filename="39SaveOrig">SaveOrig</dfn>);</td></tr>
<tr><th id="175">175</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode7fromWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::SIWholeQuadMode::fromWWM' data-type='void (anonymous namespace)::SIWholeQuadMode::fromWWM(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before, unsigned int SavedOrig)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode7fromWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode7fromWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">fromWWM</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="40MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="40MBB" data-ref-filename="40MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="41Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="41Before" data-ref-filename="41Before">Before</dfn>,</td></tr>
<tr><th id="176">176</th><td>               <em>unsigned</em> <dfn class="local col2 decl" id="42SavedOrig" title='SavedOrig' data-type='unsigned int' data-ref="42SavedOrig" data-ref-filename="42SavedOrig">SavedOrig</dfn>);</td></tr>
<tr><th id="177">177</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode12processBlockERN4llvm17MachineBasicBlockEjb" title='(anonymous namespace)::SIWholeQuadMode::processBlock' data-type='void (anonymous namespace)::SIWholeQuadMode::processBlock(llvm::MachineBasicBlock &amp; MBB, unsigned int LiveMaskReg, bool isEntry)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode12processBlockERN4llvm17MachineBasicBlockEjb" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode12processBlockERN4llvm17MachineBasicBlockEjb">processBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="43MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="43MBB" data-ref-filename="43MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="44LiveMaskReg" title='LiveMaskReg' data-type='unsigned int' data-ref="44LiveMaskReg" data-ref-filename="44LiveMaskReg">LiveMaskReg</dfn>, <em>bool</em> <dfn class="local col5 decl" id="45isEntry" title='isEntry' data-type='bool' data-ref="45isEntry" data-ref-filename="45isEntry">isEntry</dfn>);</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode20lowerLiveMaskQueriesEj" title='(anonymous namespace)::SIWholeQuadMode::lowerLiveMaskQueries' data-type='void (anonymous namespace)::SIWholeQuadMode::lowerLiveMaskQueries(unsigned int LiveMaskReg)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode20lowerLiveMaskQueriesEj" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode20lowerLiveMaskQueriesEj">lowerLiveMaskQueries</a>(<em>unsigned</em> <dfn class="local col6 decl" id="46LiveMaskReg" title='LiveMaskReg' data-type='unsigned int' data-ref="46LiveMaskReg" data-ref-filename="46LiveMaskReg">LiveMaskReg</dfn>);</td></tr>
<tr><th id="180">180</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv" title='(anonymous namespace)::SIWholeQuadMode::lowerCopyInstrs' data-type='void (anonymous namespace)::SIWholeQuadMode::lowerCopyInstrs()' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv">lowerCopyInstrs</a>();</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><b>public</b>:</td></tr>
<tr><th id="183">183</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIWholeQuadMode::ID" title='(anonymous namespace)::SIWholeQuadMode::ID' data-type='char' data-ref="(anonymousnamespace)::SIWholeQuadMode::ID" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..ID">ID</dfn>;</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SIWholeQuadModeC1Ev" title='(anonymous namespace)::SIWholeQuadMode::SIWholeQuadMode' data-type='void (anonymous namespace)::SIWholeQuadMode::SIWholeQuadMode()' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadModeC1Ev" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadModeC1Ev">SIWholeQuadMode</dfn>() :</td></tr>
<tr><th id="186">186</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIWholeQuadMode::ID" title='(anonymous namespace)::SIWholeQuadMode::ID' data-use='a' data-ref="(anonymousnamespace)::SIWholeQuadMode::ID" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..ID">ID</a>) { }</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIWholeQuadMode::runOnMachineFunction' data-type='bool (anonymous namespace)::SIWholeQuadMode::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="47MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="47MF" data-ref-filename="47MF">MF</dfn>) override;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_115SIWholeQuadMode11getPassNameEv" title='(anonymous namespace)::SIWholeQuadMode::getPassName' data-type='llvm::StringRef (anonymous namespace)::SIWholeQuadMode::getPassName() const' data-ref="_ZNK12_GLOBAL__N_115SIWholeQuadMode11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_115SIWholeQuadMode11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Whole Quad Mode"</q>; }</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_115SIWholeQuadMode16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIWholeQuadMode::getAnalysisUsage' data-type='void (anonymous namespace)::SIWholeQuadMode::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_115SIWholeQuadMode16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_115SIWholeQuadMode16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col8 decl" id="48AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="48AU" data-ref-filename="48AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="193">193</th><td>    <a class="local col8 ref" href="#48AU" title='AU' data-ref="48AU" data-ref-filename="48AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="194">194</th><td>    <a class="local col8 ref" href="#48AU" title='AU' data-ref="48AU" data-ref-filename="48AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes" data-ref-filename="llvm..SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="195">195</th><td>    <a class="local col8 ref" href="#48AU" title='AU' data-ref="48AU" data-ref-filename="48AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="196">196</th><td>    <a class="local col8 ref" href="#48AU" title='AU' data-ref="48AU" data-ref-filename="48AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="197">197</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col8 ref" href="#48AU" title='AU' data-ref="48AU" data-ref-filename="48AU">AU</a></span>);</td></tr>
<tr><th id="198">198</th><td>  }</td></tr>
<tr><th id="199">199</th><td>};</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIWholeQuadMode::ID" title='(anonymous namespace)::SIWholeQuadMode::ID' data-type='char' data-ref="(anonymousnamespace)::SIWholeQuadMode::ID" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#51" title="static void *initializeSIWholeQuadModePassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(SIWholeQuadMode, DEBUG_TYPE, <q>"SI Whole Quad Mode"</q>, <b>false</b>,</td></tr>
<tr><th id="206">206</th><td>                      <b>false</b>)</td></tr>
<tr><th id="207">207</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeLiveIntervalsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveIntervals)</td></tr>
<tr><th id="208">208</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#58" title="PassInfo *PI = new PassInfo( &quot;SI Whole Quad Mode&quot;, &quot;si-wqm&quot;, &amp;SIWholeQuadMode::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIWholeQuadMode&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIWholeQuadModePassFlag; void llvm::initializeSIWholeQuadModePass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIWholeQuadModePassFlag, initializeSIWholeQuadModePassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>, <a class="macro" href="#73" title="&quot;si-wqm&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Whole Quad Mode"</q>, <b>false</b>,</td></tr>
<tr><th id="209">209</th><td>                    <b>false</b>)</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIWholeQuadModeID" title='llvm::SIWholeQuadModeID' data-ref="llvm::SIWholeQuadModeID" data-ref-filename="llvm..SIWholeQuadModeID">SIWholeQuadModeID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>::<a class="tu ref" href="#(anonymousnamespace)::SIWholeQuadMode::ID" title='(anonymous namespace)::SIWholeQuadMode::ID' data-ref="(anonymousnamespace)::SIWholeQuadMode::ID" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..ID">ID</a>;</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm25createSIWholeQuadModePassEv" title='llvm::createSIWholeQuadModePass' data-ref="_ZN4llvm25createSIWholeQuadModePassEv" data-ref-filename="_ZN4llvm25createSIWholeQuadModePassEv">createSIWholeQuadModePass</dfn>() {</td></tr>
<tr><th id="214">214</th><td>  <b>return</b> <b>new</b> <a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_115SIWholeQuadModeC1Ev" title='(anonymous namespace)::SIWholeQuadMode::SIWholeQuadMode' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadModeC1Ev" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadModeC1Ev"></a><a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>;</td></tr>
<tr><th id="215">215</th><td>}</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><u>#<span data-ppcond="217">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="218">218</th><td>LLVM_DUMP_METHOD <em>void</em> SIWholeQuadMode::printInfo() {</td></tr>
<tr><th id="219">219</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;BII : Blocks) {</td></tr>
<tr><th id="220">220</th><td>    dbgs() &lt;&lt; <q>"\n"</q></td></tr>
<tr><th id="221">221</th><td>           &lt;&lt; printMBBReference(*BII.first) &lt;&lt; <q>":\n"</q></td></tr>
<tr><th id="222">222</th><td>           &lt;&lt; <q>"  InNeeds = "</q> &lt;&lt; PrintState(BII.second.InNeeds)</td></tr>
<tr><th id="223">223</th><td>           &lt;&lt; <q>", Needs = "</q> &lt;&lt; PrintState(BII.second.Needs)</td></tr>
<tr><th id="224">224</th><td>           &lt;&lt; <q>", OutNeeds = "</q> &lt;&lt; PrintState(BII.second.OutNeeds) &lt;&lt; <q>"\n\n"</q>;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>    <b>for</b> (<em>const</em> MachineInstr &amp;MI : *BII.first) {</td></tr>
<tr><th id="227">227</th><td>      <em>auto</em> III = Instructions.find(&amp;MI);</td></tr>
<tr><th id="228">228</th><td>      <b>if</b> (III == Instructions.end())</td></tr>
<tr><th id="229">229</th><td>        <b>continue</b>;</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>      dbgs() &lt;&lt; <q>"  "</q> &lt;&lt; MI &lt;&lt; <q>"    Needs = "</q> &lt;&lt; PrintState(III-&gt;second.Needs)</td></tr>
<tr><th id="232">232</th><td>             &lt;&lt; <q>", OutNeeds = "</q> &lt;&lt; PrintState(III-&gt;second.OutNeeds) &lt;&lt; <kbd>'\n'</kbd>;</td></tr>
<tr><th id="233">233</th><td>    }</td></tr>
<tr><th id="234">234</th><td>  }</td></tr>
<tr><th id="235">235</th><td>}</td></tr>
<tr><th id="236">236</th><td><u>#<span data-ppcond="217">endif</span></u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstruction' data-type='void (anonymous namespace)::SIWholeQuadMode::markInstruction(llvm::MachineInstr &amp; MI, char Flag, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE">markInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="49MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="49MI" data-ref-filename="49MI">MI</dfn>, <em>char</em> <dfn class="local col0 decl" id="50Flag" title='Flag' data-type='char' data-ref="50Flag" data-ref-filename="50Flag">Flag</dfn>,</td></tr>
<tr><th id="239">239</th><td>                                      <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem" data-ref-filename="(anonymousnamespace)..WorkItem">WorkItem</a>&gt; &amp;<dfn class="local col1 decl" id="51Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="51Worklist" data-ref-filename="51Worklist">Worklist</dfn>) {</td></tr>
<tr><th id="240">240</th><td>  <a class="tu type" href="#(anonymousnamespace)::InstrInfo" title='(anonymous namespace)::InstrInfo' data-ref="(anonymousnamespace)::InstrInfo" data-ref-filename="(anonymousnamespace)..InstrInfo">InstrInfo</a> &amp;<dfn class="local col2 decl" id="52II" title='II' data-type='(anonymous namespace)::InstrInfo &amp;' data-ref="52II" data-ref-filename="52II">II</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Instructions">Instructions</a><a class="tu ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI" data-ref-filename="49MI">MI</a>]</a>;</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!(Flag &amp; StateExact) &amp;&amp; Flag != <var>0</var>);</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"markInstruction "</q> &lt;&lt; PrintState(Flag) &lt;&lt; <q>": "</q> &lt;&lt; MI);</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <i>// Remove any disabled states from the flag. The user that required it gets</i></td></tr>
<tr><th id="247">247</th><td><i>  // an undefined value in the helper lanes. For example, this can happen if</i></td></tr>
<tr><th id="248">248</th><td><i>  // the result of an atomic is used by instruction that requires WQM, where</i></td></tr>
<tr><th id="249">249</th><td><i>  // ignoring the request for WQM is correct as per the relevant specs.</i></td></tr>
<tr><th id="250">250</th><td>  <a class="local col0 ref" href="#50Flag" title='Flag' data-ref="50Flag" data-ref-filename="50Flag">Flag</a> &amp;= ~<a class="local col2 ref" href="#52II" title='II' data-ref="52II" data-ref-filename="52II">II</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::Disabled" title='(anonymous namespace)::InstrInfo::Disabled' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Disabled" data-ref-filename="(anonymousnamespace)..InstrInfo..Disabled">Disabled</a>;</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <i>// Ignore if the flag is already encompassed by the existing needs, or we</i></td></tr>
<tr><th id="253">253</th><td><i>  // just disabled everything.</i></td></tr>
<tr><th id="254">254</th><td>  <b>if</b> ((<a class="local col2 ref" href="#52II" title='II' data-ref="52II" data-ref-filename="52II">II</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Needs" data-ref-filename="(anonymousnamespace)..InstrInfo..Needs">Needs</a> &amp; <a class="local col0 ref" href="#50Flag" title='Flag' data-ref="50Flag" data-ref-filename="50Flag">Flag</a>) == <a class="local col0 ref" href="#50Flag" title='Flag' data-ref="50Flag" data-ref-filename="50Flag">Flag</a>)</td></tr>
<tr><th id="255">255</th><td>    <b>return</b>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <a class="local col2 ref" href="#52II" title='II' data-ref="52II" data-ref-filename="52II">II</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='w' data-ref="(anonymousnamespace)::InstrInfo::Needs" data-ref-filename="(anonymousnamespace)..InstrInfo..Needs">Needs</a> |= <a class="local col0 ref" href="#50Flag" title='Flag' data-ref="50Flag" data-ref-filename="50Flag">Flag</a>;</td></tr>
<tr><th id="258">258</th><td>  <a class="local col1 ref" href="#51Worklist" title='Worklist' data-ref="51Worklist" data-ref-filename="51Worklist">Worklist</a>.<span class='tu ref fn' title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(<a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE" title='(anonymous namespace)::WorkItem::WorkItem' data-use='c' data-ref="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE"></a>&amp;<a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI" data-ref-filename="49MI">MI</a>);</td></tr>
<tr><th id="259">259</th><td>}</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SIWholeQuadMode8markDefsERKN4llvm12MachineInstrERNS1_9LiveRangeENS1_8RegisterEjcRSt6vectorINS_8WorkItemESaIS9_EE">/// Mark all relevant definitions of register<span class="command"> \p</span> <span class="arg">Reg</span> in usage<span class="command"> \p</span> <span class="arg">UseMI.</span></i></td></tr>
<tr><th id="262">262</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SIWholeQuadMode8markDefsERKN4llvm12MachineInstrERNS1_9LiveRangeENS1_8RegisterEjcRSt6vectorINS_8WorkItemESaIS9_EE" title='(anonymous namespace)::SIWholeQuadMode::markDefs' data-type='void (anonymous namespace)::SIWholeQuadMode::markDefs(const llvm::MachineInstr &amp; UseMI, llvm::LiveRange &amp; LR, llvm::Register Reg, unsigned int SubReg, char Flag, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode8markDefsERKN4llvm12MachineInstrERNS1_9LiveRangeENS1_8RegisterEjcRSt6vectorINS_8WorkItemESaIS9_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode8markDefsERKN4llvm12MachineInstrERNS1_9LiveRangeENS1_8RegisterEjcRSt6vectorINS_8WorkItemESaIS9_EE">markDefs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="53UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="53UseMI" data-ref-filename="53UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange" data-ref-filename="llvm..LiveRange">LiveRange</a> &amp;<dfn class="local col4 decl" id="54LR" title='LR' data-type='llvm::LiveRange &amp;' data-ref="54LR" data-ref-filename="54LR">LR</dfn>,</td></tr>
<tr><th id="263">263</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="55Reg" title='Reg' data-type='llvm::Register' data-ref="55Reg" data-ref-filename="55Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="56SubReg" title='SubReg' data-type='unsigned int' data-ref="56SubReg" data-ref-filename="56SubReg">SubReg</dfn>, <em>char</em> <dfn class="local col7 decl" id="57Flag" title='Flag' data-type='char' data-ref="57Flag" data-ref-filename="57Flag">Flag</dfn>,</td></tr>
<tr><th id="264">264</th><td>                               <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem" data-ref-filename="(anonymousnamespace)..WorkItem">WorkItem</a>&gt; &amp;<dfn class="local col8 decl" id="58Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="58Worklist" data-ref-filename="58Worklist">Worklist</dfn>) {</td></tr>
<tr><th id="265">265</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MRI-&gt;isSSA());</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"markDefs "</q> &lt;&lt; PrintState(Flag) &lt;&lt; <q>": "</q> &lt;&lt; UseMI);</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveQueryResult" title='llvm::LiveQueryResult' data-ref="llvm::LiveQueryResult" data-ref-filename="llvm..LiveQueryResult">LiveQueryResult</a> <dfn class="local col9 decl" id="59UseLRQ" title='UseLRQ' data-type='llvm::LiveQueryResult' data-ref="59UseLRQ" data-ref-filename="59UseLRQ">UseLRQ</dfn> = <a class="local col4 ref" href="#54LR" title='LR' data-ref="54LR" data-ref-filename="54LR">LR</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" data-ref-filename="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col3 ref" href="#53UseMI" title='UseMI' data-ref="53UseMI" data-ref-filename="53UseMI">UseMI</a>));</td></tr>
<tr><th id="270">270</th><td>  <b>if</b> (!<a class="local col9 ref" href="#59UseLRQ" title='UseLRQ' data-ref="59UseLRQ" data-ref-filename="59UseLRQ">UseLRQ</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv" data-ref-filename="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>())</td></tr>
<tr><th id="271">271</th><td>    <b>return</b>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet" data-ref-filename="llvm..SmallPtrSet">SmallPtrSet</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo" data-ref-filename="llvm..VNInfo">VNInfo</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev" data-ref-filename="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col0 decl" id="60Visited" title='Visited' data-type='SmallPtrSet&lt;const llvm::VNInfo *, 4&gt;' data-ref="60Visited" data-ref-filename="60Visited">Visited</dfn>;</td></tr>
<tr><th id="274">274</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo" data-ref-filename="llvm..VNInfo">VNInfo</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="61ToProcess" title='ToProcess' data-type='SmallVector&lt;const llvm::VNInfo *, 4&gt;' data-ref="61ToProcess" data-ref-filename="61ToProcess">ToProcess</dfn>;</td></tr>
<tr><th id="275">275</th><td>  <a class="local col1 ref" href="#61ToProcess" title='ToProcess' data-ref="61ToProcess" data-ref-filename="61ToProcess">ToProcess</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col9 ref" href="#59UseLRQ" title='UseLRQ' data-ref="59UseLRQ" data-ref-filename="59UseLRQ">UseLRQ</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv" data-ref-filename="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>());</td></tr>
<tr><th id="276">276</th><td>  <b>do</b> {</td></tr>
<tr><th id="277">277</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo" data-ref-filename="llvm..VNInfo">VNInfo</a> *<dfn class="local col2 decl" id="62Value" title='Value' data-type='const llvm::VNInfo *' data-ref="62Value" data-ref-filename="62Value">Value</dfn> = <a class="local col1 ref" href="#61ToProcess" title='ToProcess' data-ref="61ToProcess" data-ref-filename="61ToProcess">ToProcess</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv" data-ref-filename="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="278">278</th><td>    <a class="local col0 ref" href="#60Visited" title='Visited' data-ref="60Visited" data-ref-filename="60Visited">Visited</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col2 ref" href="#62Value" title='Value' data-ref="62Value" data-ref-filename="62Value">Value</a>);</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>    <b>if</b> (<a class="local col2 ref" href="#62Value" title='Value' data-ref="62Value" data-ref-filename="62Value">Value</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isPHIDefEv" title='llvm::VNInfo::isPHIDef' data-ref="_ZNK4llvm6VNInfo8isPHIDefEv" data-ref-filename="_ZNK4llvm6VNInfo8isPHIDefEv">isPHIDef</a>()) {</td></tr>
<tr><th id="281">281</th><td>      <i>// Need to mark all defs used in the PHI node</i></td></tr>
<tr><th id="282">282</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="63MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="63MBB" data-ref-filename="63MBB">MBB</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals15getMBBFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getMBBFromIndex' data-ref="_ZNK4llvm13LiveIntervals15getMBBFromIndexENS_9SlotIndexE" data-ref-filename="_ZNK4llvm13LiveIntervals15getMBBFromIndexENS_9SlotIndexE">getMBBFromIndex</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#62Value" title='Value' data-ref="62Value" data-ref-filename="62Value">Value</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def" data-ref-filename="llvm..VNInfo..def">def</a>);</td></tr>
<tr><th id="283">283</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBB &amp;&amp; <q>"Phi-def has no defining MBB"</q>);</td></tr>
<tr><th id="284">284</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_pred_iterator" title='llvm::MachineBasicBlock::const_pred_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::const_iterator' data-ref="llvm::MachineBasicBlock::const_pred_iterator" data-ref-filename="llvm..MachineBasicBlock..const_pred_iterator">const_pred_iterator</a> <dfn class="local col4 decl" id="64PI" title='PI' data-type='MachineBasicBlock::const_pred_iterator' data-ref="64PI" data-ref-filename="64PI">PI</dfn> = <a class="local col3 ref" href="#63MBB" title='MBB' data-ref="63MBB" data-ref-filename="63MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZNK4llvm17MachineBasicBlock10pred_beginEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(),</td></tr>
<tr><th id="285">285</th><td>                                                  <dfn class="local col5 decl" id="65PE" title='PE' data-type='MachineBasicBlock::const_pred_iterator' data-ref="65PE" data-ref-filename="65PE">PE</dfn> = <a class="local col3 ref" href="#63MBB" title='MBB' data-ref="63MBB" data-ref-filename="63MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZNK4llvm17MachineBasicBlock8pred_endEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock8pred_endEv">pred_end</a>();</td></tr>
<tr><th id="286">286</th><td>           <a class="local col4 ref" href="#64PI" title='PI' data-ref="64PI" data-ref-filename="64PI">PI</a> <span class='ref fn' title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=" data-ref-filename="__gnu_cxx..operator!=">!=</span> <a class="local col5 ref" href="#65PE" title='PE' data-ref="65PE" data-ref-filename="65PE">PE</a>; <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++" data-ref-filename="__gnu_cxx..__normal_iterator..operator++">++</span><a class="local col4 ref" href="#64PI" title='PI' data-ref="64PI" data-ref-filename="64PI">PI</a>) {</td></tr>
<tr><th id="287">287</th><td>        <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo" data-ref-filename="llvm..VNInfo">VNInfo</a> *<dfn class="local col6 decl" id="66VN" title='VN' data-type='const llvm::VNInfo *' data-ref="66VN" data-ref-filename="66VN"><a class="local col6 ref" href="#66VN" title='VN' data-ref="66VN" data-ref-filename="66VN">VN</a></dfn> = <a class="local col4 ref" href="#54LR" title='LR' data-ref="54LR" data-ref-filename="54LR">LR</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange15getVNInfoBeforeENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoBefore' data-ref="_ZNK4llvm9LiveRange15getVNInfoBeforeENS_9SlotIndexE" data-ref-filename="_ZNK4llvm9LiveRange15getVNInfoBeforeENS_9SlotIndexE">getVNInfoBefore</a>(<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBEndIdx' data-ref="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(<span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col4 ref" href="#64PI" title='PI' data-ref="64PI" data-ref-filename="64PI">PI</a>))) {</td></tr>
<tr><th id="288">288</th><td>          <b>if</b> (!<a class="local col0 ref" href="#60Visited" title='Visited' data-ref="60Visited" data-ref-filename="60Visited">Visited</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" data-ref-filename="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col6 ref" href="#66VN" title='VN' data-ref="66VN" data-ref-filename="66VN">VN</a>))</td></tr>
<tr><th id="289">289</th><td>            <a class="local col1 ref" href="#61ToProcess" title='ToProcess' data-ref="61ToProcess" data-ref-filename="61ToProcess">ToProcess</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col6 ref" href="#66VN" title='VN' data-ref="66VN" data-ref-filename="66VN">VN</a>);</td></tr>
<tr><th id="290">290</th><td>        }</td></tr>
<tr><th id="291">291</th><td>      }</td></tr>
<tr><th id="292">292</th><td>    } <b>else</b> {</td></tr>
<tr><th id="293">293</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="67MI" title='MI' data-type='llvm::MachineInstr *' data-ref="67MI" data-ref-filename="67MI">MI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" data-ref-filename="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#62Value" title='Value' data-ref="62Value" data-ref-filename="62Value">Value</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def" data-ref-filename="llvm..VNInfo..def">def</a>);</td></tr>
<tr><th id="294">294</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI &amp;&amp; <q>"Def has no defining instruction"</q>);</td></tr>
<tr><th id="295">295</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE">markInstruction</a>(<span class='refarg'>*<a class="local col7 ref" href="#67MI" title='MI' data-ref="67MI" data-ref-filename="67MI">MI</a></span>, <a class="local col7 ref" href="#57Flag" title='Flag' data-ref="57Flag" data-ref-filename="57Flag">Flag</a>, <span class='refarg'><a class="local col8 ref" href="#58Worklist" title='Worklist' data-ref="58Worklist" data-ref-filename="58Worklist">Worklist</a></span>);</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>      <i>// Iterate over all operands to find relevant definitions</i></td></tr>
<tr><th id="298">298</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="68Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="68Op" data-ref-filename="68Op">Op</dfn> : <a class="local col7 ref" href="#67MI" title='MI' data-ref="67MI" data-ref-filename="67MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="299">299</th><td>        <b>if</b> (!(<a class="local col8 ref" href="#68Op" title='Op' data-ref="68Op" data-ref-filename="68Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#68Op" title='Op' data-ref="68Op" data-ref-filename="68Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col5 ref" href="#55Reg" title='Reg' data-ref="55Reg" data-ref-filename="55Reg">Reg</a>))</td></tr>
<tr><th id="300">300</th><td>          <b>continue</b>;</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>        <i>// Does this def cover whole register?</i></td></tr>
<tr><th id="303">303</th><td>        <em>bool</em> <dfn class="local col9 decl" id="69DefinesFullReg" title='DefinesFullReg' data-type='bool' data-ref="69DefinesFullReg" data-ref-filename="69DefinesFullReg">DefinesFullReg</dfn> =</td></tr>
<tr><th id="304">304</th><td>            <a class="local col8 ref" href="#68Op" title='Op' data-ref="68Op" data-ref-filename="68Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() || !<a class="local col8 ref" href="#68Op" title='Op' data-ref="68Op" data-ref-filename="68Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() || <a class="local col8 ref" href="#68Op" title='Op' data-ref="68Op" data-ref-filename="68Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <a class="local col6 ref" href="#56SubReg" title='SubReg' data-ref="56SubReg" data-ref-filename="56SubReg">SubReg</a>;</td></tr>
<tr><th id="305">305</th><td>        <b>if</b> (!<a class="local col9 ref" href="#69DefinesFullReg" title='DefinesFullReg' data-ref="69DefinesFullReg" data-ref-filename="69DefinesFullReg">DefinesFullReg</a>) {</td></tr>
<tr><th id="306">306</th><td>          <i>// Partial definition; need to follow and mark input value</i></td></tr>
<tr><th id="307">307</th><td>          <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveQueryResult" title='llvm::LiveQueryResult' data-ref="llvm::LiveQueryResult" data-ref-filename="llvm..LiveQueryResult">LiveQueryResult</a> <dfn class="local col0 decl" id="70LRQ" title='LRQ' data-type='llvm::LiveQueryResult' data-ref="70LRQ" data-ref-filename="70LRQ">LRQ</dfn> = <a class="local col4 ref" href="#54LR" title='LR' data-ref="54LR" data-ref-filename="54LR">LR</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" data-ref-filename="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col7 ref" href="#67MI" title='MI' data-ref="67MI" data-ref-filename="67MI">MI</a>));</td></tr>
<tr><th id="308">308</th><td>          <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo" data-ref-filename="llvm..VNInfo">VNInfo</a> *<dfn class="local col1 decl" id="71VN" title='VN' data-type='const llvm::VNInfo *' data-ref="71VN" data-ref-filename="71VN"><a class="local col1 ref" href="#71VN" title='VN' data-ref="71VN" data-ref-filename="71VN">VN</a></dfn> = <a class="local col0 ref" href="#70LRQ" title='LRQ' data-ref="70LRQ" data-ref-filename="70LRQ">LRQ</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv" data-ref-filename="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>()) {</td></tr>
<tr><th id="309">309</th><td>            <b>if</b> (!<a class="local col0 ref" href="#60Visited" title='Visited' data-ref="60Visited" data-ref-filename="60Visited">Visited</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" data-ref-filename="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col1 ref" href="#71VN" title='VN' data-ref="71VN" data-ref-filename="71VN">VN</a>))</td></tr>
<tr><th id="310">310</th><td>              <a class="local col1 ref" href="#61ToProcess" title='ToProcess' data-ref="61ToProcess" data-ref-filename="61ToProcess">ToProcess</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col1 ref" href="#71VN" title='VN' data-ref="71VN" data-ref-filename="71VN">VN</a>);</td></tr>
<tr><th id="311">311</th><td>          }</td></tr>
<tr><th id="312">312</th><td>        }</td></tr>
<tr><th id="313">313</th><td>      }</td></tr>
<tr><th id="314">314</th><td>    }</td></tr>
<tr><th id="315">315</th><td>  } <b>while</b> (!<a class="local col1 ref" href="#61ToProcess" title='ToProcess' data-ref="61ToProcess" data-ref-filename="61ToProcess">ToProcess</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>());</td></tr>
<tr><th id="316">316</th><td>}</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE">/// Mark all instructions defining the uses in<span class="command"> \p</span> <span class="arg">MI</span> with<span class="command"> \p</span> <span class="arg">Flag.</span></i></td></tr>
<tr><th id="319">319</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstructionUses' data-type='void (anonymous namespace)::SIWholeQuadMode::markInstructionUses(const llvm::MachineInstr &amp; MI, char Flag, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE">markInstructionUses</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="72MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="72MI" data-ref-filename="72MI">MI</dfn>, <em>char</em> <dfn class="local col3 decl" id="73Flag" title='Flag' data-type='char' data-ref="73Flag" data-ref-filename="73Flag">Flag</dfn>,</td></tr>
<tr><th id="320">320</th><td>                                          <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem" data-ref-filename="(anonymousnamespace)..WorkItem">WorkItem</a>&gt; &amp;<dfn class="local col4 decl" id="74Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="74Worklist" data-ref-filename="74Worklist">Worklist</dfn>) {</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"markInstructionUses "</q> &lt;&lt; PrintState(Flag) &lt;&lt; <q>": "</q></td></tr>
<tr><th id="323">323</th><td>                    &lt;&lt; MI);</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="75Use" title='Use' data-type='const llvm::MachineOperand &amp;' data-ref="75Use" data-ref-filename="75Use">Use</dfn> : <a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI" data-ref-filename="72MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZNK4llvm12MachineInstr4usesEv" data-ref-filename="_ZNK4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="326">326</th><td>    <b>if</b> (!<a class="local col5 ref" href="#75Use" title='Use' data-ref="75Use" data-ref-filename="75Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col5 ref" href="#75Use" title='Use' data-ref="75Use" data-ref-filename="75Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="327">327</th><td>      <b>continue</b>;</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="76Reg" title='Reg' data-type='llvm::Register' data-ref="76Reg" data-ref-filename="76Reg">Reg</dfn> = <a class="local col5 ref" href="#75Use" title='Use' data-ref="75Use" data-ref-filename="75Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>    <i>// Handle physical registers that we need to track; this is mostly relevant</i></td></tr>
<tr><th id="332">332</th><td><i>    // for VCC, which can appear as the (implicit) input of a uniform branch,</i></td></tr>
<tr><th id="333">333</th><td><i>    // e.g. when a loop counter is stored in a VGPR.</i></td></tr>
<tr><th id="334">334</th><td>    <b>if</b> (!<a class="local col6 ref" href="#76Reg" title='Reg' data-ref="76Reg" data-ref-filename="76Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="335">335</th><td>      <b>if</b> (<a class="local col6 ref" href="#76Reg" title='Reg' data-ref="76Reg" data-ref-filename="76Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a> || <a class="local col6 ref" href="#76Reg" title='Reg' data-ref="76Reg" data-ref-filename="76Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a>)</td></tr>
<tr><th id="336">336</th><td>        <b>continue</b>;</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator" data-ref-filename="llvm..MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col7 decl" id="77RegUnit" title='RegUnit' data-type='llvm::MCRegUnitIterator' data-ref="77RegUnit" data-ref-filename="77RegUnit">RegUnit</dfn><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="local col6 ref" href="#76Reg" title='Reg' data-ref="76Reg" data-ref-filename="76Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register7asMCRegEv" title='llvm::Register::asMCReg' data-ref="_ZNK4llvm8Register7asMCRegEv" data-ref-filename="_ZNK4llvm8Register7asMCRegEv">asMCReg</a>(), <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TRI" title='(anonymous namespace)::SIWholeQuadMode::TRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TRI">TRI</a>); <a class="local col7 ref" href="#77RegUnit" title='RegUnit' data-ref="77RegUnit" data-ref-filename="77RegUnit">RegUnit</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>();</td></tr>
<tr><th id="339">339</th><td>           <a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" data-ref-filename="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col7 ref" href="#77RegUnit" title='RegUnit' data-ref="77RegUnit" data-ref-filename="77RegUnit">RegUnit</a>) {</td></tr>
<tr><th id="340">340</th><td>        <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange" data-ref-filename="llvm..LiveRange">LiveRange</a> &amp;<dfn class="local col8 decl" id="78LR" title='LR' data-type='llvm::LiveRange &amp;' data-ref="78LR" data-ref-filename="78LR">LR</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10getRegUnitEj" title='llvm::LiveIntervals::getRegUnit' data-ref="_ZN4llvm13LiveIntervals10getRegUnitEj" data-ref-filename="_ZN4llvm13LiveIntervals10getRegUnitEj">getRegUnit</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col7 ref" href="#77RegUnit" title='RegUnit' data-ref="77RegUnit" data-ref-filename="77RegUnit">RegUnit</a>);</td></tr>
<tr><th id="341">341</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo" data-ref-filename="llvm..VNInfo">VNInfo</a> *<dfn class="local col9 decl" id="79Value" title='Value' data-type='const llvm::VNInfo *' data-ref="79Value" data-ref-filename="79Value">Value</dfn> = <a class="local col8 ref" href="#78LR" title='LR' data-ref="78LR" data-ref-filename="78LR">LR</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" data-ref-filename="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI" data-ref-filename="72MI">MI</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv" data-ref-filename="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>();</td></tr>
<tr><th id="342">342</th><td>        <b>if</b> (!<a class="local col9 ref" href="#79Value" title='Value' data-ref="79Value" data-ref-filename="79Value">Value</a>)</td></tr>
<tr><th id="343">343</th><td>          <b>continue</b>;</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>()) {</td></tr>
<tr><th id="346">346</th><td>          <i>// Since we're in machine SSA, we do not need to track physical</i></td></tr>
<tr><th id="347">347</th><td><i>          // registers across basic blocks.</i></td></tr>
<tr><th id="348">348</th><td>          <b>if</b> (<a class="local col9 ref" href="#79Value" title='Value' data-ref="79Value" data-ref-filename="79Value">Value</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isPHIDefEv" title='llvm::VNInfo::isPHIDef' data-ref="_ZNK4llvm6VNInfo8isPHIDefEv" data-ref-filename="_ZNK4llvm6VNInfo8isPHIDefEv">isPHIDef</a>())</td></tr>
<tr><th id="349">349</th><td>            <b>continue</b>;</td></tr>
<tr><th id="350">350</th><td>          <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE">markInstruction</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" data-ref-filename="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#79Value" title='Value' data-ref="79Value" data-ref-filename="79Value">Value</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def" data-ref-filename="llvm..VNInfo..def">def</a>)</span>, <a class="local col3 ref" href="#73Flag" title='Flag' data-ref="73Flag" data-ref-filename="73Flag">Flag</a>,</td></tr>
<tr><th id="351">351</th><td>                          <span class='refarg'><a class="local col4 ref" href="#74Worklist" title='Worklist' data-ref="74Worklist" data-ref-filename="74Worklist">Worklist</a></span>);</td></tr>
<tr><th id="352">352</th><td>        } <b>else</b> {</td></tr>
<tr><th id="353">353</th><td>          <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode8markDefsERKN4llvm12MachineInstrERNS1_9LiveRangeENS1_8RegisterEjcRSt6vectorINS_8WorkItemESaIS9_EE" title='(anonymous namespace)::SIWholeQuadMode::markDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode8markDefsERKN4llvm12MachineInstrERNS1_9LiveRangeENS1_8RegisterEjcRSt6vectorINS_8WorkItemESaIS9_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode8markDefsERKN4llvm12MachineInstrERNS1_9LiveRangeENS1_8RegisterEjcRSt6vectorINS_8WorkItemESaIS9_EE">markDefs</a>(<a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI" data-ref-filename="72MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#78LR" title='LR' data-ref="78LR" data-ref-filename="78LR">LR</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col7 ref" href="#77RegUnit" title='RegUnit' data-ref="77RegUnit" data-ref-filename="77RegUnit">RegUnit</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoSubRegister" title='llvm::AMDGPU::NoSubRegister' data-ref="llvm::AMDGPU::NoSubRegister" data-ref-filename="llvm..AMDGPU..NoSubRegister">NoSubRegister</a>, <a class="local col3 ref" href="#73Flag" title='Flag' data-ref="73Flag" data-ref-filename="73Flag">Flag</a>, <span class='refarg'><a class="local col4 ref" href="#74Worklist" title='Worklist' data-ref="74Worklist" data-ref-filename="74Worklist">Worklist</a></span>);</td></tr>
<tr><th id="354">354</th><td>        }</td></tr>
<tr><th id="355">355</th><td>      }</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>      <b>continue</b>;</td></tr>
<tr><th id="358">358</th><td>    }</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>()) {</td></tr>
<tr><th id="361">361</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="80DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="80DefMI" data-ref-filename="80DefMI">DefMI</dfn> : <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::def_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE">def_instructions</a>(<a class="local col5 ref" href="#75Use" title='Use' data-ref="75Use" data-ref-filename="75Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="362">362</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE">markInstruction</a>(<span class='refarg'><a class="local col0 ref" href="#80DefMI" title='DefMI' data-ref="80DefMI" data-ref-filename="80DefMI">DefMI</a></span>, <a class="local col3 ref" href="#73Flag" title='Flag' data-ref="73Flag" data-ref-filename="73Flag">Flag</a>, <span class='refarg'><a class="local col4 ref" href="#74Worklist" title='Worklist' data-ref="74Worklist" data-ref-filename="74Worklist">Worklist</a></span>);</td></tr>
<tr><th id="363">363</th><td>    } <b>else</b> {</td></tr>
<tr><th id="364">364</th><td>      <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange" data-ref-filename="llvm..LiveRange">LiveRange</a> &amp;<dfn class="local col1 decl" id="81LR" title='LR' data-type='llvm::LiveRange &amp;' data-ref="81LR" data-ref-filename="81LR">LR</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE">getInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#76Reg" title='Reg' data-ref="76Reg" data-ref-filename="76Reg">Reg</a>);</td></tr>
<tr><th id="365">365</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode8markDefsERKN4llvm12MachineInstrERNS1_9LiveRangeENS1_8RegisterEjcRSt6vectorINS_8WorkItemESaIS9_EE" title='(anonymous namespace)::SIWholeQuadMode::markDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode8markDefsERKN4llvm12MachineInstrERNS1_9LiveRangeENS1_8RegisterEjcRSt6vectorINS_8WorkItemESaIS9_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode8markDefsERKN4llvm12MachineInstrERNS1_9LiveRangeENS1_8RegisterEjcRSt6vectorINS_8WorkItemESaIS9_EE">markDefs</a>(<a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI" data-ref-filename="72MI">MI</a>, <span class='refarg'><a class="local col1 ref" href="#81LR" title='LR' data-ref="81LR" data-ref-filename="81LR">LR</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#76Reg" title='Reg' data-ref="76Reg" data-ref-filename="76Reg">Reg</a>, <a class="local col5 ref" href="#75Use" title='Use' data-ref="75Use" data-ref-filename="75Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>(), <a class="local col3 ref" href="#73Flag" title='Flag' data-ref="73Flag" data-ref-filename="73Flag">Flag</a>, <span class='refarg'><a class="local col4 ref" href="#74Worklist" title='Worklist' data-ref="74Worklist" data-ref-filename="74Worklist">Worklist</a></span>);</td></tr>
<tr><th id="366">366</th><td>    }</td></tr>
<tr><th id="367">367</th><td>  }</td></tr>
<tr><th id="368">368</th><td>}</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><i  data-doc="_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE">// Scan instructions to determine which ones require an Exact execmask and</i></td></tr>
<tr><th id="371">371</th><td><i  data-doc="_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE">// which ones seed WQM requirements.</i></td></tr>
<tr><th id="372">372</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::scanInstructions' data-type='char (anonymous namespace)::SIWholeQuadMode::scanInstructions(llvm::MachineFunction &amp; MF, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE">scanInstructions</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="82MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="82MF" data-ref-filename="82MF">MF</dfn>,</td></tr>
<tr><th id="373">373</th><td>                                       <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem" data-ref-filename="(anonymousnamespace)..WorkItem">WorkItem</a>&gt; &amp;<dfn class="local col3 decl" id="83Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="83Worklist" data-ref-filename="83Worklist">Worklist</dfn>) {</td></tr>
<tr><th id="374">374</th><td>  <em>char</em> <dfn class="local col4 decl" id="84GlobalFlags" title='GlobalFlags' data-type='char' data-ref="84GlobalFlags" data-ref-filename="84GlobalFlags">GlobalFlags</dfn> = <var>0</var>;</td></tr>
<tr><th id="375">375</th><td>  <em>bool</em> <dfn class="local col5 decl" id="85WQMOutputs" title='WQMOutputs' data-type='bool' data-ref="85WQMOutputs" data-ref-filename="85WQMOutputs">WQMOutputs</dfn> = <a class="local col2 ref" href="#82MF" title='MF' data-ref="82MF" data-ref-filename="82MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-ps-wqm-outputs"</q>);</td></tr>
<tr><th id="376">376</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="86SetInactiveInstrs" title='SetInactiveInstrs' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="86SetInactiveInstrs" data-ref-filename="86SetInactiveInstrs">SetInactiveInstrs</dfn>;</td></tr>
<tr><th id="377">377</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="87SoftWQMInstrs" title='SoftWQMInstrs' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="87SoftWQMInstrs" data-ref-filename="87SoftWQMInstrs">SoftWQMInstrs</dfn>;</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>  <i>// We need to visit the basic blocks in reverse post-order so that we visit</i></td></tr>
<tr><th id="380">380</th><td><i>  // defs before uses, in particular so that we don't accidentally mark an</i></td></tr>
<tr><th id="381">381</th><td><i>  // instruction as needing e.g. WQM before visiting it and realizing it needs</i></td></tr>
<tr><th id="382">382</th><td><i>  // WQM disabled.</i></td></tr>
<tr><th id="383">383</th><td>  <a class="type" href="../../../include/llvm/ADT/PostOrderIterator.h.html#llvm::ReversePostOrderTraversal" title='llvm::ReversePostOrderTraversal' data-ref="llvm::ReversePostOrderTraversal" data-ref-filename="llvm..ReversePostOrderTraversal">ReversePostOrderTraversal</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *&gt; <dfn class="local col8 decl" id="88RPOT" title='RPOT' data-type='ReversePostOrderTraversal&lt;llvm::MachineFunction *&gt;' data-ref="88RPOT" data-ref-filename="88RPOT">RPOT</dfn><a class="ref fn" href="../../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversalC1ET_" title='llvm::ReversePostOrderTraversal::ReversePostOrderTraversal&lt;GraphT, GT&gt;' data-ref="_ZN4llvm25ReversePostOrderTraversalC1ET_" data-ref-filename="_ZN4llvm25ReversePostOrderTraversalC1ET_">(</a>&amp;<a class="local col2 ref" href="#82MF" title='MF' data-ref="82MF" data-ref-filename="82MF">MF</a>);</td></tr>
<tr><th id="384">384</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="89BI" title='BI' data-type='std::reverse_iterator&lt;__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt; &gt;' data-ref="89BI" data-ref-filename="89BI">BI</dfn> = <a class="local col8 ref" href="#88RPOT" title='RPOT' data-ref="88RPOT" data-ref-filename="88RPOT">RPOT</a>.<a class="ref fn" href="../../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversal5beginEv" title='llvm::ReversePostOrderTraversal::begin' data-ref="_ZN4llvm25ReversePostOrderTraversal5beginEv" data-ref-filename="_ZN4llvm25ReversePostOrderTraversal5beginEv">begin</a>(), <dfn class="local col0 decl" id="90BE" title='BE' data-type='std::reverse_iterator&lt;__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt; &gt;' data-ref="90BE" data-ref-filename="90BE">BE</dfn> = <a class="local col8 ref" href="#88RPOT" title='RPOT' data-ref="88RPOT" data-ref-filename="88RPOT">RPOT</a>.<a class="ref fn" href="../../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversal3endEv" title='llvm::ReversePostOrderTraversal::end' data-ref="_ZN4llvm25ReversePostOrderTraversal3endEv" data-ref-filename="_ZN4llvm25ReversePostOrderTraversal3endEv">end</a>(); <a class="local col9 ref" href="#89BI" title='BI' data-ref="89BI" data-ref-filename="89BI">BI</a> <span class='ref fn' title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_" data-ref-filename="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</span> <a class="local col0 ref" href="#90BE" title='BE' data-ref="90BE" data-ref-filename="90BE">BE</a>; <span class='ref fn' title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv" data-ref-filename="_ZNSt16reverse_iteratorppEv">++</span><a class="local col9 ref" href="#89BI" title='BI' data-ref="89BI" data-ref-filename="89BI">BI</a>) {</td></tr>
<tr><th id="385">385</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="91MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="91MBB" data-ref-filename="91MBB">MBB</dfn> = *<span class='ref fn' title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv" data-ref-filename="_ZNKSt16reverse_iteratordeEv">*</span><a class="local col9 ref" href="#89BI" title='BI' data-ref="89BI" data-ref-filename="89BI">BI</a>;</td></tr>
<tr><th id="386">386</th><td>    <a class="tu type" href="#(anonymousnamespace)::BlockInfo" title='(anonymous namespace)::BlockInfo' data-ref="(anonymousnamespace)::BlockInfo" data-ref-filename="(anonymousnamespace)..BlockInfo">BlockInfo</a> &amp;<dfn class="local col2 decl" id="92BBI" title='BBI' data-type='(anonymous namespace)::BlockInfo &amp;' data-ref="92BBI" data-ref-filename="92BBI">BBI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Blocks">Blocks</a><a class="tu ref fn" href="../../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVectorixERKT_" title='llvm::MapVector::operator[]' data-use='c' data-ref="_ZN4llvm9MapVectorixERKT_" data-ref-filename="_ZN4llvm9MapVectorixERKT_">[&amp;<a class="local col1 ref" href="#91MBB" title='MBB' data-ref="91MBB" data-ref-filename="91MBB">MBB</a>]</a>;</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="93II" title='II' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="93II" data-ref-filename="93II">II</dfn> = <a class="local col1 ref" href="#91MBB" title='MBB' data-ref="91MBB" data-ref-filename="91MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col4 decl" id="94IE" title='IE' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="94IE" data-ref-filename="94IE">IE</dfn> = <a class="local col1 ref" href="#91MBB" title='MBB' data-ref="91MBB" data-ref-filename="91MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col3 ref" href="#93II" title='II' data-ref="93II" data-ref-filename="93II">II</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#94IE" title='IE' data-ref="94IE" data-ref-filename="94IE">IE</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#93II" title='II' data-ref="93II" data-ref-filename="93II">II</a>) {</td></tr>
<tr><th id="389">389</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="95MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="95MI" data-ref-filename="95MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#93II" title='II' data-ref="93II" data-ref-filename="93II">II</a>;</td></tr>
<tr><th id="390">390</th><td>      <a class="tu type" href="#(anonymousnamespace)::InstrInfo" title='(anonymous namespace)::InstrInfo' data-ref="(anonymousnamespace)::InstrInfo" data-ref-filename="(anonymousnamespace)..InstrInfo">InstrInfo</a> &amp;<dfn class="local col6 decl" id="96III" title='III' data-type='(anonymous namespace)::InstrInfo &amp;' data-ref="96III" data-ref-filename="96III">III</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Instructions">Instructions</a><a class="tu ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI" data-ref-filename="95MI">MI</a>]</a>;</td></tr>
<tr><th id="391">391</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="97Opcode" title='Opcode' data-type='unsigned int' data-ref="97Opcode" data-ref-filename="97Opcode">Opcode</dfn> = <a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI" data-ref-filename="95MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="392">392</th><td>      <em>char</em> <dfn class="local col8 decl" id="98Flags" title='Flags' data-type='char' data-ref="98Flags" data-ref-filename="98Flags">Flags</dfn> = <var>0</var>;</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo5isWQMEt" title='llvm::SIInstrInfo::isWQM' data-ref="_ZNK4llvm11SIInstrInfo5isWQMEt" data-ref-filename="_ZNK4llvm11SIInstrInfo5isWQMEt">isWQM</a>(<a class="local col7 ref" href="#97Opcode" title='Opcode' data-ref="97Opcode" data-ref-filename="97Opcode">Opcode</a>)) {</td></tr>
<tr><th id="395">395</th><td>        <i>// Sampling instructions don't need to produce results for all pixels</i></td></tr>
<tr><th id="396">396</th><td><i>        // in a quad, they just require all inputs of a quad to have been</i></td></tr>
<tr><th id="397">397</th><td><i>        // computed for derivatives.</i></td></tr>
<tr><th id="398">398</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstructionUses' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE">markInstructionUses</a>(<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI" data-ref-filename="95MI">MI</a>, <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>, <span class='refarg'><a class="local col3 ref" href="#83Worklist" title='Worklist' data-ref="83Worklist" data-ref-filename="83Worklist">Worklist</a></span>);</td></tr>
<tr><th id="399">399</th><td>        <a class="local col4 ref" href="#84GlobalFlags" title='GlobalFlags' data-ref="84GlobalFlags" data-ref-filename="84GlobalFlags">GlobalFlags</a> |= <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>;</td></tr>
<tr><th id="400">400</th><td>        <b>continue</b>;</td></tr>
<tr><th id="401">401</th><td>      } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#97Opcode" title='Opcode' data-ref="97Opcode" data-ref-filename="97Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::WQM" title='llvm::AMDGPU::WQM' data-ref="llvm::AMDGPU::WQM" data-ref-filename="llvm..AMDGPU..WQM">WQM</a>) {</td></tr>
<tr><th id="402">402</th><td>        <i>// The WQM intrinsic requires its output to have all the helper lanes</i></td></tr>
<tr><th id="403">403</th><td><i>        // correct, so we need it to be in WQM.</i></td></tr>
<tr><th id="404">404</th><td>        <a class="local col8 ref" href="#98Flags" title='Flags' data-ref="98Flags" data-ref-filename="98Flags">Flags</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>;</td></tr>
<tr><th id="405">405</th><td>        <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" title='(anonymous namespace)::SIWholeQuadMode::LowerToCopyInstrs' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LowerToCopyInstrs">LowerToCopyInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI" data-ref-filename="95MI">MI</a>);</td></tr>
<tr><th id="406">406</th><td>      } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#97Opcode" title='Opcode' data-ref="97Opcode" data-ref-filename="97Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SOFT_WQM" title='llvm::AMDGPU::SOFT_WQM' data-ref="llvm::AMDGPU::SOFT_WQM" data-ref-filename="llvm..AMDGPU..SOFT_WQM">SOFT_WQM</a>) {</td></tr>
<tr><th id="407">407</th><td>        <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" title='(anonymous namespace)::SIWholeQuadMode::LowerToCopyInstrs' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LowerToCopyInstrs">LowerToCopyInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI" data-ref-filename="95MI">MI</a>);</td></tr>
<tr><th id="408">408</th><td>        <a class="local col7 ref" href="#87SoftWQMInstrs" title='SoftWQMInstrs' data-ref="87SoftWQMInstrs" data-ref-filename="87SoftWQMInstrs">SoftWQMInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI" data-ref-filename="95MI">MI</a>);</td></tr>
<tr><th id="409">409</th><td>        <b>continue</b>;</td></tr>
<tr><th id="410">410</th><td>      } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#97Opcode" title='Opcode' data-ref="97Opcode" data-ref-filename="97Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::WWM" title='llvm::AMDGPU::WWM' data-ref="llvm::AMDGPU::WWM" data-ref-filename="llvm..AMDGPU..WWM">WWM</a>) {</td></tr>
<tr><th id="411">411</th><td>        <i>// The WWM intrinsic doesn't make the same guarantee, and plus it needs</i></td></tr>
<tr><th id="412">412</th><td><i>        // to be executed in WQM or Exact so that its copy doesn't clobber</i></td></tr>
<tr><th id="413">413</th><td><i>        // inactive lanes.</i></td></tr>
<tr><th id="414">414</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstructionUses' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE">markInstructionUses</a>(<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI" data-ref-filename="95MI">MI</a>, <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM" data-ref-filename="(anonymousnamespace)..StateWWM">StateWWM</a>, <span class='refarg'><a class="local col3 ref" href="#83Worklist" title='Worklist' data-ref="83Worklist" data-ref-filename="83Worklist">Worklist</a></span>);</td></tr>
<tr><th id="415">415</th><td>        <a class="local col4 ref" href="#84GlobalFlags" title='GlobalFlags' data-ref="84GlobalFlags" data-ref-filename="84GlobalFlags">GlobalFlags</a> |= <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM" data-ref-filename="(anonymousnamespace)..StateWWM">StateWWM</a>;</td></tr>
<tr><th id="416">416</th><td>        <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LowerToMovInstrs" title='(anonymous namespace)::SIWholeQuadMode::LowerToMovInstrs' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LowerToMovInstrs" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LowerToMovInstrs">LowerToMovInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI" data-ref-filename="95MI">MI</a>);</td></tr>
<tr><th id="417">417</th><td>        <b>continue</b>;</td></tr>
<tr><th id="418">418</th><td>      } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#97Opcode" title='Opcode' data-ref="97Opcode" data-ref-filename="97Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SET_INACTIVE_B32" title='llvm::AMDGPU::V_SET_INACTIVE_B32' data-ref="llvm::AMDGPU::V_SET_INACTIVE_B32" data-ref-filename="llvm..AMDGPU..V_SET_INACTIVE_B32">V_SET_INACTIVE_B32</a> ||</td></tr>
<tr><th id="419">419</th><td>                 <a class="local col7 ref" href="#97Opcode" title='Opcode' data-ref="97Opcode" data-ref-filename="97Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SET_INACTIVE_B64" title='llvm::AMDGPU::V_SET_INACTIVE_B64' data-ref="llvm::AMDGPU::V_SET_INACTIVE_B64" data-ref-filename="llvm..AMDGPU..V_SET_INACTIVE_B64">V_SET_INACTIVE_B64</a>) {</td></tr>
<tr><th id="420">420</th><td>        <a class="local col6 ref" href="#96III" title='III' data-ref="96III" data-ref-filename="96III">III</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::Disabled" title='(anonymous namespace)::InstrInfo::Disabled' data-use='w' data-ref="(anonymousnamespace)::InstrInfo::Disabled" data-ref-filename="(anonymousnamespace)..InstrInfo..Disabled">Disabled</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM" data-ref-filename="(anonymousnamespace)..StateWWM">StateWWM</a>;</td></tr>
<tr><th id="421">421</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="99Inactive" title='Inactive' data-type='llvm::MachineOperand &amp;' data-ref="99Inactive" data-ref-filename="99Inactive">Inactive</dfn> = <a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI" data-ref-filename="95MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="422">422</th><td>        <b>if</b> (<a class="local col9 ref" href="#99Inactive" title='Inactive' data-ref="99Inactive" data-ref-filename="99Inactive">Inactive</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="423">423</th><td>          <b>if</b> (<a class="local col9 ref" href="#99Inactive" title='Inactive' data-ref="99Inactive" data-ref-filename="99Inactive">Inactive</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()) {</td></tr>
<tr><th id="424">424</th><td>            <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" title='(anonymous namespace)::SIWholeQuadMode::LowerToCopyInstrs' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LowerToCopyInstrs">LowerToCopyInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI" data-ref-filename="95MI">MI</a>);</td></tr>
<tr><th id="425">425</th><td>          } <b>else</b> {</td></tr>
<tr><th id="426">426</th><td>            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="100Reg" title='Reg' data-type='llvm::Register' data-ref="100Reg" data-ref-filename="100Reg">Reg</dfn> = <a class="local col9 ref" href="#99Inactive" title='Inactive' data-ref="99Inactive" data-ref-filename="99Inactive">Inactive</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="427">427</th><td>            <b>if</b> (<a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg" data-ref-filename="100Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="428">428</th><td>              <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="101DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="101DefMI" data-ref-filename="101DefMI">DefMI</dfn> : <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::def_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE">def_instructions</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg" data-ref-filename="100Reg">Reg</a>))</td></tr>
<tr><th id="429">429</th><td>                <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE">markInstruction</a>(<span class='refarg'><a class="local col1 ref" href="#101DefMI" title='DefMI' data-ref="101DefMI" data-ref-filename="101DefMI">DefMI</a></span>, <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM" data-ref-filename="(anonymousnamespace)..StateWWM">StateWWM</a>, <span class='refarg'><a class="local col3 ref" href="#83Worklist" title='Worklist' data-ref="83Worklist" data-ref-filename="83Worklist">Worklist</a></span>);</td></tr>
<tr><th id="430">430</th><td>            }</td></tr>
<tr><th id="431">431</th><td>          }</td></tr>
<tr><th id="432">432</th><td>        }</td></tr>
<tr><th id="433">433</th><td>        <a class="local col6 ref" href="#86SetInactiveInstrs" title='SetInactiveInstrs' data-ref="86SetInactiveInstrs" data-ref-filename="86SetInactiveInstrs">SetInactiveInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI" data-ref-filename="95MI">MI</a>);</td></tr>
<tr><th id="434">434</th><td>        <b>continue</b>;</td></tr>
<tr><th id="435">435</th><td>      } <b>else</b> <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo12isDisableWQMERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isDisableWQM' data-ref="_ZN4llvm11SIInstrInfo12isDisableWQMERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo12isDisableWQMERKNS_12MachineInstrE">isDisableWQM</a>(<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI" data-ref-filename="95MI">MI</a>)) {</td></tr>
<tr><th id="436">436</th><td>        <a class="local col2 ref" href="#92BBI" title='BBI' data-ref="92BBI" data-ref-filename="92BBI">BBI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::Needs" title='(anonymous namespace)::BlockInfo::Needs' data-use='w' data-ref="(anonymousnamespace)::BlockInfo::Needs" data-ref-filename="(anonymousnamespace)..BlockInfo..Needs">Needs</a> |= <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a>;</td></tr>
<tr><th id="437">437</th><td>        <b>if</b> (!(<a class="local col2 ref" href="#92BBI" title='BBI' data-ref="92BBI" data-ref-filename="92BBI">BBI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::InNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..InNeeds">InNeeds</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a>)) {</td></tr>
<tr><th id="438">438</th><td>          <a class="local col2 ref" href="#92BBI" title='BBI' data-ref="92BBI" data-ref-filename="92BBI">BBI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='w' data-ref="(anonymousnamespace)::BlockInfo::InNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..InNeeds">InNeeds</a> |= <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a>;</td></tr>
<tr><th id="439">439</th><td>          <a class="local col3 ref" href="#83Worklist" title='Worklist' data-ref="83Worklist" data-ref-filename="83Worklist">Worklist</a>.<span class='tu ref fn' title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(<a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::WorkItem::WorkItem' data-use='c' data-ref="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE"></a>&amp;<a class="local col1 ref" href="#91MBB" title='MBB' data-ref="91MBB" data-ref-filename="91MBB">MBB</a>);</td></tr>
<tr><th id="440">440</th><td>        }</td></tr>
<tr><th id="441">441</th><td>        <a class="local col4 ref" href="#84GlobalFlags" title='GlobalFlags' data-ref="84GlobalFlags" data-ref-filename="84GlobalFlags">GlobalFlags</a> |= <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a>;</td></tr>
<tr><th id="442">442</th><td>        <a class="local col6 ref" href="#96III" title='III' data-ref="96III" data-ref-filename="96III">III</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::Disabled" title='(anonymous namespace)::InstrInfo::Disabled' data-use='w' data-ref="(anonymousnamespace)::InstrInfo::Disabled" data-ref-filename="(anonymousnamespace)..InstrInfo..Disabled">Disabled</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a> | <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM" data-ref-filename="(anonymousnamespace)..StateWWM">StateWWM</a>;</td></tr>
<tr><th id="443">443</th><td>        <b>continue</b>;</td></tr>
<tr><th id="444">444</th><td>      } <b>else</b> {</td></tr>
<tr><th id="445">445</th><td>        <b>if</b> (<a class="local col7 ref" href="#97Opcode" title='Opcode' data-ref="97Opcode" data-ref-filename="97Opcode">Opcode</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_PS_LIVE" title='llvm::AMDGPU::SI_PS_LIVE' data-ref="llvm::AMDGPU::SI_PS_LIVE" data-ref-filename="llvm..AMDGPU..SI_PS_LIVE">SI_PS_LIVE</a>) {</td></tr>
<tr><th id="446">446</th><td>          <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries" title='(anonymous namespace)::SIWholeQuadMode::LiveMaskQueries' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LiveMaskQueries">LiveMaskQueries</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI" data-ref-filename="95MI">MI</a>);</td></tr>
<tr><th id="447">447</th><td>        } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#85WQMOutputs" title='WQMOutputs' data-ref="85WQMOutputs" data-ref-filename="85WQMOutputs">WQMOutputs</a>) {</td></tr>
<tr><th id="448">448</th><td>          <i>// The function is in machine SSA form, which means that physical</i></td></tr>
<tr><th id="449">449</th><td><i>          // VGPRs correspond to shader inputs and outputs. Inputs are</i></td></tr>
<tr><th id="450">450</th><td><i>          // only used, outputs are only defined.</i></td></tr>
<tr><th id="451">451</th><td>          <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="102MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="102MO" data-ref-filename="102MO">MO</dfn> : <a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI" data-ref-filename="95MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZN4llvm12MachineInstr4defsEv" data-ref-filename="_ZN4llvm12MachineInstr4defsEv">defs</a>()) {</td></tr>
<tr><th id="452">452</th><td>            <b>if</b> (!<a class="local col2 ref" href="#102MO" title='MO' data-ref="102MO" data-ref-filename="102MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="453">453</th><td>              <b>continue</b>;</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="103Reg" title='Reg' data-type='llvm::Register' data-ref="103Reg" data-ref-filename="103Reg">Reg</dfn> = <a class="local col2 ref" href="#102MO" title='MO' data-ref="102MO" data-ref-filename="102MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>            <b>if</b> (!<a class="local col3 ref" href="#103Reg" title='Reg' data-ref="103Reg" data-ref-filename="103Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() &amp;&amp;</td></tr>
<tr><th id="458">458</th><td>                <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TRI" title='(anonymous namespace)::SIWholeQuadMode::TRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVectorRegisters' data-ref="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE">hasVectorRegisters</a>(<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TRI" title='(anonymous namespace)::SIWholeQuadMode::TRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#103Reg" title='Reg' data-ref="103Reg" data-ref-filename="103Reg">Reg</a>))) {</td></tr>
<tr><th id="459">459</th><td>              <a class="local col8 ref" href="#98Flags" title='Flags' data-ref="98Flags" data-ref-filename="98Flags">Flags</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>;</td></tr>
<tr><th id="460">460</th><td>              <b>break</b>;</td></tr>
<tr><th id="461">461</th><td>            }</td></tr>
<tr><th id="462">462</th><td>          }</td></tr>
<tr><th id="463">463</th><td>        }</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>        <b>if</b> (!<a class="local col8 ref" href="#98Flags" title='Flags' data-ref="98Flags" data-ref-filename="98Flags">Flags</a>)</td></tr>
<tr><th id="466">466</th><td>          <b>continue</b>;</td></tr>
<tr><th id="467">467</th><td>      }</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE">markInstruction</a>(<span class='refarg'><a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI" data-ref-filename="95MI">MI</a></span>, <a class="local col8 ref" href="#98Flags" title='Flags' data-ref="98Flags" data-ref-filename="98Flags">Flags</a>, <span class='refarg'><a class="local col3 ref" href="#83Worklist" title='Worklist' data-ref="83Worklist" data-ref-filename="83Worklist">Worklist</a></span>);</td></tr>
<tr><th id="470">470</th><td>      <a class="local col4 ref" href="#84GlobalFlags" title='GlobalFlags' data-ref="84GlobalFlags" data-ref-filename="84GlobalFlags">GlobalFlags</a> |= <a class="local col8 ref" href="#98Flags" title='Flags' data-ref="98Flags" data-ref-filename="98Flags">Flags</a>;</td></tr>
<tr><th id="471">471</th><td>    }</td></tr>
<tr><th id="472">472</th><td>  }</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <i>// Mark sure that any SET_INACTIVE instructions are computed in WQM if WQM is</i></td></tr>
<tr><th id="475">475</th><td><i>  // ever used anywhere in the function. This implements the corresponding</i></td></tr>
<tr><th id="476">476</th><td><i>  // semantics of @llvm.amdgcn.set.inactive.</i></td></tr>
<tr><th id="477">477</th><td><i>  // Similarly for SOFT_WQM instructions, implementing @llvm.amdgcn.softwqm.</i></td></tr>
<tr><th id="478">478</th><td>  <b>if</b> (<a class="local col4 ref" href="#84GlobalFlags" title='GlobalFlags' data-ref="84GlobalFlags" data-ref-filename="84GlobalFlags">GlobalFlags</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>) {</td></tr>
<tr><th id="479">479</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="104MI" title='MI' data-type='llvm::MachineInstr *' data-ref="104MI" data-ref-filename="104MI">MI</dfn> : <a class="local col6 ref" href="#86SetInactiveInstrs" title='SetInactiveInstrs' data-ref="86SetInactiveInstrs" data-ref-filename="86SetInactiveInstrs">SetInactiveInstrs</a>)</td></tr>
<tr><th id="480">480</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE">markInstruction</a>(<span class='refarg'>*<a class="local col4 ref" href="#104MI" title='MI' data-ref="104MI" data-ref-filename="104MI">MI</a></span>, <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>, <span class='refarg'><a class="local col3 ref" href="#83Worklist" title='Worklist' data-ref="83Worklist" data-ref-filename="83Worklist">Worklist</a></span>);</td></tr>
<tr><th id="481">481</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="105MI" title='MI' data-type='llvm::MachineInstr *' data-ref="105MI" data-ref-filename="105MI">MI</dfn> : <a class="local col7 ref" href="#87SoftWQMInstrs" title='SoftWQMInstrs' data-ref="87SoftWQMInstrs" data-ref-filename="87SoftWQMInstrs">SoftWQMInstrs</a>)</td></tr>
<tr><th id="482">482</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode15markInstructionERN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS5_EE">markInstruction</a>(<span class='refarg'>*<a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI" data-ref-filename="105MI">MI</a></span>, <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>, <span class='refarg'><a class="local col3 ref" href="#83Worklist" title='Worklist' data-ref="83Worklist" data-ref-filename="83Worklist">Worklist</a></span>);</td></tr>
<tr><th id="483">483</th><td>  }</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>  <b>return</b> <a class="local col4 ref" href="#84GlobalFlags" title='GlobalFlags' data-ref="84GlobalFlags" data-ref-filename="84GlobalFlags">GlobalFlags</a>;</td></tr>
<tr><th id="486">486</th><td>}</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SIWholeQuadMode20propagateInstructionERN4llvm12MachineInstrERSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::propagateInstruction' data-type='void (anonymous namespace)::SIWholeQuadMode::propagateInstruction(llvm::MachineInstr &amp; MI, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode20propagateInstructionERN4llvm12MachineInstrERSt6vectorINS_8WorkItemESaIS5_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode20propagateInstructionERN4llvm12MachineInstrERSt6vectorINS_8WorkItemESaIS5_EE">propagateInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="106MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="106MI" data-ref-filename="106MI">MI</dfn>,</td></tr>
<tr><th id="489">489</th><td>                                           <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem" data-ref-filename="(anonymousnamespace)..WorkItem">WorkItem</a>&gt;&amp; <dfn class="local col7 decl" id="107Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="107Worklist" data-ref-filename="107Worklist">Worklist</dfn>) {</td></tr>
<tr><th id="490">490</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="108MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="108MBB" data-ref-filename="108MBB">MBB</dfn> = <a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI" data-ref-filename="106MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="491">491</th><td>  <a class="tu type" href="#(anonymousnamespace)::InstrInfo" title='(anonymous namespace)::InstrInfo' data-ref="(anonymousnamespace)::InstrInfo" data-ref-filename="(anonymousnamespace)..InstrInfo">InstrInfo</a> <dfn class="local col9 decl" id="109II" title='II' data-type='(anonymous namespace)::InstrInfo' data-ref="109II" data-ref-filename="109II">II</dfn> = <a class="tu ref fn fake" href="#109" title='(anonymous namespace)::InstrInfo::InstrInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_19InstrInfoC1ERKS0_" data-ref-filename="_ZN12_GLOBAL__N_19InstrInfoC1ERKS0_"></a><a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Instructions">Instructions</a><a class="tu ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI" data-ref-filename="106MI">MI</a>]</a>; <i>// take a copy to prevent dangling references</i></td></tr>
<tr><th id="492">492</th><td>  <a class="tu type" href="#(anonymousnamespace)::BlockInfo" title='(anonymous namespace)::BlockInfo' data-ref="(anonymousnamespace)::BlockInfo" data-ref-filename="(anonymousnamespace)..BlockInfo">BlockInfo</a> &amp;<dfn class="local col0 decl" id="110BI" title='BI' data-type='(anonymous namespace)::BlockInfo &amp;' data-ref="110BI" data-ref-filename="110BI">BI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Blocks">Blocks</a><a class="tu ref fn" href="../../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVectorixERKT_" title='llvm::MapVector::operator[]' data-use='c' data-ref="_ZN4llvm9MapVectorixERKT_" data-ref-filename="_ZN4llvm9MapVectorixERKT_">[<a class="local col8 ref" href="#108MBB" title='MBB' data-ref="108MBB" data-ref-filename="108MBB">MBB</a>]</a>;</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>  <i>// Control flow-type instructions and stores to temporary memory that are</i></td></tr>
<tr><th id="495">495</th><td><i>  // followed by WQM computations must themselves be in WQM.</i></td></tr>
<tr><th id="496">496</th><td>  <b>if</b> ((<a class="local col9 ref" href="#109II" title='II' data-ref="109II" data-ref-filename="109II">II</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..InstrInfo..OutNeeds">OutNeeds</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>) &amp;&amp; !(<a class="local col9 ref" href="#109II" title='II' data-ref="109II" data-ref-filename="109II">II</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::Disabled" title='(anonymous namespace)::InstrInfo::Disabled' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Disabled" data-ref-filename="(anonymousnamespace)..InstrInfo..Disabled">Disabled</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>) &amp;&amp;</td></tr>
<tr><th id="497">497</th><td>      (<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI" data-ref-filename="106MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() || (<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo10usesVM_CNTERKNS_12MachineInstrE" title='llvm::SIInstrInfo::usesVM_CNT' data-ref="_ZN4llvm11SIInstrInfo10usesVM_CNTERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo10usesVM_CNTERKNS_12MachineInstrE">usesVM_CNT</a>(<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI" data-ref-filename="106MI">MI</a>) &amp;&amp; <a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI" data-ref-filename="106MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()))) {</td></tr>
<tr><th id="498">498</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Instructions">Instructions</a><a class="tu ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI" data-ref-filename="106MI">MI</a>]</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='w' data-ref="(anonymousnamespace)::InstrInfo::Needs" data-ref-filename="(anonymousnamespace)..InstrInfo..Needs">Needs</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>;</td></tr>
<tr><th id="499">499</th><td>    <a class="local col9 ref" href="#109II" title='II' data-ref="109II" data-ref-filename="109II">II</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='w' data-ref="(anonymousnamespace)::InstrInfo::Needs" data-ref-filename="(anonymousnamespace)..InstrInfo..Needs">Needs</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>;</td></tr>
<tr><th id="500">500</th><td>  }</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>  <i>// Propagate to block level</i></td></tr>
<tr><th id="503">503</th><td>  <b>if</b> (<a class="local col9 ref" href="#109II" title='II' data-ref="109II" data-ref-filename="109II">II</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Needs" data-ref-filename="(anonymousnamespace)..InstrInfo..Needs">Needs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>) {</td></tr>
<tr><th id="504">504</th><td>    <a class="local col0 ref" href="#110BI" title='BI' data-ref="110BI" data-ref-filename="110BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::Needs" title='(anonymous namespace)::BlockInfo::Needs' data-use='w' data-ref="(anonymousnamespace)::BlockInfo::Needs" data-ref-filename="(anonymousnamespace)..BlockInfo..Needs">Needs</a> |= <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>;</td></tr>
<tr><th id="505">505</th><td>    <b>if</b> (!(<a class="local col0 ref" href="#110BI" title='BI' data-ref="110BI" data-ref-filename="110BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::InNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..InNeeds">InNeeds</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>)) {</td></tr>
<tr><th id="506">506</th><td>      <a class="local col0 ref" href="#110BI" title='BI' data-ref="110BI" data-ref-filename="110BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='w' data-ref="(anonymousnamespace)::BlockInfo::InNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..InNeeds">InNeeds</a> |= <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>;</td></tr>
<tr><th id="507">507</th><td>      <a class="local col7 ref" href="#107Worklist" title='Worklist' data-ref="107Worklist" data-ref-filename="107Worklist">Worklist</a>.<span class='tu ref fn' title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(<a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::WorkItem::WorkItem' data-use='c' data-ref="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE"></a><a class="local col8 ref" href="#108MBB" title='MBB' data-ref="108MBB" data-ref-filename="108MBB">MBB</a>);</td></tr>
<tr><th id="508">508</th><td>    }</td></tr>
<tr><th id="509">509</th><td>  }</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>  <i>// Propagate backwards within block</i></td></tr>
<tr><th id="512">512</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="111PrevMI" title='PrevMI' data-type='llvm::MachineInstr *' data-ref="111PrevMI" data-ref-filename="111PrevMI"><a class="local col1 ref" href="#111PrevMI" title='PrevMI' data-ref="111PrevMI" data-ref-filename="111PrevMI">PrevMI</a></dfn> = <a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI" data-ref-filename="106MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm22ilist_node_with_parent11getPrevNodeEv" title='llvm::ilist_node_with_parent::getPrevNode' data-ref="_ZN4llvm22ilist_node_with_parent11getPrevNodeEv" data-ref-filename="_ZN4llvm22ilist_node_with_parent11getPrevNodeEv">getPrevNode</a>()) {</td></tr>
<tr><th id="513">513</th><td>    <em>char</em> <dfn class="local col2 decl" id="112InNeeds" title='InNeeds' data-type='char' data-ref="112InNeeds" data-ref-filename="112InNeeds">InNeeds</dfn> = (<a class="local col9 ref" href="#109II" title='II' data-ref="109II" data-ref-filename="109II">II</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Needs" data-ref-filename="(anonymousnamespace)..InstrInfo..Needs">Needs</a> &amp; ~<a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM" data-ref-filename="(anonymousnamespace)..StateWWM">StateWWM</a>) | <a class="local col9 ref" href="#109II" title='II' data-ref="109II" data-ref-filename="109II">II</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..InstrInfo..OutNeeds">OutNeeds</a>;</td></tr>
<tr><th id="514">514</th><td>    <b>if</b> (!<a class="local col1 ref" href="#111PrevMI" title='PrevMI' data-ref="111PrevMI" data-ref-filename="111PrevMI">PrevMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv" data-ref-filename="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="515">515</th><td>      <a class="tu type" href="#(anonymousnamespace)::InstrInfo" title='(anonymous namespace)::InstrInfo' data-ref="(anonymousnamespace)::InstrInfo" data-ref-filename="(anonymousnamespace)..InstrInfo">InstrInfo</a> &amp;<dfn class="local col3 decl" id="113PrevII" title='PrevII' data-type='(anonymous namespace)::InstrInfo &amp;' data-ref="113PrevII" data-ref-filename="113PrevII">PrevII</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Instructions">Instructions</a><a class="tu ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixERKT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#111PrevMI" title='PrevMI' data-ref="111PrevMI" data-ref-filename="111PrevMI">PrevMI</a>]</a>;</td></tr>
<tr><th id="516">516</th><td>      <b>if</b> ((<a class="local col3 ref" href="#113PrevII" title='PrevII' data-ref="113PrevII" data-ref-filename="113PrevII">PrevII</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..InstrInfo..OutNeeds">OutNeeds</a> | <a class="local col2 ref" href="#112InNeeds" title='InNeeds' data-ref="112InNeeds" data-ref-filename="112InNeeds">InNeeds</a>) != <a class="local col3 ref" href="#113PrevII" title='PrevII' data-ref="113PrevII" data-ref-filename="113PrevII">PrevII</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..InstrInfo..OutNeeds">OutNeeds</a>) {</td></tr>
<tr><th id="517">517</th><td>        <a class="local col3 ref" href="#113PrevII" title='PrevII' data-ref="113PrevII" data-ref-filename="113PrevII">PrevII</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-use='w' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..InstrInfo..OutNeeds">OutNeeds</a> |= <a class="local col2 ref" href="#112InNeeds" title='InNeeds' data-ref="112InNeeds" data-ref-filename="112InNeeds">InNeeds</a>;</td></tr>
<tr><th id="518">518</th><td>        <a class="local col7 ref" href="#107Worklist" title='Worklist' data-ref="107Worklist" data-ref-filename="107Worklist">Worklist</a>.<span class='tu ref fn' title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(<a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE" title='(anonymous namespace)::WorkItem::WorkItem' data-use='c' data-ref="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE"></a><a class="local col1 ref" href="#111PrevMI" title='PrevMI' data-ref="111PrevMI" data-ref-filename="111PrevMI">PrevMI</a>);</td></tr>
<tr><th id="519">519</th><td>      }</td></tr>
<tr><th id="520">520</th><td>    }</td></tr>
<tr><th id="521">521</th><td>  }</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>  <i>// Propagate WQM flag to instruction inputs</i></td></tr>
<tr><th id="524">524</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!(II.Needs &amp; StateExact));</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>  <b>if</b> (<a class="local col9 ref" href="#109II" title='II' data-ref="109II" data-ref-filename="109II">II</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Needs" data-ref-filename="(anonymousnamespace)..InstrInfo..Needs">Needs</a> != <var>0</var>)</td></tr>
<tr><th id="527">527</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE" title='(anonymous namespace)::SIWholeQuadMode::markInstructionUses' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE">markInstructionUses</a>(<a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI" data-ref-filename="106MI">MI</a>, <a class="local col9 ref" href="#109II" title='II' data-ref="109II" data-ref-filename="109II">II</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Needs" data-ref-filename="(anonymousnamespace)..InstrInfo..Needs">Needs</a>, <span class='refarg'><a class="local col7 ref" href="#107Worklist" title='Worklist' data-ref="107Worklist" data-ref-filename="107Worklist">Worklist</a></span>);</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>  <i>// Ensure we process a block containing WWM, even if it does not require any</i></td></tr>
<tr><th id="530">530</th><td><i>  // WQM transitions.</i></td></tr>
<tr><th id="531">531</th><td>  <b>if</b> (<a class="local col9 ref" href="#109II" title='II' data-ref="109II" data-ref-filename="109II">II</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Needs" data-ref-filename="(anonymousnamespace)..InstrInfo..Needs">Needs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM" data-ref-filename="(anonymousnamespace)..StateWWM">StateWWM</a>)</td></tr>
<tr><th id="532">532</th><td>    <a class="local col0 ref" href="#110BI" title='BI' data-ref="110BI" data-ref-filename="110BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::Needs" title='(anonymous namespace)::BlockInfo::Needs' data-use='w' data-ref="(anonymousnamespace)::BlockInfo::Needs" data-ref-filename="(anonymousnamespace)..BlockInfo..Needs">Needs</a> |= <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM" data-ref-filename="(anonymousnamespace)..StateWWM">StateWWM</a>;</td></tr>
<tr><th id="533">533</th><td>}</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SIWholeQuadMode14propagateBlockERN4llvm17MachineBasicBlockERSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::propagateBlock' data-type='void (anonymous namespace)::SIWholeQuadMode::propagateBlock(llvm::MachineBasicBlock &amp; MBB, std::vector&lt;WorkItem&gt; &amp; Worklist)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode14propagateBlockERN4llvm17MachineBasicBlockERSt6vectorINS_8WorkItemESaIS5_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode14propagateBlockERN4llvm17MachineBasicBlockERSt6vectorINS_8WorkItemESaIS5_EE">propagateBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="114MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="114MBB" data-ref-filename="114MBB">MBB</dfn>,</td></tr>
<tr><th id="536">536</th><td>                                     <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem" data-ref-filename="(anonymousnamespace)..WorkItem">WorkItem</a>&gt;&amp; <dfn class="local col5 decl" id="115Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt; &amp;' data-ref="115Worklist" data-ref-filename="115Worklist">Worklist</dfn>) {</td></tr>
<tr><th id="537">537</th><td>  <a class="tu type" href="#(anonymousnamespace)::BlockInfo" title='(anonymous namespace)::BlockInfo' data-ref="(anonymousnamespace)::BlockInfo" data-ref-filename="(anonymousnamespace)..BlockInfo">BlockInfo</a> <dfn class="local col6 decl" id="116BI" title='BI' data-type='(anonymous namespace)::BlockInfo' data-ref="116BI" data-ref-filename="116BI">BI</dfn> = <a class="tu ref fn fake" href="#115" title='(anonymous namespace)::BlockInfo::BlockInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_19BlockInfoC1ERKS0_" data-ref-filename="_ZN12_GLOBAL__N_19BlockInfoC1ERKS0_"></a><a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Blocks">Blocks</a><a class="tu ref fn" href="../../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVectorixERKT_" title='llvm::MapVector::operator[]' data-use='c' data-ref="_ZN4llvm9MapVectorixERKT_" data-ref-filename="_ZN4llvm9MapVectorixERKT_">[&amp;<a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB" data-ref-filename="114MBB">MBB</a>]</a>; <i>// Make a copy to prevent dangling references.</i></td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>  <i>// Propagate through instructions</i></td></tr>
<tr><th id="540">540</th><td>  <b>if</b> (!<a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB" data-ref-filename="114MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>()) {</td></tr>
<tr><th id="541">541</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="117LastMI" title='LastMI' data-type='llvm::MachineInstr *' data-ref="117LastMI" data-ref-filename="117LastMI">LastMI</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB" data-ref-filename="114MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>();</td></tr>
<tr><th id="542">542</th><td>    <a class="tu type" href="#(anonymousnamespace)::InstrInfo" title='(anonymous namespace)::InstrInfo' data-ref="(anonymousnamespace)::InstrInfo" data-ref-filename="(anonymousnamespace)..InstrInfo">InstrInfo</a> &amp;<dfn class="local col8 decl" id="118LastII" title='LastII' data-type='(anonymous namespace)::InstrInfo &amp;' data-ref="118LastII" data-ref-filename="118LastII">LastII</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Instructions">Instructions</a><a class="tu ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixERKT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col7 ref" href="#117LastMI" title='LastMI' data-ref="117LastMI" data-ref-filename="117LastMI">LastMI</a>]</a>;</td></tr>
<tr><th id="543">543</th><td>    <b>if</b> ((<a class="local col8 ref" href="#118LastII" title='LastII' data-ref="118LastII" data-ref-filename="118LastII">LastII</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..InstrInfo..OutNeeds">OutNeeds</a> | <a class="local col6 ref" href="#116BI" title='BI' data-ref="116BI" data-ref-filename="116BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..OutNeeds">OutNeeds</a>) != <a class="local col8 ref" href="#118LastII" title='LastII' data-ref="118LastII" data-ref-filename="118LastII">LastII</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..InstrInfo..OutNeeds">OutNeeds</a>) {</td></tr>
<tr><th id="544">544</th><td>      <a class="local col8 ref" href="#118LastII" title='LastII' data-ref="118LastII" data-ref-filename="118LastII">LastII</a>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-use='w' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..InstrInfo..OutNeeds">OutNeeds</a> |= <a class="local col6 ref" href="#116BI" title='BI' data-ref="116BI" data-ref-filename="116BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..OutNeeds">OutNeeds</a>;</td></tr>
<tr><th id="545">545</th><td>      <a class="local col5 ref" href="#115Worklist" title='Worklist' data-ref="115Worklist" data-ref-filename="115Worklist">Worklist</a>.<span class='tu ref fn' title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(<a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE" title='(anonymous namespace)::WorkItem::WorkItem' data-use='c' data-ref="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm12MachineInstrE"></a><a class="local col7 ref" href="#117LastMI" title='LastMI' data-ref="117LastMI" data-ref-filename="117LastMI">LastMI</a>);</td></tr>
<tr><th id="546">546</th><td>    }</td></tr>
<tr><th id="547">547</th><td>  }</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <i>// Predecessor blocks must provide for our WQM/Exact needs.</i></td></tr>
<tr><th id="550">550</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="119Pred" title='Pred' data-type='llvm::MachineBasicBlock *' data-ref="119Pred" data-ref-filename="119Pred">Pred</dfn> : <a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB" data-ref-filename="114MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12predecessorsEv" title='llvm::MachineBasicBlock::predecessors' data-ref="_ZN4llvm17MachineBasicBlock12predecessorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock12predecessorsEv">predecessors</a>()) {</td></tr>
<tr><th id="551">551</th><td>    <a class="tu type" href="#(anonymousnamespace)::BlockInfo" title='(anonymous namespace)::BlockInfo' data-ref="(anonymousnamespace)::BlockInfo" data-ref-filename="(anonymousnamespace)..BlockInfo">BlockInfo</a> &amp;<dfn class="local col0 decl" id="120PredBI" title='PredBI' data-type='(anonymous namespace)::BlockInfo &amp;' data-ref="120PredBI" data-ref-filename="120PredBI">PredBI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Blocks">Blocks</a><a class="tu ref fn" href="../../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVectorixERKT_" title='llvm::MapVector::operator[]' data-use='c' data-ref="_ZN4llvm9MapVectorixERKT_" data-ref-filename="_ZN4llvm9MapVectorixERKT_">[<a class="local col9 ref" href="#119Pred" title='Pred' data-ref="119Pred" data-ref-filename="119Pred">Pred</a>]</a>;</td></tr>
<tr><th id="552">552</th><td>    <b>if</b> ((<a class="local col0 ref" href="#120PredBI" title='PredBI' data-ref="120PredBI" data-ref-filename="120PredBI">PredBI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..OutNeeds">OutNeeds</a> | <a class="local col6 ref" href="#116BI" title='BI' data-ref="116BI" data-ref-filename="116BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::InNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..InNeeds">InNeeds</a>) == <a class="local col0 ref" href="#120PredBI" title='PredBI' data-ref="120PredBI" data-ref-filename="120PredBI">PredBI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..OutNeeds">OutNeeds</a>)</td></tr>
<tr><th id="553">553</th><td>      <b>continue</b>;</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>    <a class="local col0 ref" href="#120PredBI" title='PredBI' data-ref="120PredBI" data-ref-filename="120PredBI">PredBI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='w' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..OutNeeds">OutNeeds</a> |= <a class="local col6 ref" href="#116BI" title='BI' data-ref="116BI" data-ref-filename="116BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::InNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..InNeeds">InNeeds</a>;</td></tr>
<tr><th id="556">556</th><td>    <a class="local col0 ref" href="#120PredBI" title='PredBI' data-ref="120PredBI" data-ref-filename="120PredBI">PredBI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='w' data-ref="(anonymousnamespace)::BlockInfo::InNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..InNeeds">InNeeds</a> |= <a class="local col6 ref" href="#116BI" title='BI' data-ref="116BI" data-ref-filename="116BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::InNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..InNeeds">InNeeds</a>;</td></tr>
<tr><th id="557">557</th><td>    <a class="local col5 ref" href="#115Worklist" title='Worklist' data-ref="115Worklist" data-ref-filename="115Worklist">Worklist</a>.<span class='tu ref fn' title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(<a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::WorkItem::WorkItem' data-use='c' data-ref="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE"></a><a class="local col9 ref" href="#119Pred" title='Pred' data-ref="119Pred" data-ref-filename="119Pred">Pred</a>);</td></tr>
<tr><th id="558">558</th><td>  }</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>  <i>// All successors must be prepared to accept the same set of WQM/Exact data.</i></td></tr>
<tr><th id="561">561</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="121Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="121Succ" data-ref-filename="121Succ">Succ</dfn> : <a class="local col4 ref" href="#114MBB" title='MBB' data-ref="114MBB" data-ref-filename="114MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="562">562</th><td>    <a class="tu type" href="#(anonymousnamespace)::BlockInfo" title='(anonymous namespace)::BlockInfo' data-ref="(anonymousnamespace)::BlockInfo" data-ref-filename="(anonymousnamespace)..BlockInfo">BlockInfo</a> &amp;<dfn class="local col2 decl" id="122SuccBI" title='SuccBI' data-type='(anonymous namespace)::BlockInfo &amp;' data-ref="122SuccBI" data-ref-filename="122SuccBI">SuccBI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Blocks">Blocks</a><a class="tu ref fn" href="../../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVectorixERKT_" title='llvm::MapVector::operator[]' data-use='c' data-ref="_ZN4llvm9MapVectorixERKT_" data-ref-filename="_ZN4llvm9MapVectorixERKT_">[<a class="local col1 ref" href="#121Succ" title='Succ' data-ref="121Succ" data-ref-filename="121Succ">Succ</a>]</a>;</td></tr>
<tr><th id="563">563</th><td>    <b>if</b> ((<a class="local col2 ref" href="#122SuccBI" title='SuccBI' data-ref="122SuccBI" data-ref-filename="122SuccBI">SuccBI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::InNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..InNeeds">InNeeds</a> | <a class="local col6 ref" href="#116BI" title='BI' data-ref="116BI" data-ref-filename="116BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..OutNeeds">OutNeeds</a>) == <a class="local col2 ref" href="#122SuccBI" title='SuccBI' data-ref="122SuccBI" data-ref-filename="122SuccBI">SuccBI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::InNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..InNeeds">InNeeds</a>)</td></tr>
<tr><th id="564">564</th><td>      <b>continue</b>;</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td>    <a class="local col2 ref" href="#122SuccBI" title='SuccBI' data-ref="122SuccBI" data-ref-filename="122SuccBI">SuccBI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='w' data-ref="(anonymousnamespace)::BlockInfo::InNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..InNeeds">InNeeds</a> |= <a class="local col6 ref" href="#116BI" title='BI' data-ref="116BI" data-ref-filename="116BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..OutNeeds">OutNeeds</a>;</td></tr>
<tr><th id="567">567</th><td>    <a class="local col5 ref" href="#115Worklist" title='Worklist' data-ref="115Worklist" data-ref-filename="115Worklist">Worklist</a>.<span class='tu ref fn' title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(<a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::WorkItem::WorkItem' data-use='c' data-ref="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_18WorkItemC1EPN4llvm17MachineBasicBlockE"></a><a class="local col1 ref" href="#121Succ" title='Succ' data-ref="121Succ" data-ref-filename="121Succ">Succ</a>);</td></tr>
<tr><th id="568">568</th><td>  }</td></tr>
<tr><th id="569">569</th><td>}</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SIWholeQuadMode15analyzeFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIWholeQuadMode::analyzeFunction' data-type='char (anonymous namespace)::SIWholeQuadMode::analyzeFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15analyzeFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode15analyzeFunctionERN4llvm15MachineFunctionE">analyzeFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="123MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="123MF" data-ref-filename="123MF">MF</dfn>) {</td></tr>
<tr><th id="572">572</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem" data-ref-filename="(anonymousnamespace)..WorkItem">WorkItem</a>&gt; <span class='tu ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-use='c' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev"></span><dfn class="local col4 decl" id="124Worklist" title='Worklist' data-type='std::vector&lt;WorkItem&gt;' data-ref="124Worklist" data-ref-filename="124Worklist">Worklist</dfn>;</td></tr>
<tr><th id="573">573</th><td>  <em>char</em> <dfn class="local col5 decl" id="125GlobalFlags" title='GlobalFlags' data-type='char' data-ref="125GlobalFlags" data-ref-filename="125GlobalFlags">GlobalFlags</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::scanInstructions' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE">scanInstructions</a>(<span class='refarg'><a class="local col3 ref" href="#123MF" title='MF' data-ref="123MF" data-ref-filename="123MF">MF</a></span>, <span class='refarg'><a class="local col4 ref" href="#124Worklist" title='Worklist' data-ref="124Worklist" data-ref-filename="124Worklist">Worklist</a></span>);</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>  <b>while</b> (!<a class="local col4 ref" href="#124Worklist" title='Worklist' data-ref="124Worklist" data-ref-filename="124Worklist">Worklist</a>.<span class='tu ref fn' title='std::vector::empty' data-use='c' data-ref="_ZNKSt6vector5emptyEv" data-ref-filename="_ZNKSt6vector5emptyEv">empty</span>()) {</td></tr>
<tr><th id="576">576</th><td>    <a class="tu type" href="#(anonymousnamespace)::WorkItem" title='(anonymous namespace)::WorkItem' data-ref="(anonymousnamespace)::WorkItem" data-ref-filename="(anonymousnamespace)..WorkItem">WorkItem</a> <dfn class="local col6 decl" id="126WI" title='WI' data-type='(anonymous namespace)::WorkItem' data-ref="126WI" data-ref-filename="126WI">WI</dfn> = <a class="tu ref fn fake" href="#121" title='(anonymous namespace)::WorkItem::WorkItem' data-use='c' data-ref="_ZN12_GLOBAL__N_18WorkItemC1ERKS0_" data-ref-filename="_ZN12_GLOBAL__N_18WorkItemC1ERKS0_"></a><a class="local col4 ref" href="#124Worklist" title='Worklist' data-ref="124Worklist" data-ref-filename="124Worklist">Worklist</a>.<span class='tu ref fn' title='std::vector::back' data-use='c' data-ref="_ZNSt6vector4backEv" data-ref-filename="_ZNSt6vector4backEv">back</span>();</td></tr>
<tr><th id="577">577</th><td>    <a class="local col4 ref" href="#124Worklist" title='Worklist' data-ref="124Worklist" data-ref-filename="124Worklist">Worklist</a>.<span class='tu ref fn' title='std::vector::pop_back' data-use='c' data-ref="_ZNSt6vector8pop_backEv" data-ref-filename="_ZNSt6vector8pop_backEv">pop_back</span>();</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>    <b>if</b> (<a class="local col6 ref" href="#126WI" title='WI' data-ref="126WI" data-ref-filename="126WI">WI</a>.<a class="tu ref field" href="#(anonymousnamespace)::WorkItem::MI" title='(anonymous namespace)::WorkItem::MI' data-use='r' data-ref="(anonymousnamespace)::WorkItem::MI" data-ref-filename="(anonymousnamespace)..WorkItem..MI">MI</a>)</td></tr>
<tr><th id="580">580</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode20propagateInstructionERN4llvm12MachineInstrERSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::propagateInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode20propagateInstructionERN4llvm12MachineInstrERSt6vectorINS_8WorkItemESaIS5_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode20propagateInstructionERN4llvm12MachineInstrERSt6vectorINS_8WorkItemESaIS5_EE">propagateInstruction</a>(<span class='refarg'>*<a class="local col6 ref" href="#126WI" title='WI' data-ref="126WI" data-ref-filename="126WI">WI</a>.<a class="tu ref field" href="#(anonymousnamespace)::WorkItem::MI" title='(anonymous namespace)::WorkItem::MI' data-use='r' data-ref="(anonymousnamespace)::WorkItem::MI" data-ref-filename="(anonymousnamespace)..WorkItem..MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#124Worklist" title='Worklist' data-ref="124Worklist" data-ref-filename="124Worklist">Worklist</a></span>);</td></tr>
<tr><th id="581">581</th><td>    <b>else</b></td></tr>
<tr><th id="582">582</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode14propagateBlockERN4llvm17MachineBasicBlockERSt6vectorINS_8WorkItemESaIS5_EE" title='(anonymous namespace)::SIWholeQuadMode::propagateBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode14propagateBlockERN4llvm17MachineBasicBlockERSt6vectorINS_8WorkItemESaIS5_EE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode14propagateBlockERN4llvm17MachineBasicBlockERSt6vectorINS_8WorkItemESaIS5_EE">propagateBlock</a>(<span class='refarg'>*<a class="local col6 ref" href="#126WI" title='WI' data-ref="126WI" data-ref-filename="126WI">WI</a>.<a class="tu ref field" href="#(anonymousnamespace)::WorkItem::MBB" title='(anonymous namespace)::WorkItem::MBB' data-use='r' data-ref="(anonymousnamespace)::WorkItem::MBB" data-ref-filename="(anonymousnamespace)..WorkItem..MBB">MBB</a></span>, <span class='refarg'><a class="local col4 ref" href="#124Worklist" title='Worklist' data-ref="124Worklist" data-ref-filename="124Worklist">Worklist</a></span>);</td></tr>
<tr><th id="583">583</th><td>  }</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>  <b>return</b> <a class="local col5 ref" href="#125GlobalFlags" title='GlobalFlags' data-ref="125GlobalFlags" data-ref-filename="125GlobalFlags">GlobalFlags</a>;</td></tr>
<tr><th id="586">586</th><td>}</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="589">589</th><td><a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SIWholeQuadMode7saveSCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIWholeQuadMode::saveSCC' data-type='MachineBasicBlock::iterator (anonymous namespace)::SIWholeQuadMode::saveSCC(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode7saveSCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode7saveSCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">saveSCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="127MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="127MBB" data-ref-filename="127MBB">MBB</dfn>,</td></tr>
<tr><th id="590">590</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="128Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="128Before" data-ref-filename="128Before">Before</dfn>) {</td></tr>
<tr><th id="591">591</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="129SaveReg" title='SaveReg' data-type='llvm::Register' data-ref="129SaveReg" data-ref-filename="129SaveReg">SaveReg</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0RegClass" title='llvm::AMDGPU::SReg_32_XM0RegClass' data-ref="llvm::AMDGPU::SReg_32_XM0RegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0RegClass">SReg_32_XM0RegClass</a>);</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="130Save" title='Save' data-type='llvm::MachineInstr *' data-ref="130Save" data-ref-filename="130Save">Save</dfn> =</td></tr>
<tr><th id="594">594</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#127MBB" title='MBB' data-ref="127MBB" data-ref-filename="127MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#128Before" title='Before' data-ref="128Before" data-ref-filename="128Before">Before</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129SaveReg" title='SaveReg' data-ref="129SaveReg" data-ref-filename="129SaveReg">SaveReg</a>)</td></tr>
<tr><th id="595">595</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>);</td></tr>
<tr><th id="596">596</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="131Restore" title='Restore' data-type='llvm::MachineInstr *' data-ref="131Restore" data-ref-filename="131Restore">Restore</dfn> =</td></tr>
<tr><th id="597">597</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#127MBB" title='MBB' data-ref="127MBB" data-ref-filename="127MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#128Before" title='Before' data-ref="128Before" data-ref-filename="128Before">Before</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>)</td></tr>
<tr><th id="598">598</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129SaveReg" title='SaveReg' data-ref="129SaveReg" data-ref-filename="129SaveReg">SaveReg</a>);</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col0 ref" href="#130Save" title='Save' data-ref="130Save" data-ref-filename="130Save">Save</a></span>);</td></tr>
<tr><th id="601">601</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col1 ref" href="#131Restore" title='Restore' data-ref="131Restore" data-ref-filename="131Restore">Restore</a></span>);</td></tr>
<tr><th id="602">602</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE">createAndComputeVirtRegInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129SaveReg" title='SaveReg' data-ref="129SaveReg" data-ref-filename="129SaveReg">SaveReg</a>);</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#131Restore" title='Restore' data-ref="131Restore" data-ref-filename="131Restore">Restore</a>;</td></tr>
<tr><th id="605">605</th><td>}</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td><i  data-doc="_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb">// Return an iterator in the (inclusive) range [First, Last] at which</i></td></tr>
<tr><th id="608">608</th><td><i  data-doc="_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb">// instructions can be safely inserted, keeping in mind that some of the</i></td></tr>
<tr><th id="609">609</th><td><i  data-doc="_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb">// instructions we want to add necessarily clobber SCC.</i></td></tr>
<tr><th id="610">610</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb" title='(anonymous namespace)::SIWholeQuadMode::prepareInsertion' data-type='MachineBasicBlock::iterator (anonymous namespace)::SIWholeQuadMode::prepareInsertion(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator First, MachineBasicBlock::iterator Last, bool PreferLast, bool SaveSCC)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb">prepareInsertion</dfn>(</td></tr>
<tr><th id="611">611</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="132MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="132MBB" data-ref-filename="132MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="133First" title='First' data-type='MachineBasicBlock::iterator' data-ref="133First" data-ref-filename="133First">First</dfn>,</td></tr>
<tr><th id="612">612</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="134Last" title='Last' data-type='MachineBasicBlock::iterator' data-ref="134Last" data-ref-filename="134Last">Last</dfn>, <em>bool</em> <dfn class="local col5 decl" id="135PreferLast" title='PreferLast' data-type='bool' data-ref="135PreferLast" data-ref-filename="135PreferLast">PreferLast</dfn>, <em>bool</em> <dfn class="local col6 decl" id="136SaveSCC" title='SaveSCC' data-type='bool' data-ref="136SaveSCC" data-ref-filename="136SaveSCC">SaveSCC</dfn>) {</td></tr>
<tr><th id="613">613</th><td>  <b>if</b> (!<a class="local col6 ref" href="#136SaveSCC" title='SaveSCC' data-ref="136SaveSCC" data-ref-filename="136SaveSCC">SaveSCC</a>)</td></tr>
<tr><th id="614">614</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#135PreferLast" title='PreferLast' data-ref="135PreferLast" data-ref-filename="135PreferLast">PreferLast</a> ? <a class="local col4 ref" href="#134Last" title='Last' data-ref="134Last" data-ref-filename="134Last">Last</a> : <a class="local col3 ref" href="#133First" title='First' data-ref="133First" data-ref-filename="133First">First</a>;</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange" data-ref-filename="llvm..LiveRange">LiveRange</a> &amp;<dfn class="local col7 decl" id="137LR" title='LR' data-type='llvm::LiveRange &amp;' data-ref="137LR" data-ref-filename="137LR">LR</dfn> =</td></tr>
<tr><th id="617">617</th><td>      <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10getRegUnitEj" title='llvm::LiveIntervals::getRegUnit' data-ref="_ZN4llvm13LiveIntervals10getRegUnitEj" data-ref-filename="_ZN4llvm13LiveIntervals10getRegUnitEj">getRegUnit</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator" data-ref-filename="llvm..MCRegUnitIterator">MCRegUnitIterator</a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a>::<a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegister4fromEj" title='llvm::MCRegister::from' data-ref="_ZN4llvm10MCRegister4fromEj" data-ref-filename="_ZN4llvm10MCRegister4fromEj">from</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>), <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TRI" title='(anonymous namespace)::SIWholeQuadMode::TRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TRI">TRI</a>));</td></tr>
<tr><th id="618">618</th><td>  <em>auto</em> <dfn class="local col8 decl" id="138MBBE" title='MBBE' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="138MBBE" data-ref-filename="138MBBE">MBBE</dfn> = <a class="local col2 ref" href="#132MBB" title='MBB' data-ref="132MBB" data-ref-filename="132MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="619">619</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col9 decl" id="139FirstIdx" title='FirstIdx' data-type='llvm::SlotIndex' data-ref="139FirstIdx" data-ref-filename="139FirstIdx">FirstIdx</dfn> = <a class="local col3 ref" href="#133First" title='First' data-ref="133First" data-ref-filename="133First">First</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#138MBBE" title='MBBE' data-ref="138MBBE" data-ref-filename="138MBBE">MBBE</a> ? <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#133First" title='First' data-ref="133First" data-ref-filename="133First">First</a>)</td></tr>
<tr><th id="620">620</th><td>                                     : <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBEndIdx' data-ref="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(&amp;<a class="local col2 ref" href="#132MBB" title='MBB' data-ref="132MBB" data-ref-filename="132MBB">MBB</a>);</td></tr>
<tr><th id="621">621</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col0 decl" id="140LastIdx" title='LastIdx' data-type='llvm::SlotIndex' data-ref="140LastIdx" data-ref-filename="140LastIdx">LastIdx</dfn> =</td></tr>
<tr><th id="622">622</th><td>      <a class="local col4 ref" href="#134Last" title='Last' data-ref="134Last" data-ref-filename="134Last">Last</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#138MBBE" title='MBBE' data-ref="138MBBE" data-ref-filename="138MBBE">MBBE</a> ? <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#134Last" title='Last' data-ref="134Last" data-ref-filename="134Last">Last</a>) : <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBEndIdx' data-ref="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(&amp;<a class="local col2 ref" href="#132MBB" title='MBB' data-ref="132MBB" data-ref-filename="132MBB">MBB</a>);</td></tr>
<tr><th id="623">623</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="141Idx" title='Idx' data-type='llvm::SlotIndex' data-ref="141Idx" data-ref-filename="141Idx">Idx</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#135PreferLast" title='PreferLast' data-ref="135PreferLast" data-ref-filename="135PreferLast">PreferLast</a> ? <a class="local col0 ref" href="#140LastIdx" title='LastIdx' data-ref="140LastIdx" data-ref-filename="140LastIdx">LastIdx</a> : <a class="local col9 ref" href="#139FirstIdx" title='FirstIdx' data-ref="139FirstIdx" data-ref-filename="139FirstIdx">FirstIdx</a>;</td></tr>
<tr><th id="624">624</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange" data-ref-filename="llvm..LiveRange">LiveRange</a>::<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment" data-ref-filename="llvm..LiveRange..Segment">Segment</a> *<dfn class="local col2 decl" id="142S" title='S' data-type='const LiveRange::Segment *' data-ref="142S" data-ref-filename="142S">S</dfn>;</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>  <b>for</b> (;;) {</td></tr>
<tr><th id="627">627</th><td>    <a class="local col2 ref" href="#142S" title='S' data-ref="142S" data-ref-filename="142S">S</a> = <a class="local col7 ref" href="#137LR" title='LR' data-ref="137LR" data-ref-filename="137LR">LR</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange20getSegmentContainingENS_9SlotIndexE" title='llvm::LiveRange::getSegmentContaining' data-ref="_ZN4llvm9LiveRange20getSegmentContainingENS_9SlotIndexE" data-ref-filename="_ZN4llvm9LiveRange20getSegmentContainingENS_9SlotIndexE">getSegmentContaining</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#141Idx" title='Idx' data-ref="141Idx" data-ref-filename="141Idx">Idx</a>);</td></tr>
<tr><th id="628">628</th><td>    <b>if</b> (!<a class="local col2 ref" href="#142S" title='S' data-ref="142S" data-ref-filename="142S">S</a>)</td></tr>
<tr><th id="629">629</th><td>      <b>break</b>;</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>    <b>if</b> (<a class="local col5 ref" href="#135PreferLast" title='PreferLast' data-ref="135PreferLast" data-ref-filename="135PreferLast">PreferLast</a>) {</td></tr>
<tr><th id="632">632</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="143Next" title='Next' data-type='llvm::SlotIndex' data-ref="143Next" data-ref-filename="143Next">Next</dfn> = <a class="local col2 ref" href="#142S" title='S' data-ref="142S" data-ref-filename="142S">S</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start" data-ref-filename="llvm..LiveRange..Segment..start">start</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv" data-ref-filename="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>();</td></tr>
<tr><th id="633">633</th><td>      <b>if</b> (<a class="local col3 ref" href="#143Next" title='Next' data-ref="143Next" data-ref-filename="143Next">Next</a> <a class="ref fn" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_" data-ref-filename="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#139FirstIdx" title='FirstIdx' data-ref="139FirstIdx" data-ref-filename="139FirstIdx">FirstIdx</a>)</td></tr>
<tr><th id="634">634</th><td>        <b>break</b>;</td></tr>
<tr><th id="635">635</th><td>      <a class="local col1 ref" href="#141Idx" title='Idx' data-ref="141Idx" data-ref-filename="141Idx">Idx</a> <a class="ref fn" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_" data-ref-filename="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col3 ref" href="#143Next" title='Next' data-ref="143Next" data-ref-filename="143Next">Next</a>;</td></tr>
<tr><th id="636">636</th><td>    } <b>else</b> {</td></tr>
<tr><th id="637">637</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="144EndMI" title='EndMI' data-type='llvm::MachineInstr *' data-ref="144EndMI" data-ref-filename="144EndMI">EndMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" data-ref-filename="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="local col2 ref" href="#142S" title='S' data-ref="142S" data-ref-filename="142S">S</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end" data-ref-filename="llvm..LiveRange..Segment..end">end</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv" data-ref-filename="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>());</td></tr>
<tr><th id="638">638</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(EndMI &amp;&amp; <q>"Segment does not end on valid instruction"</q>);</td></tr>
<tr><th id="639">639</th><td>      <em>auto</em> <dfn class="local col5 decl" id="145NextI" title='NextI' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="145NextI" data-ref-filename="145NextI">NextI</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col4 ref" href="#144EndMI" title='EndMI' data-ref="144EndMI" data-ref-filename="144EndMI">EndMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="640">640</th><td>      <b>if</b> (<a class="local col5 ref" href="#145NextI" title='NextI' data-ref="145NextI" data-ref-filename="145NextI">NextI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" data-ref-filename="_ZN4llvmeqERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE">==</a> <a class="local col2 ref" href="#132MBB" title='MBB' data-ref="132MBB" data-ref-filename="132MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="641">641</th><td>        <b>break</b>;</td></tr>
<tr><th id="642">642</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="146Next" title='Next' data-type='llvm::SlotIndex' data-ref="146Next" data-ref-filename="146Next">Next</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#145NextI" title='NextI' data-ref="145NextI" data-ref-filename="145NextI">NextI</a>);</td></tr>
<tr><th id="643">643</th><td>      <b>if</b> (<a class="local col6 ref" href="#146Next" title='Next' data-ref="146Next" data-ref-filename="146Next">Next</a> <a class="ref fn" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgtES0_" title='llvm::SlotIndex::operator&gt;' data-ref="_ZNK4llvm9SlotIndexgtES0_" data-ref-filename="_ZNK4llvm9SlotIndexgtES0_">&gt;</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#140LastIdx" title='LastIdx' data-ref="140LastIdx" data-ref-filename="140LastIdx">LastIdx</a>)</td></tr>
<tr><th id="644">644</th><td>        <b>break</b>;</td></tr>
<tr><th id="645">645</th><td>      <a class="local col1 ref" href="#141Idx" title='Idx' data-ref="141Idx" data-ref-filename="141Idx">Idx</a> <a class="ref fn" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_" data-ref-filename="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col6 ref" href="#146Next" title='Next' data-ref="146Next" data-ref-filename="146Next">Next</a>;</td></tr>
<tr><th id="646">646</th><td>    }</td></tr>
<tr><th id="647">647</th><td>  }</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col7 decl" id="147MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="147MBBI" data-ref-filename="147MBBI">MBBI</dfn>;</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="148MI" title='MI' data-type='llvm::MachineInstr *' data-ref="148MI" data-ref-filename="148MI"><a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI" data-ref-filename="148MI">MI</a></dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" data-ref-filename="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#141Idx" title='Idx' data-ref="141Idx" data-ref-filename="141Idx">Idx</a>))</td></tr>
<tr><th id="652">652</th><td>    <a class="local col7 ref" href="#147MBBI" title='MBBI' data-ref="147MBBI" data-ref-filename="147MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI" data-ref-filename="148MI">MI</a>;</td></tr>
<tr><th id="653">653</th><td>  <b>else</b> {</td></tr>
<tr><th id="654">654</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Idx == LIS-&gt;getMBBEndIdx(&amp;MBB));</td></tr>
<tr><th id="655">655</th><td>    <a class="local col7 ref" href="#147MBBI" title='MBBI' data-ref="147MBBI" data-ref-filename="147MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col2 ref" href="#132MBB" title='MBB' data-ref="132MBB" data-ref-filename="132MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="656">656</th><td>  }</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>  <i>// Move insertion point past any operations modifying EXEC.</i></td></tr>
<tr><th id="659">659</th><td><i>  // This assumes that the value of SCC defined by any of these operations</i></td></tr>
<tr><th id="660">660</th><td><i>  // does not need to be preserved.</i></td></tr>
<tr><th id="661">661</th><td>  <b>while</b> (<a class="local col7 ref" href="#147MBBI" title='MBBI' data-ref="147MBBI" data-ref-filename="147MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#134Last" title='Last' data-ref="134Last" data-ref-filename="134Last">Last</a>) {</td></tr>
<tr><th id="662">662</th><td>    <em>bool</em> <dfn class="local col9 decl" id="149IsExecDef" title='IsExecDef' data-type='bool' data-ref="149IsExecDef" data-ref-filename="149IsExecDef">IsExecDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="663">663</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="150MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="150MO" data-ref-filename="150MO">MO</dfn> : <a class="local col7 ref" href="#147MBBI" title='MBBI' data-ref="147MBBI" data-ref-filename="147MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="664">664</th><td>      <b>if</b> (<a class="local col0 ref" href="#150MO" title='MO' data-ref="150MO" data-ref-filename="150MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col0 ref" href="#150MO" title='MO' data-ref="150MO" data-ref-filename="150MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="665">665</th><td>        <a class="local col9 ref" href="#149IsExecDef" title='IsExecDef' data-ref="149IsExecDef" data-ref-filename="149IsExecDef">IsExecDef</a> |=</td></tr>
<tr><th id="666">666</th><td>            <a class="local col0 ref" href="#150MO" title='MO' data-ref="150MO" data-ref-filename="150MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a> || <a class="local col0 ref" href="#150MO" title='MO' data-ref="150MO" data-ref-filename="150MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>;</td></tr>
<tr><th id="667">667</th><td>      }</td></tr>
<tr><th id="668">668</th><td>    }</td></tr>
<tr><th id="669">669</th><td>    <b>if</b> (!<a class="local col9 ref" href="#149IsExecDef" title='IsExecDef' data-ref="149IsExecDef" data-ref-filename="149IsExecDef">IsExecDef</a>)</td></tr>
<tr><th id="670">670</th><td>      <b>break</b>;</td></tr>
<tr><th id="671">671</th><td>    <a class="local col7 ref" href="#147MBBI" title='MBBI' data-ref="147MBBI" data-ref-filename="147MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="672">672</th><td>    <a class="local col2 ref" href="#142S" title='S' data-ref="142S" data-ref-filename="142S">S</a> = <b>nullptr</b>;</td></tr>
<tr><th id="673">673</th><td>  }</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td>  <b>if</b> (<a class="local col2 ref" href="#142S" title='S' data-ref="142S" data-ref-filename="142S">S</a>)</td></tr>
<tr><th id="676">676</th><td>    <a class="local col7 ref" href="#147MBBI" title='MBBI' data-ref="147MBBI" data-ref-filename="147MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode7saveSCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SIWholeQuadMode::saveSCC' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode7saveSCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode7saveSCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">saveSCC</a>(<span class='refarg'><a class="local col2 ref" href="#132MBB" title='MBB' data-ref="132MBB" data-ref-filename="132MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#147MBBI" title='MBBI' data-ref="147MBBI" data-ref-filename="147MBBI">MBBI</a>);</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>  <b>return</b> <a class="local col7 ref" href="#147MBBI" title='MBBI' data-ref="147MBBI" data-ref-filename="147MBBI">MBBI</a>;</td></tr>
<tr><th id="679">679</th><td>}</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SIWholeQuadMode7toExactERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj" title='(anonymous namespace)::SIWholeQuadMode::toExact' data-type='void (anonymous namespace)::SIWholeQuadMode::toExact(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before, unsigned int SaveWQM, unsigned int LiveMaskReg)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode7toExactERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode7toExactERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj">toExact</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="151MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="151MBB" data-ref-filename="151MBB">MBB</dfn>,</td></tr>
<tr><th id="682">682</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="152Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="152Before" data-ref-filename="152Before">Before</dfn>,</td></tr>
<tr><th id="683">683</th><td>                              <em>unsigned</em> <dfn class="local col3 decl" id="153SaveWQM" title='SaveWQM' data-type='unsigned int' data-ref="153SaveWQM" data-ref-filename="153SaveWQM">SaveWQM</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="154LiveMaskReg" title='LiveMaskReg' data-type='unsigned int' data-ref="154LiveMaskReg" data-ref-filename="154LiveMaskReg">LiveMaskReg</dfn>) {</td></tr>
<tr><th id="684">684</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="155MI" title='MI' data-type='llvm::MachineInstr *' data-ref="155MI" data-ref-filename="155MI">MI</dfn>;</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>  <b>if</b> (<a class="local col3 ref" href="#153SaveWQM" title='SaveWQM' data-ref="153SaveWQM" data-ref-filename="153SaveWQM">SaveWQM</a>) {</td></tr>
<tr><th id="687">687</th><td>    <a class="local col5 ref" href="#155MI" title='MI' data-ref="155MI" data-ref-filename="155MI">MI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#151MBB" title='MBB' data-ref="151MBB" data-ref-filename="151MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#152Before" title='Before' data-ref="152Before" data-ref-filename="152Before">Before</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::ST" title='(anonymous namespace)::SIWholeQuadMode::ST' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::ST" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ?</td></tr>
<tr><th id="688">688</th><td>                   <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_SAVEEXEC_B32" title='llvm::AMDGPU::S_AND_SAVEEXEC_B32' data-ref="llvm::AMDGPU::S_AND_SAVEEXEC_B32" data-ref-filename="llvm..AMDGPU..S_AND_SAVEEXEC_B32">S_AND_SAVEEXEC_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_SAVEEXEC_B64" title='llvm::AMDGPU::S_AND_SAVEEXEC_B64' data-ref="llvm::AMDGPU::S_AND_SAVEEXEC_B64" data-ref-filename="llvm..AMDGPU..S_AND_SAVEEXEC_B64">S_AND_SAVEEXEC_B64</a>),</td></tr>
<tr><th id="689">689</th><td>                 <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#153SaveWQM" title='SaveWQM' data-ref="153SaveWQM" data-ref-filename="153SaveWQM">SaveWQM</a>)</td></tr>
<tr><th id="690">690</th><td>             .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#154LiveMaskReg" title='LiveMaskReg' data-ref="154LiveMaskReg" data-ref-filename="154LiveMaskReg">LiveMaskReg</a>);</td></tr>
<tr><th id="691">691</th><td>  } <b>else</b> {</td></tr>
<tr><th id="692">692</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="156Exec" title='Exec' data-type='unsigned int' data-ref="156Exec" data-ref-filename="156Exec">Exec</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::ST" title='(anonymous namespace)::SIWholeQuadMode::ST' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::ST" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>;</td></tr>
<tr><th id="693">693</th><td>    <a class="local col5 ref" href="#155MI" title='MI' data-ref="155MI" data-ref-filename="155MI">MI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#151MBB" title='MBB' data-ref="151MBB" data-ref-filename="151MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#152Before" title='Before' data-ref="152Before" data-ref-filename="152Before">Before</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::ST" title='(anonymous namespace)::SIWholeQuadMode::ST' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::ST" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ?</td></tr>
<tr><th id="694">694</th><td>                   <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B64" title='llvm::AMDGPU::S_AND_B64' data-ref="llvm::AMDGPU::S_AND_B64" data-ref-filename="llvm..AMDGPU..S_AND_B64">S_AND_B64</a>),</td></tr>
<tr><th id="695">695</th><td>                 <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#156Exec" title='Exec' data-ref="156Exec" data-ref-filename="156Exec">Exec</a>)</td></tr>
<tr><th id="696">696</th><td>             .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#156Exec" title='Exec' data-ref="156Exec" data-ref-filename="156Exec">Exec</a>)</td></tr>
<tr><th id="697">697</th><td>             .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#154LiveMaskReg" title='LiveMaskReg' data-ref="154LiveMaskReg" data-ref-filename="154LiveMaskReg">LiveMaskReg</a>);</td></tr>
<tr><th id="698">698</th><td>  }</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col5 ref" href="#155MI" title='MI' data-ref="155MI" data-ref-filename="155MI">MI</a></span>);</td></tr>
<tr><th id="701">701</th><td>}</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWQMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::SIWholeQuadMode::toWQM' data-type='void (anonymous namespace)::SIWholeQuadMode::toWQM(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before, unsigned int SavedWQM)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWQMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWQMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">toWQM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="157MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="157MBB" data-ref-filename="157MBB">MBB</dfn>,</td></tr>
<tr><th id="704">704</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="158Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="158Before" data-ref-filename="158Before">Before</dfn>,</td></tr>
<tr><th id="705">705</th><td>                            <em>unsigned</em> <dfn class="local col9 decl" id="159SavedWQM" title='SavedWQM' data-type='unsigned int' data-ref="159SavedWQM" data-ref-filename="159SavedWQM">SavedWQM</dfn>) {</td></tr>
<tr><th id="706">706</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="160MI" title='MI' data-type='llvm::MachineInstr *' data-ref="160MI" data-ref-filename="160MI">MI</dfn>;</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="161Exec" title='Exec' data-type='unsigned int' data-ref="161Exec" data-ref-filename="161Exec">Exec</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::ST" title='(anonymous namespace)::SIWholeQuadMode::ST' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::ST" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>;</td></tr>
<tr><th id="709">709</th><td>  <b>if</b> (<a class="local col9 ref" href="#159SavedWQM" title='SavedWQM' data-ref="159SavedWQM" data-ref-filename="159SavedWQM">SavedWQM</a>) {</td></tr>
<tr><th id="710">710</th><td>    <a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#157MBB" title='MBB' data-ref="157MBB" data-ref-filename="157MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#158Before" title='Before' data-ref="158Before" data-ref-filename="158Before">Before</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#161Exec" title='Exec' data-ref="161Exec" data-ref-filename="161Exec">Exec</a>)</td></tr>
<tr><th id="711">711</th><td>             .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#159SavedWQM" title='SavedWQM' data-ref="159SavedWQM" data-ref-filename="159SavedWQM">SavedWQM</a>);</td></tr>
<tr><th id="712">712</th><td>  } <b>else</b> {</td></tr>
<tr><th id="713">713</th><td>    <a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#157MBB" title='MBB' data-ref="157MBB" data-ref-filename="157MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#158Before" title='Before' data-ref="158Before" data-ref-filename="158Before">Before</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::ST" title='(anonymous namespace)::SIWholeQuadMode::ST' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::ST" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ?</td></tr>
<tr><th id="714">714</th><td>                   <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_WQM_B32" title='llvm::AMDGPU::S_WQM_B32' data-ref="llvm::AMDGPU::S_WQM_B32" data-ref-filename="llvm..AMDGPU..S_WQM_B32">S_WQM_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_WQM_B64" title='llvm::AMDGPU::S_WQM_B64' data-ref="llvm::AMDGPU::S_WQM_B64" data-ref-filename="llvm..AMDGPU..S_WQM_B64">S_WQM_B64</a>),</td></tr>
<tr><th id="715">715</th><td>                 <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#161Exec" title='Exec' data-ref="161Exec" data-ref-filename="161Exec">Exec</a>)</td></tr>
<tr><th id="716">716</th><td>             .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#161Exec" title='Exec' data-ref="161Exec" data-ref-filename="161Exec">Exec</a>);</td></tr>
<tr><th id="717">717</th><td>  }</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a></span>);</td></tr>
<tr><th id="720">720</th><td>}</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::SIWholeQuadMode::toWWM' data-type='void (anonymous namespace)::SIWholeQuadMode::toWWM(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before, unsigned int SaveOrig)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">toWWM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="162MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="162MBB" data-ref-filename="162MBB">MBB</dfn>,</td></tr>
<tr><th id="723">723</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="163Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="163Before" data-ref-filename="163Before">Before</dfn>,</td></tr>
<tr><th id="724">724</th><td>                            <em>unsigned</em> <dfn class="local col4 decl" id="164SaveOrig" title='SaveOrig' data-type='unsigned int' data-ref="164SaveOrig" data-ref-filename="164SaveOrig">SaveOrig</dfn>) {</td></tr>
<tr><th id="725">725</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="165MI" title='MI' data-type='llvm::MachineInstr *' data-ref="165MI" data-ref-filename="165MI">MI</dfn>;</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SaveOrig);</td></tr>
<tr><th id="728">728</th><td>  <a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI" data-ref-filename="165MI">MI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#162MBB" title='MBB' data-ref="162MBB" data-ref-filename="162MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#163Before" title='Before' data-ref="163Before" data-ref-filename="163Before">Before</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::ENTER_WWM" title='llvm::AMDGPU::ENTER_WWM' data-ref="llvm::AMDGPU::ENTER_WWM" data-ref-filename="llvm..AMDGPU..ENTER_WWM">ENTER_WWM</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#164SaveOrig" title='SaveOrig' data-ref="164SaveOrig" data-ref-filename="164SaveOrig">SaveOrig</a>)</td></tr>
<tr><th id="729">729</th><td>           .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<var>1</var>);</td></tr>
<tr><th id="730">730</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI" data-ref-filename="165MI">MI</a></span>);</td></tr>
<tr><th id="731">731</th><td>}</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SIWholeQuadMode7fromWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::SIWholeQuadMode::fromWWM' data-type='void (anonymous namespace)::SIWholeQuadMode::fromWWM(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Before, unsigned int SavedOrig)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode7fromWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode7fromWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">fromWWM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="166MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="166MBB" data-ref-filename="166MBB">MBB</dfn>,</td></tr>
<tr><th id="734">734</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="167Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="167Before" data-ref-filename="167Before">Before</dfn>,</td></tr>
<tr><th id="735">735</th><td>                              <em>unsigned</em> <dfn class="local col8 decl" id="168SavedOrig" title='SavedOrig' data-type='unsigned int' data-ref="168SavedOrig" data-ref-filename="168SavedOrig">SavedOrig</dfn>) {</td></tr>
<tr><th id="736">736</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="169MI" title='MI' data-type='llvm::MachineInstr *' data-ref="169MI" data-ref-filename="169MI">MI</dfn>;</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SavedOrig);</td></tr>
<tr><th id="739">739</th><td>  <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI" data-ref-filename="169MI">MI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#166MBB" title='MBB' data-ref="166MBB" data-ref-filename="166MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#167Before" title='Before' data-ref="167Before" data-ref-filename="167Before">Before</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::EXIT_WWM" title='llvm::AMDGPU::EXIT_WWM' data-ref="llvm::AMDGPU::EXIT_WWM" data-ref-filename="llvm..AMDGPU..EXIT_WWM">EXIT_WWM</a>),</td></tr>
<tr><th id="740">740</th><td>               <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::ST" title='(anonymous namespace)::SIWholeQuadMode::ST' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::ST" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>)</td></tr>
<tr><th id="741">741</th><td>           .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#168SavedOrig" title='SavedOrig' data-ref="168SavedOrig" data-ref-filename="168SavedOrig">SavedOrig</a>);</td></tr>
<tr><th id="742">742</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI" data-ref-filename="169MI">MI</a></span>);</td></tr>
<tr><th id="743">743</th><td>}</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SIWholeQuadMode12processBlockERN4llvm17MachineBasicBlockEjb" title='(anonymous namespace)::SIWholeQuadMode::processBlock' data-type='void (anonymous namespace)::SIWholeQuadMode::processBlock(llvm::MachineBasicBlock &amp; MBB, unsigned int LiveMaskReg, bool isEntry)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode12processBlockERN4llvm17MachineBasicBlockEjb" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode12processBlockERN4llvm17MachineBasicBlockEjb">processBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="170MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="170MBB" data-ref-filename="170MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="171LiveMaskReg" title='LiveMaskReg' data-type='unsigned int' data-ref="171LiveMaskReg" data-ref-filename="171LiveMaskReg">LiveMaskReg</dfn>,</td></tr>
<tr><th id="746">746</th><td>                                   <em>bool</em> <dfn class="local col2 decl" id="172isEntry" title='isEntry' data-type='bool' data-ref="172isEntry" data-ref-filename="172isEntry">isEntry</dfn>) {</td></tr>
<tr><th id="747">747</th><td>  <em>auto</em> <dfn class="local col3 decl" id="173BII" title='BII' data-type='__gnu_cxx::__normal_iterator&lt;std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt; *, std::vector&lt;std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt;, std::allocator&lt;std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt; &gt; &gt; &gt;' data-ref="173BII" data-ref-filename="173BII">BII</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Blocks">Blocks</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVector4findERKT_" title='llvm::MapVector::find' data-use='c' data-ref="_ZN4llvm9MapVector4findERKT_" data-ref-filename="_ZN4llvm9MapVector4findERKT_">find</a>(&amp;<a class="local col0 ref" href="#170MBB" title='MBB' data-ref="170MBB" data-ref-filename="170MBB">MBB</a>);</td></tr>
<tr><th id="748">748</th><td>  <b>if</b> (<a class="local col3 ref" href="#173BII" title='BII' data-ref="173BII" data-ref-filename="173BII">BII</a> <span class='tu ref fn' title='__gnu_cxx::operator==' data-use='c' data-ref="__gnu_cxx::operator==" data-ref-filename="__gnu_cxx..operator==">==</span> <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Blocks">Blocks</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVector3endEv" title='llvm::MapVector::end' data-use='c' data-ref="_ZN4llvm9MapVector3endEv" data-ref-filename="_ZN4llvm9MapVector3endEv">end</a>())</td></tr>
<tr><th id="749">749</th><td>    <b>return</b>;</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>  <em>const</em> <a class="tu type" href="#(anonymousnamespace)::BlockInfo" title='(anonymous namespace)::BlockInfo' data-ref="(anonymousnamespace)::BlockInfo" data-ref-filename="(anonymousnamespace)..BlockInfo">BlockInfo</a> &amp;<dfn class="local col4 decl" id="174BI" title='BI' data-type='const (anonymous namespace)::BlockInfo &amp;' data-ref="174BI" data-ref-filename="174BI">BI</dfn> = <a class="local col3 ref" href="#173BII" title='BII' data-ref="173BII" data-ref-filename="173BII">BII</a><span class='tu ref fn' title='__gnu_cxx::__normal_iterator::operator-&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator-}" data-ref-filename="__gnu_cxx..__normal_iterator..operator-}">-&gt;</span><span class='tu ref field' title='std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt;::second' data-use='r' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>  <i>// This is a non-entry block that is WQM throughout, so no need to do</i></td></tr>
<tr><th id="754">754</th><td><i>  // anything.</i></td></tr>
<tr><th id="755">755</th><td>  <b>if</b> (!<a class="local col2 ref" href="#172isEntry" title='isEntry' data-ref="172isEntry" data-ref-filename="172isEntry">isEntry</a> &amp;&amp; <a class="local col4 ref" href="#174BI" title='BI' data-ref="174BI" data-ref-filename="174BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::Needs" title='(anonymous namespace)::BlockInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::Needs" data-ref-filename="(anonymousnamespace)..BlockInfo..Needs">Needs</a> == <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a> &amp;&amp; <a class="local col4 ref" href="#174BI" title='BI' data-ref="174BI" data-ref-filename="174BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..OutNeeds">OutNeeds</a> != <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a>)</td></tr>
<tr><th id="756">756</th><td>    <b>return</b>;</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\nProcessing block "</q> &lt;&lt; printMBBReference(MBB)</td></tr>
<tr><th id="759">759</th><td>                    &lt;&lt; <q>":\n"</q>);</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="175SavedWQMReg" title='SavedWQMReg' data-type='unsigned int' data-ref="175SavedWQMReg" data-ref-filename="175SavedWQMReg">SavedWQMReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="762">762</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="176SavedNonWWMReg" title='SavedNonWWMReg' data-type='unsigned int' data-ref="176SavedNonWWMReg" data-ref-filename="176SavedNonWWMReg">SavedNonWWMReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="763">763</th><td>  <em>bool</em> <dfn class="local col7 decl" id="177WQMFromExec" title='WQMFromExec' data-type='bool' data-ref="177WQMFromExec" data-ref-filename="177WQMFromExec">WQMFromExec</dfn> = <a class="local col2 ref" href="#172isEntry" title='isEntry' data-ref="172isEntry" data-ref-filename="172isEntry">isEntry</a>;</td></tr>
<tr><th id="764">764</th><td>  <em>char</em> <dfn class="local col8 decl" id="178State" title='State' data-type='char' data-ref="178State" data-ref-filename="178State">State</dfn> = (<a class="local col2 ref" href="#172isEntry" title='isEntry' data-ref="172isEntry" data-ref-filename="172isEntry">isEntry</a> || !(<a class="local col4 ref" href="#174BI" title='BI' data-ref="174BI" data-ref-filename="174BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::InNeeds" title='(anonymous namespace)::BlockInfo::InNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::InNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..InNeeds">InNeeds</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>)) ? <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a> : <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>;</td></tr>
<tr><th id="765">765</th><td>  <em>char</em> <dfn class="local col9 decl" id="179NonWWMState" title='NonWWMState' data-type='char' data-ref="179NonWWMState" data-ref-filename="179NonWWMState">NonWWMState</dfn> = <var>0</var>;</td></tr>
<tr><th id="766">766</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="180BoolRC" title='BoolRC' data-type='const llvm::TargetRegisterClass *' data-ref="180BoolRC" data-ref-filename="180BoolRC">BoolRC</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TRI" title='(anonymous namespace)::SIWholeQuadMode::TRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</a>();</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>  <em>auto</em> <dfn class="local col1 decl" id="181II" title='II' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="181II" data-ref-filename="181II">II</dfn> = <a class="local col0 ref" href="#170MBB" title='MBB' data-ref="170MBB" data-ref-filename="170MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" data-ref-filename="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>(), <dfn class="local col2 decl" id="182IE" title='IE' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="182IE" data-ref-filename="182IE">IE</dfn> = <a class="local col0 ref" href="#170MBB" title='MBB' data-ref="170MBB" data-ref-filename="170MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="769">769</th><td>  <b>if</b> (<a class="local col2 ref" href="#172isEntry" title='isEntry' data-ref="172isEntry" data-ref-filename="172isEntry">isEntry</a>) {</td></tr>
<tr><th id="770">770</th><td>    <i>// Skip the instruction that saves LiveMask</i></td></tr>
<tr><th id="771">771</th><td>    <b>if</b> (<a class="local col1 ref" href="#181II" title='II' data-ref="181II" data-ref-filename="181II">II</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#182IE" title='IE' data-ref="182IE" data-ref-filename="182IE">IE</a> &amp;&amp; <a class="local col1 ref" href="#181II" title='II' data-ref="181II" data-ref-filename="181II">II</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>)</td></tr>
<tr><th id="772">772</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col1 ref" href="#181II" title='II' data-ref="181II" data-ref-filename="181II">II</a>;</td></tr>
<tr><th id="773">773</th><td>  }</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>  <i>// This stores the first instruction where it's safe to switch from WQM to</i></td></tr>
<tr><th id="776">776</th><td><i>  // Exact or vice versa.</i></td></tr>
<tr><th id="777">777</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="183FirstWQM" title='FirstWQM' data-type='MachineBasicBlock::iterator' data-ref="183FirstWQM" data-ref-filename="183FirstWQM">FirstWQM</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182IE" title='IE' data-ref="182IE" data-ref-filename="182IE">IE</a>;</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>  <i>// This stores the first instruction where it's safe to switch from WWM to</i></td></tr>
<tr><th id="780">780</th><td><i>  // Exact/WQM or to switch to WWM. It must always be the same as, or after,</i></td></tr>
<tr><th id="781">781</th><td><i>  // FirstWQM since if it's safe to switch to/from WWM, it must be safe to</i></td></tr>
<tr><th id="782">782</th><td><i>  // switch to/from WQM as well.</i></td></tr>
<tr><th id="783">783</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="184FirstWWM" title='FirstWWM' data-type='MachineBasicBlock::iterator' data-ref="184FirstWWM" data-ref-filename="184FirstWWM">FirstWWM</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182IE" title='IE' data-ref="182IE" data-ref-filename="182IE">IE</a>;</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>  <b>for</b> (;;) {</td></tr>
<tr><th id="786">786</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="185Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="185Next" data-ref-filename="185Next">Next</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#181II" title='II' data-ref="181II" data-ref-filename="181II">II</a>;</td></tr>
<tr><th id="787">787</th><td>    <em>char</em> <dfn class="local col6 decl" id="186Needs" title='Needs' data-type='char' data-ref="186Needs" data-ref-filename="186Needs">Needs</dfn> = <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a> | <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>; <i>// WWM is disabled by default</i></td></tr>
<tr><th id="788">788</th><td>    <em>char</em> <dfn class="local col7 decl" id="187OutNeeds" title='OutNeeds' data-type='char' data-ref="187OutNeeds" data-ref-filename="187OutNeeds">OutNeeds</dfn> = <var>0</var>;</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>    <b>if</b> (<a class="local col3 ref" href="#183FirstWQM" title='FirstWQM' data-ref="183FirstWQM" data-ref-filename="183FirstWQM">FirstWQM</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#182IE" title='IE' data-ref="182IE" data-ref-filename="182IE">IE</a>)</td></tr>
<tr><th id="791">791</th><td>      <a class="local col3 ref" href="#183FirstWQM" title='FirstWQM' data-ref="183FirstWQM" data-ref-filename="183FirstWQM">FirstWQM</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col1 ref" href="#181II" title='II' data-ref="181II" data-ref-filename="181II">II</a>;</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td>    <b>if</b> (<a class="local col4 ref" href="#184FirstWWM" title='FirstWWM' data-ref="184FirstWWM" data-ref-filename="184FirstWWM">FirstWWM</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#182IE" title='IE' data-ref="182IE" data-ref-filename="182IE">IE</a>)</td></tr>
<tr><th id="794">794</th><td>      <a class="local col4 ref" href="#184FirstWWM" title='FirstWWM' data-ref="184FirstWWM" data-ref-filename="184FirstWWM">FirstWWM</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col1 ref" href="#181II" title='II' data-ref="181II" data-ref-filename="181II">II</a>;</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>    <i>// First, figure out the allowed states (Needs) based on the propagated</i></td></tr>
<tr><th id="797">797</th><td><i>    // flags.</i></td></tr>
<tr><th id="798">798</th><td>    <b>if</b> (<a class="local col1 ref" href="#181II" title='II' data-ref="181II" data-ref-filename="181II">II</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#182IE" title='IE' data-ref="182IE" data-ref-filename="182IE">IE</a>) {</td></tr>
<tr><th id="799">799</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="188MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="188MI" data-ref-filename="188MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#181II" title='II' data-ref="181II" data-ref-filename="181II">II</a>;</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td>      <b>if</b> (<a class="local col8 ref" href="#188MI" title='MI' data-ref="188MI" data-ref-filename="188MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() || <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" title='llvm::SIInstrInfo::mayReadEXEC' data-ref="_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE">mayReadEXEC</a>(*<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..MRI">MRI</a>, <a class="local col8 ref" href="#188MI" title='MI' data-ref="188MI" data-ref-filename="188MI">MI</a>)) {</td></tr>
<tr><th id="802">802</th><td>        <em>auto</em> <dfn class="local col9 decl" id="189III" title='III' data-type='llvm::DenseMapIterator&lt;const llvm::MachineInstr *, (anonymous namespace)::InstrInfo, llvm::DenseMapInfo&lt;const llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;const llvm::MachineInstr *, (anonymous namespace)::InstrInfo&gt;, false&gt;' data-ref="189III" data-ref-filename="189III">III</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Instructions">Instructions</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-use='c' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(&amp;<a class="local col8 ref" href="#188MI" title='MI' data-ref="188MI" data-ref-filename="188MI">MI</a>);</td></tr>
<tr><th id="803">803</th><td>        <b>if</b> (<a class="local col9 ref" href="#189III" title='III' data-ref="189III" data-ref-filename="189III">III</a> <a class="tu ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" title='llvm::operator!=' data-use='c' data-ref="_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" data-ref-filename="_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_">!=</a> <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Instructions">Instructions</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv" data-ref-filename="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="804">804</th><td>          <b>if</b> (<a class="local col9 ref" href="#189III" title='III' data-ref="189III" data-ref-filename="189III">III</a><a class="tu ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='tu ref field' title='std::pair&lt;const llvm::MachineInstr *, (anonymous namespace)::InstrInfo&gt;::second' data-use='m' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Needs" data-ref-filename="(anonymousnamespace)..InstrInfo..Needs">Needs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM" data-ref-filename="(anonymousnamespace)..StateWWM">StateWWM</a>)</td></tr>
<tr><th id="805">805</th><td>            <a class="local col6 ref" href="#186Needs" title='Needs' data-ref="186Needs" data-ref-filename="186Needs">Needs</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM" data-ref-filename="(anonymousnamespace)..StateWWM">StateWWM</a>;</td></tr>
<tr><th id="806">806</th><td>          <b>else</b> <b>if</b> (<a class="local col9 ref" href="#189III" title='III' data-ref="189III" data-ref-filename="189III">III</a><a class="tu ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='tu ref field' title='std::pair&lt;const llvm::MachineInstr *, (anonymous namespace)::InstrInfo&gt;::second' data-use='m' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::Needs" title='(anonymous namespace)::InstrInfo::Needs' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Needs" data-ref-filename="(anonymousnamespace)..InstrInfo..Needs">Needs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>)</td></tr>
<tr><th id="807">807</th><td>            <a class="local col6 ref" href="#186Needs" title='Needs' data-ref="186Needs" data-ref-filename="186Needs">Needs</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>;</td></tr>
<tr><th id="808">808</th><td>          <b>else</b></td></tr>
<tr><th id="809">809</th><td>            <a class="local col6 ref" href="#186Needs" title='Needs' data-ref="186Needs" data-ref-filename="186Needs">Needs</a> &amp;= ~<a class="local col9 ref" href="#189III" title='III' data-ref="189III" data-ref-filename="189III">III</a><a class="tu ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='tu ref field' title='std::pair&lt;const llvm::MachineInstr *, (anonymous namespace)::InstrInfo&gt;::second' data-use='m' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::Disabled" title='(anonymous namespace)::InstrInfo::Disabled' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::Disabled" data-ref-filename="(anonymousnamespace)..InstrInfo..Disabled">Disabled</a>;</td></tr>
<tr><th id="810">810</th><td>          <a class="local col7 ref" href="#187OutNeeds" title='OutNeeds' data-ref="187OutNeeds" data-ref-filename="187OutNeeds">OutNeeds</a> = <a class="local col9 ref" href="#189III" title='III' data-ref="189III" data-ref-filename="189III">III</a><a class="tu ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='tu ref field' title='std::pair&lt;const llvm::MachineInstr *, (anonymous namespace)::InstrInfo&gt;::second' data-use='m' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>.<a class="tu ref field" href="#(anonymousnamespace)::InstrInfo::OutNeeds" title='(anonymous namespace)::InstrInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::InstrInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..InstrInfo..OutNeeds">OutNeeds</a>;</td></tr>
<tr><th id="811">811</th><td>        }</td></tr>
<tr><th id="812">812</th><td>      } <b>else</b> {</td></tr>
<tr><th id="813">813</th><td>        <i>// If the instruction doesn't actually need a correct EXEC, then we can</i></td></tr>
<tr><th id="814">814</th><td><i>        // safely leave WWM enabled.</i></td></tr>
<tr><th id="815">815</th><td>        <a class="local col6 ref" href="#186Needs" title='Needs' data-ref="186Needs" data-ref-filename="186Needs">Needs</a> = <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a> | <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a> | <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM" data-ref-filename="(anonymousnamespace)..StateWWM">StateWWM</a>;</td></tr>
<tr><th id="816">816</th><td>      }</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td>      <b>if</b> (<a class="local col8 ref" href="#188MI" title='MI' data-ref="188MI" data-ref-filename="188MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() &amp;&amp; <a class="local col7 ref" href="#187OutNeeds" title='OutNeeds' data-ref="187OutNeeds" data-ref-filename="187OutNeeds">OutNeeds</a> == <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a>)</td></tr>
<tr><th id="819">819</th><td>        <a class="local col6 ref" href="#186Needs" title='Needs' data-ref="186Needs" data-ref-filename="186Needs">Needs</a> = <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a>;</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#185Next" title='Next' data-ref="185Next" data-ref-filename="185Next">Next</a>;</td></tr>
<tr><th id="822">822</th><td>    } <b>else</b> {</td></tr>
<tr><th id="823">823</th><td>      <i>// End of basic block</i></td></tr>
<tr><th id="824">824</th><td>      <b>if</b> (<a class="local col4 ref" href="#174BI" title='BI' data-ref="174BI" data-ref-filename="174BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..OutNeeds">OutNeeds</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>)</td></tr>
<tr><th id="825">825</th><td>        <a class="local col6 ref" href="#186Needs" title='Needs' data-ref="186Needs" data-ref-filename="186Needs">Needs</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>;</td></tr>
<tr><th id="826">826</th><td>      <b>else</b> <b>if</b> (<a class="local col4 ref" href="#174BI" title='BI' data-ref="174BI" data-ref-filename="174BI">BI</a>.<a class="tu ref field" href="#(anonymousnamespace)::BlockInfo::OutNeeds" title='(anonymous namespace)::BlockInfo::OutNeeds' data-use='r' data-ref="(anonymousnamespace)::BlockInfo::OutNeeds" data-ref-filename="(anonymousnamespace)..BlockInfo..OutNeeds">OutNeeds</a> == <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a>)</td></tr>
<tr><th id="827">827</th><td>        <a class="local col6 ref" href="#186Needs" title='Needs' data-ref="186Needs" data-ref-filename="186Needs">Needs</a> = <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a>;</td></tr>
<tr><th id="828">828</th><td>      <b>else</b></td></tr>
<tr><th id="829">829</th><td>        <a class="local col6 ref" href="#186Needs" title='Needs' data-ref="186Needs" data-ref-filename="186Needs">Needs</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a> | <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a>;</td></tr>
<tr><th id="830">830</th><td>    }</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td>    <i>// Now, transition if necessary.</i></td></tr>
<tr><th id="833">833</th><td>    <b>if</b> (!(<a class="local col6 ref" href="#186Needs" title='Needs' data-ref="186Needs" data-ref-filename="186Needs">Needs</a> &amp; <a class="local col8 ref" href="#178State" title='State' data-ref="178State" data-ref-filename="178State">State</a>)) {</td></tr>
<tr><th id="834">834</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col0 decl" id="190First" title='First' data-type='MachineBasicBlock::iterator' data-ref="190First" data-ref-filename="190First">First</dfn>;</td></tr>
<tr><th id="835">835</th><td>      <b>if</b> (<a class="local col8 ref" href="#178State" title='State' data-ref="178State" data-ref-filename="178State">State</a> == <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM" data-ref-filename="(anonymousnamespace)..StateWWM">StateWWM</a> || <a class="local col6 ref" href="#186Needs" title='Needs' data-ref="186Needs" data-ref-filename="186Needs">Needs</a> == <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM" data-ref-filename="(anonymousnamespace)..StateWWM">StateWWM</a>) {</td></tr>
<tr><th id="836">836</th><td>        <i>// We must switch to or from WWM</i></td></tr>
<tr><th id="837">837</th><td>        <a class="local col0 ref" href="#190First" title='First' data-ref="190First" data-ref-filename="190First">First</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col4 ref" href="#184FirstWWM" title='FirstWWM' data-ref="184FirstWWM" data-ref-filename="184FirstWWM">FirstWWM</a>;</td></tr>
<tr><th id="838">838</th><td>      } <b>else</b> {</td></tr>
<tr><th id="839">839</th><td>        <i>// We only need to switch to/from WQM, so we can use FirstWQM</i></td></tr>
<tr><th id="840">840</th><td>        <a class="local col0 ref" href="#190First" title='First' data-ref="190First" data-ref-filename="190First">First</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col3 ref" href="#183FirstWQM" title='FirstWQM' data-ref="183FirstWQM" data-ref-filename="183FirstWQM">FirstWQM</a>;</td></tr>
<tr><th id="841">841</th><td>      }</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="191Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="191Before" data-ref-filename="191Before">Before</dfn> =</td></tr>
<tr><th id="844">844</th><td>          <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb" title='(anonymous namespace)::SIWholeQuadMode::prepareInsertion' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb">prepareInsertion</a>(<span class='refarg'><a class="local col0 ref" href="#170MBB" title='MBB' data-ref="170MBB" data-ref-filename="170MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#190First" title='First' data-ref="190First" data-ref-filename="190First">First</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#181II" title='II' data-ref="181II" data-ref-filename="181II">II</a>, <a class="local col6 ref" href="#186Needs" title='Needs' data-ref="186Needs" data-ref-filename="186Needs">Needs</a> == <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>,</td></tr>
<tr><th id="845">845</th><td>                           <a class="local col6 ref" href="#186Needs" title='Needs' data-ref="186Needs" data-ref-filename="186Needs">Needs</a> == <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a> || <a class="local col7 ref" href="#177WQMFromExec" title='WQMFromExec' data-ref="177WQMFromExec" data-ref-filename="177WQMFromExec">WQMFromExec</a>);</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>      <b>if</b> (<a class="local col8 ref" href="#178State" title='State' data-ref="178State" data-ref-filename="178State">State</a> == <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM" data-ref-filename="(anonymousnamespace)..StateWWM">StateWWM</a>) {</td></tr>
<tr><th id="848">848</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SavedNonWWMReg);</td></tr>
<tr><th id="849">849</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode7fromWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::SIWholeQuadMode::fromWWM' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode7fromWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode7fromWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">fromWWM</a>(<span class='refarg'><a class="local col0 ref" href="#170MBB" title='MBB' data-ref="170MBB" data-ref-filename="170MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#191Before" title='Before' data-ref="191Before" data-ref-filename="191Before">Before</a>, <a class="local col6 ref" href="#176SavedNonWWMReg" title='SavedNonWWMReg' data-ref="176SavedNonWWMReg" data-ref-filename="176SavedNonWWMReg">SavedNonWWMReg</a>);</td></tr>
<tr><th id="850">850</th><td>        <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE">createAndComputeVirtRegInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#176SavedNonWWMReg" title='SavedNonWWMReg' data-ref="176SavedNonWWMReg" data-ref-filename="176SavedNonWWMReg">SavedNonWWMReg</a>);</td></tr>
<tr><th id="851">851</th><td>        <a class="local col6 ref" href="#176SavedNonWWMReg" title='SavedNonWWMReg' data-ref="176SavedNonWWMReg" data-ref-filename="176SavedNonWWMReg">SavedNonWWMReg</a> = <var>0</var>;</td></tr>
<tr><th id="852">852</th><td>        <a class="local col8 ref" href="#178State" title='State' data-ref="178State" data-ref-filename="178State">State</a> = <a class="local col9 ref" href="#179NonWWMState" title='NonWWMState' data-ref="179NonWWMState" data-ref-filename="179NonWWMState">NonWWMState</a>;</td></tr>
<tr><th id="853">853</th><td>      }</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td>      <b>if</b> (<a class="local col6 ref" href="#186Needs" title='Needs' data-ref="186Needs" data-ref-filename="186Needs">Needs</a> == <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM" data-ref-filename="(anonymousnamespace)..StateWWM">StateWWM</a>) {</td></tr>
<tr><th id="856">856</th><td>        <a class="local col9 ref" href="#179NonWWMState" title='NonWWMState' data-ref="179NonWWMState" data-ref-filename="179NonWWMState">NonWWMState</a> = <a class="local col8 ref" href="#178State" title='State' data-ref="178State" data-ref-filename="178State">State</a>;</td></tr>
<tr><th id="857">857</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!SavedNonWWMReg);</td></tr>
<tr><th id="858">858</th><td>        <a class="local col6 ref" href="#176SavedNonWWMReg" title='SavedNonWWMReg' data-ref="176SavedNonWWMReg" data-ref-filename="176SavedNonWWMReg">SavedNonWWMReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#180BoolRC" title='BoolRC' data-ref="180BoolRC" data-ref-filename="180BoolRC">BoolRC</a>);</td></tr>
<tr><th id="859">859</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode5toWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::SIWholeQuadMode::toWWM' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">toWWM</a>(<span class='refarg'><a class="local col0 ref" href="#170MBB" title='MBB' data-ref="170MBB" data-ref-filename="170MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#191Before" title='Before' data-ref="191Before" data-ref-filename="191Before">Before</a>, <a class="local col6 ref" href="#176SavedNonWWMReg" title='SavedNonWWMReg' data-ref="176SavedNonWWMReg" data-ref-filename="176SavedNonWWMReg">SavedNonWWMReg</a>);</td></tr>
<tr><th id="860">860</th><td>        <a class="local col8 ref" href="#178State" title='State' data-ref="178State" data-ref-filename="178State">State</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM" data-ref-filename="(anonymousnamespace)..StateWWM">StateWWM</a>;</td></tr>
<tr><th id="861">861</th><td>      } <b>else</b> {</td></tr>
<tr><th id="862">862</th><td>        <b>if</b> (<a class="local col8 ref" href="#178State" title='State' data-ref="178State" data-ref-filename="178State">State</a> == <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a> &amp;&amp; (<a class="local col6 ref" href="#186Needs" title='Needs' data-ref="186Needs" data-ref-filename="186Needs">Needs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a>) &amp;&amp; !(<a class="local col6 ref" href="#186Needs" title='Needs' data-ref="186Needs" data-ref-filename="186Needs">Needs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>)) {</td></tr>
<tr><th id="863">863</th><td>          <b>if</b> (!<a class="local col7 ref" href="#177WQMFromExec" title='WQMFromExec' data-ref="177WQMFromExec" data-ref-filename="177WQMFromExec">WQMFromExec</a> &amp;&amp; (<a class="local col7 ref" href="#187OutNeeds" title='OutNeeds' data-ref="187OutNeeds" data-ref-filename="187OutNeeds">OutNeeds</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>)) {</td></tr>
<tr><th id="864">864</th><td>            <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!SavedWQMReg);</td></tr>
<tr><th id="865">865</th><td>            <a class="local col5 ref" href="#175SavedWQMReg" title='SavedWQMReg' data-ref="175SavedWQMReg" data-ref-filename="175SavedWQMReg">SavedWQMReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#180BoolRC" title='BoolRC' data-ref="180BoolRC" data-ref-filename="180BoolRC">BoolRC</a>);</td></tr>
<tr><th id="866">866</th><td>          }</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>          <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode7toExactERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj" title='(anonymous namespace)::SIWholeQuadMode::toExact' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode7toExactERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode7toExactERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj">toExact</a>(<span class='refarg'><a class="local col0 ref" href="#170MBB" title='MBB' data-ref="170MBB" data-ref-filename="170MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#191Before" title='Before' data-ref="191Before" data-ref-filename="191Before">Before</a>, <a class="local col5 ref" href="#175SavedWQMReg" title='SavedWQMReg' data-ref="175SavedWQMReg" data-ref-filename="175SavedWQMReg">SavedWQMReg</a>, <a class="local col1 ref" href="#171LiveMaskReg" title='LiveMaskReg' data-ref="171LiveMaskReg" data-ref-filename="171LiveMaskReg">LiveMaskReg</a>);</td></tr>
<tr><th id="869">869</th><td>          <a class="local col8 ref" href="#178State" title='State' data-ref="178State" data-ref-filename="178State">State</a> = <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a>;</td></tr>
<tr><th id="870">870</th><td>        } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#178State" title='State' data-ref="178State" data-ref-filename="178State">State</a> == <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a> &amp;&amp; (<a class="local col6 ref" href="#186Needs" title='Needs' data-ref="186Needs" data-ref-filename="186Needs">Needs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>) &amp;&amp;</td></tr>
<tr><th id="871">871</th><td>                   !(<a class="local col6 ref" href="#186Needs" title='Needs' data-ref="186Needs" data-ref-filename="186Needs">Needs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a>)) {</td></tr>
<tr><th id="872">872</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(WQMFromExec == (SavedWQMReg == <var>0</var>));</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td>          <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode5toWQMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::SIWholeQuadMode::toWQM' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWQMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode5toWQMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">toWQM</a>(<span class='refarg'><a class="local col0 ref" href="#170MBB" title='MBB' data-ref="170MBB" data-ref-filename="170MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#191Before" title='Before' data-ref="191Before" data-ref-filename="191Before">Before</a>, <a class="local col5 ref" href="#175SavedWQMReg" title='SavedWQMReg' data-ref="175SavedWQMReg" data-ref-filename="175SavedWQMReg">SavedWQMReg</a>);</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td>          <b>if</b> (<a class="local col5 ref" href="#175SavedWQMReg" title='SavedWQMReg' data-ref="175SavedWQMReg" data-ref-filename="175SavedWQMReg">SavedWQMReg</a>) {</td></tr>
<tr><th id="877">877</th><td>            <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE">createAndComputeVirtRegInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#175SavedWQMReg" title='SavedWQMReg' data-ref="175SavedWQMReg" data-ref-filename="175SavedWQMReg">SavedWQMReg</a>);</td></tr>
<tr><th id="878">878</th><td>            <a class="local col5 ref" href="#175SavedWQMReg" title='SavedWQMReg' data-ref="175SavedWQMReg" data-ref-filename="175SavedWQMReg">SavedWQMReg</a> = <var>0</var>;</td></tr>
<tr><th id="879">879</th><td>          }</td></tr>
<tr><th id="880">880</th><td>          <a class="local col8 ref" href="#178State" title='State' data-ref="178State" data-ref-filename="178State">State</a> = <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>;</td></tr>
<tr><th id="881">881</th><td>        } <b>else</b> {</td></tr>
<tr><th id="882">882</th><td>          <i>// We can get here if we transitioned from WWM to a non-WWM state that</i></td></tr>
<tr><th id="883">883</th><td><i>          // already matches our needs, but we shouldn't need to do anything.</i></td></tr>
<tr><th id="884">884</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Needs &amp; State);</td></tr>
<tr><th id="885">885</th><td>        }</td></tr>
<tr><th id="886">886</th><td>      }</td></tr>
<tr><th id="887">887</th><td>    }</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td>    <b>if</b> (<a class="local col6 ref" href="#186Needs" title='Needs' data-ref="186Needs" data-ref-filename="186Needs">Needs</a> != (<a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a> | <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a> | <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM" data-ref-filename="(anonymousnamespace)..StateWWM">StateWWM</a>)) {</td></tr>
<tr><th id="890">890</th><td>      <b>if</b> (<a class="local col6 ref" href="#186Needs" title='Needs' data-ref="186Needs" data-ref-filename="186Needs">Needs</a> != (<a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a> | <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>))</td></tr>
<tr><th id="891">891</th><td>        <a class="local col3 ref" href="#183FirstWQM" title='FirstWQM' data-ref="183FirstWQM" data-ref-filename="183FirstWQM">FirstWQM</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col2 ref" href="#182IE" title='IE' data-ref="182IE" data-ref-filename="182IE">IE</a>;</td></tr>
<tr><th id="892">892</th><td>      <a class="local col4 ref" href="#184FirstWWM" title='FirstWWM' data-ref="184FirstWWM" data-ref-filename="184FirstWWM">FirstWWM</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col2 ref" href="#182IE" title='IE' data-ref="182IE" data-ref-filename="182IE">IE</a>;</td></tr>
<tr><th id="893">893</th><td>    }</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td>    <b>if</b> (<a class="local col1 ref" href="#181II" title='II' data-ref="181II" data-ref-filename="181II">II</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#182IE" title='IE' data-ref="182IE" data-ref-filename="182IE">IE</a>)</td></tr>
<tr><th id="896">896</th><td>      <b>break</b>;</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td>    <a class="local col1 ref" href="#181II" title='II' data-ref="181II" data-ref-filename="181II">II</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col5 ref" href="#185Next" title='Next' data-ref="185Next" data-ref-filename="185Next">Next</a>;</td></tr>
<tr><th id="899">899</th><td>  }</td></tr>
<tr><th id="900">900</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!SavedWQMReg);</td></tr>
<tr><th id="901">901</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!SavedNonWWMReg);</td></tr>
<tr><th id="902">902</th><td>}</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SIWholeQuadMode20lowerLiveMaskQueriesEj" title='(anonymous namespace)::SIWholeQuadMode::lowerLiveMaskQueries' data-type='void (anonymous namespace)::SIWholeQuadMode::lowerLiveMaskQueries(unsigned int LiveMaskReg)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode20lowerLiveMaskQueriesEj" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode20lowerLiveMaskQueriesEj">lowerLiveMaskQueries</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="192LiveMaskReg" title='LiveMaskReg' data-type='unsigned int' data-ref="192LiveMaskReg" data-ref-filename="192LiveMaskReg">LiveMaskReg</dfn>) {</td></tr>
<tr><th id="905">905</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="193MI" title='MI' data-type='llvm::MachineInstr *' data-ref="193MI" data-ref-filename="193MI">MI</dfn> : <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries" title='(anonymous namespace)::SIWholeQuadMode::LiveMaskQueries' data-ref="(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LiveMaskQueries">LiveMaskQueries</a>) {</td></tr>
<tr><th id="906">906</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="194DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="194DL" data-ref-filename="194DL">DL</dfn> = <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="907">907</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="195Dest" title='Dest' data-type='llvm::Register' data-ref="195Dest" data-ref-filename="195Dest">Dest</dfn> = <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="196Copy" title='Copy' data-type='llvm::MachineInstr *' data-ref="196Copy" data-ref-filename="196Copy">Copy</dfn> =</td></tr>
<tr><th id="910">910</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>, <a class="local col4 ref" href="#194DL" title='DL' data-ref="194DL" data-ref-filename="194DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#195Dest" title='Dest' data-ref="195Dest" data-ref-filename="195Dest">Dest</a>)</td></tr>
<tr><th id="911">911</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#192LiveMaskReg" title='LiveMaskReg' data-ref="192LiveMaskReg" data-ref-filename="192LiveMaskReg">LiveMaskReg</a>);</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" title='llvm::LiveIntervals::ReplaceMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" data-ref-filename="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_">ReplaceMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a></span>, <span class='refarg'>*<a class="local col6 ref" href="#196Copy" title='Copy' data-ref="196Copy" data-ref-filename="196Copy">Copy</a></span>);</td></tr>
<tr><th id="914">914</th><td>    <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="915">915</th><td>  }</td></tr>
<tr><th id="916">916</th><td>}</td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv" title='(anonymous namespace)::SIWholeQuadMode::lowerCopyInstrs' data-type='void (anonymous namespace)::SIWholeQuadMode::lowerCopyInstrs()' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv">lowerCopyInstrs</dfn>() {</td></tr>
<tr><th id="919">919</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="197MI" title='MI' data-type='llvm::MachineInstr *' data-ref="197MI" data-ref-filename="197MI">MI</dfn> : <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LowerToMovInstrs" title='(anonymous namespace)::SIWholeQuadMode::LowerToMovInstrs' data-ref="(anonymousnamespace)::SIWholeQuadMode::LowerToMovInstrs" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LowerToMovInstrs">LowerToMovInstrs</a>) {</td></tr>
<tr><th id="920">920</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI-&gt;getNumExplicitOperands() == <var>2</var>);</td></tr>
<tr><th id="921">921</th><td></td></tr>
<tr><th id="922">922</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="198Reg" title='Reg' data-type='const llvm::Register' data-ref="198Reg" data-ref-filename="198Reg">Reg</dfn> = <a class="local col7 ref" href="#197MI" title='MI' data-ref="197MI" data-ref-filename="197MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="923">923</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="199SubReg" title='SubReg' data-type='const unsigned int' data-ref="199SubReg" data-ref-filename="199SubReg">SubReg</dfn> = <a class="local col7 ref" href="#197MI" title='MI' data-ref="197MI" data-ref-filename="197MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TRI" title='(anonymous namespace)::SIWholeQuadMode::TRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isVGPR</a>(*<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#198Reg" title='Reg' data-ref="198Reg" data-ref-filename="198Reg">Reg</a>)) {</td></tr>
<tr><th id="926">926</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="200regClass" title='regClass' data-type='const llvm::TargetRegisterClass *' data-ref="200regClass" data-ref-filename="200regClass">regClass</dfn> =</td></tr>
<tr><th id="927">927</th><td>          <a class="local col8 ref" href="#198Reg" title='Reg' data-ref="198Reg" data-ref-filename="198Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() ? <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#198Reg" title='Reg' data-ref="198Reg" data-ref-filename="198Reg">Reg</a>) : <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TRI" title='(anonymous namespace)::SIWholeQuadMode::TRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#198Reg" title='Reg' data-ref="198Reg" data-ref-filename="198Reg">Reg</a>);</td></tr>
<tr><th id="928">928</th><td>      <b>if</b> (<a class="local col9 ref" href="#199SubReg" title='SubReg' data-ref="199SubReg" data-ref-filename="199SubReg">SubReg</a>)</td></tr>
<tr><th id="929">929</th><td>        <a class="local col0 ref" href="#200regClass" title='regClass' data-ref="200regClass" data-ref-filename="200regClass">regClass</a> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TRI" title='(anonymous namespace)::SIWholeQuadMode::TRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getSubRegClass' data-ref="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj">getSubRegClass</a>(<a class="local col0 ref" href="#200regClass" title='regClass' data-ref="200regClass" data-ref-filename="200regClass">regClass</a>, <a class="local col9 ref" href="#199SubReg" title='SubReg' data-ref="199SubReg" data-ref-filename="199SubReg">SubReg</a>);</td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="201MovOp" title='MovOp' data-type='const unsigned int' data-ref="201MovOp" data-ref-filename="201MovOp">MovOp</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE" title='llvm::SIInstrInfo::getMovOpcode' data-ref="_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE">getMovOpcode</a>(<a class="local col0 ref" href="#200regClass" title='regClass' data-ref="200regClass" data-ref-filename="200regClass">regClass</a>);</td></tr>
<tr><th id="932">932</th><td>      <a class="local col7 ref" href="#197MI" title='MI' data-ref="197MI" data-ref-filename="197MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#201MovOp" title='MovOp' data-ref="201MovOp" data-ref-filename="201MovOp">MovOp</a>));</td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td>      <i>// And make it implicitly depend on exec (like all VALU movs should do).</i></td></tr>
<tr><th id="935">935</th><td>      <a class="local col7 ref" href="#197MI" title='MI' data-ref="197MI" data-ref-filename="197MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>, <b>false</b>, <b>true</b>));</td></tr>
<tr><th id="936">936</th><td>    } <b>else</b> <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>()) {</td></tr>
<tr><th id="937">937</th><td>      <i>// Remove early-clobber and exec dependency from simple SGPR copies.</i></td></tr>
<tr><th id="938">938</th><td><i>      // This allows some to be eliminated during/post RA.</i></td></tr>
<tr><th id="939">939</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"simplify SGPR copy: "</q> &lt;&lt; *MI);</td></tr>
<tr><th id="940">940</th><td>      <b>if</b> (<a class="local col7 ref" href="#197MI" title='MI' data-ref="197MI" data-ref-filename="197MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv" data-ref-filename="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>()) {</td></tr>
<tr><th id="941">941</th><td>        <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE">removeInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#198Reg" title='Reg' data-ref="198Reg" data-ref-filename="198Reg">Reg</a>);</td></tr>
<tr><th id="942">942</th><td>        <a class="local col7 ref" href="#197MI" title='MI' data-ref="197MI" data-ref-filename="197MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17setIsEarlyClobberEb" title='llvm::MachineOperand::setIsEarlyClobber' data-ref="_ZN4llvm14MachineOperand17setIsEarlyClobberEb" data-ref-filename="_ZN4llvm14MachineOperand17setIsEarlyClobberEb">setIsEarlyClobber</a>(<b>false</b>);</td></tr>
<tr><th id="943">943</th><td>        <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE">createAndComputeVirtRegInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#198Reg" title='Reg' data-ref="198Reg" data-ref-filename="198Reg">Reg</a>);</td></tr>
<tr><th id="944">944</th><td>      }</td></tr>
<tr><th id="945">945</th><td>      <em>int</em> <dfn class="local col2 decl" id="202Index" title='Index' data-type='int' data-ref="202Index" data-ref-filename="202Index">Index</dfn> = <a class="local col7 ref" href="#197MI" title='MI' data-ref="197MI" data-ref-filename="197MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>);</td></tr>
<tr><th id="946">946</th><td>      <b>while</b> (<a class="local col2 ref" href="#202Index" title='Index' data-ref="202Index" data-ref-filename="202Index">Index</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="947">947</th><td>        <a class="local col7 ref" href="#197MI" title='MI' data-ref="197MI" data-ref-filename="197MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col2 ref" href="#202Index" title='Index' data-ref="202Index" data-ref-filename="202Index">Index</a>);</td></tr>
<tr><th id="948">948</th><td>        <a class="local col2 ref" href="#202Index" title='Index' data-ref="202Index" data-ref-filename="202Index">Index</a> = <a class="local col7 ref" href="#197MI" title='MI' data-ref="197MI" data-ref-filename="197MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>);</td></tr>
<tr><th id="949">949</th><td>      }</td></tr>
<tr><th id="950">950</th><td>      <a class="local col7 ref" href="#197MI" title='MI' data-ref="197MI" data-ref-filename="197MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>));</td></tr>
<tr><th id="951">951</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  -&gt; "</q> &lt;&lt; *MI);</td></tr>
<tr><th id="952">952</th><td>    }</td></tr>
<tr><th id="953">953</th><td>  }</td></tr>
<tr><th id="954">954</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="203MI" title='MI' data-type='llvm::MachineInstr *' data-ref="203MI" data-ref-filename="203MI">MI</dfn> : <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" title='(anonymous namespace)::SIWholeQuadMode::LowerToCopyInstrs' data-ref="(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LowerToCopyInstrs">LowerToCopyInstrs</a>) {</td></tr>
<tr><th id="955">955</th><td>    <b>if</b> (<a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI" data-ref-filename="203MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SET_INACTIVE_B32" title='llvm::AMDGPU::V_SET_INACTIVE_B32' data-ref="llvm::AMDGPU::V_SET_INACTIVE_B32" data-ref-filename="llvm..AMDGPU..V_SET_INACTIVE_B32">V_SET_INACTIVE_B32</a> ||</td></tr>
<tr><th id="956">956</th><td>        <a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI" data-ref-filename="203MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SET_INACTIVE_B64" title='llvm::AMDGPU::V_SET_INACTIVE_B64' data-ref="llvm::AMDGPU::V_SET_INACTIVE_B64" data-ref-filename="llvm..AMDGPU..V_SET_INACTIVE_B64">V_SET_INACTIVE_B64</a>) {</td></tr>
<tr><th id="957">957</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI-&gt;getNumExplicitOperands() == <var>3</var>);</td></tr>
<tr><th id="958">958</th><td>      <i>// the only reason we should be here is V_SET_INACTIVE has</i></td></tr>
<tr><th id="959">959</th><td><i>      // an undef input so it is being replaced by a simple copy.</i></td></tr>
<tr><th id="960">960</th><td><i>      // There should be a second undef source that we should remove.</i></td></tr>
<tr><th id="961">961</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI-&gt;getOperand(<var>2</var>).isUndef());</td></tr>
<tr><th id="962">962</th><td>      <a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI" data-ref-filename="203MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>2</var>);</td></tr>
<tr><th id="963">963</th><td>      <a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI" data-ref-filename="203MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15untieRegOperandEj" title='llvm::MachineInstr::untieRegOperand' data-ref="_ZN4llvm12MachineInstr15untieRegOperandEj" data-ref-filename="_ZN4llvm12MachineInstr15untieRegOperandEj">untieRegOperand</a>(<var>1</var>);</td></tr>
<tr><th id="964">964</th><td>    } <b>else</b> {</td></tr>
<tr><th id="965">965</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI-&gt;getNumExplicitOperands() == <var>2</var>);</td></tr>
<tr><th id="966">966</th><td>    }</td></tr>
<tr><th id="967">967</th><td></td></tr>
<tr><th id="968">968</th><td>    <a class="local col3 ref" href="#203MI" title='MI' data-ref="203MI" data-ref-filename="203MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>));</td></tr>
<tr><th id="969">969</th><td>  }</td></tr>
<tr><th id="970">970</th><td>}</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIWholeQuadMode" title='(anonymous namespace)::SIWholeQuadMode' data-ref="(anonymousnamespace)::SIWholeQuadMode" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode">SIWholeQuadMode</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_115SIWholeQuadMode20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIWholeQuadMode::runOnMachineFunction' data-type='bool (anonymous namespace)::SIWholeQuadMode::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="204MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="204MF" data-ref-filename="204MF">MF</dfn>) {</td></tr>
<tr><th id="973">973</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Instructions" title='(anonymous namespace)::SIWholeQuadMode::Instructions' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Instructions" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Instructions">Instructions</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-use='c' data-ref="_ZN4llvm12DenseMapBase5clearEv" data-ref-filename="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="974">974</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Blocks">Blocks</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/MapVector.h.html#_ZN4llvm9MapVector5clearEv" title='llvm::MapVector::clear' data-use='c' data-ref="_ZN4llvm9MapVector5clearEv" data-ref-filename="_ZN4llvm9MapVector5clearEv">clear</a>();</td></tr>
<tr><th id="975">975</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries" title='(anonymous namespace)::SIWholeQuadMode::LiveMaskQueries' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LiveMaskQueries">LiveMaskQueries</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="976">976</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" title='(anonymous namespace)::SIWholeQuadMode::LowerToCopyInstrs' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LowerToCopyInstrs">LowerToCopyInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="977">977</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LowerToMovInstrs" title='(anonymous namespace)::SIWholeQuadMode::LowerToMovInstrs' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LowerToMovInstrs" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LowerToMovInstrs">LowerToMovInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="978">978</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::CallingConv" title='(anonymous namespace)::SIWholeQuadMode::CallingConv' data-use='w' data-ref="(anonymousnamespace)::SIWholeQuadMode::CallingConv" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..CallingConv">CallingConv</a> = <a class="local col4 ref" href="#204MF" title='MF' data-ref="204MF" data-ref-filename="204MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::ST" title='(anonymous namespace)::SIWholeQuadMode::ST' data-use='w' data-ref="(anonymousnamespace)::SIWholeQuadMode::ST" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..ST">ST</a> = &amp;<a class="local col4 ref" href="#204MF" title='MF' data-ref="204MF" data-ref-filename="204MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='w' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a> = <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::ST" title='(anonymous namespace)::SIWholeQuadMode::ST' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::ST" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..ST">ST</a>-&gt;<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="983">983</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TRI" title='(anonymous namespace)::SIWholeQuadMode::TRI' data-use='w' data-ref="(anonymousnamespace)::SIWholeQuadMode::TRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TRI">TRI</a> = &amp;<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="984">984</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-use='w' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..MRI">MRI</a> = &amp;<a class="local col4 ref" href="#204MF" title='MF' data-ref="204MF" data-ref-filename="204MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="985">985</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='w' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::ST" title='(anonymous namespace)::SIWholeQuadMode::ST' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::ST" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>()) {</td></tr>
<tr><th id="988">988</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::AndOpc" title='(anonymous namespace)::SIWholeQuadMode::AndOpc' data-use='w' data-ref="(anonymousnamespace)::SIWholeQuadMode::AndOpc" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..AndOpc">AndOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a>;</td></tr>
<tr><th id="989">989</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::XorTermrOpc" title='(anonymous namespace)::SIWholeQuadMode::XorTermrOpc' data-use='w' data-ref="(anonymousnamespace)::SIWholeQuadMode::XorTermrOpc" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..XorTermrOpc">XorTermrOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32_term" title='llvm::AMDGPU::S_XOR_B32_term' data-ref="llvm::AMDGPU::S_XOR_B32_term" data-ref-filename="llvm..AMDGPU..S_XOR_B32_term">S_XOR_B32_term</a>;</td></tr>
<tr><th id="990">990</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::OrSaveExecOpc" title='(anonymous namespace)::SIWholeQuadMode::OrSaveExecOpc' data-use='w' data-ref="(anonymousnamespace)::SIWholeQuadMode::OrSaveExecOpc" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..OrSaveExecOpc">OrSaveExecOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_SAVEEXEC_B32" title='llvm::AMDGPU::S_OR_SAVEEXEC_B32' data-ref="llvm::AMDGPU::S_OR_SAVEEXEC_B32" data-ref-filename="llvm..AMDGPU..S_OR_SAVEEXEC_B32">S_OR_SAVEEXEC_B32</a>;</td></tr>
<tr><th id="991">991</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Exec" title='(anonymous namespace)::SIWholeQuadMode::Exec' data-use='w' data-ref="(anonymousnamespace)::SIWholeQuadMode::Exec" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Exec">Exec</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a>;</td></tr>
<tr><th id="992">992</th><td>  } <b>else</b> {</td></tr>
<tr><th id="993">993</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::AndOpc" title='(anonymous namespace)::SIWholeQuadMode::AndOpc' data-use='w' data-ref="(anonymousnamespace)::SIWholeQuadMode::AndOpc" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..AndOpc">AndOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B64" title='llvm::AMDGPU::S_AND_B64' data-ref="llvm::AMDGPU::S_AND_B64" data-ref-filename="llvm..AMDGPU..S_AND_B64">S_AND_B64</a>;</td></tr>
<tr><th id="994">994</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::XorTermrOpc" title='(anonymous namespace)::SIWholeQuadMode::XorTermrOpc' data-use='w' data-ref="(anonymousnamespace)::SIWholeQuadMode::XorTermrOpc" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..XorTermrOpc">XorTermrOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B64_term" title='llvm::AMDGPU::S_XOR_B64_term' data-ref="llvm::AMDGPU::S_XOR_B64_term" data-ref-filename="llvm..AMDGPU..S_XOR_B64_term">S_XOR_B64_term</a>;</td></tr>
<tr><th id="995">995</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::OrSaveExecOpc" title='(anonymous namespace)::SIWholeQuadMode::OrSaveExecOpc' data-use='w' data-ref="(anonymousnamespace)::SIWholeQuadMode::OrSaveExecOpc" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..OrSaveExecOpc">OrSaveExecOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_SAVEEXEC_B64" title='llvm::AMDGPU::S_OR_SAVEEXEC_B64' data-ref="llvm::AMDGPU::S_OR_SAVEEXEC_B64" data-ref-filename="llvm..AMDGPU..S_OR_SAVEEXEC_B64">S_OR_SAVEEXEC_B64</a>;</td></tr>
<tr><th id="996">996</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Exec" title='(anonymous namespace)::SIWholeQuadMode::Exec' data-use='w' data-ref="(anonymousnamespace)::SIWholeQuadMode::Exec" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Exec">Exec</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>;</td></tr>
<tr><th id="997">997</th><td>  }</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td>  <em>char</em> <dfn class="local col5 decl" id="205GlobalFlags" title='GlobalFlags' data-type='char' data-ref="205GlobalFlags" data-ref-filename="205GlobalFlags">GlobalFlags</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15analyzeFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIWholeQuadMode::analyzeFunction' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15analyzeFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode15analyzeFunctionERN4llvm15MachineFunctionE">analyzeFunction</a>(<span class='refarg'><a class="local col4 ref" href="#204MF" title='MF' data-ref="204MF" data-ref-filename="204MF">MF</a></span>);</td></tr>
<tr><th id="1000">1000</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="206LiveMaskReg" title='LiveMaskReg' data-type='unsigned int' data-ref="206LiveMaskReg" data-ref-filename="206LiveMaskReg">LiveMaskReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1001">1001</th><td>  <b>if</b> (!(<a class="local col5 ref" href="#205GlobalFlags" title='GlobalFlags' data-ref="205GlobalFlags" data-ref-filename="205GlobalFlags">GlobalFlags</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>)) {</td></tr>
<tr><th id="1002">1002</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode20lowerLiveMaskQueriesEj" title='(anonymous namespace)::SIWholeQuadMode::lowerLiveMaskQueries' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode20lowerLiveMaskQueriesEj" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode20lowerLiveMaskQueriesEj">lowerLiveMaskQueries</a>(<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Exec" title='(anonymous namespace)::SIWholeQuadMode::Exec' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::Exec" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Exec">Exec</a>);</td></tr>
<tr><th id="1003">1003</th><td>    <b>if</b> (!(<a class="local col5 ref" href="#205GlobalFlags" title='GlobalFlags' data-ref="205GlobalFlags" data-ref-filename="205GlobalFlags">GlobalFlags</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateWWM" title='(anonymous namespace)::StateWWM' data-use='r' data-ref="(anonymousnamespace)::StateWWM" data-ref-filename="(anonymousnamespace)..StateWWM">StateWWM</a>) &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" title='(anonymous namespace)::SIWholeQuadMode::LowerToCopyInstrs' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LowerToCopyInstrs" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LowerToCopyInstrs">LowerToCopyInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LowerToMovInstrs" title='(anonymous namespace)::SIWholeQuadMode::LowerToMovInstrs' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LowerToMovInstrs" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LowerToMovInstrs">LowerToMovInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="1004">1004</th><td>      <b>return</b> !<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries" title='(anonymous namespace)::SIWholeQuadMode::LiveMaskQueries' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LiveMaskQueries">LiveMaskQueries</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>();</td></tr>
<tr><th id="1005">1005</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1006">1006</th><td>    <i>// Store a copy of the original live mask when required</i></td></tr>
<tr><th id="1007">1007</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="207Entry" title='Entry' data-type='llvm::MachineBasicBlock &amp;' data-ref="207Entry" data-ref-filename="207Entry">Entry</dfn> = <a class="local col4 ref" href="#204MF" title='MF' data-ref="204MF" data-ref-filename="204MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZN4llvm15MachineFunction5frontEv" data-ref-filename="_ZN4llvm15MachineFunction5frontEv">front</a>();</td></tr>
<tr><th id="1008">1008</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="208EntryMI" title='EntryMI' data-type='MachineBasicBlock::iterator' data-ref="208EntryMI" data-ref-filename="208EntryMI">EntryMI</dfn> = <a class="local col7 ref" href="#207Entry" title='Entry' data-ref="207Entry" data-ref-filename="207Entry">Entry</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" data-ref-filename="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>();</td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td>    <b>if</b> (<a class="local col5 ref" href="#205GlobalFlags" title='GlobalFlags' data-ref="205GlobalFlags" data-ref-filename="205GlobalFlags">GlobalFlags</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::StateExact" title='(anonymous namespace)::StateExact' data-use='r' data-ref="(anonymousnamespace)::StateExact" data-ref-filename="(anonymousnamespace)..StateExact">StateExact</a> || !<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries" title='(anonymous namespace)::SIWholeQuadMode::LiveMaskQueries' data-use='m' data-ref="(anonymousnamespace)::SIWholeQuadMode::LiveMaskQueries" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LiveMaskQueries">LiveMaskQueries</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1011">1011</th><td>      <a class="local col6 ref" href="#206LiveMaskReg" title='LiveMaskReg' data-ref="206LiveMaskReg" data-ref-filename="206LiveMaskReg">LiveMaskReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::MRI" title='(anonymous namespace)::SIWholeQuadMode::MRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::MRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TRI" title='(anonymous namespace)::SIWholeQuadMode::TRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</a>());</td></tr>
<tr><th id="1012">1012</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="209MI" title='MI' data-type='llvm::MachineInstr *' data-ref="209MI" data-ref-filename="209MI">MI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#207Entry" title='Entry' data-ref="207Entry" data-ref-filename="207Entry">Entry</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#208EntryMI" title='EntryMI' data-ref="208EntryMI" data-ref-filename="208EntryMI">EntryMI</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>),</td></tr>
<tr><th id="1013">1013</th><td>                                 <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#206LiveMaskReg" title='LiveMaskReg' data-ref="206LiveMaskReg" data-ref-filename="206LiveMaskReg">LiveMaskReg</a>)</td></tr>
<tr><th id="1014">1014</th><td>                             .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Exec" title='(anonymous namespace)::SIWholeQuadMode::Exec' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::Exec" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Exec">Exec</a>);</td></tr>
<tr><th id="1015">1015</th><td>      <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI" data-ref-filename="209MI">MI</a></span>);</td></tr>
<tr><th id="1016">1016</th><td>    }</td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode20lowerLiveMaskQueriesEj" title='(anonymous namespace)::SIWholeQuadMode::lowerLiveMaskQueries' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode20lowerLiveMaskQueriesEj" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode20lowerLiveMaskQueriesEj">lowerLiveMaskQueries</a>(<a class="local col6 ref" href="#206LiveMaskReg" title='LiveMaskReg' data-ref="206LiveMaskReg" data-ref-filename="206LiveMaskReg">LiveMaskReg</a>);</td></tr>
<tr><th id="1019">1019</th><td></td></tr>
<tr><th id="1020">1020</th><td>    <b>if</b> (<a class="local col5 ref" href="#205GlobalFlags" title='GlobalFlags' data-ref="205GlobalFlags" data-ref-filename="205GlobalFlags">GlobalFlags</a> == <a class="tu enum" href="#(anonymousnamespace)::StateWQM" title='(anonymous namespace)::StateWQM' data-use='r' data-ref="(anonymousnamespace)::StateWQM" data-ref-filename="(anonymousnamespace)..StateWQM">StateWQM</a>) {</td></tr>
<tr><th id="1021">1021</th><td>      <i>// For a shader that needs only WQM, we can just set it once.</i></td></tr>
<tr><th id="1022">1022</th><td>      <em>auto</em> <dfn class="local col0 decl" id="210MI" title='MI' data-type='llvm::MachineInstrBuilder' data-ref="210MI" data-ref-filename="210MI">MI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#207Entry" title='Entry' data-ref="207Entry" data-ref-filename="207Entry">Entry</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#208EntryMI" title='EntryMI' data-ref="208EntryMI" data-ref-filename="208EntryMI">EntryMI</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>),</td></tr>
<tr><th id="1023">1023</th><td>                        <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TII" title='(anonymous namespace)::SIWholeQuadMode::TII' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TII" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::ST" title='(anonymous namespace)::SIWholeQuadMode::ST' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::ST" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_WQM_B32" title='llvm::AMDGPU::S_WQM_B32' data-ref="llvm::AMDGPU::S_WQM_B32" data-ref-filename="llvm..AMDGPU..S_WQM_B32">S_WQM_B32</a></td></tr>
<tr><th id="1024">1024</th><td>                                                : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_WQM_B64" title='llvm::AMDGPU::S_WQM_B64' data-ref="llvm::AMDGPU::S_WQM_B64" data-ref-filename="llvm..AMDGPU..S_WQM_B64">S_WQM_B64</a>),</td></tr>
<tr><th id="1025">1025</th><td>                        <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Exec" title='(anonymous namespace)::SIWholeQuadMode::Exec' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::Exec" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Exec">Exec</a>)</td></tr>
<tr><th id="1026">1026</th><td>                    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Exec" title='(anonymous namespace)::SIWholeQuadMode::Exec' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::Exec" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Exec">Exec</a>);</td></tr>
<tr><th id="1027">1027</th><td>      <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a></span>);</td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv" title='(anonymous namespace)::SIWholeQuadMode::lowerCopyInstrs' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv">lowerCopyInstrs</a>();</td></tr>
<tr><th id="1030">1030</th><td>      <i>// EntryMI may become invalid here</i></td></tr>
<tr><th id="1031">1031</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1032">1032</th><td>    }</td></tr>
<tr><th id="1033">1033</th><td>  }</td></tr>
<tr><th id="1034">1034</th><td></td></tr>
<tr><th id="1035">1035</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(printInfo());</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv" title='(anonymous namespace)::SIWholeQuadMode::lowerCopyInstrs' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv">lowerCopyInstrs</a>();</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td>  <i>// Handle the general case</i></td></tr>
<tr><th id="1040">1040</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="211BII" title='BII' data-type='std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt;' data-ref="211BII" data-ref-filename="211BII">BII</dfn> : <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::Blocks" title='(anonymous namespace)::SIWholeQuadMode::Blocks' data-ref="(anonymousnamespace)::SIWholeQuadMode::Blocks" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..Blocks">Blocks</a>)</td></tr>
<tr><th id="1041">1041</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SIWholeQuadMode12processBlockERN4llvm17MachineBasicBlockEjb" title='(anonymous namespace)::SIWholeQuadMode::processBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIWholeQuadMode12processBlockERN4llvm17MachineBasicBlockEjb" data-ref-filename="_ZN12_GLOBAL__N_115SIWholeQuadMode12processBlockERN4llvm17MachineBasicBlockEjb">processBlock</a>(<span class='refarg'>*<a class="local col1 ref" href="#211BII" title='BII' data-ref="211BII" data-ref-filename="211BII">BII</a>.<span class='tu ref field' title='std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt;::first' data-use='r' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span></span>, <a class="local col6 ref" href="#206LiveMaskReg" title='LiveMaskReg' data-ref="206LiveMaskReg" data-ref-filename="206LiveMaskReg">LiveMaskReg</a>, <a class="local col1 ref" href="#211BII" title='BII' data-ref="211BII" data-ref-filename="211BII">BII</a>.<span class='tu ref field' title='std::pair&lt;llvm::MachineBasicBlock *, (anonymous namespace)::BlockInfo&gt;::first' data-use='r' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span> == &amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col4 ref" href="#204MF" title='MF' data-ref="204MF" data-ref-filename="204MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv" data-ref-filename="_ZN4llvm15MachineFunction5beginEv">begin</a>());</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td>  <b>if</b> (<a class="local col6 ref" href="#206LiveMaskReg" title='LiveMaskReg' data-ref="206LiveMaskReg" data-ref-filename="206LiveMaskReg">LiveMaskReg</a>)</td></tr>
<tr><th id="1044">1044</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE">createAndComputeVirtRegInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#206LiveMaskReg" title='LiveMaskReg' data-ref="206LiveMaskReg" data-ref-filename="206LiveMaskReg">LiveMaskReg</a>);</td></tr>
<tr><th id="1045">1045</th><td></td></tr>
<tr><th id="1046">1046</th><td>  <i>// Physical registers like SCC aren't tracked by default anyway, so just</i></td></tr>
<tr><th id="1047">1047</th><td><i>  // removing the ranges we computed is the simplest option for maintaining</i></td></tr>
<tr><th id="1048">1048</th><td><i>  // the analysis results.</i></td></tr>
<tr><th id="1049">1049</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::LIS" title='(anonymous namespace)::SIWholeQuadMode::LIS' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::LIS" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals13removeRegUnitEj" title='llvm::LiveIntervals::removeRegUnit' data-ref="_ZN4llvm13LiveIntervals13removeRegUnitEj" data-ref-filename="_ZN4llvm13LiveIntervals13removeRegUnitEj">removeRegUnit</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator" data-ref-filename="llvm..MCRegUnitIterator">MCRegUnitIterator</a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a>::<a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegister4fromEj" title='llvm::MCRegister::from' data-ref="_ZN4llvm10MCRegister4fromEj" data-ref-filename="_ZN4llvm10MCRegister4fromEj">from</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>), <a class="tu member field" href="#(anonymousnamespace)::SIWholeQuadMode::TRI" title='(anonymous namespace)::SIWholeQuadMode::TRI' data-use='r' data-ref="(anonymousnamespace)::SIWholeQuadMode::TRI" data-ref-filename="(anonymousnamespace)..SIWholeQuadMode..TRI">TRI</a>));</td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1052">1052</th><td>}</td></tr>
<tr><th id="1053">1053</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>