{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729422786567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729422786568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 05:13:06 2024 " "Processing started: Sun Oct 20 05:13:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729422786568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1729422786568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1729422786568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1729422787160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1729422787160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729422797397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729422797397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Found entity 1: fpga_top" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729422797403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729422797403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fpga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_fpga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fpga_top " "Found entity 1: tb_fpga_top" {  } { { "tb_fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/tb_fpga_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729422797403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729422797403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "output_files/uart_tx.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/output_files/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729422797403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729422797403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_top " "Elaborating entity \"fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1729422797429 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "fpga_top.sv(38) " "Verilog HDL Conditional Statement error at fpga_top.sv(38): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 38 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Design Software" 0 -1 1729422797434 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "leds fpga_top.sv(36) " "Verilog HDL Always Construct warning at fpga_top.sv(36): inferring latch(es) for variable \"leds\", which holds its previous value in one or more paths through the always construct" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1729422797434 "|fpga_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_to_send fpga_top.sv(36) " "Verilog HDL Always Construct warning at fpga_top.sv(36): inferring latch(es) for variable \"data_to_send\", which holds its previous value in one or more paths through the always construct" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1729422797434 "|fpga_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_tx fpga_top.sv(36) " "Verilog HDL Always Construct warning at fpga_top.sv(36): inferring latch(es) for variable \"start_tx\", which holds its previous value in one or more paths through the always construct" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1729422797434 "|fpga_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valid_rx_d fpga_top.sv(36) " "Verilog HDL Always Construct warning at fpga_top.sv(36): inferring latch(es) for variable \"valid_rx_d\", which holds its previous value in one or more paths through the always construct" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1729422797434 "|fpga_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_rx_d fpga_top.sv(36) " "Inferred latch for \"valid_rx_d\" at fpga_top.sv(36)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797437 "|fpga_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_tx fpga_top.sv(36) " "Inferred latch for \"start_tx\" at fpga_top.sv(36)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797437 "|fpga_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_send\[0\] fpga_top.sv(36) " "Inferred latch for \"data_to_send\[0\]\" at fpga_top.sv(36)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797437 "|fpga_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_send\[1\] fpga_top.sv(36) " "Inferred latch for \"data_to_send\[1\]\" at fpga_top.sv(36)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797437 "|fpga_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_send\[2\] fpga_top.sv(36) " "Inferred latch for \"data_to_send\[2\]\" at fpga_top.sv(36)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797437 "|fpga_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_send\[3\] fpga_top.sv(36) " "Inferred latch for \"data_to_send\[3\]\" at fpga_top.sv(36)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797437 "|fpga_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_send\[4\] fpga_top.sv(36) " "Inferred latch for \"data_to_send\[4\]\" at fpga_top.sv(36)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797437 "|fpga_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_send\[5\] fpga_top.sv(36) " "Inferred latch for \"data_to_send\[5\]\" at fpga_top.sv(36)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797437 "|fpga_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_send\[6\] fpga_top.sv(36) " "Inferred latch for \"data_to_send\[6\]\" at fpga_top.sv(36)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797437 "|fpga_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_send\[7\] fpga_top.sv(36) " "Inferred latch for \"data_to_send\[7\]\" at fpga_top.sv(36)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797437 "|fpga_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\] fpga_top.sv(36) " "Inferred latch for \"leds\[0\]\" at fpga_top.sv(36)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797437 "|fpga_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\] fpga_top.sv(36) " "Inferred latch for \"leds\[1\]\" at fpga_top.sv(36)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797437 "|fpga_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\] fpga_top.sv(36) " "Inferred latch for \"leds\[2\]\" at fpga_top.sv(36)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797437 "|fpga_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\] fpga_top.sv(36) " "Inferred latch for \"leds\[3\]\" at fpga_top.sv(36)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797437 "|fpga_top"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "leds\[3\] fpga_top.sv(41) " "Can't resolve multiple constant drivers for net \"leds\[3\]\" at fpga_top.sv(41)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 41 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797437 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "fpga_top.sv(36) " "Constant driver at fpga_top.sv(36)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 36 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Design Software" 0 -1 1729422797437 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "leds\[2\] fpga_top.sv(41) " "Can't resolve multiple constant drivers for net \"leds\[2\]\" at fpga_top.sv(41)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 41 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797438 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "leds\[1\] fpga_top.sv(41) " "Can't resolve multiple constant drivers for net \"leds\[1\]\" at fpga_top.sv(41)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 41 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797438 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "leds\[0\] fpga_top.sv(41) " "Can't resolve multiple constant drivers for net \"leds\[0\]\" at fpga_top.sv(41)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 41 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797438 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_to_send\[7\] fpga_top.sv(41) " "Can't resolve multiple constant drivers for net \"data_to_send\[7\]\" at fpga_top.sv(41)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 41 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797438 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_to_send\[6\] fpga_top.sv(41) " "Can't resolve multiple constant drivers for net \"data_to_send\[6\]\" at fpga_top.sv(41)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 41 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797438 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_to_send\[5\] fpga_top.sv(41) " "Can't resolve multiple constant drivers for net \"data_to_send\[5\]\" at fpga_top.sv(41)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 41 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797438 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_to_send\[4\] fpga_top.sv(41) " "Can't resolve multiple constant drivers for net \"data_to_send\[4\]\" at fpga_top.sv(41)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 41 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797438 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_to_send\[3\] fpga_top.sv(41) " "Can't resolve multiple constant drivers for net \"data_to_send\[3\]\" at fpga_top.sv(41)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 41 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797438 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_to_send\[2\] fpga_top.sv(41) " "Can't resolve multiple constant drivers for net \"data_to_send\[2\]\" at fpga_top.sv(41)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 41 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797438 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_to_send\[1\] fpga_top.sv(41) " "Can't resolve multiple constant drivers for net \"data_to_send\[1\]\" at fpga_top.sv(41)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 41 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797438 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_to_send\[0\] fpga_top.sv(41) " "Can't resolve multiple constant drivers for net \"data_to_send\[0\]\" at fpga_top.sv(41)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 41 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797438 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "start_tx fpga_top.sv(41) " "Can't resolve multiple constant drivers for net \"start_tx\" at fpga_top.sv(41)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 41 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797438 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "valid_rx_d fpga_top.sv(41) " "Can't resolve multiple constant drivers for net \"valid_rx_d\" at fpga_top.sv(41)" {  } { { "fpga_top.sv" "" { Text "C:/Users/lobok/Desktop/operativos/RBolanos-compu-archi-found-2G1-2024/FAC_SystemVerilog/fpga_top.sv" 41 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1729422797438 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1729422797438 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 17 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 17 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729422797485 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 20 05:13:17 2024 " "Processing ended: Sun Oct 20 05:13:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729422797485 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729422797485 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729422797485 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1729422797485 ""}
