#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Mar 07 16:13:48 2018
# Process ID: 12320
# Current directory: C:/ECE_3700/Vivado/Lab2/1_2_SevenSegment
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21012 C:\ECE_3700\Vivado\Lab2\1_2_SevenSegment\1_2_SevenSegment.xpr
# Log file: C:/ECE_3700/Vivado/Lab2/1_2_SevenSegment/vivado.log
# Journal file: C:/ECE_3700/Vivado/Lab2/1_2_SevenSegment\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ECE_3700/Vivado/Lab2/1_2_SevenSegment/1_2_SevenSegment.xpr
INFO: [Project 1-313] Project file moved from '/home/tayspen72/Documents/Vivado/Lab2/1_2_SevenSegment' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE_3700/Vivado/IP_REPO'.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/ECE_3700/Vivado/Lab2/1_2_SevenSegment/1_2_SevenSegment.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 07 16:14:34 2018...
INFO: [Common 17-344] 'open_project' was cancelled
open_project C:/ECE_3700/Vivado/Lab2/1_2_SevenSegment/1_2_SevenSegment.xpr
INFO: [Project 1-313] Project file moved from '/home/tayspen72/Documents/Vivado/Lab2/1_2_SevenSegment' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE_3700/Vivado/IP_REPO'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 891.230 ; gain = 159.273
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Wed Mar 07 16:29:04 2018] Launched impl_1...
Run output will be captured here: C:/ECE_3700/Vivado/Lab2/1_2_SevenSegment/1_2_SevenSegment.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/ECE_3700/Vivado/Lab2/1_2_SevenSegment/.Xil/Vivado-12320-DESKTOP-RQADDVB/dcp/SevenSegment_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/ECE_3700/Vivado/Lab2/1_2_SevenSegment/1_2_SevenSegment.srcs/sources_1/bd/SevenSegment/ip/SevenSegment_clk_wiz_0_1/SevenSegment_clk_wiz_0_1.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [C:/ECE_3700/Vivado/Lab2/1_2_SevenSegment/1_2_SevenSegment.srcs/sources_1/bd/SevenSegment/ip/SevenSegment_clk_wiz_0_1/SevenSegment_clk_wiz_0_1.xdc:56]
get_clocks: Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1529.559 ; gain = 475.277
Finished Parsing XDC File [C:/ECE_3700/Vivado/Lab2/1_2_SevenSegment/.Xil/Vivado-12320-DESKTOP-RQADDVB/dcp/SevenSegment_wrapper_early.xdc]
Parsing XDC File [C:/ECE_3700/Vivado/Lab2/1_2_SevenSegment/.Xil/Vivado-12320-DESKTOP-RQADDVB/dcp/SevenSegment_wrapper.xdc]
Finished Parsing XDC File [C:/ECE_3700/Vivado/Lab2/1_2_SevenSegment/.Xil/Vivado-12320-DESKTOP-RQADDVB/dcp/SevenSegment_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 1529.703 ; gain = 0.043
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1529.703 ; gain = 0.043
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:52 ; elapsed = 00:01:29 . Memory (MB): peak = 1630.488 ; gain = 736.145
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A4DEDFA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183A4DEDFA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4DEDFA
set_property PROGRAM.FILE {C:/ECE_3700/Vivado/Lab2/1_2_SevenSegment/1_2_SevenSegment.runs/impl_1/SevenSegment_wrapper.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/ECE_3700/Vivado/Lab2/1_2_SevenSegment/1_2_SevenSegment.runs/impl_1/SevenSegment_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A4DEDFA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4DEDFA
set_property PROGRAM.FILE {C:/ECE_3700/Vivado/Lab2/1_2_SevenSegment/1_2_SevenSegment.runs/impl_1/SevenSegment_wrapper.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/ECE_3700/Vivado/Lab2/1_2_SevenSegment/1_2_SevenSegment.runs/impl_1/SevenSegment_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A4DEDFA
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 10 13:18:57 2018...
