13:33:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\dev\fpga_proj\_mini\manoCPU\_ref\lab16_new\data_mover_bram_lab_vitis\temp_xsdb_launch_script.tcl
13:33:56 INFO  : Registering command handlers for Vitis TCF services
13:33:56 INFO  : Platform repository initialization has completed.
13:33:58 INFO  : XSCT server has started successfully.
13:33:58 INFO  : plnx-install-location is set to ''
13:33:58 INFO  : Successfully done setting XSCT server connection channel  
13:33:58 INFO  : Successfully done setting workspace for the tool. 
13:33:58 INFO  : Successfully done query RDI_DATADIR 
13:34:52 INFO  : Result from executing command 'getProjects': design_1_wrapper
13:34:52 INFO  : Result from executing command 'getPlatforms': 
13:34:52 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:34:52 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
13:35:03 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
13:36:02 INFO  : Result from executing command 'getProjects': design_1_wrapper
13:36:02 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/dev/fpga_proj/_mini/manoCPU/_ref/lab16_new/data_mover_bram_lab_vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
13:36:02 INFO  : Checking for BSP changes to sync application flags for project 'data_mover_bram_lab_app'...
13:36:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
13:36:23 INFO  : 'jtag frequency' command is executed.
13:36:23 INFO  : Context for 'APU' is selected.
13:36:23 INFO  : System reset is completed.
13:36:26 INFO  : 'after 3000' command is executed.
13:36:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
13:36:28 INFO  : Device configured successfully with "C:/dev/fpga_proj/_mini/manoCPU/_ref/lab16_new/data_mover_bram_lab_vitis/data_mover_bram_lab_app/_ide/bitstream/design_1_wrapper.bit"
13:36:28 INFO  : Context for 'APU' is selected.
13:36:29 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_mini/manoCPU/_ref/lab16_new/data_mover_bram_lab_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:36:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:29 INFO  : Context for 'APU' is selected.
13:36:29 INFO  : Sourcing of 'C:/dev/fpga_proj/_mini/manoCPU/_ref/lab16_new/data_mover_bram_lab_vitis/data_mover_bram_lab_app/_ide/psinit/ps7_init.tcl' is done.
13:36:30 INFO  : 'ps7_init' command is executed.
13:36:30 INFO  : 'ps7_post_config' command is executed.
13:36:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:30 INFO  : The application 'C:/dev/fpga_proj/_mini/manoCPU/_ref/lab16_new/data_mover_bram_lab_vitis/data_mover_bram_lab_app/Debug/data_mover_bram_lab_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:36:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_mini/manoCPU/_ref/lab16_new/data_mover_bram_lab_vitis/data_mover_bram_lab_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_mini/manoCPU/_ref/lab16_new/data_mover_bram_lab_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_mini/manoCPU/_ref/lab16_new/data_mover_bram_lab_vitis/data_mover_bram_lab_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_mini/manoCPU/_ref/lab16_new/data_mover_bram_lab_vitis/data_mover_bram_lab_app/Debug/data_mover_bram_lab_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:31 INFO  : 'con' command is executed.
13:36:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:36:31 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_mini\manoCPU\_ref\lab16_new\data_mover_bram_lab_vitis\data_mover_bram_lab_app_system\_ide\scripts\debugger_data_mover_bram_lab_app-default.tcl'
