# FIR-Filter
Simple FIR Filter Simulation in Verilog


![](https://github.com/RBahrami/FIR-Filter/blob/main/Signals%200.2.png)
