$date
	Fri May 16 13:06:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mult4_tb $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " in_1 $end
$var wire 1 # in_2 $end
$var wire 1 $ rst $end
$var parameter 1 % S0 $end
$var parameter 1 & S1 $end
$var reg 1 ' next_state $end
$var reg 1 ( out_o $end
$var reg 1 ) state $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
1&
0%
$end
#0
$dumpvars
0)
1(
0'
1$
0#
0"
0!
$end
#5
1!
#10
0!
#12
0$
#15
1!
#20
0(
1#
1"
0!
#25
1!
#30
1(
0#
0"
0!
#35
1!
#40
0!
#45
1!
#50
0(
1'
1"
0!
#55
1)
1!
#60
1#
0"
0!
#65
1!
#70
0'
0#
0!
#75
1(
0)
1!
#80
0!
#85
1!
#90
0!
#95
1!
