

================================================================
== Vitis HLS Report for 'conv3_Pipeline_IN_ROW_COL'
================================================================
* Date:           Fri Nov  3 02:32:57 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.278 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   258412|   258412|  2.584 ms|  2.584 ms|  258412|  258412|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- IN_ROW_COL  |   258410|   258410|        30|         19|         19|  13600|       yes|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 19, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 19, D = 31, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 22 31 28 23 24 25 29 20 26 21 27 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 
20 --> 26 
21 --> 27 
22 --> 31 
23 --> 24 
24 --> 25 
25 --> 29 
26 --> 21 
27 --> 30 
28 --> 23 
29 --> 20 
30 --> 
31 --> 28 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 32 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 33 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten25 = alloca i32 1"   --->   Operation 34 'alloca' 'indvar_flatten25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 35 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten81 = alloca i32 1"   --->   Operation 36 'alloca' 'indvar_flatten81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten81"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten25"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %r"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %col"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body84"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.67>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%r_2 = load i3 %r"   --->   Operation 43 'load' 'r_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten25_load = load i10 %indvar_flatten25" [src/conv3.cpp:40]   --->   Operation 44 'load' 'indvar_flatten25_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten81_load = load i14 %indvar_flatten81" [src/conv3.cpp:38]   --->   Operation 45 'load' 'indvar_flatten81_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.83ns)   --->   "%icmp_ln38 = icmp_eq  i14 %indvar_flatten81_load, i14 13600" [src/conv3.cpp:38]   --->   Operation 46 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.83ns)   --->   "%add_ln38_25 = add i14 %indvar_flatten81_load, i14 1" [src/conv3.cpp:38]   --->   Operation 47 'add' 'add_ln38_25' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.inc118, void %RELU.0.i.preheader.exitStub" [src/conv3.cpp:38]   --->   Operation 48 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%col_load = load i8 %col" [src/conv3.cpp:42]   --->   Operation 49 'load' 'col_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [src/conv3.cpp:38]   --->   Operation 50 'load' 'i_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.78ns)   --->   "%add_ln38 = add i6 %i_load, i6 1" [src/conv3.cpp:38]   --->   Operation 51 'add' 'add_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.78ns)   --->   "%icmp_ln40 = icmp_eq  i10 %indvar_flatten25_load, i10 425" [src/conv3.cpp:40]   --->   Operation 52 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.20ns)   --->   "%select_ln38 = select i1 %icmp_ln40, i3 0, i3 %r_2" [src/conv3.cpp:38]   --->   Operation 53 'select' 'select_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.38ns)   --->   "%select_ln38_1 = select i1 %icmp_ln40, i6 %add_ln38, i6 %i_load" [src/conv3.cpp:38]   --->   Operation 54 'select' 'select_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i6 %select_ln38_1" [src/conv3.cpp:55]   --->   Operation 55 'zext' 'zext_ln55' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln38_1, i3 0" [src/conv3.cpp:55]   --->   Operation 56 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i9 %tmp_4" [src/conv3.cpp:55]   --->   Operation 57 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.77ns)   --->   "%add_ln55_65 = add i10 %zext_ln55_1, i10 %zext_ln55" [src/conv3.cpp:55]   --->   Operation 58 'add' 'add_ln55_65' <Predicate = (!icmp_ln38)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i6 %select_ln38_1" [src/conv3.cpp:38]   --->   Operation 59 'zext' 'zext_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.23ns)   --->   "%mul_ln38 = mul i11 %zext_ln38, i11 25" [src/conv3.cpp:38]   --->   Operation 60 'mul' 'mul_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%select_ln38_2_cast1 = zext i11 %mul_ln38" [src/conv3.cpp:38]   --->   Operation 61 'zext' 'select_ln38_2_cast1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%empty_214 = trunc i11 %mul_ln38" [src/conv3.cpp:38]   --->   Operation 62 'trunc' 'empty_214' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr = getelementptr i18 %weight_buffer_0, i64 0, i64 %select_ln38_2_cast1" [src/conv3.cpp:38]   --->   Operation 63 'getelementptr' 'weight_buffer_0_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (1.23ns)   --->   "%weight_buffer_0_load = load i10 %weight_buffer_0_addr" [src/conv3.cpp:38]   --->   Operation 64 'load' 'weight_buffer_0_load' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_2 : Operation 65 [1/1] (0.78ns)   --->   "%add_ln38_1 = add i10 %empty_214, i10 1" [src/conv3.cpp:38]   --->   Operation 65 'add' 'add_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%add_ln38_1_cast = zext i10 %add_ln38_1" [src/conv3.cpp:38]   --->   Operation 66 'zext' 'add_ln38_1_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_1 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_1_cast" [src/conv3.cpp:38]   --->   Operation 67 'getelementptr' 'weight_buffer_0_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_1 = load i10 %weight_buffer_0_addr_1" [src/conv3.cpp:38]   --->   Operation 68 'load' 'weight_buffer_0_load_1' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%xor_ln38 = xor i1 %icmp_ln40, i1 1" [src/conv3.cpp:38]   --->   Operation 69 'xor' 'xor_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.76ns)   --->   "%icmp_ln42 = icmp_eq  i8 %col_load, i8 255" [src/conv3.cpp:42]   --->   Operation 70 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln38 = and i1 %icmp_ln42, i1 %xor_ln38" [src/conv3.cpp:38]   --->   Operation 71 'and' 'and_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.67ns)   --->   "%indvars_iv_next606_dup = add i3 %select_ln38, i3 1" [src/conv3.cpp:38]   --->   Operation 72 'add' 'indvars_iv_next606_dup' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln40)   --->   "%or_ln40 = or i1 %and_ln38, i1 %icmp_ln40" [src/conv3.cpp:40]   --->   Operation 73 'or' 'or_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln40 = select i1 %or_ln40, i8 0, i8 %col_load" [src/conv3.cpp:40]   --->   Operation 74 'select' 'select_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.20ns)   --->   "%select_ln40_1 = select i1 %and_ln38, i3 %indvars_iv_next606_dup, i3 %select_ln38" [src/conv3.cpp:40]   --->   Operation 75 'select' 'select_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i3 %select_ln40_1" [src/conv3.cpp:55]   --->   Operation 76 'zext' 'zext_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.78ns)   --->   "%add_ln55_66 = add i10 %add_ln55_65, i10 %zext_ln55_2" [src/conv3.cpp:55]   --->   Operation 77 'add' 'add_ln55_66' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i10 %add_ln55_66" [src/conv3.cpp:55]   --->   Operation 78 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln55, i7 0" [src/conv3.cpp:55]   --->   Operation 79 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln55_66, i1 0" [src/conv3.cpp:55]   --->   Operation 80 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i11 %p_shl2" [src/conv3.cpp:55]   --->   Operation 81 'zext' 'zext_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.85ns)   --->   "%add_ln55_67 = add i16 %p_shl1, i16 %zext_ln55_3" [src/conv3.cpp:55]   --->   Operation 82 'add' 'add_ln55_67' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %select_ln40" [src/conv3.cpp:42]   --->   Operation 83 'zext' 'zext_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i8 %select_ln40" [src/conv3.cpp:42]   --->   Operation 84 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.76ns)   --->   "%icmp_ln42_2 = icmp_ult  i8 %select_ln40, i8 130" [src/conv3.cpp:42]   --->   Operation 85 'icmp' 'icmp_ln42_2' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.76ns)   --->   "%add_ln42 = add i8 %select_ln40, i8 126" [src/conv3.cpp:42]   --->   Operation 86 'add' 'add_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.39ns)   --->   "%select_ln42 = select i1 %icmp_ln42_2, i8 %select_ln40, i8 %add_ln42" [src/conv3.cpp:42]   --->   Operation 87 'select' 'select_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln55_12 = zext i8 %select_ln42" [src/conv3.cpp:55]   --->   Operation 88 'zext' 'zext_ln55_12' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.85ns)   --->   "%add_ln55_76 = add i16 %add_ln55_67, i16 %zext_ln55_12" [src/conv3.cpp:55]   --->   Operation 89 'add' 'add_ln55_76' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln55_13 = zext i16 %add_ln55_76" [src/conv3.cpp:55]   --->   Operation 90 'zext' 'zext_ln55_13' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_355 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_13" [src/conv3.cpp:55]   --->   Operation 91 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_355' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_360 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_13" [src/conv3.cpp:55]   --->   Operation 92 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_360' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.76ns)   --->   "%icmp_ln42_1 = icmp_ugt  i8 %select_ln40, i8 129" [src/conv3.cpp:42]   --->   Operation 93 'icmp' 'icmp_ln42_1' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln40_1, i7 %trunc_ln42" [src/conv3.cpp:40]   --->   Operation 94 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_61_cast = zext i10 %tmp_6" [src/conv3.cpp:40]   --->   Operation 95 'zext' 'tmp_61_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365 = getelementptr i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 0, i64 %tmp_61_cast" [src/conv3.cpp:40]   --->   Operation 96 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366 = getelementptr i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 0, i64 %tmp_61_cast" [src/conv3.cpp:40]   --->   Operation 97 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln40, i32 7" [src/conv3.cpp:42]   --->   Operation 98 'bitselect' 'tmp' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_355" [src/conv3.cpp:55]   --->   Operation 99 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 100 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_360" [src/conv3.cpp:55]   --->   Operation 100 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 101 [1/1] (0.76ns)   --->   "%add_ln53 = add i8 %select_ln40, i8 1" [src/conv3.cpp:53]   --->   Operation 101 'add' 'add_ln53' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.77ns)   --->   "%add_ln55_60 = add i7 %trunc_ln42, i7 1" [src/conv3.cpp:55]   --->   Operation 102 'add' 'add_ln55_60' <Predicate = (!icmp_ln38)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln40_1, i7 %add_ln55_60" [src/conv3.cpp:40]   --->   Operation 103 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_62_cast = zext i10 %tmp_8" [src/conv3.cpp:40]   --->   Operation 104 'zext' 'tmp_62_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369 = getelementptr i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 0, i64 %tmp_62_cast" [src/conv3.cpp:40]   --->   Operation 105 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370 = getelementptr i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 0, i64 %tmp_62_cast" [src/conv3.cpp:40]   --->   Operation 106 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln53, i32 7" [src/conv3.cpp:55]   --->   Operation 107 'bitselect' 'tmp_12' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.76ns)   --->   "%icmp_ln55_1 = icmp_ult  i8 %add_ln53, i8 130" [src/conv3.cpp:55]   --->   Operation 108 'icmp' 'icmp_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.76ns)   --->   "%add_ln55_81 = add i8 %select_ln40, i8 127" [src/conv3.cpp:55]   --->   Operation 109 'add' 'add_ln55_81' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.39ns)   --->   "%select_ln55 = select i1 %icmp_ln55_1, i8 %add_ln53, i8 %add_ln55_81" [src/conv3.cpp:55]   --->   Operation 110 'select' 'select_ln55' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln55_18 = zext i8 %select_ln55" [src/conv3.cpp:55]   --->   Operation 111 'zext' 'zext_ln55_18' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.85ns)   --->   "%add_ln55_82 = add i16 %add_ln55_67, i16 %zext_ln55_18" [src/conv3.cpp:55]   --->   Operation 112 'add' 'add_ln55_82' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln55_19 = zext i16 %add_ln55_82" [src/conv3.cpp:55]   --->   Operation 113 'zext' 'zext_ln55_19' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_371 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_19" [src/conv3.cpp:55]   --->   Operation 114 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_371' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_376 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_19" [src/conv3.cpp:55]   --->   Operation 115 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_376' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.76ns)   --->   "%icmp_ln55 = icmp_ugt  i8 %add_ln53, i8 129" [src/conv3.cpp:55]   --->   Operation 116 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_371" [src/conv3.cpp:55]   --->   Operation 117 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 118 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_376" [src/conv3.cpp:55]   --->   Operation 118 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 119 [1/1] (0.76ns)   --->   "%add_ln53_1 = add i9 %zext_ln42, i9 2" [src/conv3.cpp:53]   --->   Operation 119 'add' 'add_ln53_1' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.76ns)   --->   "%add_ln55_61 = add i8 %select_ln40, i8 2" [src/conv3.cpp:55]   --->   Operation 120 'add' 'add_ln55_61' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln55_61, i32 7" [src/conv3.cpp:55]   --->   Operation 121 'bitselect' 'tmp_15' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.77ns)   --->   "%icmp_ln55_2 = icmp_ult  i9 %add_ln53_1, i9 130" [src/conv3.cpp:55]   --->   Operation 122 'icmp' 'icmp_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_2)   --->   "%xor_ln55 = xor i8 %select_ln40, i8 128" [src/conv3.cpp:55]   --->   Operation 123 'xor' 'xor_ln55' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_2)   --->   "%sext_ln55_35 = sext i8 %xor_ln55" [src/conv3.cpp:55]   --->   Operation 124 'sext' 'sext_ln55_35' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln55_2 = select i1 %icmp_ln55_2, i9 %add_ln53_1, i9 %sext_ln55_35" [src/conv3.cpp:55]   --->   Operation 125 'select' 'select_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln55_30 = zext i9 %add_ln53_1" [src/conv3.cpp:55]   --->   Operation 126 'zext' 'zext_ln55_30' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (2.14ns)   --->   "%mul_ln55_75 = mul i19 %zext_ln55_30, i19 1009" [src/conv3.cpp:55]   --->   Operation 127 'mul' 'mul_ln55_75' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln55_75, i32 17" [src/conv3.cpp:55]   --->   Operation 128 'bitselect' 'tmp_16' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.76ns)   --->   "%add_ln55_63 = add i9 %zext_ln42, i9 3" [src/conv3.cpp:55]   --->   Operation 129 'add' 'add_ln55_63' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.76ns)   --->   "%add_ln55_64 = add i8 %select_ln40, i8 3" [src/conv3.cpp:55]   --->   Operation 130 'add' 'add_ln55_64' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln55_37 = zext i9 %add_ln55_63" [src/conv3.cpp:55]   --->   Operation 131 'zext' 'zext_ln55_37' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (2.14ns)   --->   "%mul_ln55_76 = mul i19 %zext_ln55_37, i19 1009" [src/conv3.cpp:55]   --->   Operation 132 'mul' 'mul_ln55_76' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln55_76, i32 17" [src/conv3.cpp:55]   --->   Operation 133 'bitselect' 'tmp_51' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.76ns)   --->   "%add_ln53_2 = add i9 %zext_ln42, i9 4" [src/conv3.cpp:53]   --->   Operation 134 'add' 'add_ln53_2' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln55_44 = zext i9 %add_ln53_2" [src/conv3.cpp:55]   --->   Operation 135 'zext' 'zext_ln55_44' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (2.14ns)   --->   "%mul_ln55_77 = mul i19 %zext_ln55_44, i19 1009" [src/conv3.cpp:55]   --->   Operation 136 'mul' 'mul_ln55_77' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln55_77, i32 17" [src/conv3.cpp:55]   --->   Operation 137 'bitselect' 'tmp_53' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 138 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:58]   --->   Operation 138 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_2 : Operation 139 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:58]   --->   Operation 139 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_2 : Operation 140 [1/1] (0.76ns)   --->   "%add_ln53_3 = add i9 %zext_ln42, i9 5" [src/conv3.cpp:53]   --->   Operation 140 'add' 'add_ln53_3' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [13/13] (1.53ns)   --->   "%urem_ln55 = urem i9 %add_ln53_3, i9 130" [src/conv3.cpp:55]   --->   Operation 141 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln55_51 = zext i9 %add_ln53_3" [src/conv3.cpp:55]   --->   Operation 142 'zext' 'zext_ln55_51' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (2.14ns)   --->   "%mul_ln55_78 = mul i19 %zext_ln55_51, i19 1009" [src/conv3.cpp:55]   --->   Operation 143 'mul' 'mul_ln55_78' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln55_78, i32 17" [src/conv3.cpp:55]   --->   Operation 144 'bitselect' 'tmp_79' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 145 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:58]   --->   Operation 145 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_2 : Operation 146 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:58]   --->   Operation 146 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp, void %V32.i.i25.i.i85.case.071, void %V32.i.i25.i.i85.case.172" [src/conv3.cpp:58]   --->   Operation 147 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.78ns)   --->   "%add_ln40 = add i10 %indvar_flatten25_load, i10 1" [src/conv3.cpp:40]   --->   Operation 148 'add' 'add_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.40ns)   --->   "%select_ln40_6 = select i1 %icmp_ln40, i10 1, i10 %add_ln40" [src/conv3.cpp:40]   --->   Operation 149 'select' 'select_ln40_6' <Predicate = (!icmp_ln38)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln42 = store i14 %add_ln38_25, i14 %indvar_flatten81" [src/conv3.cpp:42]   --->   Operation 150 'store' 'store_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_2 : Operation 151 [1/1] (0.42ns)   --->   "%store_ln42 = store i6 %select_ln38_1, i6 %i" [src/conv3.cpp:42]   --->   Operation 151 'store' 'store_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_2 : Operation 152 [1/1] (0.42ns)   --->   "%store_ln42 = store i10 %select_ln40_6, i10 %indvar_flatten25" [src/conv3.cpp:42]   --->   Operation 152 'store' 'store_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_2 : Operation 153 [1/1] (0.42ns)   --->   "%store_ln42 = store i3 %select_ln40_1, i3 %r" [src/conv3.cpp:42]   --->   Operation 153 'store' 'store_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_2 : Operation 154 [1/1] (0.42ns)   --->   "%store_ln42 = store i8 %add_ln55_64, i8 %col" [src/conv3.cpp:42]   --->   Operation 154 'store' 'store_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body84" [src/conv3.cpp:42]   --->   Operation 155 'br' 'br_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.18>
ST_3 : Operation 156 [1/2] (1.23ns)   --->   "%weight_buffer_0_load = load i10 %weight_buffer_0_addr" [src/conv3.cpp:38]   --->   Operation 156 'load' 'weight_buffer_0_load' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i18 %weight_buffer_0_load" [src/conv3.cpp:38]   --->   Operation 157 'sext' 'sext_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 158 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_1 = load i10 %weight_buffer_0_addr_1" [src/conv3.cpp:38]   --->   Operation 158 'load' 'weight_buffer_0_load_1' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i18 %weight_buffer_0_load_1" [src/conv3.cpp:38]   --->   Operation 159 'sext' 'sext_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.78ns)   --->   "%add_ln38_2 = add i10 %empty_214, i10 2" [src/conv3.cpp:38]   --->   Operation 160 'add' 'add_ln38_2' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%add_ln38_2_cast = zext i10 %add_ln38_2" [src/conv3.cpp:38]   --->   Operation 161 'zext' 'add_ln38_2_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_2 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_2_cast" [src/conv3.cpp:38]   --->   Operation 162 'getelementptr' 'weight_buffer_0_addr_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 163 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_2 = load i10 %weight_buffer_0_addr_2" [src/conv3.cpp:38]   --->   Operation 163 'load' 'weight_buffer_0_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_3 : Operation 164 [1/1] (0.78ns)   --->   "%add_ln38_3 = add i10 %empty_214, i10 3" [src/conv3.cpp:38]   --->   Operation 164 'add' 'add_ln38_3' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%add_ln38_3_cast = zext i10 %add_ln38_3" [src/conv3.cpp:38]   --->   Operation 165 'zext' 'add_ln38_3_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_3 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_3_cast" [src/conv3.cpp:38]   --->   Operation 166 'getelementptr' 'weight_buffer_0_addr_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 167 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_3 = load i10 %weight_buffer_0_addr_3" [src/conv3.cpp:38]   --->   Operation 167 'load' 'weight_buffer_0_load_3' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_3 : Operation 168 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_355" [src/conv3.cpp:55]   --->   Operation 168 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 169 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_360" [src/conv3.cpp:55]   --->   Operation 169 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 170 [1/1] (0.42ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368, i1 %icmp_ln42_1" [src/conv3.cpp:55]   --->   Operation 170 'mux' 'tmp_1' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i32 %tmp_1" [src/conv3.cpp:55]   --->   Operation 171 'sext' 'sext_ln55' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : [1/1] (1.37ns)   --->   Input mux for Operation 172 '%mul_ln55 = mul i49 %sext_ln55, i49 %sext_ln38'
ST_3 : Operation 172 [1/1] (2.04ns)   --->   "%mul_ln55 = mul i49 %sext_ln55, i49 %sext_ln38" [src/conv3.cpp:55]   --->   Operation 172 'mul' 'mul_ln55' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_371" [src/conv3.cpp:55]   --->   Operation 173 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 174 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_376" [src/conv3.cpp:55]   --->   Operation 174 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 175 [1/1] (0.42ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382, i1 %icmp_ln55" [src/conv3.cpp:55]   --->   Operation 175 'mux' 'tmp_3' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i32 %tmp_3" [src/conv3.cpp:55]   --->   Operation 176 'sext' 'sext_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %mul_ln55, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 177 'partselect' 'tmp_13' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_13, i25 0" [src/conv3.cpp:55]   --->   Operation 178 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : [1/1] (1.37ns)   --->   Input mux for Operation 179 '%mul_ln55_1 = mul i49 %sext_ln55_1, i49 %sext_ln38_1'
ST_3 : Operation 179 [1/1] (2.04ns)   --->   "%mul_ln55_1 = mul i49 %sext_ln55_1, i49 %sext_ln38_1" [src/conv3.cpp:55]   --->   Operation 179 'mul' 'mul_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (1.09ns)   --->   "%add_ln55 = add i49 %shl_ln1, i49 %mul_ln55_1" [src/conv3.cpp:55]   --->   Operation 180 'add' 'add_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.77ns)   --->   "%add_ln55_62 = add i7 %trunc_ln42, i7 2" [src/conv3.cpp:55]   --->   Operation 181 'add' 'add_ln55_62' <Predicate = (!icmp_ln38)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln40_1, i7 %add_ln55_62" [src/conv3.cpp:40]   --->   Operation 182 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_64_cast = zext i10 %tmp_14" [src/conv3.cpp:40]   --->   Operation 183 'zext' 'tmp_64_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383 = getelementptr i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 0, i64 %tmp_64_cast" [src/conv3.cpp:40]   --->   Operation 184 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384 = getelementptr i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 0, i64 %tmp_64_cast" [src/conv3.cpp:40]   --->   Operation 185 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln55_24 = zext i9 %select_ln55_2" [src/conv3.cpp:55]   --->   Operation 186 'zext' 'zext_ln55_24' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.85ns)   --->   "%add_ln55_87 = add i16 %add_ln55_67, i16 %zext_ln55_24" [src/conv3.cpp:55]   --->   Operation 187 'add' 'add_ln55_87' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln55_25 = zext i16 %add_ln55_87" [src/conv3.cpp:55]   --->   Operation 188 'zext' 'zext_ln55_25' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_385 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_25" [src/conv3.cpp:55]   --->   Operation 189 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_385' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_390 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_25" [src/conv3.cpp:55]   --->   Operation 190 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_390' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 191 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_385" [src/conv3.cpp:55]   --->   Operation 191 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 192 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_390" [src/conv3.cpp:55]   --->   Operation 192 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 193 'partselect' 'tmp_49' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.77ns)   --->   "%icmp_ln55_3 = icmp_ult  i9 %add_ln55_63, i9 130" [src/conv3.cpp:55]   --->   Operation 194 'icmp' 'icmp_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.76ns)   --->   "%add_ln55_92 = add i9 %zext_ln42, i9 385" [src/conv3.cpp:55]   --->   Operation 195 'add' 'add_ln55_92' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.39ns)   --->   "%select_ln55_3 = select i1 %icmp_ln55_3, i9 %add_ln55_63, i9 %add_ln55_92" [src/conv3.cpp:55]   --->   Operation 196 'select' 'select_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln55_31 = zext i9 %select_ln55_3" [src/conv3.cpp:55]   --->   Operation 197 'zext' 'zext_ln55_31' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.85ns)   --->   "%add_ln55_93 = add i16 %add_ln55_67, i16 %zext_ln55_31" [src/conv3.cpp:55]   --->   Operation 198 'add' 'add_ln55_93' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln55_32 = zext i16 %add_ln55_93" [src/conv3.cpp:55]   --->   Operation 199 'zext' 'zext_ln55_32' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_397 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_32" [src/conv3.cpp:55]   --->   Operation 200 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_397' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_402 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_32" [src/conv3.cpp:55]   --->   Operation 201 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_402' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 202 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_397" [src/conv3.cpp:55]   --->   Operation 202 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 203 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_402" [src/conv3.cpp:55]   --->   Operation 203 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 204 [1/1] (0.77ns)   --->   "%icmp_ln55_4 = icmp_ult  i9 %add_ln53_2, i9 130" [src/conv3.cpp:55]   --->   Operation 204 'icmp' 'icmp_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.76ns)   --->   "%add_ln55_98 = add i9 %zext_ln42, i9 386" [src/conv3.cpp:55]   --->   Operation 205 'add' 'add_ln55_98' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.39ns)   --->   "%select_ln55_4 = select i1 %icmp_ln55_4, i9 %add_ln53_2, i9 %add_ln55_98" [src/conv3.cpp:55]   --->   Operation 206 'select' 'select_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 207 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:58]   --->   Operation 207 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_3 : Operation 208 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:58]   --->   Operation 208 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_3 : Operation 209 [1/1] (0.42ns)   --->   "%tmp_s = mux i24 @_ssdm_op_Mux.ap_auto.2i24.i1, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422, i1 %tmp" [src/conv3.cpp:58]   --->   Operation 209 'mux' 'tmp_s' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.37ns)   --->   Input mux for Operation 210 '%mul_ln55_25 = mul i49 %sext_ln55_1, i49 %sext_ln38'
ST_3 : Operation 210 [1/1] (2.04ns)   --->   "%mul_ln55_25 = mul i49 %sext_ln55_1, i49 %sext_ln38" [src/conv3.cpp:55]   --->   Operation 210 'mul' 'mul_ln55_25' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %mul_ln55_25, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 211 'partselect' 'tmp_76' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 212 [12/13] (1.53ns)   --->   "%urem_ln55 = urem i9 %add_ln53_3, i9 130" [src/conv3.cpp:55]   --->   Operation 212 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:58]   --->   Operation 213 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_3 : Operation 214 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:58]   --->   Operation 214 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_3 : Operation 215 [1/1] (0.42ns)   --->   "%tmp_38 = mux i24 @_ssdm_op_Mux.ap_auto.2i24.i1, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314, i1 %tmp_12" [src/conv3.cpp:58]   --->   Operation 215 'mux' 'tmp_38' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.76ns)   --->   "%add_ln53_4 = add i9 %zext_ln42, i9 6" [src/conv3.cpp:53]   --->   Operation 216 'add' 'add_ln53_4' <Predicate = (!icmp_ln38)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [13/13] (1.53ns)   --->   "%urem_ln55_1 = urem i9 %add_ln53_4, i9 130" [src/conv3.cpp:55]   --->   Operation 217 'urem' 'urem_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln55_58 = zext i9 %add_ln53_4" [src/conv3.cpp:55]   --->   Operation 218 'zext' 'zext_ln55_58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (2.14ns)   --->   "%mul_ln55_79 = mul i19 %zext_ln55_58, i19 1009" [src/conv3.cpp:55]   --->   Operation 219 'mul' 'mul_ln55_79' <Predicate = (!icmp_ln38)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln55_79, i32 17" [src/conv3.cpp:55]   --->   Operation 220 'bitselect' 'tmp_106' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 221 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:58]   --->   Operation 221 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_3 : Operation 222 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:58]   --->   Operation 222 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.095, void %V32.i.i25.i.i85.1.case.196" [src/conv3.cpp:58]   --->   Operation 223 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.27>
ST_4 : Operation 224 [1/1] (0.67ns)   --->   "%indvars_iv_next606 = add i3 %r_2, i3 1"   --->   Operation 224 'add' 'indvars_iv_next606' <Predicate = (!icmp_ln40 & !and_ln38)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_2 = load i10 %weight_buffer_0_addr_2" [src/conv3.cpp:38]   --->   Operation 225 'load' 'weight_buffer_0_load_2' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln38_2 = sext i18 %weight_buffer_0_load_2" [src/conv3.cpp:38]   --->   Operation 226 'sext' 'sext_ln38_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 227 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_3 = load i10 %weight_buffer_0_addr_3" [src/conv3.cpp:38]   --->   Operation 227 'load' 'weight_buffer_0_load_3' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln38_3 = sext i18 %weight_buffer_0_load_3" [src/conv3.cpp:38]   --->   Operation 228 'sext' 'sext_ln38_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.78ns)   --->   "%add_ln38_4 = add i10 %empty_214, i10 4" [src/conv3.cpp:38]   --->   Operation 229 'add' 'add_ln38_4' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%add_ln38_4_cast = zext i10 %add_ln38_4" [src/conv3.cpp:38]   --->   Operation 230 'zext' 'add_ln38_4_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_4 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_4_cast" [src/conv3.cpp:38]   --->   Operation 231 'getelementptr' 'weight_buffer_0_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 232 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_4 = load i10 %weight_buffer_0_addr_4" [src/conv3.cpp:38]   --->   Operation 232 'load' 'weight_buffer_0_load_4' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_4 : Operation 233 [1/1] (0.78ns)   --->   "%add_ln38_5 = add i10 %empty_214, i10 5" [src/conv3.cpp:38]   --->   Operation 233 'add' 'add_ln38_5' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%add_ln38_5_cast = zext i10 %add_ln38_5" [src/conv3.cpp:38]   --->   Operation 234 'zext' 'add_ln38_5_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_5 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_5_cast" [src/conv3.cpp:38]   --->   Operation 235 'getelementptr' 'weight_buffer_0_addr_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 236 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_5 = load i10 %weight_buffer_0_addr_5" [src/conv3.cpp:38]   --->   Operation 236 'load' 'weight_buffer_0_load_5' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_4 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_68)   --->   "%select_ln38_2 = select i1 %icmp_ln40, i3 1, i3 %indvars_iv_next606" [src/conv3.cpp:38]   --->   Operation 237 'select' 'select_ln38_2' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.67ns)   --->   "%indvars_iv_next606_mid1 = add i3 %select_ln38, i3 2" [src/conv3.cpp:38]   --->   Operation 238 'add' 'indvars_iv_next606_mid1' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_68)   --->   "%select_ln40_2 = select i1 %and_ln38, i3 %indvars_iv_next606_mid1, i3 %select_ln38_2" [src/conv3.cpp:40]   --->   Operation 239 'select' 'select_ln40_2' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_68)   --->   "%zext_ln55_4 = zext i3 %select_ln40_2" [src/conv3.cpp:55]   --->   Operation 240 'zext' 'zext_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln55_68 = add i10 %add_ln55_65, i10 %zext_ln55_4" [src/conv3.cpp:55]   --->   Operation 241 'add' 'add_ln55_68' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i10 %add_ln55_68" [src/conv3.cpp:55]   --->   Operation 242 'trunc' 'trunc_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln55_1, i7 0" [src/conv3.cpp:55]   --->   Operation 243 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln55_68, i1 0" [src/conv3.cpp:55]   --->   Operation 244 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln55_5 = zext i11 %p_shl4" [src/conv3.cpp:55]   --->   Operation 245 'zext' 'zext_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.85ns)   --->   "%add_ln55_69 = add i16 %p_shl3, i16 %zext_ln55_5" [src/conv3.cpp:55]   --->   Operation 246 'add' 'add_ln55_69' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (0.85ns)   --->   "%add_ln55_77 = add i16 %add_ln55_69, i16 %zext_ln55_12" [src/conv3.cpp:55]   --->   Operation 247 'add' 'add_ln55_77' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln55_14 = zext i16 %add_ln55_77" [src/conv3.cpp:55]   --->   Operation 248 'zext' 'zext_ln55_14' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_356 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_14" [src/conv3.cpp:55]   --->   Operation 249 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_356' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_361 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_14" [src/conv3.cpp:55]   --->   Operation 250 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_361' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 251 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_385" [src/conv3.cpp:55]   --->   Operation 251 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 252 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_390" [src/conv3.cpp:55]   --->   Operation 252 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 253 [1/1] (0.42ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396, i1 %tmp_16" [src/conv3.cpp:55]   --->   Operation 253 'mux' 'tmp_5' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln55_2 = sext i32 %tmp_5" [src/conv3.cpp:55]   --->   Operation 254 'sext' 'sext_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%shl_ln55_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_49, i25 0" [src/conv3.cpp:55]   --->   Operation 255 'bitconcatenate' 'shl_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : [1/1] (1.37ns)   --->   Input mux for Operation 256 '%mul_ln55_2 = mul i49 %sext_ln55_2, i49 %sext_ln38_2'
ST_4 : Operation 256 [1/1] (2.04ns)   --->   "%mul_ln55_2 = mul i49 %sext_ln55_2, i49 %sext_ln38_2" [src/conv3.cpp:55]   --->   Operation 256 'mul' 'mul_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [1/1] (1.09ns)   --->   "%add_ln55_1 = add i49 %shl_ln55_1, i49 %mul_ln55_2" [src/conv3.cpp:55]   --->   Operation 257 'add' 'add_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_397" [src/conv3.cpp:55]   --->   Operation 258 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 259 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_402" [src/conv3.cpp:55]   --->   Operation 259 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 260 [1/1] (0.42ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408, i1 %tmp_51" [src/conv3.cpp:55]   --->   Operation 260 'mux' 'tmp_7' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln55_3 = sext i32 %tmp_7" [src/conv3.cpp:55]   --->   Operation 261 'sext' 'sext_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_1, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 262 'partselect' 'tmp_52' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln55_2 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_52, i25 0" [src/conv3.cpp:55]   --->   Operation 263 'bitconcatenate' 'shl_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : [1/1] (1.37ns)   --->   Input mux for Operation 264 '%mul_ln55_3 = mul i49 %sext_ln55_3, i49 %sext_ln38_3'
ST_4 : Operation 264 [1/1] (2.04ns)   --->   "%mul_ln55_3 = mul i49 %sext_ln55_3, i49 %sext_ln38_3" [src/conv3.cpp:55]   --->   Operation 264 'mul' 'mul_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (1.09ns)   --->   "%add_ln55_2 = add i49 %shl_ln55_2, i49 %mul_ln55_3" [src/conv3.cpp:55]   --->   Operation 265 'add' 'add_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln55_38 = zext i9 %select_ln55_4" [src/conv3.cpp:55]   --->   Operation 266 'zext' 'zext_ln55_38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.85ns)   --->   "%add_ln55_99 = add i16 %add_ln55_67, i16 %zext_ln55_38" [src/conv3.cpp:55]   --->   Operation 267 'add' 'add_ln55_99' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln55_39 = zext i16 %add_ln55_99" [src/conv3.cpp:55]   --->   Operation 268 'zext' 'zext_ln55_39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_409 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_39" [src/conv3.cpp:55]   --->   Operation 269 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_409' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_414 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_39" [src/conv3.cpp:55]   --->   Operation 270 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_414' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 271 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_409" [src/conv3.cpp:55]   --->   Operation 271 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 272 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_414" [src/conv3.cpp:55]   --->   Operation 272 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_2, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 273 'partselect' 'tmp_54' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 274 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_356" [src/conv3.cpp:55]   --->   Operation 274 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 275 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_361" [src/conv3.cpp:55]   --->   Operation 275 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln55_19 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_76, i25 0" [src/conv3.cpp:55]   --->   Operation 276 'bitconcatenate' 'shl_ln55_19' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : [1/1] (1.37ns)   --->   Input mux for Operation 277 '%mul_ln55_26 = mul i49 %sext_ln55_2, i49 %sext_ln38_1'
ST_4 : Operation 277 [1/1] (2.04ns)   --->   "%mul_ln55_26 = mul i49 %sext_ln55_2, i49 %sext_ln38_1" [src/conv3.cpp:55]   --->   Operation 277 'mul' 'mul_ln55_26' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (1.09ns)   --->   "%add_ln55_20 = add i49 %shl_ln55_19, i49 %mul_ln55_26" [src/conv3.cpp:55]   --->   Operation 278 'add' 'add_ln55_20' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_20, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 279 'partselect' 'tmp_77' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln55_20 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_77, i25 0" [src/conv3.cpp:55]   --->   Operation 280 'bitconcatenate' 'shl_ln55_20' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : [1/1] (1.37ns)   --->   Input mux for Operation 281 '%mul_ln55_27 = mul i49 %sext_ln55_3, i49 %sext_ln38_2'
ST_4 : Operation 281 [1/1] (2.04ns)   --->   "%mul_ln55_27 = mul i49 %sext_ln55_3, i49 %sext_ln38_2" [src/conv3.cpp:55]   --->   Operation 281 'mul' 'mul_ln55_27' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 282 [1/1] (1.09ns)   --->   "%add_ln55_21 = add i49 %shl_ln55_20, i49 %mul_ln55_27" [src/conv3.cpp:55]   --->   Operation 282 'add' 'add_ln55_21' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_21, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 283 'partselect' 'tmp_78' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 284 [11/13] (1.53ns)   --->   "%urem_ln55 = urem i9 %add_ln53_3, i9 130" [src/conv3.cpp:55]   --->   Operation 284 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.37ns)   --->   Input mux for Operation 285 '%mul_ln55_50 = mul i49 %sext_ln55_2, i49 %sext_ln38'
ST_4 : Operation 285 [1/1] (2.04ns)   --->   "%mul_ln55_50 = mul i49 %sext_ln55_2, i49 %sext_ln38" [src/conv3.cpp:55]   --->   Operation 285 'mul' 'mul_ln55_50' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %mul_ln55_50, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 286 'partselect' 'tmp_102' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 287 [12/13] (1.53ns)   --->   "%urem_ln55_1 = urem i9 %add_ln53_4, i9 130" [src/conv3.cpp:55]   --->   Operation 287 'urem' 'urem_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 288 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:58]   --->   Operation 288 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_4 : Operation 289 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:58]   --->   Operation 289 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_4 : Operation 290 [1/1] (0.42ns)   --->   "%tmp_44 = mux i24 @_ssdm_op_Mux.ap_auto.2i24.i1, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292, i1 %tmp_15" [src/conv3.cpp:58]   --->   Operation 290 'mux' 'tmp_44' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.12>
ST_5 : Operation 291 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_4 = load i10 %weight_buffer_0_addr_4" [src/conv3.cpp:38]   --->   Operation 291 'load' 'weight_buffer_0_load_4' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln38_4 = sext i18 %weight_buffer_0_load_4" [src/conv3.cpp:38]   --->   Operation 292 'sext' 'sext_ln38_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 293 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_5 = load i10 %weight_buffer_0_addr_5" [src/conv3.cpp:38]   --->   Operation 293 'load' 'weight_buffer_0_load_5' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln38_5 = sext i18 %weight_buffer_0_load_5" [src/conv3.cpp:38]   --->   Operation 294 'sext' 'sext_ln38_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.78ns)   --->   "%add_ln38_6 = add i10 %empty_214, i10 6" [src/conv3.cpp:38]   --->   Operation 295 'add' 'add_ln38_6' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%add_ln38_6_cast = zext i10 %add_ln38_6" [src/conv3.cpp:38]   --->   Operation 296 'zext' 'add_ln38_6_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_6 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_6_cast" [src/conv3.cpp:38]   --->   Operation 297 'getelementptr' 'weight_buffer_0_addr_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 298 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_6 = load i10 %weight_buffer_0_addr_6" [src/conv3.cpp:38]   --->   Operation 298 'load' 'weight_buffer_0_load_6' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_5 : Operation 299 [1/1] (0.78ns)   --->   "%add_ln38_7 = add i10 %empty_214, i10 7" [src/conv3.cpp:38]   --->   Operation 299 'add' 'add_ln38_7' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%add_ln38_7_cast = zext i10 %add_ln38_7" [src/conv3.cpp:38]   --->   Operation 300 'zext' 'add_ln38_7_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_7 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_7_cast" [src/conv3.cpp:38]   --->   Operation 301 'getelementptr' 'weight_buffer_0_addr_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 302 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_7 = load i10 %weight_buffer_0_addr_7" [src/conv3.cpp:38]   --->   Operation 302 'load' 'weight_buffer_0_load_7' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_5 : Operation 303 [1/1] (0.85ns)   --->   "%add_ln55_83 = add i16 %add_ln55_69, i16 %zext_ln55_18" [src/conv3.cpp:55]   --->   Operation 303 'add' 'add_ln55_83' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln55_20 = zext i16 %add_ln55_83" [src/conv3.cpp:55]   --->   Operation 304 'zext' 'zext_ln55_20' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_372 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_20" [src/conv3.cpp:55]   --->   Operation 305 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_372' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_377 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_20" [src/conv3.cpp:55]   --->   Operation 306 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_377' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.85ns)   --->   "%add_ln55_88 = add i16 %add_ln55_69, i16 %zext_ln55_24" [src/conv3.cpp:55]   --->   Operation 307 'add' 'add_ln55_88' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln55_26 = zext i16 %add_ln55_88" [src/conv3.cpp:55]   --->   Operation 308 'zext' 'zext_ln55_26' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_386 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_26" [src/conv3.cpp:55]   --->   Operation 309 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_386' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_391 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_26" [src/conv3.cpp:55]   --->   Operation 310 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_391' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 311 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_409" [src/conv3.cpp:55]   --->   Operation 311 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 312 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_414" [src/conv3.cpp:55]   --->   Operation 312 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 313 [1/1] (0.42ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420, i1 %tmp_53" [src/conv3.cpp:55]   --->   Operation 313 'mux' 'tmp_9' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln55_4 = sext i32 %tmp_9" [src/conv3.cpp:55]   --->   Operation 314 'sext' 'sext_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%shl_ln55_3 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_54, i25 0" [src/conv3.cpp:55]   --->   Operation 315 'bitconcatenate' 'shl_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : [1/1] (1.37ns)   --->   Input mux for Operation 316 '%mul_ln55_4 = mul i49 %sext_ln55_4, i49 %sext_ln38_4'
ST_5 : Operation 316 [1/1] (2.04ns)   --->   "%mul_ln55_4 = mul i49 %sext_ln55_4, i49 %sext_ln38_4" [src/conv3.cpp:55]   --->   Operation 316 'mul' 'mul_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (1.09ns)   --->   "%add_ln55_3 = add i49 %shl_ln55_3, i49 %mul_ln55_4" [src/conv3.cpp:55]   --->   Operation 317 'add' 'add_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_3, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 318 'partselect' 'tmp_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i24 %tmp_s" [src/conv3.cpp:58]   --->   Operation 319 'sext' 'sext_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i24 %tmp_2" [src/conv3.cpp:58]   --->   Operation 320 'sext' 'sext_ln58_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.93ns)   --->   "%sub_ln58 = sub i25 0, i25 %sext_ln58" [src/conv3.cpp:58]   --->   Operation 321 'sub' 'sub_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (0.94ns)   --->   "%icmp_ln58 = icmp_eq  i25 %sext_ln58_1, i25 %sub_ln58" [src/conv3.cpp:58]   --->   Operation 322 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %if.end.i.i, void %if.then.i.i" [src/conv3.cpp:58]   --->   Operation 323 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp, void %V32.i.i25.i.i85.case.0140, void %V32.i.i25.i.i85.case.1141" [src/conv3.cpp:58]   --->   Operation 324 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58)> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i" [src/conv3.cpp:58]   --->   Operation 325 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58)> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.93ns)   --->   "%add_ln58 = add i24 %tmp_2, i24 %tmp_s" [src/conv3.cpp:58]   --->   Operation 326 'add' 'add_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp, void %V32.i.i25.i.i85.case.0, void %V32.i.i25.i.i85.case.1" [src/conv3.cpp:58]   --->   Operation 327 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 328 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_356" [src/conv3.cpp:55]   --->   Operation 328 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 329 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_361" [src/conv3.cpp:55]   --->   Operation 329 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 330 [1/1] (0.42ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346, i1 %icmp_ln42_1" [src/conv3.cpp:55]   --->   Operation 330 'mux' 'tmp_10' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln55_5 = sext i32 %tmp_10" [src/conv3.cpp:55]   --->   Operation 331 'sext' 'sext_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : [1/1] (1.37ns)   --->   Input mux for Operation 332 '%mul_ln55_5 = mul i49 %sext_ln55_5, i49 %sext_ln38_5'
ST_5 : Operation 332 [1/1] (2.04ns)   --->   "%mul_ln55_5 = mul i49 %sext_ln55_5, i49 %sext_ln38_5" [src/conv3.cpp:55]   --->   Operation 332 'mul' 'mul_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %mul_ln55_5, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 333 'partselect' 'tmp_56' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 334 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_372" [src/conv3.cpp:55]   --->   Operation 334 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 335 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_377" [src/conv3.cpp:55]   --->   Operation 335 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 336 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_386" [src/conv3.cpp:55]   --->   Operation 336 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 337 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_391" [src/conv3.cpp:55]   --->   Operation 337 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%shl_ln55_21 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_78, i25 0" [src/conv3.cpp:55]   --->   Operation 338 'bitconcatenate' 'shl_ln55_21' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : [1/1] (1.37ns)   --->   Input mux for Operation 339 '%mul_ln55_28 = mul i49 %sext_ln55_4, i49 %sext_ln38_3'
ST_5 : Operation 339 [1/1] (2.04ns)   --->   "%mul_ln55_28 = mul i49 %sext_ln55_4, i49 %sext_ln38_3" [src/conv3.cpp:55]   --->   Operation 339 'mul' 'mul_ln55_28' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 340 [1/1] (1.09ns)   --->   "%add_ln55_22 = add i49 %shl_ln55_21, i49 %mul_ln55_28" [src/conv3.cpp:55]   --->   Operation 340 'add' 'add_ln55_22' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 341 [10/13] (1.53ns)   --->   "%urem_ln55 = urem i9 %add_ln53_3, i9 130" [src/conv3.cpp:55]   --->   Operation 341 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_22, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 342 'partselect' 'tmp_81' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (0.00ns)   --->   "%shl_ln55_39 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_102, i25 0" [src/conv3.cpp:55]   --->   Operation 343 'bitconcatenate' 'shl_ln55_39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : [1/1] (1.37ns)   --->   Input mux for Operation 344 '%mul_ln55_51 = mul i49 %sext_ln55_3, i49 %sext_ln38_1'
ST_5 : Operation 344 [1/1] (2.04ns)   --->   "%mul_ln55_51 = mul i49 %sext_ln55_3, i49 %sext_ln38_1" [src/conv3.cpp:55]   --->   Operation 344 'mul' 'mul_ln55_51' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 345 [1/1] (1.09ns)   --->   "%add_ln55_40 = add i49 %shl_ln55_39, i49 %mul_ln55_51" [src/conv3.cpp:55]   --->   Operation 345 'add' 'add_ln55_40' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_40, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 346 'partselect' 'tmp_103' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "%shl_ln55_40 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_103, i25 0" [src/conv3.cpp:55]   --->   Operation 347 'bitconcatenate' 'shl_ln55_40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : [1/1] (1.37ns)   --->   Input mux for Operation 348 '%mul_ln55_52 = mul i49 %sext_ln55_4, i49 %sext_ln38_2'
ST_5 : Operation 348 [1/1] (2.04ns)   --->   "%mul_ln55_52 = mul i49 %sext_ln55_4, i49 %sext_ln38_2" [src/conv3.cpp:55]   --->   Operation 348 'mul' 'mul_ln55_52' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 349 [1/1] (1.09ns)   --->   "%add_ln55_41 = add i49 %shl_ln55_40, i49 %mul_ln55_52" [src/conv3.cpp:55]   --->   Operation 349 'add' 'add_ln55_41' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_41, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 350 'partselect' 'tmp_104' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 351 [11/13] (1.53ns)   --->   "%urem_ln55_1 = urem i9 %add_ln53_4, i9 130" [src/conv3.cpp:55]   --->   Operation 351 'urem' 'urem_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.27>
ST_6 : Operation 352 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_6 = load i10 %weight_buffer_0_addr_6" [src/conv3.cpp:38]   --->   Operation 352 'load' 'weight_buffer_0_load_6' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln38_6 = sext i18 %weight_buffer_0_load_6" [src/conv3.cpp:38]   --->   Operation 353 'sext' 'sext_ln38_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 354 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_7 = load i10 %weight_buffer_0_addr_7" [src/conv3.cpp:38]   --->   Operation 354 'load' 'weight_buffer_0_load_7' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln38_7 = sext i18 %weight_buffer_0_load_7" [src/conv3.cpp:38]   --->   Operation 355 'sext' 'sext_ln38_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.78ns)   --->   "%add_ln38_8 = add i10 %empty_214, i10 8" [src/conv3.cpp:38]   --->   Operation 356 'add' 'add_ln38_8' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%add_ln38_8_cast = zext i10 %add_ln38_8" [src/conv3.cpp:38]   --->   Operation 357 'zext' 'add_ln38_8_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_8 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_8_cast" [src/conv3.cpp:38]   --->   Operation 358 'getelementptr' 'weight_buffer_0_addr_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 359 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_8 = load i10 %weight_buffer_0_addr_8" [src/conv3.cpp:38]   --->   Operation 359 'load' 'weight_buffer_0_load_8' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_6 : Operation 360 [1/1] (0.78ns)   --->   "%add_ln38_9 = add i10 %empty_214, i10 9" [src/conv3.cpp:38]   --->   Operation 360 'add' 'add_ln38_9' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%add_ln38_9_cast = zext i10 %add_ln38_9" [src/conv3.cpp:38]   --->   Operation 361 'zext' 'add_ln38_9_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_9 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_9_cast" [src/conv3.cpp:38]   --->   Operation 362 'getelementptr' 'weight_buffer_0_addr_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 363 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_9 = load i10 %weight_buffer_0_addr_9" [src/conv3.cpp:38]   --->   Operation 363 'load' 'weight_buffer_0_load_9' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_6 : Operation 364 [1/1] (0.85ns)   --->   "%add_ln55_94 = add i16 %add_ln55_69, i16 %zext_ln55_31" [src/conv3.cpp:55]   --->   Operation 364 'add' 'add_ln55_94' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln55_33 = zext i16 %add_ln55_94" [src/conv3.cpp:55]   --->   Operation 365 'zext' 'zext_ln55_33' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_398 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_33" [src/conv3.cpp:55]   --->   Operation 366 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_398' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_403 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_33" [src/conv3.cpp:55]   --->   Operation 367 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_403' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.85ns)   --->   "%add_ln55_100 = add i16 %add_ln55_69, i16 %zext_ln55_38" [src/conv3.cpp:55]   --->   Operation 368 'add' 'add_ln55_100' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln55_40 = zext i16 %add_ln55_100" [src/conv3.cpp:55]   --->   Operation 369 'zext' 'zext_ln55_40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_410 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_40" [src/conv3.cpp:55]   --->   Operation 370 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_410' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_415 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_40" [src/conv3.cpp:55]   --->   Operation 371 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_415' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:58]   --->   Operation 372 'store' 'store_ln58' <Predicate = (!icmp_ln38 & icmp_ln58 & !tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit139" [src/conv3.cpp:58]   --->   Operation 373 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58 & !tmp)> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:58]   --->   Operation 374 'store' 'store_ln58' <Predicate = (!icmp_ln38 & icmp_ln58 & tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit139" [src/conv3.cpp:58]   --->   Operation 375 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58 & tmp)> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%shl_ln55_4 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_56, i25 0" [src/conv3.cpp:55]   --->   Operation 376 'bitconcatenate' 'shl_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 377 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_372" [src/conv3.cpp:55]   --->   Operation 377 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 378 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_377" [src/conv3.cpp:55]   --->   Operation 378 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 379 [1/1] (0.42ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348, i1 %icmp_ln55" [src/conv3.cpp:55]   --->   Operation 379 'mux' 'tmp_11' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln55_6 = sext i32 %tmp_11" [src/conv3.cpp:55]   --->   Operation 380 'sext' 'sext_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : [1/1] (1.37ns)   --->   Input mux for Operation 381 '%mul_ln55_6 = mul i49 %sext_ln55_6, i49 %sext_ln38_6'
ST_6 : Operation 381 [1/1] (2.04ns)   --->   "%mul_ln55_6 = mul i49 %sext_ln55_6, i49 %sext_ln38_6" [src/conv3.cpp:55]   --->   Operation 381 'mul' 'mul_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 382 [1/1] (1.09ns)   --->   "%add_ln55_4 = add i49 %shl_ln55_4, i49 %mul_ln55_6" [src/conv3.cpp:55]   --->   Operation 382 'add' 'add_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_4, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 383 'partselect' 'tmp_57' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%shl_ln55_5 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_57, i25 0" [src/conv3.cpp:55]   --->   Operation 384 'bitconcatenate' 'shl_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 385 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_386" [src/conv3.cpp:55]   --->   Operation 385 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 386 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_391" [src/conv3.cpp:55]   --->   Operation 386 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 387 [1/1] (0.42ns)   --->   "%tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350, i1 %tmp_16" [src/conv3.cpp:55]   --->   Operation 387 'mux' 'tmp_17' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln55_7 = sext i32 %tmp_17" [src/conv3.cpp:55]   --->   Operation 388 'sext' 'sext_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : [1/1] (1.37ns)   --->   Input mux for Operation 389 '%mul_ln55_7 = mul i49 %sext_ln55_7, i49 %sext_ln38_7'
ST_6 : Operation 389 [1/1] (2.04ns)   --->   "%mul_ln55_7 = mul i49 %sext_ln55_7, i49 %sext_ln38_7" [src/conv3.cpp:55]   --->   Operation 389 'mul' 'mul_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 390 [1/1] (1.09ns)   --->   "%add_ln55_5 = add i49 %shl_ln55_5, i49 %mul_ln55_7" [src/conv3.cpp:55]   --->   Operation 390 'add' 'add_ln55_5' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_5, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 391 'partselect' 'tmp_58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 392 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_398" [src/conv3.cpp:55]   --->   Operation 392 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 393 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_403" [src/conv3.cpp:55]   --->   Operation 393 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 394 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_410" [src/conv3.cpp:55]   --->   Operation 394 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 395 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_415" [src/conv3.cpp:55]   --->   Operation 395 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 396 [9/13] (1.53ns)   --->   "%urem_ln55 = urem i9 %add_ln53_3, i9 130" [src/conv3.cpp:55]   --->   Operation 396 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.37ns)   --->   Input mux for Operation 397 '%mul_ln55_30 = mul i49 %sext_ln55_6, i49 %sext_ln38_5'
ST_6 : Operation 397 [1/1] (2.04ns)   --->   "%mul_ln55_30 = mul i49 %sext_ln55_6, i49 %sext_ln38_5" [src/conv3.cpp:55]   --->   Operation 397 'mul' 'mul_ln55_30' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %mul_ln55_30, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 398 'partselect' 'tmp_82' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%shl_ln55_23 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_82, i25 0" [src/conv3.cpp:55]   --->   Operation 399 'bitconcatenate' 'shl_ln55_23' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : [1/1] (1.37ns)   --->   Input mux for Operation 400 '%mul_ln55_31 = mul i49 %sext_ln55_7, i49 %sext_ln38_6'
ST_6 : Operation 400 [1/1] (2.04ns)   --->   "%mul_ln55_31 = mul i49 %sext_ln55_7, i49 %sext_ln38_6" [src/conv3.cpp:55]   --->   Operation 400 'mul' 'mul_ln55_31' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 401 [1/1] (1.09ns)   --->   "%add_ln55_24 = add i49 %shl_ln55_23, i49 %mul_ln55_31" [src/conv3.cpp:55]   --->   Operation 401 'add' 'add_ln55_24' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_24, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 402 'partselect' 'tmp_83' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 403 [10/13] (1.53ns)   --->   "%urem_ln55_1 = urem i9 %add_ln53_4, i9 130" [src/conv3.cpp:55]   --->   Operation 403 'urem' 'urem_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.37ns)   --->   Input mux for Operation 404 '%mul_ln55_55 = mul i49 %sext_ln55_7, i49 %sext_ln38_5'
ST_6 : Operation 404 [1/1] (2.04ns)   --->   "%mul_ln55_55 = mul i49 %sext_ln55_7, i49 %sext_ln38_5" [src/conv3.cpp:55]   --->   Operation 404 'mul' 'mul_ln55_55' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %mul_ln55_55, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 405 'partselect' 'tmp_108' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.27>
ST_7 : Operation 406 [1/1] (0.67ns)   --->   "%empty = add i3 %r_2, i3 2"   --->   Operation 406 'add' 'empty' <Predicate = (!icmp_ln40 & !and_ln38)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 407 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_8 = load i10 %weight_buffer_0_addr_8" [src/conv3.cpp:38]   --->   Operation 407 'load' 'weight_buffer_0_load_8' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_7 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln38_8 = sext i18 %weight_buffer_0_load_8" [src/conv3.cpp:38]   --->   Operation 408 'sext' 'sext_ln38_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 409 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_9 = load i10 %weight_buffer_0_addr_9" [src/conv3.cpp:38]   --->   Operation 409 'load' 'weight_buffer_0_load_9' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_7 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln38_9 = sext i18 %weight_buffer_0_load_9" [src/conv3.cpp:38]   --->   Operation 410 'sext' 'sext_ln38_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 411 [1/1] (0.78ns)   --->   "%add_ln38_10 = add i10 %empty_214, i10 10" [src/conv3.cpp:38]   --->   Operation 411 'add' 'add_ln38_10' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 412 [1/1] (0.00ns)   --->   "%add_ln38_10_cast = zext i10 %add_ln38_10" [src/conv3.cpp:38]   --->   Operation 412 'zext' 'add_ln38_10_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 413 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_10 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_10_cast" [src/conv3.cpp:38]   --->   Operation 413 'getelementptr' 'weight_buffer_0_addr_10' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 414 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_10 = load i10 %weight_buffer_0_addr_10" [src/conv3.cpp:38]   --->   Operation 414 'load' 'weight_buffer_0_load_10' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_7 : Operation 415 [1/1] (0.78ns)   --->   "%add_ln38_11 = add i10 %empty_214, i10 11" [src/conv3.cpp:38]   --->   Operation 415 'add' 'add_ln38_11' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 416 [1/1] (0.00ns)   --->   "%add_ln38_11_cast = zext i10 %add_ln38_11" [src/conv3.cpp:38]   --->   Operation 416 'zext' 'add_ln38_11_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 417 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_11 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_11_cast" [src/conv3.cpp:38]   --->   Operation 417 'getelementptr' 'weight_buffer_0_addr_11' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 418 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_11 = load i10 %weight_buffer_0_addr_11" [src/conv3.cpp:38]   --->   Operation 418 'load' 'weight_buffer_0_load_11' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_7 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_70)   --->   "%select_ln38_3 = select i1 %icmp_ln40, i3 2, i3 %empty" [src/conv3.cpp:38]   --->   Operation 419 'select' 'select_ln38_3' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 420 [1/1] (0.67ns)   --->   "%p_mid1 = add i3 %select_ln38, i3 3" [src/conv3.cpp:38]   --->   Operation 420 'add' 'p_mid1' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_70)   --->   "%select_ln40_3 = select i1 %and_ln38, i3 %p_mid1, i3 %select_ln38_3" [src/conv3.cpp:40]   --->   Operation 421 'select' 'select_ln40_3' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_70)   --->   "%zext_ln55_6 = zext i3 %select_ln40_3" [src/conv3.cpp:55]   --->   Operation 422 'zext' 'zext_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 423 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln55_70 = add i10 %add_ln55_65, i10 %zext_ln55_6" [src/conv3.cpp:55]   --->   Operation 423 'add' 'add_ln55_70' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = trunc i10 %add_ln55_70" [src/conv3.cpp:55]   --->   Operation 424 'trunc' 'trunc_ln55_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 425 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln55_2, i7 0" [src/conv3.cpp:55]   --->   Operation 425 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 426 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln55_70, i1 0" [src/conv3.cpp:55]   --->   Operation 426 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln55_7 = zext i11 %p_shl6" [src/conv3.cpp:55]   --->   Operation 427 'zext' 'zext_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 428 [1/1] (0.85ns)   --->   "%add_ln55_71 = add i16 %p_shl5, i16 %zext_ln55_7" [src/conv3.cpp:55]   --->   Operation 428 'add' 'add_ln55_71' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 429 [1/1] (0.85ns)   --->   "%add_ln55_78 = add i16 %add_ln55_71, i16 %zext_ln55_12" [src/conv3.cpp:55]   --->   Operation 429 'add' 'add_ln55_78' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln55_15 = zext i16 %add_ln55_78" [src/conv3.cpp:55]   --->   Operation 430 'zext' 'zext_ln55_15' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 431 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_357 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_15" [src/conv3.cpp:55]   --->   Operation 431 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_357' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 432 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_362 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_15" [src/conv3.cpp:55]   --->   Operation 432 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_362' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 433 [1/1] (0.85ns)   --->   "%add_ln55_84 = add i16 %add_ln55_71, i16 %zext_ln55_18" [src/conv3.cpp:55]   --->   Operation 433 'add' 'add_ln55_84' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln55_21 = zext i16 %add_ln55_84" [src/conv3.cpp:55]   --->   Operation 434 'zext' 'zext_ln55_21' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 435 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_373 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_21" [src/conv3.cpp:55]   --->   Operation 435 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_373' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 436 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_378 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_21" [src/conv3.cpp:55]   --->   Operation 436 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_378' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 437 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:58]   --->   Operation 437 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_7 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit" [src/conv3.cpp:58]   --->   Operation 438 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp)> <Delay = 0.00>
ST_7 : Operation 439 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:58]   --->   Operation 439 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_7 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit" [src/conv3.cpp:58]   --->   Operation 440 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp)> <Delay = 0.00>
ST_7 : Operation 441 [1/1] (0.00ns)   --->   "%shl_ln55_6 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_58, i25 0" [src/conv3.cpp:55]   --->   Operation 441 'bitconcatenate' 'shl_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 442 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_398" [src/conv3.cpp:55]   --->   Operation 442 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 443 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_403" [src/conv3.cpp:55]   --->   Operation 443 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 444 [1/1] (0.42ns)   --->   "%tmp_18 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352, i1 %tmp_51" [src/conv3.cpp:55]   --->   Operation 444 'mux' 'tmp_18' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln55_8 = sext i32 %tmp_18" [src/conv3.cpp:55]   --->   Operation 445 'sext' 'sext_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : [1/1] (1.37ns)   --->   Input mux for Operation 446 '%mul_ln55_8 = mul i49 %sext_ln55_8, i49 %sext_ln38_8'
ST_7 : Operation 446 [1/1] (2.04ns)   --->   "%mul_ln55_8 = mul i49 %sext_ln55_8, i49 %sext_ln38_8" [src/conv3.cpp:55]   --->   Operation 446 'mul' 'mul_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 447 [1/1] (1.09ns)   --->   "%add_ln55_6 = add i49 %shl_ln55_6, i49 %mul_ln55_8" [src/conv3.cpp:55]   --->   Operation 447 'add' 'add_ln55_6' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 448 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_410" [src/conv3.cpp:55]   --->   Operation 448 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 449 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_415" [src/conv3.cpp:55]   --->   Operation 449 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 450 [1/1] (0.42ns)   --->   "%tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354, i1 %tmp_53" [src/conv3.cpp:55]   --->   Operation 450 'mux' 'tmp_19' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln55_9 = sext i32 %tmp_19" [src/conv3.cpp:55]   --->   Operation 451 'sext' 'sext_ln55_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_6, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 452 'partselect' 'tmp_59' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 453 [1/1] (0.00ns)   --->   "%shl_ln55_7 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_59, i25 0" [src/conv3.cpp:55]   --->   Operation 453 'bitconcatenate' 'shl_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : [1/1] (1.37ns)   --->   Input mux for Operation 454 '%mul_ln55_9 = mul i49 %sext_ln55_9, i49 %sext_ln38_9'
ST_7 : Operation 454 [1/1] (2.04ns)   --->   "%mul_ln55_9 = mul i49 %sext_ln55_9, i49 %sext_ln38_9" [src/conv3.cpp:55]   --->   Operation 454 'mul' 'mul_ln55_9' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 455 [1/1] (1.09ns)   --->   "%add_ln55_7 = add i49 %shl_ln55_7, i49 %mul_ln55_9" [src/conv3.cpp:55]   --->   Operation 455 'add' 'add_ln55_7' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_7, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 456 'partselect' 'tmp_20' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 457 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_357" [src/conv3.cpp:55]   --->   Operation 457 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 458 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_362" [src/conv3.cpp:55]   --->   Operation 458 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 459 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_373" [src/conv3.cpp:55]   --->   Operation 459 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 460 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_378" [src/conv3.cpp:55]   --->   Operation 460 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 461 [8/13] (1.53ns)   --->   "%urem_ln55 = urem i9 %add_ln53_3, i9 130" [src/conv3.cpp:55]   --->   Operation 461 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 462 [1/1] (0.00ns)   --->   "%shl_ln55_24 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_83, i25 0" [src/conv3.cpp:55]   --->   Operation 462 'bitconcatenate' 'shl_ln55_24' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : [1/1] (1.37ns)   --->   Input mux for Operation 463 '%mul_ln55_32 = mul i49 %sext_ln55_8, i49 %sext_ln38_7'
ST_7 : Operation 463 [1/1] (2.04ns)   --->   "%mul_ln55_32 = mul i49 %sext_ln55_8, i49 %sext_ln38_7" [src/conv3.cpp:55]   --->   Operation 463 'mul' 'mul_ln55_32' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 464 [1/1] (1.09ns)   --->   "%add_ln55_25 = add i49 %shl_ln55_24, i49 %mul_ln55_32" [src/conv3.cpp:55]   --->   Operation 464 'add' 'add_ln55_25' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_25, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 465 'partselect' 'tmp_84' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 466 [1/1] (0.00ns)   --->   "%shl_ln55_25 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_84, i25 0" [src/conv3.cpp:55]   --->   Operation 466 'bitconcatenate' 'shl_ln55_25' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : [1/1] (1.37ns)   --->   Input mux for Operation 467 '%mul_ln55_33 = mul i49 %sext_ln55_9, i49 %sext_ln38_8'
ST_7 : Operation 467 [1/1] (2.04ns)   --->   "%mul_ln55_33 = mul i49 %sext_ln55_9, i49 %sext_ln38_8" [src/conv3.cpp:55]   --->   Operation 467 'mul' 'mul_ln55_33' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 468 [1/1] (1.09ns)   --->   "%add_ln55_26 = add i49 %shl_ln55_25, i49 %mul_ln55_33" [src/conv3.cpp:55]   --->   Operation 468 'add' 'add_ln55_26' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_26, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 469 'partselect' 'tmp_86' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : Operation 470 [9/13] (1.53ns)   --->   "%urem_ln55_1 = urem i9 %add_ln53_4, i9 130" [src/conv3.cpp:55]   --->   Operation 470 'urem' 'urem_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 471 [1/1] (0.00ns)   --->   "%shl_ln55_43 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_108, i25 0" [src/conv3.cpp:55]   --->   Operation 471 'bitconcatenate' 'shl_ln55_43' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_7 : [1/1] (1.37ns)   --->   Input mux for Operation 472 '%mul_ln55_56 = mul i49 %sext_ln55_8, i49 %sext_ln38_6'
ST_7 : Operation 472 [1/1] (2.04ns)   --->   "%mul_ln55_56 = mul i49 %sext_ln55_8, i49 %sext_ln38_6" [src/conv3.cpp:55]   --->   Operation 472 'mul' 'mul_ln55_56' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 473 [1/1] (1.09ns)   --->   "%add_ln55_44 = add i49 %shl_ln55_43, i49 %mul_ln55_56" [src/conv3.cpp:55]   --->   Operation 473 'add' 'add_ln55_44' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_44, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 474 'partselect' 'tmp_109' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.18>
ST_8 : Operation 475 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_10 = load i10 %weight_buffer_0_addr_10" [src/conv3.cpp:38]   --->   Operation 475 'load' 'weight_buffer_0_load_10' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_8 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln38_10 = sext i18 %weight_buffer_0_load_10" [src/conv3.cpp:38]   --->   Operation 476 'sext' 'sext_ln38_10' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 477 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_11 = load i10 %weight_buffer_0_addr_11" [src/conv3.cpp:38]   --->   Operation 477 'load' 'weight_buffer_0_load_11' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_8 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln38_11 = sext i18 %weight_buffer_0_load_11" [src/conv3.cpp:38]   --->   Operation 478 'sext' 'sext_ln38_11' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 479 [1/1] (0.78ns)   --->   "%add_ln38_12 = add i10 %empty_214, i10 12" [src/conv3.cpp:38]   --->   Operation 479 'add' 'add_ln38_12' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 480 [1/1] (0.00ns)   --->   "%add_ln38_12_cast = zext i10 %add_ln38_12" [src/conv3.cpp:38]   --->   Operation 480 'zext' 'add_ln38_12_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 481 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_12 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_12_cast" [src/conv3.cpp:38]   --->   Operation 481 'getelementptr' 'weight_buffer_0_addr_12' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 482 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_12 = load i10 %weight_buffer_0_addr_12" [src/conv3.cpp:38]   --->   Operation 482 'load' 'weight_buffer_0_load_12' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_8 : Operation 483 [1/1] (0.78ns)   --->   "%add_ln38_13 = add i10 %empty_214, i10 13" [src/conv3.cpp:38]   --->   Operation 483 'add' 'add_ln38_13' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 484 [1/1] (0.00ns)   --->   "%add_ln38_13_cast = zext i10 %add_ln38_13" [src/conv3.cpp:38]   --->   Operation 484 'zext' 'add_ln38_13_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 485 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_13 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_13_cast" [src/conv3.cpp:38]   --->   Operation 485 'getelementptr' 'weight_buffer_0_addr_13' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 486 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_13 = load i10 %weight_buffer_0_addr_13" [src/conv3.cpp:38]   --->   Operation 486 'load' 'weight_buffer_0_load_13' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_8 : Operation 487 [1/1] (0.85ns)   --->   "%add_ln55_89 = add i16 %add_ln55_71, i16 %zext_ln55_24" [src/conv3.cpp:55]   --->   Operation 487 'add' 'add_ln55_89' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln55_27 = zext i16 %add_ln55_89" [src/conv3.cpp:55]   --->   Operation 488 'zext' 'zext_ln55_27' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 489 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_387 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_27" [src/conv3.cpp:55]   --->   Operation 489 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_387' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 490 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_392 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_27" [src/conv3.cpp:55]   --->   Operation 490 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_392' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 491 [1/1] (0.85ns)   --->   "%add_ln55_95 = add i16 %add_ln55_71, i16 %zext_ln55_31" [src/conv3.cpp:55]   --->   Operation 491 'add' 'add_ln55_95' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln55_34 = zext i16 %add_ln55_95" [src/conv3.cpp:55]   --->   Operation 492 'zext' 'zext_ln55_34' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 493 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_399 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_34" [src/conv3.cpp:55]   --->   Operation 493 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_399' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 494 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_404 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_34" [src/conv3.cpp:55]   --->   Operation 494 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_404' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln58_2 = sext i24 %add_ln58" [src/conv3.cpp:58]   --->   Operation 495 'sext' 'sext_ln58_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln58_3 = sext i24 %tmp_20" [src/conv3.cpp:58]   --->   Operation 496 'sext' 'sext_ln58_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 497 [1/1] (0.93ns)   --->   "%sub_ln58_1 = sub i25 0, i25 %sext_ln58_2" [src/conv3.cpp:58]   --->   Operation 497 'sub' 'sub_ln58_1' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 498 [1/1] (0.94ns)   --->   "%icmp_ln58_1 = icmp_eq  i25 %sext_ln58_3, i25 %sub_ln58_1" [src/conv3.cpp:58]   --->   Operation 498 'icmp' 'icmp_ln58_1' <Predicate = (!icmp_ln38)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_1, void %if.end.i.i.186, void %if.then.i.i.184" [src/conv3.cpp:58]   --->   Operation 499 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp, void %V32.i.i25.i.i85.case.0137, void %V32.i.i25.i.i85.case.1138" [src/conv3.cpp:58]   --->   Operation 500 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_1)> <Delay = 0.00>
ST_8 : Operation 501 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:58]   --->   Operation 501 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp & icmp_ln58_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_8 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit136" [src/conv3.cpp:58]   --->   Operation 502 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp & icmp_ln58_1)> <Delay = 0.00>
ST_8 : Operation 503 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:58]   --->   Operation 503 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp & icmp_ln58_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_8 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit136" [src/conv3.cpp:58]   --->   Operation 504 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp & icmp_ln58_1)> <Delay = 0.00>
ST_8 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.186" [src/conv3.cpp:58]   --->   Operation 505 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_1)> <Delay = 0.00>
ST_8 : Operation 506 [1/1] (0.93ns)   --->   "%add_ln58_1 = add i24 %tmp_20, i24 %add_ln58" [src/conv3.cpp:58]   --->   Operation 506 'add' 'add_ln58_1' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp, void %V32.i.i25.i.i85.case.028, void %V32.i.i25.i.i85.case.129" [src/conv3.cpp:58]   --->   Operation 507 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 508 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_357" [src/conv3.cpp:55]   --->   Operation 508 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 509 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_362" [src/conv3.cpp:55]   --->   Operation 509 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 510 [1/1] (0.42ns)   --->   "%tmp_21 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336, i1 %icmp_ln42_1" [src/conv3.cpp:55]   --->   Operation 510 'mux' 'tmp_21' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln55_10 = sext i32 %tmp_21" [src/conv3.cpp:55]   --->   Operation 511 'sext' 'sext_ln55_10' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : [1/1] (1.37ns)   --->   Input mux for Operation 512 '%mul_ln55_10 = mul i49 %sext_ln55_10, i49 %sext_ln38_10'
ST_8 : Operation 512 [1/1] (2.04ns)   --->   "%mul_ln55_10 = mul i49 %sext_ln55_10, i49 %sext_ln38_10" [src/conv3.cpp:55]   --->   Operation 512 'mul' 'mul_ln55_10' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %mul_ln55_10, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 513 'partselect' 'tmp_61' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 514 [1/1] (0.00ns)   --->   "%shl_ln55_8 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_61, i25 0" [src/conv3.cpp:55]   --->   Operation 514 'bitconcatenate' 'shl_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 515 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_373" [src/conv3.cpp:55]   --->   Operation 515 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 516 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_378" [src/conv3.cpp:55]   --->   Operation 516 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 517 [1/1] (0.42ns)   --->   "%tmp_22 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338, i1 %icmp_ln55" [src/conv3.cpp:55]   --->   Operation 517 'mux' 'tmp_22' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln55_11 = sext i32 %tmp_22" [src/conv3.cpp:55]   --->   Operation 518 'sext' 'sext_ln55_11' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : [1/1] (1.37ns)   --->   Input mux for Operation 519 '%mul_ln55_11 = mul i49 %sext_ln55_11, i49 %sext_ln38_11'
ST_8 : Operation 519 [1/1] (2.04ns)   --->   "%mul_ln55_11 = mul i49 %sext_ln55_11, i49 %sext_ln38_11" [src/conv3.cpp:55]   --->   Operation 519 'mul' 'mul_ln55_11' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 520 [1/1] (1.09ns)   --->   "%add_ln55_8 = add i49 %shl_ln55_8, i49 %mul_ln55_11" [src/conv3.cpp:55]   --->   Operation 520 'add' 'add_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_8, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 521 'partselect' 'tmp_62' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 522 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_387" [src/conv3.cpp:55]   --->   Operation 522 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 523 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_392" [src/conv3.cpp:55]   --->   Operation 523 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 524 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_399" [src/conv3.cpp:55]   --->   Operation 524 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 525 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_404" [src/conv3.cpp:55]   --->   Operation 525 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 526 [7/13] (1.53ns)   --->   "%urem_ln55 = urem i9 %add_ln53_3, i9 130" [src/conv3.cpp:55]   --->   Operation 526 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.37ns)   --->   Input mux for Operation 527 '%mul_ln55_35 = mul i49 %sext_ln55_11, i49 %sext_ln38_10'
ST_8 : Operation 527 [1/1] (2.04ns)   --->   "%mul_ln55_35 = mul i49 %sext_ln55_11, i49 %sext_ln38_10" [src/conv3.cpp:55]   --->   Operation 527 'mul' 'mul_ln55_35' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %mul_ln55_35, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 528 'partselect' 'tmp_87' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 529 [8/13] (1.53ns)   --->   "%urem_ln55_1 = urem i9 %add_ln53_4, i9 130" [src/conv3.cpp:55]   --->   Operation 529 'urem' 'urem_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 530 [1/1] (0.00ns)   --->   "%shl_ln55_44 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_109, i25 0" [src/conv3.cpp:55]   --->   Operation 530 'bitconcatenate' 'shl_ln55_44' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : [1/1] (1.37ns)   --->   Input mux for Operation 531 '%mul_ln55_57 = mul i49 %sext_ln55_9, i49 %sext_ln38_7'
ST_8 : Operation 531 [1/1] (2.04ns)   --->   "%mul_ln55_57 = mul i49 %sext_ln55_9, i49 %sext_ln38_7" [src/conv3.cpp:55]   --->   Operation 531 'mul' 'mul_ln55_57' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 532 [1/1] (1.09ns)   --->   "%add_ln55_45 = add i49 %shl_ln55_44, i49 %mul_ln55_57" [src/conv3.cpp:55]   --->   Operation 532 'add' 'add_ln55_45' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_45, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 533 'partselect' 'tmp_110' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.27>
ST_9 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i3 %r_2" [src/conv3.cpp:40]   --->   Operation 534 'zext' 'zext_ln40' <Predicate = (!icmp_ln40 & !and_ln38)> <Delay = 0.00>
ST_9 : Operation 535 [1/1] (0.67ns)   --->   "%empty_212 = add i3 %r_2, i3 3"   --->   Operation 535 'add' 'empty_212' <Predicate = (!icmp_ln40 & !and_ln38)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 536 [1/1] (0.79ns)   --->   "%empty_213 = add i4 %zext_ln40, i4 4" [src/conv3.cpp:40]   --->   Operation 536 'add' 'empty_213' <Predicate = (!icmp_ln40 & !and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 537 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_12 = load i10 %weight_buffer_0_addr_12" [src/conv3.cpp:38]   --->   Operation 537 'load' 'weight_buffer_0_load_12' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_9 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln38_12 = sext i18 %weight_buffer_0_load_12" [src/conv3.cpp:38]   --->   Operation 538 'sext' 'sext_ln38_12' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 539 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_13 = load i10 %weight_buffer_0_addr_13" [src/conv3.cpp:38]   --->   Operation 539 'load' 'weight_buffer_0_load_13' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_9 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln38_13 = sext i18 %weight_buffer_0_load_13" [src/conv3.cpp:38]   --->   Operation 540 'sext' 'sext_ln38_13' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 541 [1/1] (0.78ns)   --->   "%add_ln38_14 = add i10 %empty_214, i10 14" [src/conv3.cpp:38]   --->   Operation 541 'add' 'add_ln38_14' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 542 [1/1] (0.00ns)   --->   "%add_ln38_14_cast = zext i10 %add_ln38_14" [src/conv3.cpp:38]   --->   Operation 542 'zext' 'add_ln38_14_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 543 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_14 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_14_cast" [src/conv3.cpp:38]   --->   Operation 543 'getelementptr' 'weight_buffer_0_addr_14' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 544 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_14 = load i10 %weight_buffer_0_addr_14" [src/conv3.cpp:38]   --->   Operation 544 'load' 'weight_buffer_0_load_14' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_9 : Operation 545 [1/1] (0.78ns)   --->   "%add_ln38_15 = add i10 %empty_214, i10 15" [src/conv3.cpp:38]   --->   Operation 545 'add' 'add_ln38_15' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 546 [1/1] (0.00ns)   --->   "%add_ln38_15_cast = zext i10 %add_ln38_15" [src/conv3.cpp:38]   --->   Operation 546 'zext' 'add_ln38_15_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 547 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_15 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_15_cast" [src/conv3.cpp:38]   --->   Operation 547 'getelementptr' 'weight_buffer_0_addr_15' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 548 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_15 = load i10 %weight_buffer_0_addr_15" [src/conv3.cpp:38]   --->   Operation 548 'load' 'weight_buffer_0_load_15' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_9 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_72)   --->   "%select_ln38_4 = select i1 %icmp_ln40, i3 3, i3 %empty_212" [src/conv3.cpp:38]   --->   Operation 549 'select' 'select_ln38_4' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_74)   --->   "%select_ln38_5 = select i1 %icmp_ln40, i4 4, i4 %empty_213" [src/conv3.cpp:38]   --->   Operation 550 'select' 'select_ln38_5' <Predicate = (!icmp_ln38 & !and_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i3 %indvars_iv_next606_dup" [src/conv3.cpp:40]   --->   Operation 551 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.00>
ST_9 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_72)   --->   "%p_mid121 = xor i3 %select_ln38, i3 4" [src/conv3.cpp:38]   --->   Operation 552 'xor' 'p_mid121' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_72)   --->   "%select_ln40_4 = select i1 %and_ln38, i3 %p_mid121, i3 %select_ln38_4" [src/conv3.cpp:40]   --->   Operation 553 'select' 'select_ln40_4' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_72)   --->   "%zext_ln55_8 = zext i3 %select_ln40_4" [src/conv3.cpp:55]   --->   Operation 554 'zext' 'zext_ln55_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 555 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln55_72 = add i10 %add_ln55_65, i10 %zext_ln55_8" [src/conv3.cpp:55]   --->   Operation 555 'add' 'add_ln55_72' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln55_3 = trunc i10 %add_ln55_72" [src/conv3.cpp:55]   --->   Operation 556 'trunc' 'trunc_ln55_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 557 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln55_3, i7 0" [src/conv3.cpp:55]   --->   Operation 557 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 558 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln55_72, i1 0" [src/conv3.cpp:55]   --->   Operation 558 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln55_9 = zext i11 %p_shl8" [src/conv3.cpp:55]   --->   Operation 559 'zext' 'zext_ln55_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 560 [1/1] (0.85ns)   --->   "%add_ln55_73 = add i16 %p_shl7, i16 %zext_ln55_9" [src/conv3.cpp:55]   --->   Operation 560 'add' 'add_ln55_73' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 561 [1/1] (0.79ns)   --->   "%p_mid123 = add i4 %zext_ln40_1, i4 4" [src/conv3.cpp:40]   --->   Operation 561 'add' 'p_mid123' <Predicate = (!icmp_ln38 & and_ln38)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_74)   --->   "%select_ln40_5 = select i1 %and_ln38, i4 %p_mid123, i4 %select_ln38_5" [src/conv3.cpp:40]   --->   Operation 562 'select' 'select_ln40_5' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_74)   --->   "%zext_ln55_10 = zext i4 %select_ln40_5" [src/conv3.cpp:55]   --->   Operation 563 'zext' 'zext_ln55_10' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 564 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln55_74 = add i10 %add_ln55_65, i10 %zext_ln55_10" [src/conv3.cpp:55]   --->   Operation 564 'add' 'add_ln55_74' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln55_4 = trunc i10 %add_ln55_74" [src/conv3.cpp:55]   --->   Operation 565 'trunc' 'trunc_ln55_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 566 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln55_4, i7 0" [src/conv3.cpp:55]   --->   Operation 566 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 567 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln55_74, i1 0" [src/conv3.cpp:55]   --->   Operation 567 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln55_11 = zext i11 %p_shl" [src/conv3.cpp:55]   --->   Operation 568 'zext' 'zext_ln55_11' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 569 [1/1] (0.85ns)   --->   "%add_ln55_75 = add i16 %p_shl9, i16 %zext_ln55_11" [src/conv3.cpp:55]   --->   Operation 569 'add' 'add_ln55_75' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 570 [1/1] (0.85ns)   --->   "%add_ln55_79 = add i16 %add_ln55_73, i16 %zext_ln55_12" [src/conv3.cpp:55]   --->   Operation 570 'add' 'add_ln55_79' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln55_16 = zext i16 %add_ln55_79" [src/conv3.cpp:55]   --->   Operation 571 'zext' 'zext_ln55_16' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 572 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_358 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_16" [src/conv3.cpp:55]   --->   Operation 572 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_358' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 573 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_363 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_16" [src/conv3.cpp:55]   --->   Operation 573 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_363' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 574 [1/1] (0.85ns)   --->   "%add_ln55_101 = add i16 %add_ln55_71, i16 %zext_ln55_38" [src/conv3.cpp:55]   --->   Operation 574 'add' 'add_ln55_101' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln55_41 = zext i16 %add_ln55_101" [src/conv3.cpp:55]   --->   Operation 575 'zext' 'zext_ln55_41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 576 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_411 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_41" [src/conv3.cpp:55]   --->   Operation 576 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_411' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 577 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_416 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_41" [src/conv3.cpp:55]   --->   Operation 577 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_416' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 578 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_1, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:58]   --->   Operation 578 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_9 : Operation 579 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit27" [src/conv3.cpp:58]   --->   Operation 579 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp)> <Delay = 0.00>
ST_9 : Operation 580 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_1, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:58]   --->   Operation 580 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_9 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit27" [src/conv3.cpp:58]   --->   Operation 581 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp)> <Delay = 0.00>
ST_9 : Operation 582 [1/1] (0.00ns)   --->   "%shl_ln55_9 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_62, i25 0" [src/conv3.cpp:55]   --->   Operation 582 'bitconcatenate' 'shl_ln55_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 583 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_387" [src/conv3.cpp:55]   --->   Operation 583 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 584 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_392" [src/conv3.cpp:55]   --->   Operation 584 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 585 [1/1] (0.42ns)   --->   "%tmp_23 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340, i1 %tmp_16" [src/conv3.cpp:55]   --->   Operation 585 'mux' 'tmp_23' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln55_12 = sext i32 %tmp_23" [src/conv3.cpp:55]   --->   Operation 586 'sext' 'sext_ln55_12' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : [1/1] (1.37ns)   --->   Input mux for Operation 587 '%mul_ln55_12 = mul i49 %sext_ln55_12, i49 %sext_ln38_12'
ST_9 : Operation 587 [1/1] (2.04ns)   --->   "%mul_ln55_12 = mul i49 %sext_ln55_12, i49 %sext_ln38_12" [src/conv3.cpp:55]   --->   Operation 587 'mul' 'mul_ln55_12' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 588 [1/1] (1.09ns)   --->   "%add_ln55_9 = add i49 %shl_ln55_9, i49 %mul_ln55_12" [src/conv3.cpp:55]   --->   Operation 588 'add' 'add_ln55_9' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_9, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 589 'partselect' 'tmp_63' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 590 [1/1] (0.00ns)   --->   "%shl_ln55_s = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_63, i25 0" [src/conv3.cpp:55]   --->   Operation 590 'bitconcatenate' 'shl_ln55_s' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 591 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_399" [src/conv3.cpp:55]   --->   Operation 591 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 592 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_404" [src/conv3.cpp:55]   --->   Operation 592 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 593 [1/1] (0.42ns)   --->   "%tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342, i1 %tmp_51" [src/conv3.cpp:55]   --->   Operation 593 'mux' 'tmp_24' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln55_13 = sext i32 %tmp_24" [src/conv3.cpp:55]   --->   Operation 594 'sext' 'sext_ln55_13' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : [1/1] (1.37ns)   --->   Input mux for Operation 595 '%mul_ln55_13 = mul i49 %sext_ln55_13, i49 %sext_ln38_13'
ST_9 : Operation 595 [1/1] (2.04ns)   --->   "%mul_ln55_13 = mul i49 %sext_ln55_13, i49 %sext_ln38_13" [src/conv3.cpp:55]   --->   Operation 595 'mul' 'mul_ln55_13' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 596 [1/1] (1.09ns)   --->   "%add_ln55_10 = add i49 %shl_ln55_s, i49 %mul_ln55_13" [src/conv3.cpp:55]   --->   Operation 596 'add' 'add_ln55_10' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 597 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_411" [src/conv3.cpp:55]   --->   Operation 597 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 598 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_416" [src/conv3.cpp:55]   --->   Operation 598 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_10, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 599 'partselect' 'tmp_64' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 600 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_358" [src/conv3.cpp:55]   --->   Operation 600 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 601 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_363" [src/conv3.cpp:55]   --->   Operation 601 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 602 [6/13] (1.53ns)   --->   "%urem_ln55 = urem i9 %add_ln53_3, i9 130" [src/conv3.cpp:55]   --->   Operation 602 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 603 [1/1] (0.00ns)   --->   "%shl_ln55_27 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_87, i25 0" [src/conv3.cpp:55]   --->   Operation 603 'bitconcatenate' 'shl_ln55_27' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : [1/1] (1.37ns)   --->   Input mux for Operation 604 '%mul_ln55_36 = mul i49 %sext_ln55_12, i49 %sext_ln38_11'
ST_9 : Operation 604 [1/1] (2.04ns)   --->   "%mul_ln55_36 = mul i49 %sext_ln55_12, i49 %sext_ln38_11" [src/conv3.cpp:55]   --->   Operation 604 'mul' 'mul_ln55_36' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 605 [1/1] (1.09ns)   --->   "%add_ln55_28 = add i49 %shl_ln55_27, i49 %mul_ln55_36" [src/conv3.cpp:55]   --->   Operation 605 'add' 'add_ln55_28' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_28, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 606 'partselect' 'tmp_88' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 607 [1/1] (0.00ns)   --->   "%shl_ln55_28 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_88, i25 0" [src/conv3.cpp:55]   --->   Operation 607 'bitconcatenate' 'shl_ln55_28' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : [1/1] (1.37ns)   --->   Input mux for Operation 608 '%mul_ln55_37 = mul i49 %sext_ln55_13, i49 %sext_ln38_12'
ST_9 : Operation 608 [1/1] (2.04ns)   --->   "%mul_ln55_37 = mul i49 %sext_ln55_13, i49 %sext_ln38_12" [src/conv3.cpp:55]   --->   Operation 608 'mul' 'mul_ln55_37' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 609 [1/1] (1.09ns)   --->   "%add_ln55_29 = add i49 %shl_ln55_28, i49 %mul_ln55_37" [src/conv3.cpp:55]   --->   Operation 609 'add' 'add_ln55_29' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_29, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 610 'partselect' 'tmp_89' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 611 [7/13] (1.53ns)   --->   "%urem_ln55_1 = urem i9 %add_ln53_4, i9 130" [src/conv3.cpp:55]   --->   Operation 611 'urem' 'urem_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (1.37ns)   --->   Input mux for Operation 612 '%mul_ln55_60 = mul i49 %sext_ln55_12, i49 %sext_ln38_10'
ST_9 : Operation 612 [1/1] (2.04ns)   --->   "%mul_ln55_60 = mul i49 %sext_ln55_12, i49 %sext_ln38_10" [src/conv3.cpp:55]   --->   Operation 612 'mul' 'mul_ln55_60' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %mul_ln55_60, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 613 'partselect' 'tmp_112' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.12>
ST_10 : Operation 614 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_14 = load i10 %weight_buffer_0_addr_14" [src/conv3.cpp:38]   --->   Operation 614 'load' 'weight_buffer_0_load_14' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_10 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln38_14 = sext i18 %weight_buffer_0_load_14" [src/conv3.cpp:38]   --->   Operation 615 'sext' 'sext_ln38_14' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 616 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_15 = load i10 %weight_buffer_0_addr_15" [src/conv3.cpp:38]   --->   Operation 616 'load' 'weight_buffer_0_load_15' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_10 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln38_15 = sext i18 %weight_buffer_0_load_15" [src/conv3.cpp:38]   --->   Operation 617 'sext' 'sext_ln38_15' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 618 [1/1] (0.78ns)   --->   "%add_ln38_16 = add i10 %empty_214, i10 16" [src/conv3.cpp:38]   --->   Operation 618 'add' 'add_ln38_16' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 619 [1/1] (0.00ns)   --->   "%add_ln38_16_cast = zext i10 %add_ln38_16" [src/conv3.cpp:38]   --->   Operation 619 'zext' 'add_ln38_16_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 620 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_16 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_16_cast" [src/conv3.cpp:38]   --->   Operation 620 'getelementptr' 'weight_buffer_0_addr_16' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 621 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_16 = load i10 %weight_buffer_0_addr_16" [src/conv3.cpp:38]   --->   Operation 621 'load' 'weight_buffer_0_load_16' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_10 : Operation 622 [1/1] (0.78ns)   --->   "%add_ln38_17 = add i10 %empty_214, i10 17" [src/conv3.cpp:38]   --->   Operation 622 'add' 'add_ln38_17' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 623 [1/1] (0.00ns)   --->   "%add_ln38_17_cast = zext i10 %add_ln38_17" [src/conv3.cpp:38]   --->   Operation 623 'zext' 'add_ln38_17_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 624 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_17 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_17_cast" [src/conv3.cpp:38]   --->   Operation 624 'getelementptr' 'weight_buffer_0_addr_17' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 625 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_17 = load i10 %weight_buffer_0_addr_17" [src/conv3.cpp:38]   --->   Operation 625 'load' 'weight_buffer_0_load_17' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_10 : Operation 626 [1/1] (0.85ns)   --->   "%add_ln55_85 = add i16 %add_ln55_73, i16 %zext_ln55_18" [src/conv3.cpp:55]   --->   Operation 626 'add' 'add_ln55_85' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln55_22 = zext i16 %add_ln55_85" [src/conv3.cpp:55]   --->   Operation 627 'zext' 'zext_ln55_22' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 628 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_374 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_22" [src/conv3.cpp:55]   --->   Operation 628 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_374' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 629 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_379 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_22" [src/conv3.cpp:55]   --->   Operation 629 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_379' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 630 [1/1] (0.85ns)   --->   "%add_ln55_90 = add i16 %add_ln55_73, i16 %zext_ln55_24" [src/conv3.cpp:55]   --->   Operation 630 'add' 'add_ln55_90' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln55_28 = zext i16 %add_ln55_90" [src/conv3.cpp:55]   --->   Operation 631 'zext' 'zext_ln55_28' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 632 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_388 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_28" [src/conv3.cpp:55]   --->   Operation 632 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_388' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 633 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_393 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_28" [src/conv3.cpp:55]   --->   Operation 633 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_393' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 634 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_411" [src/conv3.cpp:55]   --->   Operation 634 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 635 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_416" [src/conv3.cpp:55]   --->   Operation 635 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 636 [1/1] (0.42ns)   --->   "%tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344, i1 %tmp_53" [src/conv3.cpp:55]   --->   Operation 636 'mux' 'tmp_25' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln55_14 = sext i32 %tmp_25" [src/conv3.cpp:55]   --->   Operation 637 'sext' 'sext_ln55_14' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 638 [1/1] (0.00ns)   --->   "%shl_ln55_10 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_64, i25 0" [src/conv3.cpp:55]   --->   Operation 638 'bitconcatenate' 'shl_ln55_10' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : [1/1] (1.37ns)   --->   Input mux for Operation 639 '%mul_ln55_14 = mul i49 %sext_ln55_14, i49 %sext_ln38_14'
ST_10 : Operation 639 [1/1] (2.04ns)   --->   "%mul_ln55_14 = mul i49 %sext_ln55_14, i49 %sext_ln38_14" [src/conv3.cpp:55]   --->   Operation 639 'mul' 'mul_ln55_14' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 640 [1/1] (1.09ns)   --->   "%add_ln55_11 = add i49 %shl_ln55_10, i49 %mul_ln55_14" [src/conv3.cpp:55]   --->   Operation 640 'add' 'add_ln55_11' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_11, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 641 'partselect' 'tmp_26' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln58_4 = sext i24 %add_ln58_1" [src/conv3.cpp:58]   --->   Operation 642 'sext' 'sext_ln58_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln58_5 = sext i24 %tmp_26" [src/conv3.cpp:58]   --->   Operation 643 'sext' 'sext_ln58_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 644 [1/1] (0.93ns)   --->   "%sub_ln58_2 = sub i25 0, i25 %sext_ln58_4" [src/conv3.cpp:58]   --->   Operation 644 'sub' 'sub_ln58_2' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 645 [1/1] (0.94ns)   --->   "%icmp_ln58_2 = icmp_eq  i25 %sext_ln58_5, i25 %sub_ln58_2" [src/conv3.cpp:58]   --->   Operation 645 'icmp' 'icmp_ln58_2' <Predicate = (!icmp_ln38)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 646 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_2, void %if.end.i.i.2167, void %if.then.i.i.2165" [src/conv3.cpp:58]   --->   Operation 646 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp, void %V32.i.i25.i.i85.case.0134, void %V32.i.i25.i.i85.case.1135" [src/conv3.cpp:58]   --->   Operation 647 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_2)> <Delay = 0.00>
ST_10 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.2167" [src/conv3.cpp:58]   --->   Operation 648 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_2)> <Delay = 0.00>
ST_10 : Operation 649 [1/1] (0.93ns)   --->   "%add_ln58_2 = add i24 %tmp_26, i24 %add_ln58_1" [src/conv3.cpp:58]   --->   Operation 649 'add' 'add_ln58_2' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 650 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp, void %V32.i.i25.i.i85.case.041, void %V32.i.i25.i.i85.case.142" [src/conv3.cpp:58]   --->   Operation 650 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 651 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_358" [src/conv3.cpp:55]   --->   Operation 651 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 652 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_363" [src/conv3.cpp:55]   --->   Operation 652 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 653 [1/1] (0.42ns)   --->   "%tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326, i1 %icmp_ln42_1" [src/conv3.cpp:55]   --->   Operation 653 'mux' 'tmp_27' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln55_15 = sext i32 %tmp_27" [src/conv3.cpp:55]   --->   Operation 654 'sext' 'sext_ln55_15' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : [1/1] (1.37ns)   --->   Input mux for Operation 655 '%mul_ln55_15 = mul i49 %sext_ln55_15, i49 %sext_ln38_15'
ST_10 : Operation 655 [1/1] (2.04ns)   --->   "%mul_ln55_15 = mul i49 %sext_ln55_15, i49 %sext_ln38_15" [src/conv3.cpp:55]   --->   Operation 655 'mul' 'mul_ln55_15' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %mul_ln55_15, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 656 'partselect' 'tmp_66' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 657 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_374" [src/conv3.cpp:55]   --->   Operation 657 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 658 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_379" [src/conv3.cpp:55]   --->   Operation 658 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 659 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_388" [src/conv3.cpp:55]   --->   Operation 659 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 660 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_393" [src/conv3.cpp:55]   --->   Operation 660 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 661 [5/13] (1.53ns)   --->   "%urem_ln55 = urem i9 %add_ln53_3, i9 130" [src/conv3.cpp:55]   --->   Operation 661 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 662 [1/1] (0.00ns)   --->   "%shl_ln55_29 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_89, i25 0" [src/conv3.cpp:55]   --->   Operation 662 'bitconcatenate' 'shl_ln55_29' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : [1/1] (1.37ns)   --->   Input mux for Operation 663 '%mul_ln55_38 = mul i49 %sext_ln55_14, i49 %sext_ln38_13'
ST_10 : Operation 663 [1/1] (2.04ns)   --->   "%mul_ln55_38 = mul i49 %sext_ln55_14, i49 %sext_ln38_13" [src/conv3.cpp:55]   --->   Operation 663 'mul' 'mul_ln55_38' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 664 [1/1] (1.09ns)   --->   "%add_ln55_30 = add i49 %shl_ln55_29, i49 %mul_ln55_38" [src/conv3.cpp:55]   --->   Operation 664 'add' 'add_ln55_30' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_30, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 665 'partselect' 'tmp_91' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 666 [6/13] (1.53ns)   --->   "%urem_ln55_1 = urem i9 %add_ln53_4, i9 130" [src/conv3.cpp:55]   --->   Operation 666 'urem' 'urem_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 667 [1/1] (0.00ns)   --->   "%shl_ln55_47 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_112, i25 0" [src/conv3.cpp:55]   --->   Operation 667 'bitconcatenate' 'shl_ln55_47' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : [1/1] (1.37ns)   --->   Input mux for Operation 668 '%mul_ln55_61 = mul i49 %sext_ln55_13, i49 %sext_ln38_11'
ST_10 : Operation 668 [1/1] (2.04ns)   --->   "%mul_ln55_61 = mul i49 %sext_ln55_13, i49 %sext_ln38_11" [src/conv3.cpp:55]   --->   Operation 668 'mul' 'mul_ln55_61' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 669 [1/1] (1.09ns)   --->   "%add_ln55_48 = add i49 %shl_ln55_47, i49 %mul_ln55_61" [src/conv3.cpp:55]   --->   Operation 669 'add' 'add_ln55_48' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_48, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 670 'partselect' 'tmp_113' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 671 [1/1] (0.00ns)   --->   "%shl_ln55_48 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_113, i25 0" [src/conv3.cpp:55]   --->   Operation 671 'bitconcatenate' 'shl_ln55_48' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : [1/1] (1.37ns)   --->   Input mux for Operation 672 '%mul_ln55_62 = mul i49 %sext_ln55_14, i49 %sext_ln38_12'
ST_10 : Operation 672 [1/1] (2.04ns)   --->   "%mul_ln55_62 = mul i49 %sext_ln55_14, i49 %sext_ln38_12" [src/conv3.cpp:55]   --->   Operation 672 'mul' 'mul_ln55_62' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 673 [1/1] (1.09ns)   --->   "%add_ln55_49 = add i49 %shl_ln55_48, i49 %mul_ln55_62" [src/conv3.cpp:55]   --->   Operation 673 'add' 'add_ln55_49' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_49, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 674 'partselect' 'tmp_114' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.27>
ST_11 : Operation 675 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_16 = load i10 %weight_buffer_0_addr_16" [src/conv3.cpp:38]   --->   Operation 675 'load' 'weight_buffer_0_load_16' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_11 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln38_16 = sext i18 %weight_buffer_0_load_16" [src/conv3.cpp:38]   --->   Operation 676 'sext' 'sext_ln38_16' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 677 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_17 = load i10 %weight_buffer_0_addr_17" [src/conv3.cpp:38]   --->   Operation 677 'load' 'weight_buffer_0_load_17' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_11 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln38_17 = sext i18 %weight_buffer_0_load_17" [src/conv3.cpp:38]   --->   Operation 678 'sext' 'sext_ln38_17' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 679 [1/1] (0.78ns)   --->   "%add_ln38_18 = add i10 %empty_214, i10 18" [src/conv3.cpp:38]   --->   Operation 679 'add' 'add_ln38_18' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 680 [1/1] (0.00ns)   --->   "%add_ln38_18_cast = zext i10 %add_ln38_18" [src/conv3.cpp:38]   --->   Operation 680 'zext' 'add_ln38_18_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 681 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_18 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_18_cast" [src/conv3.cpp:38]   --->   Operation 681 'getelementptr' 'weight_buffer_0_addr_18' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 682 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_18 = load i10 %weight_buffer_0_addr_18" [src/conv3.cpp:38]   --->   Operation 682 'load' 'weight_buffer_0_load_18' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_11 : Operation 683 [1/1] (0.78ns)   --->   "%add_ln38_19 = add i10 %empty_214, i10 19" [src/conv3.cpp:38]   --->   Operation 683 'add' 'add_ln38_19' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 684 [1/1] (0.00ns)   --->   "%add_ln38_19_cast = zext i10 %add_ln38_19" [src/conv3.cpp:38]   --->   Operation 684 'zext' 'add_ln38_19_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 685 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_19 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_19_cast" [src/conv3.cpp:38]   --->   Operation 685 'getelementptr' 'weight_buffer_0_addr_19' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 686 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_19 = load i10 %weight_buffer_0_addr_19" [src/conv3.cpp:38]   --->   Operation 686 'load' 'weight_buffer_0_load_19' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_11 : Operation 687 [1/1] (0.85ns)   --->   "%add_ln55_96 = add i16 %add_ln55_73, i16 %zext_ln55_31" [src/conv3.cpp:55]   --->   Operation 687 'add' 'add_ln55_96' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln55_35 = zext i16 %add_ln55_96" [src/conv3.cpp:55]   --->   Operation 688 'zext' 'zext_ln55_35' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 689 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_400 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_35" [src/conv3.cpp:55]   --->   Operation 689 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_400' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 690 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_405 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_35" [src/conv3.cpp:55]   --->   Operation 690 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_405' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 691 [1/1] (0.85ns)   --->   "%add_ln55_102 = add i16 %add_ln55_73, i16 %zext_ln55_38" [src/conv3.cpp:55]   --->   Operation 691 'add' 'add_ln55_102' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln55_42 = zext i16 %add_ln55_102" [src/conv3.cpp:55]   --->   Operation 692 'zext' 'zext_ln55_42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 693 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_412 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_42" [src/conv3.cpp:55]   --->   Operation 693 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_412' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 694 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_417 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_42" [src/conv3.cpp:55]   --->   Operation 694 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_417' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 695 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:58]   --->   Operation 695 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp & icmp_ln58_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_11 : Operation 696 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit133" [src/conv3.cpp:58]   --->   Operation 696 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp & icmp_ln58_2)> <Delay = 0.00>
ST_11 : Operation 697 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:58]   --->   Operation 697 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp & icmp_ln58_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_11 : Operation 698 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit133" [src/conv3.cpp:58]   --->   Operation 698 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp & icmp_ln58_2)> <Delay = 0.00>
ST_11 : Operation 699 [1/1] (0.00ns)   --->   "%shl_ln55_11 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_66, i25 0" [src/conv3.cpp:55]   --->   Operation 699 'bitconcatenate' 'shl_ln55_11' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 700 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_374" [src/conv3.cpp:55]   --->   Operation 700 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 701 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_379" [src/conv3.cpp:55]   --->   Operation 701 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 702 [1/1] (0.42ns)   --->   "%tmp_28 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328, i1 %icmp_ln55" [src/conv3.cpp:55]   --->   Operation 702 'mux' 'tmp_28' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln55_16 = sext i32 %tmp_28" [src/conv3.cpp:55]   --->   Operation 703 'sext' 'sext_ln55_16' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : [1/1] (1.37ns)   --->   Input mux for Operation 704 '%mul_ln55_16 = mul i49 %sext_ln55_16, i49 %sext_ln38_16'
ST_11 : Operation 704 [1/1] (2.04ns)   --->   "%mul_ln55_16 = mul i49 %sext_ln55_16, i49 %sext_ln38_16" [src/conv3.cpp:55]   --->   Operation 704 'mul' 'mul_ln55_16' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 705 [1/1] (1.09ns)   --->   "%add_ln55_12 = add i49 %shl_ln55_11, i49 %mul_ln55_16" [src/conv3.cpp:55]   --->   Operation 705 'add' 'add_ln55_12' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_12, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 706 'partselect' 'tmp_67' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 707 [1/1] (0.00ns)   --->   "%shl_ln55_12 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_67, i25 0" [src/conv3.cpp:55]   --->   Operation 707 'bitconcatenate' 'shl_ln55_12' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 708 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_388" [src/conv3.cpp:55]   --->   Operation 708 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 709 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_393" [src/conv3.cpp:55]   --->   Operation 709 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 710 [1/1] (0.42ns)   --->   "%tmp_29 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330, i1 %tmp_16" [src/conv3.cpp:55]   --->   Operation 710 'mux' 'tmp_29' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln55_17 = sext i32 %tmp_29" [src/conv3.cpp:55]   --->   Operation 711 'sext' 'sext_ln55_17' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : [1/1] (1.37ns)   --->   Input mux for Operation 712 '%mul_ln55_17 = mul i49 %sext_ln55_17, i49 %sext_ln38_17'
ST_11 : Operation 712 [1/1] (2.04ns)   --->   "%mul_ln55_17 = mul i49 %sext_ln55_17, i49 %sext_ln38_17" [src/conv3.cpp:55]   --->   Operation 712 'mul' 'mul_ln55_17' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 713 [1/1] (1.09ns)   --->   "%add_ln55_13 = add i49 %shl_ln55_12, i49 %mul_ln55_17" [src/conv3.cpp:55]   --->   Operation 713 'add' 'add_ln55_13' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_13, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 714 'partselect' 'tmp_68' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 715 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_400" [src/conv3.cpp:55]   --->   Operation 715 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 716 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_405" [src/conv3.cpp:55]   --->   Operation 716 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 717 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_412" [src/conv3.cpp:55]   --->   Operation 717 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 718 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_417" [src/conv3.cpp:55]   --->   Operation 718 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 719 [4/13] (1.53ns)   --->   "%urem_ln55 = urem i9 %add_ln53_3, i9 130" [src/conv3.cpp:55]   --->   Operation 719 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.37ns)   --->   Input mux for Operation 720 '%mul_ln55_40 = mul i49 %sext_ln55_16, i49 %sext_ln38_15'
ST_11 : Operation 720 [1/1] (2.04ns)   --->   "%mul_ln55_40 = mul i49 %sext_ln55_16, i49 %sext_ln38_15" [src/conv3.cpp:55]   --->   Operation 720 'mul' 'mul_ln55_40' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %mul_ln55_40, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 721 'partselect' 'tmp_92' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 722 [1/1] (0.00ns)   --->   "%shl_ln55_31 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_92, i25 0" [src/conv3.cpp:55]   --->   Operation 722 'bitconcatenate' 'shl_ln55_31' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : [1/1] (1.37ns)   --->   Input mux for Operation 723 '%mul_ln55_41 = mul i49 %sext_ln55_17, i49 %sext_ln38_16'
ST_11 : Operation 723 [1/1] (2.04ns)   --->   "%mul_ln55_41 = mul i49 %sext_ln55_17, i49 %sext_ln38_16" [src/conv3.cpp:55]   --->   Operation 723 'mul' 'mul_ln55_41' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 724 [1/1] (1.09ns)   --->   "%add_ln55_32 = add i49 %shl_ln55_31, i49 %mul_ln55_41" [src/conv3.cpp:55]   --->   Operation 724 'add' 'add_ln55_32' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_32, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 725 'partselect' 'tmp_93' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_11 : Operation 726 [5/13] (1.53ns)   --->   "%urem_ln55_1 = urem i9 %add_ln53_4, i9 130" [src/conv3.cpp:55]   --->   Operation 726 'urem' 'urem_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.37ns)   --->   Input mux for Operation 727 '%mul_ln55_65 = mul i49 %sext_ln55_17, i49 %sext_ln38_15'
ST_11 : Operation 727 [1/1] (2.04ns)   --->   "%mul_ln55_65 = mul i49 %sext_ln55_17, i49 %sext_ln38_15" [src/conv3.cpp:55]   --->   Operation 727 'mul' 'mul_ln55_65' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %mul_ln55_65, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 728 'partselect' 'tmp_116' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.27>
ST_12 : Operation 729 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_18 = load i10 %weight_buffer_0_addr_18" [src/conv3.cpp:38]   --->   Operation 729 'load' 'weight_buffer_0_load_18' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_12 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln38_18 = sext i18 %weight_buffer_0_load_18" [src/conv3.cpp:38]   --->   Operation 730 'sext' 'sext_ln38_18' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 731 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_19 = load i10 %weight_buffer_0_addr_19" [src/conv3.cpp:38]   --->   Operation 731 'load' 'weight_buffer_0_load_19' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_12 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln38_19 = sext i18 %weight_buffer_0_load_19" [src/conv3.cpp:38]   --->   Operation 732 'sext' 'sext_ln38_19' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 733 [1/1] (0.78ns)   --->   "%add_ln38_20 = add i10 %empty_214, i10 20" [src/conv3.cpp:38]   --->   Operation 733 'add' 'add_ln38_20' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 734 [1/1] (0.00ns)   --->   "%add_ln38_20_cast = zext i10 %add_ln38_20" [src/conv3.cpp:38]   --->   Operation 734 'zext' 'add_ln38_20_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 735 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_20 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_20_cast" [src/conv3.cpp:38]   --->   Operation 735 'getelementptr' 'weight_buffer_0_addr_20' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 736 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_20 = load i10 %weight_buffer_0_addr_20" [src/conv3.cpp:38]   --->   Operation 736 'load' 'weight_buffer_0_load_20' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_12 : Operation 737 [1/1] (0.78ns)   --->   "%add_ln38_21 = add i10 %empty_214, i10 21" [src/conv3.cpp:38]   --->   Operation 737 'add' 'add_ln38_21' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 738 [1/1] (0.00ns)   --->   "%add_ln38_21_cast = zext i10 %add_ln38_21" [src/conv3.cpp:38]   --->   Operation 738 'zext' 'add_ln38_21_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 739 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_21 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_21_cast" [src/conv3.cpp:38]   --->   Operation 739 'getelementptr' 'weight_buffer_0_addr_21' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 740 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_21 = load i10 %weight_buffer_0_addr_21" [src/conv3.cpp:38]   --->   Operation 740 'load' 'weight_buffer_0_load_21' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_12 : Operation 741 [1/1] (0.85ns)   --->   "%add_ln55_80 = add i16 %add_ln55_75, i16 %zext_ln55_12" [src/conv3.cpp:55]   --->   Operation 741 'add' 'add_ln55_80' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln55_17 = zext i16 %add_ln55_80" [src/conv3.cpp:55]   --->   Operation 742 'zext' 'zext_ln55_17' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 743 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_359 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_17" [src/conv3.cpp:55]   --->   Operation 743 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_359' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 744 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_364 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_17" [src/conv3.cpp:55]   --->   Operation 744 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_364' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 745 [1/1] (0.85ns)   --->   "%add_ln55_86 = add i16 %add_ln55_75, i16 %zext_ln55_18" [src/conv3.cpp:55]   --->   Operation 745 'add' 'add_ln55_86' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln55_23 = zext i16 %add_ln55_86" [src/conv3.cpp:55]   --->   Operation 746 'zext' 'zext_ln55_23' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 747 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_375 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_23" [src/conv3.cpp:55]   --->   Operation 747 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_375' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 748 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_380 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_23" [src/conv3.cpp:55]   --->   Operation 748 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_380' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 749 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_2, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:58]   --->   Operation 749 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_12 : Operation 750 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit40" [src/conv3.cpp:58]   --->   Operation 750 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp)> <Delay = 0.00>
ST_12 : Operation 751 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_2, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:58]   --->   Operation 751 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_12 : Operation 752 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit40" [src/conv3.cpp:58]   --->   Operation 752 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp)> <Delay = 0.00>
ST_12 : Operation 753 [1/1] (0.00ns)   --->   "%shl_ln55_13 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_68, i25 0" [src/conv3.cpp:55]   --->   Operation 753 'bitconcatenate' 'shl_ln55_13' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 754 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_400" [src/conv3.cpp:55]   --->   Operation 754 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 755 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_405" [src/conv3.cpp:55]   --->   Operation 755 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 756 [1/1] (0.42ns)   --->   "%tmp_30 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332, i1 %tmp_51" [src/conv3.cpp:55]   --->   Operation 756 'mux' 'tmp_30' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln55_18 = sext i32 %tmp_30" [src/conv3.cpp:55]   --->   Operation 757 'sext' 'sext_ln55_18' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : [1/1] (1.37ns)   --->   Input mux for Operation 758 '%mul_ln55_18 = mul i49 %sext_ln55_18, i49 %sext_ln38_18'
ST_12 : Operation 758 [1/1] (2.04ns)   --->   "%mul_ln55_18 = mul i49 %sext_ln55_18, i49 %sext_ln38_18" [src/conv3.cpp:55]   --->   Operation 758 'mul' 'mul_ln55_18' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 759 [1/1] (1.09ns)   --->   "%add_ln55_14 = add i49 %shl_ln55_13, i49 %mul_ln55_18" [src/conv3.cpp:55]   --->   Operation 759 'add' 'add_ln55_14' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 760 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_412" [src/conv3.cpp:55]   --->   Operation 760 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 761 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_417" [src/conv3.cpp:55]   --->   Operation 761 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 762 [1/1] (0.42ns)   --->   "%tmp_31 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334, i1 %tmp_53" [src/conv3.cpp:55]   --->   Operation 762 'mux' 'tmp_31' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln55_19 = sext i32 %tmp_31" [src/conv3.cpp:55]   --->   Operation 763 'sext' 'sext_ln55_19' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_14, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 764 'partselect' 'tmp_69' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 765 [1/1] (0.00ns)   --->   "%shl_ln55_14 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_69, i25 0" [src/conv3.cpp:55]   --->   Operation 765 'bitconcatenate' 'shl_ln55_14' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : [1/1] (1.37ns)   --->   Input mux for Operation 766 '%mul_ln55_19 = mul i49 %sext_ln55_19, i49 %sext_ln38_19'
ST_12 : Operation 766 [1/1] (2.04ns)   --->   "%mul_ln55_19 = mul i49 %sext_ln55_19, i49 %sext_ln38_19" [src/conv3.cpp:55]   --->   Operation 766 'mul' 'mul_ln55_19' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 767 [1/1] (1.09ns)   --->   "%add_ln55_15 = add i49 %shl_ln55_14, i49 %mul_ln55_19" [src/conv3.cpp:55]   --->   Operation 767 'add' 'add_ln55_15' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_15, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 768 'partselect' 'tmp_50' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 769 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_359" [src/conv3.cpp:55]   --->   Operation 769 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 770 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_364" [src/conv3.cpp:55]   --->   Operation 770 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 771 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_375" [src/conv3.cpp:55]   --->   Operation 771 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 772 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_380" [src/conv3.cpp:55]   --->   Operation 772 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 773 [3/13] (1.53ns)   --->   "%urem_ln55 = urem i9 %add_ln53_3, i9 130" [src/conv3.cpp:55]   --->   Operation 773 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 774 [1/1] (0.00ns)   --->   "%shl_ln55_32 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_93, i25 0" [src/conv3.cpp:55]   --->   Operation 774 'bitconcatenate' 'shl_ln55_32' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : [1/1] (1.37ns)   --->   Input mux for Operation 775 '%mul_ln55_42 = mul i49 %sext_ln55_18, i49 %sext_ln38_17'
ST_12 : Operation 775 [1/1] (2.04ns)   --->   "%mul_ln55_42 = mul i49 %sext_ln55_18, i49 %sext_ln38_17" [src/conv3.cpp:55]   --->   Operation 775 'mul' 'mul_ln55_42' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 776 [1/1] (1.09ns)   --->   "%add_ln55_33 = add i49 %shl_ln55_32, i49 %mul_ln55_42" [src/conv3.cpp:55]   --->   Operation 776 'add' 'add_ln55_33' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_33, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 777 'partselect' 'tmp_94' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 778 [1/1] (0.00ns)   --->   "%shl_ln55_33 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_94, i25 0" [src/conv3.cpp:55]   --->   Operation 778 'bitconcatenate' 'shl_ln55_33' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : [1/1] (1.37ns)   --->   Input mux for Operation 779 '%mul_ln55_43 = mul i49 %sext_ln55_19, i49 %sext_ln38_18'
ST_12 : Operation 779 [1/1] (2.04ns)   --->   "%mul_ln55_43 = mul i49 %sext_ln55_19, i49 %sext_ln38_18" [src/conv3.cpp:55]   --->   Operation 779 'mul' 'mul_ln55_43' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 780 [1/1] (1.09ns)   --->   "%add_ln55_34 = add i49 %shl_ln55_33, i49 %mul_ln55_43" [src/conv3.cpp:55]   --->   Operation 780 'add' 'add_ln55_34' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_34, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 781 'partselect' 'tmp_96' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 782 [4/13] (1.53ns)   --->   "%urem_ln55_1 = urem i9 %add_ln53_4, i9 130" [src/conv3.cpp:55]   --->   Operation 782 'urem' 'urem_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 783 [1/1] (0.00ns)   --->   "%shl_ln55_51 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_116, i25 0" [src/conv3.cpp:55]   --->   Operation 783 'bitconcatenate' 'shl_ln55_51' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : [1/1] (1.37ns)   --->   Input mux for Operation 784 '%mul_ln55_66 = mul i49 %sext_ln55_18, i49 %sext_ln38_16'
ST_12 : Operation 784 [1/1] (2.04ns)   --->   "%mul_ln55_66 = mul i49 %sext_ln55_18, i49 %sext_ln38_16" [src/conv3.cpp:55]   --->   Operation 784 'mul' 'mul_ln55_66' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 785 [1/1] (1.09ns)   --->   "%add_ln55_52 = add i49 %shl_ln55_51, i49 %mul_ln55_66" [src/conv3.cpp:55]   --->   Operation 785 'add' 'add_ln55_52' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_52, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 786 'partselect' 'tmp_117' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_12 : Operation 1267 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1267 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.18>
ST_13 : Operation 787 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_20 = load i10 %weight_buffer_0_addr_20" [src/conv3.cpp:38]   --->   Operation 787 'load' 'weight_buffer_0_load_20' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_13 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln38_20 = sext i18 %weight_buffer_0_load_20" [src/conv3.cpp:38]   --->   Operation 788 'sext' 'sext_ln38_20' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 789 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_21 = load i10 %weight_buffer_0_addr_21" [src/conv3.cpp:38]   --->   Operation 789 'load' 'weight_buffer_0_load_21' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_13 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln38_21 = sext i18 %weight_buffer_0_load_21" [src/conv3.cpp:38]   --->   Operation 790 'sext' 'sext_ln38_21' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 791 [1/1] (0.78ns)   --->   "%add_ln38_22 = add i10 %empty_214, i10 22" [src/conv3.cpp:38]   --->   Operation 791 'add' 'add_ln38_22' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 792 [1/1] (0.00ns)   --->   "%add_ln38_22_cast = zext i10 %add_ln38_22" [src/conv3.cpp:38]   --->   Operation 792 'zext' 'add_ln38_22_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 793 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_22 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_22_cast" [src/conv3.cpp:38]   --->   Operation 793 'getelementptr' 'weight_buffer_0_addr_22' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 794 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_22 = load i10 %weight_buffer_0_addr_22" [src/conv3.cpp:38]   --->   Operation 794 'load' 'weight_buffer_0_load_22' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_13 : Operation 795 [1/1] (0.78ns)   --->   "%add_ln38_23 = add i10 %empty_214, i10 23" [src/conv3.cpp:38]   --->   Operation 795 'add' 'add_ln38_23' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 796 [1/1] (0.00ns)   --->   "%add_ln38_23_cast = zext i10 %add_ln38_23" [src/conv3.cpp:38]   --->   Operation 796 'zext' 'add_ln38_23_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 797 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_23 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_23_cast" [src/conv3.cpp:38]   --->   Operation 797 'getelementptr' 'weight_buffer_0_addr_23' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 798 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_23 = load i10 %weight_buffer_0_addr_23" [src/conv3.cpp:38]   --->   Operation 798 'load' 'weight_buffer_0_load_23' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_13 : Operation 799 [1/1] (0.78ns)   --->   "%add_ln38_24 = add i10 %empty_214, i10 24" [src/conv3.cpp:38]   --->   Operation 799 'add' 'add_ln38_24' <Predicate = (!icmp_ln38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 800 [1/1] (0.85ns)   --->   "%add_ln55_91 = add i16 %add_ln55_75, i16 %zext_ln55_24" [src/conv3.cpp:55]   --->   Operation 800 'add' 'add_ln55_91' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln55_29 = zext i16 %add_ln55_91" [src/conv3.cpp:55]   --->   Operation 801 'zext' 'zext_ln55_29' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 802 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_389 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_29" [src/conv3.cpp:55]   --->   Operation 802 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_389' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 803 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_394 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_29" [src/conv3.cpp:55]   --->   Operation 803 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_394' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 804 [1/1] (0.85ns)   --->   "%add_ln55_97 = add i16 %add_ln55_75, i16 %zext_ln55_31" [src/conv3.cpp:55]   --->   Operation 804 'add' 'add_ln55_97' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln55_36 = zext i16 %add_ln55_97" [src/conv3.cpp:55]   --->   Operation 805 'zext' 'zext_ln55_36' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 806 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_401 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_36" [src/conv3.cpp:55]   --->   Operation 806 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_401' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 807 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_406 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_36" [src/conv3.cpp:55]   --->   Operation 807 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_406' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln58_6 = sext i24 %add_ln58_2" [src/conv3.cpp:58]   --->   Operation 808 'sext' 'sext_ln58_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln58_7 = sext i24 %tmp_50" [src/conv3.cpp:58]   --->   Operation 809 'sext' 'sext_ln58_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 810 [1/1] (0.93ns)   --->   "%sub_ln58_3 = sub i25 0, i25 %sext_ln58_6" [src/conv3.cpp:58]   --->   Operation 810 'sub' 'sub_ln58_3' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 811 [1/1] (0.94ns)   --->   "%icmp_ln58_3 = icmp_eq  i25 %sext_ln58_7, i25 %sub_ln58_3" [src/conv3.cpp:58]   --->   Operation 811 'icmp' 'icmp_ln58_3' <Predicate = (!icmp_ln38)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 812 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_3, void %if.end.i.i.3, void %if.then.i.i.3" [src/conv3.cpp:58]   --->   Operation 812 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 813 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp, void %V32.i.i25.i.i85.case.0131, void %V32.i.i25.i.i85.case.1132" [src/conv3.cpp:58]   --->   Operation 813 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_3)> <Delay = 0.00>
ST_13 : Operation 814 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:58]   --->   Operation 814 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp & icmp_ln58_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_13 : Operation 815 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit130" [src/conv3.cpp:58]   --->   Operation 815 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp & icmp_ln58_3)> <Delay = 0.00>
ST_13 : Operation 816 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:58]   --->   Operation 816 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp & icmp_ln58_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_13 : Operation 817 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit130" [src/conv3.cpp:58]   --->   Operation 817 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp & icmp_ln58_3)> <Delay = 0.00>
ST_13 : Operation 818 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.3" [src/conv3.cpp:58]   --->   Operation 818 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_3)> <Delay = 0.00>
ST_13 : Operation 819 [1/1] (0.93ns)   --->   "%add_ln58_3 = add i24 %tmp_50, i24 %add_ln58_2" [src/conv3.cpp:58]   --->   Operation 819 'add' 'add_ln58_3' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 820 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp, void %V32.i.i25.i.i85.case.054, void %V32.i.i25.i.i85.case.155" [src/conv3.cpp:58]   --->   Operation 820 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 821 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_359" [src/conv3.cpp:55]   --->   Operation 821 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 822 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_364" [src/conv3.cpp:55]   --->   Operation 822 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 823 [1/1] (0.42ns)   --->   "%tmp_32 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316, i1 %icmp_ln42_1" [src/conv3.cpp:55]   --->   Operation 823 'mux' 'tmp_32' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln55_20 = sext i32 %tmp_32" [src/conv3.cpp:55]   --->   Operation 824 'sext' 'sext_ln55_20' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : [1/1] (1.37ns)   --->   Input mux for Operation 825 '%mul_ln55_20 = mul i49 %sext_ln55_20, i49 %sext_ln38_20'
ST_13 : Operation 825 [1/1] (2.04ns)   --->   "%mul_ln55_20 = mul i49 %sext_ln55_20, i49 %sext_ln38_20" [src/conv3.cpp:55]   --->   Operation 825 'mul' 'mul_ln55_20' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %mul_ln55_20, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 826 'partselect' 'tmp_71' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 827 [1/1] (0.00ns)   --->   "%shl_ln55_15 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_71, i25 0" [src/conv3.cpp:55]   --->   Operation 827 'bitconcatenate' 'shl_ln55_15' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 828 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_375" [src/conv3.cpp:55]   --->   Operation 828 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 829 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_380" [src/conv3.cpp:55]   --->   Operation 829 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 830 [1/1] (0.42ns)   --->   "%tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318, i1 %icmp_ln55" [src/conv3.cpp:55]   --->   Operation 830 'mux' 'tmp_33' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln55_21 = sext i32 %tmp_33" [src/conv3.cpp:55]   --->   Operation 831 'sext' 'sext_ln55_21' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : [1/1] (1.37ns)   --->   Input mux for Operation 832 '%mul_ln55_21 = mul i49 %sext_ln55_21, i49 %sext_ln38_21'
ST_13 : Operation 832 [1/1] (2.04ns)   --->   "%mul_ln55_21 = mul i49 %sext_ln55_21, i49 %sext_ln38_21" [src/conv3.cpp:55]   --->   Operation 832 'mul' 'mul_ln55_21' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 833 [1/1] (1.09ns)   --->   "%add_ln55_16 = add i49 %shl_ln55_15, i49 %mul_ln55_21" [src/conv3.cpp:55]   --->   Operation 833 'add' 'add_ln55_16' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_16, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 834 'partselect' 'tmp_72' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 835 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_389" [src/conv3.cpp:55]   --->   Operation 835 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 836 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_394" [src/conv3.cpp:55]   --->   Operation 836 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 837 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_401" [src/conv3.cpp:55]   --->   Operation 837 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 838 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_406" [src/conv3.cpp:55]   --->   Operation 838 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 839 [2/13] (1.53ns)   --->   "%urem_ln55 = urem i9 %add_ln53_3, i9 130" [src/conv3.cpp:55]   --->   Operation 839 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.37ns)   --->   Input mux for Operation 840 '%mul_ln55_45 = mul i49 %sext_ln55_21, i49 %sext_ln38_20'
ST_13 : Operation 840 [1/1] (2.04ns)   --->   "%mul_ln55_45 = mul i49 %sext_ln55_21, i49 %sext_ln38_20" [src/conv3.cpp:55]   --->   Operation 840 'mul' 'mul_ln55_45' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %mul_ln55_45, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 841 'partselect' 'tmp_97' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : Operation 842 [3/13] (1.53ns)   --->   "%urem_ln55_1 = urem i9 %add_ln53_4, i9 130" [src/conv3.cpp:55]   --->   Operation 842 'urem' 'urem_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 843 [1/1] (0.00ns)   --->   "%shl_ln55_52 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_117, i25 0" [src/conv3.cpp:55]   --->   Operation 843 'bitconcatenate' 'shl_ln55_52' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_13 : [1/1] (1.37ns)   --->   Input mux for Operation 844 '%mul_ln55_67 = mul i49 %sext_ln55_19, i49 %sext_ln38_17'
ST_13 : Operation 844 [1/1] (2.04ns)   --->   "%mul_ln55_67 = mul i49 %sext_ln55_19, i49 %sext_ln38_17" [src/conv3.cpp:55]   --->   Operation 844 'mul' 'mul_ln55_67' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 845 [1/1] (1.09ns)   --->   "%add_ln55_53 = add i49 %shl_ln55_52, i49 %mul_ln55_67" [src/conv3.cpp:55]   --->   Operation 845 'add' 'add_ln55_53' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_53, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 846 'partselect' 'tmp_118' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.27>
ST_14 : Operation 847 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_22 = load i10 %weight_buffer_0_addr_22" [src/conv3.cpp:38]   --->   Operation 847 'load' 'weight_buffer_0_load_22' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_14 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln38_22 = sext i18 %weight_buffer_0_load_22" [src/conv3.cpp:38]   --->   Operation 848 'sext' 'sext_ln38_22' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 849 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_23 = load i10 %weight_buffer_0_addr_23" [src/conv3.cpp:38]   --->   Operation 849 'load' 'weight_buffer_0_load_23' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_14 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln38_23 = sext i18 %weight_buffer_0_load_23" [src/conv3.cpp:38]   --->   Operation 850 'sext' 'sext_ln38_23' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 851 [1/1] (0.00ns)   --->   "%add_ln38_24_cast = zext i10 %add_ln38_24" [src/conv3.cpp:38]   --->   Operation 851 'zext' 'add_ln38_24_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 852 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_24 = getelementptr i18 %weight_buffer_0, i64 0, i64 %add_ln38_24_cast" [src/conv3.cpp:38]   --->   Operation 852 'getelementptr' 'weight_buffer_0_addr_24' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 853 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_24 = load i10 %weight_buffer_0_addr_24" [src/conv3.cpp:38]   --->   Operation 853 'load' 'weight_buffer_0_load_24' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_14 : Operation 854 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_3, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:58]   --->   Operation 854 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_14 : Operation 855 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit53" [src/conv3.cpp:58]   --->   Operation 855 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp)> <Delay = 0.00>
ST_14 : Operation 856 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_3, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:58]   --->   Operation 856 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_14 : Operation 857 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit53" [src/conv3.cpp:58]   --->   Operation 857 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp)> <Delay = 0.00>
ST_14 : Operation 858 [1/1] (0.00ns)   --->   "%shl_ln55_16 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_72, i25 0" [src/conv3.cpp:55]   --->   Operation 858 'bitconcatenate' 'shl_ln55_16' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 859 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_389" [src/conv3.cpp:55]   --->   Operation 859 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 860 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_394" [src/conv3.cpp:55]   --->   Operation 860 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 861 [1/1] (0.42ns)   --->   "%tmp_34 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320, i1 %tmp_16" [src/conv3.cpp:55]   --->   Operation 861 'mux' 'tmp_34' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln55_22 = sext i32 %tmp_34" [src/conv3.cpp:55]   --->   Operation 862 'sext' 'sext_ln55_22' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : [1/1] (1.37ns)   --->   Input mux for Operation 863 '%mul_ln55_22 = mul i49 %sext_ln55_22, i49 %sext_ln38_22'
ST_14 : Operation 863 [1/1] (2.04ns)   --->   "%mul_ln55_22 = mul i49 %sext_ln55_22, i49 %sext_ln38_22" [src/conv3.cpp:55]   --->   Operation 863 'mul' 'mul_ln55_22' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 864 [1/1] (1.09ns)   --->   "%add_ln55_17 = add i49 %shl_ln55_16, i49 %mul_ln55_22" [src/conv3.cpp:55]   --->   Operation 864 'add' 'add_ln55_17' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_17, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 865 'partselect' 'tmp_73' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 866 [1/1] (0.00ns)   --->   "%shl_ln55_17 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_73, i25 0" [src/conv3.cpp:55]   --->   Operation 866 'bitconcatenate' 'shl_ln55_17' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 867 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_401" [src/conv3.cpp:55]   --->   Operation 867 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 868 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_406" [src/conv3.cpp:55]   --->   Operation 868 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 869 [1/1] (0.42ns)   --->   "%tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322, i1 %tmp_51" [src/conv3.cpp:55]   --->   Operation 869 'mux' 'tmp_35' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln55_23 = sext i32 %tmp_35" [src/conv3.cpp:55]   --->   Operation 870 'sext' 'sext_ln55_23' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : [1/1] (1.37ns)   --->   Input mux for Operation 871 '%mul_ln55_23 = mul i49 %sext_ln55_23, i49 %sext_ln38_23'
ST_14 : Operation 871 [1/1] (2.04ns)   --->   "%mul_ln55_23 = mul i49 %sext_ln55_23, i49 %sext_ln38_23" [src/conv3.cpp:55]   --->   Operation 871 'mul' 'mul_ln55_23' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 872 [1/1] (1.09ns)   --->   "%add_ln55_18 = add i49 %shl_ln55_17, i49 %mul_ln55_23" [src/conv3.cpp:55]   --->   Operation 872 'add' 'add_ln55_18' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 873 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_18, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 873 'partselect' 'tmp_74' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 874 [1/13] (1.53ns)   --->   "%urem_ln55 = urem i9 %add_ln53_3, i9 130" [src/conv3.cpp:55]   --->   Operation 874 'urem' 'urem_ln55' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln55_45 = zext i9 %urem_ln55" [src/conv3.cpp:55]   --->   Operation 875 'zext' 'zext_ln55_45' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 876 [1/1] (0.85ns)   --->   "%add_ln55_104 = add i16 %add_ln55_69, i16 %zext_ln55_45" [src/conv3.cpp:55]   --->   Operation 876 'add' 'add_ln55_104' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln55_46 = zext i16 %add_ln55_104" [src/conv3.cpp:55]   --->   Operation 877 'zext' 'zext_ln55_46' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 878 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_301 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_46" [src/conv3.cpp:55]   --->   Operation 878 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_301' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 879 [1/1] (0.85ns)   --->   "%add_ln55_105 = add i16 %add_ln55_67, i16 %zext_ln55_45" [src/conv3.cpp:55]   --->   Operation 879 'add' 'add_ln55_105' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln55_47 = zext i16 %add_ln55_105" [src/conv3.cpp:55]   --->   Operation 880 'zext' 'zext_ln55_47' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 881 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_302 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_47" [src/conv3.cpp:55]   --->   Operation 881 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_302' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 882 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_306 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_46" [src/conv3.cpp:55]   --->   Operation 882 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_306' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 883 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_307 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_47" [src/conv3.cpp:55]   --->   Operation 883 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_307' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 884 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_302" [src/conv3.cpp:55]   --->   Operation 884 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 885 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_307" [src/conv3.cpp:55]   --->   Operation 885 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 886 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_301" [src/conv3.cpp:55]   --->   Operation 886 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 887 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_306" [src/conv3.cpp:55]   --->   Operation 887 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 888 [1/1] (0.00ns)   --->   "%shl_ln55_35 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_97, i25 0" [src/conv3.cpp:55]   --->   Operation 888 'bitconcatenate' 'shl_ln55_35' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : [1/1] (1.37ns)   --->   Input mux for Operation 889 '%mul_ln55_46 = mul i49 %sext_ln55_22, i49 %sext_ln38_21'
ST_14 : Operation 889 [1/1] (2.04ns)   --->   "%mul_ln55_46 = mul i49 %sext_ln55_22, i49 %sext_ln38_21" [src/conv3.cpp:55]   --->   Operation 889 'mul' 'mul_ln55_46' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 890 [1/1] (1.09ns)   --->   "%add_ln55_36 = add i49 %shl_ln55_35, i49 %mul_ln55_46" [src/conv3.cpp:55]   --->   Operation 890 'add' 'add_ln55_36' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_36, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 891 'partselect' 'tmp_98' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 892 [1/1] (0.00ns)   --->   "%shl_ln55_36 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_98, i25 0" [src/conv3.cpp:55]   --->   Operation 892 'bitconcatenate' 'shl_ln55_36' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : [1/1] (1.37ns)   --->   Input mux for Operation 893 '%mul_ln55_47 = mul i49 %sext_ln55_23, i49 %sext_ln38_22'
ST_14 : Operation 893 [1/1] (2.04ns)   --->   "%mul_ln55_47 = mul i49 %sext_ln55_23, i49 %sext_ln38_22" [src/conv3.cpp:55]   --->   Operation 893 'mul' 'mul_ln55_47' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 894 [1/1] (1.09ns)   --->   "%add_ln55_37 = add i49 %shl_ln55_36, i49 %mul_ln55_47" [src/conv3.cpp:55]   --->   Operation 894 'add' 'add_ln55_37' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_37, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 895 'partselect' 'tmp_99' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_14 : Operation 896 [2/13] (1.53ns)   --->   "%urem_ln55_1 = urem i9 %add_ln53_4, i9 130" [src/conv3.cpp:55]   --->   Operation 896 'urem' 'urem_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.37ns)   --->   Input mux for Operation 897 '%mul_ln55_70 = mul i49 %sext_ln55_22, i49 %sext_ln38_20'
ST_14 : Operation 897 [1/1] (2.04ns)   --->   "%mul_ln55_70 = mul i49 %sext_ln55_22, i49 %sext_ln38_20" [src/conv3.cpp:55]   --->   Operation 897 'mul' 'mul_ln55_70' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %mul_ln55_70, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 898 'partselect' 'tmp_120' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.12>
ST_15 : Operation 899 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_24 = load i10 %weight_buffer_0_addr_24" [src/conv3.cpp:38]   --->   Operation 899 'load' 'weight_buffer_0_load_24' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 800> <RAM>
ST_15 : Operation 900 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_302" [src/conv3.cpp:55]   --->   Operation 900 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 901 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_307" [src/conv3.cpp:55]   --->   Operation 901 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 902 [1/1] (0.42ns)   --->   "%tmp_37 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312, i1 %tmp_79" [src/conv3.cpp:55]   --->   Operation 902 'mux' 'tmp_37' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln55_25 = sext i32 %tmp_37" [src/conv3.cpp:55]   --->   Operation 903 'sext' 'sext_ln55_25' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 904 [1/1] (0.00ns)   --->   "%shl_ln55_22 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_81, i25 0" [src/conv3.cpp:55]   --->   Operation 904 'bitconcatenate' 'shl_ln55_22' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : [1/1] (1.37ns)   --->   Input mux for Operation 905 '%mul_ln55_29 = mul i49 %sext_ln55_25, i49 %sext_ln38_4'
ST_15 : Operation 905 [1/1] (2.04ns)   --->   "%mul_ln55_29 = mul i49 %sext_ln55_25, i49 %sext_ln38_4" [src/conv3.cpp:55]   --->   Operation 905 'mul' 'mul_ln55_29' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 906 [1/1] (1.09ns)   --->   "%add_ln55_23 = add i49 %shl_ln55_22, i49 %mul_ln55_29" [src/conv3.cpp:55]   --->   Operation 906 'add' 'add_ln55_23' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_23, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 907 'partselect' 'tmp_60' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln58_10 = sext i24 %tmp_38" [src/conv3.cpp:58]   --->   Operation 908 'sext' 'sext_ln58_10' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln58_11 = sext i24 %tmp_60" [src/conv3.cpp:58]   --->   Operation 909 'sext' 'sext_ln58_11' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 910 [1/1] (0.93ns)   --->   "%sub_ln58_5 = sub i25 0, i25 %sext_ln58_10" [src/conv3.cpp:58]   --->   Operation 910 'sub' 'sub_ln58_5' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 911 [1/1] (0.94ns)   --->   "%icmp_ln58_5 = icmp_eq  i25 %sext_ln58_11, i25 %sub_ln58_5" [src/conv3.cpp:58]   --->   Operation 911 'icmp' 'icmp_ln58_5' <Predicate = (!icmp_ln38)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 912 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_5, void %if.end.i.i.1, void %if.then.i.i.1" [src/conv3.cpp:58]   --->   Operation 912 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 913 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.0155, void %V32.i.i25.i.i85.1.case.1156" [src/conv3.cpp:58]   --->   Operation 913 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_5)> <Delay = 0.00>
ST_15 : Operation 914 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.1" [src/conv3.cpp:58]   --->   Operation 914 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_5)> <Delay = 0.00>
ST_15 : Operation 915 [1/1] (0.93ns)   --->   "%add_ln58_5 = add i24 %tmp_60, i24 %tmp_38" [src/conv3.cpp:58]   --->   Operation 915 'add' 'add_ln58_5' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 916 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.0, void %V32.i.i25.i.i85.1.case.1" [src/conv3.cpp:58]   --->   Operation 916 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 917 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_301" [src/conv3.cpp:55]   --->   Operation 917 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 918 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_306" [src/conv3.cpp:55]   --->   Operation 918 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 919 [1/1] (0.42ns)   --->   "%tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300, i1 %tmp_79" [src/conv3.cpp:55]   --->   Operation 919 'mux' 'tmp_39' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln55_26 = sext i32 %tmp_39" [src/conv3.cpp:55]   --->   Operation 920 'sext' 'sext_ln55_26' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 921 [1/1] (0.00ns)   --->   "%shl_ln55_26 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_86, i25 0" [src/conv3.cpp:55]   --->   Operation 921 'bitconcatenate' 'shl_ln55_26' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : [1/1] (1.37ns)   --->   Input mux for Operation 922 '%mul_ln55_34 = mul i49 %sext_ln55_26, i49 %sext_ln38_9'
ST_15 : Operation 922 [1/1] (2.04ns)   --->   "%mul_ln55_34 = mul i49 %sext_ln55_26, i49 %sext_ln38_9" [src/conv3.cpp:55]   --->   Operation 922 'mul' 'mul_ln55_34' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 923 [1/1] (1.09ns)   --->   "%add_ln55_27 = add i49 %shl_ln55_26, i49 %mul_ln55_34" [src/conv3.cpp:55]   --->   Operation 923 'add' 'add_ln55_27' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_27, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 924 'partselect' 'tmp_65' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 925 [1/1] (0.00ns)   --->   "%shl_ln55_41 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_104, i25 0" [src/conv3.cpp:55]   --->   Operation 925 'bitconcatenate' 'shl_ln55_41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : [1/1] (1.37ns)   --->   Input mux for Operation 926 '%mul_ln55_53 = mul i49 %sext_ln55_25, i49 %sext_ln38_3'
ST_15 : Operation 926 [1/1] (2.04ns)   --->   "%mul_ln55_53 = mul i49 %sext_ln55_25, i49 %sext_ln38_3" [src/conv3.cpp:55]   --->   Operation 926 'mul' 'mul_ln55_53' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 927 [1/1] (1.09ns)   --->   "%add_ln55_42 = add i49 %shl_ln55_41, i49 %mul_ln55_53" [src/conv3.cpp:55]   --->   Operation 927 'add' 'add_ln55_42' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 928 [1/13] (1.53ns)   --->   "%urem_ln55_1 = urem i9 %add_ln53_4, i9 130" [src/conv3.cpp:55]   --->   Operation 928 'urem' 'urem_ln55_1' <Predicate = (!icmp_ln38)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln55_52 = zext i9 %urem_ln55_1" [src/conv3.cpp:55]   --->   Operation 929 'zext' 'zext_ln55_52' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 930 [1/1] (0.85ns)   --->   "%add_ln55_109 = add i16 %add_ln55_69, i16 %zext_ln55_52" [src/conv3.cpp:55]   --->   Operation 930 'add' 'add_ln55_109' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln55_53 = zext i16 %add_ln55_109" [src/conv3.cpp:55]   --->   Operation 931 'zext' 'zext_ln55_53' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 932 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_279 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_53" [src/conv3.cpp:55]   --->   Operation 932 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_279' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 933 [1/1] (0.85ns)   --->   "%add_ln55_110 = add i16 %add_ln55_67, i16 %zext_ln55_52" [src/conv3.cpp:55]   --->   Operation 933 'add' 'add_ln55_110' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln55_54 = zext i16 %add_ln55_110" [src/conv3.cpp:55]   --->   Operation 934 'zext' 'zext_ln55_54' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 935 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_280 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_54" [src/conv3.cpp:55]   --->   Operation 935 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_280' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 936 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_284 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_53" [src/conv3.cpp:55]   --->   Operation 936 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_284' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 937 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_285 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_54" [src/conv3.cpp:55]   --->   Operation 937 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_285' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 938 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_280" [src/conv3.cpp:55]   --->   Operation 938 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 939 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_285" [src/conv3.cpp:55]   --->   Operation 939 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_42, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 940 'partselect' 'tmp_107' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 941 [1/1] (0.00ns)   --->   "%shl_ln55_45 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_110, i25 0" [src/conv3.cpp:55]   --->   Operation 941 'bitconcatenate' 'shl_ln55_45' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : [1/1] (1.37ns)   --->   Input mux for Operation 942 '%mul_ln55_58 = mul i49 %sext_ln55_26, i49 %sext_ln38_8'
ST_15 : Operation 942 [1/1] (2.04ns)   --->   "%mul_ln55_58 = mul i49 %sext_ln55_26, i49 %sext_ln38_8" [src/conv3.cpp:55]   --->   Operation 942 'mul' 'mul_ln55_58' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 943 [1/1] (1.09ns)   --->   "%add_ln55_46 = add i49 %shl_ln55_45, i49 %mul_ln55_58" [src/conv3.cpp:55]   --->   Operation 943 'add' 'add_ln55_46' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 944 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_279" [src/conv3.cpp:55]   --->   Operation 944 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 945 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_284" [src/conv3.cpp:55]   --->   Operation 945 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_46, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 946 'partselect' 'tmp_111' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : Operation 947 [1/1] (0.00ns)   --->   "%shl_ln55_55 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_120, i25 0" [src/conv3.cpp:55]   --->   Operation 947 'bitconcatenate' 'shl_ln55_55' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_15 : [1/1] (1.37ns)   --->   Input mux for Operation 948 '%mul_ln55_71 = mul i49 %sext_ln55_23, i49 %sext_ln38_21'
ST_15 : Operation 948 [1/1] (2.04ns)   --->   "%mul_ln55_71 = mul i49 %sext_ln55_23, i49 %sext_ln38_21" [src/conv3.cpp:55]   --->   Operation 948 'mul' 'mul_ln55_71' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 949 [1/1] (1.09ns)   --->   "%add_ln55_56 = add i49 %shl_ln55_55, i49 %mul_ln55_71" [src/conv3.cpp:55]   --->   Operation 949 'add' 'add_ln55_56' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_56, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 950 'partselect' 'tmp_121' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.12>
ST_16 : Operation 951 [1/1] (0.85ns)   --->   "%add_ln55_103 = add i16 %add_ln55_75, i16 %zext_ln55_38" [src/conv3.cpp:55]   --->   Operation 951 'add' 'add_ln55_103' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 952 [1/1] (0.85ns)   --->   "%add_ln55_106 = add i16 %add_ln55_71, i16 %zext_ln55_45" [src/conv3.cpp:55]   --->   Operation 952 'add' 'add_ln55_106' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln55_48 = zext i16 %add_ln55_106" [src/conv3.cpp:55]   --->   Operation 953 'zext' 'zext_ln55_48' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 954 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_303 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_48" [src/conv3.cpp:55]   --->   Operation 954 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_303' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 955 [1/1] (0.85ns)   --->   "%add_ln55_107 = add i16 %add_ln55_73, i16 %zext_ln55_45" [src/conv3.cpp:55]   --->   Operation 955 'add' 'add_ln55_107' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 956 [1/1] (0.85ns)   --->   "%add_ln55_108 = add i16 %add_ln55_75, i16 %zext_ln55_45" [src/conv3.cpp:55]   --->   Operation 956 'add' 'add_ln55_108' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 957 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_308 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_48" [src/conv3.cpp:55]   --->   Operation 957 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_308' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 958 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:58]   --->   Operation 958 'store' 'store_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_5 & !tmp_12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_16 : Operation 959 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit154" [src/conv3.cpp:58]   --->   Operation 959 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_5 & !tmp_12)> <Delay = 0.00>
ST_16 : Operation 960 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:58]   --->   Operation 960 'store' 'store_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_5 & tmp_12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_16 : Operation 961 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit154" [src/conv3.cpp:58]   --->   Operation 961 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_5 & tmp_12)> <Delay = 0.00>
ST_16 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln58_12 = sext i24 %add_ln58_5" [src/conv3.cpp:58]   --->   Operation 962 'sext' 'sext_ln58_12' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln58_13 = sext i24 %tmp_65" [src/conv3.cpp:58]   --->   Operation 963 'sext' 'sext_ln58_13' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 964 [1/1] (0.93ns)   --->   "%sub_ln58_6 = sub i25 0, i25 %sext_ln58_12" [src/conv3.cpp:58]   --->   Operation 964 'sub' 'sub_ln58_6' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 965 [1/1] (0.94ns)   --->   "%icmp_ln58_6 = icmp_eq  i25 %sext_ln58_13, i25 %sub_ln58_6" [src/conv3.cpp:58]   --->   Operation 965 'icmp' 'icmp_ln58_6' <Predicate = (!icmp_ln38)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 966 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_6, void %if.end.i.i.1.1, void %if.then.i.i.1.1" [src/conv3.cpp:58]   --->   Operation 966 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 967 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.0152, void %V32.i.i25.i.i85.1.case.1153" [src/conv3.cpp:58]   --->   Operation 967 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_6)> <Delay = 0.00>
ST_16 : Operation 968 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.1.1" [src/conv3.cpp:58]   --->   Operation 968 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_6)> <Delay = 0.00>
ST_16 : Operation 969 [1/1] (0.93ns)   --->   "%add_ln58_6 = add i24 %tmp_65, i24 %add_ln58_5" [src/conv3.cpp:58]   --->   Operation 969 'add' 'add_ln58_6' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 970 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.076, void %V32.i.i25.i.i85.1.case.177" [src/conv3.cpp:58]   --->   Operation 970 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 971 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_303" [src/conv3.cpp:55]   --->   Operation 971 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 972 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_308" [src/conv3.cpp:55]   --->   Operation 972 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 973 [1/1] (0.85ns)   --->   "%add_ln55_111 = add i16 %add_ln55_71, i16 %zext_ln55_52" [src/conv3.cpp:55]   --->   Operation 973 'add' 'add_ln55_111' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln55_55 = zext i16 %add_ln55_111" [src/conv3.cpp:55]   --->   Operation 974 'zext' 'zext_ln55_55' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 975 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_281 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_55" [src/conv3.cpp:55]   --->   Operation 975 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_281' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 976 [1/1] (0.85ns)   --->   "%add_ln55_112 = add i16 %add_ln55_73, i16 %zext_ln55_52" [src/conv3.cpp:55]   --->   Operation 976 'add' 'add_ln55_112' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 977 [1/1] (0.85ns)   --->   "%add_ln55_113 = add i16 %add_ln55_75, i16 %zext_ln55_52" [src/conv3.cpp:55]   --->   Operation 977 'add' 'add_ln55_113' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 978 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_286 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_55" [src/conv3.cpp:55]   --->   Operation 978 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_286' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 979 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_280" [src/conv3.cpp:55]   --->   Operation 979 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 980 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_285" [src/conv3.cpp:55]   --->   Operation 980 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 981 [1/1] (0.42ns)   --->   "%tmp_43 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290, i1 %tmp_106" [src/conv3.cpp:55]   --->   Operation 981 'mux' 'tmp_43' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln55_30 = sext i32 %tmp_43" [src/conv3.cpp:55]   --->   Operation 982 'sext' 'sext_ln55_30' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 983 [1/1] (0.00ns)   --->   "%shl_ln55_42 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_107, i25 0" [src/conv3.cpp:55]   --->   Operation 983 'bitconcatenate' 'shl_ln55_42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : [1/1] (1.37ns)   --->   Input mux for Operation 984 '%mul_ln55_54 = mul i49 %sext_ln55_30, i49 %sext_ln38_4'
ST_16 : Operation 984 [1/1] (2.04ns)   --->   "%mul_ln55_54 = mul i49 %sext_ln55_30, i49 %sext_ln38_4" [src/conv3.cpp:55]   --->   Operation 984 'mul' 'mul_ln55_54' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 985 [1/1] (1.09ns)   --->   "%add_ln55_43 = add i49 %shl_ln55_42, i49 %mul_ln55_54" [src/conv3.cpp:55]   --->   Operation 985 'add' 'add_ln55_43' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_43, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 986 'partselect' 'tmp_85' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln58_20 = sext i24 %tmp_44" [src/conv3.cpp:58]   --->   Operation 987 'sext' 'sext_ln58_20' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln58_21 = sext i24 %tmp_85" [src/conv3.cpp:58]   --->   Operation 988 'sext' 'sext_ln58_21' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 989 [1/1] (0.93ns)   --->   "%sub_ln58_10 = sub i25 0, i25 %sext_ln58_20" [src/conv3.cpp:58]   --->   Operation 989 'sub' 'sub_ln58_10' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 990 [1/1] (0.94ns)   --->   "%icmp_ln58_10 = icmp_eq  i25 %sext_ln58_21, i25 %sub_ln58_10" [src/conv3.cpp:58]   --->   Operation 990 'icmp' 'icmp_ln58_10' <Predicate = (!icmp_ln38)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 991 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_10, void %if.end.i.i.2, void %if.then.i.i.2" [src/conv3.cpp:58]   --->   Operation 991 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 992 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0170, void %V32.i.i25.i.i85.2.case.1171" [src/conv3.cpp:58]   --->   Operation 992 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_10)> <Delay = 0.00>
ST_16 : Operation 993 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.2" [src/conv3.cpp:58]   --->   Operation 993 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_10)> <Delay = 0.00>
ST_16 : Operation 994 [1/1] (0.93ns)   --->   "%add_ln58_10 = add i24 %tmp_85, i24 %tmp_44" [src/conv3.cpp:58]   --->   Operation 994 'add' 'add_ln58_10' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 995 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0, void %V32.i.i25.i.i85.2.case.1" [src/conv3.cpp:58]   --->   Operation 995 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 996 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_279" [src/conv3.cpp:55]   --->   Operation 996 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 997 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_284" [src/conv3.cpp:55]   --->   Operation 997 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 998 [1/1] (0.42ns)   --->   "%tmp_45 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278, i1 %tmp_106" [src/conv3.cpp:55]   --->   Operation 998 'mux' 'tmp_45' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln55_31 = sext i32 %tmp_45" [src/conv3.cpp:55]   --->   Operation 999 'sext' 'sext_ln55_31' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 1000 [1/1] (0.00ns)   --->   "%shl_ln55_46 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_111, i25 0" [src/conv3.cpp:55]   --->   Operation 1000 'bitconcatenate' 'shl_ln55_46' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : [1/1] (1.37ns)   --->   Input mux for Operation 1001 '%mul_ln55_59 = mul i49 %sext_ln55_31, i49 %sext_ln38_9'
ST_16 : Operation 1001 [1/1] (2.04ns)   --->   "%mul_ln55_59 = mul i49 %sext_ln55_31, i49 %sext_ln38_9" [src/conv3.cpp:55]   --->   Operation 1001 'mul' 'mul_ln55_59' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1002 [1/1] (1.09ns)   --->   "%add_ln55_47 = add i49 %shl_ln55_46, i49 %mul_ln55_59" [src/conv3.cpp:55]   --->   Operation 1002 'add' 'add_ln55_47' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_47, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 1003 'partselect' 'tmp_90' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_16 : Operation 1004 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_281" [src/conv3.cpp:55]   --->   Operation 1004 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 1005 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_286" [src/conv3.cpp:55]   --->   Operation 1005 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 17 <SV = 16> <Delay = 7.27>
ST_17 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln55_49 = zext i16 %add_ln55_107" [src/conv3.cpp:55]   --->   Operation 1006 'zext' 'zext_ln55_49' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 1007 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_304 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_49" [src/conv3.cpp:55]   --->   Operation 1007 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_304' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 1008 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_309 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_49" [src/conv3.cpp:55]   --->   Operation 1008 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_309' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 1009 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_5, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:58]   --->   Operation 1009 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp_12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_17 : Operation 1010 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit" [src/conv3.cpp:58]   --->   Operation 1010 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp_12)> <Delay = 0.00>
ST_17 : Operation 1011 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_5, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:58]   --->   Operation 1011 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp_12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_17 : Operation 1012 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit" [src/conv3.cpp:58]   --->   Operation 1012 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp_12)> <Delay = 0.00>
ST_17 : Operation 1013 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_303" [src/conv3.cpp:55]   --->   Operation 1013 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 1014 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_308" [src/conv3.cpp:55]   --->   Operation 1014 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 1015 [1/1] (0.42ns)   --->   "%tmp_40 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298, i1 %tmp_79" [src/conv3.cpp:55]   --->   Operation 1015 'mux' 'tmp_40' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln55_27 = sext i32 %tmp_40" [src/conv3.cpp:55]   --->   Operation 1016 'sext' 'sext_ln55_27' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 1017 [1/1] (0.00ns)   --->   "%shl_ln55_30 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_91, i25 0" [src/conv3.cpp:55]   --->   Operation 1017 'bitconcatenate' 'shl_ln55_30' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : [1/1] (1.37ns)   --->   Input mux for Operation 1018 '%mul_ln55_39 = mul i49 %sext_ln55_27, i49 %sext_ln38_14'
ST_17 : Operation 1018 [1/1] (2.04ns)   --->   "%mul_ln55_39 = mul i49 %sext_ln55_27, i49 %sext_ln38_14" [src/conv3.cpp:55]   --->   Operation 1018 'mul' 'mul_ln55_39' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1019 [1/1] (1.09ns)   --->   "%add_ln55_31 = add i49 %shl_ln55_30, i49 %mul_ln55_39" [src/conv3.cpp:55]   --->   Operation 1019 'add' 'add_ln55_31' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1020 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_31, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 1020 'partselect' 'tmp_70' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln58_14 = sext i24 %add_ln58_6" [src/conv3.cpp:58]   --->   Operation 1021 'sext' 'sext_ln58_14' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln58_15 = sext i24 %tmp_70" [src/conv3.cpp:58]   --->   Operation 1022 'sext' 'sext_ln58_15' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 1023 [1/1] (0.93ns)   --->   "%sub_ln58_7 = sub i25 0, i25 %sext_ln58_14" [src/conv3.cpp:58]   --->   Operation 1023 'sub' 'sub_ln58_7' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1024 [1/1] (0.94ns)   --->   "%icmp_ln58_7 = icmp_eq  i25 %sext_ln58_15, i25 %sub_ln58_7" [src/conv3.cpp:58]   --->   Operation 1024 'icmp' 'icmp_ln58_7' <Predicate = (!icmp_ln38)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1025 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_7, void %if.end.i.i.1.2, void %if.then.i.i.1.2" [src/conv3.cpp:58]   --->   Operation 1025 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 1026 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.0149, void %V32.i.i25.i.i85.1.case.1150" [src/conv3.cpp:58]   --->   Operation 1026 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_7)> <Delay = 0.00>
ST_17 : Operation 1027 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.1.2" [src/conv3.cpp:58]   --->   Operation 1027 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_7)> <Delay = 0.00>
ST_17 : Operation 1028 [1/1] (0.93ns)   --->   "%add_ln58_7 = add i24 %tmp_70, i24 %add_ln58_6" [src/conv3.cpp:58]   --->   Operation 1028 'add' 'add_ln58_7' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1029 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.081, void %V32.i.i25.i.i85.1.case.182" [src/conv3.cpp:58]   --->   Operation 1029 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 1030 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_304" [src/conv3.cpp:55]   --->   Operation 1030 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 1031 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_309" [src/conv3.cpp:55]   --->   Operation 1031 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 1032 [1/1] (0.00ns)   --->   "%zext_ln55_56 = zext i16 %add_ln55_112" [src/conv3.cpp:55]   --->   Operation 1032 'zext' 'zext_ln55_56' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 1033 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_282 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_56" [src/conv3.cpp:55]   --->   Operation 1033 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_282' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 1034 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_287 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_56" [src/conv3.cpp:55]   --->   Operation 1034 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_287' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 1035 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:58]   --->   Operation 1035 'store' 'store_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_10 & !tmp_15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_17 : Operation 1036 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit169" [src/conv3.cpp:58]   --->   Operation 1036 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_10 & !tmp_15)> <Delay = 0.00>
ST_17 : Operation 1037 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:58]   --->   Operation 1037 'store' 'store_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_10 & tmp_15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_17 : Operation 1038 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit169" [src/conv3.cpp:58]   --->   Operation 1038 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_10 & tmp_15)> <Delay = 0.00>
ST_17 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln58_22 = sext i24 %add_ln58_10" [src/conv3.cpp:58]   --->   Operation 1039 'sext' 'sext_ln58_22' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln58_23 = sext i24 %tmp_90" [src/conv3.cpp:58]   --->   Operation 1040 'sext' 'sext_ln58_23' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 1041 [1/1] (0.93ns)   --->   "%sub_ln58_11 = sub i25 0, i25 %sext_ln58_22" [src/conv3.cpp:58]   --->   Operation 1041 'sub' 'sub_ln58_11' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1042 [1/1] (0.94ns)   --->   "%icmp_ln58_11 = icmp_eq  i25 %sext_ln58_23, i25 %sub_ln58_11" [src/conv3.cpp:58]   --->   Operation 1042 'icmp' 'icmp_ln58_11' <Predicate = (!icmp_ln38)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1043 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_11, void %if.end.i.i.2.1, void %if.then.i.i.2.1" [src/conv3.cpp:58]   --->   Operation 1043 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 1044 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0167, void %V32.i.i25.i.i85.2.case.1168" [src/conv3.cpp:58]   --->   Operation 1044 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_11)> <Delay = 0.00>
ST_17 : Operation 1045 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.2.1" [src/conv3.cpp:58]   --->   Operation 1045 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_11)> <Delay = 0.00>
ST_17 : Operation 1046 [1/1] (0.93ns)   --->   "%add_ln58_11 = add i24 %tmp_90, i24 %add_ln58_10" [src/conv3.cpp:58]   --->   Operation 1046 'add' 'add_ln58_11' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1047 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0100, void %V32.i.i25.i.i85.2.case.1101" [src/conv3.cpp:58]   --->   Operation 1047 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 1048 [1/1] (0.00ns)   --->   "%shl_ln55_49 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_114, i25 0" [src/conv3.cpp:55]   --->   Operation 1048 'bitconcatenate' 'shl_ln55_49' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : [1/1] (1.37ns)   --->   Input mux for Operation 1049 '%mul_ln55_63 = mul i49 %sext_ln55_27, i49 %sext_ln38_13'
ST_17 : Operation 1049 [1/1] (2.04ns)   --->   "%mul_ln55_63 = mul i49 %sext_ln55_27, i49 %sext_ln38_13" [src/conv3.cpp:55]   --->   Operation 1049 'mul' 'mul_ln55_63' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1050 [1/1] (1.09ns)   --->   "%add_ln55_50 = add i49 %shl_ln55_49, i49 %mul_ln55_63" [src/conv3.cpp:55]   --->   Operation 1050 'add' 'add_ln55_50' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1051 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_281" [src/conv3.cpp:55]   --->   Operation 1051 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 1052 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_286" [src/conv3.cpp:55]   --->   Operation 1052 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 1053 [1/1] (0.42ns)   --->   "%tmp_46 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276, i1 %tmp_106" [src/conv3.cpp:55]   --->   Operation 1053 'mux' 'tmp_46' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln55_32 = sext i32 %tmp_46" [src/conv3.cpp:55]   --->   Operation 1054 'sext' 'sext_ln55_32' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 1055 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_50, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 1055 'partselect' 'tmp_115' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 1056 [1/1] (0.00ns)   --->   "%shl_ln55_50 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_115, i25 0" [src/conv3.cpp:55]   --->   Operation 1056 'bitconcatenate' 'shl_ln55_50' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : [1/1] (1.37ns)   --->   Input mux for Operation 1057 '%mul_ln55_64 = mul i49 %sext_ln55_32, i49 %sext_ln38_14'
ST_17 : Operation 1057 [1/1] (2.04ns)   --->   "%mul_ln55_64 = mul i49 %sext_ln55_32, i49 %sext_ln38_14" [src/conv3.cpp:55]   --->   Operation 1057 'mul' 'mul_ln55_64' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1058 [1/1] (1.09ns)   --->   "%add_ln55_51 = add i49 %shl_ln55_50, i49 %mul_ln55_64" [src/conv3.cpp:55]   --->   Operation 1058 'add' 'add_ln55_51' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1059 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_51, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 1059 'partselect' 'tmp_95' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_17 : Operation 1060 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_282" [src/conv3.cpp:55]   --->   Operation 1060 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 1061 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_287" [src/conv3.cpp:55]   --->   Operation 1061 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 18 <SV = 17> <Delay = 7.27>
ST_18 : Operation 1062 [1/1] (0.00ns)   --->   "%zext_ln55_43 = zext i16 %add_ln55_103" [src/conv3.cpp:55]   --->   Operation 1062 'zext' 'zext_ln55_43' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 1063 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_413 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_43" [src/conv3.cpp:55]   --->   Operation 1063 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_413' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 1064 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_418 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_43" [src/conv3.cpp:55]   --->   Operation 1064 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_418' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 1065 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_413" [src/conv3.cpp:55]   --->   Operation 1065 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 1066 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_418" [src/conv3.cpp:55]   --->   Operation 1066 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln55_50 = zext i16 %add_ln55_108" [src/conv3.cpp:55]   --->   Operation 1067 'zext' 'zext_ln55_50' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 1068 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_305 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_50" [src/conv3.cpp:55]   --->   Operation 1068 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_305' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 1069 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_310 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_50" [src/conv3.cpp:55]   --->   Operation 1069 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_310' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 1070 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:58]   --->   Operation 1070 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp_12 & icmp_ln58_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_18 : Operation 1071 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit151" [src/conv3.cpp:58]   --->   Operation 1071 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp_12 & icmp_ln58_6)> <Delay = 0.00>
ST_18 : Operation 1072 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:58]   --->   Operation 1072 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp_12 & icmp_ln58_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_18 : Operation 1073 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit151" [src/conv3.cpp:58]   --->   Operation 1073 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp_12 & icmp_ln58_6)> <Delay = 0.00>
ST_18 : Operation 1074 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_304" [src/conv3.cpp:55]   --->   Operation 1074 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 1075 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_309" [src/conv3.cpp:55]   --->   Operation 1075 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 1076 [1/1] (0.42ns)   --->   "%tmp_41 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296, i1 %tmp_79" [src/conv3.cpp:55]   --->   Operation 1076 'mux' 'tmp_41' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln55_28 = sext i32 %tmp_41" [src/conv3.cpp:55]   --->   Operation 1077 'sext' 'sext_ln55_28' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 1078 [1/1] (0.00ns)   --->   "%shl_ln55_34 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_96, i25 0" [src/conv3.cpp:55]   --->   Operation 1078 'bitconcatenate' 'shl_ln55_34' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : [1/1] (1.37ns)   --->   Input mux for Operation 1079 '%mul_ln55_44 = mul i49 %sext_ln55_28, i49 %sext_ln38_19'
ST_18 : Operation 1079 [1/1] (2.04ns)   --->   "%mul_ln55_44 = mul i49 %sext_ln55_28, i49 %sext_ln38_19" [src/conv3.cpp:55]   --->   Operation 1079 'mul' 'mul_ln55_44' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1080 [1/1] (1.09ns)   --->   "%add_ln55_35 = add i49 %shl_ln55_34, i49 %mul_ln55_44" [src/conv3.cpp:55]   --->   Operation 1080 'add' 'add_ln55_35' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1081 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_35, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 1081 'partselect' 'tmp_75' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln58_16 = sext i24 %add_ln58_7" [src/conv3.cpp:58]   --->   Operation 1082 'sext' 'sext_ln58_16' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln58_17 = sext i24 %tmp_75" [src/conv3.cpp:58]   --->   Operation 1083 'sext' 'sext_ln58_17' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 1084 [1/1] (0.93ns)   --->   "%sub_ln58_8 = sub i25 0, i25 %sext_ln58_16" [src/conv3.cpp:58]   --->   Operation 1084 'sub' 'sub_ln58_8' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1085 [1/1] (0.94ns)   --->   "%icmp_ln58_8 = icmp_eq  i25 %sext_ln58_17, i25 %sub_ln58_8" [src/conv3.cpp:58]   --->   Operation 1085 'icmp' 'icmp_ln58_8' <Predicate = (!icmp_ln38)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1086 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_8, void %if.end.i.i.1.3, void %if.then.i.i.1.3" [src/conv3.cpp:58]   --->   Operation 1086 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 1087 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.0146, void %V32.i.i25.i.i85.1.case.1147" [src/conv3.cpp:58]   --->   Operation 1087 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_8)> <Delay = 0.00>
ST_18 : Operation 1088 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.1.3" [src/conv3.cpp:58]   --->   Operation 1088 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_8)> <Delay = 0.00>
ST_18 : Operation 1089 [1/1] (0.93ns)   --->   "%add_ln58_8 = add i24 %tmp_75, i24 %add_ln58_7" [src/conv3.cpp:58]   --->   Operation 1089 'add' 'add_ln58_8' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1090 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.086, void %V32.i.i25.i.i85.1.case.187" [src/conv3.cpp:58]   --->   Operation 1090 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 1091 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_305" [src/conv3.cpp:55]   --->   Operation 1091 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 1092 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_310" [src/conv3.cpp:55]   --->   Operation 1092 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 1093 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_10, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:58]   --->   Operation 1093 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp_15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_18 : Operation 1094 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit" [src/conv3.cpp:58]   --->   Operation 1094 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp_15)> <Delay = 0.00>
ST_18 : Operation 1095 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_10, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:58]   --->   Operation 1095 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp_15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_18 : Operation 1096 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit" [src/conv3.cpp:58]   --->   Operation 1096 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp_15)> <Delay = 0.00>
ST_18 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln58_24 = sext i24 %add_ln58_11" [src/conv3.cpp:58]   --->   Operation 1097 'sext' 'sext_ln58_24' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 1098 [1/1] (0.00ns)   --->   "%sext_ln58_25 = sext i24 %tmp_95" [src/conv3.cpp:58]   --->   Operation 1098 'sext' 'sext_ln58_25' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 1099 [1/1] (0.93ns)   --->   "%sub_ln58_12 = sub i25 0, i25 %sext_ln58_24" [src/conv3.cpp:58]   --->   Operation 1099 'sub' 'sub_ln58_12' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1100 [1/1] (0.94ns)   --->   "%icmp_ln58_12 = icmp_eq  i25 %sext_ln58_25, i25 %sub_ln58_12" [src/conv3.cpp:58]   --->   Operation 1100 'icmp' 'icmp_ln58_12' <Predicate = (!icmp_ln38)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1101 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_12, void %if.end.i.i.2.2, void %if.then.i.i.2.2" [src/conv3.cpp:58]   --->   Operation 1101 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 1102 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0164, void %V32.i.i25.i.i85.2.case.1165" [src/conv3.cpp:58]   --->   Operation 1102 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_12)> <Delay = 0.00>
ST_18 : Operation 1103 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.2.2" [src/conv3.cpp:58]   --->   Operation 1103 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_12)> <Delay = 0.00>
ST_18 : Operation 1104 [1/1] (0.93ns)   --->   "%add_ln58_12 = add i24 %tmp_95, i24 %add_ln58_11" [src/conv3.cpp:58]   --->   Operation 1104 'add' 'add_ln58_12' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1105 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0105, void %V32.i.i25.i.i85.2.case.1106" [src/conv3.cpp:58]   --->   Operation 1105 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 1106 [1/1] (0.00ns)   --->   "%shl_ln55_53 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_118, i25 0" [src/conv3.cpp:55]   --->   Operation 1106 'bitconcatenate' 'shl_ln55_53' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : [1/1] (1.37ns)   --->   Input mux for Operation 1107 '%mul_ln55_68 = mul i49 %sext_ln55_28, i49 %sext_ln38_18'
ST_18 : Operation 1107 [1/1] (2.04ns)   --->   "%mul_ln55_68 = mul i49 %sext_ln55_28, i49 %sext_ln38_18" [src/conv3.cpp:55]   --->   Operation 1107 'mul' 'mul_ln55_68' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1108 [1/1] (1.09ns)   --->   "%add_ln55_54 = add i49 %shl_ln55_53, i49 %mul_ln55_68" [src/conv3.cpp:55]   --->   Operation 1108 'add' 'add_ln55_54' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1109 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_282" [src/conv3.cpp:55]   --->   Operation 1109 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 1110 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_287" [src/conv3.cpp:55]   --->   Operation 1110 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 1111 [1/1] (0.42ns)   --->   "%tmp_47 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274, i1 %tmp_106" [src/conv3.cpp:55]   --->   Operation 1111 'mux' 'tmp_47' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln55_33 = sext i32 %tmp_47" [src/conv3.cpp:55]   --->   Operation 1112 'sext' 'sext_ln55_33' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_54, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 1113 'partselect' 'tmp_119' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 1114 [1/1] (0.00ns)   --->   "%shl_ln55_54 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_119, i25 0" [src/conv3.cpp:55]   --->   Operation 1114 'bitconcatenate' 'shl_ln55_54' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : [1/1] (1.37ns)   --->   Input mux for Operation 1115 '%mul_ln55_69 = mul i49 %sext_ln55_33, i49 %sext_ln38_19'
ST_18 : Operation 1115 [1/1] (2.04ns)   --->   "%mul_ln55_69 = mul i49 %sext_ln55_33, i49 %sext_ln38_19" [src/conv3.cpp:55]   --->   Operation 1115 'mul' 'mul_ln55_69' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1116 [1/1] (1.09ns)   --->   "%add_ln55_55 = add i49 %shl_ln55_54, i49 %mul_ln55_69" [src/conv3.cpp:55]   --->   Operation 1116 'add' 'add_ln55_55' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_55, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 1117 'partselect' 'tmp_100' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.27>
ST_19 : Operation 1118 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_COL_str"   --->   Operation 1118 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1119 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13600, i64 13600, i64 13600"   --->   Operation 1119 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1120 [1/1] (0.00ns)   --->   "%sext_ln38_24 = sext i18 %weight_buffer_0_load_24" [src/conv3.cpp:38]   --->   Operation 1120 'sext' 'sext_ln38_24' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1121 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 1121 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1122 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_2" [src/conv3.cpp:44]   --->   Operation 1122 'specpipeline' 'specpipeline_ln44' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1123 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv3.cpp:42]   --->   Operation 1123 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1124 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_413" [src/conv3.cpp:55]   --->   Operation 1124 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 1125 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_418" [src/conv3.cpp:55]   --->   Operation 1125 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 1126 [1/1] (0.42ns)   --->   "%tmp_36 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324, i1 %tmp_53" [src/conv3.cpp:55]   --->   Operation 1126 'mux' 'tmp_36' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln55_24 = sext i32 %tmp_36" [src/conv3.cpp:55]   --->   Operation 1127 'sext' 'sext_ln55_24' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1128 [1/1] (0.00ns)   --->   "%shl_ln55_18 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_74, i25 0" [src/conv3.cpp:55]   --->   Operation 1128 'bitconcatenate' 'shl_ln55_18' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : [1/1] (1.37ns)   --->   Input mux for Operation 1129 '%mul_ln55_24 = mul i49 %sext_ln55_24, i49 %sext_ln38_24'
ST_19 : Operation 1129 [1/1] (2.04ns)   --->   "%mul_ln55_24 = mul i49 %sext_ln55_24, i49 %sext_ln38_24" [src/conv3.cpp:55]   --->   Operation 1129 'mul' 'mul_ln55_24' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1130 [1/1] (1.09ns)   --->   "%add_ln55_19 = add i49 %shl_ln55_18, i49 %mul_ln55_24" [src/conv3.cpp:55]   --->   Operation 1130 'add' 'add_ln55_19' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_19, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 1131 'partselect' 'tmp_55' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln58_8 = sext i24 %add_ln58_3" [src/conv3.cpp:58]   --->   Operation 1132 'sext' 'sext_ln58_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln58_9 = sext i24 %tmp_55" [src/conv3.cpp:58]   --->   Operation 1133 'sext' 'sext_ln58_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1134 [1/1] (0.93ns)   --->   "%sub_ln58_4 = sub i25 0, i25 %sext_ln58_8" [src/conv3.cpp:58]   --->   Operation 1134 'sub' 'sub_ln58_4' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1135 [1/1] (0.94ns)   --->   "%icmp_ln58_4 = icmp_eq  i25 %sext_ln58_9, i25 %sub_ln58_4" [src/conv3.cpp:58]   --->   Operation 1135 'icmp' 'icmp_ln58_4' <Predicate = (!icmp_ln38)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1136 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_4, void %if.end.i.i.4, void %if.then.i.i.4" [src/conv3.cpp:58]   --->   Operation 1136 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1137 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp, void %V32.i.i25.i.i85.case.0128, void %V32.i.i25.i.i85.case.1129" [src/conv3.cpp:58]   --->   Operation 1137 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_4)> <Delay = 0.00>
ST_19 : Operation 1138 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.4" [src/conv3.cpp:58]   --->   Operation 1138 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_4)> <Delay = 0.00>
ST_19 : Operation 1139 [1/1] (0.93ns)   --->   "%add_ln58_4 = add i24 %tmp_55, i24 %add_ln58_3" [src/conv3.cpp:58]   --->   Operation 1139 'add' 'add_ln58_4' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1140 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_6, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:58]   --->   Operation 1140 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp_12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_19 : Operation 1141 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit75" [src/conv3.cpp:58]   --->   Operation 1141 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp_12)> <Delay = 0.00>
ST_19 : Operation 1142 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_6, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:58]   --->   Operation 1142 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp_12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_19 : Operation 1143 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit75" [src/conv3.cpp:58]   --->   Operation 1143 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp_12)> <Delay = 0.00>
ST_19 : Operation 1144 [1/1] (0.00ns)   --->   "%shl_ln55_37 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_99, i25 0" [src/conv3.cpp:55]   --->   Operation 1144 'bitconcatenate' 'shl_ln55_37' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : [1/1] (1.37ns)   --->   Input mux for Operation 1145 '%mul_ln55_48 = mul i49 %sext_ln55_24, i49 %sext_ln38_23'
ST_19 : Operation 1145 [1/1] (2.04ns)   --->   "%mul_ln55_48 = mul i49 %sext_ln55_24, i49 %sext_ln38_23" [src/conv3.cpp:55]   --->   Operation 1145 'mul' 'mul_ln55_48' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1146 [1/1] (1.09ns)   --->   "%add_ln55_38 = add i49 %shl_ln55_37, i49 %mul_ln55_48" [src/conv3.cpp:55]   --->   Operation 1146 'add' 'add_ln55_38' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1147 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_305" [src/conv3.cpp:55]   --->   Operation 1147 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 1148 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_310" [src/conv3.cpp:55]   --->   Operation 1148 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 1149 [1/1] (0.42ns)   --->   "%tmp_42 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294, i1 %tmp_79" [src/conv3.cpp:55]   --->   Operation 1149 'mux' 'tmp_42' <Predicate = (!icmp_ln38)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln55_29 = sext i32 %tmp_42" [src/conv3.cpp:55]   --->   Operation 1150 'sext' 'sext_ln55_29' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1151 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_38, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 1151 'partselect' 'tmp_101' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1152 [1/1] (0.00ns)   --->   "%shl_ln55_38 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_101, i25 0" [src/conv3.cpp:55]   --->   Operation 1152 'bitconcatenate' 'shl_ln55_38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : [1/1] (1.37ns)   --->   Input mux for Operation 1153 '%mul_ln55_49 = mul i49 %sext_ln55_29, i49 %sext_ln38_24'
ST_19 : Operation 1153 [1/1] (2.04ns)   --->   "%mul_ln55_49 = mul i49 %sext_ln55_29, i49 %sext_ln38_24" [src/conv3.cpp:55]   --->   Operation 1153 'mul' 'mul_ln55_49' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1154 [1/1] (1.09ns)   --->   "%add_ln55_39 = add i49 %shl_ln55_38, i49 %mul_ln55_49" [src/conv3.cpp:55]   --->   Operation 1154 'add' 'add_ln55_39' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_39, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 1155 'partselect' 'tmp_80' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln55_57 = zext i16 %add_ln55_113" [src/conv3.cpp:55]   --->   Operation 1156 'zext' 'zext_ln55_57' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1157 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_283 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln55_57" [src/conv3.cpp:55]   --->   Operation 1157 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_283' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1158 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_288 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln55_57" [src/conv3.cpp:55]   --->   Operation 1158 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_288' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1159 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:58]   --->   Operation 1159 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp_15 & icmp_ln58_11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_19 : Operation 1160 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit166" [src/conv3.cpp:58]   --->   Operation 1160 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp_15 & icmp_ln58_11)> <Delay = 0.00>
ST_19 : Operation 1161 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:58]   --->   Operation 1161 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp_15 & icmp_ln58_11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_19 : Operation 1162 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit166" [src/conv3.cpp:58]   --->   Operation 1162 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp_15 & icmp_ln58_11)> <Delay = 0.00>
ST_19 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln58_26 = sext i24 %add_ln58_12" [src/conv3.cpp:58]   --->   Operation 1163 'sext' 'sext_ln58_26' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln58_27 = sext i24 %tmp_100" [src/conv3.cpp:58]   --->   Operation 1164 'sext' 'sext_ln58_27' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1165 [1/1] (0.93ns)   --->   "%sub_ln58_13 = sub i25 0, i25 %sext_ln58_26" [src/conv3.cpp:58]   --->   Operation 1165 'sub' 'sub_ln58_13' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1166 [1/1] (0.94ns)   --->   "%icmp_ln58_13 = icmp_eq  i25 %sext_ln58_27, i25 %sub_ln58_13" [src/conv3.cpp:58]   --->   Operation 1166 'icmp' 'icmp_ln58_13' <Predicate = (!icmp_ln38)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1167 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_13, void %if.end.i.i.2.3, void %if.then.i.i.2.3" [src/conv3.cpp:58]   --->   Operation 1167 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1168 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0161, void %V32.i.i25.i.i85.2.case.1162" [src/conv3.cpp:58]   --->   Operation 1168 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_13)> <Delay = 0.00>
ST_19 : Operation 1169 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.2.3" [src/conv3.cpp:58]   --->   Operation 1169 'br' 'br_ln58' <Predicate = (!icmp_ln38 & icmp_ln58_13)> <Delay = 0.00>
ST_19 : Operation 1170 [1/1] (0.93ns)   --->   "%add_ln58_13 = add i24 %tmp_100, i24 %add_ln58_12" [src/conv3.cpp:58]   --->   Operation 1170 'add' 'add_ln58_13' <Predicate = (!icmp_ln38)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1171 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0110, void %V32.i.i25.i.i85.2.case.1111" [src/conv3.cpp:58]   --->   Operation 1171 'br' 'br_ln58' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1172 [1/1] (0.00ns)   --->   "%shl_ln55_56 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_121, i25 0" [src/conv3.cpp:55]   --->   Operation 1172 'bitconcatenate' 'shl_ln55_56' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : [1/1] (1.37ns)   --->   Input mux for Operation 1173 '%mul_ln55_72 = mul i49 %sext_ln55_24, i49 %sext_ln38_22'
ST_19 : Operation 1173 [1/1] (2.04ns)   --->   "%mul_ln55_72 = mul i49 %sext_ln55_24, i49 %sext_ln38_22" [src/conv3.cpp:55]   --->   Operation 1173 'mul' 'mul_ln55_72' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1174 [1/1] (1.09ns)   --->   "%add_ln55_57 = add i49 %shl_ln55_56, i49 %mul_ln55_72" [src/conv3.cpp:55]   --->   Operation 1174 'add' 'add_ln55_57' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_57, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 1175 'partselect' 'tmp_122' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 1176 [1/1] (0.00ns)   --->   "%shl_ln55_57 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_122, i25 0" [src/conv3.cpp:55]   --->   Operation 1176 'bitconcatenate' 'shl_ln55_57' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : [1/1] (1.37ns)   --->   Input mux for Operation 1177 '%mul_ln55_73 = mul i49 %sext_ln55_29, i49 %sext_ln38_23'
ST_19 : Operation 1177 [1/1] (2.04ns)   --->   "%mul_ln55_73 = mul i49 %sext_ln55_29, i49 %sext_ln38_23" [src/conv3.cpp:55]   --->   Operation 1177 'mul' 'mul_ln55_73' <Predicate = (!icmp_ln38)> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1178 [1/1] (1.09ns)   --->   "%add_ln55_58 = add i49 %shl_ln55_57, i49 %mul_ln55_73" [src/conv3.cpp:55]   --->   Operation 1178 'add' 'add_ln55_58' <Predicate = (!icmp_ln38)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1179 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_283" [src/conv3.cpp:55]   --->   Operation 1179 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 1180 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_288" [src/conv3.cpp:55]   --->   Operation 1180 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272' <Predicate = (!icmp_ln38)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 1181 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_58, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 1181 'partselect' 'tmp_123' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 20 <SV = 26> <Delay = 1.23>
ST_20 : Operation 1182 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:58]   --->   Operation 1182 'store' 'store_ln58' <Predicate = (!icmp_ln38 & !tmp & icmp_ln58_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_20 : Operation 1183 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit127" [src/conv3.cpp:58]   --->   Operation 1183 'br' 'br_ln58' <Predicate = (!icmp_ln38 & !tmp & icmp_ln58_4)> <Delay = 0.00>
ST_20 : Operation 1184 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:58]   --->   Operation 1184 'store' 'store_ln58' <Predicate = (!icmp_ln38 & tmp & icmp_ln58_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_20 : Operation 1185 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit127" [src/conv3.cpp:58]   --->   Operation 1185 'br' 'br_ln58' <Predicate = (!icmp_ln38 & tmp & icmp_ln58_4)> <Delay = 0.00>

State 21 <SV = 28> <Delay = 1.23>
ST_21 : Operation 1186 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_4, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:58]   --->   Operation 1186 'store' 'store_ln58' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_21 : Operation 1187 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit70" [src/conv3.cpp:58]   --->   Operation 1187 'br' 'br_ln58' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 1188 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_4, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:58]   --->   Operation 1188 'store' 'store_ln58' <Predicate = (tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_21 : Operation 1189 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.exit70" [src/conv3.cpp:58]   --->   Operation 1189 'br' 'br_ln58' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 1190 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:58]   --->   Operation 1190 'store' 'store_ln58' <Predicate = (!tmp_15 & icmp_ln58_14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_21 : Operation 1191 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit157" [src/conv3.cpp:58]   --->   Operation 1191 'br' 'br_ln58' <Predicate = (!tmp_15 & icmp_ln58_14)> <Delay = 0.00>
ST_21 : Operation 1192 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:58]   --->   Operation 1192 'store' 'store_ln58' <Predicate = (tmp_15 & icmp_ln58_14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_21 : Operation 1193 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit157" [src/conv3.cpp:58]   --->   Operation 1193 'br' 'br_ln58' <Predicate = (tmp_15 & icmp_ln58_14)> <Delay = 0.00>

State 22 <SV = 19> <Delay = 7.12>
ST_22 : Operation 1194 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:58]   --->   Operation 1194 'store' 'store_ln58' <Predicate = (!tmp_12 & icmp_ln58_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_22 : Operation 1195 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit148" [src/conv3.cpp:58]   --->   Operation 1195 'br' 'br_ln58' <Predicate = (!tmp_12 & icmp_ln58_7)> <Delay = 0.00>
ST_22 : Operation 1196 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:58]   --->   Operation 1196 'store' 'store_ln58' <Predicate = (tmp_12 & icmp_ln58_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_22 : Operation 1197 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit148" [src/conv3.cpp:58]   --->   Operation 1197 'br' 'br_ln58' <Predicate = (tmp_12 & icmp_ln58_7)> <Delay = 0.00>
ST_22 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln58_18 = sext i24 %add_ln58_8" [src/conv3.cpp:58]   --->   Operation 1198 'sext' 'sext_ln58_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln58_19 = sext i24 %tmp_80" [src/conv3.cpp:58]   --->   Operation 1199 'sext' 'sext_ln58_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1200 [1/1] (0.93ns)   --->   "%sub_ln58_9 = sub i25 0, i25 %sext_ln58_18" [src/conv3.cpp:58]   --->   Operation 1200 'sub' 'sub_ln58_9' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1201 [1/1] (0.94ns)   --->   "%icmp_ln58_9 = icmp_eq  i25 %sext_ln58_19, i25 %sub_ln58_9" [src/conv3.cpp:58]   --->   Operation 1201 'icmp' 'icmp_ln58_9' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1202 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_9, void %if.end.i.i.1.4, void %if.then.i.i.1.4" [src/conv3.cpp:58]   --->   Operation 1202 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1203 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_12, void %V32.i.i25.i.i85.1.case.0143, void %V32.i.i25.i.i85.1.case.1144" [src/conv3.cpp:58]   --->   Operation 1203 'br' 'br_ln58' <Predicate = (icmp_ln58_9)> <Delay = 0.00>
ST_22 : Operation 1204 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.1.4" [src/conv3.cpp:58]   --->   Operation 1204 'br' 'br_ln58' <Predicate = (icmp_ln58_9)> <Delay = 0.00>
ST_22 : Operation 1205 [1/1] (0.93ns)   --->   "%add_ln58_9 = add i24 %tmp_80, i24 %add_ln58_8" [src/conv3.cpp:58]   --->   Operation 1205 'add' 'add_ln58_9' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1206 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_11, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:58]   --->   Operation 1206 'store' 'store_ln58' <Predicate = (!tmp_15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_22 : Operation 1207 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit99" [src/conv3.cpp:58]   --->   Operation 1207 'br' 'br_ln58' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_22 : Operation 1208 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_11, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:58]   --->   Operation 1208 'store' 'store_ln58' <Predicate = (tmp_15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_22 : Operation 1209 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit99" [src/conv3.cpp:58]   --->   Operation 1209 'br' 'br_ln58' <Predicate = (tmp_15)> <Delay = 0.00>
ST_22 : Operation 1210 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_283" [src/conv3.cpp:55]   --->   Operation 1210 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_22 : Operation 1211 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_288" [src/conv3.cpp:55]   --->   Operation 1211 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_22 : Operation 1212 [1/1] (0.42ns)   --->   "%tmp_48 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272, i1 %tmp_106" [src/conv3.cpp:55]   --->   Operation 1212 'mux' 'tmp_48' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln55_34 = sext i32 %tmp_48" [src/conv3.cpp:55]   --->   Operation 1213 'sext' 'sext_ln55_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1214 [1/1] (0.00ns)   --->   "%shl_ln55_58 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i24.i25, i24 %tmp_123, i25 0" [src/conv3.cpp:55]   --->   Operation 1214 'bitconcatenate' 'shl_ln55_58' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.37ns)   --->   Input mux for Operation 1215 '%mul_ln55_74 = mul i49 %sext_ln55_34, i49 %sext_ln38_24'
ST_22 : Operation 1215 [1/1] (2.04ns)   --->   "%mul_ln55_74 = mul i49 %sext_ln55_34, i49 %sext_ln38_24" [src/conv3.cpp:55]   --->   Operation 1215 'mul' 'mul_ln55_74' <Predicate = true> <Delay = 2.04> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1216 [1/1] (1.09ns)   --->   "%add_ln55_59 = add i49 %shl_ln55_58, i49 %mul_ln55_74" [src/conv3.cpp:55]   --->   Operation 1216 'add' 'add_ln55_59' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i24 @_ssdm_op_PartSelect.i24.i49.i32.i32, i49 %add_ln55_59, i32 25, i32 48" [src/conv3.cpp:55]   --->   Operation 1217 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln58_28 = sext i24 %add_ln58_13" [src/conv3.cpp:58]   --->   Operation 1218 'sext' 'sext_ln58_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln58_29 = sext i24 %tmp_105" [src/conv3.cpp:58]   --->   Operation 1219 'sext' 'sext_ln58_29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1220 [1/1] (0.93ns)   --->   "%sub_ln58_14 = sub i25 0, i25 %sext_ln58_28" [src/conv3.cpp:58]   --->   Operation 1220 'sub' 'sub_ln58_14' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1221 [1/1] (0.94ns)   --->   "%icmp_ln58_14 = icmp_eq  i25 %sext_ln58_29, i25 %sub_ln58_14" [src/conv3.cpp:58]   --->   Operation 1221 'icmp' 'icmp_ln58_14' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1222 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_14, void %if.end.i.i.2.4, void %if.then.i.i.2.4" [src/conv3.cpp:58]   --->   Operation 1222 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1223 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0158, void %V32.i.i25.i.i85.2.case.1159" [src/conv3.cpp:58]   --->   Operation 1223 'br' 'br_ln58' <Predicate = (icmp_ln58_14)> <Delay = 0.00>
ST_22 : Operation 1224 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i.i.2.4" [src/conv3.cpp:58]   --->   Operation 1224 'br' 'br_ln58' <Predicate = (icmp_ln58_14)> <Delay = 0.00>
ST_22 : Operation 1225 [1/1] (0.93ns)   --->   "%add_ln58_14 = add i24 %tmp_105, i24 %add_ln58_13" [src/conv3.cpp:58]   --->   Operation 1225 'add' 'add_ln58_14' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1226 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_15, void %V32.i.i25.i.i85.2.case.0115, void %V32.i.i25.i.i85.2.case.1116" [src/conv3.cpp:58]   --->   Operation 1226 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.23>
ST_23 : Operation 1227 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_7, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:58]   --->   Operation 1227 'store' 'store_ln58' <Predicate = (!tmp_12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_23 : Operation 1228 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit80" [src/conv3.cpp:58]   --->   Operation 1228 'br' 'br_ln58' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_23 : Operation 1229 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_7, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:58]   --->   Operation 1229 'store' 'store_ln58' <Predicate = (tmp_12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_23 : Operation 1230 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit80" [src/conv3.cpp:58]   --->   Operation 1230 'br' 'br_ln58' <Predicate = (tmp_12)> <Delay = 0.00>
ST_23 : Operation 1231 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_12, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:58]   --->   Operation 1231 'store' 'store_ln58' <Predicate = (!tmp_15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_23 : Operation 1232 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit104" [src/conv3.cpp:58]   --->   Operation 1232 'br' 'br_ln58' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_23 : Operation 1233 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_12, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:58]   --->   Operation 1233 'store' 'store_ln58' <Predicate = (tmp_15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_23 : Operation 1234 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit104" [src/conv3.cpp:58]   --->   Operation 1234 'br' 'br_ln58' <Predicate = (tmp_15)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 1.23>
ST_24 : Operation 1235 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:58]   --->   Operation 1235 'store' 'store_ln58' <Predicate = (!tmp_12 & icmp_ln58_8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_24 : Operation 1236 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit145" [src/conv3.cpp:58]   --->   Operation 1236 'br' 'br_ln58' <Predicate = (!tmp_12 & icmp_ln58_8)> <Delay = 0.00>
ST_24 : Operation 1237 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:58]   --->   Operation 1237 'store' 'store_ln58' <Predicate = (tmp_12 & icmp_ln58_8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_24 : Operation 1238 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit145" [src/conv3.cpp:58]   --->   Operation 1238 'br' 'br_ln58' <Predicate = (tmp_12 & icmp_ln58_8)> <Delay = 0.00>
ST_24 : Operation 1239 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:58]   --->   Operation 1239 'store' 'store_ln58' <Predicate = (!tmp_15 & icmp_ln58_13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_24 : Operation 1240 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit160" [src/conv3.cpp:58]   --->   Operation 1240 'br' 'br_ln58' <Predicate = (!tmp_15 & icmp_ln58_13)> <Delay = 0.00>
ST_24 : Operation 1241 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:58]   --->   Operation 1241 'store' 'store_ln58' <Predicate = (tmp_15 & icmp_ln58_13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_24 : Operation 1242 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit160" [src/conv3.cpp:58]   --->   Operation 1242 'br' 'br_ln58' <Predicate = (tmp_15 & icmp_ln58_13)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 1243 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_8, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:58]   --->   Operation 1243 'store' 'store_ln58' <Predicate = (!tmp_12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_25 : Operation 1244 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit85" [src/conv3.cpp:58]   --->   Operation 1244 'br' 'br_ln58' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_25 : Operation 1245 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_8, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:58]   --->   Operation 1245 'store' 'store_ln58' <Predicate = (tmp_12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_25 : Operation 1246 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit85" [src/conv3.cpp:58]   --->   Operation 1246 'br' 'br_ln58' <Predicate = (tmp_12)> <Delay = 0.00>

State 26 <SV = 27> <Delay = 1.23>
ST_26 : Operation 1247 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:58]   --->   Operation 1247 'store' 'store_ln58' <Predicate = (!tmp_12 & icmp_ln58_9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_26 : Operation 1248 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit142" [src/conv3.cpp:58]   --->   Operation 1248 'br' 'br_ln58' <Predicate = (!tmp_12 & icmp_ln58_9)> <Delay = 0.00>
ST_26 : Operation 1249 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:58]   --->   Operation 1249 'store' 'store_ln58' <Predicate = (tmp_12 & icmp_ln58_9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_26 : Operation 1250 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit142" [src/conv3.cpp:58]   --->   Operation 1250 'br' 'br_ln58' <Predicate = (tmp_12 & icmp_ln58_9)> <Delay = 0.00>

State 27 <SV = 29> <Delay = 1.23>
ST_27 : Operation 1251 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_9, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:58]   --->   Operation 1251 'store' 'store_ln58' <Predicate = (!tmp_12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_27 : Operation 1252 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit94" [src/conv3.cpp:58]   --->   Operation 1252 'br' 'br_ln58' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_27 : Operation 1253 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_9, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:58]   --->   Operation 1253 'store' 'store_ln58' <Predicate = (tmp_12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_27 : Operation 1254 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.1.exit94" [src/conv3.cpp:58]   --->   Operation 1254 'br' 'br_ln58' <Predicate = (tmp_12)> <Delay = 0.00>

State 28 <SV = 21> <Delay = 1.23>
ST_28 : Operation 1255 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:58]   --->   Operation 1255 'store' 'store_ln58' <Predicate = (!tmp_15 & icmp_ln58_12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_28 : Operation 1256 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit163" [src/conv3.cpp:58]   --->   Operation 1256 'br' 'br_ln58' <Predicate = (!tmp_15 & icmp_ln58_12)> <Delay = 0.00>
ST_28 : Operation 1257 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:58]   --->   Operation 1257 'store' 'store_ln58' <Predicate = (tmp_15 & icmp_ln58_12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_28 : Operation 1258 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit163" [src/conv3.cpp:58]   --->   Operation 1258 'br' 'br_ln58' <Predicate = (tmp_15 & icmp_ln58_12)> <Delay = 0.00>

State 29 <SV = 25> <Delay = 1.23>
ST_29 : Operation 1259 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_13, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:58]   --->   Operation 1259 'store' 'store_ln58' <Predicate = (!tmp_15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_29 : Operation 1260 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit109" [src/conv3.cpp:58]   --->   Operation 1260 'br' 'br_ln58' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_29 : Operation 1261 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_13, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:58]   --->   Operation 1261 'store' 'store_ln58' <Predicate = (tmp_15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_29 : Operation 1262 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit109" [src/conv3.cpp:58]   --->   Operation 1262 'br' 'br_ln58' <Predicate = (tmp_15)> <Delay = 0.00>

State 30 <SV = 30> <Delay = 1.23>
ST_30 : Operation 1263 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_14, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:58]   --->   Operation 1263 'store' 'store_ln58' <Predicate = (!tmp_15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_30 : Operation 1264 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit114" [src/conv3.cpp:58]   --->   Operation 1264 'br' 'br_ln58' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_30 : Operation 1265 [1/1] (1.23ns)   --->   "%store_ln58 = store i24 %add_ln58_14, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:58]   --->   Operation 1265 'store' 'store_ln58' <Predicate = (tmp_15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_30 : Operation 1266 [1/1] (0.00ns)   --->   "%br_ln58 = br void %V32.i.i25.i.i85.2.exit114" [src/conv3.cpp:58]   --->   Operation 1266 'br' 'br_ln58' <Predicate = (tmp_15)> <Delay = 0.00>

State 31 <SV = 20> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten81') [10]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten81' [11]  (0.427 ns)

 <State 2>: 5.677ns
The critical path consists of the following:
	'load' operation ('indvar_flatten25_load', src/conv3.cpp:40) on local variable 'indvar_flatten25' [19]  (0.000 ns)
	'icmp' operation ('icmp_ln40', src/conv3.cpp:40) [35]  (0.787 ns)
	'select' operation ('select_ln38_1', src/conv3.cpp:38) [37]  (0.384 ns)
	'add' operation ('add_ln55_65', src/conv3.cpp:55) [41]  (0.776 ns)
	'add' operation ('add_ln55_66', src/conv3.cpp:55) [182]  (0.787 ns)
	'add' operation ('add_ln55_67', src/conv3.cpp:55) [187]  (0.853 ns)
	'add' operation ('add_ln55_76', src/conv3.cpp:55) [233]  (0.853 ns)
	'getelementptr' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_355', src/conv3.cpp:55) [235]  (0.000 ns)
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367', src/conv3.cpp:55) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [259]  (1.237 ns)

 <State 3>: 6.181ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367', src/conv3.cpp:55) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [259]  (1.237 ns)
	'mux' operation ('tmp_1', src/conv3.cpp:55) [261]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.378 ns)
'mul' operation ('mul_ln55', src/conv3.cpp:55) [263]  (2.042 ns)
	'add' operation ('add_ln55', src/conv3.cpp:55) [303]  (1.097 ns)

 <State 4>: 7.278ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395', src/conv3.cpp:55) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [340]  (1.237 ns)
	'mux' operation ('tmp_5', src/conv3.cpp:55) [342]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.378 ns)
'mul' operation ('mul_ln55_26', src/conv3.cpp:55) [697]  (2.042 ns)
	'add' operation ('add_ln55_20', src/conv3.cpp:55) [698]  (1.097 ns)
	'add' operation ('add_ln55_21', src/conv3.cpp:55) [702]  (1.097 ns)

 <State 5>: 7.126ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419', src/conv3.cpp:55) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [413]  (1.237 ns)
	'mux' operation ('tmp_9', src/conv3.cpp:55) [415]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.378 ns)
'mul' operation ('mul_ln55_4', src/conv3.cpp:55) [419]  (2.042 ns)
	'add' operation ('add_ln55_3', src/conv3.cpp:55) [420]  (1.097 ns)
	'icmp' operation ('icmp_ln58', src/conv3.cpp:58) [428]  (0.945 ns)

 <State 6>: 7.278ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347', src/conv3.cpp:55) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [457]  (1.237 ns)
	'mux' operation ('tmp_11', src/conv3.cpp:55) [459]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.378 ns)
'mul' operation ('mul_ln55_6', src/conv3.cpp:55) [461]  (2.042 ns)
	'add' operation ('add_ln55_4', src/conv3.cpp:55) [462]  (1.097 ns)
	'add' operation ('add_ln55_5', src/conv3.cpp:55) [470]  (1.097 ns)

 <State 7>: 7.278ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351', src/conv3.cpp:55) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [473]  (1.237 ns)
	'mux' operation ('tmp_18', src/conv3.cpp:55) [475]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.378 ns)
'mul' operation ('mul_ln55_32', src/conv3.cpp:55) [785]  (2.042 ns)
	'add' operation ('add_ln55_25', src/conv3.cpp:55) [786]  (1.097 ns)
	'add' operation ('add_ln55_26', src/conv3.cpp:55) [790]  (1.097 ns)

 <State 8>: 6.181ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335', src/conv3.cpp:55) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [513]  (1.237 ns)
	'mux' operation ('tmp_21', src/conv3.cpp:55) [515]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.378 ns)
'mul' operation ('mul_ln55_10', src/conv3.cpp:55) [517]  (2.042 ns)
	'add' operation ('add_ln55_8', src/conv3.cpp:55) [525]  (1.097 ns)

 <State 9>: 7.278ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339', src/conv3.cpp:55) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [528]  (1.237 ns)
	'mux' operation ('tmp_23', src/conv3.cpp:55) [530]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.378 ns)
'mul' operation ('mul_ln55_36', src/conv3.cpp:55) [828]  (2.042 ns)
	'add' operation ('add_ln55_28', src/conv3.cpp:55) [829]  (1.097 ns)
	'add' operation ('add_ln55_29', src/conv3.cpp:55) [833]  (1.097 ns)

 <State 10>: 7.126ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343', src/conv3.cpp:55) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [542]  (1.237 ns)
	'mux' operation ('tmp_25', src/conv3.cpp:55) [544]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.378 ns)
'mul' operation ('mul_ln55_14', src/conv3.cpp:55) [548]  (2.042 ns)
	'add' operation ('add_ln55_11', src/conv3.cpp:55) [549]  (1.097 ns)
	'icmp' operation ('icmp_ln58_2', src/conv3.cpp:58) [554]  (0.945 ns)

 <State 11>: 7.278ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327', src/conv3.cpp:55) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [583]  (1.237 ns)
	'mux' operation ('tmp_28', src/conv3.cpp:55) [585]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.378 ns)
'mul' operation ('mul_ln55_16', src/conv3.cpp:55) [587]  (2.042 ns)
	'add' operation ('add_ln55_12', src/conv3.cpp:55) [588]  (1.097 ns)
	'add' operation ('add_ln55_13', src/conv3.cpp:55) [596]  (1.097 ns)

 <State 12>: 7.278ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331', src/conv3.cpp:55) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [599]  (1.237 ns)
	'mux' operation ('tmp_30', src/conv3.cpp:55) [601]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.378 ns)
'mul' operation ('mul_ln55_42', src/conv3.cpp:55) [879]  (2.042 ns)
	'add' operation ('add_ln55_33', src/conv3.cpp:55) [880]  (1.097 ns)
	'add' operation ('add_ln55_34', src/conv3.cpp:55) [884]  (1.097 ns)

 <State 13>: 6.181ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315', src/conv3.cpp:55) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [639]  (1.237 ns)
	'mux' operation ('tmp_32', src/conv3.cpp:55) [641]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.378 ns)
'mul' operation ('mul_ln55_20', src/conv3.cpp:55) [643]  (2.042 ns)
	'add' operation ('add_ln55_16', src/conv3.cpp:55) [651]  (1.097 ns)

 <State 14>: 7.278ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319', src/conv3.cpp:55) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [654]  (1.237 ns)
	'mux' operation ('tmp_34', src/conv3.cpp:55) [656]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.378 ns)
'mul' operation ('mul_ln55_46', src/conv3.cpp:55) [922]  (2.042 ns)
	'add' operation ('add_ln55_36', src/conv3.cpp:55) [923]  (1.097 ns)
	'add' operation ('add_ln55_37', src/conv3.cpp:55) [927]  (1.097 ns)

 <State 15>: 7.126ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311', src/conv3.cpp:55) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [733]  (1.237 ns)
	'mux' operation ('tmp_37', src/conv3.cpp:55) [735]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.378 ns)
'mul' operation ('mul_ln55_29', src/conv3.cpp:55) [739]  (2.042 ns)
	'add' operation ('add_ln55_23', src/conv3.cpp:55) [740]  (1.097 ns)
	'icmp' operation ('icmp_ln58_5', src/conv3.cpp:58) [756]  (0.945 ns)

 <State 16>: 7.126ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289', src/conv3.cpp:55) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [997]  (1.237 ns)
	'mux' operation ('tmp_43', src/conv3.cpp:55) [999]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.378 ns)
'mul' operation ('mul_ln55_54', src/conv3.cpp:55) [1003]  (2.042 ns)
	'add' operation ('add_ln55_43', src/conv3.cpp:55) [1004]  (1.097 ns)
	'icmp' operation ('icmp_ln58_10', src/conv3.cpp:58) [1020]  (0.945 ns)

 <State 17>: 7.278ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297', src/conv3.cpp:55) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [838]  (1.237 ns)
	'mux' operation ('tmp_40', src/conv3.cpp:55) [840]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.378 ns)
'mul' operation ('mul_ln55_63', src/conv3.cpp:55) [1100]  (2.042 ns)
	'add' operation ('add_ln55_50', src/conv3.cpp:55) [1101]  (1.097 ns)
	'add' operation ('add_ln55_51', src/conv3.cpp:55) [1109]  (1.097 ns)

 <State 18>: 7.278ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295', src/conv3.cpp:55) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [885]  (1.237 ns)
	'mux' operation ('tmp_41', src/conv3.cpp:55) [887]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.378 ns)
'mul' operation ('mul_ln55_68', src/conv3.cpp:55) [1147]  (2.042 ns)
	'add' operation ('add_ln55_54', src/conv3.cpp:55) [1148]  (1.097 ns)
	'add' operation ('add_ln55_55', src/conv3.cpp:55) [1156]  (1.097 ns)

 <State 19>: 7.278ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323', src/conv3.cpp:55) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [668]  (1.237 ns)
	'mux' operation ('tmp_36', src/conv3.cpp:55) [670]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.378 ns)
'mul' operation ('mul_ln55_72', src/conv3.cpp:55) [1190]  (2.042 ns)
	'add' operation ('add_ln55_57', src/conv3.cpp:55) [1191]  (1.097 ns)
	'add' operation ('add_ln55_58', src/conv3.cpp:55) [1195]  (1.097 ns)

 <State 20>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln58', src/conv3.cpp:58) of constant 0 on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1' [685]  (1.237 ns)

 <State 21>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln58', src/conv3.cpp:58) of constant 0 on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1' [1213]  (1.237 ns)

 <State 22>: 7.126ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271', src/conv3.cpp:55) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [1196]  (1.237 ns)
	'mux' operation ('tmp_48', src/conv3.cpp:55) [1198]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.378 ns)
'mul' operation ('mul_ln55_74', src/conv3.cpp:55) [1202]  (2.042 ns)
	'add' operation ('add_ln55_59', src/conv3.cpp:55) [1203]  (1.097 ns)
	'icmp' operation ('icmp_ln58_14', src/conv3.cpp:58) [1208]  (0.945 ns)

 <State 23>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln58', src/conv3.cpp:58) of variable 'add_ln58_7', src/conv3.cpp:58 on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1' [866]  (1.237 ns)

 <State 24>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln58', src/conv3.cpp:58) of constant 0 on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1' [1166]  (1.237 ns)

 <State 25>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln58', src/conv3.cpp:58) of variable 'add_ln58_8', src/conv3.cpp:58 on array 'conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255' [916]  (1.237 ns)

 <State 26>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln58', src/conv3.cpp:58) of constant 0 on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1' [949]  (1.237 ns)

 <State 27>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln58', src/conv3.cpp:58) of variable 'add_ln58_9', src/conv3.cpp:58 on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1' [1011]  (1.237 ns)

 <State 28>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln58', src/conv3.cpp:58) of constant 0 on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1' [1119]  (1.237 ns)

 <State 29>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln58', src/conv3.cpp:58) of variable 'add_ln58_13', src/conv3.cpp:58 on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1' [1177]  (1.237 ns)

 <State 30>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln58', src/conv3.cpp:58) of variable 'add_ln58_14', src/conv3.cpp:58 on array 'conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255' [1227]  (1.237 ns)

 <State 31>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
