# //  ModelSim SE-64 6.6b May 21 2010 Linux 2.6.18-238.5.1.el5
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
do source/benctest
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity u_clkdiv
# -- Compiling architecture clockdivider of u_clkdiv
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity u_timer
# -- Compiling architecture behavioral of u_timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity u_eop_detect
# -- Compiling architecture dataflow of u_eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity u_edge_detect
# -- Compiling architecture behavioral of u_edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# ** Error: source/U_RCU.vhd(5): near "<": syntax error
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/benctest line 7
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/U_RCU.vhd"
do source/benctest
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity u_clkdiv
# -- Compiling architecture clockdivider of u_clkdiv
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity u_timer
# -- Compiling architecture behavioral of u_timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity u_eop_detect
# -- Compiling architecture dataflow of u_eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity u_edge_detect
# -- Compiling architecture behavioral of u_edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity u_rcu
# -- Compiling architecture behavioral of u_rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture wrapper of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity u_decode
# -- Compiling architecture behavioral of u_decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity usb_shift
# -- Compiling architecture behavioral of usb_shift
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity u_crc
# -- Compiling architecture simple_shift_reg of u_crc
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity u_buffer
# -- Compiling architecture buffer16 of u_buffer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity u_fcu
# -- Compiling architecture behavioral of u_fcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_encryption
# -- Compiling architecture test of tb_encryption
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity encryption
# -- Loading package std_logic_unsigned
# -- Compiling architecture struct of encryption
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity e_fiestel
# -- Compiling architecture behav of e_fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_enccontroller
# -- Compiling architecture behav of e_enccontroller
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_rkeygen
# -- Compiling architecture behav of e_rkeygen
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_rndcount
# -- Compiling architecture behav of e_rndcount
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_decompile
# -- Compiling architecture behav of e_decompile
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity s_control
# -- Compiling architecture behav of s_control
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture wrapper of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity benc
# -- Loading package std_logic_unsigned
# -- Compiling architecture struct of benc
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity tb_benc
# -- Compiling architecture test of tb_benc
# vsim -i work.tb_benc 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 3
#           Attempting to use alternate WLF file "./wlftt1diTF".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt1diTF
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: [1] source/benc.vhd(177): (vopt-3473) Component instance "u_2 : btoothtop" is not bound.
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_benc(test)#1
# Loading work.benc(struct)#1
# Loading ece337_ip.fifo(rtl)#1
# Loading work.e_fiestel(behav)#1
# Loading work.usb_rcvr(struct)#1
# Loading ieee.numeric_std(body)
# Loading ece337_ip.scalable_off_chip_sram(structural)#1
# Loading std.textio(body)
# Loading ece337_ip.simple_scale_mem(scaleable_memory)#1
# ** Warning: (vsim-8684) No drivers exist on out port /tb_benc/dut/dataout, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_benc/dataout.
#         Region: /tb_benc
add wave sim:/tb_benc/dut/u_1/*
run 10000 ns
add wave sim:/tb_benc/dut/u_0/*
restart
# ** Warning: (vsim-8684) No drivers exist on out port /tb_benc/dut/dataout, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_benc/dataout.
#         Region: /tb_benc
run 10000 ns
