Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 18 15:28:41 2021
| Host         : DellvanZander running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calculator_board_control_sets_placed.rpt
| Design       : calculator_board
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              45 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              38 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                  Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | CENTRAL/STICKY_CNT/internal_counter[3]_i_1_n_0  | sw_IBUF[0]       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | DOWN/STICKY_CNT/internal_counter[3]_i_1__3_n_0  | sw_IBUF[0]       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | LEFT/STICKY_CNT/internal_counter[3]_i_1__1_n_0  | sw_IBUF[0]       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | RIGHT/STICKY_CNT/internal_counter[3]_i_1__2_n_0 | sw_IBUF[0]       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | UP/STICKY_CNT/internal_counter[3]_i_1__0_n_0    | sw_IBUF[0]       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | CONTROLLER/E[0]                                 | sw_IBUF[0]       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | CONTROLLER/ctrl[1]                              | sw_IBUF[0]       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | CONTROLLER/state_reg[3]_0[0]                    | sw_IBUF[0]       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | CONTROLLER/ctrl[0]                              | sw_IBUF[0]       |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG |                                                 | sw_IBUF[0]       |               15 |             45 |         3.00 |
+----------------+-------------------------------------------------+------------------+------------------+----------------+--------------+


