Simulator report for laba2
Mon Sep 24 18:58:41 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 10.0 us      ;
; Simulation Netlist Size     ; 226 nodes    ;
; Simulation Coverage         ;      62.87 % ;
; Total Number of Transitions ; 37233        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; laba2.vwf  ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      62.87 % ;
; Total nodes checked                                 ; 226          ;
; Total output ports checked                          ; 237          ;
; Total output ports with complete 1/0-value coverage ; 149          ;
; Total output ports with no 1/0-value coverage       ; 88           ;
; Total output ports with no 1-value coverage         ; 88           ;
; Total output ports with no 0-value coverage         ; 88           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                             ; Output Port Name                                                                                                         ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; |laba2|clk_D                                                                                                          ; |laba2|clk_D                                                                                                             ; pin_out          ;
; |laba2|clk                                                                                                            ; |laba2|clk                                                                                                               ; out              ;
; |laba2|clk_in                                                                                                         ; |laba2|clk_in                                                                                                            ; pin_out          ;
; |laba2|DCa1[15]                                                                                                       ; |laba2|DCa1[15]                                                                                                          ; pin_out          ;
; |laba2|DCa1[14]                                                                                                       ; |laba2|DCa1[14]                                                                                                          ; pin_out          ;
; |laba2|DCa1[13]                                                                                                       ; |laba2|DCa1[13]                                                                                                          ; pin_out          ;
; |laba2|DCa1[12]                                                                                                       ; |laba2|DCa1[12]                                                                                                          ; pin_out          ;
; |laba2|DCa1[11]                                                                                                       ; |laba2|DCa1[11]                                                                                                          ; pin_out          ;
; |laba2|DCa1[10]                                                                                                       ; |laba2|DCa1[10]                                                                                                          ; pin_out          ;
; |laba2|DCa1[9]                                                                                                        ; |laba2|DCa1[9]                                                                                                           ; pin_out          ;
; |laba2|DCa1[8]                                                                                                        ; |laba2|DCa1[8]                                                                                                           ; pin_out          ;
; |laba2|DCa1[7]                                                                                                        ; |laba2|DCa1[7]                                                                                                           ; pin_out          ;
; |laba2|DCa1[6]                                                                                                        ; |laba2|DCa1[6]                                                                                                           ; pin_out          ;
; |laba2|DCa1[5]                                                                                                        ; |laba2|DCa1[5]                                                                                                           ; pin_out          ;
; |laba2|DCa1[4]                                                                                                        ; |laba2|DCa1[4]                                                                                                           ; pin_out          ;
; |laba2|DCa1[3]                                                                                                        ; |laba2|DCa1[3]                                                                                                           ; pin_out          ;
; |laba2|DCa1[2]                                                                                                        ; |laba2|DCa1[2]                                                                                                           ; pin_out          ;
; |laba2|DCa1[1]                                                                                                        ; |laba2|DCa1[1]                                                                                                           ; pin_out          ;
; |laba2|DCa1[0]                                                                                                        ; |laba2|DCa1[0]                                                                                                           ; pin_out          ;
; |laba2|Block3:inst3|74163:inst|f74163:sub|134                                                                         ; |laba2|Block3:inst3|74163:inst|f74163:sub|134                                                                            ; regout           ;
; |laba2|Block3:inst3|74163:inst|f74163:sub|131                                                                         ; |laba2|Block3:inst3|74163:inst|f74163:sub|131                                                                            ; out0             ;
; |laba2|Block3:inst3|74163:inst|f74163:sub|117                                                                         ; |laba2|Block3:inst3|74163:inst|f74163:sub|117                                                                            ; out0             ;
; |laba2|Block3:inst3|74163:inst|f74163:sub|122                                                                         ; |laba2|Block3:inst3|74163:inst|f74163:sub|122                                                                            ; regout           ;
; |laba2|Block3:inst3|74163:inst|f74163:sub|120                                                                         ; |laba2|Block3:inst3|74163:inst|f74163:sub|120                                                                            ; out0             ;
; |laba2|Block3:inst3|74163:inst|f74163:sub|106                                                                         ; |laba2|Block3:inst3|74163:inst|f74163:sub|106                                                                            ; out0             ;
; |laba2|Block3:inst3|74163:inst|f74163:sub|111                                                                         ; |laba2|Block3:inst3|74163:inst|f74163:sub|111                                                                            ; regout           ;
; |laba2|Block3:inst3|74163:inst|f74163:sub|109                                                                         ; |laba2|Block3:inst3|74163:inst|f74163:sub|109                                                                            ; out0             ;
; |laba2|Block3:inst3|74163:inst|f74163:sub|74                                                                          ; |laba2|Block3:inst3|74163:inst|f74163:sub|74                                                                             ; out0             ;
; |laba2|Block3:inst3|74163:inst|f74163:sub|34                                                                          ; |laba2|Block3:inst3|74163:inst|f74163:sub|34                                                                             ; regout           ;
; |laba2|Block3:inst3|74154:inst20|32                                                                                   ; |laba2|Block3:inst3|74154:inst20|32                                                                                      ; out0             ;
; |laba2|Block3:inst3|74154:inst20|31                                                                                   ; |laba2|Block3:inst3|74154:inst20|31                                                                                      ; out0             ;
; |laba2|Block3:inst3|74154:inst20|30                                                                                   ; |laba2|Block3:inst3|74154:inst20|30                                                                                      ; out0             ;
; |laba2|Block3:inst3|74154:inst20|29                                                                                   ; |laba2|Block3:inst3|74154:inst20|29                                                                                      ; out0             ;
; |laba2|Block3:inst3|74154:inst20|28                                                                                   ; |laba2|Block3:inst3|74154:inst20|28                                                                                      ; out0             ;
; |laba2|Block3:inst3|74154:inst20|27                                                                                   ; |laba2|Block3:inst3|74154:inst20|27                                                                                      ; out0             ;
; |laba2|Block3:inst3|74154:inst20|26                                                                                   ; |laba2|Block3:inst3|74154:inst20|26                                                                                      ; out0             ;
; |laba2|Block3:inst3|74154:inst20|25                                                                                   ; |laba2|Block3:inst3|74154:inst20|25                                                                                      ; out0             ;
; |laba2|Block3:inst3|74154:inst20|24                                                                                   ; |laba2|Block3:inst3|74154:inst20|24                                                                                      ; out0             ;
; |laba2|Block3:inst3|74154:inst20|23                                                                                   ; |laba2|Block3:inst3|74154:inst20|23                                                                                      ; out0             ;
; |laba2|Block3:inst3|74154:inst20|22                                                                                   ; |laba2|Block3:inst3|74154:inst20|22                                                                                      ; out0             ;
; |laba2|Block3:inst3|74154:inst20|21                                                                                   ; |laba2|Block3:inst3|74154:inst20|21                                                                                      ; out0             ;
; |laba2|Block3:inst3|74154:inst20|20                                                                                   ; |laba2|Block3:inst3|74154:inst20|20                                                                                      ; out0             ;
; |laba2|Block3:inst3|74154:inst20|19                                                                                   ; |laba2|Block3:inst3|74154:inst20|19                                                                                      ; out0             ;
; |laba2|Block3:inst3|74154:inst20|18                                                                                   ; |laba2|Block3:inst3|74154:inst20|18                                                                                      ; out0             ;
; |laba2|Block3:inst3|74154:inst20|17                                                                                   ; |laba2|Block3:inst3|74154:inst20|17                                                                                      ; out0             ;
; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[15]                                                  ; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[15]                                                     ; regout           ;
; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[14]                                                  ; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[14]                                                     ; regout           ;
; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[13]                                                  ; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[13]                                                     ; regout           ;
; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[12]                                                  ; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[12]                                                     ; regout           ;
; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[11]                                                  ; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[11]                                                     ; regout           ;
; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[10]                                                  ; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[10]                                                     ; regout           ;
; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[9]                                                   ; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[9]                                                      ; regout           ;
; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                   ; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                      ; regout           ;
; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[7]                                                   ; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[7]                                                      ; regout           ;
; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                   ; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                      ; regout           ;
; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                   ; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                   ; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                   ; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                   ; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                   ; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                   ; |laba2|Block3:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aeb_int~0             ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aeb_int~0                ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~3                   ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~3                      ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~4                   ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~4                      ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~5                   ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~5                      ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~6                   ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~6                      ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~7                   ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~7                      ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb                  ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb                     ; out0             ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0    ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0       ; sumout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0    ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1    ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1       ; sumout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1    ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2    ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2       ; sumout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2    ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita2~COUT  ; cout             ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3    ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3       ; sumout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3    ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita3~COUT  ; cout             ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4    ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4       ; sumout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[3]  ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[3]                ; regout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[2]  ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[2]                ; regout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[1]  ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[1]                ; regout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[0]  ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[0]                ; regout           ;
; |laba2|Block2:inst4|inst3                                                                                             ; |laba2|Block2:inst4|inst3                                                                                                ; out0             ;
; |laba2|Block2:inst4|lpm_counter5:inst2|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0   ; |laba2|Block2:inst4|lpm_counter5:inst2|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |laba2|Block2:inst4|lpm_counter5:inst2|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0   ; |laba2|Block2:inst4|lpm_counter5:inst2|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |laba2|Block2:inst4|lpm_counter5:inst2|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1   ; |laba2|Block2:inst4|lpm_counter5:inst2|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |laba2|Block2:inst4|lpm_counter5:inst2|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1   ; |laba2|Block2:inst4|lpm_counter5:inst2|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |laba2|Block2:inst4|lpm_counter5:inst2|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2   ; |laba2|Block2:inst4|lpm_counter5:inst2|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2      ; sumout           ;
; |laba2|Block2:inst4|lpm_counter5:inst2|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[2] ; |laba2|Block2:inst4|lpm_counter5:inst2|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]               ; regout           ;
; |laba2|Block2:inst4|lpm_counter5:inst2|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[1] ; |laba2|Block2:inst4|lpm_counter5:inst2|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]               ; regout           ;
; |laba2|Block2:inst4|lpm_counter5:inst2|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[0] ; |laba2|Block2:inst4|lpm_counter5:inst2|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]               ; regout           ;
; |laba2|Block2:inst4|lpm_compare6:inst1|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]  ; |laba2|Block2:inst4|lpm_compare6:inst1|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]     ; out0             ;
; |laba2|Block2:inst4|lpm_compare6:inst1|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]         ; |laba2|Block2:inst4|lpm_compare6:inst1|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]            ; out0             ;
; |laba2|Block2:inst4|lpm_compare8:inst6|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]  ; |laba2|Block2:inst4|lpm_compare8:inst6|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]     ; out0             ;
; |laba2|Block2:inst4|lpm_compare8:inst6|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]         ; |laba2|Block2:inst4|lpm_compare8:inst6|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]            ; out0             ;
; |laba2|Block2:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0    ; |laba2|Block2:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0       ; sumout           ;
; |laba2|Block2:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0    ; |laba2|Block2:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |laba2|Block2:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1    ; |laba2|Block2:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1       ; sumout           ;
; |laba2|Block2:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1    ; |laba2|Block2:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |laba2|Block2:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2    ; |laba2|Block2:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2       ; sumout           ;
; |laba2|Block2:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[2]  ; |laba2|Block2:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                ; regout           ;
; |laba2|Block2:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[1]  ; |laba2|Block2:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                ; regout           ;
; |laba2|Block2:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[0]  ; |laba2|Block2:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                ; regout           ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0                ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0                   ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~1                ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~1                   ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~2                ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~2                   ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~3                ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~3                   ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~4                ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~4                   ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~6                ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~6                   ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~7                ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~7                   ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~8                ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~8                   ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~11               ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~11                  ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~13               ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~13                  ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~14               ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~14                  ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~15               ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~15                  ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~18               ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~18                  ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~20               ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~20                  ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~22               ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~22                  ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~24               ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~24                  ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~26               ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~26                  ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~28               ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~28                  ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~0                ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~0                   ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~2                ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~2                   ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~3                ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~3                   ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~4                ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~4                   ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~6                ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~6                   ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~7                ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~7                   ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~8                ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~8                   ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~9                ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~9                   ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~10               ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~10                  ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~11               ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~11                  ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~12               ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~12                  ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~13               ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~13                  ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~14               ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~14                  ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~15               ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~15                  ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~16               ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~16                  ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~18               ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~18                  ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~20               ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~20                  ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~22               ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~22                  ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~24               ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~24                  ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~26               ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~26                  ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~28               ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~28                  ; out0             ;
; |laba2|Block2:inst4|lpm_compare7:inst4|lpm_compare:lpm_compare_component|cmpr_p8j:auto_generated|op_1~0               ; |laba2|Block2:inst4|lpm_compare7:inst4|lpm_compare:lpm_compare_component|cmpr_p8j:auto_generated|op_1~0                  ; out0             ;
; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~0              ; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~0                 ; out0             ;
; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~1              ; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~1                 ; out0             ;
; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~2              ; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~2                 ; out0             ;
; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~3              ; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~3                 ; out0             ;
; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~4              ; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~4                 ; out0             ;
; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~5              ; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~5                 ; out0             ;
; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~6              ; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~6                 ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                            ; Output Port Name                                                                                                        ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |laba2|m[7]                                                                                                          ; |laba2|m[7]                                                                                                             ; out              ;
; |laba2|m[6]                                                                                                          ; |laba2|m[6]                                                                                                             ; out              ;
; |laba2|m[5]                                                                                                          ; |laba2|m[5]                                                                                                             ; out              ;
; |laba2|m[4]                                                                                                          ; |laba2|m[4]                                                                                                             ; out              ;
; |laba2|m[3]                                                                                                          ; |laba2|m[3]                                                                                                             ; out              ;
; |laba2|m[2]                                                                                                          ; |laba2|m[2]                                                                                                             ; out              ;
; |laba2|m[1]                                                                                                          ; |laba2|m[1]                                                                                                             ; out              ;
; |laba2|m[0]                                                                                                          ; |laba2|m[0]                                                                                                             ; out              ;
; |laba2|n[7]                                                                                                          ; |laba2|n[7]                                                                                                             ; out              ;
; |laba2|n[6]                                                                                                          ; |laba2|n[6]                                                                                                             ; out              ;
; |laba2|n[5]                                                                                                          ; |laba2|n[5]                                                                                                             ; out              ;
; |laba2|n[4]                                                                                                          ; |laba2|n[4]                                                                                                             ; out              ;
; |laba2|n[3]                                                                                                          ; |laba2|n[3]                                                                                                             ; out              ;
; |laba2|n[2]                                                                                                          ; |laba2|n[2]                                                                                                             ; out              ;
; |laba2|n[1]                                                                                                          ; |laba2|n[1]                                                                                                             ; out              ;
; |laba2|n[0]                                                                                                          ; |laba2|n[0]                                                                                                             ; out              ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~0                  ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~0                     ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~1                  ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~1                     ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~2                  ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~2                     ; out0             ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4   ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5   ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5      ; sumout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5   ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6   ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6      ; sumout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6   ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7   ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7      ; sumout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[7] ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[7]               ; regout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[6] ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[6]               ; regout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[5] ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[5]               ; regout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[4] ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4]               ; regout           ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~5               ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~5                  ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~9               ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~9                  ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~10              ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~10                 ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~12              ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~12                 ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~16              ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~16                 ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~17              ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~17                 ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~19              ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~19                 ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~21              ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~21                 ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~23              ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~23                 ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~25              ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~25                 ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~27              ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~27                 ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~1               ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~1                  ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~5               ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~5                  ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~17              ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~17                 ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~19              ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~19                 ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~21              ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~21                 ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~23              ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~23                 ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~25              ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~25                 ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~27              ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~27                 ; out0             ;
; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~7             ; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~7                ; out0             ;
; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~8             ; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~8                ; out0             ;
; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~9             ; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~9                ; out0             ;
; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~10            ; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~10               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~11            ; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~11               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~12            ; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~12               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~0            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~0               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~1            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~1               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~2            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~2               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~3            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~3               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~4            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~4               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~5            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~5               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~6            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~6               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~7            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~7               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~8            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~8               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~9            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~9               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~10           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~10              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~11           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~11              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~12           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~12              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~13           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~13              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~14           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~14              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~15           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~15              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~16           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~16              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~17           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~17              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~18           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~18              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~19           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~19              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~20           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~20              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~21           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~21              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~22           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~22              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~23           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~23              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~24           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~24              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~25           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~25              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~26           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~26              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~27           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~27              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~28           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~28              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~29           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~29              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~30           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~30              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~31           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~31              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~32           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~32              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~33           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~33              ; out0             ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                            ; Output Port Name                                                                                                        ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |laba2|m[7]                                                                                                          ; |laba2|m[7]                                                                                                             ; out              ;
; |laba2|m[6]                                                                                                          ; |laba2|m[6]                                                                                                             ; out              ;
; |laba2|m[5]                                                                                                          ; |laba2|m[5]                                                                                                             ; out              ;
; |laba2|m[4]                                                                                                          ; |laba2|m[4]                                                                                                             ; out              ;
; |laba2|m[3]                                                                                                          ; |laba2|m[3]                                                                                                             ; out              ;
; |laba2|m[2]                                                                                                          ; |laba2|m[2]                                                                                                             ; out              ;
; |laba2|m[1]                                                                                                          ; |laba2|m[1]                                                                                                             ; out              ;
; |laba2|m[0]                                                                                                          ; |laba2|m[0]                                                                                                             ; out              ;
; |laba2|n[7]                                                                                                          ; |laba2|n[7]                                                                                                             ; out              ;
; |laba2|n[6]                                                                                                          ; |laba2|n[6]                                                                                                             ; out              ;
; |laba2|n[5]                                                                                                          ; |laba2|n[5]                                                                                                             ; out              ;
; |laba2|n[4]                                                                                                          ; |laba2|n[4]                                                                                                             ; out              ;
; |laba2|n[3]                                                                                                          ; |laba2|n[3]                                                                                                             ; out              ;
; |laba2|n[2]                                                                                                          ; |laba2|n[2]                                                                                                             ; out              ;
; |laba2|n[1]                                                                                                          ; |laba2|n[1]                                                                                                             ; out              ;
; |laba2|n[0]                                                                                                          ; |laba2|n[0]                                                                                                             ; out              ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~0                  ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~0                     ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~1                  ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~1                     ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~2                  ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|_~2                     ; out0             ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4   ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5   ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5      ; sumout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5   ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6   ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6      ; sumout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6   ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7   ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_comb_bita7      ; sumout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[7] ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[7]               ; regout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[6] ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[6]               ; regout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[5] ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[5]               ; regout           ;
; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|counter_reg_bit1a[4] ; |laba2|Block1:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_i4i:auto_generated|safe_q[4]               ; regout           ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~5               ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~5                  ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~9               ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~9                  ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~10              ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~10                 ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~12              ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~12                 ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~16              ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~16                 ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~17              ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~17                 ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~19              ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~19                 ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~21              ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~21                 ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~23              ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~23                 ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~25              ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~25                 ; out0             ;
; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~27              ; |laba2|Block1:inst|lpm_compare2:inst5|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~27                 ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~1               ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~1                  ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~5               ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~5                  ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~17              ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~17                 ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~19              ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~19                 ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~21              ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~21                 ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~23              ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~23                 ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~25              ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~25                 ; out0             ;
; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~27              ; |laba2|Block1:inst|lpm_compare3:inst7|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~27                 ; out0             ;
; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~7             ; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~7                ; out0             ;
; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~8             ; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~8                ; out0             ;
; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~9             ; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~9                ; out0             ;
; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~10            ; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~10               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~11            ; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~11               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~12            ; |laba2|Block1:inst|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated|op_1~12               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~0            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~0               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~1            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~1               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~2            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~2               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~3            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~3               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~4            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~4               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~5            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~5               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~6            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~6               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~7            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~7               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~8            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~8               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~9            ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~9               ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~10           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~10              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~11           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~11              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~12           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~12              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~13           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~13              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~14           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~14              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~15           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~15              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~16           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~16              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~17           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~17              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~18           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~18              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~19           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~19              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~20           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~20              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~21           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~21              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~22           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~22              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~23           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~23              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~24           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~24              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~25           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~25              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~26           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~26              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~27           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~27              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~28           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~28              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~29           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~29              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~30           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~30              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~31           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~31              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~32           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~32              ; out0             ;
; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~33           ; |laba2|Block1:inst|lpm_add_sub4:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_fmh:auto_generated|op_1~33              ; out0             ;
+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Sep 24 18:58:41 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off laba2 -c laba2
Info: Using vector source file "D:/QuartusProjects/lr2/laba2.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of laba2.vwf called laba2.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      62.87 %
Info: Number of transitions in simulation is 37233
Info: Vector file laba2.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 162 megabytes
    Info: Processing ended: Mon Sep 24 18:58:41 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


