
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1
Install: C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro
OS: Windows 6.2

Hostname: LAPTOP-7P3FEATO

Implementation : rev_1

# Written on Mon Apr 29 15:20:56 2019

##### DESIGN INFO #######################################################

Top View:                "Gowin_EMPU_template"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                          Ending                            |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                            System                            |     3.656            |     No paths         |     No paths         |     No paths                         
System                            GW_CLKDIV|fclk_inferred_clock     |     8.524            |     No paths         |     No paths         |     No paths                         
GW_CLKDIV|fclk_inferred_clock     System                            |     8.524            |     No paths         |     No paths         |     No paths                         
GW_CLKDIV|fclk_inferred_clock     GW_CLKDIV|fclk_inferred_clock     |     8.524            |     No paths         |     4.262            |     4.262                            
SPI_Z2|N_88_i_inferred_clock      GW_CLKDIV|fclk_inferred_clock     |     Diff grp         |     No paths         |     Diff grp         |     No paths                         
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:gpio[0] (bidir end point)
p:gpio[0] (bidir start point)
p:gpio[1] (bidir end point)
p:gpio[1] (bidir start point)
p:gpio[2] (bidir end point)
p:gpio[2] (bidir start point)
p:gpio[3] (bidir end point)
p:gpio[3] (bidir start point)
p:gpio[4] (bidir end point)
p:gpio[4] (bidir start point)
p:gpio[5] (bidir end point)
p:gpio[5] (bidir start point)
p:gpio[6] (bidir end point)
p:gpio[6] (bidir start point)
p:gpio[7] (bidir end point)
p:gpio[7] (bidir start point)
p:gpio[8] (bidir end point)
p:gpio[8] (bidir start point)
p:gpio[9] (bidir end point)
p:gpio[9] (bidir start point)
p:gpio[10] (bidir end point)
p:gpio[10] (bidir start point)
p:gpio[11] (bidir end point)
p:gpio[11] (bidir start point)
p:gpio[12] (bidir end point)
p:gpio[12] (bidir start point)
p:gpio[13] (bidir end point)
p:gpio[13] (bidir start point)
p:gpio[14] (bidir end point)
p:gpio[14] (bidir start point)
p:gpio[15] (bidir end point)
p:gpio[15] (bidir start point)
p:reset_n
p:sys_clk
p:uart0_rxd
p:uart0_txd


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
