main_design_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/main_design/ip/main_design_processing_system7_0_0/sim/main_design_processing_system7_0_0.v,incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"
main_design_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main_design/ip/main_design_proc_sys_reset_0_0/sim/main_design_proc_sys_reset_0_0.vhd,incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"
main_design_xbar_1.v,verilog,xil_defaultlib,../../../bd/main_design/ip/main_design_xbar_1/sim/main_design_xbar_1.v,incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"
main_design_axi_quad_spi_0_2.vhd,vhdl,xil_defaultlib,../../../bd/main_design/ip/main_design_axi_quad_spi_0_2/sim/main_design_axi_quad_spi_0_2.vhd,incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"
util_ds_buf.vhd,vhdl,xil_defaultlib,../../../bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd,incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"
main_design_util_ds_buf_0_2.vhd,vhdl,xil_defaultlib,../../../bd/main_design/ip/main_design_util_ds_buf_0_2/sim/main_design_util_ds_buf_0_2.vhd,incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"
main_design_axi_dma_0_0.vhd,vhdl,xil_defaultlib,../../../bd/main_design/ip/main_design_axi_dma_0_0_1/sim/main_design_axi_dma_0_0.vhd,incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"
main_design_xbar_2.v,verilog,xil_defaultlib,../../../bd/main_design/ip/main_design_xbar_2/sim/main_design_xbar_2.v,incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"
main_design.vhd,vhdl,xil_defaultlib,../../../bd/main_design/sim/main_design.vhd,incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"
main_design_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/main_design/ip/main_design_auto_pc_0/sim/main_design_auto_pc_0.v,incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"
main_design_auto_us_0.v,verilog,xil_defaultlib,../../../bd/main_design/ip/main_design_auto_us_0/sim/main_design_auto_us_0.v,incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"
main_design_auto_us_1.v,verilog,xil_defaultlib,../../../bd/main_design/ip/main_design_auto_us_1/sim/main_design_auto_us_1.v,incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"
main_design_auto_us_2.v,verilog,xil_defaultlib,../../../bd/main_design/ip/main_design_auto_us_2/sim/main_design_auto_us_2.v,incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"
main_design_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/main_design/ip/main_design_auto_pc_1/sim/main_design_auto_pc_1.v,incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl"incdir="../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
