I 000053 55 991           1606078417112 or_gate_arch
(_unit VHDL (or_gate 0 4 (or_gate_arch 0 8 ))
	(_version va7)
	(_time 1606078417113 2020.11.23 00:23:37)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b5b2b7e0b2e1b7a3b2e1a4eee0b3b0b3e3b2b7b0e3)
	(_entity
		(_time 1606078417110)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . or_gate_arch 1 -1
	)
)
I 000053 55 992           1606078627765 or_gate_arch
(_unit VHDL (or_gate 0 4 (or_gate_arch 0 69 ))
	(_version va7)
	(_time 1606078627766 2020.11.23 00:27:07)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9596c79b92c1978392c184cec0939093c3929790c3)
	(_entity
		(_time 1606078417109)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . or_gate_arch 1 -1
	)
)
I 000056 55 2614          1606078719770 Full_Adder_arch
(_unit VHDL (full_adder 0 34 (full_adder_arch 0 39 ))
	(_version va7)
	(_time 1606078719771 2020.11.23 00:28:39)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5a1a1a4f5a2f2e3a7f9b3afa5f3f1f3f1f3f0f2f7)
	(_entity
		(_time 1606078719768)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(or_gate
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 53 (_component half_adder )
		(_port
			((a)(a))
			((b)(b))
			((s)(s1))
			((carry)(c1))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((carry)(carry))
			)
		)
	)
	(_instantiation stage1 0 54 (_component half_adder )
		(_port
			((a)(s1))
			((b)(cin))
			((s)(sum))
			((carry)(c2))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((carry)(carry))
			)
		)
	)
	(_instantiation stage2 0 55 (_component or_gate )
		(_port
			((x)(c1))
			((y)(c2))
			((o)(carry))
		)
		(_use (_entity . or_gate)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 1184          1606078719783 half_adder_arch
(_unit VHDL (half_adder 0 61 (half_adder_arch 0 65 ))
	(_version va7)
	(_time 1606078719784 2020.11.23 00:28:39)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 05515e03015202130353435f550301030103000207)
	(_entity
		(_time 1606078719781)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . half_adder_arch 2 -1
	)
)
I 000053 55 992           1606078719799 or_gate_arch
(_unit VHDL (or_gate 0 4 (or_gate_arch 0 78 ))
	(_version va7)
	(_time 1606078719800 2020.11.23 00:28:39)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14401112124016021340054f411211124213161142)
	(_entity
		(_time 1606078417109)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . or_gate_arch 1 -1
	)
)
I 000056 55 2474          1606078842707 Full_Adder_arch
(_unit VHDL (full_adder 0 34 (full_adder_arch 0 39 ))
	(_version va7)
	(_time 1606078842708 2020.11.23 00:30:42)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f207a2a7c7828397d2369757f292b292b292a282d)
	(_entity
		(_time 1606078719767)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(or_gate
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 53 (_component half_adder )
		(_port
			((a)(a))
			((b)(b))
			((s)(s1))
			((carry)(c1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage1 0 54 (_component half_adder )
		(_port
			((a)(s1))
			((b)(cin))
			((s)(sum))
			((carry)(c2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage2 0 55 (_component or_gate )
		(_port
			((x)(c1))
			((y)(c2))
			((o)(carry))
		)
		(_use (_entity . or_gate)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 1184          1606078842713 half_adder_arch
(_unit VHDL (half_adder 0 61 (half_adder_arch 0 65 ))
	(_version va7)
	(_time 1606078842714 2020.11.23 00:30:42)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f20742b78782839297969757f292b292b292a282d)
	(_entity
		(_time 1606078719780)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . half_adder_arch 2 -1
	)
)
I 000053 55 992           1606078842719 or_gate_arch
(_unit VHDL (or_gate 0 4 (or_gate_arch 0 78 ))
	(_version va7)
	(_time 1606078842720 2020.11.23 00:30:42)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e313b3a696a3c28396a2f656b383b3868393c3b68)
	(_entity
		(_time 1606078417109)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . or_gate_arch 1 -1
	)
)
I 000056 55 2474          1606078959625 Full_Adder_arch
(_unit VHDL (full_adder 0 34 (full_adder_arch 0 39 ))
	(_version va7)
	(_time 1606078959626 2020.11.23 00:32:39)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8e8eabae5bfeffebae4aeb2b8eeeceeeceeedefea)
	(_entity
		(_time 1606078719767)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(or_gate
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 53 (_component half_adder )
		(_port
			((a)(a))
			((b)(b))
			((s)(s1))
			((carry)(c1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage1 0 54 (_component half_adder )
		(_port
			((a)(s1))
			((b)(cin))
			((s)(sum))
			((carry)(c2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage2 0 55 (_component or_gate )
		(_port
			((x)(c1))
			((y)(c2))
			((o)(carry))
		)
		(_use (_entity . or_gate)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 1184          1606078959631 half_adder_arch
(_unit VHDL (half_adder 0 61 (half_adder_arch 0 65 ))
	(_version va7)
	(_time 1606078959632 2020.11.23 00:32:39)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8e8e4bbe1bfeffeeebeaeb2b8eeeceeeceeedefea)
	(_entity
		(_time 1606078719780)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . half_adder_arch 2 -1
	)
)
I 000053 55 992           1606078959637 or_gate_arch
(_unit VHDL (or_gate 0 4 (or_gate_arch 0 78 ))
	(_version va7)
	(_time 1606078959638 2020.11.23 00:32:39)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8e8babae2bceafeefbcf9b3bdeeedeebeefeaedbe)
	(_entity
		(_time 1606078417109)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . or_gate_arch 1 -1
	)
)
I 000056 55 2474          1606079214766 Full_Adder_arch
(_unit VHDL (full_adder 0 34 (full_adder_arch 0 41 ))
	(_version va7)
	(_time 1606079214767 2020.11.23 00:36:54)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8d8f8282dcda8a9bdf81cbd7dd8b898b898b888a8f)
	(_entity
		(_time 1606078719767)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(or_gate
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 55 (_component half_adder )
		(_port
			((a)(a))
			((b)(b))
			((s)(s1))
			((carry)(c1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage1 0 56 (_component half_adder )
		(_port
			((a)(s1))
			((b)(cin))
			((s)(sum))
			((carry)(c2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage2 0 57 (_component or_gate )
		(_port
			((x)(c1))
			((y)(c2))
			((o)(carry))
		)
		(_use (_entity . or_gate)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 1184          1606079214772 half_adder_arch
(_unit VHDL (half_adder 0 61 (half_adder_arch 0 69 ))
	(_version va7)
	(_time 1606079214773 2020.11.23 00:36:54)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8d8f8c83d8da8a9b8bdbcbd7dd8b898b898b888a8f)
	(_entity
		(_time 1606078719780)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . half_adder_arch 2 -1
	)
)
I 000053 55 992           1606079214778 or_gate_arch
(_unit VHDL (or_gate 0 4 (or_gate_arch 0 84 ))
	(_version va7)
	(_time 1606079214779 2020.11.23 00:36:54)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8d8fd282dbd98f9b8ad99cd6d88b888bdb8a8f88db)
	(_entity
		(_time 1606078417109)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__86(_architecture 0 0 86 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . or_gate_arch 1 -1
	)
)
I 000056 55 2474          1606079261393 Full_Adder_arch
(_unit VHDL (full_adder 0 34 (full_adder_arch 0 41 ))
	(_version va7)
	(_time 1606079261394 2020.11.23 00:37:41)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aefefef8fef9a9b8fca2e8f4fea8aaa8aaa8aba9ac)
	(_entity
		(_time 1606078719767)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(or_gate
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 55 (_component half_adder )
		(_port
			((a)(a))
			((b)(b))
			((s)(s1))
			((carry)(c1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage1 0 56 (_component half_adder )
		(_port
			((a)(s1))
			((b)(cin))
			((s)(sum))
			((carry)(c2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage2 0 57 (_component or_gate )
		(_port
			((x)(c1))
			((y)(c2))
			((o)(carry))
		)
		(_use (_entity . or_gate)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 1184          1606079261399 half_adder_arch
(_unit VHDL (half_adder 0 61 (half_adder_arch 0 69 ))
	(_version va7)
	(_time 1606079261400 2020.11.23 00:37:41)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aefef0f9faf9a9b8a8f8e8f4fea8aaa8aaa8aba9ac)
	(_entity
		(_time 1606078719780)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . half_adder_arch 2 -1
	)
)
I 000053 55 992           1606079261409 or_gate_arch
(_unit VHDL (or_gate 0 4 (or_gate_arch 0 84 ))
	(_version va7)
	(_time 1606079261410 2020.11.23 00:37:41)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code beeebeebe9eabca8b9eaafe5ebb8bbb8e8b9bcbbe8)
	(_entity
		(_time 1606078417109)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__86(_architecture 0 0 86 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . or_gate_arch 1 -1
	)
)
I 000058 55 3587          1606079972747 Full_Adder_8_arch
(_unit VHDL (full_adder_8_bit 0 4 (full_adder_8_arch 0 11 ))
	(_version va7)
	(_time 1606079972748 2020.11.23 00:49:32)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d3f3a6c3c3a6a7b3f3b2b373d6b696b696b686a6f)
	(_entity
		(_time 1606078627687)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(full_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 20 (_component full_adder )
		(_port
			((a)(A(0)))
			((b)(B(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((carry)(c(0)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage1 0 21 (_component full_adder )
		(_port
			((a)(A(1)))
			((b)(B(1)))
			((cin)(c(0)))
			((sum)(sum(1)))
			((carry)(c(1)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage2 0 22 (_component full_adder )
		(_port
			((a)(A(2)))
			((b)(B(2)))
			((cin)(c(1)))
			((sum)(sum(2)))
			((carry)(c(2)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage3 0 23 (_component full_adder )
		(_port
			((a)(A(3)))
			((b)(B(3)))
			((cin)(c(2)))
			((sum)(sum(3)))
			((carry)(c(3)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage4 0 24 (_component full_adder )
		(_port
			((a)(A(4)))
			((b)(B(4)))
			((cin)(c(3)))
			((sum)(sum(4)))
			((carry)(c(4)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage5 0 25 (_component full_adder )
		(_port
			((a)(A(5)))
			((b)(B(5)))
			((cin)(c(4)))
			((sum)(sum(5)))
			((carry)(c(5)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage6 0 26 (_component full_adder )
		(_port
			((a)(A(6)))
			((b)(B(6)))
			((cin)(c(5)))
			((sum)(sum(6)))
			((carry)(c(6)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage7 0 27 (_component full_adder )
		(_port
			((a)(A(7)))
			((b)(B(7)))
			((cin)(c(6)))
			((sum)(sum(7)))
			((carry)(carry))
		)
		(_use (_entity . full_adder)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 2474          1606079972753 Full_Adder_arch
(_unit VHDL (full_adder 0 34 (full_adder_arch 0 41 ))
	(_version va7)
	(_time 1606079972754 2020.11.23 00:49:32)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d3f3a6c3c3a6a7b3f612b373d6b696b696b686a6f)
	(_entity
		(_time 1606078719767)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(or_gate
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 55 (_component half_adder )
		(_port
			((a)(a))
			((b)(b))
			((s)(s1))
			((carry)(c1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage1 0 56 (_component half_adder )
		(_port
			((a)(s1))
			((b)(cin))
			((s)(sum))
			((carry)(c2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage2 0 57 (_component or_gate )
		(_port
			((x)(c1))
			((y)(c2))
			((o)(carry))
		)
		(_use (_entity . or_gate)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 1184          1606079972763 half_adder_arch
(_unit VHDL (half_adder 0 61 (half_adder_arch 0 69 ))
	(_version va7)
	(_time 1606079972764 2020.11.23 00:49:32)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d2f247c282a7a6b7b2b3b272d7b797b797b787a7f)
	(_entity
		(_time 1606078719780)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . half_adder_arch 2 -1
	)
)
I 000053 55 992           1606079972776 or_gate_arch
(_unit VHDL (or_gate 0 4 (or_gate_arch 0 84 ))
	(_version va7)
	(_time 1606079972777 2020.11.23 00:49:32)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8ddf8a82dbd98f9b8ad99cd6d88b888bdb8a8f88db)
	(_entity
		(_time 1606078417109)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__86(_architecture 0 0 86 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . or_gate_arch 1 -1
	)
)
I 000058 55 3587          1606080006434 Full_Adder_8_arch
(_unit VHDL (full_adder_8_bit 0 4 (full_adder_8_arch 0 11 ))
	(_version va7)
	(_time 1606080006435 2020.11.23 00:50:06)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 05065602055202135752435f550301030103000207)
	(_entity
		(_time 1606078627687)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(full_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 20 (_component full_adder )
		(_port
			((a)(A(0)))
			((b)(B(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((carry)(c(0)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage1 0 21 (_component full_adder )
		(_port
			((a)(A(1)))
			((b)(B(1)))
			((cin)(c(0)))
			((sum)(sum(1)))
			((carry)(c(1)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage2 0 22 (_component full_adder )
		(_port
			((a)(A(2)))
			((b)(B(2)))
			((cin)(c(1)))
			((sum)(sum(2)))
			((carry)(c(2)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage3 0 23 (_component full_adder )
		(_port
			((a)(A(3)))
			((b)(B(3)))
			((cin)(c(2)))
			((sum)(sum(3)))
			((carry)(c(3)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage4 0 24 (_component full_adder )
		(_port
			((a)(A(4)))
			((b)(B(4)))
			((cin)(c(3)))
			((sum)(sum(4)))
			((carry)(c(4)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage5 0 25 (_component full_adder )
		(_port
			((a)(A(5)))
			((b)(B(5)))
			((cin)(c(4)))
			((sum)(sum(5)))
			((carry)(c(5)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage6 0 26 (_component full_adder )
		(_port
			((a)(A(6)))
			((b)(B(6)))
			((cin)(c(5)))
			((sum)(sum(6)))
			((carry)(c(6)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage7 0 27 (_component full_adder )
		(_port
			((a)(A(7)))
			((b)(B(7)))
			((cin)(c(6)))
			((sum)(sum(7)))
			((carry)(carry))
		)
		(_use (_entity . full_adder)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 2474          1606080006440 Full_Adder_arch
(_unit VHDL (full_adder 0 34 (full_adder_arch 0 40 ))
	(_version va7)
	(_time 1606080006441 2020.11.23 00:50:06)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 05065602055202135709435f550301030103000207)
	(_entity
		(_time 1606078719767)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(or_gate
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 54 (_component half_adder )
		(_port
			((a)(a))
			((b)(b))
			((s)(s1))
			((carry)(c1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage1 0 55 (_component half_adder )
		(_port
			((a)(s1))
			((b)(cin))
			((s)(sum))
			((carry)(c2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage2 0 56 (_component or_gate )
		(_port
			((x)(c1))
			((y)(c2))
			((o)(carry))
		)
		(_use (_entity . or_gate)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 1184          1606080006446 half_adder_arch
(_unit VHDL (half_adder 0 61 (half_adder_arch 0 68 ))
	(_version va7)
	(_time 1606080006447 2020.11.23 00:50:06)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 05065803015202130353435f550301030103000207)
	(_entity
		(_time 1606078719780)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . half_adder_arch 2 -1
	)
)
I 000053 55 992           1606080006452 or_gate_arch
(_unit VHDL (or_gate 0 4 (or_gate_arch 0 83 ))
	(_version va7)
	(_time 1606080006453 2020.11.23 00:50:06)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15161613124117031241044e401310134312171043)
	(_entity
		(_time 1606078417109)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . or_gate_arch 1 -1
	)
)
I 000058 55 3587          1606080065512 Full_Adder_8_arch
(_unit VHDL (full_adder_8_bit 0 4 (full_adder_8_arch 0 11 ))
	(_version va7)
	(_time 1606080065513 2020.11.23 00:51:05)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbc9c99f9c9cccdd999c8d919bcdcfcdcfcdceccc9)
	(_entity
		(_time 1606078627687)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(full_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 20 (_component full_adder )
		(_port
			((a)(A(0)))
			((b)(B(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((carry)(c(0)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage1 0 21 (_component full_adder )
		(_port
			((a)(A(1)))
			((b)(B(1)))
			((cin)(c(0)))
			((sum)(sum(1)))
			((carry)(c(1)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage2 0 22 (_component full_adder )
		(_port
			((a)(A(2)))
			((b)(B(2)))
			((cin)(c(1)))
			((sum)(sum(2)))
			((carry)(c(2)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage3 0 23 (_component full_adder )
		(_port
			((a)(A(3)))
			((b)(B(3)))
			((cin)(c(2)))
			((sum)(sum(3)))
			((carry)(c(3)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage4 0 24 (_component full_adder )
		(_port
			((a)(A(4)))
			((b)(B(4)))
			((cin)(c(3)))
			((sum)(sum(4)))
			((carry)(c(4)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage5 0 25 (_component full_adder )
		(_port
			((a)(A(5)))
			((b)(B(5)))
			((cin)(c(4)))
			((sum)(sum(5)))
			((carry)(c(5)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage6 0 26 (_component full_adder )
		(_port
			((a)(A(6)))
			((b)(B(6)))
			((cin)(c(5)))
			((sum)(sum(6)))
			((carry)(c(6)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage7 0 27 (_component full_adder )
		(_port
			((a)(A(7)))
			((b)(B(7)))
			((cin)(c(6)))
			((sum)(sum(7)))
			((carry)(carry))
		)
		(_use (_entity . full_adder)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 2474          1606080065516 Full_Adder_arch
(_unit VHDL (full_adder 0 34 (full_adder_arch 0 39 ))
	(_version va7)
	(_time 1606080065517 2020.11.23 00:51:05)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbc9c99f9c9cccdd99c78d919bcdcfcdcfcdceccc9)
	(_entity
		(_time 1606078719767)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(or_gate
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 53 (_component half_adder )
		(_port
			((a)(a))
			((b)(b))
			((s)(s1))
			((carry)(c1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage1 0 54 (_component half_adder )
		(_port
			((a)(s1))
			((b)(cin))
			((s)(sum))
			((carry)(c2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage2 0 55 (_component or_gate )
		(_port
			((x)(c1))
			((y)(c2))
			((o)(carry))
		)
		(_use (_entity . or_gate)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 1184          1606080065528 half_adder_arch
(_unit VHDL (half_adder 0 61 (half_adder_arch 0 67 ))
	(_version va7)
	(_time 1606080065529 2020.11.23 00:51:05)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dbd9d789888cdccddd8d9d818bdddfdddfdddedcd9)
	(_entity
		(_time 1606078719780)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__70(_architecture 1 0 70 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . half_adder_arch 2 -1
	)
)
I 000053 55 992           1606080065544 or_gate_arch
(_unit VHDL (or_gate 0 4 (or_gate_arch 0 82 ))
	(_version va7)
	(_time 1606080065545 2020.11.23 00:51:05)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eae8b8b8b9bee8fcedbefbb1bfecefecbcede8efbc)
	(_entity
		(_time 1606078417109)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__84(_architecture 0 0 84 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . or_gate_arch 1 -1
	)
)
I 000058 55 3587          1606080080887 Full_Adder_8_arch
(_unit VHDL (full_adder_8_bit 0 4 (full_adder_8_arch 0 11 ))
	(_version va7)
	(_time 1606080080888 2020.11.23 00:51:20)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dad4dc898e8dddcc888d9c808adcdedcdedcdfddd8)
	(_entity
		(_time 1606078627687)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(full_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 20 (_component full_adder )
		(_port
			((a)(A(0)))
			((b)(B(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((carry)(c(0)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage1 0 21 (_component full_adder )
		(_port
			((a)(A(1)))
			((b)(B(1)))
			((cin)(c(0)))
			((sum)(sum(1)))
			((carry)(c(1)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage2 0 22 (_component full_adder )
		(_port
			((a)(A(2)))
			((b)(B(2)))
			((cin)(c(1)))
			((sum)(sum(2)))
			((carry)(c(2)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage3 0 23 (_component full_adder )
		(_port
			((a)(A(3)))
			((b)(B(3)))
			((cin)(c(2)))
			((sum)(sum(3)))
			((carry)(c(3)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage4 0 24 (_component full_adder )
		(_port
			((a)(A(4)))
			((b)(B(4)))
			((cin)(c(3)))
			((sum)(sum(4)))
			((carry)(c(4)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage5 0 25 (_component full_adder )
		(_port
			((a)(A(5)))
			((b)(B(5)))
			((cin)(c(4)))
			((sum)(sum(5)))
			((carry)(c(5)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage6 0 26 (_component full_adder )
		(_port
			((a)(A(6)))
			((b)(B(6)))
			((cin)(c(5)))
			((sum)(sum(6)))
			((carry)(c(6)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage7 0 27 (_component full_adder )
		(_port
			((a)(A(7)))
			((b)(B(7)))
			((cin)(c(6)))
			((sum)(sum(7)))
			((carry)(carry))
		)
		(_use (_entity . full_adder)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 2474          1606080080893 Full_Adder_arch
(_unit VHDL (full_adder 0 34 (full_adder_arch 0 40 ))
	(_version va7)
	(_time 1606080080894 2020.11.23 00:51:20)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dad4dc898e8dddcc88d69c808adcdedcdedcdfddd8)
	(_entity
		(_time 1606078719767)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(or_gate
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 54 (_component half_adder )
		(_port
			((a)(a))
			((b)(b))
			((s)(s1))
			((carry)(c1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage1 0 55 (_component half_adder )
		(_port
			((a)(s1))
			((b)(cin))
			((s)(sum))
			((carry)(c2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage2 0 56 (_component or_gate )
		(_port
			((x)(c1))
			((y)(c2))
			((o)(carry))
		)
		(_use (_entity . or_gate)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 1184          1606080080901 half_adder_arch
(_unit VHDL (half_adder 0 61 (half_adder_arch 0 68 ))
	(_version va7)
	(_time 1606080080902 2020.11.23 00:51:20)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eae4e2b9babdedfcecbcacb0baeceeeceeecefede8)
	(_entity
		(_time 1606078719780)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . half_adder_arch 2 -1
	)
)
I 000053 55 992           1606080080907 or_gate_arch
(_unit VHDL (or_gate 0 4 (or_gate_arch 0 83 ))
	(_version va7)
	(_time 1606080080908 2020.11.23 00:51:20)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eae4bcb8b9bee8fcedbefbb1bfecefecbcede8efbc)
	(_entity
		(_time 1606078417109)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . or_gate_arch 1 -1
	)
)
I 000058 55 3587          1606080113169 Full_Adder_8_arch
(_unit VHDL (full_adder_8_bit 0 4 (full_adder_8_arch 0 11 ))
	(_version va7)
	(_time 1606080113170 2020.11.23 00:51:53)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3a3a0a2f5a4f4e5a1a4b5a9a3f5f7f5f7f5f6f4f1)
	(_entity
		(_time 1606080113167)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(full_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 20 (_component full_adder )
		(_port
			((a)(A(0)))
			((b)(B(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((carry)(c(0)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage1 0 21 (_component full_adder )
		(_port
			((a)(A(1)))
			((b)(B(1)))
			((cin)(c(0)))
			((sum)(sum(1)))
			((carry)(c(1)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage2 0 22 (_component full_adder )
		(_port
			((a)(A(2)))
			((b)(B(2)))
			((cin)(c(1)))
			((sum)(sum(2)))
			((carry)(c(2)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage3 0 23 (_component full_adder )
		(_port
			((a)(A(3)))
			((b)(B(3)))
			((cin)(c(2)))
			((sum)(sum(3)))
			((carry)(c(3)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage4 0 24 (_component full_adder )
		(_port
			((a)(A(4)))
			((b)(B(4)))
			((cin)(c(3)))
			((sum)(sum(4)))
			((carry)(c(4)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage5 0 25 (_component full_adder )
		(_port
			((a)(A(5)))
			((b)(B(5)))
			((cin)(c(4)))
			((sum)(sum(5)))
			((carry)(c(5)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage6 0 26 (_component full_adder )
		(_port
			((a)(A(6)))
			((b)(B(6)))
			((cin)(c(5)))
			((sum)(sum(6)))
			((carry)(c(6)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage7 0 27 (_component full_adder )
		(_port
			((a)(A(7)))
			((b)(B(7)))
			((cin)(c(6)))
			((sum)(sum(7)))
			((carry)(carry))
		)
		(_use (_entity . full_adder)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 2474          1606080113175 Full_Adder_arch
(_unit VHDL (full_adder 0 35 (full_adder_arch 0 40 ))
	(_version va7)
	(_time 1606080113176 2020.11.23 00:51:53)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3a3a0a2f5a4f4e5a1ffb5a9a3f5f7f5f7f5f6f4f1)
	(_entity
		(_time 1606080113173)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(or_gate
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 54 (_component half_adder )
		(_port
			((a)(a))
			((b)(b))
			((s)(s1))
			((carry)(c1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage1 0 55 (_component half_adder )
		(_port
			((a)(s1))
			((b)(cin))
			((s)(sum))
			((carry)(c2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage2 0 56 (_component or_gate )
		(_port
			((x)(c1))
			((y)(c2))
			((o)(carry))
		)
		(_use (_entity . or_gate)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 1184          1606080113181 half_adder_arch
(_unit VHDL (half_adder 0 64 (half_adder_arch 0 68 ))
	(_version va7)
	(_time 1606080113182 2020.11.23 00:51:53)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3a3aea3f1a4f4e5f5a5b5a9a3f5f7f5f7f5f6f4f1)
	(_entity
		(_time 1606080113179)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . half_adder_arch 2 -1
	)
)
I 000053 55 996           1606080113187 or_gate_arch
(_unit VHDL (or_gate 0 79 (or_gate_arch 0 83 ))
	(_version va7)
	(_time 1606080113188 2020.11.23 00:51:53)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3a3f0a2f2a7f1e5f4a7e2a8a6f5f6f5a5f4f1f6a5)
	(_entity
		(_time 1606080113185)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . or_gate_arch 1 -1
	)
)
I 000056 55 3209          1606081175731 TB_ARCHITECTURE
(_unit VHDL (full_adder_8_bit_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1606081175732 2020.11.23 01:09:35)
	(_source (\./../src/TestBench/full_adder_8_bit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9693959895c19180c1c7d0ccc69092909290939194)
	(_entity
		(_time 1606081106619)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(full_adder_8_bit
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~132 0 14 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component full_adder_8_bit )
		(_port
			((A)(A))
			((B)(B))
			((cin)(cin))
			((sum)(sum))
			((carry)(carry))
		)
		(_use (_entity . full_adder_8_bit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 21 (_architecture ((ns 4647503709213818880)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~136 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_signal (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(STM(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751810 50463490 )
		(50529027 50529027 )
		(33751555 33751555 )
		(33686274 33751555 )
		(50529026 50463491 )
		(50463490 33686275 )
		(33686018 50529027 )
		(50529027 33686018 )
		(33751554 33751810 )
		(50463235 50528771 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 426 0 testbench_for_full_adder_8_bit
(_configuration VHDL (testbench_for_full_adder_8_bit 0 80 (full_adder_8_bit_tb))
	(_version va7)
	(_time 1606081175745 2020.11.23 01:09:35)
	(_source (\./../src/TestBench/full_adder_8_bit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5a1a4f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . full_adder_8_bit full_adder_8_arch
			)
		)
	)
)
I 000058 55 3587          1606081468835 Full_Adder_8_arch
(_unit VHDL (full_adder_8_bit 0 4 (full_adder_8_arch 0 11 ))
	(_version va7)
	(_time 1606081468836 2020.11.23 01:14:28)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8bdcd884dcdc8c9dd9dccdd1db8d8f8d8f8d8e8c89)
	(_entity
		(_time 1606080113166)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(full_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 20 (_component full_adder )
		(_port
			((a)(A(0)))
			((b)(B(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((carry)(c(0)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage1 0 21 (_component full_adder )
		(_port
			((a)(A(1)))
			((b)(B(1)))
			((cin)(c(0)))
			((sum)(sum(1)))
			((carry)(c(1)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage2 0 22 (_component full_adder )
		(_port
			((a)(A(2)))
			((b)(B(2)))
			((cin)(c(1)))
			((sum)(sum(2)))
			((carry)(c(2)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage3 0 23 (_component full_adder )
		(_port
			((a)(A(3)))
			((b)(B(3)))
			((cin)(c(2)))
			((sum)(sum(3)))
			((carry)(c(3)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage4 0 24 (_component full_adder )
		(_port
			((a)(A(4)))
			((b)(B(4)))
			((cin)(c(3)))
			((sum)(sum(4)))
			((carry)(c(4)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage5 0 25 (_component full_adder )
		(_port
			((a)(A(5)))
			((b)(B(5)))
			((cin)(c(4)))
			((sum)(sum(5)))
			((carry)(c(5)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage6 0 26 (_component full_adder )
		(_port
			((a)(A(6)))
			((b)(B(6)))
			((cin)(c(5)))
			((sum)(sum(6)))
			((carry)(c(6)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage7 0 27 (_component full_adder )
		(_port
			((a)(A(7)))
			((b)(B(7)))
			((cin)(c(6)))
			((sum)(sum(7)))
			((carry)(carry))
		)
		(_use (_entity . full_adder)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 2474          1606081468841 Full_Adder_arch
(_unit VHDL (full_adder 0 35 (full_adder_arch 0 40 ))
	(_version va7)
	(_time 1606081468842 2020.11.23 01:14:28)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8bdcd884dcdc8c9dd987cdd1db8d8f8d8f8d8e8c89)
	(_entity
		(_time 1606080113172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(or_gate
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 54 (_component half_adder )
		(_port
			((a)(a))
			((b)(b))
			((s)(s1))
			((carry)(c1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage1 0 55 (_component half_adder )
		(_port
			((a)(s1))
			((b)(cin))
			((s)(sum))
			((carry)(c2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage2 0 56 (_component or_gate )
		(_port
			((x)(c1))
			((y)(c2))
			((o)(carry))
		)
		(_use (_entity . or_gate)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 1184          1606081468847 half_adder_arch
(_unit VHDL (half_adder 0 64 (half_adder_arch 0 68 ))
	(_version va7)
	(_time 1606081468848 2020.11.23 01:14:28)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8bdcd685d8dc8c9d8dddcdd1db8d8f8d8f8d8e8c89)
	(_entity
		(_time 1606080113178)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . half_adder_arch 2 -1
	)
)
I 000053 55 996           1606081468853 or_gate_arch
(_unit VHDL (or_gate 0 79 (or_gate_arch 0 83 ))
	(_version va7)
	(_time 1606081468854 2020.11.23 01:14:28)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8bdc8884dbdf899d8cdf9ad0de8d8e8ddd8c898edd)
	(_entity
		(_time 1606080113184)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . or_gate_arch 1 -1
	)
)
I 000056 55 3209          1606081468883 TB_ARCHITECTURE
(_unit VHDL (full_adder_8_bit_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1606081468884 2020.11.23 01:14:28)
	(_source (\./../src/TestBench/full_adder_8_bit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code baede9efeeedbdacedebfce0eabcbebcbebcbfbdb8)
	(_entity
		(_time 1606081106619)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(full_adder_8_bit
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~132 0 14 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component full_adder_8_bit )
		(_port
			((A)(A))
			((B)(B))
			((cin)(cin))
			((sum)(sum))
			((carry)(carry))
		)
		(_use (_entity . full_adder_8_bit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 21 (_architecture ((ns 4647503709213818880)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~136 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_signal (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(STM(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751810 50463490 )
		(50529027 50529027 )
		(33751555 33751555 )
		(33686274 33751555 )
		(50529026 50463491 )
		(50463490 33686275 )
		(33686018 50529027 )
		(50529027 33686018 )
		(33751554 33751810 )
		(50463235 50528771 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 426 0 testbench_for_full_adder_8_bit
(_configuration VHDL (testbench_for_full_adder_8_bit 0 80 (full_adder_8_bit_tb))
	(_version va7)
	(_time 1606081468887 2020.11.23 01:14:28)
	(_source (\./../src/TestBench/full_adder_8_bit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code baecebeeeeecedadbebba8e0eebcefbcb9bcb2bfec)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . full_adder_8_bit full_adder_8_arch
			)
		)
	)
)
I 000056 55 3209          1606081652384 TB_ARCHITECTURE
(_unit VHDL (full_adder_8_bit_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1606081652385 2020.11.23 01:17:32)
	(_source (\./../src/TestBench/full_adder_8_bit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8687d28985d18190d1d7c0dcd68082808280838184)
	(_entity
		(_time 1606081106619)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(full_adder_8_bit
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~132 0 14 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component full_adder_8_bit )
		(_port
			((A)(A))
			((B)(B))
			((cin)(cin))
			((sum)(sum))
			((carry)(carry))
		)
		(_use (_entity . full_adder_8_bit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 21 (_architecture ((ns 4632233691727265792)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~136 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_signal (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(STM(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751810 50463490 )
		(50529027 50529027 )
		(33751555 33751555 )
		(33686274 33751555 )
		(50529026 50463491 )
		(50463490 33686275 )
		(33686018 50529027 )
		(50529027 33686018 )
		(33751554 33751810 )
		(50463235 50528771 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 426 0 testbench_for_full_adder_8_bit
(_configuration VHDL (testbench_for_full_adder_8_bit 0 80 (full_adder_8_bit_tb))
	(_version va7)
	(_time 1606081652388 2020.11.23 01:17:32)
	(_source (\./../src/TestBench/full_adder_8_bit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8686d08885d0d191828794dcd280d38085808e83d0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . full_adder_8_bit full_adder_8_arch
			)
		)
	)
)
I 000058 55 3587          1606082749274 Full_Adder_8_arch
(_unit VHDL (full_adder_8_bit 0 4 (full_adder_8_arch 0 11 ))
	(_version va7)
	(_time 1606082749275 2020.11.23 01:35:49)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 41444f42451646571316071b114745474547444643)
	(_entity
		(_time 1606080113166)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(full_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 20 (_component full_adder )
		(_port
			((a)(A(0)))
			((b)(B(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((carry)(c(0)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage1 0 21 (_component full_adder )
		(_port
			((a)(A(1)))
			((b)(B(1)))
			((cin)(c(0)))
			((sum)(sum(1)))
			((carry)(c(1)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage2 0 22 (_component full_adder )
		(_port
			((a)(A(2)))
			((b)(B(2)))
			((cin)(c(1)))
			((sum)(sum(2)))
			((carry)(c(2)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage3 0 23 (_component full_adder )
		(_port
			((a)(A(3)))
			((b)(B(3)))
			((cin)(c(2)))
			((sum)(sum(3)))
			((carry)(c(3)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage4 0 24 (_component full_adder )
		(_port
			((a)(A(4)))
			((b)(B(4)))
			((cin)(c(3)))
			((sum)(sum(4)))
			((carry)(c(4)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage5 0 25 (_component full_adder )
		(_port
			((a)(A(5)))
			((b)(B(5)))
			((cin)(c(4)))
			((sum)(sum(5)))
			((carry)(c(5)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage6 0 26 (_component full_adder )
		(_port
			((a)(A(6)))
			((b)(B(6)))
			((cin)(c(5)))
			((sum)(sum(6)))
			((carry)(c(6)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage7 0 27 (_component full_adder )
		(_port
			((a)(A(7)))
			((b)(B(7)))
			((cin)(c(6)))
			((sum)(sum(7)))
			((carry)(carry))
		)
		(_use (_entity . full_adder)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 2474          1606082749290 Full_Adder_arch
(_unit VHDL (full_adder 0 35 (full_adder_arch 0 40 ))
	(_version va7)
	(_time 1606082749291 2020.11.23 01:35:49)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 50555e5255075746025c160a005654565456555752)
	(_entity
		(_time 1606080113172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(or_gate
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 54 (_component half_adder )
		(_port
			((a)(a))
			((b)(b))
			((s)(s1))
			((carry)(c1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage1 0 55 (_component half_adder )
		(_port
			((a)(s1))
			((b)(cin))
			((s)(sum))
			((carry)(c2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage2 0 56 (_component or_gate )
		(_port
			((x)(c1))
			((y)(c2))
			((o)(carry))
		)
		(_use (_entity . or_gate)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000056 55 1184          1606082749296 half_adder_arch
(_unit VHDL (half_adder 0 64 (half_adder_arch 0 68 ))
	(_version va7)
	(_time 1606082749297 2020.11.23 01:35:49)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 50555053510757465606160a005654565456555752)
	(_entity
		(_time 1606080113178)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . half_adder_arch 2 -1
	)
)
I 000053 55 996           1606082749302 or_gate_arch
(_unit VHDL (or_gate 0 79 (or_gate_arch 0 83 ))
	(_version va7)
	(_time 1606082749303 2020.11.23 01:35:49)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 50550e52520452465704410b055655560657525506)
	(_entity
		(_time 1606080113184)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . or_gate_arch 1 -1
	)
)
I 000056 55 3209          1606082749353 TB_ARCHITECTURE
(_unit VHDL (full_adder_8_bit_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1606082749354 2020.11.23 01:35:49)
	(_source (\./../src/TestBench/full_adder_8_bit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8f8a8180dcd88899d8dec9d5df898b898b898a888d)
	(_entity
		(_time 1606081106619)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(full_adder_8_bit
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~132 0 14 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component full_adder_8_bit )
		(_port
			((A)(A))
			((B)(B))
			((cin)(cin))
			((sum)(sum))
			((carry)(carry))
		)
		(_use (_entity . full_adder_8_bit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 21 (_architecture ((ns 4632233691727265792)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~136 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_signal (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(STM(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751810 50463490 )
		(50529027 50529027 )
		(33751555 33751555 )
		(33686274 33751555 )
		(50529026 50463491 )
		(50463490 33686275 )
		(33686018 50529027 )
		(50529027 33686018 )
		(33751554 33751810 )
		(50463235 50528771 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 426 0 testbench_for_full_adder_8_bit
(_configuration VHDL (testbench_for_full_adder_8_bit 0 80 (full_adder_8_bit_tb))
	(_version va7)
	(_time 1606082749357 2020.11.23 01:35:49)
	(_source (\./../src/TestBench/full_adder_8_bit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8f8b8381dcd9d8988b8e9dd5db89da898c89878ad9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . full_adder_8_bit full_adder_8_arch
			)
		)
	)
)
V 000058 55 3587          1606083968494 Full_Adder_8_arch
(_unit VHDL (full_adder_8_bit 0 4 (full_adder_8_arch 0 11 ))
	(_version va7)
	(_time 1606083968495 2020.11.23 01:56:08)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d381d780d584d4c58184958983d5d7d5d7d5d6d4d1)
	(_entity
		(_time 1606080113166)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(full_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 20 (_component full_adder )
		(_port
			((a)(A(0)))
			((b)(B(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((carry)(c(0)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage1 0 21 (_component full_adder )
		(_port
			((a)(A(1)))
			((b)(B(1)))
			((cin)(c(0)))
			((sum)(sum(1)))
			((carry)(c(1)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage2 0 22 (_component full_adder )
		(_port
			((a)(A(2)))
			((b)(B(2)))
			((cin)(c(1)))
			((sum)(sum(2)))
			((carry)(c(2)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage3 0 23 (_component full_adder )
		(_port
			((a)(A(3)))
			((b)(B(3)))
			((cin)(c(2)))
			((sum)(sum(3)))
			((carry)(c(3)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage4 0 24 (_component full_adder )
		(_port
			((a)(A(4)))
			((b)(B(4)))
			((cin)(c(3)))
			((sum)(sum(4)))
			((carry)(c(4)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage5 0 25 (_component full_adder )
		(_port
			((a)(A(5)))
			((b)(B(5)))
			((cin)(c(4)))
			((sum)(sum(5)))
			((carry)(c(5)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage6 0 26 (_component full_adder )
		(_port
			((a)(A(6)))
			((b)(B(6)))
			((cin)(c(5)))
			((sum)(sum(6)))
			((carry)(c(6)))
		)
		(_use (_entity . full_adder)
		)
	)
	(_instantiation stage7 0 27 (_component full_adder )
		(_port
			((a)(A(7)))
			((b)(B(7)))
			((cin)(c(6)))
			((sum)(sum(7)))
			((carry)(carry))
		)
		(_use (_entity . full_adder)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sum ~STD_LOGIC_VECTOR{7~downto~0}~122 0 7 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000056 55 2474          1606083968500 Full_Adder_arch
(_unit VHDL (full_adder 0 35 (full_adder_arch 0 40 ))
	(_version va7)
	(_time 1606083968501 2020.11.23 01:56:08)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d381d780d584d4c581df958983d5d7d5d7d5d6d4d1)
	(_entity
		(_time 1606080113172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(or_gate
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation stage0 0 54 (_component half_adder )
		(_port
			((a)(a))
			((b)(b))
			((s)(s1))
			((carry)(c1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage1 0 55 (_component half_adder )
		(_port
			((a)(s1))
			((b)(cin))
			((s)(sum))
			((carry)(c2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation stage2 0 56 (_component or_gate )
		(_port
			((x)(c1))
			((y)(c2))
			((o)(carry))
		)
		(_use (_entity . or_gate)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000056 55 1184          1606083968506 half_adder_arch
(_unit VHDL (half_adder 0 64 (half_adder_arch 0 68 ))
	(_version va7)
	(_time 1606083968507 2020.11.23 01:56:08)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d381d981d184d4c5d585958983d5d7d5d7d5d6d4d1)
	(_entity
		(_time 1606080113178)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . half_adder_arch 2 -1
	)
)
V 000053 55 996           1606083968512 or_gate_arch
(_unit VHDL (or_gate 0 79 (or_gate_arch 0 83 ))
	(_version va7)
	(_time 1606083968513 2020.11.23 01:56:08)
	(_source (\./../src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e3b1b7b1e2b7e1f5e4b7f2b8b6e5e6e5b5e4e1e6b5)
	(_entity
		(_time 1606080113184)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
		(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
		(_process
			(line__85(_architecture 0 0 85 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . or_gate_arch 1 -1
	)
)
V 000056 55 3209          1606083968590 TB_ARCHITECTURE
(_unit VHDL (full_adder_8_bit_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1606083968591 2020.11.23 01:56:08)
	(_source (\./../src/TestBench/full_adder_8_bit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31633435356636276660776b613735373537343633)
	(_entity
		(_time 1606081106619)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(full_adder_8_bit
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~132 0 14 (_entity (_in ))))
				(_port (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal sum ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_entity (_out ))))
				(_port (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component full_adder_8_bit )
		(_port
			((A)(A))
			((B)(B))
			((cin)(cin))
			((sum)(sum))
			((carry)(carry))
		)
		(_use (_entity . full_adder_8_bit)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal PERIOD ~extSTD.STANDARD.TIME 0 21 (_architecture ((ns 4632233691727265792)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~136 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~138 0 23 (_architecture (_uni ))))
		(_signal (_internal cin ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sum ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 26 (_architecture (_uni ))))
		(_signal (_internal carry ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(STM(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751810 50463490 )
		(50529027 50529027 )
		(33751555 33751555 )
		(33686274 33751555 )
		(50529026 50463491 )
		(50463490 33686275 )
		(33686018 50529027 )
		(50529027 33686018 )
		(33751554 33751810 )
		(50463235 50528771 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
V 000049 55 426 0 testbench_for_full_adder_8_bit
(_configuration VHDL (testbench_for_full_adder_8_bit 0 80 (full_adder_8_bit_tb))
	(_version va7)
	(_time 1606083968594 2020.11.23 01:56:08)
	(_source (\./../src/TestBench/full_adder_8_bit_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31623634356766263530236b653764373237393467)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . full_adder_8_bit full_adder_8_arch
			)
		)
	)
)
