// Seed: 2030804865
module module_0 (
    input tri1 id_0,
    input supply1 id_1
);
  id_3(
      .id_0(1), .id_1(id_0), .id_2(id_4), .id_3(id_5 >= {1, id_1, 1})
  );
  assign id_3 = id_4;
  wire id_6;
  wire id_7, id_8, id_9, id_10;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1
    , id_16,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    output tri1 id_8,
    input tri id_9,
    output wand id_10,
    output supply1 id_11,
    output wand id_12,
    input wire id_13,
    output wand id_14
);
  tri id_17 = 1;
  and (id_11, id_17, id_2, id_1, id_4, id_13, id_9, id_7, id_16);
  module_0(
      id_4, id_2
  );
endmodule
