# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../earl.srcs/sim_1/new/testacontatore.vhd" \

# Do not sort compile order
nosort
