INFO-FLOW: Workspace D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1 opened at Mon Jun 02 17:36:03 +0800 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     set_part xc7z020clg400-2 
Execute       ap_part_info -name xc7z020clg400-2 -data single -quiet 
Command       ap_part_info done; 0.527 sec.
Execute       ap_part_info -name xc7z020clg400-2 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-2 
Execute         ap_part_info -name xc7z020-clg400-2 -data resources 
Execute         ap_part_info -name xc7z020-clg400-2 -data info 
Execute         ap_part_info -name xc7z020-clg400-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-2'
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.603 sec.
Execute     ap_part_info -data single -name xc7z020clg400-2 
Execute     ap_part_info -name xc7z020clg400-2 -data resources 
Execute     ap_part_info -name xc7z020clg400-2 -data info 
Execute     ap_part_info -name xc7z020clg400-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 0.728 sec.
Execute   set_part xc7z020clg400-2 
Execute     ap_part_info -name xc7z020clg400-2 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-2 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-2 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-2 
Execute       ap_part_info -name xc7z020-clg400-2 -data resources 
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-2 -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_sdx -target none 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'cnniot/main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnniot/main.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       is_encrypted cnniot/main.cpp 
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/FPGA_Xilinx_2019.2/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnniot/main.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/autopilot" -I "D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pp.0.cpp" 
INFO-FLOW: exec D:/FPGA_Xilinx_2019.2/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/FPGA_Xilinx_2019.2/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E cnniot/main.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/autopilot -I D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pp.0.cpp
Command       clang done; 1.049 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/FPGA_Xilinx_2019.2/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.285 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/FPGA_Xilinx_2019.2/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/autopilot" -I "D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pp.0.cpp"  -o "D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/FPGA_Xilinx_2019.2/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/FPGA_Xilinx_2019.2/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/autopilot -I D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pp.0.cpp -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/useless.bc
Command       clang done; 1.156 sec.
INFO-FLOW: Done: GCC PP time: 2.5 seconds per iteration
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 -directive=D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/FPGA_Xilinx_2019.2/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.284 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 -directive=D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/FPGA_Xilinx_2019.2/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.27 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/FPGA_Xilinx_2019.2/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command       ap_eval done; 0.263 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/FPGA_Xilinx_2019.2/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/tidy-3.1.main.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/tidy-3.1.main.pp.0.cpp.out.log 2> D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/tidy-3.1.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.321 sec.
Execute         ap_eval exec -ignorestderr D:/FPGA_Xilinx_2019.2/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/xilinx-legacy-rewriter.main.pp.0.cpp.out.log 2> D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/xilinx-legacy-rewriter.main.pp.0.cpp.err.log 
Command         ap_eval done; 0.219 sec.
Command       tidy_31 done; 0.545 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/FPGA_Xilinx_2019.2/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.548 sec.
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/FPGA_Xilinx_2019.2/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/autopilot" -I "D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.bc" 
INFO-FLOW: exec D:/FPGA_Xilinx_2019.2/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/FPGA_Xilinx_2019.2/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/autopilot -I D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.bc
Command       clang done; 1.16 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/main.g.bc -hls-opt -except-internalize cnn -LD:/FPGA_Xilinx_2019.2/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.623 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 192.324 ; gain = 102.062
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 192.324 ; gain = 102.062
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/a.pp.bc -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/FPGA_Xilinx_2019.2/Vivado/2019.2/win64/lib -lfloatconversion -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.762 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/a.g.0.bc -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.32 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 197.988 ; gain = 107.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/a.g.1.bc -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
Command         transform done; 0.227 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.109 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 230.066 ; gain = 139.805
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/a.g.1.bc to D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/a.o.1.bc -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_data.data.V' (cnniot/main.cpp:32).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_data.data.V' (cnniot/main.cpp:32).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.5.1.1' (cnniot/main.cpp:125) in function 'cnn' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.7.1.1' (cnniot/main.cpp:209) in function 'cnn' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.5.1.1.1' (cnniot/main.cpp:130) in function 'cnn': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.5.1.1.1.1' (cnniot/main.cpp:133) in function 'cnn': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.5.1.1.1.1.1' (cnniot/main.cpp:136) in function 'cnn': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.7.1.1.1' (cnniot/main.cpp:213) in function 'cnn': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.7.1.1.1.1' (cnniot/main.cpp:215) in function 'cnn': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'Filter_size' (cnniot/main.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'Input_Size' (cnniot/main.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
Command         transform done; 0.4 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'cnn' (cnniot/main.cpp:32)...3 expression(s) balanced.
Command         transform done; 0.218 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 290.656 ; gain = 200.395
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/a.o.2.bc -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '__hls_fptosi_float_i32' (cnniot/main.cpp:49:20) in function 'cnn' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '__hls_fptosi_float_i32' (cnniot/main.cpp:93:16) in function 'cnn' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '__hls_fptosi_float_i32' (cnniot/main.cpp:102:15) in function 'cnn' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '__hls_fptosi_float_i32' (cnniot/main.cpp:285:17) in function 'cnn' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.5.1.1' (cnniot/main.cpp:125:28) in function 'cnn' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.5.1' (cnniot/main.cpp:123:24) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.5' (cnniot/main.cpp:121:20) in function 'cnn'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.7.1.1' (cnniot/main.cpp:209:28) in function 'cnn' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.7.1' (cnniot/main.cpp:207:24) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.7' (cnniot/main.cpp:205:20) in function 'cnn'.
WARNING: [XFORM 203-561] 'Loop-1' (cnniot/main.cpp:46:15) in function 'cnn' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (cnniot/main.cpp:46:15) in function 'cnn' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i32' to '__hls_fptosi_float_i' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:54)
INFO: [HLS 200-472] Inferring partial write operation for 'Parameters' (cnniot/main.cpp:49:20)
INFO: [HLS 200-472] Inferring partial write operation for 'Input' (cnniot/main.cpp:82:4)
INFO: [HLS 200-472] Inferring partial write operation for 'Bias' (cnniot/main.cpp:94:5)
INFO: [HLS 200-472] Inferring partial write operation for 'Weight' (cnniot/main.cpp:103:4)
INFO: [HLS 200-472] Inferring partial write operation for 'Input' (cnniot/main.cpp:191:4)
INFO: [HLS 200-472] Inferring partial write operation for 'Input' (cnniot/main.cpp:275:5)
INFO: [HLS 200-472] Inferring partial write operation for 'Bias' (cnniot/main.cpp:286:6)
INFO: [HLS 200-472] Inferring partial write operation for 'Weight' (cnniot/main.cpp:308:5)
Command         transform done; 0.411 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 310.168 ; gain = 219.906
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.471 sec.
Command     elaborate done; 8.746 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
Execute       ap_set_top_model cnn 
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
Execute       get_model_list cnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cnn 
Execute       preproc_iomode -model __hls_fptosi_float_i 
Execute       preproc_iomode -model Axi_Transfer 
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: Axi_Transfer __hls_fptosi_float_i cnn
INFO-FLOW: Configuring Module : Axi_Transfer ...
Execute       set_default_model Axi_Transfer 
Execute       apply_spec_resource_limit Axi_Transfer 
INFO-FLOW: Configuring Module : __hls_fptosi_float_i ...
Execute       set_default_model __hls_fptosi_float_i 
Execute       apply_spec_resource_limit __hls_fptosi_float_i 
INFO-FLOW: Configuring Module : cnn ...
Execute       set_default_model cnn 
Execute       apply_spec_resource_limit cnn 
INFO-FLOW: Model list for preprocess: Axi_Transfer __hls_fptosi_float_i cnn
INFO-FLOW: Preprocessing Module: Axi_Transfer ...
Execute       set_default_model Axi_Transfer 
Execute       cdfg_preprocess -model Axi_Transfer 
Execute       rtl_gen_preprocess Axi_Transfer 
INFO-FLOW: Preprocessing Module: __hls_fptosi_float_i ...
Execute       set_default_model __hls_fptosi_float_i 
Execute       cdfg_preprocess -model __hls_fptosi_float_i 
Execute       rtl_gen_preprocess __hls_fptosi_float_i 
INFO-FLOW: Preprocessing Module: cnn ...
Execute       set_default_model cnn 
Execute       cdfg_preprocess -model cnn 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for synthesis: Axi_Transfer __hls_fptosi_float_i cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi_Transfer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi_Transfer 
Execute       schedule -model Axi_Transfer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Axi_Transfer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.956 seconds; current allocated memory: 250.369 MB.
Execute       syn_report -verbosereport -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/Axi_Transfer.verbose.sched.rpt 
Execute       db_write -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/Axi_Transfer.sched.adb -f 
INFO-FLOW: Finish scheduling Axi_Transfer.
Execute       set_default_model Axi_Transfer 
Execute       bind -model Axi_Transfer 
BIND OPTION: model=Axi_Transfer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.033 seconds; current allocated memory: 250.471 MB.
Execute       syn_report -verbosereport -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/Axi_Transfer.verbose.bind.rpt 
Execute       db_write -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/Axi_Transfer.bind.adb -f 
INFO-FLOW: Finish binding Axi_Transfer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model __hls_fptosi_float_i 
Execute       schedule -model __hls_fptosi_float_i 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_float_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 250.621 MB.
Execute       syn_report -verbosereport -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/p_hls_fptosi_float_i.verbose.sched.rpt 
Execute       db_write -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/p_hls_fptosi_float_i.sched.adb -f 
INFO-FLOW: Finish scheduling __hls_fptosi_float_i.
Execute       set_default_model __hls_fptosi_float_i 
Execute       bind -model __hls_fptosi_float_i 
BIND OPTION: model=__hls_fptosi_float_i
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 250.723 MB.
Execute       syn_report -verbosereport -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/p_hls_fptosi_float_i.verbose.bind.rpt 
Execute       db_write -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/p_hls_fptosi_float_i.bind.adb -f 
INFO-FLOW: Finish binding __hls_fptosi_float_i.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn 
Execute       schedule -model cnn 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.189 sec.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 252.824 MB.
Execute       syn_report -verbosereport -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.verbose.sched.rpt 
Command       syn_report done; 0.145 sec.
Execute       db_write -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.sched.adb -f 
INFO-FLOW: Finish scheduling cnn.
Execute       set_default_model cnn 
Execute       bind -model cnn 
BIND OPTION: model=cnn
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 255.744 MB.
Execute       syn_report -verbosereport -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.verbose.bind.rpt 
Command       syn_report done; 0.207 sec.
Execute       db_write -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.bind.adb -f 
INFO-FLOW: Finish binding cnn.
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Axi_Transfer 
Execute       rtl_gen_preprocess __hls_fptosi_float_i 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for RTL generation: Axi_Transfer __hls_fptosi_float_i cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi_Transfer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Axi_Transfer -vendor xilinx -mg_file D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/Axi_Transfer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi_Transfer'.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 256.280 MB.
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi_Transfer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/syn/systemc/Axi_Transfer -synmodules Axi_Transfer __hls_fptosi_float_i cnn 
Execute       gen_rtl Axi_Transfer -style xilinx -f -lang vhdl -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/syn/vhdl/Axi_Transfer 
Execute       gen_rtl Axi_Transfer -style xilinx -f -lang vlog -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/syn/verilog/Axi_Transfer 
Execute       syn_report -csynth -model Axi_Transfer -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/syn/report/Axi_Transfer_csynth.rpt 
Execute       syn_report -rtlxml -model Axi_Transfer -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/syn/report/Axi_Transfer_csynth.xml 
Execute       syn_report -verbosereport -model Axi_Transfer -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/Axi_Transfer.verbose.rpt 
Execute       db_write -model Axi_Transfer -f -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/Axi_Transfer.adb 
Execute       gen_tb_info Axi_Transfer -p D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/Axi_Transfer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model __hls_fptosi_float_i -vendor xilinx -mg_file D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/p_hls_fptosi_float_i.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 256.590 MB.
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl __hls_fptosi_float_i -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/syn/systemc/p_hls_fptosi_float_i -synmodules Axi_Transfer __hls_fptosi_float_i cnn 
Execute       gen_rtl __hls_fptosi_float_i -style xilinx -f -lang vhdl -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/syn/vhdl/p_hls_fptosi_float_i 
Execute       gen_rtl __hls_fptosi_float_i -style xilinx -f -lang vlog -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/syn/verilog/p_hls_fptosi_float_i 
Execute       syn_report -csynth -model __hls_fptosi_float_i -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/syn/report/p_hls_fptosi_float_i_csynth.rpt 
Execute       syn_report -rtlxml -model __hls_fptosi_float_i -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/syn/report/p_hls_fptosi_float_i_csynth.xml 
Execute       syn_report -verbosereport -model __hls_fptosi_float_i -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/p_hls_fptosi_float_i.verbose.rpt 
Execute       db_write -model __hls_fptosi_float_i -f -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/p_hls_fptosi_float_i.adb 
Execute       gen_tb_info __hls_fptosi_float_i -p D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/p_hls_fptosi_float_i 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cnn -vendor xilinx -mg_file D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/in_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/in_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/in_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/in_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/in_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/in_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/in_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/out_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/out_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/out_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/out_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/out_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/out_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/out_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_12_1' to 'cnn_fdiv_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_sitofp_32ns_32_4_1' to 'cnn_sitofp_32ns_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_sdiv_32ns_32s_32_36_seq_1' to 'cnn_sdiv_32ns_32sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_64ns_32ns_96_2_1' to 'cnn_mul_64ns_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_sdiv_32s_32s_32_36_seq_1' to 'cnn_sdiv_32s_32s_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_64ns_32nshbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_sdiv_32ns_32sg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_sdiv_32s_32s_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_sitofp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
Command       create_rtl_model done; 0.165 sec.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 261.850 MB.
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/syn/systemc/cnn -synmodules Axi_Transfer __hls_fptosi_float_i cnn 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vhdl -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/syn/vhdl/cnn 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vlog -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/syn/verilog/cnn 
Execute       syn_report -csynth -model cnn -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/syn/report/cnn_csynth.rpt 
Execute       syn_report -rtlxml -model cnn -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/syn/report/cnn_csynth.xml 
Execute       syn_report -verbosereport -model cnn -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.verbose.rpt 
Command       syn_report done; 0.237 sec.
Execute       db_write -model cnn -f -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.adb 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info cnn -p D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn 
Execute       export_constraint_db -f -tool general -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.constraint.tcl 
Execute       syn_report -designview -model cnn -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model cnn -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cnn -o D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks cnn 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain cnn 
INFO-FLOW: Model list for RTL component generation: Axi_Transfer __hls_fptosi_float_i cnn
INFO-FLOW: Handling components in module [Axi_Transfer] ... 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/Axi_Transfer.compgen.tcl 
INFO-FLOW: Handling components in module [p_hls_fptosi_float_i] ... 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/p_hls_fptosi_float_i.compgen.tcl 
INFO-FLOW: Handling components in module [cnn] ... 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.compgen.tcl 
INFO-FLOW: Found component cnn_fadd_32ns_32nbkb.
INFO-FLOW: Append model cnn_fadd_32ns_32nbkb
INFO-FLOW: Found component cnn_fmul_32ns_32ncud.
INFO-FLOW: Append model cnn_fmul_32ns_32ncud
INFO-FLOW: Found component cnn_fdiv_32ns_32ndEe.
INFO-FLOW: Append model cnn_fdiv_32ns_32ndEe
INFO-FLOW: Found component cnn_sitofp_32ns_3eOg.
INFO-FLOW: Append model cnn_sitofp_32ns_3eOg
INFO-FLOW: Found component cnn_fcmp_32ns_32nfYi.
INFO-FLOW: Append model cnn_fcmp_32ns_32nfYi
INFO-FLOW: Found component cnn_sdiv_32ns_32sg8j.
INFO-FLOW: Append model cnn_sdiv_32ns_32sg8j
INFO-FLOW: Found component cnn_mul_64ns_32nshbi.
INFO-FLOW: Append model cnn_mul_64ns_32nshbi
INFO-FLOW: Found component cnn_sdiv_32s_32s_ibs.
INFO-FLOW: Append model cnn_sdiv_32s_32s_ibs
INFO-FLOW: Found component cnn_Input.
INFO-FLOW: Append model cnn_Input
INFO-FLOW: Found component cnn_Bias.
INFO-FLOW: Append model cnn_Bias
INFO-FLOW: Found component cnn_Parameters.
INFO-FLOW: Append model cnn_Parameters
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Axi_Transfer
INFO-FLOW: Append model p_hls_fptosi_float_i
INFO-FLOW: Append model cnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cnn_fadd_32ns_32nbkb cnn_fmul_32ns_32ncud cnn_fdiv_32ns_32ndEe cnn_sitofp_32ns_3eOg cnn_fcmp_32ns_32nfYi cnn_sdiv_32ns_32sg8j cnn_mul_64ns_32nshbi cnn_sdiv_32s_32s_ibs cnn_Input cnn_Bias cnn_Parameters regslice_core Axi_Transfer p_hls_fptosi_float_i cnn
INFO-FLOW: To file: write model cnn_fadd_32ns_32nbkb
INFO-FLOW: To file: write model cnn_fmul_32ns_32ncud
INFO-FLOW: To file: write model cnn_fdiv_32ns_32ndEe
INFO-FLOW: To file: write model cnn_sitofp_32ns_3eOg
INFO-FLOW: To file: write model cnn_fcmp_32ns_32nfYi
INFO-FLOW: To file: write model cnn_sdiv_32ns_32sg8j
INFO-FLOW: To file: write model cnn_mul_64ns_32nshbi
INFO-FLOW: To file: write model cnn_sdiv_32s_32s_ibs
INFO-FLOW: To file: write model cnn_Input
INFO-FLOW: To file: write model cnn_Bias
INFO-FLOW: To file: write model cnn_Parameters
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Axi_Transfer
INFO-FLOW: To file: write model p_hls_fptosi_float_i
INFO-FLOW: To file: write model cnn
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model cnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.50 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/Axi_Transfer.compgen.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/p_hls_fptosi_float_i.compgen.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_sdiv_32ns_32sg8j_div'
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_mul_64ns_32nshbi_MulnS_0'
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_sdiv_32s_32s_ibs_div'
INFO: [RTMG 210-278] Implementing memory 'cnn_Input_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_Bias_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_Parameters_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Command       ap_source done; 0.265 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=cnn xml_exists=0
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/Axi_Transfer.compgen.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/p_hls_fptosi_float_i.compgen.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/Axi_Transfer.compgen.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/p_hls_fptosi_float_i.compgen.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/Axi_Transfer.compgen.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/p_hls_fptosi_float_i.compgen.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.constraint.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=15 #gSsdmPorts=28
Execute       source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source D:/FPGA_Xilinx_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.constraint.tcl 
Execute       sc_get_clocks cnn 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/impl/misc/cnn_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/impl/misc/cnn_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/impl/misc/cnn_ap_fdiv_10_no_dsp_32_ip.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/impl/misc/cnn_ap_fmul_1_max_dsp_32_ip.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/impl/misc/cnn_ap_sitofp_2_no_dsp_32_ip.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/Axi_Transfer.tbgen.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/p_hls_fptosi_float_i.tbgen.tcl 
Execute       source D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/FPGA_src/github_lab/GitHub_CNNIOT/repro_cnniot/cnniot_hls/cnniot/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 346.086 ; gain = 255.824
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
Command     autosyn done; 3.437 sec.
Command   csynth_design done; 12.191 sec.
Command ap_source done; 13.016 sec.
Execute cleanup_all 
