40300000 T _start
40300020 t _hang
40300040 T _end_vect
40300040 t _TEXT_BASE
40300044 T _armboot_start
40300048 T _bss_start
4030004c T _bss_end
40300050 t reset
40300078 t skip_type_check
403000ac t next
403000c0 t stack_setup
403000c8 t clear_bss
403000d4 t clbss_l
403000e8 t _start_armboot
403000ec t cpu_init_crit
40300140 t do_hang
40300148 t scratchpad
40300160 t _TEXT_BASE
40300164 T lowlevel_init
40300180 t SRAM_STACK
40300184 t spin_delay.constprop.3
40300194 t omap_vc_bypass_send_value
403001f8 T cortex_a9_rev
40300200 T omap_revision
403002f0 T omap4_silicon_type
40300304 T get_device_type
40300318 T cpu_init
40300424 T get_boot_mode
40300438 T get_boot_device
4030044c T raw_boot
40300464 T fat_boot
4030047c T s_init
403005e8 T wait_for_command_complete
403005f8 T nand_init
40300600 T configure_core_dpll_no_lock
403007fc T lock_core_dpll
40300838 T lock_core_dpll_shadow
40300924 T prcm_init
40301c50 T sdelay
40301c5c T sr32
40301c7c T wait_on_value
40301cb0 T __ddr_init
40301cb0 W ddr_init
40301dc0 T omap_smc_rom
40301de0 t spin_delay
40301dec t emif_config
40301f40 T reset_phy
40301f50 T do_ddr_init
403020c4 T print_info
403020dc T mmc_read_bootloader
40302160 T omap_temp_sensor_check
4030231c T hang
40302334 T start_armboot
40302460 t skip_atoi
4030249c t number
403026f4 T strnlen
4030271c T serial_printf
40302af8 T __udivsi3
40302b10 t Loop1
40302b24 t Lbignum
40302b38 t Loop3
40302b78 t Lgot_result
40302b80 t Ldiv0
40302b90 T __umodsi3
40302ba4 t Loop1
40302bb8 t Lbignum
40302bcc t Loop3
40302c34 t Ldiv0
40302c44 T __div0
40302c48 t downcase
40302c70 t dirdelim
40302ca4 t compare_sign
40302cd8 T strncmp
40302d1c T strcpy
40302d34 T strcmp
40302d5c T memcpy
40302d7c T disk_read
40302dcc t read_bootsectandvi
40302eb8 t get_cluster.constprop.2
40302f50 t get_fatent.constprop.3
403030bc T fat_register_device
40303198 T do_fat_read
40303734 T file_fat_detectfs
40303878 T file_fat_ls
40303888 T file_fat_read
40303890 T dev_print
40303a04 t calc_divisor
40303a0c T serial_init
40303a2c T serial_putc
40303a5c T serial_puts
40303a7c T serial_getc
40303a90 T serial_tstc
40303a9c T serial_setbrg
40303ab8 T NS16550_init
40303af4 T NS16550_reinit
40303b28 T NS16550_putc
40303b3c T NS16550_getc
40303b50 T NS16550_tstc
40303b5c T board_init
40303c40 T set_muxconf_regs
403041dc T board_hang
403041e0 T mmc_get_dev
403041ec T mmc_board_init
40304220 T mmc_init_stream
40304294 T mmc_clock_config
40304320 T mmc_init_setup
403043d4 T mmc_send_cmd
40304460 T mmc_read_data
403044dc T mmc_detect_card
40304764 T configure_controller
403047bc T mmc_read_cardsize
403048b0 T omap_mmc_read_sect
40304940 T mmc_bread
40304968 T configure_mmc
40304b04 T mmc_init
40304b88 T mmc_read
40304bd4 r CSWTCH.7
40304bd8 R per_dpll_param
40304cd4 R ddr_regs_elpida2G_380_mhz
40304cf8 R ddr_regs_elpida2G_200_mhz_2cs
40304d1c R ddr_regs_elpida2G_400_mhz_2cs
40304d40 R ddr_regs_elpida4G_400_mhz_1cs
40304d64 R ddr_regs_elpida2G_200_mhz
40304d88 R ddr_regs_elpida4G_466_mhz_1cs
40304dac R ddr_regs_elpida2G_400_mhz
40304dd0 r tran_mant
40304de0 r tran_exp
40305284 D core_dpll_param_l3_190
40305380 D core_dpll_param
4030547c D core_dpll_param_ddr400
40305578 D mpu_dpll_param_800mhz
40305674 D mpu_dpll_param_700mhz
40305770 D mpu_dpll_param_600mhz
4030586c D iva_dpll_param
40305968 D abe_dpll_param
40305a64 D usb_dpll_param
40305b60 D core_dpll_param_ddr466
40305c5c D mpu_dpll_param_1_5ghz
40305d58 D mpu_dpll_param_920mhz
40305e54 D mpu_dpll_param_1008mhz
40305f50 D init_sequence
40305f64 d cur_part
40305f68 D fnamecopy
40305f6c D do_fat_read_block
40305f70 D cur_controller_data
40305f78 A __bss_start
40305f78 b part_offset
40305f7c b cur_dev
40305f80 B datablock
40308f94 B bs
40308fd4 B volinfo
40308ff0 b mmc_blk_dev
40309054 B cur_card_data
40309068 A _end
