Here, we dramatically reduced the computation time of the SW algorithm using an FPGA.