// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Sobel_1920u_1080u_s_HH_
#define _Sobel_1920u_1080u_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "canny_edge_rectang8j.h"
#include "canny_edge_rectanhbi.h"
#include "canny_edge_rectanibs.h"
#include "canny_edge_rectanjbC.h"
#include "canny_edge_rectankbM.h"
#include "Sobel_1920u_1080ufYi.h"

namespace ap_rtl {

struct Sobel_1920u_1080u_s : public sc_module {
    // Port declarations 19
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<8> > fifo2_dout;
    sc_in< sc_logic > fifo2_empty_n;
    sc_out< sc_logic > fifo2_read;
    sc_out< sc_lv<8> > fifo3_value_din;
    sc_in< sc_logic > fifo3_value_full_n;
    sc_out< sc_logic > fifo3_value_write;
    sc_out< sc_lv<2> > fifo3_grad_din;
    sc_in< sc_logic > fifo3_grad_full_n;
    sc_out< sc_logic > fifo3_grad_write;
    sc_signal< sc_lv<32> > ap_var_for_const0;


    // Module declarations
    Sobel_1920u_1080u_s(sc_module_name name);
    SC_HAS_PROCESS(Sobel_1920u_1080u_s);

    ~Sobel_1920u_1080u_s();

    sc_trace_file* mVcdFile;

    Sobel_1920u_1080ufYi* line_buf_U;
    canny_edge_rectang8j<1,5,32,32>* canny_edge_rectang8j_U26;
    canny_edge_rectanhbi<1,12,32,32,32>* canny_edge_rectanhbi_U27;
    canny_edge_rectanibs<1,24,20,11,20>* canny_edge_rectanibs_U28;
    canny_edge_rectanjbC<1,1,11,11,22>* canny_edge_rectanjbC_U29;
    canny_edge_rectankbM<1,1,11,11,22,22>* canny_edge_rectankbM_U30;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > fifo2_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969;
    sc_signal< sc_logic > fifo3_value_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter25_reg;
    sc_signal< sc_logic > fifo3_grad_blk_n;
    sc_signal< sc_lv<11> > xi_0_i_reg_250;
    sc_signal< sc_lv<1> > icmp_ln220_fu_280_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<11> > yi_fu_286_p2;
    sc_signal< sc_lv<11> > yi_reg_959;
    sc_signal< sc_lv<1> > and_ln299_1_fu_314_p2;
    sc_signal< sc_lv<1> > and_ln299_1_reg_964;
    sc_signal< sc_lv<1> > icmp_ln221_fu_320_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter26;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln221_reg_969_pp0_iter24_reg;
    sc_signal< sc_lv<11> > xi_fu_326_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<11> > line_buf_addr_reg_978;
    sc_signal< sc_lv<1> > and_ln299_2_fu_365_p2;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter1_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter9_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter10_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter11_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter12_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter13_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter14_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter15_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter16_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter17_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter18_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter19_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter20_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter21_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter22_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter23_reg;
    sc_signal< sc_lv<1> > and_ln299_2_reg_984_pp0_iter24_reg;
    sc_signal< sc_lv<8> > window_buf_2_1_2_reg_988;
    sc_signal< sc_lv<8> > window_buf_1_2_reg_994;
    sc_signal< sc_lv<8> > window_buf_2_2_reg_999;
    sc_signal< sc_lv<11> > add_ln254_fu_454_p2;
    sc_signal< sc_lv<11> > add_ln254_reg_1004;
    sc_signal< sc_lv<10> > add_ln261_1_fu_482_p2;
    sc_signal< sc_lv<10> > add_ln261_1_reg_1009;
    sc_signal< sc_lv<11> > sub_ln254_2_fu_545_p2;
    sc_signal< sc_lv<11> > sub_ln254_2_reg_1014;
    sc_signal< sc_lv<11> > sub_ln261_2_fu_577_p2;
    sc_signal< sc_lv<11> > sub_ln261_2_reg_1019;
    sc_signal< sc_lv<11> > sub_ln261_2_reg_1019_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln274_fu_583_p2;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln274_reg_1024_pp0_iter24_reg;
    sc_signal< sc_lv<22> > mul_ln265_fu_906_p2;
    sc_signal< sc_lv<22> > mul_ln265_reg_1038;
    sc_signal< sc_lv<22> > grp_fu_912_p3;
    sc_signal< sc_lv<22> > add_ln265_reg_1043;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > grp_fu_272_p1;
    sc_signal< sc_lv<32> > x_assign_reg_1053;
    sc_signal< sc_lv<32> > grp_fu_275_p2;
    sc_signal< sc_lv<32> > x_assign_2_reg_1058;
    sc_signal< sc_lv<1> > p_Result_s_reg_1063;
    sc_signal< sc_lv<32> > p_Val2_5_fu_746_p3;
    sc_signal< sc_lv<32> > p_Val2_5_reg_1068;
    sc_signal< sc_lv<8> > select_ln301_fu_785_p3;
    sc_signal< sc_lv<8> > select_ln301_reg_1074;
    sc_signal< sc_lv<8> > select_ln301_reg_1074_pp0_iter24_reg;
    sc_signal< sc_lv<8> > select_ln301_reg_1074_pp0_iter25_reg;
    sc_signal< sc_lv<32> > t_int_fu_793_p1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter1_state4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_lv<11> > line_buf_address0;
    sc_signal< sc_logic > line_buf_ce0;
    sc_signal< sc_lv<24> > line_buf_q0;
    sc_signal< sc_logic > line_buf_ce1;
    sc_signal< sc_logic > line_buf_we1;
    sc_signal< sc_lv<24> > line_buf_d1;
    sc_signal< sc_lv<11> > yi_0_i_reg_239;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter10_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter11_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter12_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter15_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter16_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter17_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter18_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter19_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter20_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter21_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter22_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter23_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter24_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter25_t_int_0_i_reg_261;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter26_t_int_0_i_reg_261;
    sc_signal< sc_lv<64> > zext_ln231_fu_332_p1;
    sc_signal< sc_lv<8> > window_buf_0_1_fu_174;
    sc_signal< sc_lv<8> > window_buf_0_1_1_fu_178;
    sc_signal< sc_lv<8> > window_buf_0_2_fu_385_p4;
    sc_signal< sc_lv<8> > window_buf_1_1_fu_182;
    sc_signal< sc_lv<8> > window_buf_1_1_1_fu_186;
    sc_signal< sc_lv<8> > window_buf_2_1_fu_190;
    sc_signal< sc_lv<8> > window_buf_2_1_1_fu_194;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > grp_fu_272_p0;
    sc_signal< sc_lv<9> > tmp_1_fu_292_p4;
    sc_signal< sc_lv<1> > icmp_ln299_fu_302_p2;
    sc_signal< sc_lv<1> > icmp_ln299_1_fu_308_p2;
    sc_signal< sc_lv<9> > tmp_7_fu_337_p4;
    sc_signal< sc_lv<1> > icmp_ln299_2_fu_347_p2;
    sc_signal< sc_lv<1> > icmp_ln299_3_fu_353_p2;
    sc_signal< sc_lv<1> > and_ln299_fu_359_p2;
    sc_signal< sc_lv<16> > tmp_fu_405_p4;
    sc_signal< sc_lv<9> > zext_ln254_cast10_i_s_fu_424_p1;
    sc_signal< sc_lv<9> > zext_ln254_fu_428_p1;
    sc_signal< sc_lv<9> > sub_ln254_fu_432_p2;
    sc_signal< sc_lv<9> > shl_ln_fu_442_p3;
    sc_signal< sc_lv<11> > zext_ln254_1_fu_450_p1;
    sc_signal< sc_lv<11> > sext_ln254_fu_438_p1;
    sc_signal< sc_lv<9> > shl_ln1_fu_460_p3;
    sc_signal< sc_lv<9> > add_ln261_fu_472_p2;
    sc_signal< sc_lv<10> > zext_ln261_1_fu_478_p1;
    sc_signal< sc_lv<10> > zext_ln261_fu_468_p1;
    sc_signal< sc_lv<9> > shl_ln254_1_fu_516_p3;
    sc_signal< sc_lv<11> > zext_ln254_2_fu_523_p1;
    sc_signal< sc_lv<11> > sub_ln254_1_fu_527_p2;
    sc_signal< sc_lv<11> > zext_ln254_3_fu_532_p1;
    sc_signal< sc_lv<11> > add_ln254_1_fu_536_p2;
    sc_signal< sc_lv<11> > zext_ln254_4_fu_542_p1;
    sc_signal< sc_lv<11> > zext_ln261_2_fu_551_p1;
    sc_signal< sc_lv<9> > shl_ln261_1_fu_560_p3;
    sc_signal< sc_lv<11> > sub_ln261_fu_554_p2;
    sc_signal< sc_lv<11> > zext_ln261_3_fu_567_p1;
    sc_signal< sc_lv<11> > sub_ln261_1_fu_571_p2;
    sc_signal< sc_lv<19> > shl_ln2_fu_589_p3;
    sc_signal< sc_lv<20> > grp_fu_605_p0;
    sc_signal< sc_lv<32> > p_Val2_s_fu_625_p1;
    sc_signal< sc_lv<23> > tmp_V_1_fu_646_p1;
    sc_signal< sc_lv<25> > mantissa_V_fu_650_p4;
    sc_signal< sc_lv<8> > tmp_V_fu_636_p4;
    sc_signal< sc_lv<9> > zext_ln339_fu_664_p1;
    sc_signal< sc_lv<9> > add_ln339_fu_668_p2;
    sc_signal< sc_lv<8> > sub_ln1311_fu_682_p2;
    sc_signal< sc_lv<1> > isNeg_fu_674_p3;
    sc_signal< sc_lv<9> > sext_ln1311_fu_688_p1;
    sc_signal< sc_lv<9> > ush_fu_692_p3;
    sc_signal< sc_lv<32> > sext_ln1311_1_fu_700_p1;
    sc_signal< sc_lv<25> > sext_ln1311_2_fu_704_p1;
    sc_signal< sc_lv<79> > zext_ln682_fu_660_p1;
    sc_signal< sc_lv<79> > zext_ln1287_fu_708_p1;
    sc_signal< sc_lv<25> > r_V_fu_712_p2;
    sc_signal< sc_lv<1> > tmp_5_fu_724_p3;
    sc_signal< sc_lv<79> > r_V_1_fu_718_p2;
    sc_signal< sc_lv<32> > zext_ln662_fu_732_p1;
    sc_signal< sc_lv<32> > tmp_3_fu_736_p4;
    sc_signal< sc_lv<32> > result_V_1_fu_754_p2;
    sc_signal< sc_lv<32> > p_Val2_6_fu_759_p3;
    sc_signal< sc_lv<24> > tmp_6_fu_765_p4;
    sc_signal< sc_lv<1> > icmp_ln268_fu_775_p2;
    sc_signal< sc_lv<8> > trunc_ln301_fu_781_p1;
    sc_signal< sc_lv<20> > grp_fu_605_p2;
    sc_signal< sc_lv<1> > icmp_ln282_fu_797_p2;
    sc_signal< sc_lv<1> > icmp_ln282_1_fu_803_p2;
    sc_signal< sc_lv<1> > icmp_ln290_fu_827_p2;
    sc_signal< sc_lv<1> > icmp_ln290_1_fu_833_p2;
    sc_signal< sc_lv<1> > and_ln290_fu_839_p2;
    sc_signal< sc_lv<1> > and_ln282_1_fu_853_p2;
    sc_signal< sc_lv<1> > icmp_ln286_1_fu_821_p2;
    sc_signal< sc_lv<1> > xor_ln282_fu_859_p2;
    sc_signal< sc_lv<1> > and_ln286_fu_865_p2;
    sc_signal< sc_lv<1> > icmp_ln286_fu_815_p2;
    sc_signal< sc_lv<1> > and_ln286_1_fu_871_p2;
    sc_signal< sc_lv<1> > xor_ln286_fu_877_p2;
    sc_signal< sc_lv<1> > and_ln282_fu_809_p2;
    sc_signal< sc_lv<1> > or_ln286_fu_891_p2;
    sc_signal< sc_lv<2> > select_ln286_fu_883_p3;
    sc_signal< sc_lv<2> > select_ln290_fu_845_p3;
    sc_signal< sc_lv<11> > mul_ln265_fu_906_p0;
    sc_signal< sc_lv<22> > sext_ln261_fu_615_p1;
    sc_signal< sc_lv<11> > mul_ln265_fu_906_p1;
    sc_signal< sc_lv<11> > grp_fu_912_p0;
    sc_signal< sc_lv<22> > sext_ln265_fu_618_p1;
    sc_signal< sc_lv<11> > grp_fu_912_p1;
    sc_signal< sc_logic > grp_fu_272_ce;
    sc_signal< sc_logic > grp_fu_275_ce;
    sc_signal< sc_logic > grp_fu_605_ce;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state30;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_7FFFFFFF;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<11> ap_const_lv11_438;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<11> ap_const_lv11_435;
    static const sc_lv<11> ap_const_lv11_780;
    static const sc_lv<11> ap_const_lv11_77D;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<9> ap_const_lv9_181;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<32> ap_const_lv32_FFFFFD96;
    static const sc_lv<32> ap_const_lv32_FFFFFF97;
    static const sc_lv<32> ap_const_lv32_FFFFFF96;
    static const sc_lv<32> ap_const_lv32_6B;
    static const sc_lv<32> ap_const_lv32_6A;
    static const sc_lv<32> ap_const_lv32_26A;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln254_1_fu_536_p2();
    void thread_add_ln254_fu_454_p2();
    void thread_add_ln261_1_fu_482_p2();
    void thread_add_ln261_fu_472_p2();
    void thread_add_ln339_fu_668_p2();
    void thread_and_ln282_1_fu_853_p2();
    void thread_and_ln282_fu_809_p2();
    void thread_and_ln286_1_fu_871_p2();
    void thread_and_ln286_fu_865_p2();
    void thread_and_ln290_fu_839_p2();
    void thread_and_ln299_1_fu_314_p2();
    void thread_and_ln299_2_fu_365_p2();
    void thread_and_ln299_fu_359_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state30();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter7();
    void thread_ap_block_state11_pp0_stage0_iter8();
    void thread_ap_block_state12_pp0_stage0_iter9();
    void thread_ap_block_state13_pp0_stage0_iter10();
    void thread_ap_block_state14_pp0_stage0_iter11();
    void thread_ap_block_state15_pp0_stage0_iter12();
    void thread_ap_block_state16_pp0_stage0_iter13();
    void thread_ap_block_state17_pp0_stage0_iter14();
    void thread_ap_block_state18_pp0_stage0_iter15();
    void thread_ap_block_state19_pp0_stage0_iter16();
    void thread_ap_block_state20_pp0_stage0_iter17();
    void thread_ap_block_state21_pp0_stage0_iter18();
    void thread_ap_block_state22_pp0_stage0_iter19();
    void thread_ap_block_state23_pp0_stage0_iter20();
    void thread_ap_block_state24_pp0_stage0_iter21();
    void thread_ap_block_state25_pp0_stage0_iter22();
    void thread_ap_block_state26_pp0_stage0_iter23();
    void thread_ap_block_state27_pp0_stage0_iter24();
    void thread_ap_block_state28_pp0_stage0_iter25();
    void thread_ap_block_state29_pp0_stage0_iter26();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_block_state9_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter1_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_reg_pp0_iter0_t_int_0_i_reg_261();
    void thread_ap_ready();
    void thread_fifo2_blk_n();
    void thread_fifo2_read();
    void thread_fifo3_grad_blk_n();
    void thread_fifo3_grad_din();
    void thread_fifo3_grad_write();
    void thread_fifo3_value_blk_n();
    void thread_fifo3_value_din();
    void thread_fifo3_value_write();
    void thread_grp_fu_272_ce();
    void thread_grp_fu_272_p0();
    void thread_grp_fu_275_ce();
    void thread_grp_fu_605_ce();
    void thread_grp_fu_605_p0();
    void thread_grp_fu_912_p0();
    void thread_grp_fu_912_p1();
    void thread_icmp_ln220_fu_280_p2();
    void thread_icmp_ln221_fu_320_p2();
    void thread_icmp_ln268_fu_775_p2();
    void thread_icmp_ln274_fu_583_p2();
    void thread_icmp_ln282_1_fu_803_p2();
    void thread_icmp_ln282_fu_797_p2();
    void thread_icmp_ln286_1_fu_821_p2();
    void thread_icmp_ln286_fu_815_p2();
    void thread_icmp_ln290_1_fu_833_p2();
    void thread_icmp_ln290_fu_827_p2();
    void thread_icmp_ln299_1_fu_308_p2();
    void thread_icmp_ln299_2_fu_347_p2();
    void thread_icmp_ln299_3_fu_353_p2();
    void thread_icmp_ln299_fu_302_p2();
    void thread_internal_ap_ready();
    void thread_isNeg_fu_674_p3();
    void thread_line_buf_address0();
    void thread_line_buf_ce0();
    void thread_line_buf_ce1();
    void thread_line_buf_d1();
    void thread_line_buf_we1();
    void thread_mantissa_V_fu_650_p4();
    void thread_mul_ln265_fu_906_p0();
    void thread_mul_ln265_fu_906_p1();
    void thread_or_ln286_fu_891_p2();
    void thread_p_Val2_5_fu_746_p3();
    void thread_p_Val2_6_fu_759_p3();
    void thread_p_Val2_s_fu_625_p1();
    void thread_r_V_1_fu_718_p2();
    void thread_r_V_fu_712_p2();
    void thread_real_start();
    void thread_result_V_1_fu_754_p2();
    void thread_select_ln286_fu_883_p3();
    void thread_select_ln290_fu_845_p3();
    void thread_select_ln301_fu_785_p3();
    void thread_sext_ln1311_1_fu_700_p1();
    void thread_sext_ln1311_2_fu_704_p1();
    void thread_sext_ln1311_fu_688_p1();
    void thread_sext_ln254_fu_438_p1();
    void thread_sext_ln261_fu_615_p1();
    void thread_sext_ln265_fu_618_p1();
    void thread_shl_ln1_fu_460_p3();
    void thread_shl_ln254_1_fu_516_p3();
    void thread_shl_ln261_1_fu_560_p3();
    void thread_shl_ln2_fu_589_p3();
    void thread_shl_ln_fu_442_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_sub_ln1311_fu_682_p2();
    void thread_sub_ln254_1_fu_527_p2();
    void thread_sub_ln254_2_fu_545_p2();
    void thread_sub_ln254_fu_432_p2();
    void thread_sub_ln261_1_fu_571_p2();
    void thread_sub_ln261_2_fu_577_p2();
    void thread_sub_ln261_fu_554_p2();
    void thread_t_int_fu_793_p1();
    void thread_tmp_1_fu_292_p4();
    void thread_tmp_3_fu_736_p4();
    void thread_tmp_5_fu_724_p3();
    void thread_tmp_6_fu_765_p4();
    void thread_tmp_7_fu_337_p4();
    void thread_tmp_V_1_fu_646_p1();
    void thread_tmp_V_fu_636_p4();
    void thread_tmp_fu_405_p4();
    void thread_trunc_ln301_fu_781_p1();
    void thread_ush_fu_692_p3();
    void thread_window_buf_0_2_fu_385_p4();
    void thread_xi_fu_326_p2();
    void thread_xor_ln282_fu_859_p2();
    void thread_xor_ln286_fu_877_p2();
    void thread_yi_fu_286_p2();
    void thread_zext_ln1287_fu_708_p1();
    void thread_zext_ln231_fu_332_p1();
    void thread_zext_ln254_1_fu_450_p1();
    void thread_zext_ln254_2_fu_523_p1();
    void thread_zext_ln254_3_fu_532_p1();
    void thread_zext_ln254_4_fu_542_p1();
    void thread_zext_ln254_cast10_i_s_fu_424_p1();
    void thread_zext_ln254_fu_428_p1();
    void thread_zext_ln261_1_fu_478_p1();
    void thread_zext_ln261_2_fu_551_p1();
    void thread_zext_ln261_3_fu_567_p1();
    void thread_zext_ln261_fu_468_p1();
    void thread_zext_ln339_fu_664_p1();
    void thread_zext_ln662_fu_732_p1();
    void thread_zext_ln682_fu_660_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
