// Seed: 121593
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_9(
      id_7, 1 ^ id_7 | id_4, 1, id_1, id_1 * id_5
  );
  wire id_10, id_11;
  tri0 id_12;
  wire id_13;
  assign id_8  = 1 | id_4;
  assign id_12 = id_4 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1 | 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3
  );
  supply0 id_4;
  assign id_3 = id_2(id_3);
  assign id_3 = 1 == 1;
  assign id_4 = id_3;
  id_5(
      id_4, 1
  );
  wire id_6;
  assign id_2 = 1;
endmodule
