###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 13:03:41 2025
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: scan_clk
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 20
Nr. of Sinks                   : 358
Nr. of Buffer                  : 55
Nr. of Level (including gates) : 19
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): TX/DUT1/S_DATA_reg[5]/CK 2174.8(ps)
Min trig. edge delay at sink(R): RX/DUT1/current_state_reg[0]/CK 1998(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1998~2174.8(ps)        0~100000(ps)        
Fall Phase Delay               : 1829.1~2339.2(ps)      0~100000(ps)        
Trig. Edge Skew                : 176.8(ps)              200(ps)             
Rise Skew                      : 176.8(ps)              
Fall Skew                      : 510.1(ps)              
Max. Rise Buffer Tran          : 163.9(ps)              100(ps)             
Max. Fall Buffer Tran          : 136.4(ps)              100(ps)             
Max. Rise Sink Tran            : 100.2(ps)              100(ps)             
Max. Fall Sink Tran            : 87.2(ps)               100(ps)             
Min. Rise Buffer Tran          : 20.9(ps)               0(ps)               
Min. Fall Buffer Tran          : 20(ps)                 0(ps)               
Min. Rise Sink Tran            : 56.3(ps)               0(ps)               
Min. Fall Sink Tran            : 55.1(ps)               0(ps)               

view setup1_analysis_view : skew = 176.8ps (required = 200ps)
view setup2_analysis_view : skew = 176.8ps (required = 200ps)
view setup3_analysis_view : skew = 176.8ps (required = 200ps)
view hold1_analysis_view : skew = 84.5ps (required = 200ps)
view hold2_analysis_view : skew = 84.5ps (required = 200ps)
view hold3_analysis_view : skew = 84.5ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
CLKR__L3_I1/A                    [94.8 102.7](ps)       100(ps)             
CLKR__L3_I0/A                    [94.8 102.7](ps)       100(ps)             
SYNC_RST2__L1_I0/A               [142.4 113.9](ps)      100(ps)             
scan_clk__L7_I0/A                [93.3 101.2](ps)       100(ps)             
CLKR__L5_I0/A                    [126.1 136.4](ps)      100(ps)             
clock_divider_TX/U30/AN          [127.5 99.2](ps)       100(ps)             
clock_divider_RX/U30/AN          [127.5 99.2](ps)       100(ps)             
clock_divider_TX/n7__L1_I0/A     [163.9 74.3](ps)       100(ps)             
clock_divider_RX/n7__L1_I0/A     [154.1 71.6](ps)       100(ps)             
clock_divider_RX/U29/B           [100.2 87.3](ps)       100(ps)             
TX_CLK1__L1_I0/A                 [115.3 93](ps)         100(ps)             
TX_CLK1__L1_I0/A                 [118.8 106.6](ps)      100(ps)             
TX_CLK1__L1_I0/A                 [115.3 93](ps)         100(ps)             
pulse_gen/pls_flop_reg/CK        [100.2 87.2](ps)       100(ps)             
pulse_gen/rcv_flop_reg/CK        [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[2][1]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[3][1]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[2][0]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[3][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[0]/CK          [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[1][1]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[1]/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[1]/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[2]/CK          [100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[2]/CK  [100.2 87.2](ps)       100(ps)             
FIFO/RD/rempty_reg/CK            [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[1][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[1]/CK  [100.2 87.2](ps)       100(ps)             
TX/DUT1/SER_DATA_reg/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[0]/CK           [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[2]/CK           [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[0]/CK       [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[0][1]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/SER_DONE_reg/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[3]/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[0]/CK  [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[2]/CK       [100.2 87.2](ps)       100(ps)             
TX/DUT3/par_bit_reg/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[1]/CK         [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[0][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[0]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[6]/CK         [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[1]/CK       [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[3]/CK       [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[2]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[4]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[3]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[5]/CK         [100.2 87.2](ps)       100(ps)             
pulse_gen/pls_flop_reg/CK        [100.2 87.2](ps)       100(ps)             
pulse_gen/rcv_flop_reg/CK        [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[2][1]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[3][1]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[2][0]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[3][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[0]/CK          [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[1][1]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[1]/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[1]/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[2]/CK          [100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[2]/CK  [100.2 87.2](ps)       100(ps)             
FIFO/RD/rempty_reg/CK            [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[1][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[1]/CK  [100.2 87.2](ps)       100(ps)             
TX/DUT1/SER_DATA_reg/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[0]/CK           [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[2]/CK           [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[0]/CK       [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[0][1]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/SER_DONE_reg/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[3]/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[0]/CK  [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[2]/CK       [100.2 87.2](ps)       100(ps)             
TX/DUT3/par_bit_reg/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[1]/CK         [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[0][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[0]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[6]/CK         [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[1]/CK       [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[3]/CK       [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[2]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[4]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[3]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[5]/CK         [100.2 87.2](ps)       100(ps)             
pulse_gen/pls_flop_reg/CK        [100.2 87.2](ps)       100(ps)             
pulse_gen/rcv_flop_reg/CK        [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[2][1]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[3][1]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[2][0]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[3][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[0]/CK          [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[1][1]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[1]/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[1]/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[2]/CK          [100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[2]/CK  [100.2 87.2](ps)       100(ps)             
FIFO/RD/rempty_reg/CK            [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[1][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[1]/CK  [100.2 87.2](ps)       100(ps)             
TX/DUT1/SER_DATA_reg/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[0]/CK           [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[2]/CK           [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[0]/CK       [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[0][1]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/SER_DONE_reg/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[3]/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[0]/CK  [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[2]/CK       [100.2 87.2](ps)       100(ps)             
TX/DUT3/par_bit_reg/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[1]/CK         [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[0][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[0]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[6]/CK         [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[1]/CK       [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[3]/CK       [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[2]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[4]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[3]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[5]/CK         [100.2 87.2](ps)       100(ps)             
TX_CLK1__L1_I0/A                 [115.3 93](ps)         100(ps)             
pulse_gen/pls_flop_reg/CK        [100.2 87.2](ps)       100(ps)             
pulse_gen/rcv_flop_reg/CK        [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[2][1]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[3][1]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[2][0]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[3][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[0]/CK          [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[1][1]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[1]/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[1]/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[2]/CK          [100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[2]/CK  [100.2 87.2](ps)       100(ps)             
FIFO/RD/rempty_reg/CK            [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[1][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[1]/CK  [100.2 87.2](ps)       100(ps)             
TX/DUT1/SER_DATA_reg/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[0]/CK           [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[2]/CK           [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[0]/CK       [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[0][1]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/SER_DONE_reg/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[3]/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[0]/CK  [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[2]/CK       [100.2 87.2](ps)       100(ps)             
TX/DUT3/par_bit_reg/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[1]/CK         [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[0][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[0]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[6]/CK         [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[1]/CK       [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[3]/CK       [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[2]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[4]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[3]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[5]/CK         [100.2 87.2](ps)       100(ps)             



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: scan_clk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 358
     Rise Delay	   : [1998(ps)  2174.8(ps)]
     Rise Skew	   : 176.8(ps)
     Fall Delay	   : [1829.1(ps)  2339.2(ps)]
     Fall Skew	   : 510.1(ps)


  Child Tree 1 from U1_mux2X1/U1/B: 
     nrSink : 84
     Rise Delay [2016.1(ps)  2174.8(ps)] Skew [158.7(ps)]
     Fall Delay[2087.1(ps)  2339.2(ps)] Skew=[252.1(ps)]


  Child Tree 2 from U0_mux2X1/U1/B: 
     nrSink : 274
     Rise Delay [2036.2(ps)  2077.5(ps)] Skew [41.3(ps)]
     Fall Delay[1903(ps)  1927.9(ps)] Skew=[24.9(ps)]


  Child Tree 3 from U4_mux2X1/U1/B: 
     nrSink : 35
     Rise Delay [2056.2(ps)  2061.8(ps)] Skew [5.6(ps)]
     Fall Delay[1870.9(ps)  1876.5(ps)] Skew=[5.6(ps)]


  Child Tree 4 from U3_mux2X1/U1/B: 
     nrSink : 30
     Rise Delay [1998(ps)  2008.7(ps)] Skew [10.7(ps)]
     Fall Delay[1829.1(ps)  1839.8(ps)] Skew=[10.7(ps)]


  Main Tree from scan_clk w/o tracing through gates: 
     nrSink : 0
     nrGate : 4


**** Sub Tree Report ****
INPUT_TERM: U1_mux2X1/U1/B [68.2(ps) 50.8(ps)]
OUTPUT_TERM: U1_mux2X1/U1/Y [220.7(ps) 260.8(ps)]

Main Tree: 
     nrSink         : 84
     Rise Delay	   : [2016.1(ps)  2174.8(ps)]
     Rise Skew	   : 158.7(ps)
     Fall Delay	   : [2087.1(ps)  2339.2(ps)]
     Fall Skew	   : 252.1(ps)


  Child Tree 1 from RSTSYNC2/sync_reg_reg[1]/CK: 
     nrSink : 65
     Rise Delay [2099.2(ps)  2174.8(ps)] Skew [75.6(ps)]
     Fall Delay[2087.1(ps)  2154.6(ps)] Skew=[67.5(ps)]


  Child Tree 2 from clock_divider_RX/div_clk_reg/CK: 
     nrSink : 30
     Rise Delay [2033.9(ps)  2044.6(ps)] Skew [10.7(ps)]
     Fall Delay[2190.1(ps)  2200.8(ps)] Skew=[10.7(ps)]


  Child Tree 3 from clock_divider_TX/div_clk_reg/CK: 
     nrSink : 35
     Rise Delay [2088.9(ps)  2094.5(ps)] Skew [5.6(ps)]
     Fall Delay[2227.2(ps)  2232.8(ps)] Skew=[5.6(ps)]


  Child Tree 4 from clock_divider_TX/U29/A: 
     nrSink : 35
     Rise Delay [2088.8(ps)  2094.4(ps)] Skew [5.6(ps)]
     Fall Delay[2309(ps)  2314.6(ps)] Skew=[5.6(ps)]


  Child Tree 5 from clock_divider_RX/U29/A: 
     nrSink : 30
     Rise Delay [2032.4(ps)  2043.1(ps)] Skew [10.7(ps)]
     Fall Delay[2270.8(ps)  2281.5(ps)] Skew=[10.7(ps)]


  Main Tree from U1_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 19
     nrGate : 5
     Rise Delay [2016.1(ps)  2022.4(ps)] Skew [6.3(ps)]
     Fall Delay [2332.9(ps)  2339.2(ps)] Skew=[6.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: RSTSYNC2/sync_reg_reg[1]/CK [356.6(ps) 403.9(ps)]
OUTPUT_TERM: RSTSYNC2/sync_reg_reg[1]/Q [779.6(ps) 820.6(ps)]

Main Tree: 
     nrSink         : 65
     Rise Delay	   : [2099.2(ps)  2174.8(ps)]
     Rise Skew	   : 75.6(ps)
     Fall Delay	   : [2087.1(ps)  2154.6(ps)]
     Fall Skew	   : 67.5(ps)


  Child Tree 1 from U7_mux2X1/U1/A: 
     nrSink : 65
     Rise Delay [2099.2(ps)  2174.8(ps)] Skew [75.6(ps)]
     Fall Delay[2087.1(ps)  2154.6(ps)] Skew=[67.5(ps)]


  Main Tree from RSTSYNC2/sync_reg_reg[1]/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U7_mux2X1/U1/A [923.3(ps) 962.9(ps)]
OUTPUT_TERM: U7_mux2X1/U1/Y [1100.4(ps) 1175.3(ps)]

Main Tree: 
     nrSink         : 65
     Rise Delay	   : [2099.2(ps)  2174.8(ps)]
     Rise Skew	   : 75.6(ps)
     Fall Delay	   : [2087.1(ps)  2154.6(ps)]
     Fall Skew	   : 67.5(ps)


  Child Tree 1 from clock_divider_TX/U30/AN: 
     nrSink : 35
     Rise Delay [2169.2(ps)  2174.8(ps)] Skew [5.6(ps)]
     Fall Delay[2149(ps)  2154.6(ps)] Skew=[5.6(ps)]


  Child Tree 2 from clock_divider_RX/U30/AN: 
     nrSink : 30
     Rise Delay [2099.2(ps)  2109.9(ps)] Skew [10.7(ps)]
     Fall Delay[2087.1(ps)  2097.8(ps)] Skew=[10.7(ps)]


  Main Tree from U7_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 2


**** Sub Tree Report ****
INPUT_TERM: clock_divider_TX/U30/AN [1100.8(ps) 1175.7(ps)]
OUTPUT_TERM: clock_divider_TX/U30/Y [1279.1(ps) 1355.5(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [2169.2(ps)  2174.8(ps)]
     Rise Skew	   : 5.6(ps)
     Fall Delay	   : [2149(ps)  2154.6(ps)]
     Fall Skew	   : 5.6(ps)


  Child Tree 1 from clock_divider_TX/U29/S0: 
     nrSink : 35
     Rise Delay [2169.2(ps)  2174.8(ps)] Skew [5.6(ps)]
     Fall Delay[2149(ps)  2154.6(ps)] Skew=[5.6(ps)]


  Main Tree from clock_divider_TX/U30/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: clock_divider_RX/U30/AN [1100.7(ps) 1175.6(ps)]
OUTPUT_TERM: clock_divider_RX/U30/Y [1273.3(ps) 1352.9(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [2099.2(ps)  2109.9(ps)]
     Rise Skew	   : 10.7(ps)
     Fall Delay	   : [2087.1(ps)  2097.8(ps)]
     Fall Skew	   : 10.7(ps)


  Child Tree 1 from clock_divider_RX/U29/S0: 
     nrSink : 30
     Rise Delay [2099.2(ps)  2109.9(ps)] Skew [10.7(ps)]
     Fall Delay[2087.1(ps)  2097.8(ps)] Skew=[10.7(ps)]


  Main Tree from clock_divider_RX/U30/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: clock_divider_TX/U29/S0 [1421.8(ps) 1505.1(ps)]
OUTPUT_TERM: clock_divider_TX/U29/Y [1701.7(ps) 1632.7(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [2169.2(ps)  2174.8(ps)]
     Rise Skew	   : 5.6(ps)
     Fall Delay	   : [2149(ps)  2154.6(ps)]
     Fall Skew	   : 5.6(ps)


  Child Tree 1 from U4_mux2X1/U1/A: 
     nrSink : 35
     Rise Delay [2169.2(ps)  2174.8(ps)] Skew [5.6(ps)]
     Fall Delay[2149(ps)  2154.6(ps)] Skew=[5.6(ps)]


  Main Tree from clock_divider_TX/U29/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: clock_divider_RX/U29/S0 [1403.1(ps) 1494.3(ps)]
OUTPUT_TERM: clock_divider_RX/U29/Y [1689.2(ps) 1610.2(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [2099.2(ps)  2109.9(ps)]
     Rise Skew	   : 10.7(ps)
     Fall Delay	   : [2087.1(ps)  2097.8(ps)]
     Fall Skew	   : 10.7(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 30
     Rise Delay [2099.2(ps)  2109.9(ps)] Skew [10.7(ps)]
     Fall Delay[2087.1(ps)  2097.8(ps)] Skew=[10.7(ps)]


  Main Tree from clock_divider_RX/U29/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_mux2X1/U1/B [1427.2(ps) 1201(ps)]
OUTPUT_TERM: U0_mux2X1/U1/Y [1588(ps) 1419.5(ps)]

Main Tree: 
     nrSink         : 274
     Rise Delay	   : [2036.2(ps)  2077.5(ps)]
     Rise Skew	   : 41.3(ps)
     Fall Delay	   : [1903(ps)  1927.9(ps)]
     Fall Skew	   : 24.9(ps)


  Child Tree 1 from CLK_GATE/U0_TLATNCAX12M/CK: 
     nrSink : 17
     Rise Delay [2036.2(ps)  2040.3(ps)] Skew [4.1(ps)]
     Fall Delay[1903(ps)  1907.1(ps)] Skew=[4.1(ps)]


  Main Tree from U0_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 257
     nrGate : 1
     Rise Delay [2061(ps)  2077.5(ps)] Skew [16.5(ps)]
     Fall Delay [1911.5(ps)  1927.9(ps)] Skew=[16.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: clock_divider_RX/div_clk_reg/CK [1058(ps) 1197.7(ps)]
OUTPUT_TERM: clock_divider_RX/div_clk_reg/Q [1429.6(ps) 1498.2(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [2033.9(ps)  2044.6(ps)]
     Rise Skew	   : 10.7(ps)
     Fall Delay	   : [2190.1(ps)  2200.8(ps)]
     Fall Skew	   : 10.7(ps)


  Child Tree 1 from clock_divider_RX/U29/B: 
     nrSink : 30
     Rise Delay [2033.9(ps)  2044.6(ps)] Skew [10.7(ps)]
     Fall Delay[2190.1(ps)  2200.8(ps)] Skew=[10.7(ps)]


  Main Tree from clock_divider_RX/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: clock_divider_TX/div_clk_reg/CK [1058.1(ps) 1197.8(ps)]
OUTPUT_TERM: clock_divider_TX/div_clk_reg/Q [1428.6(ps) 1497.4(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [2088.9(ps)  2094.5(ps)]
     Rise Skew	   : 5.6(ps)
     Fall Delay	   : [2227.2(ps)  2232.8(ps)]
     Fall Skew	   : 5.6(ps)


  Child Tree 1 from clock_divider_TX/U29/B: 
     nrSink : 35
     Rise Delay [2088.9(ps)  2094.5(ps)] Skew [5.6(ps)]
     Fall Delay[2227.2(ps)  2232.8(ps)] Skew=[5.6(ps)]


  Main Tree from clock_divider_TX/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U4_mux2X1/U1/A [1701.8(ps) 1632.8(ps)]
OUTPUT_TERM: U4_mux2X1/U1/Y [1876.7(ps) 1848.9(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [2169.2(ps)  2174.8(ps)]
     Rise Skew	   : 5.6(ps)
     Fall Delay	   : [2149(ps)  2154.6(ps)]
     Fall Skew	   : 5.6(ps)


  Main Tree from U4_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 35
     nrGate : 0
     Rise Delay [2169.2(ps)  2174.8(ps)] Skew [5.6(ps)]
     Fall Delay [2149(ps)  2154.6(ps)] Skew=[5.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [1689.3(ps) 1610.3(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1845.9(ps) 1811.5(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [2099.2(ps)  2109.9(ps)]
     Rise Skew	   : 10.7(ps)
     Fall Delay	   : [2087.1(ps)  2097.8(ps)]
     Fall Skew	   : 10.7(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 30
     nrGate : 0
     Rise Delay [2099.2(ps)  2109.9(ps)] Skew [10.7(ps)]
     Fall Delay [2087.1(ps)  2097.8(ps)] Skew=[10.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: U4_mux2X1/U1/B [1572.6(ps) 1324(ps)]
OUTPUT_TERM: U4_mux2X1/U1/Y [1762.8(ps) 1566.8(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [2056.2(ps)  2061.8(ps)]
     Rise Skew	   : 5.6(ps)
     Fall Delay	   : [1870.9(ps)  1876.5(ps)]
     Fall Skew	   : 5.6(ps)


  Main Tree from U4_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 35
     nrGate : 0
     Rise Delay [2056.2(ps)  2061.8(ps)] Skew [5.6(ps)]
     Fall Delay [1870.9(ps)  1876.5(ps)] Skew=[5.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/B [1572.6(ps) 1324(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1743.7(ps) 1549.9(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [1998(ps)  2008.7(ps)]
     Rise Skew	   : 10.7(ps)
     Fall Delay	   : [1829.1(ps)  1839.8(ps)]
     Fall Skew	   : 10.7(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 30
     nrGate : 0
     Rise Delay [1998(ps)  2008.7(ps)] Skew [10.7(ps)]
     Fall Delay [1829.1(ps)  1839.8(ps)] Skew=[10.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: clock_divider_RX/U29/B [1429.7(ps) 1498.3(ps)]
OUTPUT_TERM: clock_divider_RX/U29/Y [1623.9(ps) 1713.2(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [2033.9(ps)  2044.6(ps)]
     Rise Skew	   : 10.7(ps)
     Fall Delay	   : [2190.1(ps)  2200.8(ps)]
     Fall Skew	   : 10.7(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 30
     Rise Delay [2033.9(ps)  2044.6(ps)] Skew [10.7(ps)]
     Fall Delay[2190.1(ps)  2200.8(ps)] Skew=[10.7(ps)]


  Main Tree from clock_divider_RX/U29/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: clock_divider_TX/U29/B [1428.7(ps) 1497.5(ps)]
OUTPUT_TERM: clock_divider_TX/U29/Y [1621.5(ps) 1711(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [2088.9(ps)  2094.5(ps)]
     Rise Skew	   : 5.6(ps)
     Fall Delay	   : [2227.2(ps)  2232.8(ps)]
     Fall Skew	   : 5.6(ps)


  Child Tree 1 from U4_mux2X1/U1/A: 
     nrSink : 35
     Rise Delay [2088.9(ps)  2094.5(ps)] Skew [5.6(ps)]
     Fall Delay[2227.2(ps)  2232.8(ps)] Skew=[5.6(ps)]


  Main Tree from clock_divider_TX/U29/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_GATE/U0_TLATNCAX12M/CK [1736.4(ps) 1585.3(ps)]
OUTPUT_TERM: CLK_GATE/U0_TLATNCAX12M/ECK [1894.6(ps) 1753.7(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [2036.2(ps)  2040.3(ps)]
     Rise Skew	   : 4.1(ps)
     Fall Delay	   : [1903(ps)  1907.1(ps)]
     Fall Skew	   : 4.1(ps)


  Main Tree from CLK_GATE/U0_TLATNCAX12M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [2036.2(ps)  2040.3(ps)] Skew [4.1(ps)]
     Fall Delay [1903(ps)  1907.1(ps)] Skew=[4.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [1624(ps) 1713.3(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1780.6(ps) 1914.5(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [2033.9(ps)  2044.6(ps)]
     Rise Skew	   : 10.7(ps)
     Fall Delay	   : [2190.1(ps)  2200.8(ps)]
     Fall Skew	   : 10.7(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 30
     nrGate : 0
     Rise Delay [2033.9(ps)  2044.6(ps)] Skew [10.7(ps)]
     Fall Delay [2190.1(ps)  2200.8(ps)] Skew=[10.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: U4_mux2X1/U1/A [1621.6(ps) 1711.1(ps)]
OUTPUT_TERM: U4_mux2X1/U1/Y [1796.4(ps) 1927.1(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [2088.9(ps)  2094.5(ps)]
     Rise Skew	   : 5.6(ps)
     Fall Delay	   : [2227.2(ps)  2232.8(ps)]
     Fall Skew	   : 5.6(ps)


  Main Tree from U4_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 35
     nrGate : 0
     Rise Delay [2088.9(ps)  2094.5(ps)] Skew [5.6(ps)]
     Fall Delay [2227.2(ps)  2232.8(ps)] Skew=[5.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: clock_divider_TX/U29/A [1449(ps) 1603.2(ps)]
OUTPUT_TERM: clock_divider_TX/U29/Y [1621.6(ps) 1792.9(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [2088.8(ps)  2094.4(ps)]
     Rise Skew	   : 5.6(ps)
     Fall Delay	   : [2309(ps)  2314.6(ps)]
     Fall Skew	   : 5.6(ps)


  Child Tree 1 from U4_mux2X1/U1/A: 
     nrSink : 35
     Rise Delay [2088.8(ps)  2094.4(ps)] Skew [5.6(ps)]
     Fall Delay[2309(ps)  2314.6(ps)] Skew=[5.6(ps)]


  Main Tree from clock_divider_TX/U29/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: clock_divider_RX/U29/A [1449(ps) 1603.2(ps)]
OUTPUT_TERM: clock_divider_RX/U29/Y [1622.6(ps) 1794(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [2032.4(ps)  2043.1(ps)]
     Rise Skew	   : 10.7(ps)
     Fall Delay	   : [2270.8(ps)  2281.5(ps)]
     Fall Skew	   : 10.7(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 30
     Rise Delay [2032.4(ps)  2043.1(ps)] Skew [10.7(ps)]
     Fall Delay[2270.8(ps)  2281.5(ps)] Skew=[10.7(ps)]


  Main Tree from clock_divider_RX/U29/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U4_mux2X1/U1/A [1621.7(ps) 1793(ps)]
OUTPUT_TERM: U4_mux2X1/U1/Y [1796.3(ps) 2008.9(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [2088.8(ps)  2094.4(ps)]
     Rise Skew	   : 5.6(ps)
     Fall Delay	   : [2309(ps)  2314.6(ps)]
     Fall Skew	   : 5.6(ps)


  Main Tree from U4_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 35
     nrGate : 0
     Rise Delay [2088.8(ps)  2094.4(ps)] Skew [5.6(ps)]
     Fall Delay [2309(ps)  2314.6(ps)] Skew=[5.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [1622.7(ps) 1794.1(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1779.1(ps) 1995.2(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [2032.4(ps)  2043.1(ps)]
     Rise Skew	   : 10.7(ps)
     Fall Delay	   : [2270.8(ps)  2281.5(ps)]
     Fall Skew	   : 10.7(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 30
     nrGate : 0
     Rise Delay [2032.4(ps)  2043.1(ps)] Skew [10.7(ps)]
     Fall Delay [2270.8(ps)  2281.5(ps)] Skew=[10.7(ps)]


scan_clk (0 0) load=0.0479533(pf) 

scan_clk__L1_I0/A (0.0019 0.0019) 
scan_clk__L1_I0/Y (0.024 0.0256) load=0.0156818(pf) 

scan_clk__L2_I1/A (0.0245 0.0261) 
scan_clk__L2_I1/Y (0.1523 0.175) load=0.00951678(pf) 

scan_clk__L2_I0/A (0.0244 0.026) 
scan_clk__L2_I0/Y (0.0681 0.0507) load=0.00306454(pf) 

scan_clk__L3_I0/A (0.1528 0.1755) 
scan_clk__L3_I0/Y (0.2964 0.3452) load=0.0102676(pf) 

U1_mux2X1/U1/B (0.0682 0.0508) 
U1_mux2X1/U1/Y (0.2207 0.2608) load=0.00332676(pf) 

scan_clk__L4_I0/A (0.297 0.3458) 
scan_clk__L4_I0/Y (0.435 0.5092) load=0.00820815(pf) 

CLKR__L1_I0/A (0.2208 0.2609) 
CLKR__L1_I0/Y (0.356 0.4033) load=0.0116607(pf) 

scan_clk__L5_I0/A (0.4354 0.5096) 
scan_clk__L5_I0/Y (0.5676 0.6661) load=0.0071549(pf) 

CLKR__L2_I0/A (0.356 0.4033) 
CLKR__L2_I0/Y (0.5075 0.5788) load=0.013314(pf) 

RSTSYNC2/sync_reg_reg[1]/CK (0.3566 0.4039) 
RSTSYNC2/sync_reg_reg[1]/Q (0.7796 0.8206) load=0.00679794(pf) 

scan_clk__L6_I0/A (0.5679 0.6664) 
scan_clk__L6_I0/Y (0.7169 0.8418) load=0.012979(pf) 

CLKR__L3_I1/A (0.5076 0.5789) 
CLKR__L3_I1/Y (0.6574 0.7561) load=0.0109559(pf) 

CLKR__L3_I0/A (0.5082 0.5795) 
CLKR__L3_I0/Y (0.6618 0.761) load=0.0122699(pf) 

SYNC_RST2__L1_I0/A (0.7798 0.8208) 
SYNC_RST2__L1_I0/Y (0.9229 0.9625) load=0.00758775(pf) 

scan_clk__L7_I0/A (0.7178 0.8427) 
scan_clk__L7_I0/Y (0.8701 1.0227) load=0.0119414(pf) 

CLKR__L4_I1/A (0.658 0.7567) 
CLKR__L4_I1/Y (0.7995 0.9241) load=0.00898495(pf) 

CLKR__L4_I0/A (0.6626 0.7618) 
CLKR__L4_I0/Y (0.8389 0.9692) load=0.0204767(pf) 

U7_mux2X1/U1/A (0.9233 0.9629) 
U7_mux2X1/U1/Y (1.1004 1.1753) load=0.00973312(pf) 

scan_clk__L8_I0/A (0.871 1.0236) 
scan_clk__L8_I0/Y (1.0186 1.1981) load=0.0107161(pf) 

CLKR__L5_I1/A (0.8 0.9246) 
CLKR__L5_I1/Y (0.9377 1.0875) load=0.00852612(pf) 

CLKR__L5_I0/A (0.8404 0.9707) 
CLKR__L5_I0/Y (0.9755 1.1147) load=0.0493768(pf) 

clock_divider_TX/U30/AN (1.1008 1.1757) 
clock_divider_TX/U30/Y (1.2791 1.3555) load=0.00314272(pf) 

clock_divider_RX/U30/AN (1.1007 1.1756) 
clock_divider_RX/U30/Y (1.2733 1.3529) load=0.00279338(pf) 

scan_clk__L9_I0/A (1.0193 1.1988) 
scan_clk__L9_I0/Y (1.1574 1.3623) load=0.00806659(pf) 

CLKR__L6_I1/A (0.9382 1.088) 
CLKR__L6_I1/Y (1.0678 1.2415) load=0.00628942(pf) 

CLKR__L6_I0/A (0.9783 1.1175) 
CLKR__L6_I0/Y (1.16 1.023) load=0.0372764(pf) 

clock_divider_TX/n7__L1_I0/A (1.2792 1.3556) 
clock_divider_TX/n7__L1_I0/Y (1.4215 1.5048) load=0.00656937(pf) 

clock_divider_RX/n7__L1_I0/A (1.2734 1.353) 
clock_divider_RX/n7__L1_I0/Y (1.403 1.4942) load=0.00458285(pf) 

scan_clk__L10_I1/A (1.1574 1.3623) 
scan_clk__L10_I1/Y (1.2762 1.5002) load=0.00431412(pf) 

scan_clk__L10_I0/A (1.1576 1.3625) 
scan_clk__L10_I0/Y (1.4271 1.2009) load=0.00427874(pf) 

CLKR__L7_I1/A (1.0681 1.2418) 
CLKR__L7_I1/Y (1.1952 1.3921) load=0.00626336(pf) 

CLKR__L7_I0/A (1.1613 1.0243) 
CLKR__L7_I0/Y (1.0578 1.1975) load=0.0250358(pf) 

clock_divider_TX/U29/S0 (1.4218 1.5051) 
clock_divider_TX/U29/Y (1.7017 1.6327) load=0.00369805(pf) 

clock_divider_RX/U29/S0 (1.4031 1.4943) 
clock_divider_RX/U29/Y (1.6892 1.6102) load=0.00382319(pf) 

scan_clk__L11_I0/A (1.2763 1.5003) 
scan_clk__L11_I0/Y (1.5725 1.3239) load=0.0059935(pf) 

U0_mux2X1/U1/B (1.4272 1.201) 
U0_mux2X1/U1/Y (1.588 1.4195) load=0.00645376(pf) 

CLKR__L8_I1/A (1.1955 1.3924) 
CLKR__L8_I1/Y (1.3379 1.5601) load=0.0110237(pf) 

CLKR__L8_I0/A (1.0585 1.1982) 
CLKR__L8_I0/Y (1.1548 1.2999) load=0.0166444(pf) 

clock_divider_RX/div_clk_reg/CK (1.058 1.1977) 
clock_divider_RX/div_clk_reg/Q (1.4296 1.4982) load=0.00533797(pf) 

clock_divider_TX/div_clk_reg/CK (1.0581 1.1978) 
clock_divider_TX/div_clk_reg/Q (1.4286 1.4974) load=0.00515544(pf) 

U4_mux2X1/U1/A (1.7018 1.6328) 
U4_mux2X1/U1/Y (1.8767 1.8489) load=0.00837259(pf) 

U3_mux2X1/U1/A (1.6893 1.6103) 
U3_mux2X1/U1/Y (1.8459 1.8115) load=0.00509291(pf) 

U4_mux2X1/U1/B (1.5726 1.324) 
U4_mux2X1/U1/Y (1.7628 1.5668) load=0.00837259(pf) 

U3_mux2X1/U1/B (1.5726 1.324) 
U3_mux2X1/U1/Y (1.7437 1.5499) load=0.00509291(pf) 

CLK_M__L1_I0/A (1.5882 1.4197) 
CLK_M__L1_I0/Y (1.7309 1.5798) load=0.0391291(pf) 

CLKR__L9_I1/A (1.3386 1.5608) 
CLKR__L9_I1/Y (1.4854 1.7343) load=0.0107786(pf) 

CLKR__L9_I0/A (1.1556 1.3007) 
CLKR__L9_I0/Y (1.2559 1.4059) load=0.0183077(pf) 

clock_divider_RX/U29/B (1.4297 1.4983) 
clock_divider_RX/U29/Y (1.6239 1.7132) load=0.00382319(pf) 

clock_divider_TX/U29/B (1.4287 1.4975) 
clock_divider_TX/U29/Y (1.6215 1.711) load=0.00369805(pf) 

TX_CLK1__L1_I0/A (1.8771 1.8493) 
TX_CLK1__L1_I0/Y (2.0194 1.9964) load=0.0264208(pf) 

RX_CLK1__L1_I0/A (1.8461 1.8117) 
RX_CLK1__L1_I0/Y (1.9802 1.9541) load=0.0260559(pf) 

TX_CLK1__L1_I0/A (1.7632 1.5672) 
TX_CLK1__L1_I0/Y (1.9064 1.7183) load=0.0264208(pf) 

RX_CLK1__L1_I0/A (1.7439 1.5501) 
RX_CLK1__L1_I0/Y (1.879 1.6961) load=0.0260559(pf) 

CLK_M__L2_I0/A (1.7365 1.5854) 
CLK_M__L2_I0/Y (1.8872 1.7392) load=0.111971(pf) 

CLK_GATE/U0_TLATNCAX12M/CK (1.7364 1.5853) 
CLK_GATE/U0_TLATNCAX12M/ECK (1.8946 1.7537) load=0.00840842(pf) 

CLKR__L10_I1/A (1.486 1.7349) 
CLKR__L10_I1/Y (1.6342 1.91) load=0.0113783(pf) 

CLKR__L10_I0/A (1.2569 1.4069) 
CLKR__L10_I0/Y (1.3697 1.5237) load=0.0486729(pf) 

U3_mux2X1/U1/A (1.624 1.7133) 
U3_mux2X1/U1/Y (1.7806 1.9145) load=0.00509291(pf) 

U4_mux2X1/U1/A (1.6216 1.7111) 
U4_mux2X1/U1/Y (1.7964 1.9271) load=0.00837259(pf) 

TX_CLK1__L2_I0/A (2.022 1.999) 
TX_CLK1__L2_I0/Y (2.1689 2.1487) load=0.116638(pf) 

RX_CLK1__L2_I0/A (1.9818 1.9557) 
RX_CLK1__L2_I0/Y (2.0975 2.0854) load=0.0928771(pf) 

TX_CLK1__L2_I0/A (1.909 1.7209) 
TX_CLK1__L2_I0/Y (2.0559 1.8706) load=0.116638(pf) 

RX_CLK1__L2_I0/A (1.8806 1.6977) 
RX_CLK1__L2_I0/Y (1.9963 1.8274) load=0.0928771(pf) 

CLK_M__L3_I1/A (1.8932 1.7452) 
CLK_M__L3_I1/Y (1.8287 1.98) load=0.151457(pf) 

CLK_M__L3_I0/A (1.8924 1.7444) 
CLK_M__L3_I0/Y (1.8297 1.981) load=0.157938(pf) 

ALU_CLK__L1_I0/A (1.8947 1.7538) 
ALU_CLK__L1_I0/Y (2.0353 1.9021) load=0.0494779(pf) 

CLKR__L11_I1/A (1.6349 1.9107) 
CLKR__L11_I1/Y (1.7855 2.0886) load=0.0119694(pf) 

CLKR__L11_I0/A (1.3722 1.5262) 
CLKR__L11_I0/Y (1.57 1.4182) load=0.0422037(pf) 

RX_CLK1__L1_I0/A (1.7808 1.9147) 
RX_CLK1__L1_I0/Y (1.9149 2.0571) load=0.0260559(pf) 

TX_CLK1__L1_I0/A (1.7968 1.9275) 
TX_CLK1__L1_I0/Y (1.9391 2.0746) load=0.0264208(pf) 

pulse_gen/pls_flop_reg/CK (2.1716 2.1514) 

pulse_gen/rcv_flop_reg/CK (2.1715 2.1513) 

FIFO/sync_w2r/sync_reg_reg[2][1]/CK (2.1707 2.1505) 

FIFO/sync_w2r/sync_reg_reg[3][1]/CK (2.1706 2.1504) 

FIFO/sync_w2r/sync_reg_reg[2][0]/CK (2.1707 2.1505) 

FIFO/sync_w2r/sync_reg_reg[3][0]/CK (2.1705 2.1503) 

TX/DUT1/COUNT_reg[0]/CK (2.1698 2.1496) 

FIFO/sync_w2r/sync_reg_reg[1][1]/CK (2.171 2.1508) 

TX/DUT1/COUNT_reg[1]/CK (2.1692 2.149) 

FIFO/RD/rptr_reg[1]/CK (2.1702 2.15) 

TX/DUT1/COUNT_reg[2]/CK (2.1705 2.1503) 

TX/DUT2/current_state_reg[2]/CK (2.1713 2.1511) 

FIFO/RD/rempty_reg/CK (2.1699 2.1497) 

FIFO/sync_w2r/sync_reg_reg[1][0]/CK (2.1712 2.151) 

TX/DUT2/current_state_reg[1]/CK (2.171 2.1508) 

TX/DUT1/SER_DATA_reg/CK (2.1722 2.152) 

FIFO/RD/rptr_reg[0]/CK (2.1699 2.1497) 

FIFO/RD/rptr_reg[2]/CK (2.1703 2.1501) 

FIFO/RD/r_binary_reg[0]/CK (2.1699 2.1497) 

FIFO/sync_w2r/sync_reg_reg[0][1]/CK (2.1713 2.1511) 

TX/DUT1/SER_DONE_reg/CK (2.1727 2.1525) 

FIFO/RD/rptr_reg[3]/CK (2.1714 2.1512) 

TX/DUT2/current_state_reg[0]/CK (2.1731 2.1529) 

FIFO/RD/r_binary_reg[2]/CK (2.1744 2.1542) 

TX/DUT3/par_bit_reg/CK (2.1735 2.1533) 

TX/DUT1/S_DATA_reg[1]/CK (2.1744 2.1542) 

FIFO/sync_w2r/sync_reg_reg[0][0]/CK (2.1713 2.1511) 

TX/DUT1/S_DATA_reg[0]/CK (2.174 2.1538) 

TX/DUT1/S_DATA_reg[6]/CK (2.1739 2.1537) 

FIFO/RD/r_binary_reg[1]/CK (2.1743 2.1541) 

FIFO/RD/r_binary_reg[3]/CK (2.1744 2.1542) 

TX/DUT1/S_DATA_reg[2]/CK (2.1746 2.1544) 

TX/DUT1/S_DATA_reg[4]/CK (2.1747 2.1546) 

TX/DUT1/S_DATA_reg[3]/CK (2.1747 2.1545) 

TX/DUT1/S_DATA_reg[5]/CK (2.1748 2.1546) 

RX/DUT5/P_DATA_reg[2]/CK (2.105 2.0928) 

RX/DUT7/stp_err_reg/CK (2.1005 2.0883) 

RX/DUT6/strt_glitch_reg/CK (2.1036 2.0914) 

RX/DUT5/i_reg[0]/CK (2.106 2.0938) 

RX/DUT5/P_DATA_reg[7]/CK (2.106 2.0938) 

RX/DUT5/P_DATA_reg[6]/CK (2.1056 2.0934) 

RX/DUT5/P_DATA_reg[5]/CK (2.1053 2.0931) 

RX/DUT5/P_DATA_reg[4]/CK (2.1051 2.093) 

RX/DUT5/P_DATA_reg[3]/CK (2.1043 2.0922) 

RX/DUT5/P_DATA_reg[1]/CK (2.1034 2.0912) 

RX/DUT5/P_DATA_reg[0]/CK (2.1029 2.0907) 

RX/DUT4/par_err_reg/CK (2.0993 2.0872) 

RX/DUT4/expected_parity_reg/CK (2.0993 2.0872) 

RX/DUT1/current_state_reg[2]/CK (2.1 2.0879) 

RX/DUT1/current_state_reg[1]/CK (2.1012 2.0891) 

RX/DUT1/current_state_reg[0]/CK (2.0992 2.0871) 

RX/DUT5/i_reg[2]/CK (2.1065 2.0943) 

RX/DUT5/i_reg[1]/CK (2.1071 2.0949) 

RX/DUT3/majority_reg[1]/CK (2.1098 2.0977) 

RX/DUT3/sampled_bit_reg/CK (2.1098 2.0977) 

RX/DUT3/majority_reg[0]/CK (2.1099 2.0977) 

RX/DUT2/edge_cnt_reg[4]/CK (2.1099 2.0978) 

RX/DUT2/edge_cnt_reg[3]/CK (2.1096 2.0974) 

RX/DUT2/edge_cnt_reg[2]/CK (2.1089 2.0968) 

RX/DUT2/edge_cnt_reg[1]/CK (2.1091 2.0969) 

RX/DUT2/edge_cnt_reg[0]/CK (2.1086 2.0965) 

RX/DUT2/bit_cnt_reg[3]/CK (2.1076 2.0954) 

RX/DUT2/bit_cnt_reg[2]/CK (2.1076 2.0954) 

RX/DUT2/bit_cnt_reg[1]/CK (2.1081 2.0959) 

RX/DUT2/bit_cnt_reg[0]/CK (2.1093 2.0971) 

pulse_gen/pls_flop_reg/CK (2.0586 1.8733) 

pulse_gen/rcv_flop_reg/CK (2.0585 1.8732) 

FIFO/sync_w2r/sync_reg_reg[2][1]/CK (2.0577 1.8724) 

FIFO/sync_w2r/sync_reg_reg[3][1]/CK (2.0576 1.8723) 

FIFO/sync_w2r/sync_reg_reg[2][0]/CK (2.0577 1.8724) 

FIFO/sync_w2r/sync_reg_reg[3][0]/CK (2.0575 1.8722) 

TX/DUT1/COUNT_reg[0]/CK (2.0568 1.8715) 

FIFO/sync_w2r/sync_reg_reg[1][1]/CK (2.058 1.8727) 

TX/DUT1/COUNT_reg[1]/CK (2.0562 1.8709) 

FIFO/RD/rptr_reg[1]/CK (2.0572 1.8719) 

TX/DUT1/COUNT_reg[2]/CK (2.0575 1.8722) 

TX/DUT2/current_state_reg[2]/CK (2.0583 1.873) 

FIFO/RD/rempty_reg/CK (2.0569 1.8716) 

FIFO/sync_w2r/sync_reg_reg[1][0]/CK (2.0582 1.8729) 

TX/DUT2/current_state_reg[1]/CK (2.058 1.8727) 

TX/DUT1/SER_DATA_reg/CK (2.0592 1.8739) 

FIFO/RD/rptr_reg[0]/CK (2.0569 1.8716) 

FIFO/RD/rptr_reg[2]/CK (2.0573 1.872) 

FIFO/RD/r_binary_reg[0]/CK (2.0569 1.8716) 

FIFO/sync_w2r/sync_reg_reg[0][1]/CK (2.0583 1.873) 

TX/DUT1/SER_DONE_reg/CK (2.0597 1.8744) 

FIFO/RD/rptr_reg[3]/CK (2.0584 1.8731) 

TX/DUT2/current_state_reg[0]/CK (2.0601 1.8748) 

FIFO/RD/r_binary_reg[2]/CK (2.0614 1.8761) 

TX/DUT3/par_bit_reg/CK (2.0605 1.8752) 

TX/DUT1/S_DATA_reg[1]/CK (2.0614 1.8761) 

FIFO/sync_w2r/sync_reg_reg[0][0]/CK (2.0583 1.873) 

TX/DUT1/S_DATA_reg[0]/CK (2.061 1.8757) 

TX/DUT1/S_DATA_reg[6]/CK (2.0609 1.8756) 

FIFO/RD/r_binary_reg[1]/CK (2.0613 1.876) 

FIFO/RD/r_binary_reg[3]/CK (2.0614 1.8761) 

TX/DUT1/S_DATA_reg[2]/CK (2.0616 1.8763) 

TX/DUT1/S_DATA_reg[4]/CK (2.0617 1.8765) 

TX/DUT1/S_DATA_reg[3]/CK (2.0617 1.8764) 

TX/DUT1/S_DATA_reg[5]/CK (2.0618 1.8765) 

RX/DUT5/P_DATA_reg[2]/CK (2.0038 1.8348) 

RX/DUT7/stp_err_reg/CK (1.9993 1.8303) 

RX/DUT6/strt_glitch_reg/CK (2.0024 1.8334) 

RX/DUT5/i_reg[0]/CK (2.0048 1.8358) 

RX/DUT5/P_DATA_reg[7]/CK (2.0048 1.8358) 

RX/DUT5/P_DATA_reg[6]/CK (2.0044 1.8354) 

RX/DUT5/P_DATA_reg[5]/CK (2.0041 1.8351) 

RX/DUT5/P_DATA_reg[4]/CK (2.0039 1.835) 

RX/DUT5/P_DATA_reg[3]/CK (2.0031 1.8342) 

RX/DUT5/P_DATA_reg[1]/CK (2.0022 1.8332) 

RX/DUT5/P_DATA_reg[0]/CK (2.0017 1.8327) 

RX/DUT4/par_err_reg/CK (1.9981 1.8292) 

RX/DUT4/expected_parity_reg/CK (1.9981 1.8292) 

RX/DUT1/current_state_reg[2]/CK (1.9988 1.8299) 

RX/DUT1/current_state_reg[1]/CK (2 1.8311) 

RX/DUT1/current_state_reg[0]/CK (1.998 1.8291) 

RX/DUT5/i_reg[2]/CK (2.0053 1.8363) 

RX/DUT5/i_reg[1]/CK (2.0059 1.8369) 

RX/DUT3/majority_reg[1]/CK (2.0086 1.8397) 

RX/DUT3/sampled_bit_reg/CK (2.0086 1.8397) 

RX/DUT3/majority_reg[0]/CK (2.0087 1.8397) 

RX/DUT2/edge_cnt_reg[4]/CK (2.0087 1.8398) 

RX/DUT2/edge_cnt_reg[3]/CK (2.0084 1.8394) 

RX/DUT2/edge_cnt_reg[2]/CK (2.0077 1.8388) 

RX/DUT2/edge_cnt_reg[1]/CK (2.0079 1.8389) 

RX/DUT2/edge_cnt_reg[0]/CK (2.0074 1.8385) 

RX/DUT2/bit_cnt_reg[3]/CK (2.0064 1.8374) 

RX/DUT2/bit_cnt_reg[2]/CK (2.0064 1.8374) 

RX/DUT2/bit_cnt_reg[1]/CK (2.0069 1.8379) 

RX/DUT2/bit_cnt_reg[0]/CK (2.0081 1.8391) 

CLK_M__L4_I5/A (1.836 1.9873) 
CLK_M__L4_I5/Y (2.0631 1.9136) load=0.120394(pf) 

CLK_M__L4_I4/A (1.8332 1.9845) 
CLK_M__L4_I4/Y (2.062 1.9124) load=0.126401(pf) 

CLK_M__L4_I3/A (1.8318 1.9831) 
CLK_M__L4_I3/Y (2.0601 1.9106) load=0.124675(pf) 

CLK_M__L4_I2/A (1.8352 1.9865) 
CLK_M__L4_I2/Y (2.0667 1.9171) load=0.132875(pf) 

CLK_M__L4_I1/A (1.8342 1.9855) 
CLK_M__L4_I1/Y (2.0649 1.9154) load=0.130264(pf) 

CLK_M__L4_I0/A (1.8367 1.988) 
CLK_M__L4_I0/Y (2.0646 1.9151) load=0.120243(pf) 

ALU/ALU_OUT_reg[0]/CK (2.0362 1.903) 

ALU/OUT_VALID_reg/CK (2.0371 1.9039) 

ALU/ALU_OUT_reg[1]/CK (2.0375 1.9043) 

ALU/ALU_OUT_reg[2]/CK (2.0383 1.9051) 

ALU/ALU_OUT_reg[3]/CK (2.0389 1.9057) 

ALU/ALU_OUT_reg[7]/CK (2.0393 1.9061) 

ALU/ALU_OUT_reg[6]/CK (2.0395 1.9063) 

ALU/ALU_OUT_reg[5]/CK (2.0395 1.9063) 

ALU/ALU_OUT_reg[4]/CK (2.0397 1.9065) 

ALU/ALU_OUT_reg[8]/CK (2.0398 1.9066) 

ALU/ALU_OUT_reg[9]/CK (2.0399 1.9067) 

ALU/ALU_OUT_reg[15]/CK (2.0401 1.9069) 

ALU/ALU_OUT_reg[10]/CK (2.0401 1.9069) 

ALU/ALU_OUT_reg[11]/CK (2.0402 1.907) 

ALU/ALU_OUT_reg[12]/CK (2.0402 1.907) 

ALU/ALU_OUT_reg[13]/CK (2.0402 1.907) 

ALU/ALU_OUT_reg[14]/CK (2.0403 1.9071) 

CLKR__L12_I1/A (1.7857 2.0888) 
CLKR__L12_I1/Y (1.914 2.2286) load=0.0525939(pf) 

CLKR__L12_I0/A (1.5729 1.4211) 
CLKR__L12_I0/Y (1.4488 1.603) load=0.00699134(pf) 

RX_CLK1__L2_I0/A (1.9165 2.0587) 
RX_CLK1__L2_I0/Y (2.0322 2.1884) load=0.0928771(pf) 

TX_CLK1__L2_I0/A (1.9417 2.0772) 
TX_CLK1__L2_I0/Y (2.0886 2.2269) load=0.116638(pf) 

REGISTER/Reg_File_reg[2][3]/CK (2.0658 1.9163) 

REGISTER/Reg_File_reg[7][4]/CK (2.0657 1.9162) 

REGISTER/Reg_File_reg[13][1]/CK (2.0745 1.925) 

REGISTER/Reg_File_reg[7][5]/CK (2.0657 1.9162) 

REGISTER/Reg_File_reg[15][3]/CK (2.0746 1.9251) 

REGISTER/Reg_File_reg[14][2]/CK (2.0747 1.9252) 

REGISTER/Reg_File_reg[5][6]/CK (2.0655 1.916) 

REGISTER/Reg_File_reg[3][1]/CK (2.0632 1.9137) 

REGISTER/Reg_File_reg[13][3]/CK (2.0746 1.9251) 

REGISTER/Reg_File_reg[3][3]/CK (2.0746 1.9251) 

REGISTER/Reg_File_reg[6][6]/CK (2.0654 1.9159) 

REGISTER/Reg_File_reg[6][5]/CK (2.0654 1.9159) 

REGISTER/Reg_File_reg[15][0]/CK (2.0746 1.925) 

REGISTER/Reg_File_reg[14][1]/CK (2.0745 1.925) 

REGISTER/Reg_File_reg[14][3]/CK (2.0747 1.9251) 

REGISTER/Reg_File_reg[5][7]/CK (2.064 1.9145) 

REGISTER/Reg_File_reg[13][0]/CK (2.0745 1.925) 

REGISTER/Reg_File_reg[14][0]/CK (2.0743 1.9247) 

REGISTER/Reg_File_reg[2][6]/CK (2.0655 1.916) 

REGISTER/Reg_File_reg[2][7]/CK (2.0653 1.9158) 

REGISTER/Reg_File_reg[3][4]/CK (2.0647 1.9152) 

REGISTER/Reg_File_reg[3][0]/CK (2.065 1.9155) 

REGISTER/Reg_File_reg[3][7]/CK (2.0645 1.915) 

REGISTER/Reg_File_reg[3][6]/CK (2.0644 1.9149) 

REGISTER/Reg_File_reg[15][6]/CK (2.0737 1.9242) 

REGISTER/Reg_File_reg[15][4]/CK (2.0729 1.9234) 

REGISTER/Reg_File_reg[5][5]/CK (2.0656 1.9161) 

REGISTER/Reg_File_reg[3][5]/CK (2.0634 1.9139) 

REGISTER/Reg_File_reg[14][4]/CK (2.0726 1.923) 

REGISTER/Reg_File_reg[15][7]/CK (2.0655 1.9159) 

REGISTER/Reg_File_reg[15][5]/CK (2.0733 1.9238) 

REGISTER/Reg_File_reg[14][7]/CK (2.0665 1.917) 

REGISTER/Reg_File_reg[13][7]/CK (2.0672 1.9177) 

REGISTER/Reg_File_reg[14][5]/CK (2.0721 1.9226) 

REGISTER/Reg_File_reg[12][7]/CK (2.068 1.9185) 

REGISTER/Reg_File_reg[12][4]/CK (2.0715 1.922) 

REGISTER/Reg_File_reg[14][6]/CK (2.0697 1.9202) 

REGISTER/Reg_File_reg[13][5]/CK (2.0709 1.9214) 

REGISTER/Reg_File_reg[13][4]/CK (2.0711 1.9215) 

REGISTER/Reg_File_reg[12][5]/CK (2.0712 1.9217) 

REGISTER/Reg_File_reg[13][6]/CK (2.0701 1.9206) 

REGISTER/Reg_File_reg[12][6]/CK (2.0691 1.9196) 

REGISTER/Reg_File_reg[2][0]/CK (2.0686 1.919) 

REGISTER/Reg_File_reg[9][5]/CK (2.0775 1.9278) 

REGISTER/Reg_File_reg[8][6]/CK (2.0775 1.9279) 

REGISTER/Reg_File_reg[8][3]/CK (2.0775 1.9278) 

REGISTER/Reg_File_reg[8][7]/CK (2.0745 1.9249) 

REGISTER/Reg_File_reg[6][2]/CK (2.0686 1.919) 

REGISTER/Reg_File_reg[8][4]/CK (2.0772 1.9275) 

REGISTER/Reg_File_reg[4][2]/CK (2.0685 1.9189) 

REGISTER/Reg_File_reg[10][4]/CK (2.0772 1.9276) 

REGISTER/Reg_File_reg[11][7]/CK (2.0745 1.9248) 

REGISTER/Reg_File_reg[5][1]/CK (2.0684 1.9188) 

REGISTER/Reg_File_reg[4][1]/CK (2.0683 1.9187) 

REGISTER/Reg_File_reg[6][1]/CK (2.0683 1.9187) 

REGISTER/Reg_File_reg[8][5]/CK (2.0773 1.9277) 

REGISTER/Reg_File_reg[10][6]/CK (2.0774 1.9278) 

REGISTER/Reg_File_reg[11][6]/CK (2.0774 1.9277) 

REGISTER/Reg_File_reg[8][0]/CK (2.074 1.9244) 

REGISTER/Reg_File_reg[10][7]/CK (2.0748 1.9251) 

REGISTER/Reg_File_reg[11][4]/CK (2.0771 1.9275) 

REGISTER/Reg_File_reg[10][5]/CK (2.0771 1.9274) 

REGISTER/Reg_File_reg[11][5]/CK (2.0768 1.9272) 

REGISTER/Reg_File_reg[12][0]/CK (2.0748 1.9252) 

REGISTER/Reg_File_reg[7][2]/CK (2.068 1.9184) 

REGISTER/Reg_File_reg[7][1]/CK (2.068 1.9184) 

REGISTER/Reg_File_reg[3][2]/CK (2.0742 1.9245) 

REGISTER/Reg_File_reg[15][2]/CK (2.0761 1.9264) 

REGISTER/Reg_File_reg[4][4]/CK (2.068 1.9184) 

REGISTER/Reg_File_reg[6][0]/CK (2.0655 1.9159) 

REGISTER/Reg_File_reg[7][3]/CK (2.068 1.9184) 

REGISTER/Reg_File_reg[4][3]/CK (2.0679 1.9183) 

REGISTER/Reg_File_reg[7][0]/CK (2.0675 1.9179) 

REGISTER/Reg_File_reg[7][7]/CK (2.073 1.9234) 

REGISTER/Reg_File_reg[12][3]/CK (2.0765 1.9269) 

REGISTER/Reg_File_reg[13][2]/CK (2.0762 1.9266) 

REGISTER/Reg_File_reg[12][1]/CK (2.0758 1.9262) 

REGISTER/Reg_File_reg[5][0]/CK (2.0677 1.9181) 

REGISTER/Reg_File_reg[4][6]/CK (2.0689 1.9193) 

REGISTER/Reg_File_reg[15][1]/CK (2.0752 1.9255) 

REGISTER/Reg_File_reg[12][2]/CK (2.0765 1.9268) 

REGISTER/Reg_File_reg[4][5]/CK (2.0689 1.9193) 

REGISTER/Reg_File_reg[6][7]/CK (2.0695 1.9199) 

REGISTER/Reg_File_reg[4][7]/CK (2.0709 1.9212) 

REGISTER/Reg_File_reg[7][6]/CK (2.0717 1.9221) 

REGISTER/Reg_File_reg[11][3]/CK (2.0674 1.9179) 

REGISTER/Reg_File_reg[11][2]/CK (2.0674 1.9179) 

REGISTER/RdData_reg[2]/CK (2.0635 1.914) 

REGISTER/RdData_reg[6]/CK (2.0616 1.9121) 

REGISTER/Reg_File_reg[0][0]/CK (2.0615 1.912) 

REGISTER/Reg_File_reg[0][2]/CK (2.0666 1.9171) 

REGISTER/RdData_reg[7]/CK (2.0615 1.912) 

REGISTER/Reg_File_reg[10][2]/CK (2.067 1.9175) 

REGISTER/RdData_reg[0]/CK (2.0635 1.914) 

REGISTER/Reg_File_reg[1][0]/CK (2.0614 1.9119) 

REGISTER/Reg_File_reg[1][4]/CK (2.0654 1.9159) 

REGISTER/Reg_File_reg[1][1]/CK (2.0619 1.9124) 

REGISTER/Reg_File_reg[0][3]/CK (2.0656 1.9161) 

REGISTER/Reg_File_reg[0][1]/CK (2.0659 1.9164) 

REGISTER/RdData_reg[1]/CK (2.0632 1.9137) 

REGISTER/Reg_File_reg[1][2]/CK (2.0632 1.9137) 

REGISTER/Reg_File_reg[0][4]/CK (2.0648 1.9153) 

REGISTER/Reg_File_reg[1][3]/CK (2.064 1.9145) 

REGISTER/RdData_reg[3]/CK (2.0634 1.9139) 

REGISTER/RdData_Valid_reg/CK (2.0634 1.9139) 

REGISTER/Reg_File_reg[10][3]/CK (2.0679 1.9184) 

REGISTER/RdData_reg[5]/CK (2.0633 1.9138) 

REGISTER/Reg_File_reg[10][1]/CK (2.0687 1.9192) 

REGISTER/Reg_File_reg[1][5]/CK (2.0612 1.9117) 

REGISTER/Reg_File_reg[11][1]/CK (2.0693 1.9198) 

REGISTER/RdData_reg[4]/CK (2.0632 1.9137) 

REGISTER/Reg_File_reg[8][2]/CK (2.069 1.9195) 

REGISTER/Reg_File_reg[9][3]/CK (2.0684 1.9189) 

REGISTER/Reg_File_reg[0][7]/CK (2.0618 1.9123) 

REGISTER/Reg_File_reg[1][7]/CK (2.0615 1.912) 

REGISTER/Reg_File_reg[0][5]/CK (2.0612 1.9117) 

REGISTER/Reg_File_reg[1][6]/CK (2.061 1.9115) 

REGISTER/Reg_File_reg[9][1]/CK (2.0698 1.9203) 

REGISTER/Reg_File_reg[10][0]/CK (2.07 1.9205) 

REGISTER/Reg_File_reg[0][6]/CK (2.0623 1.9128) 

REGISTER/Reg_File_reg[9][2]/CK (2.0708 1.9213) 

REGISTER/Reg_File_reg[9][4]/CK (2.0708 1.9213) 

REGISTER/Reg_File_reg[8][1]/CK (2.0707 1.9212) 

REGISTER/Reg_File_reg[9][0]/CK (2.0704 1.9209) 

REGISTER/Reg_File_reg[11][0]/CK (2.0705 1.9209) 

REGISTER/Reg_File_reg[9][6]/CK (2.0706 1.9211) 

REGISTER/Reg_File_reg[4][0]/CK (2.0629 1.9134) 

REGISTER/Reg_File_reg[9][7]/CK (2.0702 1.9207) 

FIFO/WR/wfull_reg/CK (2.0705 1.9209) 

U_system_control/TX_P_DATA_store_reg[7]/CK (2.0726 1.923) 

FIFO/sync_r2w/sync_reg_reg[2][0]/CK (2.0704 1.9208) 

FIFO/WR/wptr_reg[0]/CK (2.0705 1.9209) 

FIFO/WR/wptr_reg[1]/CK (2.0705 1.9209) 

U_system_control/RX_D_VLD_delayed_reg/CK (2.0725 1.9229) 

U_system_control/current_state_reg[3]/CK (2.0725 1.9229) 

U_system_control/current_state_reg[0]/CK (2.0725 1.9229) 

FIFO/sync_r2w/sync_reg_reg[1][1]/CK (2.0703 1.9207) 

FIFO/WR/wptr_reg[2]/CK (2.0701 1.9205) 

FIFO/sync_r2w/sync_reg_reg[1][0]/CK (2.0695 1.9199) 

FIFO/WR/wptr_reg[3]/CK (2.0699 1.9203) 

FIFO/sync_r2w/sync_reg_reg[0][1]/CK (2.0696 1.9201) 

U_system_control/current_state_reg[2]/CK (2.0721 1.9225) 

FIFO/sync_r2w/sync_reg_reg[0][0]/CK (2.0694 1.9198) 

Data_sync/sync_reg_reg[1]/CK (2.0687 1.9191) 

Data_sync/sync_bus_reg[7]/CK (2.0681 1.9185) 

Data_sync/enable_flop_reg/CK (2.0676 1.918) 

Data_sync/enable_pulse_reg/CK (2.0676 1.918) 

Data_sync/sync_bus_reg[5]/CK (2.0671 1.9175) 

Data_sync/sync_reg_reg[0]/CK (2.0688 1.9192) 

U_system_control/storeadd_reg[0]/CK (2.0717 1.9221) 

Data_sync/sync_bus_reg[0]/CK (2.0717 1.9221) 

Data_sync/sync_bus_reg[6]/CK (2.0688 1.9192) 

U_system_control/current_state_reg[1]/CK (2.0716 1.922) 

U_system_control/storeadd_reg[2]/CK (2.071 1.9214) 

Data_sync/sync_bus_reg[1]/CK (2.0688 1.9192) 

Data_sync/sync_bus_reg[4]/CK (2.0686 1.919) 

Data_sync/sync_bus_reg[2]/CK (2.0697 1.9201) 

Data_sync/sync_bus_reg[3]/CK (2.0683 1.9187) 

U_system_control/storeadd_reg[3]/CK (2.0706 1.921) 

U_system_control/storeadd_reg[1]/CK (2.0706 1.921) 

REGISTER/Reg_File_reg[2][1]/CK (2.0715 1.9219) 

REGISTER/Reg_File_reg[5][3]/CK (2.0714 1.9218) 

REGISTER/Reg_File_reg[5][2]/CK (2.0719 1.9223) 

REGISTER/Reg_File_reg[2][2]/CK (2.0724 1.9228) 

REGISTER/Reg_File_reg[6][3]/CK (2.0723 1.9228) 

REGISTER/Reg_File_reg[5][4]/CK (2.0726 1.923) 

RSTSYNC1/sync_reg_reg[0]/CK (2.0728 1.9232) 

REGISTER/Reg_File_reg[6][4]/CK (2.0729 1.9233) 

REGISTER/Reg_File_reg[2][4]/CK (2.0729 1.9233) 

RSTSYNC1/sync_reg_reg[1]/CK (2.0728 1.9232) 

REGISTER/Reg_File_reg[2][5]/CK (2.073 1.9234) 

U_system_control/store_ALU_OUT_reg[14]/CK (2.0681 1.9186) 

FIFO/MEM/Reg_File_reg[2][7]/CK (2.0701 1.9206) 

FIFO/MEM/Reg_File_reg[1][7]/CK (2.0695 1.92) 

U_system_control/store_ALU_OUT_reg[11]/CK (2.068 1.9185) 

FIFO/MEM/Reg_File_reg[6][2]/CK (2.0678 1.9183) 

FIFO/MEM/Reg_File_reg[3][7]/CK (2.0688 1.9193) 

FIFO/MEM/Reg_File_reg[6][1]/CK (2.0678 1.9183) 

FIFO/MEM/Reg_File_reg[1][2]/CK (2.0707 1.9212) 

FIFO/MEM/Reg_File_reg[4][1]/CK (2.0679 1.9184) 

FIFO/MEM/Reg_File_reg[2][1]/CK (2.0743 1.9248) 

FIFO/MEM/Reg_File_reg[1][1]/CK (2.071 1.9215) 

U_system_control/store_ALU_OUT_reg[10]/CK (2.068 1.9185) 

FIFO/MEM/Reg_File_reg[5][7]/CK (2.0678 1.9183) 

U_system_control/TX_P_DATA_store_reg[5]/CK (2.0679 1.9184) 

U_system_control/TX_P_DATA_store_reg[4]/CK (2.0679 1.9184) 

FIFO/MEM/Reg_File_reg[0][7]/CK (2.067 1.9175) 

U_system_control/store_ALU_OUT_reg[8]/CK (2.068 1.9185) 

FIFO/MEM/Reg_File_reg[6][0]/CK (2.0678 1.9183) 

FIFO/MEM/Reg_File_reg[5][0]/CK (2.0672 1.9177) 

FIFO/MEM/Reg_File_reg[2][0]/CK (2.0714 1.9218) 

FIFO/MEM/Reg_File_reg[4][0]/CK (2.0673 1.9178) 

FIFO/MEM/Reg_File_reg[7][1]/CK (2.0657 1.9162) 

FIFO/MEM/Reg_File_reg[1][0]/CK (2.0719 1.9224) 

FIFO/MEM/Reg_File_reg[3][1]/CK (2.0742 1.9247) 

FIFO/MEM/Reg_File_reg[7][7]/CK (2.0651 1.9156) 

FIFO/MEM/Reg_File_reg[0][0]/CK (2.0729 1.9234) 

FIFO/MEM/Reg_File_reg[7][0]/CK (2.0657 1.9162) 

U_system_control/TX_P_DATA_store_reg[6]/CK (2.0659 1.9164) 

FIFO/MEM/Reg_File_reg[3][0]/CK (2.0723 1.9228) 

U_system_control/TX_P_DATA_store_reg[3]/CK (2.0659 1.9164) 

U_system_control/TX_P_DATA_store_reg[2]/CK (2.0658 1.9163) 

FIFO/MEM/Reg_File_reg[0][1]/CK (2.074 1.9245) 

FIFO/sync_r2w/sync_reg_reg[3][1]/CK (2.0741 1.9246) 

FIFO/WR/w_binary_reg[3]/CK (2.0738 1.9243) 

FIFO/MEM/Reg_File_reg[7][6]/CK (2.0656 1.9161) 

FIFO/WR/w_binary_reg[2]/CK (2.0736 1.9241) 

FIFO/WR/w_binary_reg[1]/CK (2.0732 1.9237) 

FIFO/sync_r2w/sync_reg_reg[3][0]/CK (2.0743 1.9248) 

U_system_control/TX_P_DATA_store_reg[1]/CK (2.0661 1.9166) 

FIFO/WR/w_binary_reg[0]/CK (2.0744 1.9249) 

U_system_control/store_ALU_OUT_reg[15]/CK (2.0662 1.9167) 

FIFO/sync_r2w/sync_reg_reg[2][1]/CK (2.0744 1.9249) 

U_system_control/TX_P_DATA_store_reg[0]/CK (2.0662 1.9167) 

FIFO/MEM/Reg_File_reg[3][3]/CK (2.0667 1.9172) 

FIFO/MEM/Reg_File_reg[4][4]/CK (2.0666 1.9171) 

FIFO/MEM/Reg_File_reg[7][5]/CK (2.0696 1.9201) 

FIFO/MEM/Reg_File_reg[3][4]/CK (2.0664 1.9169) 

FIFO/MEM/Reg_File_reg[3][5]/CK (2.0662 1.9167) 

FIFO/MEM/Reg_File_reg[6][5]/CK (2.0696 1.9201) 

FIFO/MEM/Reg_File_reg[0][5]/CK (2.0663 1.9168) 

FIFO/MEM/Reg_File_reg[0][4]/CK (2.0665 1.917) 

FIFO/MEM/Reg_File_reg[2][5]/CK (2.0663 1.9168) 

FIFO/MEM/Reg_File_reg[4][3]/CK (2.066 1.9165) 

FIFO/MEM/Reg_File_reg[6][4]/CK (2.0693 1.9198) 

FIFO/MEM/Reg_File_reg[7][4]/CK (2.0683 1.9188) 

FIFO/MEM/Reg_File_reg[2][3]/CK (2.0667 1.9172) 

FIFO/MEM/Reg_File_reg[5][4]/CK (2.0672 1.9177) 

FIFO/MEM/Reg_File_reg[2][4]/CK (2.0667 1.9172) 

FIFO/MEM/Reg_File_reg[7][3]/CK (2.0656 1.9161) 

FIFO/MEM/Reg_File_reg[4][5]/CK (2.0658 1.9163) 

FIFO/MEM/Reg_File_reg[5][5]/CK (2.0706 1.9211) 

FIFO/MEM/Reg_File_reg[0][3]/CK (2.0771 1.9276) 

FIFO/MEM/Reg_File_reg[5][3]/CK (2.0743 1.9248) 

FIFO/MEM/Reg_File_reg[1][3]/CK (2.0771 1.9276) 

FIFO/MEM/Reg_File_reg[2][6]/CK (2.0769 1.9274) 

FIFO/MEM/Reg_File_reg[2][2]/CK (2.0771 1.9276) 

FIFO/MEM/Reg_File_reg[5][2]/CK (2.0765 1.927) 

FIFO/MEM/Reg_File_reg[1][5]/CK (2.0768 1.9273) 

FIFO/MEM/Reg_File_reg[0][6]/CK (2.0767 1.9271) 

FIFO/MEM/Reg_File_reg[5][6]/CK (2.0739 1.9244) 

FIFO/MEM/Reg_File_reg[1][4]/CK (2.0771 1.9275) 

FIFO/MEM/Reg_File_reg[4][2]/CK (2.0763 1.9268) 

FIFO/MEM/Reg_File_reg[4][6]/CK (2.074 1.9245) 

U_system_control/store_ALU_OUT_reg[13]/CK (2.0716 1.9221) 

FIFO/MEM/Reg_File_reg[6][6]/CK (2.073 1.9235) 

U_system_control/store_ALU_OUT_reg[12]/CK (2.0728 1.9233) 

FIFO/MEM/Reg_File_reg[6][3]/CK (2.0747 1.9252) 

FIFO/MEM/Reg_File_reg[3][6]/CK (2.0759 1.9264) 

FIFO/MEM/Reg_File_reg[3][2]/CK (2.0772 1.9277) 

FIFO/MEM/Reg_File_reg[0][2]/CK (2.0772 1.9277) 

FIFO/MEM/Reg_File_reg[1][6]/CK (2.0772 1.9277) 

FIFO/MEM/Reg_File_reg[7][2]/CK (2.0756 1.9261) 

FIFO/MEM/Reg_File_reg[5][1]/CK (2.0756 1.9261) 

FIFO/MEM/Reg_File_reg[4][7]/CK (2.0727 1.9232) 

U_system_control/store_ALU_OUT_reg[9]/CK (2.0726 1.9231) 

FIFO/MEM/Reg_File_reg[6][7]/CK (2.0727 1.9232) 

CLKR__L13_I0/A (1.9181 2.2327) 
CLKR__L13_I0/Y (2.2781 1.9649) load=0.0403266(pf) 

clock_divider_TX/U29/A (1.449 1.6032) 
clock_divider_TX/U29/Y (1.6216 1.7929) load=0.00369805(pf) 

clock_divider_RX/U29/A (1.449 1.6032) 
clock_divider_RX/U29/Y (1.6226 1.794) load=0.00382319(pf) 

RX/DUT5/P_DATA_reg[2]/CK (2.0397 2.1958) 

RX/DUT7/stp_err_reg/CK (2.0352 2.1913) 

RX/DUT6/strt_glitch_reg/CK (2.0383 2.1944) 

RX/DUT5/i_reg[0]/CK (2.0407 2.1968) 

RX/DUT5/P_DATA_reg[7]/CK (2.0407 2.1968) 

RX/DUT5/P_DATA_reg[6]/CK (2.0403 2.1964) 

RX/DUT5/P_DATA_reg[5]/CK (2.04 2.1961) 

RX/DUT5/P_DATA_reg[4]/CK (2.0398 2.196) 

RX/DUT5/P_DATA_reg[3]/CK (2.039 2.1952) 

RX/DUT5/P_DATA_reg[1]/CK (2.0381 2.1942) 

RX/DUT5/P_DATA_reg[0]/CK (2.0376 2.1937) 

RX/DUT4/par_err_reg/CK (2.034 2.1902) 

RX/DUT4/expected_parity_reg/CK (2.034 2.1902) 

RX/DUT1/current_state_reg[2]/CK (2.0347 2.1909) 

RX/DUT1/current_state_reg[1]/CK (2.0359 2.1921) 

RX/DUT1/current_state_reg[0]/CK (2.0339 2.1901) 

RX/DUT5/i_reg[2]/CK (2.0412 2.1973) 

RX/DUT5/i_reg[1]/CK (2.0418 2.1979) 

RX/DUT3/majority_reg[1]/CK (2.0445 2.2007) 

RX/DUT3/sampled_bit_reg/CK (2.0445 2.2007) 

RX/DUT3/majority_reg[0]/CK (2.0446 2.2007) 

RX/DUT2/edge_cnt_reg[4]/CK (2.0446 2.2008) 

RX/DUT2/edge_cnt_reg[3]/CK (2.0443 2.2004) 

RX/DUT2/edge_cnt_reg[2]/CK (2.0436 2.1998) 

RX/DUT2/edge_cnt_reg[1]/CK (2.0438 2.1999) 

RX/DUT2/edge_cnt_reg[0]/CK (2.0433 2.1995) 

RX/DUT2/bit_cnt_reg[3]/CK (2.0423 2.1984) 

RX/DUT2/bit_cnt_reg[2]/CK (2.0423 2.1984) 

RX/DUT2/bit_cnt_reg[1]/CK (2.0428 2.1989) 

RX/DUT2/bit_cnt_reg[0]/CK (2.044 2.2001) 

pulse_gen/pls_flop_reg/CK (2.0913 2.2296) 

pulse_gen/rcv_flop_reg/CK (2.0912 2.2295) 

FIFO/sync_w2r/sync_reg_reg[2][1]/CK (2.0904 2.2287) 

FIFO/sync_w2r/sync_reg_reg[3][1]/CK (2.0903 2.2286) 

FIFO/sync_w2r/sync_reg_reg[2][0]/CK (2.0904 2.2287) 

FIFO/sync_w2r/sync_reg_reg[3][0]/CK (2.0902 2.2285) 

TX/DUT1/COUNT_reg[0]/CK (2.0895 2.2278) 

FIFO/sync_w2r/sync_reg_reg[1][1]/CK (2.0907 2.229) 

TX/DUT1/COUNT_reg[1]/CK (2.0889 2.2272) 

FIFO/RD/rptr_reg[1]/CK (2.0899 2.2282) 

TX/DUT1/COUNT_reg[2]/CK (2.0902 2.2285) 

TX/DUT2/current_state_reg[2]/CK (2.091 2.2293) 

FIFO/RD/rempty_reg/CK (2.0896 2.2279) 

FIFO/sync_w2r/sync_reg_reg[1][0]/CK (2.0909 2.2292) 

TX/DUT2/current_state_reg[1]/CK (2.0907 2.229) 

TX/DUT1/SER_DATA_reg/CK (2.0919 2.2302) 

FIFO/RD/rptr_reg[0]/CK (2.0896 2.2279) 

FIFO/RD/rptr_reg[2]/CK (2.09 2.2283) 

FIFO/RD/r_binary_reg[0]/CK (2.0896 2.2279) 

FIFO/sync_w2r/sync_reg_reg[0][1]/CK (2.091 2.2293) 

TX/DUT1/SER_DONE_reg/CK (2.0924 2.2307) 

FIFO/RD/rptr_reg[3]/CK (2.0911 2.2294) 

TX/DUT2/current_state_reg[0]/CK (2.0928 2.2311) 

FIFO/RD/r_binary_reg[2]/CK (2.0941 2.2324) 

TX/DUT3/par_bit_reg/CK (2.0932 2.2315) 

TX/DUT1/S_DATA_reg[1]/CK (2.0941 2.2324) 

FIFO/sync_w2r/sync_reg_reg[0][0]/CK (2.091 2.2293) 

TX/DUT1/S_DATA_reg[0]/CK (2.0937 2.232) 

TX/DUT1/S_DATA_reg[6]/CK (2.0936 2.2319) 

FIFO/RD/r_binary_reg[1]/CK (2.094 2.2323) 

FIFO/RD/r_binary_reg[3]/CK (2.0941 2.2324) 

TX/DUT1/S_DATA_reg[2]/CK (2.0943 2.2326) 

TX/DUT1/S_DATA_reg[4]/CK (2.0944 2.2328) 

TX/DUT1/S_DATA_reg[3]/CK (2.0944 2.2327) 

TX/DUT1/S_DATA_reg[5]/CK (2.0945 2.2328) 

CLKR__L14_I0/A (2.2804 1.9672) 
CLKR__L14_I0/Y (2.015 2.3318) load=0.0634323(pf) 

U4_mux2X1/U1/A (1.6217 1.793) 
U4_mux2X1/U1/Y (1.7963 2.0089) load=0.00837259(pf) 

U3_mux2X1/U1/A (1.6227 1.7941) 
U3_mux2X1/U1/Y (1.7791 1.9952) load=0.00509291(pf) 

clock_divider_RX/flag_reg/CK (2.0212 2.338) 

clock_divider_TX/counter_reg[0]/CK (2.021 2.3378) 

clock_divider_TX/counter_reg[6]/CK (2.0221 2.3389) 

clock_divider_TX/flag_reg/CK (2.0215 2.3383) 

clock_divider_TX/counter_reg[7]/CK (2.0215 2.3383) 

clock_divider_TX/counter_reg[5]/CK (2.0222 2.339) 

clock_divider_TX/counter_reg[4]/CK (2.0223 2.3391) 

clock_divider_TX/counter_reg[3]/CK (2.0223 2.3391) 

clock_divider_TX/counter_reg[2]/CK (2.0224 2.3392) 

clock_divider_TX/counter_reg[1]/CK (2.0224 2.3392) 

clock_divider_RX/counter_reg[1]/CK (2.0196 2.3364) 

clock_divider_RX/counter_reg[2]/CK (2.0196 2.3364) 

clock_divider_RX/counter_reg[3]/CK (2.0195 2.3363) 

clock_divider_RX/counter_reg[4]/CK (2.0192 2.336) 

clock_divider_RX/counter_reg[0]/CK (2.0177 2.3345) 

clock_divider_RX/counter_reg[5]/CK (2.0198 2.3366) 

clock_divider_RX/counter_reg[6]/CK (2.0202 2.337) 

clock_divider_RX/counter_reg[7]/CK (2.0205 2.3373) 

RSTSYNC2/sync_reg_reg[0]/CK (2.0161 2.3329) 

TX_CLK1__L1_I0/A (1.7967 2.0093) 
TX_CLK1__L1_I0/Y (1.939 2.1564) load=0.0264208(pf) 

RX_CLK1__L1_I0/A (1.7793 1.9954) 
RX_CLK1__L1_I0/Y (1.9134 2.1378) load=0.0260559(pf) 

TX_CLK1__L2_I0/A (1.9416 2.159) 
TX_CLK1__L2_I0/Y (2.0885 2.3087) load=0.116638(pf) 

RX_CLK1__L2_I0/A (1.915 2.1394) 
RX_CLK1__L2_I0/Y (2.0307 2.2691) load=0.0928771(pf) 

pulse_gen/pls_flop_reg/CK (2.0912 2.3114) 

pulse_gen/rcv_flop_reg/CK (2.0911 2.3113) 

FIFO/sync_w2r/sync_reg_reg[2][1]/CK (2.0903 2.3105) 

FIFO/sync_w2r/sync_reg_reg[3][1]/CK (2.0902 2.3104) 

FIFO/sync_w2r/sync_reg_reg[2][0]/CK (2.0903 2.3105) 

FIFO/sync_w2r/sync_reg_reg[3][0]/CK (2.0901 2.3103) 

TX/DUT1/COUNT_reg[0]/CK (2.0894 2.3096) 

FIFO/sync_w2r/sync_reg_reg[1][1]/CK (2.0906 2.3108) 

TX/DUT1/COUNT_reg[1]/CK (2.0888 2.309) 

FIFO/RD/rptr_reg[1]/CK (2.0898 2.31) 

TX/DUT1/COUNT_reg[2]/CK (2.0901 2.3103) 

TX/DUT2/current_state_reg[2]/CK (2.0909 2.3111) 

FIFO/RD/rempty_reg/CK (2.0895 2.3097) 

FIFO/sync_w2r/sync_reg_reg[1][0]/CK (2.0908 2.311) 

TX/DUT2/current_state_reg[1]/CK (2.0906 2.3108) 

TX/DUT1/SER_DATA_reg/CK (2.0918 2.312) 

FIFO/RD/rptr_reg[0]/CK (2.0895 2.3097) 

FIFO/RD/rptr_reg[2]/CK (2.0899 2.3101) 

FIFO/RD/r_binary_reg[0]/CK (2.0895 2.3097) 

FIFO/sync_w2r/sync_reg_reg[0][1]/CK (2.0909 2.3111) 

TX/DUT1/SER_DONE_reg/CK (2.0923 2.3125) 

FIFO/RD/rptr_reg[3]/CK (2.091 2.3112) 

TX/DUT2/current_state_reg[0]/CK (2.0927 2.3129) 

FIFO/RD/r_binary_reg[2]/CK (2.094 2.3142) 

TX/DUT3/par_bit_reg/CK (2.0931 2.3133) 

TX/DUT1/S_DATA_reg[1]/CK (2.094 2.3142) 

FIFO/sync_w2r/sync_reg_reg[0][0]/CK (2.0909 2.3111) 

TX/DUT1/S_DATA_reg[0]/CK (2.0936 2.3138) 

TX/DUT1/S_DATA_reg[6]/CK (2.0935 2.3137) 

FIFO/RD/r_binary_reg[1]/CK (2.0939 2.3141) 

FIFO/RD/r_binary_reg[3]/CK (2.094 2.3142) 

TX/DUT1/S_DATA_reg[2]/CK (2.0942 2.3144) 

TX/DUT1/S_DATA_reg[4]/CK (2.0943 2.3146) 

TX/DUT1/S_DATA_reg[3]/CK (2.0943 2.3145) 

TX/DUT1/S_DATA_reg[5]/CK (2.0944 2.3146) 

RX/DUT5/P_DATA_reg[2]/CK (2.0382 2.2765) 

RX/DUT7/stp_err_reg/CK (2.0337 2.272) 

RX/DUT6/strt_glitch_reg/CK (2.0368 2.2751) 

RX/DUT5/i_reg[0]/CK (2.0392 2.2775) 

RX/DUT5/P_DATA_reg[7]/CK (2.0392 2.2775) 

RX/DUT5/P_DATA_reg[6]/CK (2.0388 2.2771) 

RX/DUT5/P_DATA_reg[5]/CK (2.0385 2.2768) 

RX/DUT5/P_DATA_reg[4]/CK (2.0383 2.2767) 

RX/DUT5/P_DATA_reg[3]/CK (2.0375 2.2759) 

RX/DUT5/P_DATA_reg[1]/CK (2.0366 2.2749) 

RX/DUT5/P_DATA_reg[0]/CK (2.0361 2.2744) 

RX/DUT4/par_err_reg/CK (2.0325 2.2709) 

RX/DUT4/expected_parity_reg/CK (2.0325 2.2709) 

RX/DUT1/current_state_reg[2]/CK (2.0332 2.2716) 

RX/DUT1/current_state_reg[1]/CK (2.0344 2.2728) 

RX/DUT1/current_state_reg[0]/CK (2.0324 2.2708) 

RX/DUT5/i_reg[2]/CK (2.0397 2.278) 

RX/DUT5/i_reg[1]/CK (2.0403 2.2786) 

RX/DUT3/majority_reg[1]/CK (2.043 2.2814) 

RX/DUT3/sampled_bit_reg/CK (2.043 2.2814) 

RX/DUT3/majority_reg[0]/CK (2.0431 2.2814) 

RX/DUT2/edge_cnt_reg[4]/CK (2.0431 2.2815) 

RX/DUT2/edge_cnt_reg[3]/CK (2.0428 2.2811) 

RX/DUT2/edge_cnt_reg[2]/CK (2.0421 2.2805) 

RX/DUT2/edge_cnt_reg[1]/CK (2.0423 2.2806) 

RX/DUT2/edge_cnt_reg[0]/CK (2.0418 2.2802) 

RX/DUT2/bit_cnt_reg[3]/CK (2.0408 2.2791) 

RX/DUT2/bit_cnt_reg[2]/CK (2.0408 2.2791) 

RX/DUT2/bit_cnt_reg[1]/CK (2.0413 2.2796) 

RX/DUT2/bit_cnt_reg[0]/CK (2.0425 2.2808) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: UART_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 16
Nr. of Sinks                   : 84
Nr. of Buffer                  : 33
Nr. of Level (including gates) : 19
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): TX/DUT1/S_DATA_reg[5]/CK 2136.5(ps)
Min trig. edge delay at sink(R): RSTSYNC2/sync_reg_reg[0]/CK 1977.8(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1977.8~2136.5(ps)      0~0(ps)             
Fall Phase Delay               : 2048.8~2302.2(ps)      0~0(ps)             
Trig. Edge Skew                : 158.7(ps)              200(ps)             
Rise Skew                      : 158.7(ps)              
Fall Skew                      : 253.4(ps)              
Max. Rise Buffer Tran          : 163.9(ps)              100(ps)             
Max. Fall Buffer Tran          : 136.4(ps)              100(ps)             
Max. Rise Sink Tran            : 100.2(ps)              100(ps)             
Max. Fall Sink Tran            : 87.2(ps)               100(ps)             
Min. Rise Buffer Tran          : 19.3(ps)               0(ps)               
Min. Fall Buffer Tran          : 18.5(ps)               0(ps)               
Min. Rise Sink Tran            : 56.3(ps)               0(ps)               
Min. Fall Sink Tran            : 55.1(ps)               0(ps)               

view setup1_analysis_view : skew = 158.7ps (required = 200ps)
view setup2_analysis_view : skew = 158.7ps (required = 200ps)
view setup3_analysis_view : skew = 158.7ps (required = 200ps)
view hold1_analysis_view : skew = 59.4ps (required = 200ps)
view hold2_analysis_view : skew = 59.4ps (required = 200ps)
view hold3_analysis_view : skew = 59.4ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
CLKR__L3_I1/A                    [94.8 102.7](ps)       100(ps)             
CLKR__L3_I0/A                    [94.8 102.7](ps)       100(ps)             
SYNC_RST2__L1_I0/A               [142.4 113.9](ps)      100(ps)             
CLKR__L5_I0/A                    [126.1 136.4](ps)      100(ps)             
clock_divider_TX/U30/AN          [127.5 99.2](ps)       100(ps)             
clock_divider_RX/U30/AN          [127.5 99.2](ps)       100(ps)             
clock_divider_TX/n7__L1_I0/A     [163.9 74.3](ps)       100(ps)             
clock_divider_RX/n7__L1_I0/A     [154.1 71.6](ps)       100(ps)             
clock_divider_RX/U29/B           [100.2 87.3](ps)       100(ps)             
TX_CLK1__L1_I0/A                 [115.3 93](ps)         100(ps)             
TX_CLK1__L1_I0/A                 [115.3 93](ps)         100(ps)             
pulse_gen/pls_flop_reg/CK        [100.2 87.2](ps)       100(ps)             
pulse_gen/rcv_flop_reg/CK        [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[2][1]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[3][1]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[2][0]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[3][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[0]/CK          [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[1][1]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[1]/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[1]/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[2]/CK          [100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[2]/CK  [100.2 87.2](ps)       100(ps)             
FIFO/RD/rempty_reg/CK            [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[1][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[1]/CK  [100.2 87.2](ps)       100(ps)             
TX/DUT1/SER_DATA_reg/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[0]/CK           [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[2]/CK           [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[0]/CK       [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[0][1]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/SER_DONE_reg/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[3]/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[0]/CK  [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[2]/CK       [100.2 87.2](ps)       100(ps)             
TX/DUT3/par_bit_reg/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[1]/CK         [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[0][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[0]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[6]/CK         [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[1]/CK       [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[3]/CK       [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[2]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[4]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[3]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[5]/CK         [100.2 87.2](ps)       100(ps)             
pulse_gen/pls_flop_reg/CK        [100.2 87.2](ps)       100(ps)             
pulse_gen/rcv_flop_reg/CK        [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[2][1]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[3][1]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[2][0]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[3][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[0]/CK          [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[1][1]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[1]/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[1]/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[2]/CK          [100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[2]/CK  [100.2 87.2](ps)       100(ps)             
FIFO/RD/rempty_reg/CK            [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[1][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[1]/CK  [100.2 87.2](ps)       100(ps)             
TX/DUT1/SER_DATA_reg/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[0]/CK           [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[2]/CK           [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[0]/CK       [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[0][1]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/SER_DONE_reg/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[3]/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[0]/CK  [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[2]/CK       [100.2 87.2](ps)       100(ps)             
TX/DUT3/par_bit_reg/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[1]/CK         [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[0][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[0]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[6]/CK         [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[1]/CK       [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[3]/CK       [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[2]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[4]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[3]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[5]/CK         [100.2 87.2](ps)       100(ps)             
TX_CLK1__L1_I0/A                 [115.3 93](ps)         100(ps)             
pulse_gen/pls_flop_reg/CK        [100.2 87.2](ps)       100(ps)             
pulse_gen/rcv_flop_reg/CK        [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[2][1]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[3][1]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[2][0]/CK[100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[3][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[0]/CK          [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[1][1]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[1]/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[1]/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT1/COUNT_reg[2]/CK          [100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[2]/CK  [100.2 87.2](ps)       100(ps)             
FIFO/RD/rempty_reg/CK            [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[1][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[1]/CK  [100.2 87.2](ps)       100(ps)             
TX/DUT1/SER_DATA_reg/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[0]/CK           [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[2]/CK           [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[0]/CK       [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[0][1]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/SER_DONE_reg/CK          [100.2 87.2](ps)       100(ps)             
FIFO/RD/rptr_reg[3]/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT2/current_state_reg[0]/CK  [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[2]/CK       [100.2 87.2](ps)       100(ps)             
TX/DUT3/par_bit_reg/CK           [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[1]/CK         [100.2 87.2](ps)       100(ps)             
FIFO/sync_w2r/sync_reg_reg[0][0]/CK[100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[0]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[6]/CK         [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[1]/CK       [100.2 87.2](ps)       100(ps)             
FIFO/RD/r_binary_reg[3]/CK       [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[2]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[4]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[3]/CK         [100.2 87.2](ps)       100(ps)             
TX/DUT1/S_DATA_reg[5]/CK         [100.2 87.2](ps)       100(ps)             



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: UART_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 84
     Rise Delay	   : [1977.8(ps)  2136.5(ps)]
     Rise Skew	   : 158.7(ps)
     Fall Delay	   : [2048.8(ps)  2302.2(ps)]
     Fall Skew	   : 253.4(ps)


  Child Tree 1 from U1_mux2X1/U1/A: 
     nrSink : 84
     Rise Delay [1977.8(ps)  2136.5(ps)] Skew [158.7(ps)]
     Fall Delay[2048.8(ps)  2302.2(ps)] Skew=[253.4(ps)]


  Main Tree from UART_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_mux2X1/U1/A [51.8(ps) 53.6(ps)]
OUTPUT_TERM: U1_mux2X1/U1/Y [183.4(ps) 227.3(ps)]

Main Tree: 
     nrSink         : 84
     Rise Delay	   : [1977.8(ps)  2136.5(ps)]
     Rise Skew	   : 158.7(ps)
     Fall Delay	   : [2048.8(ps)  2302.2(ps)]
     Fall Skew	   : 253.4(ps)


  Child Tree 1 from RSTSYNC2/sync_reg_reg[1]/CK: 
     nrSink : 65
     Rise Delay [2060.9(ps)  2136.5(ps)] Skew [75.6(ps)]
     Fall Delay[2048.8(ps)  2116.3(ps)] Skew=[67.5(ps)]


  Child Tree 2 from clock_divider_RX/div_clk_reg/CK: 
     nrSink : 30
     Rise Delay [1995.6(ps)  2006.3(ps)] Skew [10.7(ps)]
     Fall Delay[2151.8(ps)  2162.5(ps)] Skew=[10.7(ps)]


  Child Tree 3 from clock_divider_TX/div_clk_reg/CK: 
     nrSink : 35
     Rise Delay [2050.6(ps)  2056.2(ps)] Skew [5.6(ps)]
     Fall Delay[2188.9(ps)  2194.5(ps)] Skew=[5.6(ps)]


  Child Tree 4 from clock_divider_TX/U29/A: 
     nrSink : 35
     Rise Delay [2050.5(ps)  2056.1(ps)] Skew [5.6(ps)]
     Fall Delay[2272(ps)  2277.6(ps)] Skew=[5.6(ps)]


  Child Tree 5 from clock_divider_RX/U29/A: 
     nrSink : 30
     Rise Delay [1994.1(ps)  2004.8(ps)] Skew [10.7(ps)]
     Fall Delay[2233.8(ps)  2244.5(ps)] Skew=[10.7(ps)]


  Main Tree from U1_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 19
     nrGate : 5
     Rise Delay [1977.8(ps)  1984.1(ps)] Skew [6.3(ps)]
     Fall Delay [2295.9(ps)  2302.2(ps)] Skew=[6.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: RSTSYNC2/sync_reg_reg[1]/CK [318.3(ps) 366.9(ps)]
OUTPUT_TERM: RSTSYNC2/sync_reg_reg[1]/Q [741.3(ps) 782.3(ps)]

Main Tree: 
     nrSink         : 65
     Rise Delay	   : [2060.9(ps)  2136.5(ps)]
     Rise Skew	   : 75.6(ps)
     Fall Delay	   : [2048.8(ps)  2116.3(ps)]
     Fall Skew	   : 67.5(ps)


  Child Tree 1 from U7_mux2X1/U1/A: 
     nrSink : 65
     Rise Delay [2060.9(ps)  2136.5(ps)] Skew [75.6(ps)]
     Fall Delay[2048.8(ps)  2116.3(ps)] Skew=[67.5(ps)]


  Main Tree from RSTSYNC2/sync_reg_reg[1]/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U7_mux2X1/U1/A [885(ps) 924.6(ps)]
OUTPUT_TERM: U7_mux2X1/U1/Y [1062.1(ps) 1137(ps)]

Main Tree: 
     nrSink         : 65
     Rise Delay	   : [2060.9(ps)  2136.5(ps)]
     Rise Skew	   : 75.6(ps)
     Fall Delay	   : [2048.8(ps)  2116.3(ps)]
     Fall Skew	   : 67.5(ps)


  Child Tree 1 from clock_divider_TX/U30/AN: 
     nrSink : 35
     Rise Delay [2130.9(ps)  2136.5(ps)] Skew [5.6(ps)]
     Fall Delay[2110.7(ps)  2116.3(ps)] Skew=[5.6(ps)]


  Child Tree 2 from clock_divider_RX/U30/AN: 
     nrSink : 30
     Rise Delay [2060.9(ps)  2071.6(ps)] Skew [10.7(ps)]
     Fall Delay[2048.8(ps)  2059.5(ps)] Skew=[10.7(ps)]


  Main Tree from U7_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 2


**** Sub Tree Report ****
INPUT_TERM: clock_divider_TX/U30/AN [1062.5(ps) 1137.4(ps)]
OUTPUT_TERM: clock_divider_TX/U30/Y [1240.8(ps) 1317.2(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [2130.9(ps)  2136.5(ps)]
     Rise Skew	   : 5.6(ps)
     Fall Delay	   : [2110.7(ps)  2116.3(ps)]
     Fall Skew	   : 5.6(ps)


  Child Tree 1 from clock_divider_TX/U29/S0: 
     nrSink : 35
     Rise Delay [2130.9(ps)  2136.5(ps)] Skew [5.6(ps)]
     Fall Delay[2110.7(ps)  2116.3(ps)] Skew=[5.6(ps)]


  Main Tree from clock_divider_TX/U30/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: clock_divider_RX/U30/AN [1062.4(ps) 1137.3(ps)]
OUTPUT_TERM: clock_divider_RX/U30/Y [1235(ps) 1314.6(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [2060.9(ps)  2071.6(ps)]
     Rise Skew	   : 10.7(ps)
     Fall Delay	   : [2048.8(ps)  2059.5(ps)]
     Fall Skew	   : 10.7(ps)


  Child Tree 1 from clock_divider_RX/U29/S0: 
     nrSink : 30
     Rise Delay [2060.9(ps)  2071.6(ps)] Skew [10.7(ps)]
     Fall Delay[2048.8(ps)  2059.5(ps)] Skew=[10.7(ps)]


  Main Tree from clock_divider_RX/U30/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: clock_divider_TX/U29/S0 [1383.5(ps) 1466.8(ps)]
OUTPUT_TERM: clock_divider_TX/U29/Y [1663.4(ps) 1594.4(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [2130.9(ps)  2136.5(ps)]
     Rise Skew	   : 5.6(ps)
     Fall Delay	   : [2110.7(ps)  2116.3(ps)]
     Fall Skew	   : 5.6(ps)


  Child Tree 1 from U4_mux2X1/U1/A: 
     nrSink : 35
     Rise Delay [2130.9(ps)  2136.5(ps)] Skew [5.6(ps)]
     Fall Delay[2110.7(ps)  2116.3(ps)] Skew=[5.6(ps)]


  Main Tree from clock_divider_TX/U29/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: clock_divider_RX/U29/S0 [1364.8(ps) 1456(ps)]
OUTPUT_TERM: clock_divider_RX/U29/Y [1650.9(ps) 1571.9(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [2060.9(ps)  2071.6(ps)]
     Rise Skew	   : 10.7(ps)
     Fall Delay	   : [2048.8(ps)  2059.5(ps)]
     Fall Skew	   : 10.7(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 30
     Rise Delay [2060.9(ps)  2071.6(ps)] Skew [10.7(ps)]
     Fall Delay[2048.8(ps)  2059.5(ps)] Skew=[10.7(ps)]


  Main Tree from clock_divider_RX/U29/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: clock_divider_RX/div_clk_reg/CK [1019.7(ps) 1160.7(ps)]
OUTPUT_TERM: clock_divider_RX/div_clk_reg/Q [1391.3(ps) 1459.9(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [1995.6(ps)  2006.3(ps)]
     Rise Skew	   : 10.7(ps)
     Fall Delay	   : [2151.8(ps)  2162.5(ps)]
     Fall Skew	   : 10.7(ps)


  Child Tree 1 from clock_divider_RX/U29/B: 
     nrSink : 30
     Rise Delay [1995.6(ps)  2006.3(ps)] Skew [10.7(ps)]
     Fall Delay[2151.8(ps)  2162.5(ps)] Skew=[10.7(ps)]


  Main Tree from clock_divider_RX/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: clock_divider_TX/div_clk_reg/CK [1019.8(ps) 1160.8(ps)]
OUTPUT_TERM: clock_divider_TX/div_clk_reg/Q [1390.3(ps) 1459.1(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [2050.6(ps)  2056.2(ps)]
     Rise Skew	   : 5.6(ps)
     Fall Delay	   : [2188.9(ps)  2194.5(ps)]
     Fall Skew	   : 5.6(ps)


  Child Tree 1 from clock_divider_TX/U29/B: 
     nrSink : 35
     Rise Delay [2050.6(ps)  2056.2(ps)] Skew [5.6(ps)]
     Fall Delay[2188.9(ps)  2194.5(ps)] Skew=[5.6(ps)]


  Main Tree from clock_divider_TX/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U4_mux2X1/U1/A [1663.5(ps) 1594.5(ps)]
OUTPUT_TERM: U4_mux2X1/U1/Y [1838.4(ps) 1810.6(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [2130.9(ps)  2136.5(ps)]
     Rise Skew	   : 5.6(ps)
     Fall Delay	   : [2110.7(ps)  2116.3(ps)]
     Fall Skew	   : 5.6(ps)


  Main Tree from U4_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 35
     nrGate : 0
     Rise Delay [2130.9(ps)  2136.5(ps)] Skew [5.6(ps)]
     Fall Delay [2110.7(ps)  2116.3(ps)] Skew=[5.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [1651(ps) 1572(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1807.6(ps) 1773.2(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [2060.9(ps)  2071.6(ps)]
     Rise Skew	   : 10.7(ps)
     Fall Delay	   : [2048.8(ps)  2059.5(ps)]
     Fall Skew	   : 10.7(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 30
     nrGate : 0
     Rise Delay [2060.9(ps)  2071.6(ps)] Skew [10.7(ps)]
     Fall Delay [2048.8(ps)  2059.5(ps)] Skew=[10.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: clock_divider_RX/U29/B [1391.4(ps) 1460(ps)]
OUTPUT_TERM: clock_divider_RX/U29/Y [1585.6(ps) 1674.9(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [1995.6(ps)  2006.3(ps)]
     Rise Skew	   : 10.7(ps)
     Fall Delay	   : [2151.8(ps)  2162.5(ps)]
     Fall Skew	   : 10.7(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 30
     Rise Delay [1995.6(ps)  2006.3(ps)] Skew [10.7(ps)]
     Fall Delay[2151.8(ps)  2162.5(ps)] Skew=[10.7(ps)]


  Main Tree from clock_divider_RX/U29/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: clock_divider_TX/U29/B [1390.4(ps) 1459.2(ps)]
OUTPUT_TERM: clock_divider_TX/U29/Y [1583.2(ps) 1672.7(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [2050.6(ps)  2056.2(ps)]
     Rise Skew	   : 5.6(ps)
     Fall Delay	   : [2188.9(ps)  2194.5(ps)]
     Fall Skew	   : 5.6(ps)


  Child Tree 1 from U4_mux2X1/U1/A: 
     nrSink : 35
     Rise Delay [2050.6(ps)  2056.2(ps)] Skew [5.6(ps)]
     Fall Delay[2188.9(ps)  2194.5(ps)] Skew=[5.6(ps)]


  Main Tree from clock_divider_TX/U29/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [1585.7(ps) 1675(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1742.3(ps) 1876.2(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [1995.6(ps)  2006.3(ps)]
     Rise Skew	   : 10.7(ps)
     Fall Delay	   : [2151.8(ps)  2162.5(ps)]
     Fall Skew	   : 10.7(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 30
     nrGate : 0
     Rise Delay [1995.6(ps)  2006.3(ps)] Skew [10.7(ps)]
     Fall Delay [2151.8(ps)  2162.5(ps)] Skew=[10.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: U4_mux2X1/U1/A [1583.3(ps) 1672.8(ps)]
OUTPUT_TERM: U4_mux2X1/U1/Y [1758.1(ps) 1888.8(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [2050.6(ps)  2056.2(ps)]
     Rise Skew	   : 5.6(ps)
     Fall Delay	   : [2188.9(ps)  2194.5(ps)]
     Fall Skew	   : 5.6(ps)


  Main Tree from U4_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 35
     nrGate : 0
     Rise Delay [2050.6(ps)  2056.2(ps)] Skew [5.6(ps)]
     Fall Delay [2188.9(ps)  2194.5(ps)] Skew=[5.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: clock_divider_TX/U29/A [1410.7(ps) 1566.2(ps)]
OUTPUT_TERM: clock_divider_TX/U29/Y [1583.3(ps) 1755.9(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [2050.5(ps)  2056.1(ps)]
     Rise Skew	   : 5.6(ps)
     Fall Delay	   : [2272(ps)  2277.6(ps)]
     Fall Skew	   : 5.6(ps)


  Child Tree 1 from U4_mux2X1/U1/A: 
     nrSink : 35
     Rise Delay [2050.5(ps)  2056.1(ps)] Skew [5.6(ps)]
     Fall Delay[2272(ps)  2277.6(ps)] Skew=[5.6(ps)]


  Main Tree from clock_divider_TX/U29/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: clock_divider_RX/U29/A [1410.7(ps) 1566.2(ps)]
OUTPUT_TERM: clock_divider_RX/U29/Y [1584.3(ps) 1757(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [1994.1(ps)  2004.8(ps)]
     Rise Skew	   : 10.7(ps)
     Fall Delay	   : [2233.8(ps)  2244.5(ps)]
     Fall Skew	   : 10.7(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 30
     Rise Delay [1994.1(ps)  2004.8(ps)] Skew [10.7(ps)]
     Fall Delay[2233.8(ps)  2244.5(ps)] Skew=[10.7(ps)]


  Main Tree from clock_divider_RX/U29/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U4_mux2X1/U1/A [1583.4(ps) 1756(ps)]
OUTPUT_TERM: U4_mux2X1/U1/Y [1758(ps) 1971.9(ps)]

Main Tree: 
     nrSink         : 35
     Rise Delay	   : [2050.5(ps)  2056.1(ps)]
     Rise Skew	   : 5.6(ps)
     Fall Delay	   : [2272(ps)  2277.6(ps)]
     Fall Skew	   : 5.6(ps)


  Main Tree from U4_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 35
     nrGate : 0
     Rise Delay [2050.5(ps)  2056.1(ps)] Skew [5.6(ps)]
     Fall Delay [2272(ps)  2277.6(ps)] Skew=[5.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [1584.4(ps) 1757.1(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1740.8(ps) 1958.2(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [1994.1(ps)  2004.8(ps)]
     Rise Skew	   : 10.7(ps)
     Fall Delay	   : [2233.8(ps)  2244.5(ps)]
     Fall Skew	   : 10.7(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 30
     nrGate : 0
     Rise Delay [1994.1(ps)  2004.8(ps)] Skew [10.7(ps)]
     Fall Delay [2233.8(ps)  2244.5(ps)] Skew=[10.7(ps)]


UART_CLK (0 0) load=0.0479114(pf) 

UART_CLK__L1_I0/A (0.0019 0.0019) 
UART_CLK__L1_I0/Y (0.0228 0.0245) load=0.0116054(pf) 

UART_CLK__L2_I0/A (0.0233 0.025) 
UART_CLK__L2_I0/Y (0.0515 0.0533) load=0.00625295(pf) 

U1_mux2X1/U1/A (0.0518 0.0536) 
U1_mux2X1/U1/Y (0.1834 0.2273) load=0.00332676(pf) 

CLKR__L1_I0/A (0.1835 0.2274) 
CLKR__L1_I0/Y (0.3177 0.3663) load=0.0116607(pf) 

CLKR__L2_I0/A (0.3177 0.3663) 
CLKR__L2_I0/Y (0.4692 0.5418) load=0.013314(pf) 

RSTSYNC2/sync_reg_reg[1]/CK (0.3183 0.3669) 
RSTSYNC2/sync_reg_reg[1]/Q (0.7413 0.7823) load=0.00679794(pf) 

CLKR__L3_I1/A (0.4693 0.5419) 
CLKR__L3_I1/Y (0.6191 0.7191) load=0.0109559(pf) 

CLKR__L3_I0/A (0.4699 0.5425) 
CLKR__L3_I0/Y (0.6235 0.724) load=0.0122699(pf) 

SYNC_RST2__L1_I0/A (0.7415 0.7825) 
SYNC_RST2__L1_I0/Y (0.8846 0.9242) load=0.00758775(pf) 

CLKR__L4_I1/A (0.6197 0.7197) 
CLKR__L4_I1/Y (0.7612 0.8871) load=0.00898495(pf) 

CLKR__L4_I0/A (0.6243 0.7248) 
CLKR__L4_I0/Y (0.8006 0.9322) load=0.0204767(pf) 

U7_mux2X1/U1/A (0.885 0.9246) 
U7_mux2X1/U1/Y (1.0621 1.137) load=0.00973312(pf) 

CLKR__L5_I1/A (0.7617 0.8876) 
CLKR__L5_I1/Y (0.8994 1.0505) load=0.00852612(pf) 

CLKR__L5_I0/A (0.8021 0.9337) 
CLKR__L5_I0/Y (0.9372 1.0777) load=0.0493768(pf) 

clock_divider_TX/U30/AN (1.0625 1.1374) 
clock_divider_TX/U30/Y (1.2408 1.3172) load=0.00314272(pf) 

clock_divider_RX/U30/AN (1.0624 1.1373) 
clock_divider_RX/U30/Y (1.235 1.3146) load=0.00279338(pf) 

CLKR__L6_I1/A (0.8999 1.051) 
CLKR__L6_I1/Y (1.0295 1.2045) load=0.00628942(pf) 

CLKR__L6_I0/A (0.94 1.0805) 
CLKR__L6_I0/Y (1.123 0.9847) load=0.0372764(pf) 

clock_divider_TX/n7__L1_I0/A (1.2409 1.3173) 
clock_divider_TX/n7__L1_I0/Y (1.3832 1.4665) load=0.00656937(pf) 

clock_divider_RX/n7__L1_I0/A (1.2351 1.3147) 
clock_divider_RX/n7__L1_I0/Y (1.3647 1.4559) load=0.00458285(pf) 

CLKR__L7_I1/A (1.0298 1.2048) 
CLKR__L7_I1/Y (1.1569 1.3551) load=0.00626336(pf) 

CLKR__L7_I0/A (1.1243 0.986) 
CLKR__L7_I0/Y (1.0195 1.1605) load=0.0250358(pf) 

clock_divider_TX/U29/S0 (1.3835 1.4668) 
clock_divider_TX/U29/Y (1.6634 1.5944) load=0.00369805(pf) 

clock_divider_RX/U29/S0 (1.3648 1.456) 
clock_divider_RX/U29/Y (1.6509 1.5719) load=0.00382319(pf) 

CLKR__L8_I1/A (1.1572 1.3554) 
CLKR__L8_I1/Y (1.2996 1.5231) load=0.0110237(pf) 

CLKR__L8_I0/A (1.0202 1.1612) 
CLKR__L8_I0/Y (1.1165 1.2629) load=0.0166444(pf) 

clock_divider_RX/div_clk_reg/CK (1.0197 1.1607) 
clock_divider_RX/div_clk_reg/Q (1.3913 1.4599) load=0.00533797(pf) 

clock_divider_TX/div_clk_reg/CK (1.0198 1.1608) 
clock_divider_TX/div_clk_reg/Q (1.3903 1.4591) load=0.00515544(pf) 

U4_mux2X1/U1/A (1.6635 1.5945) 
U4_mux2X1/U1/Y (1.8384 1.8106) load=0.00837259(pf) 

U3_mux2X1/U1/A (1.651 1.572) 
U3_mux2X1/U1/Y (1.8076 1.7732) load=0.00509291(pf) 

CLKR__L9_I1/A (1.3003 1.5238) 
CLKR__L9_I1/Y (1.4471 1.6973) load=0.0107786(pf) 

CLKR__L9_I0/A (1.1173 1.2637) 
CLKR__L9_I0/Y (1.2176 1.3689) load=0.0183077(pf) 

clock_divider_RX/U29/B (1.3914 1.46) 
clock_divider_RX/U29/Y (1.5856 1.6749) load=0.00382319(pf) 

clock_divider_TX/U29/B (1.3904 1.4592) 
clock_divider_TX/U29/Y (1.5832 1.6727) load=0.00369805(pf) 

TX_CLK1__L1_I0/A (1.8388 1.811) 
TX_CLK1__L1_I0/Y (1.9811 1.9581) load=0.0264208(pf) 

RX_CLK1__L1_I0/A (1.8078 1.7734) 
RX_CLK1__L1_I0/Y (1.9419 1.9158) load=0.0260559(pf) 

CLKR__L10_I1/A (1.4477 1.6979) 
CLKR__L10_I1/Y (1.5959 1.873) load=0.0113783(pf) 

CLKR__L10_I0/A (1.2186 1.3699) 
CLKR__L10_I0/Y (1.3314 1.4867) load=0.0486729(pf) 

U3_mux2X1/U1/A (1.5857 1.675) 
U3_mux2X1/U1/Y (1.7423 1.8762) load=0.00509291(pf) 

U4_mux2X1/U1/A (1.5833 1.6728) 
U4_mux2X1/U1/Y (1.7581 1.8888) load=0.00837259(pf) 

TX_CLK1__L2_I0/A (1.9837 1.9607) 
TX_CLK1__L2_I0/Y (2.1306 2.1104) load=0.116638(pf) 

RX_CLK1__L2_I0/A (1.9435 1.9174) 
RX_CLK1__L2_I0/Y (2.0592 2.0471) load=0.0928771(pf) 

CLKR__L11_I1/A (1.5966 1.8737) 
CLKR__L11_I1/Y (1.7472 2.0516) load=0.0119694(pf) 

CLKR__L11_I0/A (1.3339 1.4892) 
CLKR__L11_I0/Y (1.533 1.3799) load=0.0422037(pf) 

RX_CLK1__L1_I0/A (1.7425 1.8764) 
RX_CLK1__L1_I0/Y (1.8766 2.0188) load=0.0260559(pf) 

TX_CLK1__L1_I0/A (1.7585 1.8892) 
TX_CLK1__L1_I0/Y (1.9008 2.0363) load=0.0264208(pf) 

pulse_gen/pls_flop_reg/CK (2.1333 2.1131) 

pulse_gen/rcv_flop_reg/CK (2.1332 2.113) 

FIFO/sync_w2r/sync_reg_reg[2][1]/CK (2.1324 2.1122) 

FIFO/sync_w2r/sync_reg_reg[3][1]/CK (2.1323 2.1121) 

FIFO/sync_w2r/sync_reg_reg[2][0]/CK (2.1324 2.1122) 

FIFO/sync_w2r/sync_reg_reg[3][0]/CK (2.1322 2.112) 

TX/DUT1/COUNT_reg[0]/CK (2.1315 2.1113) 

FIFO/sync_w2r/sync_reg_reg[1][1]/CK (2.1327 2.1125) 

TX/DUT1/COUNT_reg[1]/CK (2.1309 2.1107) 

FIFO/RD/rptr_reg[1]/CK (2.1319 2.1117) 

TX/DUT1/COUNT_reg[2]/CK (2.1322 2.112) 

TX/DUT2/current_state_reg[2]/CK (2.133 2.1128) 

FIFO/RD/rempty_reg/CK (2.1316 2.1114) 

FIFO/sync_w2r/sync_reg_reg[1][0]/CK (2.1329 2.1127) 

TX/DUT2/current_state_reg[1]/CK (2.1327 2.1125) 

TX/DUT1/SER_DATA_reg/CK (2.1339 2.1137) 

FIFO/RD/rptr_reg[0]/CK (2.1316 2.1114) 

FIFO/RD/rptr_reg[2]/CK (2.132 2.1118) 

FIFO/RD/r_binary_reg[0]/CK (2.1316 2.1114) 

FIFO/sync_w2r/sync_reg_reg[0][1]/CK (2.133 2.1128) 

TX/DUT1/SER_DONE_reg/CK (2.1344 2.1142) 

FIFO/RD/rptr_reg[3]/CK (2.1331 2.1129) 

TX/DUT2/current_state_reg[0]/CK (2.1348 2.1146) 

FIFO/RD/r_binary_reg[2]/CK (2.1361 2.1159) 

TX/DUT3/par_bit_reg/CK (2.1352 2.115) 

TX/DUT1/S_DATA_reg[1]/CK (2.1361 2.1159) 

FIFO/sync_w2r/sync_reg_reg[0][0]/CK (2.133 2.1128) 

TX/DUT1/S_DATA_reg[0]/CK (2.1357 2.1155) 

TX/DUT1/S_DATA_reg[6]/CK (2.1356 2.1154) 

FIFO/RD/r_binary_reg[1]/CK (2.136 2.1158) 

FIFO/RD/r_binary_reg[3]/CK (2.1361 2.1159) 

TX/DUT1/S_DATA_reg[2]/CK (2.1363 2.1161) 

TX/DUT1/S_DATA_reg[4]/CK (2.1364 2.1163) 

TX/DUT1/S_DATA_reg[3]/CK (2.1364 2.1162) 

TX/DUT1/S_DATA_reg[5]/CK (2.1365 2.1163) 

RX/DUT5/P_DATA_reg[2]/CK (2.0667 2.0545) 

RX/DUT7/stp_err_reg/CK (2.0622 2.05) 

RX/DUT6/strt_glitch_reg/CK (2.0653 2.0531) 

RX/DUT5/i_reg[0]/CK (2.0677 2.0555) 

RX/DUT5/P_DATA_reg[7]/CK (2.0677 2.0555) 

RX/DUT5/P_DATA_reg[6]/CK (2.0673 2.0551) 

RX/DUT5/P_DATA_reg[5]/CK (2.067 2.0548) 

RX/DUT5/P_DATA_reg[4]/CK (2.0668 2.0547) 

RX/DUT5/P_DATA_reg[3]/CK (2.066 2.0539) 

RX/DUT5/P_DATA_reg[1]/CK (2.0651 2.0529) 

RX/DUT5/P_DATA_reg[0]/CK (2.0646 2.0524) 

RX/DUT4/par_err_reg/CK (2.061 2.0489) 

RX/DUT4/expected_parity_reg/CK (2.061 2.0489) 

RX/DUT1/current_state_reg[2]/CK (2.0617 2.0496) 

RX/DUT1/current_state_reg[1]/CK (2.0629 2.0508) 

RX/DUT1/current_state_reg[0]/CK (2.0609 2.0488) 

RX/DUT5/i_reg[2]/CK (2.0682 2.056) 

RX/DUT5/i_reg[1]/CK (2.0688 2.0566) 

RX/DUT3/majority_reg[1]/CK (2.0715 2.0594) 

RX/DUT3/sampled_bit_reg/CK (2.0715 2.0594) 

RX/DUT3/majority_reg[0]/CK (2.0716 2.0594) 

RX/DUT2/edge_cnt_reg[4]/CK (2.0716 2.0595) 

RX/DUT2/edge_cnt_reg[3]/CK (2.0713 2.0591) 

RX/DUT2/edge_cnt_reg[2]/CK (2.0706 2.0585) 

RX/DUT2/edge_cnt_reg[1]/CK (2.0708 2.0586) 

RX/DUT2/edge_cnt_reg[0]/CK (2.0703 2.0582) 

RX/DUT2/bit_cnt_reg[3]/CK (2.0693 2.0571) 

RX/DUT2/bit_cnt_reg[2]/CK (2.0693 2.0571) 

RX/DUT2/bit_cnt_reg[1]/CK (2.0698 2.0576) 

RX/DUT2/bit_cnt_reg[0]/CK (2.071 2.0588) 

CLKR__L12_I1/A (1.7474 2.0518) 
CLKR__L12_I1/Y (1.8757 2.1916) load=0.0525939(pf) 

CLKR__L12_I0/A (1.5359 1.3828) 
CLKR__L12_I0/Y (1.4105 1.566) load=0.00699134(pf) 

RX_CLK1__L2_I0/A (1.8782 2.0204) 
RX_CLK1__L2_I0/Y (1.9939 2.1501) load=0.0928771(pf) 

TX_CLK1__L2_I0/A (1.9034 2.0389) 
TX_CLK1__L2_I0/Y (2.0503 2.1886) load=0.116638(pf) 

CLKR__L13_I0/A (1.8798 2.1957) 
CLKR__L13_I0/Y (2.2411 1.9266) load=0.0403266(pf) 

clock_divider_TX/U29/A (1.4107 1.5662) 
clock_divider_TX/U29/Y (1.5833 1.7559) load=0.00369805(pf) 

clock_divider_RX/U29/A (1.4107 1.5662) 
clock_divider_RX/U29/Y (1.5843 1.757) load=0.00382319(pf) 

RX/DUT5/P_DATA_reg[2]/CK (2.0014 2.1575) 

RX/DUT7/stp_err_reg/CK (1.9969 2.153) 

RX/DUT6/strt_glitch_reg/CK (2 2.1561) 

RX/DUT5/i_reg[0]/CK (2.0024 2.1585) 

RX/DUT5/P_DATA_reg[7]/CK (2.0024 2.1585) 

RX/DUT5/P_DATA_reg[6]/CK (2.002 2.1581) 

RX/DUT5/P_DATA_reg[5]/CK (2.0017 2.1578) 

RX/DUT5/P_DATA_reg[4]/CK (2.0015 2.1577) 

RX/DUT5/P_DATA_reg[3]/CK (2.0007 2.1569) 

RX/DUT5/P_DATA_reg[1]/CK (1.9998 2.1559) 

RX/DUT5/P_DATA_reg[0]/CK (1.9993 2.1554) 

RX/DUT4/par_err_reg/CK (1.9957 2.1519) 

RX/DUT4/expected_parity_reg/CK (1.9957 2.1519) 

RX/DUT1/current_state_reg[2]/CK (1.9964 2.1526) 

RX/DUT1/current_state_reg[1]/CK (1.9976 2.1538) 

RX/DUT1/current_state_reg[0]/CK (1.9956 2.1518) 

RX/DUT5/i_reg[2]/CK (2.0029 2.159) 

RX/DUT5/i_reg[1]/CK (2.0035 2.1596) 

RX/DUT3/majority_reg[1]/CK (2.0062 2.1624) 

RX/DUT3/sampled_bit_reg/CK (2.0062 2.1624) 

RX/DUT3/majority_reg[0]/CK (2.0063 2.1624) 

RX/DUT2/edge_cnt_reg[4]/CK (2.0063 2.1625) 

RX/DUT2/edge_cnt_reg[3]/CK (2.006 2.1621) 

RX/DUT2/edge_cnt_reg[2]/CK (2.0053 2.1615) 

RX/DUT2/edge_cnt_reg[1]/CK (2.0055 2.1616) 

RX/DUT2/edge_cnt_reg[0]/CK (2.005 2.1612) 

RX/DUT2/bit_cnt_reg[3]/CK (2.004 2.1601) 

RX/DUT2/bit_cnt_reg[2]/CK (2.004 2.1601) 

RX/DUT2/bit_cnt_reg[1]/CK (2.0045 2.1606) 

RX/DUT2/bit_cnt_reg[0]/CK (2.0057 2.1618) 

pulse_gen/pls_flop_reg/CK (2.053 2.1913) 

pulse_gen/rcv_flop_reg/CK (2.0529 2.1912) 

FIFO/sync_w2r/sync_reg_reg[2][1]/CK (2.0521 2.1904) 

FIFO/sync_w2r/sync_reg_reg[3][1]/CK (2.052 2.1903) 

FIFO/sync_w2r/sync_reg_reg[2][0]/CK (2.0521 2.1904) 

FIFO/sync_w2r/sync_reg_reg[3][0]/CK (2.0519 2.1902) 

TX/DUT1/COUNT_reg[0]/CK (2.0512 2.1895) 

FIFO/sync_w2r/sync_reg_reg[1][1]/CK (2.0524 2.1907) 

TX/DUT1/COUNT_reg[1]/CK (2.0506 2.1889) 

FIFO/RD/rptr_reg[1]/CK (2.0516 2.1899) 

TX/DUT1/COUNT_reg[2]/CK (2.0519 2.1902) 

TX/DUT2/current_state_reg[2]/CK (2.0527 2.191) 

FIFO/RD/rempty_reg/CK (2.0513 2.1896) 

FIFO/sync_w2r/sync_reg_reg[1][0]/CK (2.0526 2.1909) 

TX/DUT2/current_state_reg[1]/CK (2.0524 2.1907) 

TX/DUT1/SER_DATA_reg/CK (2.0536 2.1919) 

FIFO/RD/rptr_reg[0]/CK (2.0513 2.1896) 

FIFO/RD/rptr_reg[2]/CK (2.0517 2.19) 

FIFO/RD/r_binary_reg[0]/CK (2.0513 2.1896) 

FIFO/sync_w2r/sync_reg_reg[0][1]/CK (2.0527 2.191) 

TX/DUT1/SER_DONE_reg/CK (2.0541 2.1924) 

FIFO/RD/rptr_reg[3]/CK (2.0528 2.1911) 

TX/DUT2/current_state_reg[0]/CK (2.0545 2.1928) 

FIFO/RD/r_binary_reg[2]/CK (2.0558 2.1941) 

TX/DUT3/par_bit_reg/CK (2.0549 2.1932) 

TX/DUT1/S_DATA_reg[1]/CK (2.0558 2.1941) 

FIFO/sync_w2r/sync_reg_reg[0][0]/CK (2.0527 2.191) 

TX/DUT1/S_DATA_reg[0]/CK (2.0554 2.1937) 

TX/DUT1/S_DATA_reg[6]/CK (2.0553 2.1936) 

FIFO/RD/r_binary_reg[1]/CK (2.0557 2.194) 

FIFO/RD/r_binary_reg[3]/CK (2.0558 2.1941) 

TX/DUT1/S_DATA_reg[2]/CK (2.056 2.1943) 

TX/DUT1/S_DATA_reg[4]/CK (2.0561 2.1945) 

TX/DUT1/S_DATA_reg[3]/CK (2.0561 2.1944) 

TX/DUT1/S_DATA_reg[5]/CK (2.0562 2.1945) 

CLKR__L14_I0/A (2.2434 1.9289) 
CLKR__L14_I0/Y (1.9767 2.2948) load=0.0634323(pf) 

U4_mux2X1/U1/A (1.5834 1.756) 
U4_mux2X1/U1/Y (1.758 1.9719) load=0.00837259(pf) 

U3_mux2X1/U1/A (1.5844 1.7571) 
U3_mux2X1/U1/Y (1.7408 1.9582) load=0.00509291(pf) 

clock_divider_RX/flag_reg/CK (1.9829 2.301) 

clock_divider_TX/counter_reg[0]/CK (1.9827 2.3008) 

clock_divider_TX/counter_reg[6]/CK (1.9838 2.3019) 

clock_divider_TX/flag_reg/CK (1.9832 2.3013) 

clock_divider_TX/counter_reg[7]/CK (1.9832 2.3013) 

clock_divider_TX/counter_reg[5]/CK (1.9839 2.302) 

clock_divider_TX/counter_reg[4]/CK (1.984 2.3021) 

clock_divider_TX/counter_reg[3]/CK (1.984 2.3021) 

clock_divider_TX/counter_reg[2]/CK (1.9841 2.3022) 

clock_divider_TX/counter_reg[1]/CK (1.9841 2.3022) 

clock_divider_RX/counter_reg[1]/CK (1.9813 2.2994) 

clock_divider_RX/counter_reg[2]/CK (1.9813 2.2994) 

clock_divider_RX/counter_reg[3]/CK (1.9812 2.2993) 

clock_divider_RX/counter_reg[4]/CK (1.9809 2.299) 

clock_divider_RX/counter_reg[0]/CK (1.9794 2.2975) 

clock_divider_RX/counter_reg[5]/CK (1.9815 2.2996) 

clock_divider_RX/counter_reg[6]/CK (1.9819 2.3) 

clock_divider_RX/counter_reg[7]/CK (1.9822 2.3003) 

RSTSYNC2/sync_reg_reg[0]/CK (1.9778 2.2959) 

TX_CLK1__L1_I0/A (1.7584 1.9723) 
TX_CLK1__L1_I0/Y (1.9007 2.1194) load=0.0264208(pf) 

RX_CLK1__L1_I0/A (1.741 1.9584) 
RX_CLK1__L1_I0/Y (1.8751 2.1008) load=0.0260559(pf) 

TX_CLK1__L2_I0/A (1.9033 2.122) 
TX_CLK1__L2_I0/Y (2.0502 2.2717) load=0.116638(pf) 

RX_CLK1__L2_I0/A (1.8767 2.1024) 
RX_CLK1__L2_I0/Y (1.9924 2.2321) load=0.0928771(pf) 

pulse_gen/pls_flop_reg/CK (2.0529 2.2744) 

pulse_gen/rcv_flop_reg/CK (2.0528 2.2743) 

FIFO/sync_w2r/sync_reg_reg[2][1]/CK (2.052 2.2735) 

FIFO/sync_w2r/sync_reg_reg[3][1]/CK (2.0519 2.2734) 

FIFO/sync_w2r/sync_reg_reg[2][0]/CK (2.052 2.2735) 

FIFO/sync_w2r/sync_reg_reg[3][0]/CK (2.0518 2.2733) 

TX/DUT1/COUNT_reg[0]/CK (2.0511 2.2726) 

FIFO/sync_w2r/sync_reg_reg[1][1]/CK (2.0523 2.2738) 

TX/DUT1/COUNT_reg[1]/CK (2.0505 2.272) 

FIFO/RD/rptr_reg[1]/CK (2.0515 2.273) 

TX/DUT1/COUNT_reg[2]/CK (2.0518 2.2733) 

TX/DUT2/current_state_reg[2]/CK (2.0526 2.2741) 

FIFO/RD/rempty_reg/CK (2.0512 2.2727) 

FIFO/sync_w2r/sync_reg_reg[1][0]/CK (2.0525 2.274) 

TX/DUT2/current_state_reg[1]/CK (2.0523 2.2738) 

TX/DUT1/SER_DATA_reg/CK (2.0535 2.275) 

FIFO/RD/rptr_reg[0]/CK (2.0512 2.2727) 

FIFO/RD/rptr_reg[2]/CK (2.0516 2.2731) 

FIFO/RD/r_binary_reg[0]/CK (2.0512 2.2727) 

FIFO/sync_w2r/sync_reg_reg[0][1]/CK (2.0526 2.2741) 

TX/DUT1/SER_DONE_reg/CK (2.054 2.2755) 

FIFO/RD/rptr_reg[3]/CK (2.0527 2.2742) 

TX/DUT2/current_state_reg[0]/CK (2.0544 2.2759) 

FIFO/RD/r_binary_reg[2]/CK (2.0557 2.2772) 

TX/DUT3/par_bit_reg/CK (2.0548 2.2763) 

TX/DUT1/S_DATA_reg[1]/CK (2.0557 2.2772) 

FIFO/sync_w2r/sync_reg_reg[0][0]/CK (2.0526 2.2741) 

TX/DUT1/S_DATA_reg[0]/CK (2.0553 2.2768) 

TX/DUT1/S_DATA_reg[6]/CK (2.0552 2.2767) 

FIFO/RD/r_binary_reg[1]/CK (2.0556 2.2771) 

FIFO/RD/r_binary_reg[3]/CK (2.0557 2.2772) 

TX/DUT1/S_DATA_reg[2]/CK (2.0559 2.2774) 

TX/DUT1/S_DATA_reg[4]/CK (2.056 2.2776) 

TX/DUT1/S_DATA_reg[3]/CK (2.056 2.2775) 

TX/DUT1/S_DATA_reg[5]/CK (2.0561 2.2776) 

RX/DUT5/P_DATA_reg[2]/CK (1.9999 2.2395) 

RX/DUT7/stp_err_reg/CK (1.9954 2.235) 

RX/DUT6/strt_glitch_reg/CK (1.9985 2.2381) 

RX/DUT5/i_reg[0]/CK (2.0009 2.2405) 

RX/DUT5/P_DATA_reg[7]/CK (2.0009 2.2405) 

RX/DUT5/P_DATA_reg[6]/CK (2.0005 2.2401) 

RX/DUT5/P_DATA_reg[5]/CK (2.0002 2.2398) 

RX/DUT5/P_DATA_reg[4]/CK (2 2.2397) 

RX/DUT5/P_DATA_reg[3]/CK (1.9992 2.2389) 

RX/DUT5/P_DATA_reg[1]/CK (1.9983 2.2379) 

RX/DUT5/P_DATA_reg[0]/CK (1.9978 2.2374) 

RX/DUT4/par_err_reg/CK (1.9942 2.2339) 

RX/DUT4/expected_parity_reg/CK (1.9942 2.2339) 

RX/DUT1/current_state_reg[2]/CK (1.9949 2.2346) 

RX/DUT1/current_state_reg[1]/CK (1.9961 2.2358) 

RX/DUT1/current_state_reg[0]/CK (1.9941 2.2338) 

RX/DUT5/i_reg[2]/CK (2.0014 2.241) 

RX/DUT5/i_reg[1]/CK (2.002 2.2416) 

RX/DUT3/majority_reg[1]/CK (2.0047 2.2444) 

RX/DUT3/sampled_bit_reg/CK (2.0047 2.2444) 

RX/DUT3/majority_reg[0]/CK (2.0048 2.2444) 

RX/DUT2/edge_cnt_reg[4]/CK (2.0048 2.2445) 

RX/DUT2/edge_cnt_reg[3]/CK (2.0045 2.2441) 

RX/DUT2/edge_cnt_reg[2]/CK (2.0038 2.2435) 

RX/DUT2/edge_cnt_reg[1]/CK (2.004 2.2436) 

RX/DUT2/edge_cnt_reg[0]/CK (2.0035 2.2432) 

RX/DUT2/bit_cnt_reg[3]/CK (2.0025 2.2421) 

RX/DUT2/bit_cnt_reg[2]/CK (2.0025 2.2421) 

RX/DUT2/bit_cnt_reg[1]/CK (2.003 2.2426) 

RX/DUT2/bit_cnt_reg[0]/CK (2.0042 2.2438) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: REF_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 3
Nr. of Sinks                   : 274
Nr. of Buffer                  : 13
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): REGISTER/Reg_File_reg[9][5]/CK 695.6(ps)
Min trig. edge delay at sink(R): ALU/ALU_OUT_reg[0]/CK 654.3(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 654.3~695.6(ps)        0~0(ps)             
Fall Phase Delay               : 741.3~766.2(ps)        0~0(ps)             
Trig. Edge Skew                : 41.3(ps)               200(ps)             
Rise Skew                      : 41.3(ps)               
Fall Skew                      : 24.9(ps)               
Max. Rise Buffer Tran          : 99(ps)                 100(ps)             
Max. Fall Buffer Tran          : 93.1(ps)               100(ps)             
Max. Rise Sink Tran            : 87(ps)                 100(ps)             
Max. Fall Sink Tran            : 80.4(ps)               100(ps)             
Min. Rise Buffer Tran          : 20.6(ps)               0(ps)               
Min. Fall Buffer Tran          : 19.7(ps)               0(ps)               
Min. Rise Sink Tran            : 79.8(ps)               0(ps)               
Min. Fall Sink Tran            : 74.6(ps)               0(ps)               

view setup1_analysis_view : skew = 41.3ps (required = 200ps)
view setup2_analysis_view : skew = 41.3ps (required = 200ps)
view setup3_analysis_view : skew = 41.3ps (required = 200ps)
view hold1_analysis_view : skew = 40.3ps (required = 200ps)
view hold2_analysis_view : skew = 40.3ps (required = 200ps)
view hold3_analysis_view : skew = 40.3ps (required = 200ps)



***** NO Max Transition Time Violation *****

***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: REF_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 274
     Rise Delay	   : [654.3(ps)  695.6(ps)]
     Rise Skew	   : 41.3(ps)
     Fall Delay	   : [741.3(ps)  766.2(ps)]
     Fall Skew	   : 24.9(ps)


  Child Tree 1 from U0_mux2X1/U1/A: 
     nrSink : 274
     Rise Delay [654.3(ps)  695.6(ps)] Skew [41.3(ps)]
     Fall Delay[741.3(ps)  766.2(ps)] Skew=[24.9(ps)]


  Main Tree from REF_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_mux2X1/U1/A [52.9(ps) 54.7(ps)]
OUTPUT_TERM: U0_mux2X1/U1/Y [205.9(ps) 260.1(ps)]

Main Tree: 
     nrSink         : 274
     Rise Delay	   : [654.3(ps)  695.6(ps)]
     Rise Skew	   : 41.3(ps)
     Fall Delay	   : [741.3(ps)  766.2(ps)]
     Fall Skew	   : 24.9(ps)


  Child Tree 1 from CLK_GATE/U0_TLATNCAX12M/CK: 
     nrSink : 17
     Rise Delay [654.3(ps)  658.4(ps)] Skew [4.1(ps)]
     Fall Delay[741.3(ps)  745.4(ps)] Skew=[4.1(ps)]


  Main Tree from U0_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 257
     nrGate : 1
     Rise Delay [679.1(ps)  695.6(ps)] Skew [16.5(ps)]
     Fall Delay [749.8(ps)  766.2(ps)] Skew=[16.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: CLK_GATE/U0_TLATNCAX12M/CK [354.5(ps) 423.6(ps)]
OUTPUT_TERM: CLK_GATE/U0_TLATNCAX12M/ECK [512.7(ps) 592(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [654.3(ps)  658.4(ps)]
     Rise Skew	   : 4.1(ps)
     Fall Delay	   : [741.3(ps)  745.4(ps)]
     Fall Skew	   : 4.1(ps)


  Main Tree from CLK_GATE/U0_TLATNCAX12M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [654.3(ps)  658.4(ps)] Skew [4.1(ps)]
     Fall Delay [741.3(ps)  745.4(ps)] Skew=[4.1(ps)]


REF_CLK (0 0) load=0.0476159(pf) 

REF_CLK__L1_I0/A (0.0013 0.0013) 
REF_CLK__L1_I0/Y (0.0228 0.0245) load=0.0139256(pf) 

REF_CLK__L2_I0/A (0.0236 0.0253) 
REF_CLK__L2_I0/Y (0.0526 0.0544) load=0.00657241(pf) 

U0_mux2X1/U1/A (0.0529 0.0547) 
U0_mux2X1/U1/Y (0.2059 0.2601) load=0.00645376(pf) 

CLK_M__L1_I0/A (0.2061 0.2603) 
CLK_M__L1_I0/Y (0.349 0.4181) load=0.0391291(pf) 

CLK_M__L2_I0/A (0.3546 0.4237) 
CLK_M__L2_I0/Y (0.5053 0.5775) load=0.111971(pf) 

CLK_GATE/U0_TLATNCAX12M/CK (0.3545 0.4236) 
CLK_GATE/U0_TLATNCAX12M/ECK (0.5127 0.592) load=0.00840842(pf) 

CLK_M__L3_I1/A (0.5113 0.5835) 
CLK_M__L3_I1/Y (0.667 0.5981) load=0.151457(pf) 

CLK_M__L3_I0/A (0.5105 0.5827) 
CLK_M__L3_I0/Y (0.668 0.5991) load=0.157938(pf) 

ALU_CLK__L1_I0/A (0.5128 0.5921) 
ALU_CLK__L1_I0/Y (0.6534 0.7404) load=0.0494779(pf) 

CLK_M__L4_I5/A (0.6743 0.6054) 
CLK_M__L4_I5/Y (0.6812 0.7519) load=0.120394(pf) 

CLK_M__L4_I4/A (0.6715 0.6026) 
CLK_M__L4_I4/Y (0.6801 0.7507) load=0.126401(pf) 

CLK_M__L4_I3/A (0.6701 0.6012) 
CLK_M__L4_I3/Y (0.6782 0.7489) load=0.124675(pf) 

CLK_M__L4_I2/A (0.6735 0.6046) 
CLK_M__L4_I2/Y (0.6848 0.7554) load=0.132875(pf) 

CLK_M__L4_I1/A (0.6725 0.6036) 
CLK_M__L4_I1/Y (0.683 0.7537) load=0.130264(pf) 

CLK_M__L4_I0/A (0.675 0.6061) 
CLK_M__L4_I0/Y (0.6827 0.7534) load=0.120243(pf) 

ALU/ALU_OUT_reg[0]/CK (0.6543 0.7413) 

ALU/OUT_VALID_reg/CK (0.6552 0.7422) 

ALU/ALU_OUT_reg[1]/CK (0.6556 0.7426) 

ALU/ALU_OUT_reg[2]/CK (0.6564 0.7434) 

ALU/ALU_OUT_reg[3]/CK (0.657 0.744) 

ALU/ALU_OUT_reg[7]/CK (0.6574 0.7444) 

ALU/ALU_OUT_reg[6]/CK (0.6576 0.7446) 

ALU/ALU_OUT_reg[5]/CK (0.6576 0.7446) 

ALU/ALU_OUT_reg[4]/CK (0.6578 0.7448) 

ALU/ALU_OUT_reg[8]/CK (0.6579 0.7449) 

ALU/ALU_OUT_reg[9]/CK (0.658 0.745) 

ALU/ALU_OUT_reg[15]/CK (0.6582 0.7452) 

ALU/ALU_OUT_reg[10]/CK (0.6582 0.7452) 

ALU/ALU_OUT_reg[11]/CK (0.6583 0.7453) 

ALU/ALU_OUT_reg[12]/CK (0.6583 0.7453) 

ALU/ALU_OUT_reg[13]/CK (0.6583 0.7453) 

ALU/ALU_OUT_reg[14]/CK (0.6584 0.7454) 

REGISTER/Reg_File_reg[2][3]/CK (0.6839 0.7546) 

REGISTER/Reg_File_reg[7][4]/CK (0.6838 0.7545) 

REGISTER/Reg_File_reg[13][1]/CK (0.6926 0.7633) 

REGISTER/Reg_File_reg[7][5]/CK (0.6838 0.7545) 

REGISTER/Reg_File_reg[15][3]/CK (0.6927 0.7634) 

REGISTER/Reg_File_reg[14][2]/CK (0.6928 0.7635) 

REGISTER/Reg_File_reg[5][6]/CK (0.6836 0.7543) 

REGISTER/Reg_File_reg[3][1]/CK (0.6813 0.752) 

REGISTER/Reg_File_reg[13][3]/CK (0.6927 0.7634) 

REGISTER/Reg_File_reg[3][3]/CK (0.6927 0.7634) 

REGISTER/Reg_File_reg[6][6]/CK (0.6835 0.7542) 

REGISTER/Reg_File_reg[6][5]/CK (0.6835 0.7542) 

REGISTER/Reg_File_reg[15][0]/CK (0.6927 0.7633) 

REGISTER/Reg_File_reg[14][1]/CK (0.6926 0.7633) 

REGISTER/Reg_File_reg[14][3]/CK (0.6928 0.7634) 

REGISTER/Reg_File_reg[5][7]/CK (0.6821 0.7528) 

REGISTER/Reg_File_reg[13][0]/CK (0.6926 0.7633) 

REGISTER/Reg_File_reg[14][0]/CK (0.6924 0.763) 

REGISTER/Reg_File_reg[2][6]/CK (0.6836 0.7543) 

REGISTER/Reg_File_reg[2][7]/CK (0.6834 0.7541) 

REGISTER/Reg_File_reg[3][4]/CK (0.6828 0.7535) 

REGISTER/Reg_File_reg[3][0]/CK (0.6831 0.7538) 

REGISTER/Reg_File_reg[3][7]/CK (0.6826 0.7533) 

REGISTER/Reg_File_reg[3][6]/CK (0.6825 0.7532) 

REGISTER/Reg_File_reg[15][6]/CK (0.6918 0.7625) 

REGISTER/Reg_File_reg[15][4]/CK (0.691 0.7617) 

REGISTER/Reg_File_reg[5][5]/CK (0.6837 0.7544) 

REGISTER/Reg_File_reg[3][5]/CK (0.6815 0.7522) 

REGISTER/Reg_File_reg[14][4]/CK (0.6907 0.7613) 

REGISTER/Reg_File_reg[15][7]/CK (0.6836 0.7542) 

REGISTER/Reg_File_reg[15][5]/CK (0.6914 0.7621) 

REGISTER/Reg_File_reg[14][7]/CK (0.6846 0.7553) 

REGISTER/Reg_File_reg[13][7]/CK (0.6853 0.756) 

REGISTER/Reg_File_reg[14][5]/CK (0.6902 0.7609) 

REGISTER/Reg_File_reg[12][7]/CK (0.6861 0.7568) 

REGISTER/Reg_File_reg[12][4]/CK (0.6896 0.7603) 

REGISTER/Reg_File_reg[14][6]/CK (0.6878 0.7585) 

REGISTER/Reg_File_reg[13][5]/CK (0.689 0.7597) 

REGISTER/Reg_File_reg[13][4]/CK (0.6892 0.7598) 

REGISTER/Reg_File_reg[12][5]/CK (0.6893 0.76) 

REGISTER/Reg_File_reg[13][6]/CK (0.6882 0.7589) 

REGISTER/Reg_File_reg[12][6]/CK (0.6872 0.7579) 

REGISTER/Reg_File_reg[2][0]/CK (0.6867 0.7573) 

REGISTER/Reg_File_reg[9][5]/CK (0.6956 0.7661) 

REGISTER/Reg_File_reg[8][6]/CK (0.6956 0.7662) 

REGISTER/Reg_File_reg[8][3]/CK (0.6956 0.7661) 

REGISTER/Reg_File_reg[8][7]/CK (0.6926 0.7632) 

REGISTER/Reg_File_reg[6][2]/CK (0.6867 0.7573) 

REGISTER/Reg_File_reg[8][4]/CK (0.6953 0.7658) 

REGISTER/Reg_File_reg[4][2]/CK (0.6866 0.7572) 

REGISTER/Reg_File_reg[10][4]/CK (0.6953 0.7659) 

REGISTER/Reg_File_reg[11][7]/CK (0.6926 0.7631) 

REGISTER/Reg_File_reg[5][1]/CK (0.6865 0.7571) 

REGISTER/Reg_File_reg[4][1]/CK (0.6864 0.757) 

REGISTER/Reg_File_reg[6][1]/CK (0.6864 0.757) 

REGISTER/Reg_File_reg[8][5]/CK (0.6954 0.766) 

REGISTER/Reg_File_reg[10][6]/CK (0.6955 0.7661) 

REGISTER/Reg_File_reg[11][6]/CK (0.6955 0.766) 

REGISTER/Reg_File_reg[8][0]/CK (0.6921 0.7627) 

REGISTER/Reg_File_reg[10][7]/CK (0.6929 0.7634) 

REGISTER/Reg_File_reg[11][4]/CK (0.6952 0.7658) 

REGISTER/Reg_File_reg[10][5]/CK (0.6952 0.7657) 

REGISTER/Reg_File_reg[11][5]/CK (0.6949 0.7655) 

REGISTER/Reg_File_reg[12][0]/CK (0.6929 0.7635) 

REGISTER/Reg_File_reg[7][2]/CK (0.6861 0.7567) 

REGISTER/Reg_File_reg[7][1]/CK (0.6861 0.7567) 

REGISTER/Reg_File_reg[3][2]/CK (0.6923 0.7628) 

REGISTER/Reg_File_reg[15][2]/CK (0.6942 0.7647) 

REGISTER/Reg_File_reg[4][4]/CK (0.6861 0.7567) 

REGISTER/Reg_File_reg[6][0]/CK (0.6836 0.7542) 

REGISTER/Reg_File_reg[7][3]/CK (0.6861 0.7567) 

REGISTER/Reg_File_reg[4][3]/CK (0.686 0.7566) 

REGISTER/Reg_File_reg[7][0]/CK (0.6856 0.7562) 

REGISTER/Reg_File_reg[7][7]/CK (0.6911 0.7617) 

REGISTER/Reg_File_reg[12][3]/CK (0.6946 0.7652) 

REGISTER/Reg_File_reg[13][2]/CK (0.6943 0.7649) 

REGISTER/Reg_File_reg[12][1]/CK (0.6939 0.7645) 

REGISTER/Reg_File_reg[5][0]/CK (0.6858 0.7564) 

REGISTER/Reg_File_reg[4][6]/CK (0.687 0.7576) 

REGISTER/Reg_File_reg[15][1]/CK (0.6933 0.7638) 

REGISTER/Reg_File_reg[12][2]/CK (0.6946 0.7651) 

REGISTER/Reg_File_reg[4][5]/CK (0.687 0.7576) 

REGISTER/Reg_File_reg[6][7]/CK (0.6876 0.7582) 

REGISTER/Reg_File_reg[4][7]/CK (0.689 0.7595) 

REGISTER/Reg_File_reg[7][6]/CK (0.6898 0.7604) 

REGISTER/Reg_File_reg[11][3]/CK (0.6855 0.7562) 

REGISTER/Reg_File_reg[11][2]/CK (0.6855 0.7562) 

REGISTER/RdData_reg[2]/CK (0.6816 0.7523) 

REGISTER/RdData_reg[6]/CK (0.6797 0.7504) 

REGISTER/Reg_File_reg[0][0]/CK (0.6796 0.7503) 

REGISTER/Reg_File_reg[0][2]/CK (0.6847 0.7554) 

REGISTER/RdData_reg[7]/CK (0.6796 0.7503) 

REGISTER/Reg_File_reg[10][2]/CK (0.6851 0.7558) 

REGISTER/RdData_reg[0]/CK (0.6816 0.7523) 

REGISTER/Reg_File_reg[1][0]/CK (0.6795 0.7502) 

REGISTER/Reg_File_reg[1][4]/CK (0.6835 0.7542) 

REGISTER/Reg_File_reg[1][1]/CK (0.68 0.7507) 

REGISTER/Reg_File_reg[0][3]/CK (0.6837 0.7544) 

REGISTER/Reg_File_reg[0][1]/CK (0.684 0.7547) 

REGISTER/RdData_reg[1]/CK (0.6813 0.752) 

REGISTER/Reg_File_reg[1][2]/CK (0.6813 0.752) 

REGISTER/Reg_File_reg[0][4]/CK (0.6829 0.7536) 

REGISTER/Reg_File_reg[1][3]/CK (0.6821 0.7528) 

REGISTER/RdData_reg[3]/CK (0.6815 0.7522) 

REGISTER/RdData_Valid_reg/CK (0.6815 0.7522) 

REGISTER/Reg_File_reg[10][3]/CK (0.686 0.7567) 

REGISTER/RdData_reg[5]/CK (0.6814 0.7521) 

REGISTER/Reg_File_reg[10][1]/CK (0.6868 0.7575) 

REGISTER/Reg_File_reg[1][5]/CK (0.6793 0.75) 

REGISTER/Reg_File_reg[11][1]/CK (0.6874 0.7581) 

REGISTER/RdData_reg[4]/CK (0.6813 0.752) 

REGISTER/Reg_File_reg[8][2]/CK (0.6871 0.7578) 

REGISTER/Reg_File_reg[9][3]/CK (0.6865 0.7572) 

REGISTER/Reg_File_reg[0][7]/CK (0.6799 0.7506) 

REGISTER/Reg_File_reg[1][7]/CK (0.6796 0.7503) 

REGISTER/Reg_File_reg[0][5]/CK (0.6793 0.75) 

REGISTER/Reg_File_reg[1][6]/CK (0.6791 0.7498) 

REGISTER/Reg_File_reg[9][1]/CK (0.6879 0.7586) 

REGISTER/Reg_File_reg[10][0]/CK (0.6881 0.7588) 

REGISTER/Reg_File_reg[0][6]/CK (0.6804 0.7511) 

REGISTER/Reg_File_reg[9][2]/CK (0.6889 0.7596) 

REGISTER/Reg_File_reg[9][4]/CK (0.6889 0.7596) 

REGISTER/Reg_File_reg[8][1]/CK (0.6888 0.7595) 

REGISTER/Reg_File_reg[9][0]/CK (0.6885 0.7592) 

REGISTER/Reg_File_reg[11][0]/CK (0.6886 0.7592) 

REGISTER/Reg_File_reg[9][6]/CK (0.6887 0.7594) 

REGISTER/Reg_File_reg[4][0]/CK (0.681 0.7517) 

REGISTER/Reg_File_reg[9][7]/CK (0.6883 0.759) 

FIFO/WR/wfull_reg/CK (0.6886 0.7592) 

U_system_control/TX_P_DATA_store_reg[7]/CK (0.6907 0.7613) 

FIFO/sync_r2w/sync_reg_reg[2][0]/CK (0.6885 0.7591) 

FIFO/WR/wptr_reg[0]/CK (0.6886 0.7592) 

FIFO/WR/wptr_reg[1]/CK (0.6886 0.7592) 

U_system_control/RX_D_VLD_delayed_reg/CK (0.6906 0.7612) 

U_system_control/current_state_reg[3]/CK (0.6906 0.7612) 

U_system_control/current_state_reg[0]/CK (0.6906 0.7612) 

FIFO/sync_r2w/sync_reg_reg[1][1]/CK (0.6884 0.759) 

FIFO/WR/wptr_reg[2]/CK (0.6882 0.7588) 

FIFO/sync_r2w/sync_reg_reg[1][0]/CK (0.6876 0.7582) 

FIFO/WR/wptr_reg[3]/CK (0.688 0.7586) 

FIFO/sync_r2w/sync_reg_reg[0][1]/CK (0.6877 0.7584) 

U_system_control/current_state_reg[2]/CK (0.6902 0.7608) 

FIFO/sync_r2w/sync_reg_reg[0][0]/CK (0.6875 0.7581) 

Data_sync/sync_reg_reg[1]/CK (0.6868 0.7574) 

Data_sync/sync_bus_reg[7]/CK (0.6862 0.7568) 

Data_sync/enable_flop_reg/CK (0.6857 0.7563) 

Data_sync/enable_pulse_reg/CK (0.6857 0.7563) 

Data_sync/sync_bus_reg[5]/CK (0.6852 0.7558) 

Data_sync/sync_reg_reg[0]/CK (0.6869 0.7575) 

U_system_control/storeadd_reg[0]/CK (0.6898 0.7604) 

Data_sync/sync_bus_reg[0]/CK (0.6898 0.7604) 

Data_sync/sync_bus_reg[6]/CK (0.6869 0.7575) 

U_system_control/current_state_reg[1]/CK (0.6897 0.7603) 

U_system_control/storeadd_reg[2]/CK (0.6891 0.7597) 

Data_sync/sync_bus_reg[1]/CK (0.6869 0.7575) 

Data_sync/sync_bus_reg[4]/CK (0.6867 0.7573) 

Data_sync/sync_bus_reg[2]/CK (0.6878 0.7584) 

Data_sync/sync_bus_reg[3]/CK (0.6864 0.757) 

U_system_control/storeadd_reg[3]/CK (0.6887 0.7593) 

U_system_control/storeadd_reg[1]/CK (0.6887 0.7593) 

REGISTER/Reg_File_reg[2][1]/CK (0.6896 0.7602) 

REGISTER/Reg_File_reg[5][3]/CK (0.6895 0.7601) 

REGISTER/Reg_File_reg[5][2]/CK (0.69 0.7606) 

REGISTER/Reg_File_reg[2][2]/CK (0.6905 0.7611) 

REGISTER/Reg_File_reg[6][3]/CK (0.6904 0.7611) 

REGISTER/Reg_File_reg[5][4]/CK (0.6907 0.7613) 

RSTSYNC1/sync_reg_reg[0]/CK (0.6909 0.7615) 

REGISTER/Reg_File_reg[6][4]/CK (0.691 0.7616) 

REGISTER/Reg_File_reg[2][4]/CK (0.691 0.7616) 

RSTSYNC1/sync_reg_reg[1]/CK (0.6909 0.7615) 

REGISTER/Reg_File_reg[2][5]/CK (0.6911 0.7617) 

U_system_control/store_ALU_OUT_reg[14]/CK (0.6862 0.7569) 

FIFO/MEM/Reg_File_reg[2][7]/CK (0.6882 0.7589) 

FIFO/MEM/Reg_File_reg[1][7]/CK (0.6876 0.7583) 

U_system_control/store_ALU_OUT_reg[11]/CK (0.6861 0.7568) 

FIFO/MEM/Reg_File_reg[6][2]/CK (0.6859 0.7566) 

FIFO/MEM/Reg_File_reg[3][7]/CK (0.6869 0.7576) 

FIFO/MEM/Reg_File_reg[6][1]/CK (0.6859 0.7566) 

FIFO/MEM/Reg_File_reg[1][2]/CK (0.6888 0.7595) 

FIFO/MEM/Reg_File_reg[4][1]/CK (0.686 0.7567) 

FIFO/MEM/Reg_File_reg[2][1]/CK (0.6924 0.7631) 

FIFO/MEM/Reg_File_reg[1][1]/CK (0.6891 0.7598) 

U_system_control/store_ALU_OUT_reg[10]/CK (0.6861 0.7568) 

FIFO/MEM/Reg_File_reg[5][7]/CK (0.6859 0.7566) 

U_system_control/TX_P_DATA_store_reg[5]/CK (0.686 0.7567) 

U_system_control/TX_P_DATA_store_reg[4]/CK (0.686 0.7567) 

FIFO/MEM/Reg_File_reg[0][7]/CK (0.6851 0.7558) 

U_system_control/store_ALU_OUT_reg[8]/CK (0.6861 0.7568) 

FIFO/MEM/Reg_File_reg[6][0]/CK (0.6859 0.7566) 

FIFO/MEM/Reg_File_reg[5][0]/CK (0.6853 0.756) 

FIFO/MEM/Reg_File_reg[2][0]/CK (0.6895 0.7601) 

FIFO/MEM/Reg_File_reg[4][0]/CK (0.6854 0.7561) 

FIFO/MEM/Reg_File_reg[7][1]/CK (0.6838 0.7545) 

FIFO/MEM/Reg_File_reg[1][0]/CK (0.69 0.7607) 

FIFO/MEM/Reg_File_reg[3][1]/CK (0.6923 0.763) 

FIFO/MEM/Reg_File_reg[7][7]/CK (0.6832 0.7539) 

FIFO/MEM/Reg_File_reg[0][0]/CK (0.691 0.7617) 

FIFO/MEM/Reg_File_reg[7][0]/CK (0.6838 0.7545) 

U_system_control/TX_P_DATA_store_reg[6]/CK (0.684 0.7547) 

FIFO/MEM/Reg_File_reg[3][0]/CK (0.6904 0.7611) 

U_system_control/TX_P_DATA_store_reg[3]/CK (0.684 0.7547) 

U_system_control/TX_P_DATA_store_reg[2]/CK (0.6839 0.7546) 

FIFO/MEM/Reg_File_reg[0][1]/CK (0.6921 0.7628) 

FIFO/sync_r2w/sync_reg_reg[3][1]/CK (0.6922 0.7629) 

FIFO/WR/w_binary_reg[3]/CK (0.6919 0.7626) 

FIFO/MEM/Reg_File_reg[7][6]/CK (0.6837 0.7544) 

FIFO/WR/w_binary_reg[2]/CK (0.6917 0.7624) 

FIFO/WR/w_binary_reg[1]/CK (0.6913 0.762) 

FIFO/sync_r2w/sync_reg_reg[3][0]/CK (0.6924 0.7631) 

U_system_control/TX_P_DATA_store_reg[1]/CK (0.6842 0.7549) 

FIFO/WR/w_binary_reg[0]/CK (0.6925 0.7632) 

U_system_control/store_ALU_OUT_reg[15]/CK (0.6843 0.755) 

FIFO/sync_r2w/sync_reg_reg[2][1]/CK (0.6925 0.7632) 

U_system_control/TX_P_DATA_store_reg[0]/CK (0.6843 0.755) 

FIFO/MEM/Reg_File_reg[3][3]/CK (0.6848 0.7555) 

FIFO/MEM/Reg_File_reg[4][4]/CK (0.6847 0.7554) 

FIFO/MEM/Reg_File_reg[7][5]/CK (0.6877 0.7584) 

FIFO/MEM/Reg_File_reg[3][4]/CK (0.6845 0.7552) 

FIFO/MEM/Reg_File_reg[3][5]/CK (0.6843 0.755) 

FIFO/MEM/Reg_File_reg[6][5]/CK (0.6877 0.7584) 

FIFO/MEM/Reg_File_reg[0][5]/CK (0.6844 0.7551) 

FIFO/MEM/Reg_File_reg[0][4]/CK (0.6846 0.7553) 

FIFO/MEM/Reg_File_reg[2][5]/CK (0.6844 0.7551) 

FIFO/MEM/Reg_File_reg[4][3]/CK (0.6841 0.7548) 

FIFO/MEM/Reg_File_reg[6][4]/CK (0.6874 0.7581) 

FIFO/MEM/Reg_File_reg[7][4]/CK (0.6864 0.7571) 

FIFO/MEM/Reg_File_reg[2][3]/CK (0.6848 0.7555) 

FIFO/MEM/Reg_File_reg[5][4]/CK (0.6853 0.756) 

FIFO/MEM/Reg_File_reg[2][4]/CK (0.6848 0.7555) 

FIFO/MEM/Reg_File_reg[7][3]/CK (0.6837 0.7544) 

FIFO/MEM/Reg_File_reg[4][5]/CK (0.6839 0.7546) 

FIFO/MEM/Reg_File_reg[5][5]/CK (0.6887 0.7594) 

FIFO/MEM/Reg_File_reg[0][3]/CK (0.6952 0.7659) 

FIFO/MEM/Reg_File_reg[5][3]/CK (0.6924 0.7631) 

FIFO/MEM/Reg_File_reg[1][3]/CK (0.6952 0.7659) 

FIFO/MEM/Reg_File_reg[2][6]/CK (0.695 0.7657) 

FIFO/MEM/Reg_File_reg[2][2]/CK (0.6952 0.7659) 

FIFO/MEM/Reg_File_reg[5][2]/CK (0.6946 0.7653) 

FIFO/MEM/Reg_File_reg[1][5]/CK (0.6949 0.7656) 

FIFO/MEM/Reg_File_reg[0][6]/CK (0.6948 0.7654) 

FIFO/MEM/Reg_File_reg[5][6]/CK (0.692 0.7627) 

FIFO/MEM/Reg_File_reg[1][4]/CK (0.6952 0.7658) 

FIFO/MEM/Reg_File_reg[4][2]/CK (0.6944 0.7651) 

FIFO/MEM/Reg_File_reg[4][6]/CK (0.6921 0.7628) 

U_system_control/store_ALU_OUT_reg[13]/CK (0.6897 0.7604) 

FIFO/MEM/Reg_File_reg[6][6]/CK (0.6911 0.7618) 

U_system_control/store_ALU_OUT_reg[12]/CK (0.6909 0.7616) 

FIFO/MEM/Reg_File_reg[6][3]/CK (0.6928 0.7635) 

FIFO/MEM/Reg_File_reg[3][6]/CK (0.694 0.7647) 

FIFO/MEM/Reg_File_reg[3][2]/CK (0.6953 0.766) 

FIFO/MEM/Reg_File_reg[0][2]/CK (0.6953 0.766) 

FIFO/MEM/Reg_File_reg[1][6]/CK (0.6953 0.766) 

FIFO/MEM/Reg_File_reg[7][2]/CK (0.6937 0.7644) 

FIFO/MEM/Reg_File_reg[5][1]/CK (0.6937 0.7644) 

FIFO/MEM/Reg_File_reg[4][7]/CK (0.6908 0.7615) 

U_system_control/store_ALU_OUT_reg[9]/CK (0.6907 0.7614) 

FIFO/MEM/Reg_File_reg[6][7]/CK (0.6908 0.7615) 

