// Seed: 2176870307
macromodule module_0 (
    input tri0 id_0
);
  wire id_2, id_3, id_4;
  supply1 id_5;
  id_6(
      .id_0(1), .id_1(id_7), .id_2(id_3), .id_3(id_2), .id_4(id_3), .id_5(id_0)
  );
  wire id_8;
  assign module_1.id_23 = 0;
  wor id_9 = 1 !== id_5 && "";
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input wand id_3,
    input tri0 id_4,
    input wand id_5,
    input wand id_6,
    output supply0 id_7,
    input tri1 id_8,
    input wor id_9,
    output logic id_10,
    input tri id_11,
    input wire id_12,
    input uwire id_13,
    input wand id_14,
    input tri0 id_15,
    input logic id_16,
    input tri id_17,
    input wire id_18,
    output uwire id_19,
    input wor id_20,
    input uwire id_21,
    input tri0 id_22,
    input tri id_23
    , id_25
);
  assign id_25 = 1;
  assign id_10 = 1;
  always @(*) id_10.id_16 <= 1;
  assign id_25 = 1 / id_13;
  wire id_26, id_27, id_28, id_29, id_30;
  wire id_31, id_32;
  wire id_33;
  wire id_34, id_35;
  wire id_36;
  module_0 modCall_1 (id_8);
endmodule
