// Seed: 73172832
module module_0 ();
  wire id_1, id_2, id_3;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output tri1 id_0
);
  logic id_2;
  module_0 modCall_1 ();
endmodule
module module_2 ();
endmodule
module module_3 #(
    parameter id_1  = 32'd66,
    parameter id_20 = 32'd84,
    parameter id_21 = 32'd40,
    parameter id_28 = 32'd90
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15#(
        .id_16  (1),
        .id_17  (id_18 == -1'h0),
        .product(id_19[_id_20&_id_21 : (-1)] & 1),
        .id_22  (id_23),
        .id_24  (id_25),
        .id_26  (id_27[_id_28]),
        .id_29  (1 - -1'd0),
        .id_30  (1),
        .id_31  ({-1'h0{1}}),
        .id_32  (1),
        .id_33  (-1),
        .id_34  (1),
        .id_35  ((1))
    ) [id_1 :-1'h0],
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49
);
  input wire id_29;
  inout wire _id_28;
  input logic [7:0] id_27;
  inout wire id_26;
  output wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  module_2 modCall_1 ();
  input wire _id_21;
  output wire _id_20;
  output logic [7:0] id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout logic [7:0] id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input logic [7:0] id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire _id_1;
  wire  id_50 = id_6[-1][1 :-1];
  logic id_51;
  ;
  if (-1 - 1) assign id_17 = id_45;
  else wire id_52, id_53;
endmodule
