{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1632665483782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632665483782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 26 22:11:23 2021 " "Processing started: Sun Sep 26 22:11:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632665483782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1632665483782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AL_Controller -c AL_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off AL_Controller -c AL_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1632665483782 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1632665483991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/signalgen.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/signalgen.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sig_Gen-Sig_Gen_Arch " "Found design unit 1: Sig_Gen-Sig_Gen_Arch" {  } { { "VHDL files/SignalGen.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/SignalGen.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484260 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sig_Gen " "Found entity 1: Sig_Gen" {  } { { "VHDL files/SignalGen.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/SignalGen.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632665484260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/logic.vhdl 28 14 " "Found 28 design units, including 14 entities, in source file vhdl files/logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INV-INV_beh " "Found design unit 1: INV-INV_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dual_AND-dual_AND_beh " "Found design unit 2: dual_AND-dual_AND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 triple_AND-triple_AND_beh " "Found design unit 3: triple_AND-triple_AND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 quad_AND-quad_AND_beh " "Found design unit 4: quad_AND-quad_AND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pent_AND-pent_AND_beh " "Found design unit 5: pent_AND-pent_AND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 dual_XOR-dual_XOR_beh " "Found design unit 6: dual_XOR-dual_XOR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 dual_NOR-dual_NOR_beh " "Found design unit 7: dual_NOR-dual_NOR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 triple_NOR-triple_NOR_beh " "Found design unit 8: triple_NOR-triple_NOR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 quad_NOR-quad_NOR_beh " "Found design unit 9: quad_NOR-quad_NOR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 quad_OR-quad_OR_beh " "Found design unit 10: quad_OR-quad_OR_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 148 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 BUF-BUF_beh " "Found design unit 11: BUF-BUF_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 162 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 dual_NAND-dual_NAND_beh " "Found design unit 12: dual_NAND-dual_NAND_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 177 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 Octal_Bus_Driver-Octal_Bus_Driver_beh " "Found design unit 13: Octal_Bus_Driver-Octal_Bus_Driver_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 194 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 D_flip_flop-DFF_arch " "Found design unit 14: D_flip_flop-DFF_arch" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 208 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_ENTITY_NAME" "1 INV " "Found entity 1: INV" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_AND " "Found entity 2: dual_AND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_ENTITY_NAME" "3 triple_AND " "Found entity 3: triple_AND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_ENTITY_NAME" "4 quad_AND " "Found entity 4: quad_AND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_ENTITY_NAME" "5 pent_AND " "Found entity 5: pent_AND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_ENTITY_NAME" "6 dual_XOR " "Found entity 6: dual_XOR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_ENTITY_NAME" "7 dual_NOR " "Found entity 7: dual_NOR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_ENTITY_NAME" "8 triple_NOR " "Found entity 8: triple_NOR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_ENTITY_NAME" "9 quad_NOR " "Found entity 9: quad_NOR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_ENTITY_NAME" "10 quad_OR " "Found entity 10: quad_OR" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_ENTITY_NAME" "11 BUF " "Found entity 11: BUF" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_ENTITY_NAME" "12 dual_NAND " "Found entity 12: dual_NAND" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_ENTITY_NAME" "13 Octal_Bus_Driver " "Found entity 13: Octal_Bus_Driver" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""} { "Info" "ISGN_ENTITY_NAME" "14 D_flip_flop " "Found entity 14: D_flip_flop" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632665484262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/alc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/alc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AL_Controller-AL_Controller_str " "Found design unit 1: AL_Controller-AL_Controller_str" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484264 ""} { "Info" "ISGN_ENTITY_NAME" "1 AL_Controller " "Found entity 1: AL_Controller" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632665484264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/74181 alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/74181 alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_str " "Found design unit 1: ALU-ALU_str" {  } { { "VHDL files/74181 ALU.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484266 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "VHDL files/74181 ALU.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632665484266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632665484266 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VHDL files/test_flipFlop.vhdl " "Can't analyze file -- file VHDL files/test_flipFlop.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1632665484268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AL_Controller " "Elaborating entity \"AL_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1632665484290 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegAControl ALC.vhdl(18) " "VHDL Signal Declaration warning at ALC.vhdl(18): used implicit default value for signal \"RegAControl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484290 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegBControl ALC.vhdl(19) " "VHDL Signal Declaration warning at ALC.vhdl(19): used implicit default value for signal \"RegBControl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484290 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MainRegReadControl ALC.vhdl(20) " "VHDL Signal Declaration warning at ALC.vhdl(20): used implicit default value for signal \"MainRegReadControl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LowJumpRegLoad ALC.vhdl(21) " "VHDL Signal Declaration warning at ALC.vhdl(21): used implicit default value for signal \"LowJumpRegLoad\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HighJumpRegLoad ALC.vhdl(22) " "VHDL Signal Declaration warning at ALC.vhdl(22): used implicit default value for signal \"HighJumpRegLoad\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "JumpEnable ALC.vhdl(23) " "VHDL Signal Declaration warning at ALC.vhdl(23): used implicit default value for signal \"JumpEnable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MainRegOutputControl ALC.vhdl(24) " "VHDL Signal Declaration warning at ALC.vhdl(24): used implicit default value for signal \"MainRegOutputControl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemOutEnable ALC.vhdl(25) " "VHDL Signal Declaration warning at ALC.vhdl(25): used implicit default value for signal \"MemOutEnable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemWriteControl ALC.vhdl(26) " "VHDL Signal Declaration warning at ALC.vhdl(26): used implicit default value for signal \"MemWriteControl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Ram_LowControl ALC.vhdl(27) " "VHDL Signal Declaration warning at ALC.vhdl(27): used implicit default value for signal \"Ram_LowControl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Ram_HighControl ALC.vhdl(28) " "VHDL Signal Declaration warning at ALC.vhdl(28): used implicit default value for signal \"Ram_HighControl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Ram_Addr_Enable ALC.vhdl(29) " "VHDL Signal Declaration warning at ALC.vhdl(29): used implicit default value for signal \"Ram_Addr_Enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "StackCount ALC.vhdl(30) " "VHDL Signal Declaration warning at ALC.vhdl(30): used implicit default value for signal \"StackCount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "StackOutControl ALC.vhdl(31) " "VHDL Signal Declaration warning at ALC.vhdl(31): used implicit default value for signal \"StackOutControl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DisplayControl ALC.vhdl(32) " "VHDL Signal Declaration warning at ALC.vhdl(32): used implicit default value for signal \"DisplayControl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LowStackJump ALC.vhdl(33) " "VHDL Signal Declaration warning at ALC.vhdl(33): used implicit default value for signal \"LowStackJump\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HighStackJump ALC.vhdl(34) " "VHDL Signal Declaration warning at ALC.vhdl(34): used implicit default value for signal \"HighStackJump\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SYNC ALC.vhdl(35) " "VHDL Signal Declaration warning at ALC.vhdl(35): used implicit default value for signal \"SYNC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "STATE ALC.vhdl(36) " "VHDL Signal Declaration warning at ALC.vhdl(36): used implicit default value for signal \"STATE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ModReadTSig ALC.vhdl(80) " "Verilog HDL or VHDL warning at ALC.vhdl(80): object \"ModReadTSig\" assigned a value but never read" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ModOutTSig ALC.vhdl(80) " "Verilog HDL or VHDL warning at ALC.vhdl(80): object \"ModOutTSig\" assigned a value but never read" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CarryFlag ALC.vhdl(80) " "Verilog HDL or VHDL warning at ALC.vhdl(80): object \"CarryFlag\" assigned a value but never read" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ABFlag ALC.vhdl(80) " "Verilog HDL or VHDL warning at ALC.vhdl(80): object \"ABFlag\" assigned a value but never read" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALU_Enable ALC.vhdl(80) " "VHDL Signal Declaration warning at ALC.vhdl(80): used implicit default value for signal \"ALU_Enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1632665484291 "|AL_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop D_flip_flop:CLKFLOP " "Elaborating entity \"D_flip_flop\" for hierarchy \"D_flip_flop:CLKFLOP\"" {  } { { "VHDL files/ALC.vhdl" "CLKFLOP" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632665484292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sig_Gen Sig_Gen:SignalGenerator " "Elaborating entity \"Sig_Gen\" for hierarchy \"Sig_Gen:SignalGenerator\"" {  } { { "VHDL files/ALC.vhdl" "SignalGenerator" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632665484294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_Low " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_Low\"" {  } { { "VHDL files/ALC.vhdl" "ALU_Low" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632665484297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INV ALU:ALU_Low\|INV:MInverter " "Elaborating entity \"INV\" for hierarchy \"ALU:ALU_Low\|INV:MInverter\"" {  } { { "VHDL files/74181 ALU.vhdl" "MInverter" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632665484299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_AND ALU:ALU_Low\|dual_AND:dualAnd0 " "Elaborating entity \"dual_AND\" for hierarchy \"ALU:ALU_Low\|dual_AND:dualAnd0\"" {  } { { "VHDL files/74181 ALU.vhdl" "dualAnd0" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632665484303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triple_AND ALU:ALU_Low\|triple_AND:triAnd0 " "Elaborating entity \"triple_AND\" for hierarchy \"ALU:ALU_Low\|triple_AND:triAnd0\"" {  } { { "VHDL files/74181 ALU.vhdl" "triAnd0" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632665484304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triple_NOR ALU:ALU_Low\|triple_NOR:triNOR0 " "Elaborating entity \"triple_NOR\" for hierarchy \"ALU:ALU_Low\|triple_NOR:triNOR0\"" {  } { { "VHDL files/74181 ALU.vhdl" "triNOR0" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632665484314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_NOR ALU:ALU_Low\|dual_NOR:dualNOR0 " "Elaborating entity \"dual_NOR\" for hierarchy \"ALU:ALU_Low\|dual_NOR:dualNOR0\"" {  } { { "VHDL files/74181 ALU.vhdl" "dualNOR0" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632665484317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_NAND ALU:ALU_Low\|dual_NAND:dualNAND0 " "Elaborating entity \"dual_NAND\" for hierarchy \"ALU:ALU_Low\|dual_NAND:dualNAND0\"" {  } { { "VHDL files/74181 ALU.vhdl" "dualNAND0" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632665484320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quad_AND ALU:ALU_Low\|quad_AND:quadAND0 " "Elaborating entity \"quad_AND\" for hierarchy \"ALU:ALU_Low\|quad_AND:quadAND0\"" {  } { { "VHDL files/74181 ALU.vhdl" "quadAND0" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632665484324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pent_AND ALU:ALU_Low\|pent_AND:pentAND0 " "Elaborating entity \"pent_AND\" for hierarchy \"ALU:ALU_Low\|pent_AND:pentAND0\"" {  } { { "VHDL files/74181 ALU.vhdl" "pentAND0" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632665484327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quad_NOR ALU:ALU_Low\|quad_NOR:quadNOR0 " "Elaborating entity \"quad_NOR\" for hierarchy \"ALU:ALU_Low\|quad_NOR:quadNOR0\"" {  } { { "VHDL files/74181 ALU.vhdl" "quadNOR0" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632665484334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quad_OR ALU:ALU_Low\|quad_OR:quadOR0 " "Elaborating entity \"quad_OR\" for hierarchy \"ALU:ALU_Low\|quad_OR:quadOR0\"" {  } { { "VHDL files/74181 ALU.vhdl" "quadOR0" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632665484336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_XOR ALU:ALU_Low\|dual_XOR:XOR0 " "Elaborating entity \"dual_XOR\" for hierarchy \"ALU:ALU_Low\|dual_XOR:XOR0\"" {  } { { "VHDL files/74181 ALU.vhdl" "XOR0" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632665484337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUF ALU:ALU_Low\|BUF:BUF0 " "Elaborating entity \"BUF\" for hierarchy \"ALU:ALU_Low\|BUF:BUF0\"" {  } { { "VHDL files/74181 ALU.vhdl" "BUF0" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632665484339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Octal_Bus_Driver Octal_Bus_Driver:ALU_Buffer " "Elaborating entity \"Octal_Bus_Driver\" for hierarchy \"Octal_Bus_Driver:ALU_Buffer\"" {  } { { "VHDL files/ALC.vhdl" "ALU_Buffer" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632665484381 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Octal_Bus_Driver:ALU_Buffer\|O\[0\] MainBus\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Octal_Bus_Driver:ALU_Buffer\|O\[0\]\" to the node \"MainBus\[0\]\" into a wire" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 188 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1632665484458 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Octal_Bus_Driver:ALU_Buffer\|O\[1\] MainBus\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Octal_Bus_Driver:ALU_Buffer\|O\[1\]\" to the node \"MainBus\[1\]\" into a wire" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 188 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1632665484458 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Octal_Bus_Driver:ALU_Buffer\|O\[2\] MainBus\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"Octal_Bus_Driver:ALU_Buffer\|O\[2\]\" to the node \"MainBus\[2\]\" into a wire" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 188 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1632665484458 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Octal_Bus_Driver:ALU_Buffer\|O\[3\] MainBus\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"Octal_Bus_Driver:ALU_Buffer\|O\[3\]\" to the node \"MainBus\[3\]\" into a wire" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 188 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1632665484458 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Octal_Bus_Driver:ALU_Buffer\|O\[4\] MainBus\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"Octal_Bus_Driver:ALU_Buffer\|O\[4\]\" to the node \"MainBus\[4\]\" into a wire" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 188 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1632665484458 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Octal_Bus_Driver:ALU_Buffer\|O\[5\] MainBus\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"Octal_Bus_Driver:ALU_Buffer\|O\[5\]\" to the node \"MainBus\[5\]\" into a wire" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 188 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1632665484458 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Octal_Bus_Driver:ALU_Buffer\|O\[6\] MainBus\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"Octal_Bus_Driver:ALU_Buffer\|O\[6\]\" to the node \"MainBus\[6\]\" into a wire" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 188 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1632665484458 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Octal_Bus_Driver:ALU_Buffer\|O\[7\] MainBus\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"Octal_Bus_Driver:ALU_Buffer\|O\[7\]\" to the node \"MainBus\[7\]\" into a wire" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 188 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1632665484458 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1632665484458 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "D_flip_flop:CLKFLOP\|Qnot interntalCLK " "Converted the fan-out from the tri-state buffer \"D_flip_flop:CLKFLOP\|Qnot\" to the node \"interntalCLK\" into an OR gate" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 206 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1632665484458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "D_flip_flop:CLKFLOP\|Q interntalCLK " "Converted the fan-out from the tri-state buffer \"D_flip_flop:CLKFLOP\|Q\" to the node \"interntalCLK\" into an OR gate" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 205 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1632665484458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sig_Gen:SignalGenerator\|D_flip_flop:D0\|Qnot Sig_Gen:SignalGenerator\|Count " "Converted the fan-out from the tri-state buffer \"Sig_Gen:SignalGenerator\|D_flip_flop:D0\|Qnot\" to the node \"Sig_Gen:SignalGenerator\|Count\" into an OR gate" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 206 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1632665484458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sig_Gen:SignalGenerator\|D_flip_flop:D2\|Qnot Sig_Gen:SignalGenerator\|Count " "Converted the fan-out from the tri-state buffer \"Sig_Gen:SignalGenerator\|D_flip_flop:D2\|Qnot\" to the node \"Sig_Gen:SignalGenerator\|Count\" into an OR gate" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 206 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1632665484458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sig_Gen:SignalGenerator\|D_flip_flop:D0\|Q Sig_Gen:SignalGenerator\|CounterOut " "Converted the fan-out from the tri-state buffer \"Sig_Gen:SignalGenerator\|D_flip_flop:D0\|Q\" to the node \"Sig_Gen:SignalGenerator\|CounterOut\" into an OR gate" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 205 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1632665484458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sig_Gen:SignalGenerator\|D_flip_flop:D1\|Q Sig_Gen:SignalGenerator\|InstructRead " "Converted the fan-out from the tri-state buffer \"Sig_Gen:SignalGenerator\|D_flip_flop:D1\|Q\" to the node \"Sig_Gen:SignalGenerator\|InstructRead\" into an OR gate" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 205 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1632665484458 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1632665484458 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 206 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1632665484461 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RegAControl GND " "Pin \"RegAControl\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632665484485 "|AL_Controller|RegAControl"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegBControl GND " "Pin \"RegBControl\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632665484485 "|AL_Controller|RegBControl"} { "Warning" "WMLS_MLS_STUCK_PIN" "MainRegReadControl GND " "Pin \"MainRegReadControl\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632665484485 "|AL_Controller|MainRegReadControl"} { "Warning" "WMLS_MLS_STUCK_PIN" "LowJumpRegLoad GND " "Pin \"LowJumpRegLoad\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632665484485 "|AL_Controller|LowJumpRegLoad"} { "Warning" "WMLS_MLS_STUCK_PIN" "HighJumpRegLoad GND " "Pin \"HighJumpRegLoad\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632665484485 "|AL_Controller|HighJumpRegLoad"} { "Warning" "WMLS_MLS_STUCK_PIN" "JumpEnable GND " "Pin \"JumpEnable\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632665484485 "|AL_Controller|JumpEnable"} { "Warning" "WMLS_MLS_STUCK_PIN" "MainRegOutputControl GND " "Pin \"MainRegOutputControl\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632665484485 "|AL_Controller|MainRegOutputControl"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOutEnable GND " "Pin \"MemOutEnable\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632665484485 "|AL_Controller|MemOutEnable"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemWriteControl GND " "Pin \"MemWriteControl\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632665484485 "|AL_Controller|MemWriteControl"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ram_LowControl GND " "Pin \"Ram_LowControl\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632665484485 "|AL_Controller|Ram_LowControl"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ram_HighControl GND " "Pin \"Ram_HighControl\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632665484485 "|AL_Controller|Ram_HighControl"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ram_Addr_Enable GND " "Pin \"Ram_Addr_Enable\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632665484485 "|AL_Controller|Ram_Addr_Enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "StackCount GND " "Pin \"StackCount\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632665484485 "|AL_Controller|StackCount"} { "Warning" "WMLS_MLS_STUCK_PIN" "StackOutControl GND " "Pin \"StackOutControl\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632665484485 "|AL_Controller|StackOutControl"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayControl GND " "Pin \"DisplayControl\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632665484485 "|AL_Controller|DisplayControl"} { "Warning" "WMLS_MLS_STUCK_PIN" "LowStackJump GND " "Pin \"LowStackJump\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632665484485 "|AL_Controller|LowStackJump"} { "Warning" "WMLS_MLS_STUCK_PIN" "HighStackJump GND " "Pin \"HighStackJump\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632665484485 "|AL_Controller|HighStackJump"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYNC GND " "Pin \"SYNC\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632665484485 "|AL_Controller|SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATE GND " "Pin \"STATE\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632665484485 "|AL_Controller|STATE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1632665484485 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ins\[6\] " "No output dependent on input pin \"Ins\[6\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632665484752 "|AL_Controller|Ins[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ins\[7\] " "No output dependent on input pin \"Ins\[7\]\"" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632665484752 "|AL_Controller|Ins[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1632665484752 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1632665484753 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1632665484753 ""} { "Info" "ICUT_CUT_TM_MCELLS" "52 " "Implemented 52 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1632665484753 ""} { "Info" "ICUT_CUT_TM_SEXPS" "11 " "Implemented 11 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1632665484753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1632665484753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632665484845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 26 22:11:24 2021 " "Processing ended: Sun Sep 26 22:11:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632665484845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632665484845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632665484845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1632665484845 ""}
