module register_4bit (
    input        clk,
    input        reset,
    input        load,
    input  [3:0] D,
    output reg [3:0] Q
);

always @(posedge clk or posedge reset) begin
    if (reset)
        Q <= 4'b0000;
    else if (load)
        Q <= D;
end

endmodule
