// Seed: 1948548041
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  logic id_2;
  always id_1 <= 1 * 1;
endmodule
