; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 1
2 input 1 clock
3 sort bitvec 16
4 input 3 datain
5 input 3 instruction
6 sort bitvec 3
7 const 6 000
8 state 6 State
9 init 6 8 7
10 slice 1 8 2 2
11 not 1 10
12 sort bitvec 2
13 slice 12 8 1 0
14 const 12 00
15 eq 1 13 14
16 or 1 11 15
17 not 1 16
18 output 17 prop_neg
19 const 1 1
20 not 1 16
21 and 1 19 20
22 bad 21
23 input 3
24 uext 3 23 0 A
25 input 3
26 uext 3 25 0 ALUOutput
27 input 3
28 uext 3 27 0 B
29 input 1
30 uext 1 29 0 Cond
31 input 3
32 uext 3 31 0 IR
33 input 3
34 uext 3 33 0 LMD
35 sort bitvec 12
36 input 35
37 uext 35 36 0 NPC
38 input 35
39 uext 35 38 0 PC
40 input 3
41 uext 3 40 0 Registers[0]
42 input 3
43 uext 3 42 0 Registers[1]
44 input 3
45 uext 3 44 0 Registers[2]
46 input 3
47 uext 3 46 0 Registers[3]
48 uext 1 16 0 prop
49 const 6 001
50 add 6 8 49
51 const 6 100
52 eq 1 8 51
53 ite 6 52 7 50
54 next 6 8 53
; end of yosys output
