{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555966389314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555966389314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 16:53:09 2019 " "Processing started: Mon Apr 22 16:53:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555966389314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555966389314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555966389314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1555966390049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitRegister-Arena_32bitRegister_arch " "Found design unit 1: Arena_32bitRegister-Arena_32bitRegister_arch" {  } { { "Arena_32bitRegister.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555966390924 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitRegister " "Found entity 1: Arena_32bitRegister" {  } { { "Arena_32bitRegister.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitRegister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555966390924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555966390924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitAdder-Arena_32bitAdder_arch " "Found design unit 1: Arena_32bitAdder-Arena_32bitAdder_arch" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555966390924 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitAdder " "Found entity 1: Arena_32bitAdder" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555966390924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555966390924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_fullAdder-Arena_fullAdder_arch " "Found design unit 1: Arena_fullAdder-Arena_fullAdder_arch" {  } { { "Arena_fullAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555966390924 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_fullAdder " "Found entity 1: Arena_fullAdder" {  } { { "Arena_fullAdder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555966390924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555966390924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_D_FlipFlop-Arena_D_FlipFlop_arch " "Found design unit 1: Arena_D_FlipFlop-Arena_D_FlipFlop_arch" {  } { { "Arena_D_FlipFlop.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_D_FlipFlop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555966390939 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_D_FlipFlop " "Found entity 1: Arena_D_FlipFlop" {  } { { "Arena_D_FlipFlop.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_D_FlipFlop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555966390939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555966390939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitaccumulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bitaccumulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitAccumulator " "Found entity 1: Arena_32bitAccumulator" {  } { { "Arena_32bitAccumulator.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555966390939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555966390939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitInput-Arena_32bitInput_arch " "Found design unit 1: Arena_32bitInput-Arena_32bitInput_arch" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555966390939 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitInput " "Found entity 1: Arena_32bitInput" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555966390939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555966390939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bit_arraymultiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bit_arraymultiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bit_arrayMultiplier " "Found entity 1: Arena_32bit_arrayMultiplier" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555966390939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555966390939 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arena_32bit_arrayMultiplier " "Elaborating entity \"Arena_32bit_arrayMultiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555966391033 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst15 " "Primitive \"AND2\" of instance \"inst15\" not used" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { -296 432 480 -232 "inst15" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1555966391049 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst16 " "Primitive \"AND2\" of instance \"inst16\" not used" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { -296 336 384 -232 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1555966391049 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst17 " "Primitive \"AND2\" of instance \"inst17\" not used" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { -296 240 288 -232 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1555966391049 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst18 " "Primitive \"AND2\" of instance \"inst18\" not used" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { -296 152 200 -232 "inst18" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1555966391049 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst19 " "Primitive \"AND2\" of instance \"inst19\" not used" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { -296 56 104 -232 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1555966391049 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst20 " "Primitive \"AND2\" of instance \"inst20\" not used" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { -296 -40 8 -232 "inst20" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1555966391049 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst21 " "Primitive \"AND2\" of instance \"inst21\" not used" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { -296 -136 -88 -232 "inst21" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1555966391049 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst22 " "Primitive \"AND2\" of instance \"inst22\" not used" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { -296 -224 -176 -232 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1555966391049 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst23 " "Primitive \"AND2\" of instance \"inst23\" not used" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { -296 -320 -272 -232 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1555966391049 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst24 " "Primitive \"AND2\" of instance \"inst24\" not used" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { -296 -416 -368 -232 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1555966391049 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst25 " "Primitive \"AND2\" of instance \"inst25\" not used" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { -296 -512 -464 -232 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1555966391049 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst26 " "Primitive \"AND2\" of instance \"inst26\" not used" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { -296 -600 -552 -232 "inst26" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1555966391049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_32bitInput Arena_32bitInput:inst " "Elaborating entity \"Arena_32bitInput\" for hierarchy \"Arena_32bitInput:inst\"" {  } { { "Arena_32bit_arrayMultiplier.bdf" "inst" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { 32 888 1168 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555966391064 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_A_In Arena_32bitInput.vhd(20) " "VHDL Process Statement warning at Arena_32bitInput.vhd(20): signal \"Arena_A_In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_B_In Arena_32bitInput.vhd(26) " "VHDL Process Statement warning at Arena_32bitInput.vhd(26): signal \"Arena_B_In\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_A_out Arena_32bitInput.vhd(17) " "VHDL Process Statement warning at Arena_32bitInput.vhd(17): inferring latch(es) for signal or variable \"Arena_A_out\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_B_out Arena_32bitInput.vhd(17) " "VHDL Process Statement warning at Arena_32bitInput.vhd(17): inferring latch(es) for signal or variable \"Arena_B_out\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[0\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[0\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[1\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[1\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[2\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[2\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[3\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[3\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[4\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[4\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[5\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[5\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[6\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[6\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[7\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[7\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[8\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[8\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[9\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[9\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[10\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[10\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[11\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[11\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[12\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[12\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[13\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[13\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[14\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[14\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_B_out\[15\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_B_out\[15\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[0\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[0\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[1\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[1\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[2\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[2\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[3\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[3\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[4\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[4\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[5\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[5\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[6\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[6\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[7\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[7\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[8\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[8\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[9\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[9\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[10\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[10\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[11\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[11\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[12\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[12\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[13\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[13\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[14\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[14\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_A_out\[15\] Arena_32bitInput.vhd(17) " "Inferred latch for \"Arena_A_out\[15\]\" at Arena_32bitInput.vhd(17)" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555966391064 "|Arena_32bitInput"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555966391799 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555966391799 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_B_In\[15\] " "No output dependent on input pin \"Arena_B_In\[15\]\"" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { 72 1224 1427 88 "Arena_B_In" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555966391846 "|Arena_32bit_arrayMultiplier|Arena_B_In[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_B_In\[14\] " "No output dependent on input pin \"Arena_B_In\[14\]\"" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { 72 1224 1427 88 "Arena_B_In" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555966391846 "|Arena_32bit_arrayMultiplier|Arena_B_In[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_B_In\[13\] " "No output dependent on input pin \"Arena_B_In\[13\]\"" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { 72 1224 1427 88 "Arena_B_In" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555966391846 "|Arena_32bit_arrayMultiplier|Arena_B_In[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_B_In\[12\] " "No output dependent on input pin \"Arena_B_In\[12\]\"" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { 72 1224 1427 88 "Arena_B_In" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555966391846 "|Arena_32bit_arrayMultiplier|Arena_B_In[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_B_In\[11\] " "No output dependent on input pin \"Arena_B_In\[11\]\"" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { 72 1224 1427 88 "Arena_B_In" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555966391846 "|Arena_32bit_arrayMultiplier|Arena_B_In[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_B_In\[10\] " "No output dependent on input pin \"Arena_B_In\[10\]\"" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { 72 1224 1427 88 "Arena_B_In" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555966391846 "|Arena_32bit_arrayMultiplier|Arena_B_In[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_B_In\[9\] " "No output dependent on input pin \"Arena_B_In\[9\]\"" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { 72 1224 1427 88 "Arena_B_In" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555966391846 "|Arena_32bit_arrayMultiplier|Arena_B_In[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_B_In\[8\] " "No output dependent on input pin \"Arena_B_In\[8\]\"" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { 72 1224 1427 88 "Arena_B_In" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555966391846 "|Arena_32bit_arrayMultiplier|Arena_B_In[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_B_In\[7\] " "No output dependent on input pin \"Arena_B_In\[7\]\"" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { 72 1224 1427 88 "Arena_B_In" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555966391846 "|Arena_32bit_arrayMultiplier|Arena_B_In[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_B_In\[6\] " "No output dependent on input pin \"Arena_B_In\[6\]\"" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { 72 1224 1427 88 "Arena_B_In" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555966391846 "|Arena_32bit_arrayMultiplier|Arena_B_In[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_B_In\[5\] " "No output dependent on input pin \"Arena_B_In\[5\]\"" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { 72 1224 1427 88 "Arena_B_In" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555966391846 "|Arena_32bit_arrayMultiplier|Arena_B_In[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_B_In\[4\] " "No output dependent on input pin \"Arena_B_In\[4\]\"" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { 72 1224 1427 88 "Arena_B_In" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555966391846 "|Arena_32bit_arrayMultiplier|Arena_B_In[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_B_In\[3\] " "No output dependent on input pin \"Arena_B_In\[3\]\"" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { 72 1224 1427 88 "Arena_B_In" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555966391846 "|Arena_32bit_arrayMultiplier|Arena_B_In[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_B_In\[2\] " "No output dependent on input pin \"Arena_B_In\[2\]\"" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { 72 1224 1427 88 "Arena_B_In" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555966391846 "|Arena_32bit_arrayMultiplier|Arena_B_In[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_B_In\[1\] " "No output dependent on input pin \"Arena_B_In\[1\]\"" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { { 72 1224 1427 88 "Arena_B_In" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555966391846 "|Arena_32bit_arrayMultiplier|Arena_B_In[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1555966391846 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555966391846 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555966391846 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555966391846 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555966391846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555966391892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 16:53:11 2019 " "Processing ended: Mon Apr 22 16:53:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555966391892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555966391892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555966391892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555966391892 ""}
