
robot_arm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b98  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  08004d68  08004d68  00005d68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f14  08004f14  00006338  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004f14  08004f14  00005f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004f1c  08004f1c  00006338  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f1c  08004f1c  00005f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004f20  08004f20  00005f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000338  20000000  08004f24  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e0  20000338  0800525c  00006338  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000518  0800525c  00006518  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006338  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a90e  00000000  00000000  00006368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f23  00000000  00000000  00010c76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d28  00000000  00000000  00012ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009ce  00000000  00000000  000138c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f64f  00000000  00000000  00014296  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a849  00000000  00000000  000338e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a98de  00000000  00000000  0003e12e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e7a0c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e7c  00000000  00000000  000e7a50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000eb8cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000338 	.word	0x20000338
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004d50 	.word	0x08004d50

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000033c 	.word	0x2000033c
 800020c:	08004d50 	.word	0x08004d50

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <LL_DMA_EnableStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableStream(DMA_TypeDef *DMAx, uint32_t Stream)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
 80005e4:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 80005e6:	4a0c      	ldr	r2, [pc, #48]	@ (8000618 <LL_DMA_EnableStream+0x3c>)
 80005e8:	683b      	ldr	r3, [r7, #0]
 80005ea:	4413      	add	r3, r2
 80005ec:	781b      	ldrb	r3, [r3, #0]
 80005ee:	461a      	mov	r2, r3
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	4413      	add	r3, r2
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	4908      	ldr	r1, [pc, #32]	@ (8000618 <LL_DMA_EnableStream+0x3c>)
 80005f8:	683a      	ldr	r2, [r7, #0]
 80005fa:	440a      	add	r2, r1
 80005fc:	7812      	ldrb	r2, [r2, #0]
 80005fe:	4611      	mov	r1, r2
 8000600:	687a      	ldr	r2, [r7, #4]
 8000602:	440a      	add	r2, r1
 8000604:	f043 0301 	orr.w	r3, r3, #1
 8000608:	6013      	str	r3, [r2, #0]
}
 800060a:	bf00      	nop
 800060c:	370c      	adds	r7, #12
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	08004eb0 	.word	0x08004eb0

0800061c <LL_DMA_DisableStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableStream(DMA_TypeDef *DMAx, uint32_t Stream)
{
 800061c:	b480      	push	{r7}
 800061e:	b083      	sub	sp, #12
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 8000626:	4a0c      	ldr	r2, [pc, #48]	@ (8000658 <LL_DMA_DisableStream+0x3c>)
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	4413      	add	r3, r2
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	461a      	mov	r2, r3
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	4413      	add	r3, r2
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4908      	ldr	r1, [pc, #32]	@ (8000658 <LL_DMA_DisableStream+0x3c>)
 8000638:	683a      	ldr	r2, [r7, #0]
 800063a:	440a      	add	r2, r1
 800063c:	7812      	ldrb	r2, [r2, #0]
 800063e:	4611      	mov	r1, r2
 8000640:	687a      	ldr	r2, [r7, #4]
 8000642:	440a      	add	r2, r1
 8000644:	f023 0301 	bic.w	r3, r3, #1
 8000648:	6013      	str	r3, [r2, #0]
}
 800064a:	bf00      	nop
 800064c:	370c      	adds	r7, #12
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	08004eb0 	.word	0x08004eb0

0800065c <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  NbData Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t NbData)
{
 800065c:	b480      	push	{r7}
 800065e:	b085      	sub	sp, #20
 8000660:	af00      	add	r7, sp, #0
 8000662:	60f8      	str	r0, [r7, #12]
 8000664:	60b9      	str	r1, [r7, #8]
 8000666:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8000668:	4a0d      	ldr	r2, [pc, #52]	@ (80006a0 <LL_DMA_SetDataLength+0x44>)
 800066a:	68bb      	ldr	r3, [r7, #8]
 800066c:	4413      	add	r3, r2
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	461a      	mov	r2, r3
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	4413      	add	r3, r2
 8000676:	685b      	ldr	r3, [r3, #4]
 8000678:	0c1b      	lsrs	r3, r3, #16
 800067a:	041b      	lsls	r3, r3, #16
 800067c:	4908      	ldr	r1, [pc, #32]	@ (80006a0 <LL_DMA_SetDataLength+0x44>)
 800067e:	68ba      	ldr	r2, [r7, #8]
 8000680:	440a      	add	r2, r1
 8000682:	7812      	ldrb	r2, [r2, #0]
 8000684:	4611      	mov	r1, r2
 8000686:	68fa      	ldr	r2, [r7, #12]
 8000688:	440a      	add	r2, r1
 800068a:	4611      	mov	r1, r2
 800068c:	687a      	ldr	r2, [r7, #4]
 800068e:	4313      	orrs	r3, r2
 8000690:	604b      	str	r3, [r1, #4]
}
 8000692:	bf00      	nop
 8000694:	3714      	adds	r7, #20
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	08004eb0 	.word	0x08004eb0

080006a4 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b085      	sub	sp, #20
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	60f8      	str	r0, [r7, #12]
 80006ac:	60b9      	str	r1, [r7, #8]
 80006ae:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
 80006b0:	4a07      	ldr	r2, [pc, #28]	@ (80006d0 <LL_DMA_SetMemoryAddress+0x2c>)
 80006b2:	68bb      	ldr	r3, [r7, #8]
 80006b4:	4413      	add	r3, r2
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	461a      	mov	r2, r3
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	4413      	add	r3, r2
 80006be:	461a      	mov	r2, r3
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	60d3      	str	r3, [r2, #12]
}
 80006c4:	bf00      	nop
 80006c6:	3714      	adds	r7, #20
 80006c8:	46bd      	mov	sp, r7
 80006ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ce:	4770      	bx	lr
 80006d0:	08004eb0 	.word	0x08004eb0

080006d4 <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  PeriphAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t PeriphAddress)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b085      	sub	sp, #20
 80006d8:	af00      	add	r7, sp, #0
 80006da:	60f8      	str	r0, [r7, #12]
 80006dc:	60b9      	str	r1, [r7, #8]
 80006de:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
 80006e0:	4a07      	ldr	r2, [pc, #28]	@ (8000700 <LL_DMA_SetPeriphAddress+0x2c>)
 80006e2:	68bb      	ldr	r3, [r7, #8]
 80006e4:	4413      	add	r3, r2
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	461a      	mov	r2, r3
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	4413      	add	r3, r2
 80006ee:	461a      	mov	r2, r3
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	6093      	str	r3, [r2, #8]
}
 80006f4:	bf00      	nop
 80006f6:	3714      	adds	r7, #20
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr
 8000700:	08004eb0 	.word	0x08004eb0

08000704 <LL_DMA_ClearFlag_TC1>:
  * @rmtoll LIFCR  CTCIF1    LL_DMA_ClearFlag_TC1
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)
{
 8000704:	b480      	push	{r7}
 8000706:	b083      	sub	sp, #12
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTCIF1);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000712:	609a      	str	r2, [r3, #8]
}
 8000714:	bf00      	nop
 8000716:	370c      	adds	r7, #12
 8000718:	46bd      	mov	sp, r7
 800071a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071e:	4770      	bx	lr

08000720 <LL_DMA_ClearFlag_TC2>:
  * @rmtoll LIFCR  CTCIF2    LL_DMA_ClearFlag_TC2
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)
{
 8000720:	b480      	push	{r7}
 8000722:	b083      	sub	sp, #12
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTCIF2);
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800072e:	609a      	str	r2, [r3, #8]
}
 8000730:	bf00      	nop
 8000732:	370c      	adds	r7, #12
 8000734:	46bd      	mov	sp, r7
 8000736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073a:	4770      	bx	lr

0800073c <LL_DMA_ClearFlag_TC4>:
  * @rmtoll HIFCR  CTCIF4    LL_DMA_ClearFlag_TC4
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx)
{
 800073c:	b480      	push	{r7}
 800073e:	b083      	sub	sp, #12
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF4);
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	2220      	movs	r2, #32
 8000748:	60da      	str	r2, [r3, #12]
}
 800074a:	bf00      	nop
 800074c:	370c      	adds	r7, #12
 800074e:	46bd      	mov	sp, r7
 8000750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000754:	4770      	bx	lr

08000756 <LL_DMA_ClearFlag_TC6>:
  * @rmtoll HIFCR  CTCIF6    LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 8000756:	b480      	push	{r7}
 8000758:	b083      	sub	sp, #12
 800075a:	af00      	add	r7, sp, #0
 800075c:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF6);
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000764:	60da      	str	r2, [r3, #12]
}
 8000766:	bf00      	nop
 8000768:	370c      	adds	r7, #12
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
	...

08000774 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
 800077c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
 800077e:	4a0c      	ldr	r2, [pc, #48]	@ (80007b0 <LL_DMA_EnableIT_TC+0x3c>)
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	4413      	add	r3, r2
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	461a      	mov	r2, r3
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	4413      	add	r3, r2
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	4908      	ldr	r1, [pc, #32]	@ (80007b0 <LL_DMA_EnableIT_TC+0x3c>)
 8000790:	683a      	ldr	r2, [r7, #0]
 8000792:	440a      	add	r2, r1
 8000794:	7812      	ldrb	r2, [r2, #0]
 8000796:	4611      	mov	r1, r2
 8000798:	687a      	ldr	r2, [r7, #4]
 800079a:	440a      	add	r2, r1
 800079c:	f043 0310 	orr.w	r3, r3, #16
 80007a0:	6013      	str	r3, [r2, #0]
}
 80007a2:	bf00      	nop
 80007a4:	370c      	adds	r7, #12
 80007a6:	46bd      	mov	sp, r7
 80007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop
 80007b0:	08004eb0 	.word	0x08004eb0

080007b4 <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(const USART_TypeDef *USARTx)
{
 80007b4:	b480      	push	{r7}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	f003 0320 	and.w	r3, r3, #32
 80007c4:	2b20      	cmp	r3, #32
 80007c6:	bf0c      	ite	eq
 80007c8:	2301      	moveq	r3, #1
 80007ca:	2300      	movne	r3, #0
 80007cc:	b2db      	uxtb	r3, r3
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	370c      	adds	r7, #12
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr

080007da <LL_USART_ClearFlag_TC>:
  * @rmtoll SR           TC            LL_USART_ClearFlag_TC
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
 80007da:	b480      	push	{r7}
 80007dc:	b083      	sub	sp, #12
 80007de:	af00      	add	r7, sp, #0
 80007e0:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_TC));
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80007e8:	601a      	str	r2, [r3, #0]
}
 80007ea:	bf00      	nop
 80007ec:	370c      	adds	r7, #12
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr

080007f6 <LL_USART_EnableIT_TC>:
  * @rmtoll CR1          TCIE          LL_USART_EnableIT_TC
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TC(USART_TypeDef *USARTx)
{
 80007f6:	b480      	push	{r7}
 80007f8:	b089      	sub	sp, #36	@ 0x24
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	330c      	adds	r3, #12
 8000802:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	e853 3f00 	ldrex	r3, [r3]
 800080a:	60bb      	str	r3, [r7, #8]
   return(result);
 800080c:	68bb      	ldr	r3, [r7, #8]
 800080e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000812:	61fb      	str	r3, [r7, #28]
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	330c      	adds	r3, #12
 8000818:	69fa      	ldr	r2, [r7, #28]
 800081a:	61ba      	str	r2, [r7, #24]
 800081c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800081e:	6979      	ldr	r1, [r7, #20]
 8000820:	69ba      	ldr	r2, [r7, #24]
 8000822:	e841 2300 	strex	r3, r2, [r1]
 8000826:	613b      	str	r3, [r7, #16]
   return(result);
 8000828:	693b      	ldr	r3, [r7, #16]
 800082a:	2b00      	cmp	r3, #0
 800082c:	d1e7      	bne.n	80007fe <LL_USART_EnableIT_TC+0x8>
}
 800082e:	bf00      	nop
 8000830:	bf00      	nop
 8000832:	3724      	adds	r7, #36	@ 0x24
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr

0800083c <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 800083c:	b480      	push	{r7}
 800083e:	b089      	sub	sp, #36	@ 0x24
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	3314      	adds	r3, #20
 8000848:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	e853 3f00 	ldrex	r3, [r3]
 8000850:	60bb      	str	r3, [r7, #8]
   return(result);
 8000852:	68bb      	ldr	r3, [r7, #8]
 8000854:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000858:	61fb      	str	r3, [r7, #28]
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	3314      	adds	r3, #20
 800085e:	69fa      	ldr	r2, [r7, #28]
 8000860:	61ba      	str	r2, [r7, #24]
 8000862:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000864:	6979      	ldr	r1, [r7, #20]
 8000866:	69ba      	ldr	r2, [r7, #24]
 8000868:	e841 2300 	strex	r3, r2, [r1]
 800086c:	613b      	str	r3, [r7, #16]
   return(result);
 800086e:	693b      	ldr	r3, [r7, #16]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d1e7      	bne.n	8000844 <LL_USART_EnableDMAReq_RX+0x8>
}
 8000874:	bf00      	nop
 8000876:	bf00      	nop
 8000878:	3724      	adds	r7, #36	@ 0x24
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr

08000882 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8000882:	b480      	push	{r7}
 8000884:	b089      	sub	sp, #36	@ 0x24
 8000886:	af00      	add	r7, sp, #0
 8000888:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	3314      	adds	r3, #20
 800088e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	e853 3f00 	ldrex	r3, [r3]
 8000896:	60bb      	str	r3, [r7, #8]
   return(result);
 8000898:	68bb      	ldr	r3, [r7, #8]
 800089a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800089e:	61fb      	str	r3, [r7, #28]
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	3314      	adds	r3, #20
 80008a4:	69fa      	ldr	r2, [r7, #28]
 80008a6:	61ba      	str	r2, [r7, #24]
 80008a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80008aa:	6979      	ldr	r1, [r7, #20]
 80008ac:	69ba      	ldr	r2, [r7, #24]
 80008ae:	e841 2300 	strex	r3, r2, [r1]
 80008b2:	613b      	str	r3, [r7, #16]
   return(result);
 80008b4:	693b      	ldr	r3, [r7, #16]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d1e7      	bne.n	800088a <LL_USART_EnableDMAReq_TX+0x8>
}
 80008ba:	bf00      	nop
 80008bc:	bf00      	nop
 80008be:	3724      	adds	r7, #36	@ 0x24
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr

080008c8 <LL_USART_DMA_GetRegAddr>:
  * @note   Address of Data Register is valid for both Transmit and Receive transfers.
  * @param  USARTx USART Instance
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(const USART_TypeDef *USARTx)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  /* return address of DR register */
  return ((uint32_t) &(USARTx->DR));
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	3304      	adds	r3, #4
}
 80008d4:	4618      	mov	r0, r3
 80008d6:	370c      	adds	r7, #12
 80008d8:	46bd      	mov	sp, r7
 80008da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008de:	4770      	bx	lr

080008e0 <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	685b      	ldr	r3, [r3, #4]
 80008ec:	b2db      	uxtb	r3, r3
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	370c      	adds	r7, #12
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr

080008fa <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80008fa:	b480      	push	{r7}
 80008fc:	b083      	sub	sp, #12
 80008fe:	af00      	add	r7, sp, #0
 8000900:	6078      	str	r0, [r7, #4]
 8000902:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	683a      	ldr	r2, [r7, #0]
 8000908:	619a      	str	r2, [r3, #24]
}
 800090a:	bf00      	nop
 800090c:	370c      	adds	r7, #12
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr
	...

08000918 <UART4_DMA_Config>:
uint8_t debug_Instruction_Packet_Array[35] = { 0 };  // Array to debug instruction packet data
uint8_t debug_Status_Packet_Array[15] = { 0 };       // Array to debug status packet data

uint16_t crc = 0;

void UART4_DMA_Config() {
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
	// TX
	LL_DMA_SetPeriphAddress(DMA1, LL_DMA_STREAM_4, LL_USART_DMA_GetRegAddr(UART4));
 800091c:	4824      	ldr	r0, [pc, #144]	@ (80009b0 <UART4_DMA_Config+0x98>)
 800091e:	f7ff ffd3 	bl	80008c8 <LL_USART_DMA_GetRegAddr>
 8000922:	4603      	mov	r3, r0
 8000924:	461a      	mov	r2, r3
 8000926:	2104      	movs	r1, #4
 8000928:	4822      	ldr	r0, [pc, #136]	@ (80009b4 <UART4_DMA_Config+0x9c>)
 800092a:	f7ff fed3 	bl	80006d4 <LL_DMA_SetPeriphAddress>
	LL_DMA_SetMemoryAddress(DMA1, LL_DMA_STREAM_4, (uint32_t)Instruction_Packet_Array);
 800092e:	4b22      	ldr	r3, [pc, #136]	@ (80009b8 <UART4_DMA_Config+0xa0>)
 8000930:	461a      	mov	r2, r3
 8000932:	2104      	movs	r1, #4
 8000934:	481f      	ldr	r0, [pc, #124]	@ (80009b4 <UART4_DMA_Config+0x9c>)
 8000936:	f7ff feb5 	bl	80006a4 <LL_DMA_SetMemoryAddress>
	LL_DMA_SetDataLength(DMA1, LL_DMA_STREAM_4, Instruction_Packet_Array[5] + 7);
 800093a:	4b1f      	ldr	r3, [pc, #124]	@ (80009b8 <UART4_DMA_Config+0xa0>)
 800093c:	795b      	ldrb	r3, [r3, #5]
 800093e:	3307      	adds	r3, #7
 8000940:	461a      	mov	r2, r3
 8000942:	2104      	movs	r1, #4
 8000944:	481b      	ldr	r0, [pc, #108]	@ (80009b4 <UART4_DMA_Config+0x9c>)
 8000946:	f7ff fe89 	bl	800065c <LL_DMA_SetDataLength>

	LL_USART_EnableDMAReq_TX(UART4);
 800094a:	4819      	ldr	r0, [pc, #100]	@ (80009b0 <UART4_DMA_Config+0x98>)
 800094c:	f7ff ff99 	bl	8000882 <LL_USART_EnableDMAReq_TX>

	LL_DMA_ClearFlag_TC4(DMA1);
 8000950:	4818      	ldr	r0, [pc, #96]	@ (80009b4 <UART4_DMA_Config+0x9c>)
 8000952:	f7ff fef3 	bl	800073c <LL_DMA_ClearFlag_TC4>
	LL_USART_ClearFlag_TC(UART4);
 8000956:	4816      	ldr	r0, [pc, #88]	@ (80009b0 <UART4_DMA_Config+0x98>)
 8000958:	f7ff ff3f 	bl	80007da <LL_USART_ClearFlag_TC>

	LL_DMA_EnableIT_TC(DMA1, LL_DMA_STREAM_4);
 800095c:	2104      	movs	r1, #4
 800095e:	4815      	ldr	r0, [pc, #84]	@ (80009b4 <UART4_DMA_Config+0x9c>)
 8000960:	f7ff ff08 	bl	8000774 <LL_DMA_EnableIT_TC>
	LL_USART_EnableIT_TC(UART4);
 8000964:	4812      	ldr	r0, [pc, #72]	@ (80009b0 <UART4_DMA_Config+0x98>)
 8000966:	f7ff ff46 	bl	80007f6 <LL_USART_EnableIT_TC>

	// RX
	LL_DMA_SetPeriphAddress(DMA1, LL_DMA_STREAM_2, LL_USART_DMA_GetRegAddr(UART4));
 800096a:	4811      	ldr	r0, [pc, #68]	@ (80009b0 <UART4_DMA_Config+0x98>)
 800096c:	f7ff ffac 	bl	80008c8 <LL_USART_DMA_GetRegAddr>
 8000970:	4603      	mov	r3, r0
 8000972:	461a      	mov	r2, r3
 8000974:	2102      	movs	r1, #2
 8000976:	480f      	ldr	r0, [pc, #60]	@ (80009b4 <UART4_DMA_Config+0x9c>)
 8000978:	f7ff feac 	bl	80006d4 <LL_DMA_SetPeriphAddress>
	LL_DMA_SetMemoryAddress(DMA1, LL_DMA_STREAM_2, (uint32_t)Status_Packet_Array);
 800097c:	4b0f      	ldr	r3, [pc, #60]	@ (80009bc <UART4_DMA_Config+0xa4>)
 800097e:	461a      	mov	r2, r3
 8000980:	2102      	movs	r1, #2
 8000982:	480c      	ldr	r0, [pc, #48]	@ (80009b4 <UART4_DMA_Config+0x9c>)
 8000984:	f7ff fe8e 	bl	80006a4 <LL_DMA_SetMemoryAddress>
	LL_DMA_SetDataLength(DMA1, LL_DMA_STREAM_2, Status_packet_length + 4);
 8000988:	4b0d      	ldr	r3, [pc, #52]	@ (80009c0 <UART4_DMA_Config+0xa8>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	3304      	adds	r3, #4
 800098e:	461a      	mov	r2, r3
 8000990:	2102      	movs	r1, #2
 8000992:	4808      	ldr	r0, [pc, #32]	@ (80009b4 <UART4_DMA_Config+0x9c>)
 8000994:	f7ff fe62 	bl	800065c <LL_DMA_SetDataLength>

	LL_USART_EnableDMAReq_RX(UART4);
 8000998:	4805      	ldr	r0, [pc, #20]	@ (80009b0 <UART4_DMA_Config+0x98>)
 800099a:	f7ff ff4f 	bl	800083c <LL_USART_EnableDMAReq_RX>

	LL_DMA_ClearFlag_TC2(DMA1);
 800099e:	4805      	ldr	r0, [pc, #20]	@ (80009b4 <UART4_DMA_Config+0x9c>)
 80009a0:	f7ff febe 	bl	8000720 <LL_DMA_ClearFlag_TC2>

	LL_DMA_EnableIT_TC(DMA1, LL_DMA_STREAM_2);
 80009a4:	2102      	movs	r1, #2
 80009a6:	4803      	ldr	r0, [pc, #12]	@ (80009b4 <UART4_DMA_Config+0x9c>)
 80009a8:	f7ff fee4 	bl	8000774 <LL_DMA_EnableIT_TC>

}
 80009ac:	bf00      	nop
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	40004c00 	.word	0x40004c00
 80009b4:	40026000 	.word	0x40026000
 80009b8:	20000004 	.word	0x20000004
 80009bc:	200003a8 	.word	0x200003a8
 80009c0:	200003a4 	.word	0x200003a4

080009c4 <USART6_DMA_Config>:

    LL_DMA_EnableIT_TC(DMA1, LL_DMA_STREAM_2);  // 傳輸完成中斷
    NVIC_SetPriority(DMA1_Stream2_IRQn, 0);
    NVIC_EnableIRQ(DMA1_Stream2_IRQn);
}
void USART6_DMA_Config() {
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
	// TX
	LL_DMA_SetPeriphAddress(DMA2, LL_DMA_STREAM_6, LL_USART_DMA_GetRegAddr(USART6));
 80009c8:	4824      	ldr	r0, [pc, #144]	@ (8000a5c <USART6_DMA_Config+0x98>)
 80009ca:	f7ff ff7d 	bl	80008c8 <LL_USART_DMA_GetRegAddr>
 80009ce:	4603      	mov	r3, r0
 80009d0:	461a      	mov	r2, r3
 80009d2:	2106      	movs	r1, #6
 80009d4:	4822      	ldr	r0, [pc, #136]	@ (8000a60 <USART6_DMA_Config+0x9c>)
 80009d6:	f7ff fe7d 	bl	80006d4 <LL_DMA_SetPeriphAddress>
	LL_DMA_SetMemoryAddress(DMA2, LL_DMA_STREAM_6, (uint32_t)Instruction_Packet_Array);
 80009da:	4b22      	ldr	r3, [pc, #136]	@ (8000a64 <USART6_DMA_Config+0xa0>)
 80009dc:	461a      	mov	r2, r3
 80009de:	2106      	movs	r1, #6
 80009e0:	481f      	ldr	r0, [pc, #124]	@ (8000a60 <USART6_DMA_Config+0x9c>)
 80009e2:	f7ff fe5f 	bl	80006a4 <LL_DMA_SetMemoryAddress>
	LL_DMA_SetDataLength(DMA2, LL_DMA_STREAM_6, Instruction_Packet_Array[5] + 7);
 80009e6:	4b1f      	ldr	r3, [pc, #124]	@ (8000a64 <USART6_DMA_Config+0xa0>)
 80009e8:	795b      	ldrb	r3, [r3, #5]
 80009ea:	3307      	adds	r3, #7
 80009ec:	461a      	mov	r2, r3
 80009ee:	2106      	movs	r1, #6
 80009f0:	481b      	ldr	r0, [pc, #108]	@ (8000a60 <USART6_DMA_Config+0x9c>)
 80009f2:	f7ff fe33 	bl	800065c <LL_DMA_SetDataLength>

	LL_USART_EnableDMAReq_TX(USART6);
 80009f6:	4819      	ldr	r0, [pc, #100]	@ (8000a5c <USART6_DMA_Config+0x98>)
 80009f8:	f7ff ff43 	bl	8000882 <LL_USART_EnableDMAReq_TX>

	LL_DMA_ClearFlag_TC6(DMA2);
 80009fc:	4818      	ldr	r0, [pc, #96]	@ (8000a60 <USART6_DMA_Config+0x9c>)
 80009fe:	f7ff feaa 	bl	8000756 <LL_DMA_ClearFlag_TC6>
	LL_USART_ClearFlag_TC(USART6);
 8000a02:	4816      	ldr	r0, [pc, #88]	@ (8000a5c <USART6_DMA_Config+0x98>)
 8000a04:	f7ff fee9 	bl	80007da <LL_USART_ClearFlag_TC>

	LL_DMA_EnableIT_TC(DMA2, LL_DMA_STREAM_6);
 8000a08:	2106      	movs	r1, #6
 8000a0a:	4815      	ldr	r0, [pc, #84]	@ (8000a60 <USART6_DMA_Config+0x9c>)
 8000a0c:	f7ff feb2 	bl	8000774 <LL_DMA_EnableIT_TC>
	LL_USART_EnableIT_TC(USART6);
 8000a10:	4812      	ldr	r0, [pc, #72]	@ (8000a5c <USART6_DMA_Config+0x98>)
 8000a12:	f7ff fef0 	bl	80007f6 <LL_USART_EnableIT_TC>

	// RX
	LL_DMA_SetPeriphAddress(DMA2, LL_DMA_STREAM_1, LL_USART_DMA_GetRegAddr(USART6));
 8000a16:	4811      	ldr	r0, [pc, #68]	@ (8000a5c <USART6_DMA_Config+0x98>)
 8000a18:	f7ff ff56 	bl	80008c8 <LL_USART_DMA_GetRegAddr>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	461a      	mov	r2, r3
 8000a20:	2101      	movs	r1, #1
 8000a22:	480f      	ldr	r0, [pc, #60]	@ (8000a60 <USART6_DMA_Config+0x9c>)
 8000a24:	f7ff fe56 	bl	80006d4 <LL_DMA_SetPeriphAddress>
	LL_DMA_SetMemoryAddress(DMA2, LL_DMA_STREAM_1, (uint32_t)Status_Packet_Array);
 8000a28:	4b0f      	ldr	r3, [pc, #60]	@ (8000a68 <USART6_DMA_Config+0xa4>)
 8000a2a:	461a      	mov	r2, r3
 8000a2c:	2101      	movs	r1, #1
 8000a2e:	480c      	ldr	r0, [pc, #48]	@ (8000a60 <USART6_DMA_Config+0x9c>)
 8000a30:	f7ff fe38 	bl	80006a4 <LL_DMA_SetMemoryAddress>
	LL_DMA_SetDataLength(DMA2, LL_DMA_STREAM_1, Status_packet_length + 4);
 8000a34:	4b0d      	ldr	r3, [pc, #52]	@ (8000a6c <USART6_DMA_Config+0xa8>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	3304      	adds	r3, #4
 8000a3a:	461a      	mov	r2, r3
 8000a3c:	2101      	movs	r1, #1
 8000a3e:	4808      	ldr	r0, [pc, #32]	@ (8000a60 <USART6_DMA_Config+0x9c>)
 8000a40:	f7ff fe0c 	bl	800065c <LL_DMA_SetDataLength>

	LL_USART_EnableDMAReq_RX(USART6);
 8000a44:	4805      	ldr	r0, [pc, #20]	@ (8000a5c <USART6_DMA_Config+0x98>)
 8000a46:	f7ff fef9 	bl	800083c <LL_USART_EnableDMAReq_RX>

	LL_DMA_ClearFlag_TC1(DMA2);
 8000a4a:	4805      	ldr	r0, [pc, #20]	@ (8000a60 <USART6_DMA_Config+0x9c>)
 8000a4c:	f7ff fe5a 	bl	8000704 <LL_DMA_ClearFlag_TC1>

	LL_DMA_EnableIT_TC(DMA2, LL_DMA_STREAM_1);
 8000a50:	2101      	movs	r1, #1
 8000a52:	4803      	ldr	r0, [pc, #12]	@ (8000a60 <USART6_DMA_Config+0x9c>)
 8000a54:	f7ff fe8e 	bl	8000774 <LL_DMA_EnableIT_TC>

}
 8000a58:	bf00      	nop
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	40011400 	.word	0x40011400
 8000a60:	40026400 	.word	0x40026400
 8000a64:	20000004 	.word	0x20000004
 8000a68:	200003a8 	.word	0x200003a8
 8000a6c:	200003a4 	.word	0x200003a4

08000a70 <transmitInstructionPacket4>:
	for(int i = 0; i < 15; i++)
		printf("%x, ", debug_Status_Packet_Array[i]);
	printf("\r\nyou recieved!\r\n");
}

void transmitInstructionPacket4(void) {  // Transmit instruction packet to Dynamixel
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
	dynamixel_Ready = 0;
 8000a76:	4b28      	ldr	r3, [pc, #160]	@ (8000b18 <transmitInstructionPacket4+0xa8>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	701a      	strb	r2, [r3, #0]
	 // 1. Disable DMA Stream (先停)
	 LL_DMA_DisableStream(DMA1, LL_DMA_STREAM_4);
 8000a7c:	2104      	movs	r1, #4
 8000a7e:	4827      	ldr	r0, [pc, #156]	@ (8000b1c <transmitInstructionPacket4+0xac>)
 8000a80:	f7ff fdcc 	bl	800061c <LL_DMA_DisableStream>
	 // 2. 設置 DMA memory 與 data length
	 LL_DMA_SetMemoryAddress(DMA1, LL_DMA_STREAM_4, (uint32_t)Instruction_Packet_Array);
 8000a84:	4b26      	ldr	r3, [pc, #152]	@ (8000b20 <transmitInstructionPacket4+0xb0>)
 8000a86:	461a      	mov	r2, r3
 8000a88:	2104      	movs	r1, #4
 8000a8a:	4824      	ldr	r0, [pc, #144]	@ (8000b1c <transmitInstructionPacket4+0xac>)
 8000a8c:	f7ff fe0a 	bl	80006a4 <LL_DMA_SetMemoryAddress>
	 LL_DMA_SetDataLength(DMA1, LL_DMA_STREAM_4, Instruction_Packet_Array[5] + 7);
 8000a90:	4b23      	ldr	r3, [pc, #140]	@ (8000b20 <transmitInstructionPacket4+0xb0>)
 8000a92:	795b      	ldrb	r3, [r3, #5]
 8000a94:	3307      	adds	r3, #7
 8000a96:	461a      	mov	r2, r3
 8000a98:	2104      	movs	r1, #4
 8000a9a:	4820      	ldr	r0, [pc, #128]	@ (8000b1c <transmitInstructionPacket4+0xac>)
 8000a9c:	f7ff fdde 	bl	800065c <LL_DMA_SetDataLength>
	 // 3. Enable DMA Stream again
	 LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_4);
 8000aa0:	2104      	movs	r1, #4
 8000aa2:	481e      	ldr	r0, [pc, #120]	@ (8000b1c <transmitInstructionPacket4+0xac>)
 8000aa4:	f7ff fd9a 	bl	80005dc <LL_DMA_EnableStream>
	 LL_USART_EnableDMAReq_TX(UART4);  // 確保 USART TX DMA 也啟用
 8000aa8:	481e      	ldr	r0, [pc, #120]	@ (8000b24 <transmitInstructionPacket4+0xb4>)
 8000aaa:	f7ff feea 	bl	8000882 <LL_USART_EnableDMAReq_TX>
	#if USE_THREE_STATE_GATE == 1
		LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_4);
 8000aae:	2110      	movs	r1, #16
 8000ab0:	481d      	ldr	r0, [pc, #116]	@ (8000b28 <transmitInstructionPacket4+0xb8>)
 8000ab2:	f7ff ff22 	bl	80008fa <LL_GPIO_SetOutputPin>
		printf("1\r\n");
 8000ab6:	481d      	ldr	r0, [pc, #116]	@ (8000b2c <transmitInstructionPacket4+0xbc>)
 8000ab8:	f003 fae8 	bl	800408c <puts>
		printf("TX Packet: ");
 8000abc:	481c      	ldr	r0, [pc, #112]	@ (8000b30 <transmitInstructionPacket4+0xc0>)
 8000abe:	f003 fa7d 	bl	8003fbc <iprintf>
		for (int i = 0; i <Instruction_Packet_Array[5] + 7; i++) {
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	607b      	str	r3, [r7, #4]
 8000ac6:	e00a      	b.n	8000ade <transmitInstructionPacket4+0x6e>
			printf("%02X ", Instruction_Packet_Array[i]);
 8000ac8:	4a15      	ldr	r2, [pc, #84]	@ (8000b20 <transmitInstructionPacket4+0xb0>)
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	4413      	add	r3, r2
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4818      	ldr	r0, [pc, #96]	@ (8000b34 <transmitInstructionPacket4+0xc4>)
 8000ad4:	f003 fa72 	bl	8003fbc <iprintf>
		for (int i = 0; i <Instruction_Packet_Array[5] + 7; i++) {
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	3301      	adds	r3, #1
 8000adc:	607b      	str	r3, [r7, #4]
 8000ade:	4b10      	ldr	r3, [pc, #64]	@ (8000b20 <transmitInstructionPacket4+0xb0>)
 8000ae0:	795b      	ldrb	r3, [r3, #5]
 8000ae2:	3306      	adds	r3, #6
 8000ae4:	687a      	ldr	r2, [r7, #4]
 8000ae6:	429a      	cmp	r2, r3
 8000ae8:	ddee      	ble.n	8000ac8 <transmitInstructionPacket4+0x58>
		}
		printf("\r\n");
 8000aea:	4813      	ldr	r0, [pc, #76]	@ (8000b38 <transmitInstructionPacket4+0xc8>)
 8000aec:	f003 face 	bl	800408c <puts>
	#else
		LL_USART_SetTransferDirection(UART4, LL_USART_DIRECTION_TX);
		printf("2\r\n");
	#endif
		printf("3\r\n");
 8000af0:	4812      	ldr	r0, [pc, #72]	@ (8000b3c <transmitInstructionPacket4+0xcc>)
 8000af2:	f003 facb 	bl	800408c <puts>
		LL_DMA_SetDataLength(DMA1, LL_DMA_STREAM_4, Instruction_Packet_Array[5]+7); // +7 includes : FF FF FD 00 ID LEN1 LEN2
 8000af6:	4b0a      	ldr	r3, [pc, #40]	@ (8000b20 <transmitInstructionPacket4+0xb0>)
 8000af8:	795b      	ldrb	r3, [r3, #5]
 8000afa:	3307      	adds	r3, #7
 8000afc:	461a      	mov	r2, r3
 8000afe:	2104      	movs	r1, #4
 8000b00:	4806      	ldr	r0, [pc, #24]	@ (8000b1c <transmitInstructionPacket4+0xac>)
 8000b02:	f7ff fdab 	bl	800065c <LL_DMA_SetDataLength>
		LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_4);
 8000b06:	2104      	movs	r1, #4
 8000b08:	4804      	ldr	r0, [pc, #16]	@ (8000b1c <transmitInstructionPacket4+0xac>)
 8000b0a:	f7ff fd67 	bl	80005dc <LL_DMA_EnableStream>
}
 8000b0e:	bf00      	nop
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	20000000 	.word	0x20000000
 8000b1c:	40026000 	.word	0x40026000
 8000b20:	20000004 	.word	0x20000004
 8000b24:	40004c00 	.word	0x40004c00
 8000b28:	40020000 	.word	0x40020000
 8000b2c:	08004d98 	.word	0x08004d98
 8000b30:	08004d9c 	.word	0x08004d9c
 8000b34:	08004da8 	.word	0x08004da8
 8000b38:	08004db0 	.word	0x08004db0
 8000b3c:	08004db4 	.word	0x08004db4

08000b40 <readStatusPacket4>:
		printf("3\r\n");
		LL_DMA_SetDataLength(DMA2, LL_DMA_STREAM_6, Instruction_Packet_Array[5]+7); // +7 includes : FF FF FD 00 ID LEN1 LEN2
		LL_DMA_EnableStream(DMA2, LL_DMA_STREAM_6);
}

void readStatusPacket4(void) {
 8000b40:	b590      	push	{r4, r7, lr}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < Status_packet_length + 4; i++) {
 8000b46:	2300      	movs	r3, #0
 8000b48:	71fb      	strb	r3, [r7, #7]
 8000b4a:	e014      	b.n	8000b76 <readStatusPacket4+0x36>
		while(LL_USART_IsActiveFlag_RXNE(UART4) == RESET) {
 8000b4c:	bf00      	nop
 8000b4e:	4810      	ldr	r0, [pc, #64]	@ (8000b90 <readStatusPacket4+0x50>)
 8000b50:	f7ff fe30 	bl	80007b4 <LL_USART_IsActiveFlag_RXNE>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d0f9      	beq.n	8000b4e <readStatusPacket4+0xe>
		}
		printf("read\r\n");
 8000b5a:	480e      	ldr	r0, [pc, #56]	@ (8000b94 <readStatusPacket4+0x54>)
 8000b5c:	f003 fa96 	bl	800408c <puts>
		Status_Packet_Array[i] = LL_USART_ReceiveData8(UART4);
 8000b60:	79fc      	ldrb	r4, [r7, #7]
 8000b62:	480b      	ldr	r0, [pc, #44]	@ (8000b90 <readStatusPacket4+0x50>)
 8000b64:	f7ff febc 	bl	80008e0 <LL_USART_ReceiveData8>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b98 <readStatusPacket4+0x58>)
 8000b6e:	551a      	strb	r2, [r3, r4]
	for(uint8_t i = 0; i < Status_packet_length + 4; i++) {
 8000b70:	79fb      	ldrb	r3, [r7, #7]
 8000b72:	3301      	adds	r3, #1
 8000b74:	71fb      	strb	r3, [r7, #7]
 8000b76:	79fa      	ldrb	r2, [r7, #7]
 8000b78:	4b08      	ldr	r3, [pc, #32]	@ (8000b9c <readStatusPacket4+0x5c>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	3304      	adds	r3, #4
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	d3e4      	bcc.n	8000b4c <readStatusPacket4+0xc>
	}
	dynamixel_Ready = 1;
 8000b82:	4b07      	ldr	r3, [pc, #28]	@ (8000ba0 <readStatusPacket4+0x60>)
 8000b84:	2201      	movs	r2, #1
 8000b86:	701a      	strb	r2, [r3, #0]
}
 8000b88:	bf00      	nop
 8000b8a:	370c      	adds	r7, #12
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd90      	pop	{r4, r7, pc}
 8000b90:	40004c00 	.word	0x40004c00
 8000b94:	08004db8 	.word	0x08004db8
 8000b98:	200003a8 	.word	0x200003a8
 8000b9c:	200003a4 	.word	0x200003a4
 8000ba0:	20000000 	.word	0x20000000

08000ba4 <readStatusPacket_pos_DMA>:
		Status_Packet_Array[i] = LL_USART_ReceiveData8(USART6);
	}
	dynamixel_Ready = 1;
}

void readStatusPacket_pos_DMA(int32_t* position) {
 8000ba4:	b480      	push	{r7}
 8000ba6:	b083      	sub	sp, #12
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
	if(Status_Packet_Array[8] == 0) {   //確認錯誤碼
 8000bac:	4b0f      	ldr	r3, [pc, #60]	@ (8000bec <readStatusPacket_pos_DMA+0x48>)
 8000bae:	7a1b      	ldrb	r3, [r3, #8]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d114      	bne.n	8000bde <readStatusPacket_pos_DMA+0x3a>
		position[Status_Packet_Array[4]] = Status_Packet_Array[12] << 24 | Status_Packet_Array[11] << 16 | Status_Packet_Array[10] << 8
 8000bb4:	4b0d      	ldr	r3, [pc, #52]	@ (8000bec <readStatusPacket_pos_DMA+0x48>)
 8000bb6:	7b1b      	ldrb	r3, [r3, #12]
 8000bb8:	061a      	lsls	r2, r3, #24
 8000bba:	4b0c      	ldr	r3, [pc, #48]	@ (8000bec <readStatusPacket_pos_DMA+0x48>)
 8000bbc:	7adb      	ldrb	r3, [r3, #11]
 8000bbe:	041b      	lsls	r3, r3, #16
 8000bc0:	431a      	orrs	r2, r3
 8000bc2:	4b0a      	ldr	r3, [pc, #40]	@ (8000bec <readStatusPacket_pos_DMA+0x48>)
 8000bc4:	7a9b      	ldrb	r3, [r3, #10]
 8000bc6:	021b      	lsls	r3, r3, #8
 8000bc8:	431a      	orrs	r2, r3
			| Status_Packet_Array[9];
 8000bca:	4b08      	ldr	r3, [pc, #32]	@ (8000bec <readStatusPacket_pos_DMA+0x48>)
 8000bcc:	7a5b      	ldrb	r3, [r3, #9]
 8000bce:	4618      	mov	r0, r3
		position[Status_Packet_Array[4]] = Status_Packet_Array[12] << 24 | Status_Packet_Array[11] << 16 | Status_Packet_Array[10] << 8
 8000bd0:	4b06      	ldr	r3, [pc, #24]	@ (8000bec <readStatusPacket_pos_DMA+0x48>)
 8000bd2:	791b      	ldrb	r3, [r3, #4]
 8000bd4:	009b      	lsls	r3, r3, #2
 8000bd6:	6879      	ldr	r1, [r7, #4]
 8000bd8:	440b      	add	r3, r1
			| Status_Packet_Array[9];
 8000bda:	4302      	orrs	r2, r0
		position[Status_Packet_Array[4]] = Status_Packet_Array[12] << 24 | Status_Packet_Array[11] << 16 | Status_Packet_Array[10] << 8
 8000bdc:	601a      	str	r2, [r3, #0]
	}
}
 8000bde:	bf00      	nop
 8000be0:	370c      	adds	r7, #12
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	200003a8 	.word	0x200003a8

08000bf0 <TorqueEnable>:
}

//-------------------------------------------------------------------------------------------------------------------------------
// RAM AREA

uint8_t TorqueEnable(uint8_t ID, _Bool Status) {
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b084      	sub	sp, #16
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	460a      	mov	r2, r1
 8000bfa:	71fb      	strb	r3, [r7, #7]
 8000bfc:	4613      	mov	r3, r2
 8000bfe:	71bb      	strb	r3, [r7, #6]
	/*
	 Must Enable it before any motion(Velocity or Position)
	 When it is enabled, EEROM will be locked.
	 */
	while(dynamixel_Ready != 1) {
 8000c00:	bf00      	nop
 8000c02:	4b30      	ldr	r3, [pc, #192]	@ (8000cc4 <TorqueEnable+0xd4>)
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d1fb      	bne.n	8000c02 <TorqueEnable+0x12>
	}
	Instruction_Packet_Array[4] = ID;
 8000c0a:	4a2f      	ldr	r2, [pc, #188]	@ (8000cc8 <TorqueEnable+0xd8>)
 8000c0c:	79fb      	ldrb	r3, [r7, #7]
 8000c0e:	7113      	strb	r3, [r2, #4]
	Instruction_Packet_Array[5] = 0x06;
 8000c10:	4b2d      	ldr	r3, [pc, #180]	@ (8000cc8 <TorqueEnable+0xd8>)
 8000c12:	2206      	movs	r2, #6
 8000c14:	715a      	strb	r2, [r3, #5]
	Instruction_Packet_Array[6] = 0x00;
 8000c16:	4b2c      	ldr	r3, [pc, #176]	@ (8000cc8 <TorqueEnable+0xd8>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	719a      	strb	r2, [r3, #6]
	Instruction_Packet_Array[7] = COMMAND_WRITE_DATA;
 8000c1c:	4b2a      	ldr	r3, [pc, #168]	@ (8000cc8 <TorqueEnable+0xd8>)
 8000c1e:	2203      	movs	r2, #3
 8000c20:	71da      	strb	r2, [r3, #7]
	Instruction_Packet_Array[8] = RAM_TORQUE_ENABLE;
 8000c22:	4b29      	ldr	r3, [pc, #164]	@ (8000cc8 <TorqueEnable+0xd8>)
 8000c24:	2240      	movs	r2, #64	@ 0x40
 8000c26:	721a      	strb	r2, [r3, #8]
	Instruction_Packet_Array[9] = 0x00;
 8000c28:	4b27      	ldr	r3, [pc, #156]	@ (8000cc8 <TorqueEnable+0xd8>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	725a      	strb	r2, [r3, #9]
	Instruction_Packet_Array[10] = Status;
 8000c2e:	79ba      	ldrb	r2, [r7, #6]
 8000c30:	4b25      	ldr	r3, [pc, #148]	@ (8000cc8 <TorqueEnable+0xd8>)
 8000c32:	729a      	strb	r2, [r3, #10]

	uint16_t length = (Instruction_Packet_Array[6] << 8) | Instruction_Packet_Array[5]; // 合成完整長度
 8000c34:	4b24      	ldr	r3, [pc, #144]	@ (8000cc8 <TorqueEnable+0xd8>)
 8000c36:	799b      	ldrb	r3, [r3, #6]
 8000c38:	b21b      	sxth	r3, r3
 8000c3a:	021b      	lsls	r3, r3, #8
 8000c3c:	b21a      	sxth	r2, r3
 8000c3e:	4b22      	ldr	r3, [pc, #136]	@ (8000cc8 <TorqueEnable+0xd8>)
 8000c40:	795b      	ldrb	r3, [r3, #5]
 8000c42:	b21b      	sxth	r3, r3
 8000c44:	4313      	orrs	r3, r2
 8000c46:	b21b      	sxth	r3, r3
 8000c48:	81fb      	strh	r3, [r7, #14]
	uint16_t crc_length = length + 3 ;
 8000c4a:	89fb      	ldrh	r3, [r7, #14]
 8000c4c:	3303      	adds	r3, #3
 8000c4e:	81bb      	strh	r3, [r7, #12]
	crc = update_crc(&Instruction_Packet_Array[4], crc_length);
 8000c50:	89bb      	ldrh	r3, [r7, #12]
 8000c52:	4619      	mov	r1, r3
 8000c54:	481d      	ldr	r0, [pc, #116]	@ (8000ccc <TorqueEnable+0xdc>)
 8000c56:	f000 f925 	bl	8000ea4 <update_crc>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	461a      	mov	r2, r3
 8000c5e:	4b1c      	ldr	r3, [pc, #112]	@ (8000cd0 <TorqueEnable+0xe0>)
 8000c60:	801a      	strh	r2, [r3, #0]

	Instruction_Packet_Array[11] = (uint8_t)(crc & 0x00FF);
 8000c62:	4b1b      	ldr	r3, [pc, #108]	@ (8000cd0 <TorqueEnable+0xe0>)
 8000c64:	881b      	ldrh	r3, [r3, #0]
 8000c66:	b2da      	uxtb	r2, r3
 8000c68:	4b17      	ldr	r3, [pc, #92]	@ (8000cc8 <TorqueEnable+0xd8>)
 8000c6a:	72da      	strb	r2, [r3, #11]
	Instruction_Packet_Array[12] = (uint8_t)((crc >> 8) & 0x00FF);
 8000c6c:	4b18      	ldr	r3, [pc, #96]	@ (8000cd0 <TorqueEnable+0xe0>)
 8000c6e:	881b      	ldrh	r3, [r3, #0]
 8000c70:	0a1b      	lsrs	r3, r3, #8
 8000c72:	b29b      	uxth	r3, r3
 8000c74:	b2da      	uxtb	r2, r3
 8000c76:	4b14      	ldr	r3, [pc, #80]	@ (8000cc8 <TorqueEnable+0xd8>)
 8000c78:	731a      	strb	r2, [r3, #12]

	Status_packet_length = 7; // ID(1) + LEN(2) + INS(1) + ERR(1) + CRC(2)
 8000c7a:	4b16      	ldr	r3, [pc, #88]	@ (8000cd4 <TorqueEnable+0xe4>)
 8000c7c:	2207      	movs	r2, #7
 8000c7e:	601a      	str	r2, [r3, #0]

	if(ID == 0XFE || Status_Return_Level != ALL) {
 8000c80:	79fb      	ldrb	r3, [r7, #7]
 8000c82:	2bfe      	cmp	r3, #254	@ 0xfe
 8000c84:	d003      	beq.n	8000c8e <TorqueEnable+0x9e>
 8000c86:	4b14      	ldr	r3, [pc, #80]	@ (8000cd8 <TorqueEnable+0xe8>)
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	2b02      	cmp	r3, #2
 8000c8c:	d006      	beq.n	8000c9c <TorqueEnable+0xac>
		Packet_Return = 0;
 8000c8e:	4b13      	ldr	r3, [pc, #76]	@ (8000cdc <TorqueEnable+0xec>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	701a      	strb	r2, [r3, #0]
		transmitInstructionPacket4();
 8000c94:	f7ff feec 	bl	8000a70 <transmitInstructionPacket4>
		return (0x00);
 8000c98:	2300      	movs	r3, #0
 8000c9a:	e00e      	b.n	8000cba <TorqueEnable+0xca>
	}
	else {
		Packet_Return = 1;
 8000c9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000cdc <TorqueEnable+0xec>)
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	701a      	strb	r2, [r3, #0]
		transmitInstructionPacket4();
 8000ca2:	f7ff fee5 	bl	8000a70 <transmitInstructionPacket4>
		readStatusPacket4();
 8000ca6:	f7ff ff4b 	bl	8000b40 <readStatusPacket4>
		if(Status_Packet_Array[8] == 0)
 8000caa:	4b0d      	ldr	r3, [pc, #52]	@ (8000ce0 <TorqueEnable+0xf0>)
 8000cac:	7a1b      	ldrb	r3, [r3, #8]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d101      	bne.n	8000cb6 <TorqueEnable+0xc6>
			return (0x00);
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e001      	b.n	8000cba <TorqueEnable+0xca>
		else
			return (Status_Packet_Array[8] | 0xF000);
 8000cb6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce0 <TorqueEnable+0xf0>)
 8000cb8:	7a1b      	ldrb	r3, [r3, #8]
	}
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3710      	adds	r7, #16
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	20000000 	.word	0x20000000
 8000cc8:	20000004 	.word	0x20000004
 8000ccc:	20000008 	.word	0x20000008
 8000cd0:	200003c2 	.word	0x200003c2
 8000cd4:	200003a4 	.word	0x200003a4
 8000cd8:	20000002 	.word	0x20000002
 8000cdc:	20000001 	.word	0x20000001
 8000ce0:	200003a8 	.word	0x200003a8

08000ce4 <SyncLED_Disable>:

	Packet_Return = 0;
	transmitInstructionPacket6();
}

void SyncLED_Disable(uint8_t n, uint8_t *ID_list) {
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b084      	sub	sp, #16
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	4603      	mov	r3, r0
 8000cec:	6039      	str	r1, [r7, #0]
 8000cee:	71fb      	strb	r3, [r7, #7]
	while(dynamixel_Ready != 1) {
 8000cf0:	bf00      	nop
 8000cf2:	4b30      	ldr	r3, [pc, #192]	@ (8000db4 <SyncLED_Disable+0xd0>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	2b01      	cmp	r3, #1
 8000cf8:	d1fb      	bne.n	8000cf2 <SyncLED_Disable+0xe>
	}

	Instruction_Packet_Array[4] = 0xFE;
 8000cfa:	4b2f      	ldr	r3, [pc, #188]	@ (8000db8 <SyncLED_Disable+0xd4>)
 8000cfc:	22fe      	movs	r2, #254	@ 0xfe
 8000cfe:	711a      	strb	r2, [r3, #4]
	Instruction_Packet_Array[5] = 2 * n + 7;  // total data frame length (L+1)*n+7 (L is data length)
 8000d00:	79fb      	ldrb	r3, [r7, #7]
 8000d02:	005b      	lsls	r3, r3, #1
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	3307      	adds	r3, #7
 8000d08:	b2da      	uxtb	r2, r3
 8000d0a:	4b2b      	ldr	r3, [pc, #172]	@ (8000db8 <SyncLED_Disable+0xd4>)
 8000d0c:	715a      	strb	r2, [r3, #5]
	Instruction_Packet_Array[6] = 0x00;
 8000d0e:	4b2a      	ldr	r3, [pc, #168]	@ (8000db8 <SyncLED_Disable+0xd4>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	719a      	strb	r2, [r3, #6]
	Instruction_Packet_Array[7] = COMMAND_SYNC_WRITE;
 8000d14:	4b28      	ldr	r3, [pc, #160]	@ (8000db8 <SyncLED_Disable+0xd4>)
 8000d16:	2283      	movs	r2, #131	@ 0x83
 8000d18:	71da      	strb	r2, [r3, #7]
	Instruction_Packet_Array[8] = RAM_LED;
 8000d1a:	4b27      	ldr	r3, [pc, #156]	@ (8000db8 <SyncLED_Disable+0xd4>)
 8000d1c:	2241      	movs	r2, #65	@ 0x41
 8000d1e:	721a      	strb	r2, [r3, #8]
	Instruction_Packet_Array[9] = 0x00;
 8000d20:	4b25      	ldr	r3, [pc, #148]	@ (8000db8 <SyncLED_Disable+0xd4>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	725a      	strb	r2, [r3, #9]
	Instruction_Packet_Array[10] = 0x01; // write data length(L)
 8000d26:	4b24      	ldr	r3, [pc, #144]	@ (8000db8 <SyncLED_Disable+0xd4>)
 8000d28:	2201      	movs	r2, #1
 8000d2a:	729a      	strb	r2, [r3, #10]
	Instruction_Packet_Array[11] = 0x00;
 8000d2c:	4b22      	ldr	r3, [pc, #136]	@ (8000db8 <SyncLED_Disable+0xd4>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	72da      	strb	r2, [r3, #11]
	for(uint8_t i = 1; i <= n; i++) {
 8000d32:	2301      	movs	r3, #1
 8000d34:	73fb      	strb	r3, [r7, #15]
 8000d36:	e012      	b.n	8000d5e <SyncLED_Disable+0x7a>
		Instruction_Packet_Array[2 * i + 10] = ID_list[i - 1];
 8000d38:	7bfb      	ldrb	r3, [r7, #15]
 8000d3a:	3b01      	subs	r3, #1
 8000d3c:	683a      	ldr	r2, [r7, #0]
 8000d3e:	441a      	add	r2, r3
 8000d40:	7bfb      	ldrb	r3, [r7, #15]
 8000d42:	3305      	adds	r3, #5
 8000d44:	005b      	lsls	r3, r3, #1
 8000d46:	7811      	ldrb	r1, [r2, #0]
 8000d48:	4a1b      	ldr	r2, [pc, #108]	@ (8000db8 <SyncLED_Disable+0xd4>)
 8000d4a:	54d1      	strb	r1, [r2, r3]
		Instruction_Packet_Array[2 * i + 11] = 0x00;
 8000d4c:	7bfb      	ldrb	r3, [r7, #15]
 8000d4e:	005b      	lsls	r3, r3, #1
 8000d50:	330b      	adds	r3, #11
 8000d52:	4a19      	ldr	r2, [pc, #100]	@ (8000db8 <SyncLED_Disable+0xd4>)
 8000d54:	2100      	movs	r1, #0
 8000d56:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 1; i <= n; i++) {
 8000d58:	7bfb      	ldrb	r3, [r7, #15]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	73fb      	strb	r3, [r7, #15]
 8000d5e:	7bfa      	ldrb	r2, [r7, #15]
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d9e8      	bls.n	8000d38 <SyncLED_Disable+0x54>
	}
	crc = update_crc(Instruction_Packet_Array, Instruction_Packet_Array[5] + 5);
 8000d66:	4b14      	ldr	r3, [pc, #80]	@ (8000db8 <SyncLED_Disable+0xd4>)
 8000d68:	795b      	ldrb	r3, [r3, #5]
 8000d6a:	3305      	adds	r3, #5
 8000d6c:	b29b      	uxth	r3, r3
 8000d6e:	4619      	mov	r1, r3
 8000d70:	4811      	ldr	r0, [pc, #68]	@ (8000db8 <SyncLED_Disable+0xd4>)
 8000d72:	f000 f897 	bl	8000ea4 <update_crc>
 8000d76:	4603      	mov	r3, r0
 8000d78:	461a      	mov	r2, r3
 8000d7a:	4b10      	ldr	r3, [pc, #64]	@ (8000dbc <SyncLED_Disable+0xd8>)
 8000d7c:	801a      	strh	r2, [r3, #0]

	Instruction_Packet_Array[2 * n + 12] = crc & 0x00FF;
 8000d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000dbc <SyncLED_Disable+0xd8>)
 8000d80:	881a      	ldrh	r2, [r3, #0]
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	3306      	adds	r3, #6
 8000d86:	005b      	lsls	r3, r3, #1
 8000d88:	b2d1      	uxtb	r1, r2
 8000d8a:	4a0b      	ldr	r2, [pc, #44]	@ (8000db8 <SyncLED_Disable+0xd4>)
 8000d8c:	54d1      	strb	r1, [r2, r3]
	Instruction_Packet_Array[2 * n + 13] = (crc >> 8) & 0x00FF;
 8000d8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000dbc <SyncLED_Disable+0xd8>)
 8000d90:	881b      	ldrh	r3, [r3, #0]
 8000d92:	0a1b      	lsrs	r3, r3, #8
 8000d94:	b29a      	uxth	r2, r3
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	005b      	lsls	r3, r3, #1
 8000d9a:	330d      	adds	r3, #13
 8000d9c:	b2d1      	uxtb	r1, r2
 8000d9e:	4a06      	ldr	r2, [pc, #24]	@ (8000db8 <SyncLED_Disable+0xd4>)
 8000da0:	54d1      	strb	r1, [r2, r3]

	Packet_Return = 0;
 8000da2:	4b07      	ldr	r3, [pc, #28]	@ (8000dc0 <SyncLED_Disable+0xdc>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	701a      	strb	r2, [r3, #0]
	transmitInstructionPacket4();
 8000da8:	f7ff fe62 	bl	8000a70 <transmitInstructionPacket4>
}
 8000dac:	bf00      	nop
 8000dae:	3710      	adds	r7, #16
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	20000000 	.word	0x20000000
 8000db8:	20000004 	.word	0x20000004
 8000dbc:	200003c2 	.word	0x200003c2
 8000dc0:	20000001 	.word	0x20000001

08000dc4 <SyncLED_Enable>:

void SyncLED_Enable(uint8_t n, uint8_t *ID_list) {
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	6039      	str	r1, [r7, #0]
 8000dce:	71fb      	strb	r3, [r7, #7]
	while(dynamixel_Ready != 1) {
 8000dd0:	bf00      	nop
 8000dd2:	4b30      	ldr	r3, [pc, #192]	@ (8000e94 <SyncLED_Enable+0xd0>)
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	2b01      	cmp	r3, #1
 8000dd8:	d1fb      	bne.n	8000dd2 <SyncLED_Enable+0xe>
	}
	Instruction_Packet_Array[4] = 0xFE;
 8000dda:	4b2f      	ldr	r3, [pc, #188]	@ (8000e98 <SyncLED_Enable+0xd4>)
 8000ddc:	22fe      	movs	r2, #254	@ 0xfe
 8000dde:	711a      	strb	r2, [r3, #4]
	Instruction_Packet_Array[5] = 2 * n + 7;  // total data frame length (L+1)*n+7 (L is data length)
 8000de0:	79fb      	ldrb	r3, [r7, #7]
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	3307      	adds	r3, #7
 8000de8:	b2da      	uxtb	r2, r3
 8000dea:	4b2b      	ldr	r3, [pc, #172]	@ (8000e98 <SyncLED_Enable+0xd4>)
 8000dec:	715a      	strb	r2, [r3, #5]
	Instruction_Packet_Array[6] = 0x00;
 8000dee:	4b2a      	ldr	r3, [pc, #168]	@ (8000e98 <SyncLED_Enable+0xd4>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	719a      	strb	r2, [r3, #6]
	Instruction_Packet_Array[7] = COMMAND_SYNC_WRITE;
 8000df4:	4b28      	ldr	r3, [pc, #160]	@ (8000e98 <SyncLED_Enable+0xd4>)
 8000df6:	2283      	movs	r2, #131	@ 0x83
 8000df8:	71da      	strb	r2, [r3, #7]
	Instruction_Packet_Array[8] = RAM_LED;
 8000dfa:	4b27      	ldr	r3, [pc, #156]	@ (8000e98 <SyncLED_Enable+0xd4>)
 8000dfc:	2241      	movs	r2, #65	@ 0x41
 8000dfe:	721a      	strb	r2, [r3, #8]
	Instruction_Packet_Array[9] = 0x00;
 8000e00:	4b25      	ldr	r3, [pc, #148]	@ (8000e98 <SyncLED_Enable+0xd4>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	725a      	strb	r2, [r3, #9]
	Instruction_Packet_Array[10] = 0x01; // write data length(L)
 8000e06:	4b24      	ldr	r3, [pc, #144]	@ (8000e98 <SyncLED_Enable+0xd4>)
 8000e08:	2201      	movs	r2, #1
 8000e0a:	729a      	strb	r2, [r3, #10]
	Instruction_Packet_Array[11] = 0x00;
 8000e0c:	4b22      	ldr	r3, [pc, #136]	@ (8000e98 <SyncLED_Enable+0xd4>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	72da      	strb	r2, [r3, #11]
	for(uint8_t i = 1; i <= n; i++) {
 8000e12:	2301      	movs	r3, #1
 8000e14:	73fb      	strb	r3, [r7, #15]
 8000e16:	e012      	b.n	8000e3e <SyncLED_Enable+0x7a>
		Instruction_Packet_Array[2 * i + 10] = ID_list[i - 1];
 8000e18:	7bfb      	ldrb	r3, [r7, #15]
 8000e1a:	3b01      	subs	r3, #1
 8000e1c:	683a      	ldr	r2, [r7, #0]
 8000e1e:	441a      	add	r2, r3
 8000e20:	7bfb      	ldrb	r3, [r7, #15]
 8000e22:	3305      	adds	r3, #5
 8000e24:	005b      	lsls	r3, r3, #1
 8000e26:	7811      	ldrb	r1, [r2, #0]
 8000e28:	4a1b      	ldr	r2, [pc, #108]	@ (8000e98 <SyncLED_Enable+0xd4>)
 8000e2a:	54d1      	strb	r1, [r2, r3]
		Instruction_Packet_Array[2 * i + 11] = 0x01;
 8000e2c:	7bfb      	ldrb	r3, [r7, #15]
 8000e2e:	005b      	lsls	r3, r3, #1
 8000e30:	330b      	adds	r3, #11
 8000e32:	4a19      	ldr	r2, [pc, #100]	@ (8000e98 <SyncLED_Enable+0xd4>)
 8000e34:	2101      	movs	r1, #1
 8000e36:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 1; i <= n; i++) {
 8000e38:	7bfb      	ldrb	r3, [r7, #15]
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	73fb      	strb	r3, [r7, #15]
 8000e3e:	7bfa      	ldrb	r2, [r7, #15]
 8000e40:	79fb      	ldrb	r3, [r7, #7]
 8000e42:	429a      	cmp	r2, r3
 8000e44:	d9e8      	bls.n	8000e18 <SyncLED_Enable+0x54>
	}
	crc = update_crc(Instruction_Packet_Array, Instruction_Packet_Array[5] + 5);
 8000e46:	4b14      	ldr	r3, [pc, #80]	@ (8000e98 <SyncLED_Enable+0xd4>)
 8000e48:	795b      	ldrb	r3, [r3, #5]
 8000e4a:	3305      	adds	r3, #5
 8000e4c:	b29b      	uxth	r3, r3
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4811      	ldr	r0, [pc, #68]	@ (8000e98 <SyncLED_Enable+0xd4>)
 8000e52:	f000 f827 	bl	8000ea4 <update_crc>
 8000e56:	4603      	mov	r3, r0
 8000e58:	461a      	mov	r2, r3
 8000e5a:	4b10      	ldr	r3, [pc, #64]	@ (8000e9c <SyncLED_Enable+0xd8>)
 8000e5c:	801a      	strh	r2, [r3, #0]

	Instruction_Packet_Array[2 * n + 12] = crc & 0x00FF;
 8000e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e9c <SyncLED_Enable+0xd8>)
 8000e60:	881a      	ldrh	r2, [r3, #0]
 8000e62:	79fb      	ldrb	r3, [r7, #7]
 8000e64:	3306      	adds	r3, #6
 8000e66:	005b      	lsls	r3, r3, #1
 8000e68:	b2d1      	uxtb	r1, r2
 8000e6a:	4a0b      	ldr	r2, [pc, #44]	@ (8000e98 <SyncLED_Enable+0xd4>)
 8000e6c:	54d1      	strb	r1, [r2, r3]
	Instruction_Packet_Array[2 * n + 13] = (crc >> 8) & 0x00FF;
 8000e6e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e9c <SyncLED_Enable+0xd8>)
 8000e70:	881b      	ldrh	r3, [r3, #0]
 8000e72:	0a1b      	lsrs	r3, r3, #8
 8000e74:	b29a      	uxth	r2, r3
 8000e76:	79fb      	ldrb	r3, [r7, #7]
 8000e78:	005b      	lsls	r3, r3, #1
 8000e7a:	330d      	adds	r3, #13
 8000e7c:	b2d1      	uxtb	r1, r2
 8000e7e:	4a06      	ldr	r2, [pc, #24]	@ (8000e98 <SyncLED_Enable+0xd4>)
 8000e80:	54d1      	strb	r1, [r2, r3]

	Packet_Return = 0;
 8000e82:	4b07      	ldr	r3, [pc, #28]	@ (8000ea0 <SyncLED_Enable+0xdc>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	701a      	strb	r2, [r3, #0]
	transmitInstructionPacket4();
 8000e88:	f7ff fdf2 	bl	8000a70 <transmitInstructionPacket4>
}
 8000e8c:	bf00      	nop
 8000e8e:	3710      	adds	r7, #16
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	20000000 	.word	0x20000000
 8000e98:	20000004 	.word	0x20000004
 8000e9c:	200003c2 	.word	0x200003c2
 8000ea0:	20000001 	.word	0x20000001

08000ea4 <update_crc>:
	0x028A, 0x829B, 0x029E, 0x0294, 0x8291, 0x82B3, 0x02B6, 0x02BC, 0x82B9, 0x02A8, 0x82AD, 0x82A7, 0x02A2, 0x82E3, 0x02E6, 0x02EC, 0x82E9, 0x02F8,
	0x82FD, 0x82F7, 0x02F2, 0x02D0, 0x82D5, 0x82DF, 0x02DA, 0x82CB, 0x02CE, 0x02C4, 0x82C1, 0x8243, 0x0246, 0x024C, 0x8249, 0x0258, 0x825D, 0x8257,
	0x0252, 0x0270, 0x8275, 0x827F, 0x027A, 0x826B, 0x026E, 0x0264, 0x8261, 0x0220, 0x8225, 0x822F, 0x022A, 0x823B, 0x023E, 0x0234, 0x8231, 0x8213,
	0x0216, 0x021C, 0x8219, 0x0208, 0x820D, 0x8207, 0x0202 };

uint16_t update_crc(uint8_t* data_blk_ptr, uint16_t data_blk_size) {
 8000ea4:	b480      	push	{r7}
 8000ea6:	b085      	sub	sp, #20
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	460b      	mov	r3, r1
 8000eae:	807b      	strh	r3, [r7, #2]
	uint16_t crc_accum = 0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	81fb      	strh	r3, [r7, #14]
	uint16_t i, j;

	for(j = 0; j < data_blk_size; j++) {
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	81bb      	strh	r3, [r7, #12]
 8000eb8:	e019      	b.n	8000eee <update_crc+0x4a>
		i = ((uint16_t)(crc_accum >> 8) ^ data_blk_ptr[j]) & 0xFF;
 8000eba:	89fb      	ldrh	r3, [r7, #14]
 8000ebc:	0a1b      	lsrs	r3, r3, #8
 8000ebe:	b29b      	uxth	r3, r3
 8000ec0:	89ba      	ldrh	r2, [r7, #12]
 8000ec2:	6879      	ldr	r1, [r7, #4]
 8000ec4:	440a      	add	r2, r1
 8000ec6:	7812      	ldrb	r2, [r2, #0]
 8000ec8:	4053      	eors	r3, r2
 8000eca:	b29b      	uxth	r3, r3
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	817b      	strh	r3, [r7, #10]
		crc_accum = (crc_accum << 8) ^ crc_table[i];
 8000ed0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ed4:	021b      	lsls	r3, r3, #8
 8000ed6:	b21a      	sxth	r2, r3
 8000ed8:	897b      	ldrh	r3, [r7, #10]
 8000eda:	490a      	ldr	r1, [pc, #40]	@ (8000f04 <update_crc+0x60>)
 8000edc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000ee0:	b21b      	sxth	r3, r3
 8000ee2:	4053      	eors	r3, r2
 8000ee4:	b21b      	sxth	r3, r3
 8000ee6:	81fb      	strh	r3, [r7, #14]
	for(j = 0; j < data_blk_size; j++) {
 8000ee8:	89bb      	ldrh	r3, [r7, #12]
 8000eea:	3301      	adds	r3, #1
 8000eec:	81bb      	strh	r3, [r7, #12]
 8000eee:	89ba      	ldrh	r2, [r7, #12]
 8000ef0:	887b      	ldrh	r3, [r7, #2]
 8000ef2:	429a      	cmp	r2, r3
 8000ef4:	d3e1      	bcc.n	8000eba <update_crc+0x16>
	}

	return crc_accum;
 8000ef6:	89fb      	ldrh	r3, [r7, #14]
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3714      	adds	r7, #20
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr
 8000f04:	200000cc 	.word	0x200000cc

08000f08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f0c:	4b04      	ldr	r3, [pc, #16]	@ (8000f20 <__NVIC_GetPriorityGrouping+0x18>)
 8000f0e:	68db      	ldr	r3, [r3, #12]
 8000f10:	0a1b      	lsrs	r3, r3, #8
 8000f12:	f003 0307 	and.w	r3, r3, #7
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	e000ed00 	.word	0xe000ed00

08000f24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	db0b      	blt.n	8000f4e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f36:	79fb      	ldrb	r3, [r7, #7]
 8000f38:	f003 021f 	and.w	r2, r3, #31
 8000f3c:	4907      	ldr	r1, [pc, #28]	@ (8000f5c <__NVIC_EnableIRQ+0x38>)
 8000f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f42:	095b      	lsrs	r3, r3, #5
 8000f44:	2001      	movs	r0, #1
 8000f46:	fa00 f202 	lsl.w	r2, r0, r2
 8000f4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f4e:	bf00      	nop
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	e000e100 	.word	0xe000e100

08000f60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	4603      	mov	r3, r0
 8000f68:	6039      	str	r1, [r7, #0]
 8000f6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	db0a      	blt.n	8000f8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	b2da      	uxtb	r2, r3
 8000f78:	490c      	ldr	r1, [pc, #48]	@ (8000fac <__NVIC_SetPriority+0x4c>)
 8000f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7e:	0112      	lsls	r2, r2, #4
 8000f80:	b2d2      	uxtb	r2, r2
 8000f82:	440b      	add	r3, r1
 8000f84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f88:	e00a      	b.n	8000fa0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	b2da      	uxtb	r2, r3
 8000f8e:	4908      	ldr	r1, [pc, #32]	@ (8000fb0 <__NVIC_SetPriority+0x50>)
 8000f90:	79fb      	ldrb	r3, [r7, #7]
 8000f92:	f003 030f 	and.w	r3, r3, #15
 8000f96:	3b04      	subs	r3, #4
 8000f98:	0112      	lsls	r2, r2, #4
 8000f9a:	b2d2      	uxtb	r2, r2
 8000f9c:	440b      	add	r3, r1
 8000f9e:	761a      	strb	r2, [r3, #24]
}
 8000fa0:	bf00      	nop
 8000fa2:	370c      	adds	r7, #12
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr
 8000fac:	e000e100 	.word	0xe000e100
 8000fb0:	e000ed00 	.word	0xe000ed00

08000fb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b089      	sub	sp, #36	@ 0x24
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	60f8      	str	r0, [r7, #12]
 8000fbc:	60b9      	str	r1, [r7, #8]
 8000fbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	f003 0307 	and.w	r3, r3, #7
 8000fc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	f1c3 0307 	rsb	r3, r3, #7
 8000fce:	2b04      	cmp	r3, #4
 8000fd0:	bf28      	it	cs
 8000fd2:	2304      	movcs	r3, #4
 8000fd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	3304      	adds	r3, #4
 8000fda:	2b06      	cmp	r3, #6
 8000fdc:	d902      	bls.n	8000fe4 <NVIC_EncodePriority+0x30>
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	3b03      	subs	r3, #3
 8000fe2:	e000      	b.n	8000fe6 <NVIC_EncodePriority+0x32>
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fec:	69bb      	ldr	r3, [r7, #24]
 8000fee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff2:	43da      	mvns	r2, r3
 8000ff4:	68bb      	ldr	r3, [r7, #8]
 8000ff6:	401a      	ands	r2, r3
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ffc:	f04f 31ff 	mov.w	r1, #4294967295
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	fa01 f303 	lsl.w	r3, r1, r3
 8001006:	43d9      	mvns	r1, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800100c:	4313      	orrs	r3, r2
         );
}
 800100e:	4618      	mov	r0, r3
 8001010:	3724      	adds	r7, #36	@ 0x24
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
	...

0800101c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800101c:	b480      	push	{r7}
 800101e:	b085      	sub	sp, #20
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001024:	4b08      	ldr	r3, [pc, #32]	@ (8001048 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001026:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001028:	4907      	ldr	r1, [pc, #28]	@ (8001048 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4313      	orrs	r3, r2
 800102e:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001030:	4b05      	ldr	r3, [pc, #20]	@ (8001048 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001032:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	4013      	ands	r3, r2
 8001038:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800103a:	68fb      	ldr	r3, [r7, #12]
}
 800103c:	bf00      	nop
 800103e:	3714      	adds	r7, #20
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr
 8001048:	40023800 	.word	0x40023800

0800104c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2);
 8001050:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8001054:	f7ff ffe2 	bl	800101c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8001058:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800105c:	f7ff ffde 	bl	800101c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001060:	f7ff ff52 	bl	8000f08 <__NVIC_GetPriorityGrouping>
 8001064:	4603      	mov	r3, r0
 8001066:	2200      	movs	r2, #0
 8001068:	2100      	movs	r1, #0
 800106a:	4618      	mov	r0, r3
 800106c:	f7ff ffa2 	bl	8000fb4 <NVIC_EncodePriority>
 8001070:	4603      	mov	r3, r0
 8001072:	4619      	mov	r1, r3
 8001074:	200d      	movs	r0, #13
 8001076:	f7ff ff73 	bl	8000f60 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800107a:	200d      	movs	r0, #13
 800107c:	f7ff ff52 	bl	8000f24 <__NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001080:	f7ff ff42 	bl	8000f08 <__NVIC_GetPriorityGrouping>
 8001084:	4603      	mov	r3, r0
 8001086:	2200      	movs	r2, #0
 8001088:	2100      	movs	r1, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff ff92 	bl	8000fb4 <NVIC_EncodePriority>
 8001090:	4603      	mov	r3, r0
 8001092:	4619      	mov	r1, r3
 8001094:	200f      	movs	r0, #15
 8001096:	f7ff ff63 	bl	8000f60 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800109a:	200f      	movs	r0, #15
 800109c:	f7ff ff42 	bl	8000f24 <__NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80010a0:	f7ff ff32 	bl	8000f08 <__NVIC_GetPriorityGrouping>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2200      	movs	r2, #0
 80010a8:	2100      	movs	r1, #0
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff ff82 	bl	8000fb4 <NVIC_EncodePriority>
 80010b0:	4603      	mov	r3, r0
 80010b2:	4619      	mov	r1, r3
 80010b4:	2010      	movs	r0, #16
 80010b6:	f7ff ff53 	bl	8000f60 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80010ba:	2010      	movs	r0, #16
 80010bc:	f7ff ff32 	bl	8000f24 <__NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80010c0:	f7ff ff22 	bl	8000f08 <__NVIC_GetPriorityGrouping>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2200      	movs	r2, #0
 80010c8:	2100      	movs	r1, #0
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff ff72 	bl	8000fb4 <NVIC_EncodePriority>
 80010d0:	4603      	mov	r3, r0
 80010d2:	4619      	mov	r1, r3
 80010d4:	2011      	movs	r0, #17
 80010d6:	f7ff ff43 	bl	8000f60 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80010da:	2011      	movs	r0, #17
 80010dc:	f7ff ff22 	bl	8000f24 <__NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA2_Stream1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80010e0:	f7ff ff12 	bl	8000f08 <__NVIC_GetPriorityGrouping>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2200      	movs	r2, #0
 80010e8:	2100      	movs	r1, #0
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff ff62 	bl	8000fb4 <NVIC_EncodePriority>
 80010f0:	4603      	mov	r3, r0
 80010f2:	4619      	mov	r1, r3
 80010f4:	2039      	movs	r0, #57	@ 0x39
 80010f6:	f7ff ff33 	bl	8000f60 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80010fa:	2039      	movs	r0, #57	@ 0x39
 80010fc:	f7ff ff12 	bl	8000f24 <__NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA2_Stream6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001100:	f7ff ff02 	bl	8000f08 <__NVIC_GetPriorityGrouping>
 8001104:	4603      	mov	r3, r0
 8001106:	2200      	movs	r2, #0
 8001108:	2100      	movs	r1, #0
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff ff52 	bl	8000fb4 <NVIC_EncodePriority>
 8001110:	4603      	mov	r3, r0
 8001112:	4619      	mov	r1, r3
 8001114:	2045      	movs	r0, #69	@ 0x45
 8001116:	f7ff ff23 	bl	8000f60 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800111a:	2045      	movs	r0, #69	@ 0x45
 800111c:	f7ff ff02 	bl	8000f24 <__NVIC_EnableIRQ>

}
 8001120:	bf00      	nop
 8001122:	bd80      	pop	{r7, pc}

08001124 <LL_AHB1_GRP1_EnableClock>:
{
 8001124:	b480      	push	{r7}
 8001126:	b085      	sub	sp, #20
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800112c:	4b08      	ldr	r3, [pc, #32]	@ (8001150 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800112e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001130:	4907      	ldr	r1, [pc, #28]	@ (8001150 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4313      	orrs	r3, r2
 8001136:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001138:	4b05      	ldr	r3, [pc, #20]	@ (8001150 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800113a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	4013      	ands	r3, r2
 8001140:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001142:	68fb      	ldr	r3, [r7, #12]
}
 8001144:	bf00      	nop
 8001146:	3714      	adds	r7, #20
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	40023800 	.word	0x40023800

08001154 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	041a      	lsls	r2, r3, #16
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	619a      	str	r2, [r3, #24]
}
 8001166:	bf00      	nop
 8001168:	370c      	adds	r7, #12
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
	...

08001174 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117a:	463b      	mov	r3, r7
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	60da      	str	r2, [r3, #12]
 8001186:	611a      	str	r2, [r3, #16]
 8001188:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 800118a:	2080      	movs	r0, #128	@ 0x80
 800118c:	f7ff ffca 	bl	8001124 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001190:	2001      	movs	r0, #1
 8001192:	f7ff ffc7 	bl	8001124 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001196:	2002      	movs	r0, #2
 8001198:	f7ff ffc4 	bl	8001124 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800119c:	2004      	movs	r0, #4
 800119e:	f7ff ffc1 	bl	8001124 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(Dynamixel4_CS_GPIO_Port, Dynamixel4_CS_Pin);
 80011a2:	2110      	movs	r1, #16
 80011a4:	4814      	ldr	r0, [pc, #80]	@ (80011f8 <MX_GPIO_Init+0x84>)
 80011a6:	f7ff ffd5 	bl	8001154 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(Dynamixel6_CS_GPIO_Port, Dynamixel6_CS_Pin);
 80011aa:	2101      	movs	r1, #1
 80011ac:	4813      	ldr	r0, [pc, #76]	@ (80011fc <MX_GPIO_Init+0x88>)
 80011ae:	f7ff ffd1 	bl	8001154 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = Dynamixel4_CS_Pin;
 80011b2:	2310      	movs	r3, #16
 80011b4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80011b6:	2301      	movs	r3, #1
 80011b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80011ba:	2302      	movs	r3, #2
 80011bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011be:	2300      	movs	r3, #0
 80011c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80011c2:	2302      	movs	r3, #2
 80011c4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(Dynamixel4_CS_GPIO_Port, &GPIO_InitStruct);
 80011c6:	463b      	mov	r3, r7
 80011c8:	4619      	mov	r1, r3
 80011ca:	480b      	ldr	r0, [pc, #44]	@ (80011f8 <MX_GPIO_Init+0x84>)
 80011cc:	f002 f820 	bl	8003210 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Dynamixel6_CS_Pin;
 80011d0:	2301      	movs	r3, #1
 80011d2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80011d4:	2301      	movs	r3, #1
 80011d6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80011d8:	2302      	movs	r3, #2
 80011da:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011dc:	2300      	movs	r3, #0
 80011de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80011e0:	2302      	movs	r3, #2
 80011e2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(Dynamixel6_CS_GPIO_Port, &GPIO_InitStruct);
 80011e4:	463b      	mov	r3, r7
 80011e6:	4619      	mov	r1, r3
 80011e8:	4804      	ldr	r0, [pc, #16]	@ (80011fc <MX_GPIO_Init+0x88>)
 80011ea:	f002 f811 	bl	8003210 <LL_GPIO_Init>

}
 80011ee:	bf00      	nop
 80011f0:	3718      	adds	r7, #24
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40020000 	.word	0x40020000
 80011fc:	40020400 	.word	0x40020400

08001200 <__NVIC_SetPriorityGrouping>:
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f003 0307 	and.w	r3, r3, #7
 800120e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001210:	4b0c      	ldr	r3, [pc, #48]	@ (8001244 <__NVIC_SetPriorityGrouping+0x44>)
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001216:	68ba      	ldr	r2, [r7, #8]
 8001218:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800121c:	4013      	ands	r3, r2
 800121e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001228:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800122c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001230:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001232:	4a04      	ldr	r2, [pc, #16]	@ (8001244 <__NVIC_SetPriorityGrouping+0x44>)
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	60d3      	str	r3, [r2, #12]
}
 8001238:	bf00      	nop
 800123a:	3714      	adds	r7, #20
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr
 8001244:	e000ed00 	.word	0xe000ed00

08001248 <LL_RCC_HSE_EnableBypass>:
  * @brief  Enable HSE external oscillator (HSE Bypass)
  * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 800124c:	4b05      	ldr	r3, [pc, #20]	@ (8001264 <LL_RCC_HSE_EnableBypass+0x1c>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a04      	ldr	r2, [pc, #16]	@ (8001264 <LL_RCC_HSE_EnableBypass+0x1c>)
 8001252:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001256:	6013      	str	r3, [r2, #0]
}
 8001258:	bf00      	nop
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	40023800 	.word	0x40023800

08001268 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800126c:	4b05      	ldr	r3, [pc, #20]	@ (8001284 <LL_RCC_HSE_Enable+0x1c>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a04      	ldr	r2, [pc, #16]	@ (8001284 <LL_RCC_HSE_Enable+0x1c>)
 8001272:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001276:	6013      	str	r3, [r2, #0]
}
 8001278:	bf00      	nop
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	40023800 	.word	0x40023800

08001288 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 800128c:	4b07      	ldr	r3, [pc, #28]	@ (80012ac <LL_RCC_HSE_IsReady+0x24>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001294:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001298:	bf0c      	ite	eq
 800129a:	2301      	moveq	r3, #1
 800129c:	2300      	movne	r3, #0
 800129e:	b2db      	uxtb	r3, r3
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	40023800 	.word	0x40023800

080012b0 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80012b8:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <LL_RCC_SetSysClkSource+0x24>)
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	f023 0203 	bic.w	r2, r3, #3
 80012c0:	4904      	ldr	r1, [pc, #16]	@ (80012d4 <LL_RCC_SetSysClkSource+0x24>)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4313      	orrs	r3, r2
 80012c6:	608b      	str	r3, [r1, #8]
}
 80012c8:	bf00      	nop
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	40023800 	.word	0x40023800

080012d8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80012dc:	4b04      	ldr	r3, [pc, #16]	@ (80012f0 <LL_RCC_GetSysClkSource+0x18>)
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	f003 030c 	and.w	r3, r3, #12
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	40023800 	.word	0x40023800

080012f4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80012fc:	4b06      	ldr	r3, [pc, #24]	@ (8001318 <LL_RCC_SetAHBPrescaler+0x24>)
 80012fe:	689b      	ldr	r3, [r3, #8]
 8001300:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001304:	4904      	ldr	r1, [pc, #16]	@ (8001318 <LL_RCC_SetAHBPrescaler+0x24>)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4313      	orrs	r3, r2
 800130a:	608b      	str	r3, [r1, #8]
}
 800130c:	bf00      	nop
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr
 8001318:	40023800 	.word	0x40023800

0800131c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001324:	4b06      	ldr	r3, [pc, #24]	@ (8001340 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800132c:	4904      	ldr	r1, [pc, #16]	@ (8001340 <LL_RCC_SetAPB1Prescaler+0x24>)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4313      	orrs	r3, r2
 8001332:	608b      	str	r3, [r1, #8]
}
 8001334:	bf00      	nop
 8001336:	370c      	adds	r7, #12
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr
 8001340:	40023800 	.word	0x40023800

08001344 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800134c:	4b06      	ldr	r3, [pc, #24]	@ (8001368 <LL_RCC_SetAPB2Prescaler+0x24>)
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001354:	4904      	ldr	r1, [pc, #16]	@ (8001368 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4313      	orrs	r3, r2
 800135a:	608b      	str	r3, [r1, #8]
}
 800135c:	bf00      	nop
 800135e:	370c      	adds	r7, #12
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr
 8001368:	40023800 	.word	0x40023800

0800136c <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8001374:	4b07      	ldr	r3, [pc, #28]	@ (8001394 <LL_RCC_SetTIMPrescaler+0x28>)
 8001376:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800137a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800137e:	4905      	ldr	r1, [pc, #20]	@ (8001394 <LL_RCC_SetTIMPrescaler+0x28>)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	4313      	orrs	r3, r2
 8001384:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
}
 8001388:	bf00      	nop
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr
 8001394:	40023800 	.word	0x40023800

08001398 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800139c:	4b05      	ldr	r3, [pc, #20]	@ (80013b4 <LL_RCC_PLL_Enable+0x1c>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a04      	ldr	r2, [pc, #16]	@ (80013b4 <LL_RCC_PLL_Enable+0x1c>)
 80013a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80013a6:	6013      	str	r3, [r2, #0]
}
 80013a8:	bf00      	nop
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	40023800 	.word	0x40023800

080013b8 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80013bc:	4b07      	ldr	r3, [pc, #28]	@ (80013dc <LL_RCC_PLL_IsReady+0x24>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80013c8:	bf0c      	ite	eq
 80013ca:	2301      	moveq	r3, #1
 80013cc:	2300      	movne	r3, #0
 80013ce:	b2db      	uxtb	r3, r3
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	40023800 	.word	0x40023800

080013e0 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	60b9      	str	r1, [r7, #8]
 80013ea:	607a      	str	r2, [r7, #4]
 80013ec:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 80013ee:	4b11      	ldr	r3, [pc, #68]	@ (8001434 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80013f0:	685a      	ldr	r2, [r3, #4]
 80013f2:	4b11      	ldr	r3, [pc, #68]	@ (8001438 <LL_RCC_PLL_ConfigDomain_SYS+0x58>)
 80013f4:	4013      	ands	r3, r2
 80013f6:	68f9      	ldr	r1, [r7, #12]
 80013f8:	68ba      	ldr	r2, [r7, #8]
 80013fa:	4311      	orrs	r1, r2
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	0192      	lsls	r2, r2, #6
 8001400:	430a      	orrs	r2, r1
 8001402:	490c      	ldr	r1, [pc, #48]	@ (8001434 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8001404:	4313      	orrs	r3, r2
 8001406:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8001408:	4b0a      	ldr	r3, [pc, #40]	@ (8001434 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001410:	4908      	ldr	r1, [pc, #32]	@ (8001434 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	4313      	orrs	r3, r2
 8001416:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
 8001418:	4b06      	ldr	r3, [pc, #24]	@ (8001434 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 8001420:	4904      	ldr	r1, [pc, #16]	@ (8001434 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	4313      	orrs	r3, r2
 8001426:	604b      	str	r3, [r1, #4]
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 8001428:	bf00      	nop
 800142a:	3714      	adds	r7, #20
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr
 8001434:	40023800 	.word	0x40023800
 8001438:	ffbf8000 	.word	0xffbf8000

0800143c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800143c:	b480      	push	{r7}
 800143e:	b085      	sub	sp, #20
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001444:	4b08      	ldr	r3, [pc, #32]	@ (8001468 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001446:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001448:	4907      	ldr	r1, [pc, #28]	@ (8001468 <LL_APB1_GRP1_EnableClock+0x2c>)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4313      	orrs	r3, r2
 800144e:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001450:	4b05      	ldr	r3, [pc, #20]	@ (8001468 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001452:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	4013      	ands	r3, r2
 8001458:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800145a:	68fb      	ldr	r3, [r7, #12]
}
 800145c:	bf00      	nop
 800145e:	3714      	adds	r7, #20
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr
 8001468:	40023800 	.word	0x40023800

0800146c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800146c:	b480      	push	{r7}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001474:	4b08      	ldr	r3, [pc, #32]	@ (8001498 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001476:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001478:	4907      	ldr	r1, [pc, #28]	@ (8001498 <LL_APB2_GRP1_EnableClock+0x2c>)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4313      	orrs	r3, r2
 800147e:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001480:	4b05      	ldr	r3, [pc, #20]	@ (8001498 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001482:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	4013      	ands	r3, r2
 8001488:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800148a:	68fb      	ldr	r3, [r7, #12]
}
 800148c:	bf00      	nop
 800148e:	3714      	adds	r7, #20
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr
 8001498:	40023800 	.word	0x40023800

0800149c <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80014a4:	4b06      	ldr	r3, [pc, #24]	@ (80014c0 <LL_FLASH_SetLatency+0x24>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f023 020f 	bic.w	r2, r3, #15
 80014ac:	4904      	ldr	r1, [pc, #16]	@ (80014c0 <LL_FLASH_SetLatency+0x24>)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	600b      	str	r3, [r1, #0]
}
 80014b4:	bf00      	nop
 80014b6:	370c      	adds	r7, #12
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr
 80014c0:	40023c00 	.word	0x40023c00

080014c4 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80014c8:	4b04      	ldr	r3, [pc, #16]	@ (80014dc <LL_FLASH_GetLatency+0x18>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f003 030f 	and.w	r3, r3, #15
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	40023c00 	.word	0x40023c00

080014e0 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2b04      	cmp	r3, #4
 80014ec:	d106      	bne.n	80014fc <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80014ee:	4b09      	ldr	r3, [pc, #36]	@ (8001514 <LL_SYSTICK_SetClkSource+0x34>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a08      	ldr	r2, [pc, #32]	@ (8001514 <LL_SYSTICK_SetClkSource+0x34>)
 80014f4:	f043 0304 	orr.w	r3, r3, #4
 80014f8:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 80014fa:	e005      	b.n	8001508 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80014fc:	4b05      	ldr	r3, [pc, #20]	@ (8001514 <LL_SYSTICK_SetClkSource+0x34>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a04      	ldr	r2, [pc, #16]	@ (8001514 <LL_SYSTICK_SetClkSource+0x34>)
 8001502:	f023 0304 	bic.w	r3, r3, #4
 8001506:	6013      	str	r3, [r2, #0]
}
 8001508:	bf00      	nop
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr
 8001514:	e000e010 	.word	0xe000e010

08001518 <LL_SYSTICK_EnableIT>:
  * @brief  Enable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800151c:	4b05      	ldr	r3, [pc, #20]	@ (8001534 <LL_SYSTICK_EnableIT+0x1c>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a04      	ldr	r2, [pc, #16]	@ (8001534 <LL_SYSTICK_EnableIT+0x1c>)
 8001522:	f043 0302 	orr.w	r3, r3, #2
 8001526:	6013      	str	r3, [r2, #0]
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	e000e010 	.word	0xe000e010

08001538 <LL_PWR_EnableOverDriveMode>:
  * @brief  Enable Over drive Mode
  * @rmtoll CR    ODEN       LL_PWR_EnableOverDriveMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableOverDriveMode(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_ODEN);
 800153c:	4b05      	ldr	r3, [pc, #20]	@ (8001554 <LL_PWR_EnableOverDriveMode+0x1c>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a04      	ldr	r2, [pc, #16]	@ (8001554 <LL_PWR_EnableOverDriveMode+0x1c>)
 8001542:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001546:	6013      	str	r3, [r2, #0]
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	40007000 	.word	0x40007000

08001558 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8001558:	b480      	push	{r7}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8001560:	4b06      	ldr	r3, [pc, #24]	@ (800157c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001568:	4904      	ldr	r1, [pc, #16]	@ (800157c <LL_PWR_SetRegulVoltageScaling+0x24>)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4313      	orrs	r3, r2
 800156e:	600b      	str	r3, [r1, #0]
}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	40007000 	.word	0x40007000

08001580 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8001584:	4b07      	ldr	r3, [pc, #28]	@ (80015a4 <LL_PWR_IsActiveFlag_VOS+0x24>)
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800158c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001590:	bf0c      	ite	eq
 8001592:	2301      	moveq	r3, #1
 8001594:	2300      	movne	r3, #0
 8001596:	b2db      	uxtb	r3, r3
}
 8001598:	4618      	mov	r0, r3
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	40007000 	.word	0x40007000

080015a8 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f043 0201 	orr.w	r2, r3, #1
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	601a      	str	r2, [r3, #0]
}
 80015bc:	bf00      	nop
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr

080015c8 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	f06f 0201 	mvn.w	r2, #1
 80015d6:	611a      	str	r2, [r3, #16]
}
 80015d8:	bf00      	nop
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	f043 0201 	orr.w	r2, r3, #1
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	60da      	str	r2, [r3, #12]
}
 80015f8:	bf00      	nop
 80015fa:	370c      	adds	r7, #12
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr

08001604 <LL_USART_IsActiveFlag_TXE>:
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001614:	2b80      	cmp	r3, #128	@ 0x80
 8001616:	bf0c      	ite	eq
 8001618:	2301      	moveq	r3, #1
 800161a:	2300      	movne	r3, #0
 800161c:	b2db      	uxtb	r3, r3
}
 800161e:	4618      	mov	r0, r3
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr

0800162a <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800162a:	b480      	push	{r7}
 800162c:	b083      	sub	sp, #12
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
 8001632:	460b      	mov	r3, r1
 8001634:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001636:	78fa      	ldrb	r2, [r7, #3]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	605a      	str	r2, [r3, #4]
}
 800163c:	bf00      	nop
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 800164e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001652:	f7ff ff0b 	bl	800146c <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001656:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800165a:	f7ff feef 	bl	800143c <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800165e:	2007      	movs	r0, #7
 8001660:	f7ff fdce 	bl	8001200 <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001664:	f000 f874 	bl	8001750 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  LL_Init1msTick(180000000);			//Add here to fix MX generated code
 8001668:	4834      	ldr	r0, [pc, #208]	@ (800173c <main+0xf4>)
 800166a:	f002 fba1 	bl	8003db0 <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 800166e:	2004      	movs	r0, #4
 8001670:	f7ff ff36 	bl	80014e0 <LL_SYSTICK_SetClkSource>
  LL_SYSTICK_EnableIT();
 8001674:	f7ff ff50 	bl	8001518 <LL_SYSTICK_EnableIT>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001678:	f7ff fd7c 	bl	8001174 <MX_GPIO_Init>
  MX_DMA_Init();
 800167c:	f7ff fce6 	bl	800104c <MX_DMA_Init>
  MX_UART4_Init();
 8001680:	f001 fa22 	bl	8002ac8 <MX_UART4_Init>
  MX_USART6_UART_Init();
 8001684:	f001 fb8e 	bl	8002da4 <MX_USART6_UART_Init>
  MX_TIM1_Init();
 8001688:	f000 ff94 	bl	80025b4 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 800168c:	f001 fadc 	bl	8002c48 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_ClearFlag_UPDATE(TIM1);
 8001690:	482b      	ldr	r0, [pc, #172]	@ (8001740 <main+0xf8>)
 8001692:	f7ff ff99 	bl	80015c8 <LL_TIM_ClearFlag_UPDATE>
  LL_TIM_EnableIT_UPDATE(TIM1);
 8001696:	482a      	ldr	r0, [pc, #168]	@ (8001740 <main+0xf8>)
 8001698:	f7ff ffa4 	bl	80015e4 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM1);
 800169c:	4828      	ldr	r0, [pc, #160]	@ (8001740 <main+0xf8>)
 800169e:	f7ff ff83 	bl	80015a8 <LL_TIM_EnableCounter>
  uart4_dma_tx_start();
 80016a2:	f000 fcf5 	bl	8002090 <uart4_dma_tx_start>
  usart6_dma_tx_start();
 80016a6:	f000 fd7b 	bl	80021a0 <usart6_dma_tx_start>
  printf("start\r\n");
 80016aa:	4826      	ldr	r0, [pc, #152]	@ (8001744 <main+0xfc>)
 80016ac:	f002 fcee 	bl	800408c <puts>
  LL_mDelay(100);
 80016b0:	2064      	movs	r0, #100	@ 0x64
 80016b2:	f002 fb8b 	bl	8003dcc <LL_mDelay>
  UART4_DMA_Config();
 80016b6:	f7ff f92f 	bl	8000918 <UART4_DMA_Config>
  USART6_DMA_Config();
 80016ba:	f7ff f983 	bl	80009c4 <USART6_DMA_Config>
  uint8_t ID_list[2] = { 1, 2 };
 80016be:	f240 2301 	movw	r3, #513	@ 0x201
 80016c2:	813b      	strh	r3, [r7, #8]
//  SyncWrite_StatusReturnLevel(1, ID_list, 1);
//  LL_mDelay(10);
//  PING();
//  SyncWrite_DisableDynamixels(1, ID_list);
//
  uint8_t test_data[] = {
 80016c4:	4a20      	ldr	r2, [pc, #128]	@ (8001748 <main+0x100>)
 80016c6:	463b      	mov	r3, r7
 80016c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016cc:	6018      	str	r0, [r3, #0]
 80016ce:	3304      	adds	r3, #4
 80016d0:	8019      	strh	r1, [r3, #0]
 80016d2:	3302      	adds	r3, #2
 80016d4:	0c0a      	lsrs	r2, r1, #16
 80016d6:	701a      	strb	r2, [r3, #0]
    0x40, 0x00,        // Address
    0x01               // Data
  };

  // 計算CRC
  uint16_t crc = update_crc( test_data, 7); // 7字節（01 06 00 03 40 00 01）
 80016d8:	463b      	mov	r3, r7
 80016da:	2107      	movs	r1, #7
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff fbe1 	bl	8000ea4 <update_crc>
 80016e2:	4603      	mov	r3, r0
 80016e4:	817b      	strh	r3, [r7, #10]
  printf("Expected CRC: 0x194E, Actual: 0x%04X\n", crc);  // 應輸出0x194E
 80016e6:	897b      	ldrh	r3, [r7, #10]
 80016e8:	4619      	mov	r1, r3
 80016ea:	4818      	ldr	r0, [pc, #96]	@ (800174c <main+0x104>)
 80016ec:	f002 fc66 	bl	8003fbc <iprintf>

  for(int id = 1; id < 2; id++) {
 80016f0:	2301      	movs	r3, #1
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	e00b      	b.n	800170e <main+0xc6>
	  TorqueEnable(id,1);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2101      	movs	r1, #1
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff fa77 	bl	8000bf0 <TorqueEnable>
      LL_mDelay(1);
 8001702:	2001      	movs	r0, #1
 8001704:	f002 fb62 	bl	8003dcc <LL_mDelay>
  for(int id = 1; id < 2; id++) {
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	3301      	adds	r3, #1
 800170c:	60fb      	str	r3, [r7, #12]
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	2b01      	cmp	r3, #1
 8001712:	ddf0      	ble.n	80016f6 <main+0xae>
//  SyncWrite_EnableDynamixels(1, ID_list);
//  LL_mDelay(1);
//  PING(1);

	while(1){
		SyncLED_Enable(2, ID_list);
 8001714:	f107 0308 	add.w	r3, r7, #8
 8001718:	4619      	mov	r1, r3
 800171a:	2002      	movs	r0, #2
 800171c:	f7ff fb52 	bl	8000dc4 <SyncLED_Enable>
		LL_mDelay(100);
 8001720:	2064      	movs	r0, #100	@ 0x64
 8001722:	f002 fb53 	bl	8003dcc <LL_mDelay>
		SyncLED_Disable(2, ID_list);
 8001726:	f107 0308 	add.w	r3, r7, #8
 800172a:	4619      	mov	r1, r3
 800172c:	2002      	movs	r0, #2
 800172e:	f7ff fad9 	bl	8000ce4 <SyncLED_Disable>
		LL_mDelay(100);
 8001732:	2064      	movs	r0, #100	@ 0x64
 8001734:	f002 fb4a 	bl	8003dcc <LL_mDelay>
		SyncLED_Enable(2, ID_list);
 8001738:	bf00      	nop
 800173a:	e7eb      	b.n	8001714 <main+0xcc>
 800173c:	0aba9500 	.word	0x0aba9500
 8001740:	40010000 	.word	0x40010000
 8001744:	08004df0 	.word	0x08004df0
 8001748:	08004e20 	.word	0x08004e20
 800174c:	08004df8 	.word	0x08004df8

08001750 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 8001754:	2005      	movs	r0, #5
 8001756:	f7ff fea1 	bl	800149c <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_5)
 800175a:	bf00      	nop
 800175c:	f7ff feb2 	bl	80014c4 <LL_FLASH_GetLatency>
 8001760:	4603      	mov	r3, r0
 8001762:	2b05      	cmp	r3, #5
 8001764:	d1fa      	bne.n	800175c <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8001766:	f44f 4040 	mov.w	r0, #49152	@ 0xc000
 800176a:	f7ff fef5 	bl	8001558 <LL_PWR_SetRegulVoltageScaling>
  LL_PWR_EnableOverDriveMode();
 800176e:	f7ff fee3 	bl	8001538 <LL_PWR_EnableOverDriveMode>
  LL_RCC_HSE_EnableBypass();
 8001772:	f7ff fd69 	bl	8001248 <LL_RCC_HSE_EnableBypass>
  LL_RCC_HSE_Enable();
 8001776:	f7ff fd77 	bl	8001268 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 800177a:	bf00      	nop
 800177c:	f7ff fd84 	bl	8001288 <LL_RCC_HSE_IsReady>
 8001780:	4603      	mov	r3, r0
 8001782:	2b01      	cmp	r3, #1
 8001784:	d1fa      	bne.n	800177c <SystemClock_Config+0x2c>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_4, 180, LL_RCC_PLLP_DIV_2);
 8001786:	2300      	movs	r3, #0
 8001788:	22b4      	movs	r2, #180	@ 0xb4
 800178a:	2104      	movs	r1, #4
 800178c:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8001790:	f7ff fe26 	bl	80013e0 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8001794:	f7ff fe00 	bl	8001398 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001798:	bf00      	nop
 800179a:	f7ff fe0d 	bl	80013b8 <LL_RCC_PLL_IsReady>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d1fa      	bne.n	800179a <SystemClock_Config+0x4a>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 80017a4:	bf00      	nop
 80017a6:	f7ff feeb 	bl	8001580 <LL_PWR_IsActiveFlag_VOS>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d0fa      	beq.n	80017a6 <SystemClock_Config+0x56>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80017b0:	2000      	movs	r0, #0
 80017b2:	f7ff fd9f 	bl	80012f4 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 80017b6:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 80017ba:	f7ff fdaf 	bl	800131c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 80017be:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80017c2:	f7ff fdbf 	bl	8001344 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80017c6:	2002      	movs	r0, #2
 80017c8:	f7ff fd72 	bl	80012b0 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80017cc:	bf00      	nop
 80017ce:	f7ff fd83 	bl	80012d8 <LL_RCC_GetSysClkSource>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b08      	cmp	r3, #8
 80017d6:	d1fa      	bne.n	80017ce <SystemClock_Config+0x7e>
  {

  }
  LL_Init1msTick(180000000);
 80017d8:	4805      	ldr	r0, [pc, #20]	@ (80017f0 <SystemClock_Config+0xa0>)
 80017da:	f002 fae9 	bl	8003db0 <LL_Init1msTick>
  LL_SetSystemCoreClock(180000000);
 80017de:	4804      	ldr	r0, [pc, #16]	@ (80017f0 <SystemClock_Config+0xa0>)
 80017e0:	f002 fb1a 	bl	8003e18 <LL_SetSystemCoreClock>
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 80017e4:	2000      	movs	r0, #0
 80017e6:	f7ff fdc1 	bl	800136c <LL_RCC_SetTIMPrescaler>
}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	0aba9500 	.word	0x0aba9500

080017f4 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len) {
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b086      	sub	sp, #24
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	60f8      	str	r0, [r7, #12]
 80017fc:	60b9      	str	r1, [r7, #8]
 80017fe:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx = 0; DataIdx < len; DataIdx++) {
 8001800:	2300      	movs	r3, #0
 8001802:	617b      	str	r3, [r7, #20]
 8001804:	e011      	b.n	800182a <_write+0x36>
		LL_USART_TransmitData8(USART2, (uint8_t)*ptr++);
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	1c5a      	adds	r2, r3, #1
 800180a:	60ba      	str	r2, [r7, #8]
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	4619      	mov	r1, r3
 8001810:	480a      	ldr	r0, [pc, #40]	@ (800183c <_write+0x48>)
 8001812:	f7ff ff0a 	bl	800162a <LL_USART_TransmitData8>
		while(LL_USART_IsActiveFlag_TXE(USART2) == RESET)
 8001816:	bf00      	nop
 8001818:	4808      	ldr	r0, [pc, #32]	@ (800183c <_write+0x48>)
 800181a:	f7ff fef3 	bl	8001604 <LL_USART_IsActiveFlag_TXE>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d0f9      	beq.n	8001818 <_write+0x24>
	for(DataIdx = 0; DataIdx < len; DataIdx++) {
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	3301      	adds	r3, #1
 8001828:	617b      	str	r3, [r7, #20]
 800182a:	697a      	ldr	r2, [r7, #20]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	429a      	cmp	r2, r3
 8001830:	dbe9      	blt.n	8001806 <_write+0x12>
			;
	}
	return len;
 8001832:	687b      	ldr	r3, [r7, #4]
}
 8001834:	4618      	mov	r0, r3
 8001836:	3718      	adds	r7, #24
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40004400 	.word	0x40004400

08001840 <LL_DMA_EnableStream>:
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 800184a:	4a0c      	ldr	r2, [pc, #48]	@ (800187c <LL_DMA_EnableStream+0x3c>)
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	4413      	add	r3, r2
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	461a      	mov	r2, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	4413      	add	r3, r2
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4908      	ldr	r1, [pc, #32]	@ (800187c <LL_DMA_EnableStream+0x3c>)
 800185c:	683a      	ldr	r2, [r7, #0]
 800185e:	440a      	add	r2, r1
 8001860:	7812      	ldrb	r2, [r2, #0]
 8001862:	4611      	mov	r1, r2
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	440a      	add	r2, r1
 8001868:	f043 0301 	orr.w	r3, r3, #1
 800186c:	6013      	str	r3, [r2, #0]
}
 800186e:	bf00      	nop
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	08004eb8 	.word	0x08004eb8

08001880 <LL_DMA_DisableStream>:
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 800188a:	4a0c      	ldr	r2, [pc, #48]	@ (80018bc <LL_DMA_DisableStream+0x3c>)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	4413      	add	r3, r2
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	461a      	mov	r2, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	4413      	add	r3, r2
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4908      	ldr	r1, [pc, #32]	@ (80018bc <LL_DMA_DisableStream+0x3c>)
 800189c:	683a      	ldr	r2, [r7, #0]
 800189e:	440a      	add	r2, r1
 80018a0:	7812      	ldrb	r2, [r2, #0]
 80018a2:	4611      	mov	r1, r2
 80018a4:	687a      	ldr	r2, [r7, #4]
 80018a6:	440a      	add	r2, r1
 80018a8:	f023 0301 	bic.w	r3, r3, #1
 80018ac:	6013      	str	r3, [r2, #0]
}
 80018ae:	bf00      	nop
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	08004eb8 	.word	0x08004eb8

080018c0 <LL_DMA_IsEnabledStream>:
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN) == (DMA_SxCR_EN));
 80018ca:	4a0a      	ldr	r2, [pc, #40]	@ (80018f4 <LL_DMA_IsEnabledStream+0x34>)
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	4413      	add	r3, r2
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	461a      	mov	r2, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4413      	add	r3, r2
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	2b01      	cmp	r3, #1
 80018e0:	bf0c      	ite	eq
 80018e2:	2301      	moveq	r3, #1
 80018e4:	2300      	movne	r3, #0
 80018e6:	b2db      	uxtb	r3, r3
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	370c      	adds	r7, #12
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	08004eb8 	.word	0x08004eb8

080018f8 <LL_DMA_SetDataLength>:
{
 80018f8:	b480      	push	{r7}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8001904:	4a0d      	ldr	r2, [pc, #52]	@ (800193c <LL_DMA_SetDataLength+0x44>)
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	4413      	add	r3, r2
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	461a      	mov	r2, r3
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	4413      	add	r3, r2
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	0c1b      	lsrs	r3, r3, #16
 8001916:	041b      	lsls	r3, r3, #16
 8001918:	4908      	ldr	r1, [pc, #32]	@ (800193c <LL_DMA_SetDataLength+0x44>)
 800191a:	68ba      	ldr	r2, [r7, #8]
 800191c:	440a      	add	r2, r1
 800191e:	7812      	ldrb	r2, [r2, #0]
 8001920:	4611      	mov	r1, r2
 8001922:	68fa      	ldr	r2, [r7, #12]
 8001924:	440a      	add	r2, r1
 8001926:	4611      	mov	r1, r2
 8001928:	687a      	ldr	r2, [r7, #4]
 800192a:	4313      	orrs	r3, r2
 800192c:	604b      	str	r3, [r1, #4]
}
 800192e:	bf00      	nop
 8001930:	3714      	adds	r7, #20
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	08004eb8 	.word	0x08004eb8

08001940 <LL_DMA_SetMemoryAddress>:
{
 8001940:	b480      	push	{r7}
 8001942:	b085      	sub	sp, #20
 8001944:	af00      	add	r7, sp, #0
 8001946:	60f8      	str	r0, [r7, #12]
 8001948:	60b9      	str	r1, [r7, #8]
 800194a:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
 800194c:	4a07      	ldr	r2, [pc, #28]	@ (800196c <LL_DMA_SetMemoryAddress+0x2c>)
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	4413      	add	r3, r2
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	461a      	mov	r2, r3
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	4413      	add	r3, r2
 800195a:	461a      	mov	r2, r3
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	60d3      	str	r3, [r2, #12]
}
 8001960:	bf00      	nop
 8001962:	3714      	adds	r7, #20
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr
 800196c:	08004eb8 	.word	0x08004eb8

08001970 <LL_DMA_SetPeriphAddress>:
{
 8001970:	b480      	push	{r7}
 8001972:	b085      	sub	sp, #20
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
 800197c:	4a07      	ldr	r2, [pc, #28]	@ (800199c <LL_DMA_SetPeriphAddress+0x2c>)
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	4413      	add	r3, r2
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	461a      	mov	r2, r3
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	4413      	add	r3, r2
 800198a:	461a      	mov	r2, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6093      	str	r3, [r2, #8]
}
 8001990:	bf00      	nop
 8001992:	3714      	adds	r7, #20
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr
 800199c:	08004eb8 	.word	0x08004eb8

080019a0 <LL_DMA_IsActiveFlag_TC1>:
{
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF1)==(DMA_LISR_TCIF1));
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80019b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80019b4:	bf0c      	ite	eq
 80019b6:	2301      	moveq	r3, #1
 80019b8:	2300      	movne	r3, #0
 80019ba:	b2db      	uxtb	r3, r3
}
 80019bc:	4618      	mov	r0, r3
 80019be:	370c      	adds	r7, #12
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <LL_DMA_IsActiveFlag_TC2>:
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF2)==(DMA_LISR_TCIF2));
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80019dc:	bf0c      	ite	eq
 80019de:	2301      	moveq	r3, #1
 80019e0:	2300      	movne	r3, #0
 80019e2:	b2db      	uxtb	r3, r3
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <LL_DMA_IsActiveFlag_TC4>:
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF4)==(DMA_HISR_TCIF4));
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f003 0320 	and.w	r3, r3, #32
 8001a00:	2b20      	cmp	r3, #32
 8001a02:	bf0c      	ite	eq
 8001a04:	2301      	moveq	r3, #1
 8001a06:	2300      	movne	r3, #0
 8001a08:	b2db      	uxtb	r3, r3
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr

08001a16 <LL_DMA_IsActiveFlag_TC5>:
{
 8001a16:	b480      	push	{r7}
 8001a18:	b083      	sub	sp, #12
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF5)==(DMA_HISR_TCIF5));
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a26:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001a2a:	bf0c      	ite	eq
 8001a2c:	2301      	moveq	r3, #1
 8001a2e:	2300      	movne	r3, #0
 8001a30:	b2db      	uxtb	r3, r3
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <LL_DMA_IsActiveFlag_TC6>:
{
 8001a3e:	b480      	push	{r7}
 8001a40:	b083      	sub	sp, #12
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF6)==(DMA_HISR_TCIF6));
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a4e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001a52:	bf0c      	ite	eq
 8001a54:	2301      	moveq	r3, #1
 8001a56:	2300      	movne	r3, #0
 8001a58:	b2db      	uxtb	r3, r3
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	370c      	adds	r7, #12
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <LL_DMA_ClearFlag_HT1>:
{
 8001a66:	b480      	push	{r7}
 8001a68:	b083      	sub	sp, #12
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CHTIF1);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a74:	609a      	str	r2, [r3, #8]
}
 8001a76:	bf00      	nop
 8001a78:	370c      	adds	r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr

08001a82 <LL_DMA_ClearFlag_HT2>:
{
 8001a82:	b480      	push	{r7}
 8001a84:	b083      	sub	sp, #12
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CHTIF2);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001a90:	609a      	str	r2, [r3, #8]
}
 8001a92:	bf00      	nop
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr

08001a9e <LL_DMA_ClearFlag_HT4>:
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	b083      	sub	sp, #12
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CHTIF4);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2210      	movs	r2, #16
 8001aaa:	60da      	str	r2, [r3, #12]
}
 8001aac:	bf00      	nop
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <LL_DMA_ClearFlag_HT6>:
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CHTIF6);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001ac6:	60da      	str	r2, [r3, #12]
}
 8001ac8:	bf00      	nop
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <LL_DMA_ClearFlag_TC1>:
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTCIF1);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ae2:	609a      	str	r2, [r3, #8]
}
 8001ae4:	bf00      	nop
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <LL_DMA_ClearFlag_TC2>:
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTCIF2);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001afe:	609a      	str	r2, [r3, #8]
}
 8001b00:	bf00      	nop
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <LL_DMA_ClearFlag_TC4>:
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF4);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2220      	movs	r2, #32
 8001b18:	60da      	str	r2, [r3, #12]
}
 8001b1a:	bf00      	nop
 8001b1c:	370c      	adds	r7, #12
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr

08001b26 <LL_DMA_ClearFlag_TC5>:
{
 8001b26:	b480      	push	{r7}
 8001b28:	b083      	sub	sp, #12
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF5);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001b34:	60da      	str	r2, [r3, #12]
}
 8001b36:	bf00      	nop
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr

08001b42 <LL_DMA_ClearFlag_TC6>:
{
 8001b42:	b480      	push	{r7}
 8001b44:	b083      	sub	sp, #12
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF6);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001b50:	60da      	str	r2, [r3, #12]
}
 8001b52:	bf00      	nop
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr

08001b5e <LL_DMA_ClearFlag_TE1>:
{
 8001b5e:	b480      	push	{r7}
 8001b60:	b083      	sub	sp, #12
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTEIF1);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b6c:	609a      	str	r2, [r3, #8]
}
 8001b6e:	bf00      	nop
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr

08001b7a <LL_DMA_ClearFlag_TE2>:
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	b083      	sub	sp, #12
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTEIF2);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001b88:	609a      	str	r2, [r3, #8]
}
 8001b8a:	bf00      	nop
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr

08001b96 <LL_DMA_ClearFlag_TE4>:
{
 8001b96:	b480      	push	{r7}
 8001b98:	b083      	sub	sp, #12
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF4);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2208      	movs	r2, #8
 8001ba2:	60da      	str	r2, [r3, #12]
}
 8001ba4:	bf00      	nop
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <LL_DMA_ClearFlag_TE6>:
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF6);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001bbe:	60da      	str	r2, [r3, #12]
}
 8001bc0:	bf00      	nop
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr

08001bcc <LL_DMA_EnableIT_TC>:
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
 8001bd6:	4a0c      	ldr	r2, [pc, #48]	@ (8001c08 <LL_DMA_EnableIT_TC+0x3c>)
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	4413      	add	r3, r2
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	461a      	mov	r2, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	4413      	add	r3, r2
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4908      	ldr	r1, [pc, #32]	@ (8001c08 <LL_DMA_EnableIT_TC+0x3c>)
 8001be8:	683a      	ldr	r2, [r7, #0]
 8001bea:	440a      	add	r2, r1
 8001bec:	7812      	ldrb	r2, [r2, #0]
 8001bee:	4611      	mov	r1, r2
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	440a      	add	r2, r1
 8001bf4:	f043 0310 	orr.w	r3, r3, #16
 8001bf8:	6013      	str	r3, [r2, #0]
}
 8001bfa:	bf00      	nop
 8001bfc:	370c      	adds	r7, #12
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	08004eb8 	.word	0x08004eb8

08001c0c <LL_TIM_ClearFlag_UPDATE>:
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f06f 0201 	mvn.w	r2, #1
 8001c1a:	611a      	str	r2, [r3, #16]
}
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	691b      	ldr	r3, [r3, #16]
 8001c34:	f003 0301 	and.w	r3, r3, #1
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d101      	bne.n	8001c40 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e000      	b.n	8001c42 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8001c40:	2300      	movs	r3, #0
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	370c      	adds	r7, #12
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr

08001c4e <LL_USART_IsActiveFlag_TC>:
{
 8001c4e:	b480      	push	{r7}
 8001c50:	b083      	sub	sp, #12
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c5e:	2b40      	cmp	r3, #64	@ 0x40
 8001c60:	bf0c      	ite	eq
 8001c62:	2301      	moveq	r3, #1
 8001c64:	2300      	movne	r3, #0
 8001c66:	b2db      	uxtb	r3, r3
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr

08001c74 <LL_USART_ClearFlag_TC>:
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_TC));
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001c82:	601a      	str	r2, [r3, #0]
}
 8001c84:	bf00      	nop
 8001c86:	370c      	adds	r7, #12
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr

08001c90 <LL_USART_EnableDMAReq_RX>:
{
 8001c90:	b480      	push	{r7}
 8001c92:	b089      	sub	sp, #36	@ 0x24
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	3314      	adds	r3, #20
 8001c9c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	e853 3f00 	ldrex	r3, [r3]
 8001ca4:	60bb      	str	r3, [r7, #8]
   return(result);
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001cac:	61fb      	str	r3, [r7, #28]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	3314      	adds	r3, #20
 8001cb2:	69fa      	ldr	r2, [r7, #28]
 8001cb4:	61ba      	str	r2, [r7, #24]
 8001cb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001cb8:	6979      	ldr	r1, [r7, #20]
 8001cba:	69ba      	ldr	r2, [r7, #24]
 8001cbc:	e841 2300 	strex	r3, r2, [r1]
 8001cc0:	613b      	str	r3, [r7, #16]
   return(result);
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d1e7      	bne.n	8001c98 <LL_USART_EnableDMAReq_RX+0x8>
}
 8001cc8:	bf00      	nop
 8001cca:	bf00      	nop
 8001ccc:	3724      	adds	r7, #36	@ 0x24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr

08001cd6 <LL_USART_EnableDMAReq_TX>:
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b089      	sub	sp, #36	@ 0x24
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	3314      	adds	r3, #20
 8001ce2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	e853 3f00 	ldrex	r3, [r3]
 8001cea:	60bb      	str	r3, [r7, #8]
   return(result);
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cf2:	61fb      	str	r3, [r7, #28]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	3314      	adds	r3, #20
 8001cf8:	69fa      	ldr	r2, [r7, #28]
 8001cfa:	61ba      	str	r2, [r7, #24]
 8001cfc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001cfe:	6979      	ldr	r1, [r7, #20]
 8001d00:	69ba      	ldr	r2, [r7, #24]
 8001d02:	e841 2300 	strex	r3, r2, [r1]
 8001d06:	613b      	str	r3, [r7, #16]
   return(result);
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d1e7      	bne.n	8001cde <LL_USART_EnableDMAReq_TX+0x8>
}
 8001d0e:	bf00      	nop
 8001d10:	bf00      	nop
 8001d12:	3724      	adds	r7, #36	@ 0x24
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr

08001d1c <LL_USART_DisableDMAReq_TX>:
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b089      	sub	sp, #36	@ 0x24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAT);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	3314      	adds	r3, #20
 8001d28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	e853 3f00 	ldrex	r3, [r3]
 8001d30:	60bb      	str	r3, [r7, #8]
   return(result);
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001d38:	61fb      	str	r3, [r7, #28]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	3314      	adds	r3, #20
 8001d3e:	69fa      	ldr	r2, [r7, #28]
 8001d40:	61ba      	str	r2, [r7, #24]
 8001d42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d44:	6979      	ldr	r1, [r7, #20]
 8001d46:	69ba      	ldr	r2, [r7, #24]
 8001d48:	e841 2300 	strex	r3, r2, [r1]
 8001d4c:	613b      	str	r3, [r7, #16]
   return(result);
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d1e7      	bne.n	8001d24 <LL_USART_DisableDMAReq_TX+0x8>
}
 8001d54:	bf00      	nop
 8001d56:	bf00      	nop
 8001d58:	3724      	adds	r7, #36	@ 0x24
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr

08001d62 <LL_USART_DMA_GetRegAddr>:
{
 8001d62:	b480      	push	{r7}
 8001d64:	b083      	sub	sp, #12
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]
  return ((uint32_t) &(USARTx->DR));
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	3304      	adds	r3, #4
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	370c      	adds	r7, #12
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr

08001d7a <LL_GPIO_ResetOutputPin>:
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	b083      	sub	sp, #12
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
 8001d82:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	041a      	lsls	r2, r3, #16
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	619a      	str	r2, [r3, #24]
}
 8001d8c:	bf00      	nop
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d9c:	bf00      	nop
 8001d9e:	e7fd      	b.n	8001d9c <NMI_Handler+0x4>

08001da0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001da4:	bf00      	nop
 8001da6:	e7fd      	b.n	8001da4 <HardFault_Handler+0x4>

08001da8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dac:	bf00      	nop
 8001dae:	e7fd      	b.n	8001dac <MemManage_Handler+0x4>

08001db0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001db4:	bf00      	nop
 8001db6:	e7fd      	b.n	8001db4 <BusFault_Handler+0x4>

08001db8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dbc:	bf00      	nop
 8001dbe:	e7fd      	b.n	8001dbc <UsageFault_Handler+0x4>

08001dc0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dc4:	bf00      	nop
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr

08001dce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dd2:	bf00      	nop
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr

08001ddc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001de0:	bf00      	nop
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr

08001dea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dea:	b480      	push	{r7}
 8001dec:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dee:	bf00      	nop
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC2(DMA1)) {
 8001dfc:	4814      	ldr	r0, [pc, #80]	@ (8001e50 <DMA1_Stream2_IRQHandler+0x58>)
 8001dfe:	f7ff fde3 	bl	80019c8 <LL_DMA_IsActiveFlag_TC2>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d021      	beq.n	8001e4c <DMA1_Stream2_IRQHandler+0x54>
			LL_DMA_ClearFlag_TC2(DMA1);
 8001e08:	4811      	ldr	r0, [pc, #68]	@ (8001e50 <DMA1_Stream2_IRQHandler+0x58>)
 8001e0a:	f7ff fe71 	bl	8001af0 <LL_DMA_ClearFlag_TC2>
			printf("stream2 it\r\n");
 8001e0e:	4811      	ldr	r0, [pc, #68]	@ (8001e54 <DMA1_Stream2_IRQHandler+0x5c>)
 8001e10:	f002 f93c 	bl	800408c <puts>
			readStatusPacket_pos_DMA(dynamixel_position);
 8001e14:	4810      	ldr	r0, [pc, #64]	@ (8001e58 <DMA1_Stream2_IRQHandler+0x60>)
 8001e16:	f7fe fec5 	bl	8000ba4 <readStatusPacket_pos_DMA>
//			readStatusPacket_PING(dynamixel_position);
//	        readStatusPacket_pos_vel_DMA(dynamixel_position, dynamixel_velocity);
//	        readStatusPacket_pos_vel_cur_DMA(dynamixel_position, dynamixel_velocity, dynamixel_current);
			LL_DMA_DisableStream(DMA1, LL_DMA_STREAM_2);
 8001e1a:	2102      	movs	r1, #2
 8001e1c:	480c      	ldr	r0, [pc, #48]	@ (8001e50 <DMA1_Stream2_IRQHandler+0x58>)
 8001e1e:	f7ff fd2f 	bl	8001880 <LL_DMA_DisableStream>
			Packet_Return -= 1;
 8001e22:	4b0e      	ldr	r3, [pc, #56]	@ (8001e5c <DMA1_Stream2_IRQHandler+0x64>)
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	3b01      	subs	r3, #1
 8001e28:	b2da      	uxtb	r2, r3
 8001e2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e5c <DMA1_Stream2_IRQHandler+0x64>)
 8001e2c:	701a      	strb	r2, [r3, #0]
			if(Packet_Return == 0) {
 8001e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e5c <DMA1_Stream2_IRQHandler+0x64>)
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d106      	bne.n	8001e44 <DMA1_Stream2_IRQHandler+0x4c>
				Is_dynamixel_GetData = 1;
 8001e36:	4b0a      	ldr	r3, [pc, #40]	@ (8001e60 <DMA1_Stream2_IRQHandler+0x68>)
 8001e38:	2201      	movs	r2, #1
 8001e3a:	701a      	strb	r2, [r3, #0]
				dynamixel_Ready = 1;
 8001e3c:	4b09      	ldr	r3, [pc, #36]	@ (8001e64 <DMA1_Stream2_IRQHandler+0x6c>)
 8001e3e:	2201      	movs	r2, #1
 8001e40:	701a      	strb	r2, [r3, #0]
		}
  /* USER CODE END DMA1_Stream2_IRQn 0 */
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001e42:	e003      	b.n	8001e4c <DMA1_Stream2_IRQHandler+0x54>
			    LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_2);
 8001e44:	2102      	movs	r1, #2
 8001e46:	4802      	ldr	r0, [pc, #8]	@ (8001e50 <DMA1_Stream2_IRQHandler+0x58>)
 8001e48:	f7ff fcfa 	bl	8001840 <LL_DMA_EnableStream>
}
 8001e4c:	bf00      	nop
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	40026000 	.word	0x40026000
 8001e54:	08004e28 	.word	0x08004e28
 8001e58:	20000354 	.word	0x20000354
 8001e5c:	20000001 	.word	0x20000001
 8001e60:	200003a0 	.word	0x200003a0
 8001e64:	20000000 	.word	0x20000000

08001e68 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC4(DMA1) == 1) {
 8001e6c:	480c      	ldr	r0, [pc, #48]	@ (8001ea0 <DMA1_Stream4_IRQHandler+0x38>)
 8001e6e:	f7ff fdbf 	bl	80019f0 <LL_DMA_IsActiveFlag_TC4>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d111      	bne.n	8001e9c <DMA1_Stream4_IRQHandler+0x34>
		    printf("DMA TX Complete\r\n");
 8001e78:	480a      	ldr	r0, [pc, #40]	@ (8001ea4 <DMA1_Stream4_IRQHandler+0x3c>)
 8001e7a:	f002 f907 	bl	800408c <puts>
			LL_DMA_ClearFlag_TC4(DMA1);
 8001e7e:	4808      	ldr	r0, [pc, #32]	@ (8001ea0 <DMA1_Stream4_IRQHandler+0x38>)
 8001e80:	f7ff fe44 	bl	8001b0c <LL_DMA_ClearFlag_TC4>
			LL_DMA_DisableStream(DMA1, LL_DMA_STREAM_4);
 8001e84:	2104      	movs	r1, #4
 8001e86:	4806      	ldr	r0, [pc, #24]	@ (8001ea0 <DMA1_Stream4_IRQHandler+0x38>)
 8001e88:	f7ff fcfa 	bl	8001880 <LL_DMA_DisableStream>
			LL_USART_DisableDMAReq_TX(UART4);
 8001e8c:	4806      	ldr	r0, [pc, #24]	@ (8001ea8 <DMA1_Stream4_IRQHandler+0x40>)
 8001e8e:	f7ff ff45 	bl	8001d1c <LL_USART_DisableDMAReq_TX>
			uart4_dma_rx_start();
 8001e92:	f000 f93f 	bl	8002114 <uart4_dma_rx_start>
			dynamixel_Ready = 1;
 8001e96:	4b05      	ldr	r3, [pc, #20]	@ (8001eac <DMA1_Stream4_IRQHandler+0x44>)
 8001e98:	2201      	movs	r2, #1
 8001e9a:	701a      	strb	r2, [r3, #0]
		}
  /* USER CODE END DMA1_Stream4_IRQn 0 */
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001e9c:	bf00      	nop
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	40026000 	.word	0x40026000
 8001ea4:	08004e34 	.word	0x08004e34
 8001ea8:	40004c00 	.word	0x40004c00
 8001eac:	20000000 	.word	0x20000000

08001eb0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC5(DMA1) == 1) {
 8001eb4:	4807      	ldr	r0, [pc, #28]	@ (8001ed4 <DMA1_Stream5_IRQHandler+0x24>)
 8001eb6:	f7ff fdae 	bl	8001a16 <LL_DMA_IsActiveFlag_TC5>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d106      	bne.n	8001ece <DMA1_Stream5_IRQHandler+0x1e>
			LL_DMA_ClearFlag_TC5(DMA1);
 8001ec0:	4804      	ldr	r0, [pc, #16]	@ (8001ed4 <DMA1_Stream5_IRQHandler+0x24>)
 8001ec2:	f7ff fe30 	bl	8001b26 <LL_DMA_ClearFlag_TC5>
			LL_DMA_DisableStream(DMA1, LL_DMA_STREAM_5);
 8001ec6:	2105      	movs	r1, #5
 8001ec8:	4802      	ldr	r0, [pc, #8]	@ (8001ed4 <DMA1_Stream5_IRQHandler+0x24>)
 8001eca:	f7ff fcd9 	bl	8001880 <LL_DMA_DisableStream>
		}
  /* USER CODE END DMA1_Stream5_IRQn 0 */
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40026000 	.word	0x40026000

08001ed8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC6(DMA1) == 1) {
 8001edc:	4807      	ldr	r0, [pc, #28]	@ (8001efc <DMA1_Stream6_IRQHandler+0x24>)
 8001ede:	f7ff fdae 	bl	8001a3e <LL_DMA_IsActiveFlag_TC6>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d106      	bne.n	8001ef6 <DMA1_Stream6_IRQHandler+0x1e>
			LL_DMA_ClearFlag_TC6(DMA1);
 8001ee8:	4804      	ldr	r0, [pc, #16]	@ (8001efc <DMA1_Stream6_IRQHandler+0x24>)
 8001eea:	f7ff fe2a 	bl	8001b42 <LL_DMA_ClearFlag_TC6>

			LL_DMA_DisableStream(DMA1, LL_DMA_STREAM_6);
 8001eee:	2106      	movs	r1, #6
 8001ef0:	4802      	ldr	r0, [pc, #8]	@ (8001efc <DMA1_Stream6_IRQHandler+0x24>)
 8001ef2:	f7ff fcc5 	bl	8001880 <LL_DMA_DisableStream>
		}
  /* USER CODE END DMA1_Stream6_IRQn 0 */
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	40026000 	.word	0x40026000

08001f00 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
	if(LL_TIM_IsActiveFlag_UPDATE(TIM1)) {
 8001f04:	4806      	ldr	r0, [pc, #24]	@ (8001f20 <TIM1_UP_TIM10_IRQHandler+0x20>)
 8001f06:	f7ff fe8f 	bl	8001c28 <LL_TIM_IsActiveFlag_UPDATE>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d005      	beq.n	8001f1c <TIM1_UP_TIM10_IRQHandler+0x1c>
			LL_TIM_ClearFlag_UPDATE(TIM1);
 8001f10:	4803      	ldr	r0, [pc, #12]	@ (8001f20 <TIM1_UP_TIM10_IRQHandler+0x20>)
 8001f12:	f7ff fe7b 	bl	8001c0c <LL_TIM_ClearFlag_UPDATE>
			start_trans_mx = 1;
 8001f16:	4b03      	ldr	r3, [pc, #12]	@ (8001f24 <TIM1_UP_TIM10_IRQHandler+0x24>)
 8001f18:	2201      	movs	r2, #1
 8001f1a:	701a      	strb	r2, [r3, #0]

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001f1c:	bf00      	nop
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	40010000 	.word	0x40010000
 8001f24:	200003c4 	.word	0x200003c4

08001f28 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	printf("uart4 it\r\n");
 8001f2c:	480f      	ldr	r0, [pc, #60]	@ (8001f6c <UART4_IRQHandler+0x44>)
 8001f2e:	f002 f8ad 	bl	800408c <puts>
	LL_mDelay(100);
 8001f32:	2064      	movs	r0, #100	@ 0x64
 8001f34:	f001 ff4a 	bl	8003dcc <LL_mDelay>
	if(LL_USART_IsActiveFlag_TC(UART4) == 1) {
 8001f38:	480d      	ldr	r0, [pc, #52]	@ (8001f70 <UART4_IRQHandler+0x48>)
 8001f3a:	f7ff fe88 	bl	8001c4e <LL_USART_IsActiveFlag_TC>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d111      	bne.n	8001f68 <UART4_IRQHandler+0x40>
		    printf("TX complete, switching to RX mode\r\n");
 8001f44:	480b      	ldr	r0, [pc, #44]	@ (8001f74 <UART4_IRQHandler+0x4c>)
 8001f46:	f002 f8a1 	bl	800408c <puts>
		    LL_USART_ClearFlag_TC(UART4);
 8001f4a:	4809      	ldr	r0, [pc, #36]	@ (8001f70 <UART4_IRQHandler+0x48>)
 8001f4c:	f7ff fe92 	bl	8001c74 <LL_USART_ClearFlag_TC>
	#if USE_THREE_STATE_GATE == 1
			LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_4);
 8001f50:	2110      	movs	r1, #16
 8001f52:	4809      	ldr	r0, [pc, #36]	@ (8001f78 <UART4_IRQHandler+0x50>)
 8001f54:	f7ff ff11 	bl	8001d7a <LL_GPIO_ResetOutputPin>
	#else
			LL_USART_SetTransferDirection(UART4, LL_USART_DIRECTION_RX); //change UART direction
	#endif
				if(Packet_Return == 0) {
 8001f58:	4b08      	ldr	r3, [pc, #32]	@ (8001f7c <UART4_IRQHandler+0x54>)
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d103      	bne.n	8001f68 <UART4_IRQHandler+0x40>
					dynamixel_Ready = 1;
 8001f60:	4b07      	ldr	r3, [pc, #28]	@ (8001f80 <UART4_IRQHandler+0x58>)
 8001f62:	2201      	movs	r2, #1
 8001f64:	701a      	strb	r2, [r3, #0]
					return;
 8001f66:	bf00      	nop
			}
  /* USER CODE END UART4_IRQn 0 */
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	08004e48 	.word	0x08004e48
 8001f70:	40004c00 	.word	0x40004c00
 8001f74:	08004e54 	.word	0x08004e54
 8001f78:	40020000 	.word	0x40020000
 8001f7c:	20000001 	.word	0x20000001
 8001f80:	20000000 	.word	0x20000000

08001f84 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC1(DMA2)) {
 8001f88:	4814      	ldr	r0, [pc, #80]	@ (8001fdc <DMA2_Stream1_IRQHandler+0x58>)
 8001f8a:	f7ff fd09 	bl	80019a0 <LL_DMA_IsActiveFlag_TC1>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d021      	beq.n	8001fd8 <DMA2_Stream1_IRQHandler+0x54>
		LL_DMA_ClearFlag_TC1(DMA2);
 8001f94:	4811      	ldr	r0, [pc, #68]	@ (8001fdc <DMA2_Stream1_IRQHandler+0x58>)
 8001f96:	f7ff fd9d 	bl	8001ad4 <LL_DMA_ClearFlag_TC1>
		printf("stream1 it\r\n");
 8001f9a:	4811      	ldr	r0, [pc, #68]	@ (8001fe0 <DMA2_Stream1_IRQHandler+0x5c>)
 8001f9c:	f002 f876 	bl	800408c <puts>
		readStatusPacket_pos_DMA(dynamixel_position);
 8001fa0:	4810      	ldr	r0, [pc, #64]	@ (8001fe4 <DMA2_Stream1_IRQHandler+0x60>)
 8001fa2:	f7fe fdff 	bl	8000ba4 <readStatusPacket_pos_DMA>
		LL_DMA_DisableStream(DMA2, LL_DMA_STREAM_1);
 8001fa6:	2101      	movs	r1, #1
 8001fa8:	480c      	ldr	r0, [pc, #48]	@ (8001fdc <DMA2_Stream1_IRQHandler+0x58>)
 8001faa:	f7ff fc69 	bl	8001880 <LL_DMA_DisableStream>
		Packet_Return -= 1;
 8001fae:	4b0e      	ldr	r3, [pc, #56]	@ (8001fe8 <DMA2_Stream1_IRQHandler+0x64>)
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	b2da      	uxtb	r2, r3
 8001fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe8 <DMA2_Stream1_IRQHandler+0x64>)
 8001fb8:	701a      	strb	r2, [r3, #0]
		if(Packet_Return == 0) {
 8001fba:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe8 <DMA2_Stream1_IRQHandler+0x64>)
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d106      	bne.n	8001fd0 <DMA2_Stream1_IRQHandler+0x4c>
			Is_dynamixel_GetData = 1;
 8001fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8001fec <DMA2_Stream1_IRQHandler+0x68>)
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	701a      	strb	r2, [r3, #0]
			dynamixel_Ready = 1;
 8001fc8:	4b09      	ldr	r3, [pc, #36]	@ (8001ff0 <DMA2_Stream1_IRQHandler+0x6c>)
 8001fca:	2201      	movs	r2, #1
 8001fcc:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END DMA2_Stream1_IRQn 0 */
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001fce:	e003      	b.n	8001fd8 <DMA2_Stream1_IRQHandler+0x54>
			LL_DMA_EnableStream(DMA2, LL_DMA_STREAM_1);
 8001fd0:	2101      	movs	r1, #1
 8001fd2:	4802      	ldr	r0, [pc, #8]	@ (8001fdc <DMA2_Stream1_IRQHandler+0x58>)
 8001fd4:	f7ff fc34 	bl	8001840 <LL_DMA_EnableStream>
}
 8001fd8:	bf00      	nop
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	40026400 	.word	0x40026400
 8001fe0:	08004e78 	.word	0x08004e78
 8001fe4:	20000354 	.word	0x20000354
 8001fe8:	20000001 	.word	0x20000001
 8001fec:	200003a0 	.word	0x200003a0
 8001ff0:	20000000 	.word	0x20000000

08001ff4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC6(DMA2) == 1) {
 8001ff8:	480c      	ldr	r0, [pc, #48]	@ (800202c <DMA2_Stream6_IRQHandler+0x38>)
 8001ffa:	f7ff fd20 	bl	8001a3e <LL_DMA_IsActiveFlag_TC6>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b01      	cmp	r3, #1
 8002002:	d111      	bne.n	8002028 <DMA2_Stream6_IRQHandler+0x34>
		printf("DMA TX Complete\r\n");
 8002004:	480a      	ldr	r0, [pc, #40]	@ (8002030 <DMA2_Stream6_IRQHandler+0x3c>)
 8002006:	f002 f841 	bl	800408c <puts>
		LL_DMA_ClearFlag_TC6(DMA2);
 800200a:	4808      	ldr	r0, [pc, #32]	@ (800202c <DMA2_Stream6_IRQHandler+0x38>)
 800200c:	f7ff fd99 	bl	8001b42 <LL_DMA_ClearFlag_TC6>
		LL_DMA_DisableStream(DMA2, LL_DMA_STREAM_6);
 8002010:	2106      	movs	r1, #6
 8002012:	4806      	ldr	r0, [pc, #24]	@ (800202c <DMA2_Stream6_IRQHandler+0x38>)
 8002014:	f7ff fc34 	bl	8001880 <LL_DMA_DisableStream>
		LL_USART_DisableDMAReq_TX(USART6);
 8002018:	4806      	ldr	r0, [pc, #24]	@ (8002034 <DMA2_Stream6_IRQHandler+0x40>)
 800201a:	f7ff fe7f 	bl	8001d1c <LL_USART_DisableDMAReq_TX>
		usart6_dma_rx_start();
 800201e:	f000 f901 	bl	8002224 <usart6_dma_rx_start>
		dynamixel_Ready = 1;
 8002022:	4b05      	ldr	r3, [pc, #20]	@ (8002038 <DMA2_Stream6_IRQHandler+0x44>)
 8002024:	2201      	movs	r2, #1
 8002026:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END DMA2_Stream6_IRQn 0 */
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002028:	bf00      	nop
 800202a:	bd80      	pop	{r7, pc}
 800202c:	40026400 	.word	0x40026400
 8002030:	08004e34 	.word	0x08004e34
 8002034:	40011400 	.word	0x40011400
 8002038:	20000000 	.word	0x20000000

0800203c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	printf("usart6 it\r\n");
 8002040:	480d      	ldr	r0, [pc, #52]	@ (8002078 <USART6_IRQHandler+0x3c>)
 8002042:	f002 f823 	bl	800408c <puts>
//		LL_mDelay(100);
		if(LL_USART_IsActiveFlag_TC(USART6) == 1) {
 8002046:	480d      	ldr	r0, [pc, #52]	@ (800207c <USART6_IRQHandler+0x40>)
 8002048:	f7ff fe01 	bl	8001c4e <LL_USART_IsActiveFlag_TC>
 800204c:	4603      	mov	r3, r0
 800204e:	2b01      	cmp	r3, #1
 8002050:	d111      	bne.n	8002076 <USART6_IRQHandler+0x3a>
			    printf("TX complete, switching to RX mode\r\n");
 8002052:	480b      	ldr	r0, [pc, #44]	@ (8002080 <USART6_IRQHandler+0x44>)
 8002054:	f002 f81a 	bl	800408c <puts>
			    LL_USART_ClearFlag_TC(USART6);
 8002058:	4808      	ldr	r0, [pc, #32]	@ (800207c <USART6_IRQHandler+0x40>)
 800205a:	f7ff fe0b 	bl	8001c74 <LL_USART_ClearFlag_TC>
		#if USE_THREE_STATE_GATE == 1
				LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_0);
 800205e:	2101      	movs	r1, #1
 8002060:	4808      	ldr	r0, [pc, #32]	@ (8002084 <USART6_IRQHandler+0x48>)
 8002062:	f7ff fe8a 	bl	8001d7a <LL_GPIO_ResetOutputPin>
		#else
				LL_USART_SetTransferDirection(USART6, LL_USART_DIRECTION_RX); //change UART direction
		#endif
					if(Packet_Return == 0) {
 8002066:	4b08      	ldr	r3, [pc, #32]	@ (8002088 <USART6_IRQHandler+0x4c>)
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d103      	bne.n	8002076 <USART6_IRQHandler+0x3a>
						dynamixel_Ready = 1;
 800206e:	4b07      	ldr	r3, [pc, #28]	@ (800208c <USART6_IRQHandler+0x50>)
 8002070:	2201      	movs	r2, #1
 8002072:	701a      	strb	r2, [r3, #0]
						return;
 8002074:	bf00      	nop
		}
  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002076:	bd80      	pop	{r7, pc}
 8002078:	08004e84 	.word	0x08004e84
 800207c:	40011400 	.word	0x40011400
 8002080:	08004e54 	.word	0x08004e54
 8002084:	40020400 	.word	0x40020400
 8002088:	20000001 	.word	0x20000001
 800208c:	20000000 	.word	0x20000000

08002090 <uart4_dma_tx_start>:

/* USER CODE BEGIN 1 */
void uart4_dma_tx_start(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
    printf("DMA4 started\r\n");
 8002094:	481a      	ldr	r0, [pc, #104]	@ (8002100 <uart4_dma_tx_start+0x70>)
 8002096:	f001 fff9 	bl	800408c <puts>
    LL_DMA_DisableStream(DMA1, LL_DMA_STREAM_4);
 800209a:	2104      	movs	r1, #4
 800209c:	4819      	ldr	r0, [pc, #100]	@ (8002104 <uart4_dma_tx_start+0x74>)
 800209e:	f7ff fbef 	bl	8001880 <LL_DMA_DisableStream>
    while (LL_DMA_IsEnabledStream(DMA1, LL_DMA_STREAM_4));
 80020a2:	bf00      	nop
 80020a4:	2104      	movs	r1, #4
 80020a6:	4817      	ldr	r0, [pc, #92]	@ (8002104 <uart4_dma_tx_start+0x74>)
 80020a8:	f7ff fc0a 	bl	80018c0 <LL_DMA_IsEnabledStream>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d1f8      	bne.n	80020a4 <uart4_dma_tx_start+0x14>

    LL_DMA_ClearFlag_TC4(DMA1);
 80020b2:	4814      	ldr	r0, [pc, #80]	@ (8002104 <uart4_dma_tx_start+0x74>)
 80020b4:	f7ff fd2a 	bl	8001b0c <LL_DMA_ClearFlag_TC4>
    LL_DMA_ClearFlag_TE4(DMA1);
 80020b8:	4812      	ldr	r0, [pc, #72]	@ (8002104 <uart4_dma_tx_start+0x74>)
 80020ba:	f7ff fd6c 	bl	8001b96 <LL_DMA_ClearFlag_TE4>
    LL_DMA_ClearFlag_HT4(DMA1);
 80020be:	4811      	ldr	r0, [pc, #68]	@ (8002104 <uart4_dma_tx_start+0x74>)
 80020c0:	f7ff fced 	bl	8001a9e <LL_DMA_ClearFlag_HT4>

    LL_DMA_SetMemoryAddress(DMA1, LL_DMA_STREAM_4, (uint32_t)tx_data);
 80020c4:	4b10      	ldr	r3, [pc, #64]	@ (8002108 <uart4_dma_tx_start+0x78>)
 80020c6:	461a      	mov	r2, r3
 80020c8:	2104      	movs	r1, #4
 80020ca:	480e      	ldr	r0, [pc, #56]	@ (8002104 <uart4_dma_tx_start+0x74>)
 80020cc:	f7ff fc38 	bl	8001940 <LL_DMA_SetMemoryAddress>
    LL_DMA_SetPeriphAddress(DMA1, LL_DMA_STREAM_4, (uint32_t)&UART4->DR);
 80020d0:	4a0e      	ldr	r2, [pc, #56]	@ (800210c <uart4_dma_tx_start+0x7c>)
 80020d2:	2104      	movs	r1, #4
 80020d4:	480b      	ldr	r0, [pc, #44]	@ (8002104 <uart4_dma_tx_start+0x74>)
 80020d6:	f7ff fc4b 	bl	8001970 <LL_DMA_SetPeriphAddress>
    LL_DMA_SetDataLength(DMA1, LL_DMA_STREAM_4, sizeof(tx_data));
 80020da:	2209      	movs	r2, #9
 80020dc:	2104      	movs	r1, #4
 80020de:	4809      	ldr	r0, [pc, #36]	@ (8002104 <uart4_dma_tx_start+0x74>)
 80020e0:	f7ff fc0a 	bl	80018f8 <LL_DMA_SetDataLength>

    LL_DMA_EnableIT_TC(DMA1, LL_DMA_STREAM_4);
 80020e4:	2104      	movs	r1, #4
 80020e6:	4807      	ldr	r0, [pc, #28]	@ (8002104 <uart4_dma_tx_start+0x74>)
 80020e8:	f7ff fd70 	bl	8001bcc <LL_DMA_EnableIT_TC>
    LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_4);
 80020ec:	2104      	movs	r1, #4
 80020ee:	4805      	ldr	r0, [pc, #20]	@ (8002104 <uart4_dma_tx_start+0x74>)
 80020f0:	f7ff fba6 	bl	8001840 <LL_DMA_EnableStream>
    LL_USART_EnableDMAReq_TX(UART4);
 80020f4:	4806      	ldr	r0, [pc, #24]	@ (8002110 <uart4_dma_tx_start+0x80>)
 80020f6:	f7ff fdee 	bl	8001cd6 <LL_USART_EnableDMAReq_TX>
}
 80020fa:	bf00      	nop
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	08004e90 	.word	0x08004e90
 8002104:	40026000 	.word	0x40026000
 8002108:	200002cc 	.word	0x200002cc
 800210c:	40004c04 	.word	0x40004c04
 8002110:	40004c00 	.word	0x40004c00

08002114 <uart4_dma_rx_start>:
void uart4_dma_rx_start(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
    LL_DMA_DisableStream(DMA1, LL_DMA_STREAM_2);
 8002118:	2102      	movs	r1, #2
 800211a:	481c      	ldr	r0, [pc, #112]	@ (800218c <uart4_dma_rx_start+0x78>)
 800211c:	f7ff fbb0 	bl	8001880 <LL_DMA_DisableStream>
    while (LL_DMA_IsEnabledStream(DMA1, LL_DMA_STREAM_2));
 8002120:	bf00      	nop
 8002122:	2102      	movs	r1, #2
 8002124:	4819      	ldr	r0, [pc, #100]	@ (800218c <uart4_dma_rx_start+0x78>)
 8002126:	f7ff fbcb 	bl	80018c0 <LL_DMA_IsEnabledStream>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d1f8      	bne.n	8002122 <uart4_dma_rx_start+0xe>

    LL_DMA_ClearFlag_TC2(DMA1);
 8002130:	4816      	ldr	r0, [pc, #88]	@ (800218c <uart4_dma_rx_start+0x78>)
 8002132:	f7ff fcdd 	bl	8001af0 <LL_DMA_ClearFlag_TC2>
    LL_DMA_ClearFlag_TE2(DMA1);
 8002136:	4815      	ldr	r0, [pc, #84]	@ (800218c <uart4_dma_rx_start+0x78>)
 8002138:	f7ff fd1f 	bl	8001b7a <LL_DMA_ClearFlag_TE2>
    LL_DMA_ClearFlag_HT2(DMA2);
 800213c:	4814      	ldr	r0, [pc, #80]	@ (8002190 <uart4_dma_rx_start+0x7c>)
 800213e:	f7ff fca0 	bl	8001a82 <LL_DMA_ClearFlag_HT2>

    LL_DMA_SetMemoryAddress(DMA1, LL_DMA_STREAM_2, (uint32_t)Status_Packet_Array);
 8002142:	4b14      	ldr	r3, [pc, #80]	@ (8002194 <uart4_dma_rx_start+0x80>)
 8002144:	461a      	mov	r2, r3
 8002146:	2102      	movs	r1, #2
 8002148:	4810      	ldr	r0, [pc, #64]	@ (800218c <uart4_dma_rx_start+0x78>)
 800214a:	f7ff fbf9 	bl	8001940 <LL_DMA_SetMemoryAddress>
    LL_DMA_SetPeriphAddress(DMA1, LL_DMA_STREAM_2, LL_USART_DMA_GetRegAddr(UART4));
 800214e:	4812      	ldr	r0, [pc, #72]	@ (8002198 <uart4_dma_rx_start+0x84>)
 8002150:	f7ff fe07 	bl	8001d62 <LL_USART_DMA_GetRegAddr>
 8002154:	4603      	mov	r3, r0
 8002156:	461a      	mov	r2, r3
 8002158:	2102      	movs	r1, #2
 800215a:	480c      	ldr	r0, [pc, #48]	@ (800218c <uart4_dma_rx_start+0x78>)
 800215c:	f7ff fc08 	bl	8001970 <LL_DMA_SetPeriphAddress>
    LL_DMA_SetDataLength(DMA1, LL_DMA_STREAM_2, Status_packet_length + 4);
 8002160:	4b0e      	ldr	r3, [pc, #56]	@ (800219c <uart4_dma_rx_start+0x88>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	3304      	adds	r3, #4
 8002166:	461a      	mov	r2, r3
 8002168:	2102      	movs	r1, #2
 800216a:	4808      	ldr	r0, [pc, #32]	@ (800218c <uart4_dma_rx_start+0x78>)
 800216c:	f7ff fbc4 	bl	80018f8 <LL_DMA_SetDataLength>

    LL_DMA_EnableIT_TC(DMA1, LL_DMA_STREAM_2);
 8002170:	2102      	movs	r1, #2
 8002172:	4806      	ldr	r0, [pc, #24]	@ (800218c <uart4_dma_rx_start+0x78>)
 8002174:	f7ff fd2a 	bl	8001bcc <LL_DMA_EnableIT_TC>
    LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_2);
 8002178:	2102      	movs	r1, #2
 800217a:	4804      	ldr	r0, [pc, #16]	@ (800218c <uart4_dma_rx_start+0x78>)
 800217c:	f7ff fb60 	bl	8001840 <LL_DMA_EnableStream>
    LL_USART_EnableDMAReq_RX(UART4);
 8002180:	4805      	ldr	r0, [pc, #20]	@ (8002198 <uart4_dma_rx_start+0x84>)
 8002182:	f7ff fd85 	bl	8001c90 <LL_USART_EnableDMAReq_RX>
}
 8002186:	bf00      	nop
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	40026000 	.word	0x40026000
 8002190:	40026400 	.word	0x40026400
 8002194:	200003a8 	.word	0x200003a8
 8002198:	40004c00 	.word	0x40004c00
 800219c:	200003a4 	.word	0x200003a4

080021a0 <usart6_dma_tx_start>:
void usart6_dma_tx_start(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
    printf("DMA6 started\r\n");
 80021a4:	481a      	ldr	r0, [pc, #104]	@ (8002210 <usart6_dma_tx_start+0x70>)
 80021a6:	f001 ff71 	bl	800408c <puts>
    LL_DMA_DisableStream(DMA2, LL_DMA_STREAM_6);
 80021aa:	2106      	movs	r1, #6
 80021ac:	4819      	ldr	r0, [pc, #100]	@ (8002214 <usart6_dma_tx_start+0x74>)
 80021ae:	f7ff fb67 	bl	8001880 <LL_DMA_DisableStream>
    while (LL_DMA_IsEnabledStream(DMA2, LL_DMA_STREAM_6));
 80021b2:	bf00      	nop
 80021b4:	2106      	movs	r1, #6
 80021b6:	4817      	ldr	r0, [pc, #92]	@ (8002214 <usart6_dma_tx_start+0x74>)
 80021b8:	f7ff fb82 	bl	80018c0 <LL_DMA_IsEnabledStream>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d1f8      	bne.n	80021b4 <usart6_dma_tx_start+0x14>

    LL_DMA_ClearFlag_TC6(DMA2);
 80021c2:	4814      	ldr	r0, [pc, #80]	@ (8002214 <usart6_dma_tx_start+0x74>)
 80021c4:	f7ff fcbd 	bl	8001b42 <LL_DMA_ClearFlag_TC6>
    LL_DMA_ClearFlag_TE6(DMA2);
 80021c8:	4812      	ldr	r0, [pc, #72]	@ (8002214 <usart6_dma_tx_start+0x74>)
 80021ca:	f7ff fcf1 	bl	8001bb0 <LL_DMA_ClearFlag_TE6>
    LL_DMA_ClearFlag_HT6(DMA2);
 80021ce:	4811      	ldr	r0, [pc, #68]	@ (8002214 <usart6_dma_tx_start+0x74>)
 80021d0:	f7ff fc72 	bl	8001ab8 <LL_DMA_ClearFlag_HT6>

    LL_DMA_SetMemoryAddress(DMA2, LL_DMA_STREAM_6, (uint32_t)tx_data);
 80021d4:	4b10      	ldr	r3, [pc, #64]	@ (8002218 <usart6_dma_tx_start+0x78>)
 80021d6:	461a      	mov	r2, r3
 80021d8:	2106      	movs	r1, #6
 80021da:	480e      	ldr	r0, [pc, #56]	@ (8002214 <usart6_dma_tx_start+0x74>)
 80021dc:	f7ff fbb0 	bl	8001940 <LL_DMA_SetMemoryAddress>
    LL_DMA_SetPeriphAddress(DMA2, LL_DMA_STREAM_6, (uint32_t)&USART6->DR);
 80021e0:	4a0e      	ldr	r2, [pc, #56]	@ (800221c <usart6_dma_tx_start+0x7c>)
 80021e2:	2106      	movs	r1, #6
 80021e4:	480b      	ldr	r0, [pc, #44]	@ (8002214 <usart6_dma_tx_start+0x74>)
 80021e6:	f7ff fbc3 	bl	8001970 <LL_DMA_SetPeriphAddress>
    LL_DMA_SetDataLength(DMA2, LL_DMA_STREAM_6, sizeof(tx_data));
 80021ea:	2209      	movs	r2, #9
 80021ec:	2106      	movs	r1, #6
 80021ee:	4809      	ldr	r0, [pc, #36]	@ (8002214 <usart6_dma_tx_start+0x74>)
 80021f0:	f7ff fb82 	bl	80018f8 <LL_DMA_SetDataLength>

    LL_DMA_EnableIT_TC(DMA2, LL_DMA_STREAM_6);
 80021f4:	2106      	movs	r1, #6
 80021f6:	4807      	ldr	r0, [pc, #28]	@ (8002214 <usart6_dma_tx_start+0x74>)
 80021f8:	f7ff fce8 	bl	8001bcc <LL_DMA_EnableIT_TC>
    LL_DMA_EnableStream(DMA2, LL_DMA_STREAM_6);
 80021fc:	2106      	movs	r1, #6
 80021fe:	4805      	ldr	r0, [pc, #20]	@ (8002214 <usart6_dma_tx_start+0x74>)
 8002200:	f7ff fb1e 	bl	8001840 <LL_DMA_EnableStream>
    LL_USART_EnableDMAReq_TX(USART6);
 8002204:	4806      	ldr	r0, [pc, #24]	@ (8002220 <usart6_dma_tx_start+0x80>)
 8002206:	f7ff fd66 	bl	8001cd6 <LL_USART_EnableDMAReq_TX>
}
 800220a:	bf00      	nop
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	08004ea0 	.word	0x08004ea0
 8002214:	40026400 	.word	0x40026400
 8002218:	200002cc 	.word	0x200002cc
 800221c:	40011404 	.word	0x40011404
 8002220:	40011400 	.word	0x40011400

08002224 <usart6_dma_rx_start>:
void usart6_dma_rx_start(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
    LL_DMA_DisableStream(DMA2, LL_DMA_STREAM_1);
 8002228:	2101      	movs	r1, #1
 800222a:	481c      	ldr	r0, [pc, #112]	@ (800229c <usart6_dma_rx_start+0x78>)
 800222c:	f7ff fb28 	bl	8001880 <LL_DMA_DisableStream>
    while (LL_DMA_IsEnabledStream(DMA2, LL_DMA_STREAM_1));
 8002230:	bf00      	nop
 8002232:	2101      	movs	r1, #1
 8002234:	4819      	ldr	r0, [pc, #100]	@ (800229c <usart6_dma_rx_start+0x78>)
 8002236:	f7ff fb43 	bl	80018c0 <LL_DMA_IsEnabledStream>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d1f8      	bne.n	8002232 <usart6_dma_rx_start+0xe>

    LL_DMA_ClearFlag_TC1(DMA2);
 8002240:	4816      	ldr	r0, [pc, #88]	@ (800229c <usart6_dma_rx_start+0x78>)
 8002242:	f7ff fc47 	bl	8001ad4 <LL_DMA_ClearFlag_TC1>
    LL_DMA_ClearFlag_TE1(DMA2);
 8002246:	4815      	ldr	r0, [pc, #84]	@ (800229c <usart6_dma_rx_start+0x78>)
 8002248:	f7ff fc89 	bl	8001b5e <LL_DMA_ClearFlag_TE1>
    LL_DMA_ClearFlag_HT1(DMA2);
 800224c:	4813      	ldr	r0, [pc, #76]	@ (800229c <usart6_dma_rx_start+0x78>)
 800224e:	f7ff fc0a 	bl	8001a66 <LL_DMA_ClearFlag_HT1>

    LL_DMA_SetMemoryAddress(DMA2, LL_DMA_STREAM_1, (uint32_t)Status_Packet_Array);
 8002252:	4b13      	ldr	r3, [pc, #76]	@ (80022a0 <usart6_dma_rx_start+0x7c>)
 8002254:	461a      	mov	r2, r3
 8002256:	2101      	movs	r1, #1
 8002258:	4810      	ldr	r0, [pc, #64]	@ (800229c <usart6_dma_rx_start+0x78>)
 800225a:	f7ff fb71 	bl	8001940 <LL_DMA_SetMemoryAddress>
    LL_DMA_SetPeriphAddress(DMA2, LL_DMA_STREAM_1, LL_USART_DMA_GetRegAddr(USART6));
 800225e:	4811      	ldr	r0, [pc, #68]	@ (80022a4 <usart6_dma_rx_start+0x80>)
 8002260:	f7ff fd7f 	bl	8001d62 <LL_USART_DMA_GetRegAddr>
 8002264:	4603      	mov	r3, r0
 8002266:	461a      	mov	r2, r3
 8002268:	2101      	movs	r1, #1
 800226a:	480c      	ldr	r0, [pc, #48]	@ (800229c <usart6_dma_rx_start+0x78>)
 800226c:	f7ff fb80 	bl	8001970 <LL_DMA_SetPeriphAddress>
    LL_DMA_SetDataLength(DMA2, LL_DMA_STREAM_1, Status_packet_length + 4);
 8002270:	4b0d      	ldr	r3, [pc, #52]	@ (80022a8 <usart6_dma_rx_start+0x84>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	3304      	adds	r3, #4
 8002276:	461a      	mov	r2, r3
 8002278:	2101      	movs	r1, #1
 800227a:	4808      	ldr	r0, [pc, #32]	@ (800229c <usart6_dma_rx_start+0x78>)
 800227c:	f7ff fb3c 	bl	80018f8 <LL_DMA_SetDataLength>

    LL_DMA_EnableIT_TC(DMA2, LL_DMA_STREAM_1);
 8002280:	2101      	movs	r1, #1
 8002282:	4806      	ldr	r0, [pc, #24]	@ (800229c <usart6_dma_rx_start+0x78>)
 8002284:	f7ff fca2 	bl	8001bcc <LL_DMA_EnableIT_TC>
    LL_DMA_EnableStream(DMA2, LL_DMA_STREAM_1);
 8002288:	2101      	movs	r1, #1
 800228a:	4804      	ldr	r0, [pc, #16]	@ (800229c <usart6_dma_rx_start+0x78>)
 800228c:	f7ff fad8 	bl	8001840 <LL_DMA_EnableStream>
    LL_USART_EnableDMAReq_RX(USART6);
 8002290:	4804      	ldr	r0, [pc, #16]	@ (80022a4 <usart6_dma_rx_start+0x80>)
 8002292:	f7ff fcfd 	bl	8001c90 <LL_USART_EnableDMAReq_RX>
}
 8002296:	bf00      	nop
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	40026400 	.word	0x40026400
 80022a0:	200003a8 	.word	0x200003a8
 80022a4:	40011400 	.word	0x40011400
 80022a8:	200003a4 	.word	0x200003a4

080022ac <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b086      	sub	sp, #24
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022b8:	2300      	movs	r3, #0
 80022ba:	617b      	str	r3, [r7, #20]
 80022bc:	e00a      	b.n	80022d4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022be:	f3af 8000 	nop.w
 80022c2:	4601      	mov	r1, r0
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	1c5a      	adds	r2, r3, #1
 80022c8:	60ba      	str	r2, [r7, #8]
 80022ca:	b2ca      	uxtb	r2, r1
 80022cc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	3301      	adds	r3, #1
 80022d2:	617b      	str	r3, [r7, #20]
 80022d4:	697a      	ldr	r2, [r7, #20]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	429a      	cmp	r2, r3
 80022da:	dbf0      	blt.n	80022be <_read+0x12>
  }

  return len;
 80022dc:	687b      	ldr	r3, [r7, #4]
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3718      	adds	r7, #24
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}

080022e6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80022e6:	b480      	push	{r7}
 80022e8:	b083      	sub	sp, #12
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr

080022fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022fe:	b480      	push	{r7}
 8002300:	b083      	sub	sp, #12
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
 8002306:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800230e:	605a      	str	r2, [r3, #4]
  return 0;
 8002310:	2300      	movs	r3, #0
}
 8002312:	4618      	mov	r0, r3
 8002314:	370c      	adds	r7, #12
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr

0800231e <_isatty>:

int _isatty(int file)
{
 800231e:	b480      	push	{r7}
 8002320:	b083      	sub	sp, #12
 8002322:	af00      	add	r7, sp, #0
 8002324:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002326:	2301      	movs	r3, #1
}
 8002328:	4618      	mov	r0, r3
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	60f8      	str	r0, [r7, #12]
 800233c:	60b9      	str	r1, [r7, #8]
 800233e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	3714      	adds	r7, #20
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
	...

08002350 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b086      	sub	sp, #24
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002358:	4a14      	ldr	r2, [pc, #80]	@ (80023ac <_sbrk+0x5c>)
 800235a:	4b15      	ldr	r3, [pc, #84]	@ (80023b0 <_sbrk+0x60>)
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002364:	4b13      	ldr	r3, [pc, #76]	@ (80023b4 <_sbrk+0x64>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d102      	bne.n	8002372 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800236c:	4b11      	ldr	r3, [pc, #68]	@ (80023b4 <_sbrk+0x64>)
 800236e:	4a12      	ldr	r2, [pc, #72]	@ (80023b8 <_sbrk+0x68>)
 8002370:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002372:	4b10      	ldr	r3, [pc, #64]	@ (80023b4 <_sbrk+0x64>)
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4413      	add	r3, r2
 800237a:	693a      	ldr	r2, [r7, #16]
 800237c:	429a      	cmp	r2, r3
 800237e:	d207      	bcs.n	8002390 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002380:	f001 ffb2 	bl	80042e8 <__errno>
 8002384:	4603      	mov	r3, r0
 8002386:	220c      	movs	r2, #12
 8002388:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800238a:	f04f 33ff 	mov.w	r3, #4294967295
 800238e:	e009      	b.n	80023a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002390:	4b08      	ldr	r3, [pc, #32]	@ (80023b4 <_sbrk+0x64>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002396:	4b07      	ldr	r3, [pc, #28]	@ (80023b4 <_sbrk+0x64>)
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4413      	add	r3, r2
 800239e:	4a05      	ldr	r2, [pc, #20]	@ (80023b4 <_sbrk+0x64>)
 80023a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023a2:	68fb      	ldr	r3, [r7, #12]
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3718      	adds	r7, #24
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	20020000 	.word	0x20020000
 80023b0:	00000400 	.word	0x00000400
 80023b4:	200003c8 	.word	0x200003c8
 80023b8:	20000518 	.word	0x20000518

080023bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023c0:	4b06      	ldr	r3, [pc, #24]	@ (80023dc <SystemInit+0x20>)
 80023c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023c6:	4a05      	ldr	r2, [pc, #20]	@ (80023dc <SystemInit+0x20>)
 80023c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023d0:	bf00      	nop
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
 80023da:	bf00      	nop
 80023dc:	e000ed00 	.word	0xe000ed00

080023e0 <__NVIC_GetPriorityGrouping>:
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023e4:	4b04      	ldr	r3, [pc, #16]	@ (80023f8 <__NVIC_GetPriorityGrouping+0x18>)
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	0a1b      	lsrs	r3, r3, #8
 80023ea:	f003 0307 	and.w	r3, r3, #7
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr
 80023f8:	e000ed00 	.word	0xe000ed00

080023fc <__NVIC_EnableIRQ>:
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	4603      	mov	r3, r0
 8002404:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800240a:	2b00      	cmp	r3, #0
 800240c:	db0b      	blt.n	8002426 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800240e:	79fb      	ldrb	r3, [r7, #7]
 8002410:	f003 021f 	and.w	r2, r3, #31
 8002414:	4907      	ldr	r1, [pc, #28]	@ (8002434 <__NVIC_EnableIRQ+0x38>)
 8002416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241a:	095b      	lsrs	r3, r3, #5
 800241c:	2001      	movs	r0, #1
 800241e:	fa00 f202 	lsl.w	r2, r0, r2
 8002422:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002426:	bf00      	nop
 8002428:	370c      	adds	r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	e000e100 	.word	0xe000e100

08002438 <__NVIC_SetPriority>:
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	4603      	mov	r3, r0
 8002440:	6039      	str	r1, [r7, #0]
 8002442:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002444:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002448:	2b00      	cmp	r3, #0
 800244a:	db0a      	blt.n	8002462 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	b2da      	uxtb	r2, r3
 8002450:	490c      	ldr	r1, [pc, #48]	@ (8002484 <__NVIC_SetPriority+0x4c>)
 8002452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002456:	0112      	lsls	r2, r2, #4
 8002458:	b2d2      	uxtb	r2, r2
 800245a:	440b      	add	r3, r1
 800245c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002460:	e00a      	b.n	8002478 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	b2da      	uxtb	r2, r3
 8002466:	4908      	ldr	r1, [pc, #32]	@ (8002488 <__NVIC_SetPriority+0x50>)
 8002468:	79fb      	ldrb	r3, [r7, #7]
 800246a:	f003 030f 	and.w	r3, r3, #15
 800246e:	3b04      	subs	r3, #4
 8002470:	0112      	lsls	r2, r2, #4
 8002472:	b2d2      	uxtb	r2, r2
 8002474:	440b      	add	r3, r1
 8002476:	761a      	strb	r2, [r3, #24]
}
 8002478:	bf00      	nop
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr
 8002484:	e000e100 	.word	0xe000e100
 8002488:	e000ed00 	.word	0xe000ed00

0800248c <NVIC_EncodePriority>:
{
 800248c:	b480      	push	{r7}
 800248e:	b089      	sub	sp, #36	@ 0x24
 8002490:	af00      	add	r7, sp, #0
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	60b9      	str	r1, [r7, #8]
 8002496:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	f003 0307 	and.w	r3, r3, #7
 800249e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	f1c3 0307 	rsb	r3, r3, #7
 80024a6:	2b04      	cmp	r3, #4
 80024a8:	bf28      	it	cs
 80024aa:	2304      	movcs	r3, #4
 80024ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	3304      	adds	r3, #4
 80024b2:	2b06      	cmp	r3, #6
 80024b4:	d902      	bls.n	80024bc <NVIC_EncodePriority+0x30>
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	3b03      	subs	r3, #3
 80024ba:	e000      	b.n	80024be <NVIC_EncodePriority+0x32>
 80024bc:	2300      	movs	r3, #0
 80024be:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024c0:	f04f 32ff 	mov.w	r2, #4294967295
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ca:	43da      	mvns	r2, r3
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	401a      	ands	r2, r3
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024d4:	f04f 31ff 	mov.w	r1, #4294967295
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	fa01 f303 	lsl.w	r3, r1, r3
 80024de:	43d9      	mvns	r1, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024e4:	4313      	orrs	r3, r2
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3724      	adds	r7, #36	@ 0x24
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
	...

080024f4 <LL_APB2_GRP1_EnableClock>:
{
 80024f4:	b480      	push	{r7}
 80024f6:	b085      	sub	sp, #20
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80024fc:	4b08      	ldr	r3, [pc, #32]	@ (8002520 <LL_APB2_GRP1_EnableClock+0x2c>)
 80024fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002500:	4907      	ldr	r1, [pc, #28]	@ (8002520 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4313      	orrs	r3, r2
 8002506:	644b      	str	r3, [r1, #68]	@ 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002508:	4b05      	ldr	r3, [pc, #20]	@ (8002520 <LL_APB2_GRP1_EnableClock+0x2c>)
 800250a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	4013      	ands	r3, r2
 8002510:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002512:	68fb      	ldr	r3, [r7, #12]
}
 8002514:	bf00      	nop
 8002516:	3714      	adds	r7, #20
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr
 8002520:	40023800 	.word	0x40023800

08002524 <LL_TIM_DisableARRPreload>:
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	601a      	str	r2, [r3, #0]
}
 8002538:	bf00      	nop
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr

08002544 <LL_TIM_SetClockSource>:
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002556:	f023 0307 	bic.w	r3, r3, #7
 800255a:	683a      	ldr	r2, [r7, #0]
 800255c:	431a      	orrs	r2, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	609a      	str	r2, [r3, #8]
}
 8002562:	bf00      	nop
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr

0800256e <LL_TIM_SetTriggerOutput>:
{
 800256e:	b480      	push	{r7}
 8002570:	b083      	sub	sp, #12
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
 8002576:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	431a      	orrs	r2, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	605a      	str	r2, [r3, #4]
}
 8002588:	bf00      	nop
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <LL_TIM_DisableMasterSlaveMode>:
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	609a      	str	r2, [r3, #8]
}
 80025a8:	bf00      	nop
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr

080025b4 <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80025ba:	1d3b      	adds	r3, r7, #4
 80025bc:	2200      	movs	r2, #0
 80025be:	601a      	str	r2, [r3, #0]
 80025c0:	605a      	str	r2, [r3, #4]
 80025c2:	609a      	str	r2, [r3, #8]
 80025c4:	60da      	str	r2, [r3, #12]
 80025c6:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 80025c8:	2001      	movs	r0, #1
 80025ca:	f7ff ff93 	bl	80024f4 <LL_APB2_GRP1_EnableClock>

  /* TIM1 interrupt Init */
  NVIC_SetPriority(TIM1_UP_TIM10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80025ce:	f7ff ff07 	bl	80023e0 <__NVIC_GetPriorityGrouping>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2200      	movs	r2, #0
 80025d6:	2100      	movs	r1, #0
 80025d8:	4618      	mov	r0, r3
 80025da:	f7ff ff57 	bl	800248c <NVIC_EncodePriority>
 80025de:	4603      	mov	r3, r0
 80025e0:	4619      	mov	r1, r3
 80025e2:	2019      	movs	r0, #25
 80025e4:	f7ff ff28 	bl	8002438 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80025e8:	2019      	movs	r0, #25
 80025ea:	f7ff ff07 	bl	80023fc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 29;
 80025ee:	231d      	movs	r3, #29
 80025f0:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80025f2:	2300      	movs	r3, #0
 80025f4:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 60000;
 80025f6:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80025fa:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80025fc:	2300      	movs	r3, #0
 80025fe:	613b      	str	r3, [r7, #16]
  TIM_InitStruct.RepetitionCounter = 0;
 8002600:	2300      	movs	r3, #0
 8002602:	617b      	str	r3, [r7, #20]
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8002604:	1d3b      	adds	r3, r7, #4
 8002606:	4619      	mov	r1, r3
 8002608:	480a      	ldr	r0, [pc, #40]	@ (8002634 <MX_TIM1_Init+0x80>)
 800260a:	f001 f835 	bl	8003678 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 800260e:	4809      	ldr	r0, [pc, #36]	@ (8002634 <MX_TIM1_Init+0x80>)
 8002610:	f7ff ff88 	bl	8002524 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002614:	2100      	movs	r1, #0
 8002616:	4807      	ldr	r0, [pc, #28]	@ (8002634 <MX_TIM1_Init+0x80>)
 8002618:	f7ff ff94 	bl	8002544 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 800261c:	2100      	movs	r1, #0
 800261e:	4805      	ldr	r0, [pc, #20]	@ (8002634 <MX_TIM1_Init+0x80>)
 8002620:	f7ff ffa5 	bl	800256e <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 8002624:	4803      	ldr	r0, [pc, #12]	@ (8002634 <MX_TIM1_Init+0x80>)
 8002626:	f7ff ffb5 	bl	8002594 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800262a:	bf00      	nop
 800262c:	3718      	adds	r7, #24
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	40010000 	.word	0x40010000

08002638 <__NVIC_GetPriorityGrouping>:
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800263c:	4b04      	ldr	r3, [pc, #16]	@ (8002650 <__NVIC_GetPriorityGrouping+0x18>)
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	0a1b      	lsrs	r3, r3, #8
 8002642:	f003 0307 	and.w	r3, r3, #7
}
 8002646:	4618      	mov	r0, r3
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr
 8002650:	e000ed00 	.word	0xe000ed00

08002654 <__NVIC_EnableIRQ>:
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	4603      	mov	r3, r0
 800265c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800265e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002662:	2b00      	cmp	r3, #0
 8002664:	db0b      	blt.n	800267e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002666:	79fb      	ldrb	r3, [r7, #7]
 8002668:	f003 021f 	and.w	r2, r3, #31
 800266c:	4907      	ldr	r1, [pc, #28]	@ (800268c <__NVIC_EnableIRQ+0x38>)
 800266e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002672:	095b      	lsrs	r3, r3, #5
 8002674:	2001      	movs	r0, #1
 8002676:	fa00 f202 	lsl.w	r2, r0, r2
 800267a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800267e:	bf00      	nop
 8002680:	370c      	adds	r7, #12
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	e000e100 	.word	0xe000e100

08002690 <__NVIC_SetPriority>:
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	4603      	mov	r3, r0
 8002698:	6039      	str	r1, [r7, #0]
 800269a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800269c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	db0a      	blt.n	80026ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	b2da      	uxtb	r2, r3
 80026a8:	490c      	ldr	r1, [pc, #48]	@ (80026dc <__NVIC_SetPriority+0x4c>)
 80026aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ae:	0112      	lsls	r2, r2, #4
 80026b0:	b2d2      	uxtb	r2, r2
 80026b2:	440b      	add	r3, r1
 80026b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80026b8:	e00a      	b.n	80026d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	b2da      	uxtb	r2, r3
 80026be:	4908      	ldr	r1, [pc, #32]	@ (80026e0 <__NVIC_SetPriority+0x50>)
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	f003 030f 	and.w	r3, r3, #15
 80026c6:	3b04      	subs	r3, #4
 80026c8:	0112      	lsls	r2, r2, #4
 80026ca:	b2d2      	uxtb	r2, r2
 80026cc:	440b      	add	r3, r1
 80026ce:	761a      	strb	r2, [r3, #24]
}
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr
 80026dc:	e000e100 	.word	0xe000e100
 80026e0:	e000ed00 	.word	0xe000ed00

080026e4 <NVIC_EncodePriority>:
{
 80026e4:	b480      	push	{r7}
 80026e6:	b089      	sub	sp, #36	@ 0x24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	f003 0307 	and.w	r3, r3, #7
 80026f6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	f1c3 0307 	rsb	r3, r3, #7
 80026fe:	2b04      	cmp	r3, #4
 8002700:	bf28      	it	cs
 8002702:	2304      	movcs	r3, #4
 8002704:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	3304      	adds	r3, #4
 800270a:	2b06      	cmp	r3, #6
 800270c:	d902      	bls.n	8002714 <NVIC_EncodePriority+0x30>
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	3b03      	subs	r3, #3
 8002712:	e000      	b.n	8002716 <NVIC_EncodePriority+0x32>
 8002714:	2300      	movs	r3, #0
 8002716:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002718:	f04f 32ff 	mov.w	r2, #4294967295
 800271c:	69bb      	ldr	r3, [r7, #24]
 800271e:	fa02 f303 	lsl.w	r3, r2, r3
 8002722:	43da      	mvns	r2, r3
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	401a      	ands	r2, r3
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800272c:	f04f 31ff 	mov.w	r1, #4294967295
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	fa01 f303 	lsl.w	r3, r1, r3
 8002736:	43d9      	mvns	r1, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800273c:	4313      	orrs	r3, r2
}
 800273e:	4618      	mov	r0, r3
 8002740:	3724      	adds	r7, #36	@ 0x24
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
	...

0800274c <LL_DMA_SetDataTransferDirection>:
{
 800274c:	b480      	push	{r7}
 800274e:	b085      	sub	sp, #20
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 8002758:	4a0d      	ldr	r2, [pc, #52]	@ (8002790 <LL_DMA_SetDataTransferDirection+0x44>)
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	4413      	add	r3, r2
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	461a      	mov	r2, r3
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	4413      	add	r3, r2
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800276c:	4908      	ldr	r1, [pc, #32]	@ (8002790 <LL_DMA_SetDataTransferDirection+0x44>)
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	440b      	add	r3, r1
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	4619      	mov	r1, r3
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	440b      	add	r3, r1
 800277a:	4619      	mov	r1, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	4313      	orrs	r3, r2
 8002780:	600b      	str	r3, [r1, #0]
}
 8002782:	bf00      	nop
 8002784:	3714      	adds	r7, #20
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	08004ed8 	.word	0x08004ed8

08002794 <LL_DMA_SetMode>:
{
 8002794:	b480      	push	{r7}
 8002796:	b085      	sub	sp, #20
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 80027a0:	4a0d      	ldr	r2, [pc, #52]	@ (80027d8 <LL_DMA_SetMode+0x44>)
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	4413      	add	r3, r2
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	461a      	mov	r2, r3
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	4413      	add	r3, r2
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f423 7290 	bic.w	r2, r3, #288	@ 0x120
 80027b4:	4908      	ldr	r1, [pc, #32]	@ (80027d8 <LL_DMA_SetMode+0x44>)
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	440b      	add	r3, r1
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	4619      	mov	r1, r3
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	440b      	add	r3, r1
 80027c2:	4619      	mov	r1, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	4313      	orrs	r3, r2
 80027c8:	600b      	str	r3, [r1, #0]
}
 80027ca:	bf00      	nop
 80027cc:	3714      	adds	r7, #20
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	08004ed8 	.word	0x08004ed8

080027dc <LL_DMA_SetPeriphIncMode>:
{
 80027dc:	b480      	push	{r7}
 80027de:	b085      	sub	sp, #20
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	60b9      	str	r1, [r7, #8]
 80027e6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 80027e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002820 <LL_DMA_SetPeriphIncMode+0x44>)
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	4413      	add	r3, r2
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	461a      	mov	r2, r3
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	4413      	add	r3, r2
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80027fc:	4908      	ldr	r1, [pc, #32]	@ (8002820 <LL_DMA_SetPeriphIncMode+0x44>)
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	440b      	add	r3, r1
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	4619      	mov	r1, r3
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	440b      	add	r3, r1
 800280a:	4619      	mov	r1, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	4313      	orrs	r3, r2
 8002810:	600b      	str	r3, [r1, #0]
}
 8002812:	bf00      	nop
 8002814:	3714      	adds	r7, #20
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	08004ed8 	.word	0x08004ed8

08002824 <LL_DMA_SetMemoryIncMode>:
{
 8002824:	b480      	push	{r7}
 8002826:	b085      	sub	sp, #20
 8002828:	af00      	add	r7, sp, #0
 800282a:	60f8      	str	r0, [r7, #12]
 800282c:	60b9      	str	r1, [r7, #8]
 800282e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 8002830:	4a0d      	ldr	r2, [pc, #52]	@ (8002868 <LL_DMA_SetMemoryIncMode+0x44>)
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	4413      	add	r3, r2
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	461a      	mov	r2, r3
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	4413      	add	r3, r2
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002844:	4908      	ldr	r1, [pc, #32]	@ (8002868 <LL_DMA_SetMemoryIncMode+0x44>)
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	440b      	add	r3, r1
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	4619      	mov	r1, r3
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	440b      	add	r3, r1
 8002852:	4619      	mov	r1, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	4313      	orrs	r3, r2
 8002858:	600b      	str	r3, [r1, #0]
}
 800285a:	bf00      	nop
 800285c:	3714      	adds	r7, #20
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	08004ed8 	.word	0x08004ed8

0800286c <LL_DMA_SetPeriphSize>:
{
 800286c:	b480      	push	{r7}
 800286e:	b085      	sub	sp, #20
 8002870:	af00      	add	r7, sp, #0
 8002872:	60f8      	str	r0, [r7, #12]
 8002874:	60b9      	str	r1, [r7, #8]
 8002876:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 8002878:	4a0d      	ldr	r2, [pc, #52]	@ (80028b0 <LL_DMA_SetPeriphSize+0x44>)
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	4413      	add	r3, r2
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	461a      	mov	r2, r3
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	4413      	add	r3, r2
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800288c:	4908      	ldr	r1, [pc, #32]	@ (80028b0 <LL_DMA_SetPeriphSize+0x44>)
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	440b      	add	r3, r1
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	4619      	mov	r1, r3
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	440b      	add	r3, r1
 800289a:	4619      	mov	r1, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	4313      	orrs	r3, r2
 80028a0:	600b      	str	r3, [r1, #0]
}
 80028a2:	bf00      	nop
 80028a4:	3714      	adds	r7, #20
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	08004ed8 	.word	0x08004ed8

080028b4 <LL_DMA_SetMemorySize>:
{
 80028b4:	b480      	push	{r7}
 80028b6:	b085      	sub	sp, #20
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	60f8      	str	r0, [r7, #12]
 80028bc:	60b9      	str	r1, [r7, #8]
 80028be:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 80028c0:	4a0d      	ldr	r2, [pc, #52]	@ (80028f8 <LL_DMA_SetMemorySize+0x44>)
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	4413      	add	r3, r2
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	461a      	mov	r2, r3
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	4413      	add	r3, r2
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f423 42c0 	bic.w	r2, r3, #24576	@ 0x6000
 80028d4:	4908      	ldr	r1, [pc, #32]	@ (80028f8 <LL_DMA_SetMemorySize+0x44>)
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	440b      	add	r3, r1
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	4619      	mov	r1, r3
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	440b      	add	r3, r1
 80028e2:	4619      	mov	r1, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	600b      	str	r3, [r1, #0]
}
 80028ea:	bf00      	nop
 80028ec:	3714      	adds	r7, #20
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	08004ed8 	.word	0x08004ed8

080028fc <LL_DMA_SetStreamPriorityLevel>:
{
 80028fc:	b480      	push	{r7}
 80028fe:	b085      	sub	sp, #20
 8002900:	af00      	add	r7, sp, #0
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 8002908:	4a0d      	ldr	r2, [pc, #52]	@ (8002940 <LL_DMA_SetStreamPriorityLevel+0x44>)
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	4413      	add	r3, r2
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	461a      	mov	r2, r3
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	4413      	add	r3, r2
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800291c:	4908      	ldr	r1, [pc, #32]	@ (8002940 <LL_DMA_SetStreamPriorityLevel+0x44>)
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	440b      	add	r3, r1
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	4619      	mov	r1, r3
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	440b      	add	r3, r1
 800292a:	4619      	mov	r1, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	4313      	orrs	r3, r2
 8002930:	600b      	str	r3, [r1, #0]
}
 8002932:	bf00      	nop
 8002934:	3714      	adds	r7, #20
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr
 800293e:	bf00      	nop
 8002940:	08004ed8 	.word	0x08004ed8

08002944 <LL_DMA_SetChannelSelection>:
{
 8002944:	b480      	push	{r7}
 8002946:	b085      	sub	sp, #20
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 8002950:	4a0d      	ldr	r2, [pc, #52]	@ (8002988 <LL_DMA_SetChannelSelection+0x44>)
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	4413      	add	r3, r2
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	461a      	mov	r2, r3
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	4413      	add	r3, r2
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8002964:	4908      	ldr	r1, [pc, #32]	@ (8002988 <LL_DMA_SetChannelSelection+0x44>)
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	440b      	add	r3, r1
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	4619      	mov	r1, r3
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	440b      	add	r3, r1
 8002972:	4619      	mov	r1, r3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	4313      	orrs	r3, r2
 8002978:	600b      	str	r3, [r1, #0]
}
 800297a:	bf00      	nop
 800297c:	3714      	adds	r7, #20
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	08004ed8 	.word	0x08004ed8

0800298c <LL_DMA_DisableFifoMode>:
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 8002996:	4a0c      	ldr	r2, [pc, #48]	@ (80029c8 <LL_DMA_DisableFifoMode+0x3c>)
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	4413      	add	r3, r2
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	461a      	mov	r2, r3
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	4413      	add	r3, r2
 80029a4:	695b      	ldr	r3, [r3, #20]
 80029a6:	4908      	ldr	r1, [pc, #32]	@ (80029c8 <LL_DMA_DisableFifoMode+0x3c>)
 80029a8:	683a      	ldr	r2, [r7, #0]
 80029aa:	440a      	add	r2, r1
 80029ac:	7812      	ldrb	r2, [r2, #0]
 80029ae:	4611      	mov	r1, r2
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	440a      	add	r2, r1
 80029b4:	f023 0304 	bic.w	r3, r3, #4
 80029b8:	6153      	str	r3, [r2, #20]
}
 80029ba:	bf00      	nop
 80029bc:	370c      	adds	r7, #12
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	08004ed8 	.word	0x08004ed8

080029cc <LL_AHB1_GRP1_EnableClock>:
{
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80029d4:	4b08      	ldr	r3, [pc, #32]	@ (80029f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80029d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029d8:	4907      	ldr	r1, [pc, #28]	@ (80029f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4313      	orrs	r3, r2
 80029de:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80029e0:	4b05      	ldr	r3, [pc, #20]	@ (80029f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80029e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	4013      	ands	r3, r2
 80029e8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029ea:	68fb      	ldr	r3, [r7, #12]
}
 80029ec:	bf00      	nop
 80029ee:	3714      	adds	r7, #20
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr
 80029f8:	40023800 	.word	0x40023800

080029fc <LL_APB1_GRP1_EnableClock>:
{
 80029fc:	b480      	push	{r7}
 80029fe:	b085      	sub	sp, #20
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002a04:	4b08      	ldr	r3, [pc, #32]	@ (8002a28 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002a06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a08:	4907      	ldr	r1, [pc, #28]	@ (8002a28 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	640b      	str	r3, [r1, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002a10:	4b05      	ldr	r3, [pc, #20]	@ (8002a28 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002a12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4013      	ands	r3, r2
 8002a18:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
}
 8002a1c:	bf00      	nop
 8002a1e:	3714      	adds	r7, #20
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr
 8002a28:	40023800 	.word	0x40023800

08002a2c <LL_APB2_GRP1_EnableClock>:
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b085      	sub	sp, #20
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002a34:	4b08      	ldr	r3, [pc, #32]	@ (8002a58 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002a36:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002a38:	4907      	ldr	r1, [pc, #28]	@ (8002a58 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	644b      	str	r3, [r1, #68]	@ 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002a40:	4b05      	ldr	r3, [pc, #20]	@ (8002a58 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002a42:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	4013      	ands	r3, r2
 8002a48:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
}
 8002a4c:	bf00      	nop
 8002a4e:	3714      	adds	r7, #20
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr
 8002a58:	40023800 	.word	0x40023800

08002a5c <LL_USART_Enable>:
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	60da      	str	r2, [r3, #12]
}
 8002a70:	bf00      	nop
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr

08002a7c <LL_USART_EnableHalfDuplex>:
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	695b      	ldr	r3, [r3, #20]
 8002a88:	f043 0208 	orr.w	r2, r3, #8
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	615a      	str	r2, [r3, #20]
}
 8002a90:	bf00      	nop
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <LL_USART_ConfigAsyncMode>:
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	691b      	ldr	r3, [r3, #16]
 8002aa8:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	695b      	ldr	r3, [r3, #20]
 8002ab4:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	615a      	str	r2, [r3, #20]
}
 8002abc:	bf00      	nop
 8002abe:	370c      	adds	r7, #12
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr

08002ac8 <MX_UART4_Init>:

/* USER CODE END 0 */

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b08e      	sub	sp, #56	@ 0x38
 8002acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART4_Init 0 */

  /* USER CODE END UART4_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002ace:	f107 031c 	add.w	r3, r7, #28
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	601a      	str	r2, [r3, #0]
 8002ad6:	605a      	str	r2, [r3, #4]
 8002ad8:	609a      	str	r2, [r3, #8]
 8002ada:	60da      	str	r2, [r3, #12]
 8002adc:	611a      	str	r2, [r3, #16]
 8002ade:	615a      	str	r2, [r3, #20]
 8002ae0:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae2:	1d3b      	adds	r3, r7, #4
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	601a      	str	r2, [r3, #0]
 8002ae8:	605a      	str	r2, [r3, #4]
 8002aea:	609a      	str	r2, [r3, #8]
 8002aec:	60da      	str	r2, [r3, #12]
 8002aee:	611a      	str	r2, [r3, #16]
 8002af0:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 8002af2:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002af6:	f7ff ff81 	bl	80029fc <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002afa:	2001      	movs	r0, #1
 8002afc:	f7ff ff66 	bl	80029cc <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration
  PA0-WKUP   ------> UART4_TX
  PA1   ------> UART4_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 8002b00:	2303      	movs	r3, #3
 8002b02:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b04:	2302      	movs	r3, #2
 8002b06:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002b10:	2300      	movs	r3, #0
 8002b12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002b14:	2308      	movs	r3, #8
 8002b16:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b18:	1d3b      	adds	r3, r7, #4
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	4846      	ldr	r0, [pc, #280]	@ (8002c38 <MX_UART4_Init+0x170>)
 8002b1e:	f000 fb77 	bl	8003210 <LL_GPIO_Init>

  /* UART4 DMA Init */

  /* UART4_RX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_2, LL_DMA_CHANNEL_4);
 8002b22:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002b26:	2102      	movs	r1, #2
 8002b28:	4844      	ldr	r0, [pc, #272]	@ (8002c3c <MX_UART4_Init+0x174>)
 8002b2a:	f7ff ff0b 	bl	8002944 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_2, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8002b2e:	2200      	movs	r2, #0
 8002b30:	2102      	movs	r1, #2
 8002b32:	4842      	ldr	r0, [pc, #264]	@ (8002c3c <MX_UART4_Init+0x174>)
 8002b34:	f7ff fe0a 	bl	800274c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_2, LL_DMA_PRIORITY_HIGH);
 8002b38:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002b3c:	2102      	movs	r1, #2
 8002b3e:	483f      	ldr	r0, [pc, #252]	@ (8002c3c <MX_UART4_Init+0x174>)
 8002b40:	f7ff fedc 	bl	80028fc <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_2, LL_DMA_MODE_NORMAL);
 8002b44:	2200      	movs	r2, #0
 8002b46:	2102      	movs	r1, #2
 8002b48:	483c      	ldr	r0, [pc, #240]	@ (8002c3c <MX_UART4_Init+0x174>)
 8002b4a:	f7ff fe23 	bl	8002794 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_2, LL_DMA_PERIPH_NOINCREMENT);
 8002b4e:	2200      	movs	r2, #0
 8002b50:	2102      	movs	r1, #2
 8002b52:	483a      	ldr	r0, [pc, #232]	@ (8002c3c <MX_UART4_Init+0x174>)
 8002b54:	f7ff fe42 	bl	80027dc <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_2, LL_DMA_MEMORY_INCREMENT);
 8002b58:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b5c:	2102      	movs	r1, #2
 8002b5e:	4837      	ldr	r0, [pc, #220]	@ (8002c3c <MX_UART4_Init+0x174>)
 8002b60:	f7ff fe60 	bl	8002824 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_2, LL_DMA_PDATAALIGN_BYTE);
 8002b64:	2200      	movs	r2, #0
 8002b66:	2102      	movs	r1, #2
 8002b68:	4834      	ldr	r0, [pc, #208]	@ (8002c3c <MX_UART4_Init+0x174>)
 8002b6a:	f7ff fe7f 	bl	800286c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_2, LL_DMA_MDATAALIGN_BYTE);
 8002b6e:	2200      	movs	r2, #0
 8002b70:	2102      	movs	r1, #2
 8002b72:	4832      	ldr	r0, [pc, #200]	@ (8002c3c <MX_UART4_Init+0x174>)
 8002b74:	f7ff fe9e 	bl	80028b4 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_2);
 8002b78:	2102      	movs	r1, #2
 8002b7a:	4830      	ldr	r0, [pc, #192]	@ (8002c3c <MX_UART4_Init+0x174>)
 8002b7c:	f7ff ff06 	bl	800298c <LL_DMA_DisableFifoMode>

  /* UART4_TX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_4, LL_DMA_CHANNEL_4);
 8002b80:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002b84:	2104      	movs	r1, #4
 8002b86:	482d      	ldr	r0, [pc, #180]	@ (8002c3c <MX_UART4_Init+0x174>)
 8002b88:	f7ff fedc 	bl	8002944 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_4, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8002b8c:	2240      	movs	r2, #64	@ 0x40
 8002b8e:	2104      	movs	r1, #4
 8002b90:	482a      	ldr	r0, [pc, #168]	@ (8002c3c <MX_UART4_Init+0x174>)
 8002b92:	f7ff fddb 	bl	800274c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_4, LL_DMA_PRIORITY_LOW);
 8002b96:	2200      	movs	r2, #0
 8002b98:	2104      	movs	r1, #4
 8002b9a:	4828      	ldr	r0, [pc, #160]	@ (8002c3c <MX_UART4_Init+0x174>)
 8002b9c:	f7ff feae 	bl	80028fc <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_4, LL_DMA_MODE_NORMAL);
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	2104      	movs	r1, #4
 8002ba4:	4825      	ldr	r0, [pc, #148]	@ (8002c3c <MX_UART4_Init+0x174>)
 8002ba6:	f7ff fdf5 	bl	8002794 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_4, LL_DMA_PERIPH_NOINCREMENT);
 8002baa:	2200      	movs	r2, #0
 8002bac:	2104      	movs	r1, #4
 8002bae:	4823      	ldr	r0, [pc, #140]	@ (8002c3c <MX_UART4_Init+0x174>)
 8002bb0:	f7ff fe14 	bl	80027dc <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_4, LL_DMA_MEMORY_INCREMENT);
 8002bb4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bb8:	2104      	movs	r1, #4
 8002bba:	4820      	ldr	r0, [pc, #128]	@ (8002c3c <MX_UART4_Init+0x174>)
 8002bbc:	f7ff fe32 	bl	8002824 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_4, LL_DMA_PDATAALIGN_BYTE);
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	2104      	movs	r1, #4
 8002bc4:	481d      	ldr	r0, [pc, #116]	@ (8002c3c <MX_UART4_Init+0x174>)
 8002bc6:	f7ff fe51 	bl	800286c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_4, LL_DMA_MDATAALIGN_BYTE);
 8002bca:	2200      	movs	r2, #0
 8002bcc:	2104      	movs	r1, #4
 8002bce:	481b      	ldr	r0, [pc, #108]	@ (8002c3c <MX_UART4_Init+0x174>)
 8002bd0:	f7ff fe70 	bl	80028b4 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_4);
 8002bd4:	2104      	movs	r1, #4
 8002bd6:	4819      	ldr	r0, [pc, #100]	@ (8002c3c <MX_UART4_Init+0x174>)
 8002bd8:	f7ff fed8 	bl	800298c <LL_DMA_DisableFifoMode>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002bdc:	f7ff fd2c 	bl	8002638 <__NVIC_GetPriorityGrouping>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2200      	movs	r2, #0
 8002be4:	2100      	movs	r1, #0
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7ff fd7c 	bl	80026e4 <NVIC_EncodePriority>
 8002bec:	4603      	mov	r3, r0
 8002bee:	4619      	mov	r1, r3
 8002bf0:	2034      	movs	r0, #52	@ 0x34
 8002bf2:	f7ff fd4d 	bl	8002690 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 8002bf6:	2034      	movs	r0, #52	@ 0x34
 8002bf8:	f7ff fd2c 	bl	8002654 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  USART_InitStruct.BaudRate = 2000000;
 8002bfc:	4b10      	ldr	r3, [pc, #64]	@ (8002c40 <MX_UART4_Init+0x178>)
 8002bfe:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002c00:	2300      	movs	r3, #0
 8002c02:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002c04:	2300      	movs	r3, #0
 8002c06:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002c0c:	230c      	movs	r3, #12
 8002c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002c10:	2300      	movs	r3, #0
 8002c12:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002c14:	2300      	movs	r3, #0
 8002c16:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 8002c18:	f107 031c 	add.w	r3, r7, #28
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	4809      	ldr	r0, [pc, #36]	@ (8002c44 <MX_UART4_Init+0x17c>)
 8002c20:	f001 f82c 	bl	8003c7c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 8002c24:	4807      	ldr	r0, [pc, #28]	@ (8002c44 <MX_UART4_Init+0x17c>)
 8002c26:	f7ff ff39 	bl	8002a9c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 8002c2a:	4806      	ldr	r0, [pc, #24]	@ (8002c44 <MX_UART4_Init+0x17c>)
 8002c2c:	f7ff ff16 	bl	8002a5c <LL_USART_Enable>
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002c30:	bf00      	nop
 8002c32:	3738      	adds	r7, #56	@ 0x38
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	40020000 	.word	0x40020000
 8002c3c:	40026000 	.word	0x40026000
 8002c40:	001e8480 	.word	0x001e8480
 8002c44:	40004c00 	.word	0x40004c00

08002c48 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b08e      	sub	sp, #56	@ 0x38
 8002c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002c4e:	f107 031c 	add.w	r3, r7, #28
 8002c52:	2200      	movs	r2, #0
 8002c54:	601a      	str	r2, [r3, #0]
 8002c56:	605a      	str	r2, [r3, #4]
 8002c58:	609a      	str	r2, [r3, #8]
 8002c5a:	60da      	str	r2, [r3, #12]
 8002c5c:	611a      	str	r2, [r3, #16]
 8002c5e:	615a      	str	r2, [r3, #20]
 8002c60:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c62:	1d3b      	adds	r3, r7, #4
 8002c64:	2200      	movs	r2, #0
 8002c66:	601a      	str	r2, [r3, #0]
 8002c68:	605a      	str	r2, [r3, #4]
 8002c6a:	609a      	str	r2, [r3, #8]
 8002c6c:	60da      	str	r2, [r3, #12]
 8002c6e:	611a      	str	r2, [r3, #16]
 8002c70:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002c72:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002c76:	f7ff fec1 	bl	80029fc <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002c7a:	2001      	movs	r0, #1
 8002c7c:	f7ff fea6 	bl	80029cc <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8002c80:	230c      	movs	r3, #12
 8002c82:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002c84:	2302      	movs	r3, #2
 8002c86:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002c90:	2300      	movs	r3, #0
 8002c92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002c94:	2307      	movs	r3, #7
 8002c96:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c98:	1d3b      	adds	r3, r7, #4
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	483e      	ldr	r0, [pc, #248]	@ (8002d98 <MX_USART2_UART_Init+0x150>)
 8002c9e:	f000 fab7 	bl	8003210 <LL_GPIO_Init>

  /* USART2 DMA Init */

  /* USART2_RX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_5, LL_DMA_CHANNEL_4);
 8002ca2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002ca6:	2105      	movs	r1, #5
 8002ca8:	483c      	ldr	r0, [pc, #240]	@ (8002d9c <MX_USART2_UART_Init+0x154>)
 8002caa:	f7ff fe4b 	bl	8002944 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_5, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8002cae:	2200      	movs	r2, #0
 8002cb0:	2105      	movs	r1, #5
 8002cb2:	483a      	ldr	r0, [pc, #232]	@ (8002d9c <MX_USART2_UART_Init+0x154>)
 8002cb4:	f7ff fd4a 	bl	800274c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_5, LL_DMA_PRIORITY_LOW);
 8002cb8:	2200      	movs	r2, #0
 8002cba:	2105      	movs	r1, #5
 8002cbc:	4837      	ldr	r0, [pc, #220]	@ (8002d9c <MX_USART2_UART_Init+0x154>)
 8002cbe:	f7ff fe1d 	bl	80028fc <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_5, LL_DMA_MODE_NORMAL);
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	2105      	movs	r1, #5
 8002cc6:	4835      	ldr	r0, [pc, #212]	@ (8002d9c <MX_USART2_UART_Init+0x154>)
 8002cc8:	f7ff fd64 	bl	8002794 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_5, LL_DMA_PERIPH_NOINCREMENT);
 8002ccc:	2200      	movs	r2, #0
 8002cce:	2105      	movs	r1, #5
 8002cd0:	4832      	ldr	r0, [pc, #200]	@ (8002d9c <MX_USART2_UART_Init+0x154>)
 8002cd2:	f7ff fd83 	bl	80027dc <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_5, LL_DMA_MEMORY_INCREMENT);
 8002cd6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002cda:	2105      	movs	r1, #5
 8002cdc:	482f      	ldr	r0, [pc, #188]	@ (8002d9c <MX_USART2_UART_Init+0x154>)
 8002cde:	f7ff fda1 	bl	8002824 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_5, LL_DMA_PDATAALIGN_BYTE);
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	2105      	movs	r1, #5
 8002ce6:	482d      	ldr	r0, [pc, #180]	@ (8002d9c <MX_USART2_UART_Init+0x154>)
 8002ce8:	f7ff fdc0 	bl	800286c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_5, LL_DMA_MDATAALIGN_BYTE);
 8002cec:	2200      	movs	r2, #0
 8002cee:	2105      	movs	r1, #5
 8002cf0:	482a      	ldr	r0, [pc, #168]	@ (8002d9c <MX_USART2_UART_Init+0x154>)
 8002cf2:	f7ff fddf 	bl	80028b4 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_5);
 8002cf6:	2105      	movs	r1, #5
 8002cf8:	4828      	ldr	r0, [pc, #160]	@ (8002d9c <MX_USART2_UART_Init+0x154>)
 8002cfa:	f7ff fe47 	bl	800298c <LL_DMA_DisableFifoMode>

  /* USART2_TX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_6, LL_DMA_CHANNEL_4);
 8002cfe:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002d02:	2106      	movs	r1, #6
 8002d04:	4825      	ldr	r0, [pc, #148]	@ (8002d9c <MX_USART2_UART_Init+0x154>)
 8002d06:	f7ff fe1d 	bl	8002944 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8002d0a:	2240      	movs	r2, #64	@ 0x40
 8002d0c:	2106      	movs	r1, #6
 8002d0e:	4823      	ldr	r0, [pc, #140]	@ (8002d9c <MX_USART2_UART_Init+0x154>)
 8002d10:	f7ff fd1c 	bl	800274c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_6, LL_DMA_PRIORITY_LOW);
 8002d14:	2200      	movs	r2, #0
 8002d16:	2106      	movs	r1, #6
 8002d18:	4820      	ldr	r0, [pc, #128]	@ (8002d9c <MX_USART2_UART_Init+0x154>)
 8002d1a:	f7ff fdef 	bl	80028fc <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_6, LL_DMA_MODE_NORMAL);
 8002d1e:	2200      	movs	r2, #0
 8002d20:	2106      	movs	r1, #6
 8002d22:	481e      	ldr	r0, [pc, #120]	@ (8002d9c <MX_USART2_UART_Init+0x154>)
 8002d24:	f7ff fd36 	bl	8002794 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_6, LL_DMA_PERIPH_NOINCREMENT);
 8002d28:	2200      	movs	r2, #0
 8002d2a:	2106      	movs	r1, #6
 8002d2c:	481b      	ldr	r0, [pc, #108]	@ (8002d9c <MX_USART2_UART_Init+0x154>)
 8002d2e:	f7ff fd55 	bl	80027dc <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_6, LL_DMA_MEMORY_INCREMENT);
 8002d32:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d36:	2106      	movs	r1, #6
 8002d38:	4818      	ldr	r0, [pc, #96]	@ (8002d9c <MX_USART2_UART_Init+0x154>)
 8002d3a:	f7ff fd73 	bl	8002824 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_6, LL_DMA_PDATAALIGN_BYTE);
 8002d3e:	2200      	movs	r2, #0
 8002d40:	2106      	movs	r1, #6
 8002d42:	4816      	ldr	r0, [pc, #88]	@ (8002d9c <MX_USART2_UART_Init+0x154>)
 8002d44:	f7ff fd92 	bl	800286c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_6, LL_DMA_MDATAALIGN_BYTE);
 8002d48:	2200      	movs	r2, #0
 8002d4a:	2106      	movs	r1, #6
 8002d4c:	4813      	ldr	r0, [pc, #76]	@ (8002d9c <MX_USART2_UART_Init+0x154>)
 8002d4e:	f7ff fdb1 	bl	80028b4 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_6);
 8002d52:	2106      	movs	r1, #6
 8002d54:	4811      	ldr	r0, [pc, #68]	@ (8002d9c <MX_USART2_UART_Init+0x154>)
 8002d56:	f7ff fe19 	bl	800298c <LL_DMA_DisableFifoMode>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8002d5a:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8002d5e:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002d60:	2300      	movs	r3, #0
 8002d62:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002d64:	2300      	movs	r3, #0
 8002d66:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002d6c:	230c      	movs	r3, #12
 8002d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002d70:	2300      	movs	r3, #0
 8002d72:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002d74:	2300      	movs	r3, #0
 8002d76:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8002d78:	f107 031c 	add.w	r3, r7, #28
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	4808      	ldr	r0, [pc, #32]	@ (8002da0 <MX_USART2_UART_Init+0x158>)
 8002d80:	f000 ff7c 	bl	8003c7c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8002d84:	4806      	ldr	r0, [pc, #24]	@ (8002da0 <MX_USART2_UART_Init+0x158>)
 8002d86:	f7ff fe89 	bl	8002a9c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8002d8a:	4805      	ldr	r0, [pc, #20]	@ (8002da0 <MX_USART2_UART_Init+0x158>)
 8002d8c:	f7ff fe66 	bl	8002a5c <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d90:	bf00      	nop
 8002d92:	3738      	adds	r7, #56	@ 0x38
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	40020000 	.word	0x40020000
 8002d9c:	40026000 	.word	0x40026000
 8002da0:	40004400 	.word	0x40004400

08002da4 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b08e      	sub	sp, #56	@ 0x38
 8002da8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002daa:	f107 031c 	add.w	r3, r7, #28
 8002dae:	2200      	movs	r2, #0
 8002db0:	601a      	str	r2, [r3, #0]
 8002db2:	605a      	str	r2, [r3, #4]
 8002db4:	609a      	str	r2, [r3, #8]
 8002db6:	60da      	str	r2, [r3, #12]
 8002db8:	611a      	str	r2, [r3, #16]
 8002dba:	615a      	str	r2, [r3, #20]
 8002dbc:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dbe:	1d3b      	adds	r3, r7, #4
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]
 8002dc4:	605a      	str	r2, [r3, #4]
 8002dc6:	609a      	str	r2, [r3, #8]
 8002dc8:	60da      	str	r2, [r3, #12]
 8002dca:	611a      	str	r2, [r3, #16]
 8002dcc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 8002dce:	2020      	movs	r0, #32
 8002dd0:	f7ff fe2c 	bl	8002a2c <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002dd4:	2004      	movs	r0, #4
 8002dd6:	f7ff fdf9 	bl	80029cc <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002dda:	23c0      	movs	r3, #192	@ 0xc0
 8002ddc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002dde:	2302      	movs	r3, #2
 8002de0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002de2:	2303      	movs	r3, #3
 8002de4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002de6:	2300      	movs	r3, #0
 8002de8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002dea:	2300      	movs	r3, #0
 8002dec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002dee:	2308      	movs	r3, #8
 8002df0:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002df2:	1d3b      	adds	r3, r7, #4
 8002df4:	4619      	mov	r1, r3
 8002df6:	4848      	ldr	r0, [pc, #288]	@ (8002f18 <MX_USART6_UART_Init+0x174>)
 8002df8:	f000 fa0a 	bl	8003210 <LL_GPIO_Init>

  /* USART6 DMA Init */

  /* USART6_TX Init */
  LL_DMA_SetChannelSelection(DMA2, LL_DMA_STREAM_6, LL_DMA_CHANNEL_5);
 8002dfc:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002e00:	2106      	movs	r1, #6
 8002e02:	4846      	ldr	r0, [pc, #280]	@ (8002f1c <MX_USART6_UART_Init+0x178>)
 8002e04:	f7ff fd9e 	bl	8002944 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA2, LL_DMA_STREAM_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8002e08:	2240      	movs	r2, #64	@ 0x40
 8002e0a:	2106      	movs	r1, #6
 8002e0c:	4843      	ldr	r0, [pc, #268]	@ (8002f1c <MX_USART6_UART_Init+0x178>)
 8002e0e:	f7ff fc9d 	bl	800274c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA2, LL_DMA_STREAM_6, LL_DMA_PRIORITY_LOW);
 8002e12:	2200      	movs	r2, #0
 8002e14:	2106      	movs	r1, #6
 8002e16:	4841      	ldr	r0, [pc, #260]	@ (8002f1c <MX_USART6_UART_Init+0x178>)
 8002e18:	f7ff fd70 	bl	80028fc <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA2, LL_DMA_STREAM_6, LL_DMA_MODE_NORMAL);
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	2106      	movs	r1, #6
 8002e20:	483e      	ldr	r0, [pc, #248]	@ (8002f1c <MX_USART6_UART_Init+0x178>)
 8002e22:	f7ff fcb7 	bl	8002794 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA2, LL_DMA_STREAM_6, LL_DMA_PERIPH_NOINCREMENT);
 8002e26:	2200      	movs	r2, #0
 8002e28:	2106      	movs	r1, #6
 8002e2a:	483c      	ldr	r0, [pc, #240]	@ (8002f1c <MX_USART6_UART_Init+0x178>)
 8002e2c:	f7ff fcd6 	bl	80027dc <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA2, LL_DMA_STREAM_6, LL_DMA_MEMORY_INCREMENT);
 8002e30:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e34:	2106      	movs	r1, #6
 8002e36:	4839      	ldr	r0, [pc, #228]	@ (8002f1c <MX_USART6_UART_Init+0x178>)
 8002e38:	f7ff fcf4 	bl	8002824 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA2, LL_DMA_STREAM_6, LL_DMA_PDATAALIGN_BYTE);
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	2106      	movs	r1, #6
 8002e40:	4836      	ldr	r0, [pc, #216]	@ (8002f1c <MX_USART6_UART_Init+0x178>)
 8002e42:	f7ff fd13 	bl	800286c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA2, LL_DMA_STREAM_6, LL_DMA_MDATAALIGN_BYTE);
 8002e46:	2200      	movs	r2, #0
 8002e48:	2106      	movs	r1, #6
 8002e4a:	4834      	ldr	r0, [pc, #208]	@ (8002f1c <MX_USART6_UART_Init+0x178>)
 8002e4c:	f7ff fd32 	bl	80028b4 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA2, LL_DMA_STREAM_6);
 8002e50:	2106      	movs	r1, #6
 8002e52:	4832      	ldr	r0, [pc, #200]	@ (8002f1c <MX_USART6_UART_Init+0x178>)
 8002e54:	f7ff fd9a 	bl	800298c <LL_DMA_DisableFifoMode>

  /* USART6_RX Init */
  LL_DMA_SetChannelSelection(DMA2, LL_DMA_STREAM_1, LL_DMA_CHANNEL_5);
 8002e58:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002e5c:	2101      	movs	r1, #1
 8002e5e:	482f      	ldr	r0, [pc, #188]	@ (8002f1c <MX_USART6_UART_Init+0x178>)
 8002e60:	f7ff fd70 	bl	8002944 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA2, LL_DMA_STREAM_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8002e64:	2200      	movs	r2, #0
 8002e66:	2101      	movs	r1, #1
 8002e68:	482c      	ldr	r0, [pc, #176]	@ (8002f1c <MX_USART6_UART_Init+0x178>)
 8002e6a:	f7ff fc6f 	bl	800274c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA2, LL_DMA_STREAM_1, LL_DMA_PRIORITY_HIGH);
 8002e6e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002e72:	2101      	movs	r1, #1
 8002e74:	4829      	ldr	r0, [pc, #164]	@ (8002f1c <MX_USART6_UART_Init+0x178>)
 8002e76:	f7ff fd41 	bl	80028fc <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA2, LL_DMA_STREAM_1, LL_DMA_MODE_NORMAL);
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	2101      	movs	r1, #1
 8002e7e:	4827      	ldr	r0, [pc, #156]	@ (8002f1c <MX_USART6_UART_Init+0x178>)
 8002e80:	f7ff fc88 	bl	8002794 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA2, LL_DMA_STREAM_1, LL_DMA_PERIPH_NOINCREMENT);
 8002e84:	2200      	movs	r2, #0
 8002e86:	2101      	movs	r1, #1
 8002e88:	4824      	ldr	r0, [pc, #144]	@ (8002f1c <MX_USART6_UART_Init+0x178>)
 8002e8a:	f7ff fca7 	bl	80027dc <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA2, LL_DMA_STREAM_1, LL_DMA_MEMORY_INCREMENT);
 8002e8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e92:	2101      	movs	r1, #1
 8002e94:	4821      	ldr	r0, [pc, #132]	@ (8002f1c <MX_USART6_UART_Init+0x178>)
 8002e96:	f7ff fcc5 	bl	8002824 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA2, LL_DMA_STREAM_1, LL_DMA_PDATAALIGN_BYTE);
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	2101      	movs	r1, #1
 8002e9e:	481f      	ldr	r0, [pc, #124]	@ (8002f1c <MX_USART6_UART_Init+0x178>)
 8002ea0:	f7ff fce4 	bl	800286c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA2, LL_DMA_STREAM_1, LL_DMA_MDATAALIGN_BYTE);
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	2101      	movs	r1, #1
 8002ea8:	481c      	ldr	r0, [pc, #112]	@ (8002f1c <MX_USART6_UART_Init+0x178>)
 8002eaa:	f7ff fd03 	bl	80028b4 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA2, LL_DMA_STREAM_1);
 8002eae:	2101      	movs	r1, #1
 8002eb0:	481a      	ldr	r0, [pc, #104]	@ (8002f1c <MX_USART6_UART_Init+0x178>)
 8002eb2:	f7ff fd6b 	bl	800298c <LL_DMA_DisableFifoMode>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002eb6:	f7ff fbbf 	bl	8002638 <__NVIC_GetPriorityGrouping>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f7ff fc0f 	bl	80026e4 <NVIC_EncodePriority>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	4619      	mov	r1, r3
 8002eca:	2047      	movs	r0, #71	@ 0x47
 8002ecc:	f7ff fbe0 	bl	8002690 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 8002ed0:	2047      	movs	r0, #71	@ 0x47
 8002ed2:	f7ff fbbf 	bl	8002654 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 2000000;
 8002ed6:	4b12      	ldr	r3, [pc, #72]	@ (8002f20 <MX_USART6_UART_Init+0x17c>)
 8002ed8:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002eda:	2300      	movs	r3, #0
 8002edc:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002ee6:	230c      	movs	r3, #12
 8002ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002eea:	2300      	movs	r3, #0
 8002eec:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_EnableHalfDuplex(USART6);
 8002ef2:	480c      	ldr	r0, [pc, #48]	@ (8002f24 <MX_USART6_UART_Init+0x180>)
 8002ef4:	f7ff fdc2 	bl	8002a7c <LL_USART_EnableHalfDuplex>
  LL_USART_Init(USART6, &USART_InitStruct);
 8002ef8:	f107 031c 	add.w	r3, r7, #28
 8002efc:	4619      	mov	r1, r3
 8002efe:	4809      	ldr	r0, [pc, #36]	@ (8002f24 <MX_USART6_UART_Init+0x180>)
 8002f00:	f000 febc 	bl	8003c7c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 8002f04:	4807      	ldr	r0, [pc, #28]	@ (8002f24 <MX_USART6_UART_Init+0x180>)
 8002f06:	f7ff fdc9 	bl	8002a9c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8002f0a:	4806      	ldr	r0, [pc, #24]	@ (8002f24 <MX_USART6_UART_Init+0x180>)
 8002f0c:	f7ff fda6 	bl	8002a5c <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002f10:	bf00      	nop
 8002f12:	3738      	adds	r7, #56	@ 0x38
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	40020800 	.word	0x40020800
 8002f1c:	40026400 	.word	0x40026400
 8002f20:	001e8480 	.word	0x001e8480
 8002f24:	40011400 	.word	0x40011400

08002f28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002f28:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002f60 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002f2c:	f7ff fa46 	bl	80023bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002f30:	480c      	ldr	r0, [pc, #48]	@ (8002f64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002f32:	490d      	ldr	r1, [pc, #52]	@ (8002f68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002f34:	4a0d      	ldr	r2, [pc, #52]	@ (8002f6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002f36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f38:	e002      	b.n	8002f40 <LoopCopyDataInit>

08002f3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f3e:	3304      	adds	r3, #4

08002f40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f44:	d3f9      	bcc.n	8002f3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f46:	4a0a      	ldr	r2, [pc, #40]	@ (8002f70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002f48:	4c0a      	ldr	r4, [pc, #40]	@ (8002f74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002f4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f4c:	e001      	b.n	8002f52 <LoopFillZerobss>

08002f4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f50:	3204      	adds	r2, #4

08002f52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f54:	d3fb      	bcc.n	8002f4e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002f56:	f001 f9cd 	bl	80042f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f5a:	f7fe fb75 	bl	8001648 <main>
  bx  lr    
 8002f5e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002f60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002f64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f68:	20000338 	.word	0x20000338
  ldr r2, =_sidata
 8002f6c:	08004f24 	.word	0x08004f24
  ldr r2, =_sbss
 8002f70:	20000338 	.word	0x20000338
  ldr r4, =_ebss
 8002f74:	20000518 	.word	0x20000518

08002f78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f78:	e7fe      	b.n	8002f78 <ADC_IRQHandler>

08002f7a <LL_GPIO_SetPinMode>:
{
 8002f7a:	b480      	push	{r7}
 8002f7c:	b08b      	sub	sp, #44	@ 0x2c
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	60f8      	str	r0, [r7, #12]
 8002f82:	60b9      	str	r1, [r7, #8]
 8002f84:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	fa93 f3a3 	rbit	r3, r3
 8002f94:	613b      	str	r3, [r7, #16]
  return result;
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002f9a:	69bb      	ldr	r3, [r7, #24]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d101      	bne.n	8002fa4 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8002fa0:	2320      	movs	r3, #32
 8002fa2:	e003      	b.n	8002fac <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	fab3 f383 	clz	r3, r3
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	005b      	lsls	r3, r3, #1
 8002fae:	2103      	movs	r1, #3
 8002fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb4:	43db      	mvns	r3, r3
 8002fb6:	401a      	ands	r2, r3
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fbc:	6a3b      	ldr	r3, [r7, #32]
 8002fbe:	fa93 f3a3 	rbit	r3, r3
 8002fc2:	61fb      	str	r3, [r7, #28]
  return result;
 8002fc4:	69fb      	ldr	r3, [r7, #28]
 8002fc6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d101      	bne.n	8002fd2 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8002fce:	2320      	movs	r3, #32
 8002fd0:	e003      	b.n	8002fda <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8002fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd4:	fab3 f383 	clz	r3, r3
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	005b      	lsls	r3, r3, #1
 8002fdc:	6879      	ldr	r1, [r7, #4]
 8002fde:	fa01 f303 	lsl.w	r3, r1, r3
 8002fe2:	431a      	orrs	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	601a      	str	r2, [r3, #0]
}
 8002fe8:	bf00      	nop
 8002fea:	372c      	adds	r7, #44	@ 0x2c
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <LL_GPIO_SetPinOutputType>:
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b085      	sub	sp, #20
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	685a      	ldr	r2, [r3, #4]
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	43db      	mvns	r3, r3
 8003008:	401a      	ands	r2, r3
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	6879      	ldr	r1, [r7, #4]
 800300e:	fb01 f303 	mul.w	r3, r1, r3
 8003012:	431a      	orrs	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	605a      	str	r2, [r3, #4]
}
 8003018:	bf00      	nop
 800301a:	3714      	adds	r7, #20
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <LL_GPIO_SetPinSpeed>:
{
 8003024:	b480      	push	{r7}
 8003026:	b08b      	sub	sp, #44	@ 0x2c
 8003028:	af00      	add	r7, sp, #0
 800302a:	60f8      	str	r0, [r7, #12]
 800302c:	60b9      	str	r1, [r7, #8]
 800302e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	689a      	ldr	r2, [r3, #8]
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	fa93 f3a3 	rbit	r3, r3
 800303e:	613b      	str	r3, [r7, #16]
  return result;
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003044:	69bb      	ldr	r3, [r7, #24]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d101      	bne.n	800304e <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800304a:	2320      	movs	r3, #32
 800304c:	e003      	b.n	8003056 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800304e:	69bb      	ldr	r3, [r7, #24]
 8003050:	fab3 f383 	clz	r3, r3
 8003054:	b2db      	uxtb	r3, r3
 8003056:	005b      	lsls	r3, r3, #1
 8003058:	2103      	movs	r1, #3
 800305a:	fa01 f303 	lsl.w	r3, r1, r3
 800305e:	43db      	mvns	r3, r3
 8003060:	401a      	ands	r2, r3
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003066:	6a3b      	ldr	r3, [r7, #32]
 8003068:	fa93 f3a3 	rbit	r3, r3
 800306c:	61fb      	str	r3, [r7, #28]
  return result;
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003074:	2b00      	cmp	r3, #0
 8003076:	d101      	bne.n	800307c <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8003078:	2320      	movs	r3, #32
 800307a:	e003      	b.n	8003084 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800307c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800307e:	fab3 f383 	clz	r3, r3
 8003082:	b2db      	uxtb	r3, r3
 8003084:	005b      	lsls	r3, r3, #1
 8003086:	6879      	ldr	r1, [r7, #4]
 8003088:	fa01 f303 	lsl.w	r3, r1, r3
 800308c:	431a      	orrs	r2, r3
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	609a      	str	r2, [r3, #8]
}
 8003092:	bf00      	nop
 8003094:	372c      	adds	r7, #44	@ 0x2c
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr

0800309e <LL_GPIO_SetPinPull>:
{
 800309e:	b480      	push	{r7}
 80030a0:	b08b      	sub	sp, #44	@ 0x2c
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	60f8      	str	r0, [r7, #12]
 80030a6:	60b9      	str	r1, [r7, #8]
 80030a8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	68da      	ldr	r2, [r3, #12]
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	fa93 f3a3 	rbit	r3, r3
 80030b8:	613b      	str	r3, [r7, #16]
  return result;
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d101      	bne.n	80030c8 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80030c4:	2320      	movs	r3, #32
 80030c6:	e003      	b.n	80030d0 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80030c8:	69bb      	ldr	r3, [r7, #24]
 80030ca:	fab3 f383 	clz	r3, r3
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	005b      	lsls	r3, r3, #1
 80030d2:	2103      	movs	r1, #3
 80030d4:	fa01 f303 	lsl.w	r3, r1, r3
 80030d8:	43db      	mvns	r3, r3
 80030da:	401a      	ands	r2, r3
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e0:	6a3b      	ldr	r3, [r7, #32]
 80030e2:	fa93 f3a3 	rbit	r3, r3
 80030e6:	61fb      	str	r3, [r7, #28]
  return result;
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80030ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80030f2:	2320      	movs	r3, #32
 80030f4:	e003      	b.n	80030fe <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80030f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f8:	fab3 f383 	clz	r3, r3
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	005b      	lsls	r3, r3, #1
 8003100:	6879      	ldr	r1, [r7, #4]
 8003102:	fa01 f303 	lsl.w	r3, r1, r3
 8003106:	431a      	orrs	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	60da      	str	r2, [r3, #12]
}
 800310c:	bf00      	nop
 800310e:	372c      	adds	r7, #44	@ 0x2c
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <LL_GPIO_SetAFPin_0_7>:
{
 8003118:	b480      	push	{r7}
 800311a:	b08b      	sub	sp, #44	@ 0x2c
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6a1a      	ldr	r2, [r3, #32]
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	fa93 f3a3 	rbit	r3, r3
 8003132:	613b      	str	r3, [r7, #16]
  return result;
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d101      	bne.n	8003142 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800313e:	2320      	movs	r3, #32
 8003140:	e003      	b.n	800314a <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8003142:	69bb      	ldr	r3, [r7, #24]
 8003144:	fab3 f383 	clz	r3, r3
 8003148:	b2db      	uxtb	r3, r3
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	210f      	movs	r1, #15
 800314e:	fa01 f303 	lsl.w	r3, r1, r3
 8003152:	43db      	mvns	r3, r3
 8003154:	401a      	ands	r2, r3
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800315a:	6a3b      	ldr	r3, [r7, #32]
 800315c:	fa93 f3a3 	rbit	r3, r3
 8003160:	61fb      	str	r3, [r7, #28]
  return result;
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003168:	2b00      	cmp	r3, #0
 800316a:	d101      	bne.n	8003170 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800316c:	2320      	movs	r3, #32
 800316e:	e003      	b.n	8003178 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8003170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003172:	fab3 f383 	clz	r3, r3
 8003176:	b2db      	uxtb	r3, r3
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	6879      	ldr	r1, [r7, #4]
 800317c:	fa01 f303 	lsl.w	r3, r1, r3
 8003180:	431a      	orrs	r2, r3
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	621a      	str	r2, [r3, #32]
}
 8003186:	bf00      	nop
 8003188:	372c      	adds	r7, #44	@ 0x2c
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr

08003192 <LL_GPIO_SetAFPin_8_15>:
{
 8003192:	b480      	push	{r7}
 8003194:	b08b      	sub	sp, #44	@ 0x2c
 8003196:	af00      	add	r7, sp, #0
 8003198:	60f8      	str	r0, [r7, #12]
 800319a:	60b9      	str	r1, [r7, #8]
 800319c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	0a1b      	lsrs	r3, r3, #8
 80031a6:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	fa93 f3a3 	rbit	r3, r3
 80031ae:	613b      	str	r3, [r7, #16]
  return result;
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80031b4:	69bb      	ldr	r3, [r7, #24]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d101      	bne.n	80031be <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80031ba:	2320      	movs	r3, #32
 80031bc:	e003      	b.n	80031c6 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	fab3 f383 	clz	r3, r3
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	210f      	movs	r1, #15
 80031ca:	fa01 f303 	lsl.w	r3, r1, r3
 80031ce:	43db      	mvns	r3, r3
 80031d0:	401a      	ands	r2, r3
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	0a1b      	lsrs	r3, r3, #8
 80031d6:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d8:	6a3b      	ldr	r3, [r7, #32]
 80031da:	fa93 f3a3 	rbit	r3, r3
 80031de:	61fb      	str	r3, [r7, #28]
  return result;
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80031e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d101      	bne.n	80031ee <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80031ea:	2320      	movs	r3, #32
 80031ec:	e003      	b.n	80031f6 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80031ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f0:	fab3 f383 	clz	r3, r3
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	6879      	ldr	r1, [r7, #4]
 80031fa:	fa01 f303 	lsl.w	r3, r1, r3
 80031fe:	431a      	orrs	r2, r3
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8003204:	bf00      	nop
 8003206:	372c      	adds	r7, #44	@ 0x2c
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b08a      	sub	sp, #40	@ 0x28
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
 8003218:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800321a:	2300      	movs	r3, #0
 800321c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 800321e:	2300      	movs	r3, #0
 8003220:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003228:	69bb      	ldr	r3, [r7, #24]
 800322a:	fa93 f3a3 	rbit	r3, r3
 800322e:	617b      	str	r3, [r7, #20]
  return result;
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d101      	bne.n	800323e <LL_GPIO_Init+0x2e>
    return 32U;
 800323a:	2320      	movs	r3, #32
 800323c:	e003      	b.n	8003246 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	fab3 f383 	clz	r3, r3
 8003244:	b2db      	uxtb	r3, r3
 8003246:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003248:	e057      	b.n	80032fa <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	2101      	movs	r1, #1
 8003250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003252:	fa01 f303 	lsl.w	r3, r1, r3
 8003256:	4013      	ands	r3, r2
 8003258:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 800325a:	6a3b      	ldr	r3, [r7, #32]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d049      	beq.n	80032f4 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	2b01      	cmp	r3, #1
 8003266:	d003      	beq.n	8003270 <LL_GPIO_Init+0x60>
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	2b02      	cmp	r3, #2
 800326e:	d10d      	bne.n	800328c <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	461a      	mov	r2, r3
 8003276:	6a39      	ldr	r1, [r7, #32]
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f7ff fed3 	bl	8003024 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	461a      	mov	r2, r3
 8003284:	6a39      	ldr	r1, [r7, #32]
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f7ff feb4 	bl	8002ff4 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	691b      	ldr	r3, [r3, #16]
 8003290:	461a      	mov	r2, r3
 8003292:	6a39      	ldr	r1, [r7, #32]
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	f7ff ff02 	bl	800309e <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d121      	bne.n	80032e6 <LL_GPIO_Init+0xd6>
 80032a2:	6a3b      	ldr	r3, [r7, #32]
 80032a4:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	fa93 f3a3 	rbit	r3, r3
 80032ac:	60bb      	str	r3, [r7, #8]
  return result;
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d101      	bne.n	80032bc <LL_GPIO_Init+0xac>
    return 32U;
 80032b8:	2320      	movs	r3, #32
 80032ba:	e003      	b.n	80032c4 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	fab3 f383 	clz	r3, r3
 80032c2:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80032c4:	2b07      	cmp	r3, #7
 80032c6:	d807      	bhi.n	80032d8 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	695b      	ldr	r3, [r3, #20]
 80032cc:	461a      	mov	r2, r3
 80032ce:	6a39      	ldr	r1, [r7, #32]
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f7ff ff21 	bl	8003118 <LL_GPIO_SetAFPin_0_7>
 80032d6:	e006      	b.n	80032e6 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	695b      	ldr	r3, [r3, #20]
 80032dc:	461a      	mov	r2, r3
 80032de:	6a39      	ldr	r1, [r7, #32]
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f7ff ff56 	bl	8003192 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	461a      	mov	r2, r3
 80032ec:	6a39      	ldr	r1, [r7, #32]
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f7ff fe43 	bl	8002f7a <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80032f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f6:	3301      	adds	r3, #1
 80032f8:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003300:	fa22 f303 	lsr.w	r3, r2, r3
 8003304:	2b00      	cmp	r3, #0
 8003306:	d1a0      	bne.n	800324a <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	3728      	adds	r7, #40	@ 0x28
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
	...

08003314 <LL_RCC_GetSysClkSource>:
{
 8003314:	b480      	push	{r7}
 8003316:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003318:	4b04      	ldr	r3, [pc, #16]	@ (800332c <LL_RCC_GetSysClkSource+0x18>)
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	f003 030c 	and.w	r3, r3, #12
}
 8003320:	4618      	mov	r0, r3
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	40023800 	.word	0x40023800

08003330 <LL_RCC_GetAHBPrescaler>:
{
 8003330:	b480      	push	{r7}
 8003332:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003334:	4b04      	ldr	r3, [pc, #16]	@ (8003348 <LL_RCC_GetAHBPrescaler+0x18>)
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800333c:	4618      	mov	r0, r3
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	40023800 	.word	0x40023800

0800334c <LL_RCC_GetAPB1Prescaler>:
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003350:	4b04      	ldr	r3, [pc, #16]	@ (8003364 <LL_RCC_GetAPB1Prescaler+0x18>)
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8003358:	4618      	mov	r0, r3
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	40023800 	.word	0x40023800

08003368 <LL_RCC_GetAPB2Prescaler>:
{
 8003368:	b480      	push	{r7}
 800336a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800336c:	4b04      	ldr	r3, [pc, #16]	@ (8003380 <LL_RCC_GetAPB2Prescaler+0x18>)
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8003374:	4618      	mov	r0, r3
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	40023800 	.word	0x40023800

08003384 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003388:	4b04      	ldr	r3, [pc, #16]	@ (800339c <LL_RCC_PLL_GetMainSource+0x18>)
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8003390:	4618      	mov	r0, r3
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	40023800 	.word	0x40023800

080033a0 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80033a4:	4b04      	ldr	r3, [pc, #16]	@ (80033b8 <LL_RCC_PLL_GetN+0x18>)
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	099b      	lsrs	r3, r3, #6
 80033aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr
 80033b8:	40023800 	.word	0x40023800

080033bc <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80033bc:	b480      	push	{r7}
 80033be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80033c0:	4b04      	ldr	r3, [pc, #16]	@ (80033d4 <LL_RCC_PLL_GetP+0x18>)
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	40023800 	.word	0x40023800

080033d8 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_5
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80033d8:	b480      	push	{r7}
 80033da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80033dc:	4b04      	ldr	r3, [pc, #16]	@ (80033f0 <LL_RCC_PLL_GetR+0x18>)
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	40023800 	.word	0x40023800

080033f4 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80033f8:	4b04      	ldr	r3, [pc, #16]	@ (800340c <LL_RCC_PLL_GetDivider+0x18>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8003400:	4618      	mov	r0, r3
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	40023800 	.word	0x40023800

08003410 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b082      	sub	sp, #8
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8003418:	f000 f820 	bl	800345c <RCC_GetSystemClockFreq>
 800341c:	4602      	mov	r2, r0
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4618      	mov	r0, r3
 8003428:	f000 f85c 	bl	80034e4 <RCC_GetHCLKClockFreq>
 800342c:	4602      	mov	r2, r0
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	4618      	mov	r0, r3
 8003438:	f000 f86a 	bl	8003510 <RCC_GetPCLK1ClockFreq>
 800343c:	4602      	mov	r2, r0
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	4618      	mov	r0, r3
 8003448:	f000 f876 	bl	8003538 <RCC_GetPCLK2ClockFreq>
 800344c:	4602      	mov	r2, r0
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	60da      	str	r2, [r3, #12]
}
 8003452:	bf00      	nop
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
	...

0800345c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8003462:	2300      	movs	r3, #0
 8003464:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003466:	f7ff ff55 	bl	8003314 <LL_RCC_GetSysClkSource>
 800346a:	4603      	mov	r3, r0
 800346c:	2b0c      	cmp	r3, #12
 800346e:	d82d      	bhi.n	80034cc <RCC_GetSystemClockFreq+0x70>
 8003470:	a201      	add	r2, pc, #4	@ (adr r2, 8003478 <RCC_GetSystemClockFreq+0x1c>)
 8003472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003476:	bf00      	nop
 8003478:	080034ad 	.word	0x080034ad
 800347c:	080034cd 	.word	0x080034cd
 8003480:	080034cd 	.word	0x080034cd
 8003484:	080034cd 	.word	0x080034cd
 8003488:	080034b3 	.word	0x080034b3
 800348c:	080034cd 	.word	0x080034cd
 8003490:	080034cd 	.word	0x080034cd
 8003494:	080034cd 	.word	0x080034cd
 8003498:	080034b9 	.word	0x080034b9
 800349c:	080034cd 	.word	0x080034cd
 80034a0:	080034cd 	.word	0x080034cd
 80034a4:	080034cd 	.word	0x080034cd
 80034a8:	080034c3 	.word	0x080034c3
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80034ac:	4b0b      	ldr	r3, [pc, #44]	@ (80034dc <RCC_GetSystemClockFreq+0x80>)
 80034ae:	607b      	str	r3, [r7, #4]
      break;
 80034b0:	e00f      	b.n	80034d2 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80034b2:	4b0b      	ldr	r3, [pc, #44]	@ (80034e0 <RCC_GetSystemClockFreq+0x84>)
 80034b4:	607b      	str	r3, [r7, #4]
      break;
 80034b6:	e00c      	b.n	80034d2 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 80034b8:	2008      	movs	r0, #8
 80034ba:	f000 f851 	bl	8003560 <RCC_PLL_GetFreqDomain_SYS>
 80034be:	6078      	str	r0, [r7, #4]
      break;
 80034c0:	e007      	b.n	80034d2 <RCC_GetSystemClockFreq+0x76>

#if defined(RCC_PLLR_SYSCLK_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_PLLR: /* PLLR used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
 80034c2:	200c      	movs	r0, #12
 80034c4:	f000 f84c 	bl	8003560 <RCC_PLL_GetFreqDomain_SYS>
 80034c8:	6078      	str	r0, [r7, #4]
      break;
 80034ca:	e002      	b.n	80034d2 <RCC_GetSystemClockFreq+0x76>
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 80034cc:	4b03      	ldr	r3, [pc, #12]	@ (80034dc <RCC_GetSystemClockFreq+0x80>)
 80034ce:	607b      	str	r3, [r7, #4]
      break;
 80034d0:	bf00      	nop
  }

  return frequency;
 80034d2:	687b      	ldr	r3, [r7, #4]
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3708      	adds	r7, #8
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	00f42400 	.word	0x00f42400
 80034e0:	007a1200 	.word	0x007a1200

080034e4 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b082      	sub	sp, #8
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80034ec:	f7ff ff20 	bl	8003330 <LL_RCC_GetAHBPrescaler>
 80034f0:	4603      	mov	r3, r0
 80034f2:	091b      	lsrs	r3, r3, #4
 80034f4:	f003 030f 	and.w	r3, r3, #15
 80034f8:	4a04      	ldr	r2, [pc, #16]	@ (800350c <RCC_GetHCLKClockFreq+0x28>)
 80034fa:	5cd3      	ldrb	r3, [r2, r3]
 80034fc:	461a      	mov	r2, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	40d3      	lsrs	r3, r2
}
 8003502:	4618      	mov	r0, r3
 8003504:	3708      	adds	r7, #8
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	08004ec0 	.word	0x08004ec0

08003510 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003518:	f7ff ff18 	bl	800334c <LL_RCC_GetAPB1Prescaler>
 800351c:	4603      	mov	r3, r0
 800351e:	0a9b      	lsrs	r3, r3, #10
 8003520:	4a04      	ldr	r2, [pc, #16]	@ (8003534 <RCC_GetPCLK1ClockFreq+0x24>)
 8003522:	5cd3      	ldrb	r3, [r2, r3]
 8003524:	461a      	mov	r2, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	40d3      	lsrs	r3, r2
}
 800352a:	4618      	mov	r0, r3
 800352c:	3708      	adds	r7, #8
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	08004ed0 	.word	0x08004ed0

08003538 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b082      	sub	sp, #8
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003540:	f7ff ff12 	bl	8003368 <LL_RCC_GetAPB2Prescaler>
 8003544:	4603      	mov	r3, r0
 8003546:	0b5b      	lsrs	r3, r3, #13
 8003548:	4a04      	ldr	r2, [pc, #16]	@ (800355c <RCC_GetPCLK2ClockFreq+0x24>)
 800354a:	5cd3      	ldrb	r3, [r2, r3]
 800354c:	461a      	mov	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	40d3      	lsrs	r3, r2
}
 8003552:	4618      	mov	r0, r3
 8003554:	3708      	adds	r7, #8
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	08004ed0 	.word	0x08004ed0

08003560 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8003560:	b590      	push	{r4, r7, lr}
 8003562:	b087      	sub	sp, #28
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8003568:	2300      	movs	r3, #0
 800356a:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 800356c:	2300      	movs	r3, #0
 800356e:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8003570:	2300      	movs	r3, #0
 8003572:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003574:	f7ff ff06 	bl	8003384 <LL_RCC_PLL_GetMainSource>
 8003578:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d004      	beq.n	800358a <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003586:	d003      	beq.n	8003590 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8003588:	e005      	b.n	8003596 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800358a:	4b1c      	ldr	r3, [pc, #112]	@ (80035fc <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 800358c:	617b      	str	r3, [r7, #20]
      break;
 800358e:	e005      	b.n	800359c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003590:	4b1b      	ldr	r3, [pc, #108]	@ (8003600 <RCC_PLL_GetFreqDomain_SYS+0xa0>)
 8003592:	617b      	str	r3, [r7, #20]
      break;
 8003594:	e002      	b.n	800359c <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8003596:	4b19      	ldr	r3, [pc, #100]	@ (80035fc <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8003598:	617b      	str	r3, [r7, #20]
      break;
 800359a:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2b08      	cmp	r3, #8
 80035a0:	d114      	bne.n	80035cc <RCC_PLL_GetFreqDomain_SYS+0x6c>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80035a2:	f7ff ff27 	bl	80033f4 <LL_RCC_PLL_GetDivider>
 80035a6:	4602      	mov	r2, r0
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	fbb3 f4f2 	udiv	r4, r3, r2
 80035ae:	f7ff fef7 	bl	80033a0 <LL_RCC_PLL_GetN>
 80035b2:	4603      	mov	r3, r0
 80035b4:	fb03 f404 	mul.w	r4, r3, r4
 80035b8:	f7ff ff00 	bl	80033bc <LL_RCC_PLL_GetP>
 80035bc:	4603      	mov	r3, r0
 80035be:	0c1b      	lsrs	r3, r3, #16
 80035c0:	3301      	adds	r3, #1
 80035c2:	005b      	lsls	r3, r3, #1
 80035c4:	fbb4 f3f3 	udiv	r3, r4, r3
 80035c8:	613b      	str	r3, [r7, #16]
 80035ca:	e011      	b.n	80035f0 <RCC_PLL_GetFreqDomain_SYS+0x90>
                                              LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
  }
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  else
  {
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80035cc:	f7ff ff12 	bl	80033f4 <LL_RCC_PLL_GetDivider>
 80035d0:	4602      	mov	r2, r0
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	fbb3 f4f2 	udiv	r4, r3, r2
 80035d8:	f7ff fee2 	bl	80033a0 <LL_RCC_PLL_GetN>
 80035dc:	4603      	mov	r3, r0
 80035de:	fb03 f404 	mul.w	r4, r3, r4
 80035e2:	f7ff fef9 	bl	80033d8 <LL_RCC_PLL_GetR>
 80035e6:	4603      	mov	r3, r0
 80035e8:	0f1b      	lsrs	r3, r3, #28
 80035ea:	fbb4 f3f3 	udiv	r3, r4, r3
 80035ee:	613b      	str	r3, [r7, #16]
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 80035f0:	693b      	ldr	r3, [r7, #16]
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	371c      	adds	r7, #28
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd90      	pop	{r4, r7, pc}
 80035fa:	bf00      	nop
 80035fc:	00f42400 	.word	0x00f42400
 8003600:	007a1200 	.word	0x007a1200

08003604 <LL_TIM_SetPrescaler>:
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	683a      	ldr	r2, [r7, #0]
 8003612:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003614:	bf00      	nop
 8003616:	370c      	adds	r7, #12
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr

08003620 <LL_TIM_SetAutoReload>:
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	683a      	ldr	r2, [r7, #0]
 800362e:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8003630:	bf00      	nop
 8003632:	370c      	adds	r7, #12
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr

0800363c <LL_TIM_SetRepetitionCounter>:
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	683a      	ldr	r2, [r7, #0]
 800364a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800364c:	bf00      	nop
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	695b      	ldr	r3, [r3, #20]
 8003664:	f043 0201 	orr.w	r2, r3, #1
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	615a      	str	r2, [r3, #20]
}
 800366c:	bf00      	nop
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr

08003678 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
 8003680:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	4a3d      	ldr	r2, [pc, #244]	@ (8003780 <LL_TIM_Init+0x108>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d013      	beq.n	80036b8 <LL_TIM_Init+0x40>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003696:	d00f      	beq.n	80036b8 <LL_TIM_Init+0x40>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	4a3a      	ldr	r2, [pc, #232]	@ (8003784 <LL_TIM_Init+0x10c>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d00b      	beq.n	80036b8 <LL_TIM_Init+0x40>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	4a39      	ldr	r2, [pc, #228]	@ (8003788 <LL_TIM_Init+0x110>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d007      	beq.n	80036b8 <LL_TIM_Init+0x40>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	4a38      	ldr	r2, [pc, #224]	@ (800378c <LL_TIM_Init+0x114>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d003      	beq.n	80036b8 <LL_TIM_Init+0x40>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	4a37      	ldr	r2, [pc, #220]	@ (8003790 <LL_TIM_Init+0x118>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d106      	bne.n	80036c6 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a2d      	ldr	r2, [pc, #180]	@ (8003780 <LL_TIM_Init+0x108>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d02b      	beq.n	8003726 <LL_TIM_Init+0xae>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036d4:	d027      	beq.n	8003726 <LL_TIM_Init+0xae>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a2a      	ldr	r2, [pc, #168]	@ (8003784 <LL_TIM_Init+0x10c>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d023      	beq.n	8003726 <LL_TIM_Init+0xae>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a29      	ldr	r2, [pc, #164]	@ (8003788 <LL_TIM_Init+0x110>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d01f      	beq.n	8003726 <LL_TIM_Init+0xae>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a28      	ldr	r2, [pc, #160]	@ (800378c <LL_TIM_Init+0x114>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d01b      	beq.n	8003726 <LL_TIM_Init+0xae>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a27      	ldr	r2, [pc, #156]	@ (8003790 <LL_TIM_Init+0x118>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d017      	beq.n	8003726 <LL_TIM_Init+0xae>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a26      	ldr	r2, [pc, #152]	@ (8003794 <LL_TIM_Init+0x11c>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d013      	beq.n	8003726 <LL_TIM_Init+0xae>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a25      	ldr	r2, [pc, #148]	@ (8003798 <LL_TIM_Init+0x120>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d00f      	beq.n	8003726 <LL_TIM_Init+0xae>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a24      	ldr	r2, [pc, #144]	@ (800379c <LL_TIM_Init+0x124>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d00b      	beq.n	8003726 <LL_TIM_Init+0xae>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4a23      	ldr	r2, [pc, #140]	@ (80037a0 <LL_TIM_Init+0x128>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d007      	beq.n	8003726 <LL_TIM_Init+0xae>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	4a22      	ldr	r2, [pc, #136]	@ (80037a4 <LL_TIM_Init+0x12c>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d003      	beq.n	8003726 <LL_TIM_Init+0xae>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	4a21      	ldr	r2, [pc, #132]	@ (80037a8 <LL_TIM_Init+0x130>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d106      	bne.n	8003734 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	4313      	orrs	r3, r2
 8003732:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	68fa      	ldr	r2, [r7, #12]
 8003738:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	4619      	mov	r1, r3
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	f7ff ff6d 	bl	8003620 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	881b      	ldrh	r3, [r3, #0]
 800374a:	4619      	mov	r1, r3
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f7ff ff59 	bl	8003604 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a0a      	ldr	r2, [pc, #40]	@ (8003780 <LL_TIM_Init+0x108>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d003      	beq.n	8003762 <LL_TIM_Init+0xea>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a0c      	ldr	r2, [pc, #48]	@ (8003790 <LL_TIM_Init+0x118>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d105      	bne.n	800376e <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	691b      	ldr	r3, [r3, #16]
 8003766:	4619      	mov	r1, r3
 8003768:	6878      	ldr	r0, [r7, #4]
 800376a:	f7ff ff67 	bl	800363c <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f7ff ff72 	bl	8003658 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	3710      	adds	r7, #16
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	40010000 	.word	0x40010000
 8003784:	40000400 	.word	0x40000400
 8003788:	40000800 	.word	0x40000800
 800378c:	40000c00 	.word	0x40000c00
 8003790:	40010400 	.word	0x40010400
 8003794:	40014000 	.word	0x40014000
 8003798:	40014400 	.word	0x40014400
 800379c:	40014800 	.word	0x40014800
 80037a0:	40001800 	.word	0x40001800
 80037a4:	40001c00 	.word	0x40001c00
 80037a8:	40002000 	.word	0x40002000

080037ac <LL_USART_IsEnabled>:
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037c0:	bf0c      	ite	eq
 80037c2:	2301      	moveq	r3, #1
 80037c4:	2300      	movne	r3, #0
 80037c6:	b2db      	uxtb	r3, r3
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <LL_USART_SetStopBitsLength>:
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	691b      	ldr	r3, [r3, #16]
 80037e2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	431a      	orrs	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	611a      	str	r2, [r3, #16]
}
 80037ee:	bf00      	nop
 80037f0:	370c      	adds	r7, #12
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr

080037fa <LL_USART_SetHWFlowCtrl>:
{
 80037fa:	b480      	push	{r7}
 80037fc:	b083      	sub	sp, #12
 80037fe:	af00      	add	r7, sp, #0
 8003800:	6078      	str	r0, [r7, #4]
 8003802:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	695b      	ldr	r3, [r3, #20]
 8003808:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	431a      	orrs	r2, r3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	615a      	str	r2, [r3, #20]
}
 8003814:	bf00      	nop
 8003816:	370c      	adds	r7, #12
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr

08003820 <LL_USART_SetBaudRate>:
{
 8003820:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003824:	b0c0      	sub	sp, #256	@ 0x100
 8003826:	af00      	add	r7, sp, #0
 8003828:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800382c:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8003830:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8003834:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800383c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003840:	f040 810c 	bne.w	8003a5c <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8003844:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003848:	2200      	movs	r2, #0
 800384a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800384e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003852:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003856:	4622      	mov	r2, r4
 8003858:	462b      	mov	r3, r5
 800385a:	1891      	adds	r1, r2, r2
 800385c:	6639      	str	r1, [r7, #96]	@ 0x60
 800385e:	415b      	adcs	r3, r3
 8003860:	667b      	str	r3, [r7, #100]	@ 0x64
 8003862:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8003866:	4621      	mov	r1, r4
 8003868:	eb12 0801 	adds.w	r8, r2, r1
 800386c:	4629      	mov	r1, r5
 800386e:	eb43 0901 	adc.w	r9, r3, r1
 8003872:	f04f 0200 	mov.w	r2, #0
 8003876:	f04f 0300 	mov.w	r3, #0
 800387a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800387e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003882:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003886:	4690      	mov	r8, r2
 8003888:	4699      	mov	r9, r3
 800388a:	4623      	mov	r3, r4
 800388c:	eb18 0303 	adds.w	r3, r8, r3
 8003890:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003894:	462b      	mov	r3, r5
 8003896:	eb49 0303 	adc.w	r3, r9, r3
 800389a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800389e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80038a2:	2200      	movs	r2, #0
 80038a4:	469a      	mov	sl, r3
 80038a6:	4693      	mov	fp, r2
 80038a8:	eb1a 030a 	adds.w	r3, sl, sl
 80038ac:	65bb      	str	r3, [r7, #88]	@ 0x58
 80038ae:	eb4b 030b 	adc.w	r3, fp, fp
 80038b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80038b4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80038b8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80038bc:	f7fc fcf8 	bl	80002b0 <__aeabi_uldivmod>
 80038c0:	4602      	mov	r2, r0
 80038c2:	460b      	mov	r3, r1
 80038c4:	4b64      	ldr	r3, [pc, #400]	@ (8003a58 <LL_USART_SetBaudRate+0x238>)
 80038c6:	fba3 2302 	umull	r2, r3, r3, r2
 80038ca:	095b      	lsrs	r3, r3, #5
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	011b      	lsls	r3, r3, #4
 80038d0:	b29c      	uxth	r4, r3
 80038d2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80038d6:	2200      	movs	r2, #0
 80038d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80038dc:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80038e0:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 80038e4:	4642      	mov	r2, r8
 80038e6:	464b      	mov	r3, r9
 80038e8:	1891      	adds	r1, r2, r2
 80038ea:	6539      	str	r1, [r7, #80]	@ 0x50
 80038ec:	415b      	adcs	r3, r3
 80038ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80038f0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80038f4:	4641      	mov	r1, r8
 80038f6:	1851      	adds	r1, r2, r1
 80038f8:	64b9      	str	r1, [r7, #72]	@ 0x48
 80038fa:	4649      	mov	r1, r9
 80038fc:	414b      	adcs	r3, r1
 80038fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003900:	f04f 0200 	mov.w	r2, #0
 8003904:	f04f 0300 	mov.w	r3, #0
 8003908:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 800390c:	4659      	mov	r1, fp
 800390e:	00cb      	lsls	r3, r1, #3
 8003910:	4651      	mov	r1, sl
 8003912:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003916:	4651      	mov	r1, sl
 8003918:	00ca      	lsls	r2, r1, #3
 800391a:	4610      	mov	r0, r2
 800391c:	4619      	mov	r1, r3
 800391e:	4603      	mov	r3, r0
 8003920:	4642      	mov	r2, r8
 8003922:	189b      	adds	r3, r3, r2
 8003924:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003928:	464b      	mov	r3, r9
 800392a:	460a      	mov	r2, r1
 800392c:	eb42 0303 	adc.w	r3, r2, r3
 8003930:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003934:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8003938:	2200      	movs	r2, #0
 800393a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800393e:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8003942:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003946:	460b      	mov	r3, r1
 8003948:	18db      	adds	r3, r3, r3
 800394a:	643b      	str	r3, [r7, #64]	@ 0x40
 800394c:	4613      	mov	r3, r2
 800394e:	eb42 0303 	adc.w	r3, r2, r3
 8003952:	647b      	str	r3, [r7, #68]	@ 0x44
 8003954:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003958:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 800395c:	f7fc fca8 	bl	80002b0 <__aeabi_uldivmod>
 8003960:	4602      	mov	r2, r0
 8003962:	460b      	mov	r3, r1
 8003964:	4611      	mov	r1, r2
 8003966:	4b3c      	ldr	r3, [pc, #240]	@ (8003a58 <LL_USART_SetBaudRate+0x238>)
 8003968:	fba3 2301 	umull	r2, r3, r3, r1
 800396c:	095b      	lsrs	r3, r3, #5
 800396e:	2264      	movs	r2, #100	@ 0x64
 8003970:	fb02 f303 	mul.w	r3, r2, r3
 8003974:	1acb      	subs	r3, r1, r3
 8003976:	00db      	lsls	r3, r3, #3
 8003978:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800397c:	4b36      	ldr	r3, [pc, #216]	@ (8003a58 <LL_USART_SetBaudRate+0x238>)
 800397e:	fba3 2302 	umull	r2, r3, r3, r2
 8003982:	095b      	lsrs	r3, r3, #5
 8003984:	b29b      	uxth	r3, r3
 8003986:	005b      	lsls	r3, r3, #1
 8003988:	b29b      	uxth	r3, r3
 800398a:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800398e:	b29b      	uxth	r3, r3
 8003990:	4423      	add	r3, r4
 8003992:	b29c      	uxth	r4, r3
 8003994:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003998:	2200      	movs	r2, #0
 800399a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800399e:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80039a2:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 80039a6:	4642      	mov	r2, r8
 80039a8:	464b      	mov	r3, r9
 80039aa:	1891      	adds	r1, r2, r2
 80039ac:	63b9      	str	r1, [r7, #56]	@ 0x38
 80039ae:	415b      	adcs	r3, r3
 80039b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80039b2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80039b6:	4641      	mov	r1, r8
 80039b8:	1851      	adds	r1, r2, r1
 80039ba:	6339      	str	r1, [r7, #48]	@ 0x30
 80039bc:	4649      	mov	r1, r9
 80039be:	414b      	adcs	r3, r1
 80039c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80039c2:	f04f 0200 	mov.w	r2, #0
 80039c6:	f04f 0300 	mov.w	r3, #0
 80039ca:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80039ce:	4659      	mov	r1, fp
 80039d0:	00cb      	lsls	r3, r1, #3
 80039d2:	4651      	mov	r1, sl
 80039d4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039d8:	4651      	mov	r1, sl
 80039da:	00ca      	lsls	r2, r1, #3
 80039dc:	4610      	mov	r0, r2
 80039de:	4619      	mov	r1, r3
 80039e0:	4603      	mov	r3, r0
 80039e2:	4642      	mov	r2, r8
 80039e4:	189b      	adds	r3, r3, r2
 80039e6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80039ea:	464b      	mov	r3, r9
 80039ec:	460a      	mov	r2, r1
 80039ee:	eb42 0303 	adc.w	r3, r2, r3
 80039f2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80039f6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80039fa:	2200      	movs	r2, #0
 80039fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a00:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8003a04:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003a08:	460b      	mov	r3, r1
 8003a0a:	18db      	adds	r3, r3, r3
 8003a0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a0e:	4613      	mov	r3, r2
 8003a10:	eb42 0303 	adc.w	r3, r2, r3
 8003a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003a1a:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8003a1e:	f7fc fc47 	bl	80002b0 <__aeabi_uldivmod>
 8003a22:	4602      	mov	r2, r0
 8003a24:	460b      	mov	r3, r1
 8003a26:	4b0c      	ldr	r3, [pc, #48]	@ (8003a58 <LL_USART_SetBaudRate+0x238>)
 8003a28:	fba3 1302 	umull	r1, r3, r3, r2
 8003a2c:	095b      	lsrs	r3, r3, #5
 8003a2e:	2164      	movs	r1, #100	@ 0x64
 8003a30:	fb01 f303 	mul.w	r3, r1, r3
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	00db      	lsls	r3, r3, #3
 8003a38:	3332      	adds	r3, #50	@ 0x32
 8003a3a:	4a07      	ldr	r2, [pc, #28]	@ (8003a58 <LL_USART_SetBaudRate+0x238>)
 8003a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a40:	095b      	lsrs	r3, r3, #5
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	f003 0307 	and.w	r3, r3, #7
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	4423      	add	r3, r4
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	461a      	mov	r2, r3
 8003a50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a54:	609a      	str	r2, [r3, #8]
}
 8003a56:	e108      	b.n	8003c6a <LL_USART_SetBaudRate+0x44a>
 8003a58:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003a5c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003a60:	2200      	movs	r2, #0
 8003a62:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003a66:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003a6a:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8003a6e:	4642      	mov	r2, r8
 8003a70:	464b      	mov	r3, r9
 8003a72:	1891      	adds	r1, r2, r2
 8003a74:	6239      	str	r1, [r7, #32]
 8003a76:	415b      	adcs	r3, r3
 8003a78:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003a7e:	4641      	mov	r1, r8
 8003a80:	1854      	adds	r4, r2, r1
 8003a82:	4649      	mov	r1, r9
 8003a84:	eb43 0501 	adc.w	r5, r3, r1
 8003a88:	f04f 0200 	mov.w	r2, #0
 8003a8c:	f04f 0300 	mov.w	r3, #0
 8003a90:	00eb      	lsls	r3, r5, #3
 8003a92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a96:	00e2      	lsls	r2, r4, #3
 8003a98:	4614      	mov	r4, r2
 8003a9a:	461d      	mov	r5, r3
 8003a9c:	4643      	mov	r3, r8
 8003a9e:	18e3      	adds	r3, r4, r3
 8003aa0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003aa4:	464b      	mov	r3, r9
 8003aa6:	eb45 0303 	adc.w	r3, r5, r3
 8003aaa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003aae:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003ab8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003abc:	f04f 0200 	mov.w	r2, #0
 8003ac0:	f04f 0300 	mov.w	r3, #0
 8003ac4:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8003ac8:	4629      	mov	r1, r5
 8003aca:	008b      	lsls	r3, r1, #2
 8003acc:	4621      	mov	r1, r4
 8003ace:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ad2:	4621      	mov	r1, r4
 8003ad4:	008a      	lsls	r2, r1, #2
 8003ad6:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8003ada:	f7fc fbe9 	bl	80002b0 <__aeabi_uldivmod>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	460b      	mov	r3, r1
 8003ae2:	4b65      	ldr	r3, [pc, #404]	@ (8003c78 <LL_USART_SetBaudRate+0x458>)
 8003ae4:	fba3 2302 	umull	r2, r3, r3, r2
 8003ae8:	095b      	lsrs	r3, r3, #5
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	011b      	lsls	r3, r3, #4
 8003aee:	b29c      	uxth	r4, r3
 8003af0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003af4:	2200      	movs	r2, #0
 8003af6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003afa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003afe:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8003b02:	4642      	mov	r2, r8
 8003b04:	464b      	mov	r3, r9
 8003b06:	1891      	adds	r1, r2, r2
 8003b08:	61b9      	str	r1, [r7, #24]
 8003b0a:	415b      	adcs	r3, r3
 8003b0c:	61fb      	str	r3, [r7, #28]
 8003b0e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b12:	4641      	mov	r1, r8
 8003b14:	1851      	adds	r1, r2, r1
 8003b16:	6139      	str	r1, [r7, #16]
 8003b18:	4649      	mov	r1, r9
 8003b1a:	414b      	adcs	r3, r1
 8003b1c:	617b      	str	r3, [r7, #20]
 8003b1e:	f04f 0200 	mov.w	r2, #0
 8003b22:	f04f 0300 	mov.w	r3, #0
 8003b26:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b2a:	4659      	mov	r1, fp
 8003b2c:	00cb      	lsls	r3, r1, #3
 8003b2e:	4651      	mov	r1, sl
 8003b30:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b34:	4651      	mov	r1, sl
 8003b36:	00ca      	lsls	r2, r1, #3
 8003b38:	4610      	mov	r0, r2
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	4642      	mov	r2, r8
 8003b40:	189b      	adds	r3, r3, r2
 8003b42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003b46:	464b      	mov	r3, r9
 8003b48:	460a      	mov	r2, r1
 8003b4a:	eb42 0303 	adc.w	r3, r2, r3
 8003b4e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003b52:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8003b56:	2200      	movs	r2, #0
 8003b58:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003b5c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003b60:	f04f 0200 	mov.w	r2, #0
 8003b64:	f04f 0300 	mov.w	r3, #0
 8003b68:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8003b6c:	4649      	mov	r1, r9
 8003b6e:	008b      	lsls	r3, r1, #2
 8003b70:	4641      	mov	r1, r8
 8003b72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b76:	4641      	mov	r1, r8
 8003b78:	008a      	lsls	r2, r1, #2
 8003b7a:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8003b7e:	f7fc fb97 	bl	80002b0 <__aeabi_uldivmod>
 8003b82:	4602      	mov	r2, r0
 8003b84:	460b      	mov	r3, r1
 8003b86:	4611      	mov	r1, r2
 8003b88:	4b3b      	ldr	r3, [pc, #236]	@ (8003c78 <LL_USART_SetBaudRate+0x458>)
 8003b8a:	fba3 2301 	umull	r2, r3, r3, r1
 8003b8e:	095b      	lsrs	r3, r3, #5
 8003b90:	2264      	movs	r2, #100	@ 0x64
 8003b92:	fb02 f303 	mul.w	r3, r2, r3
 8003b96:	1acb      	subs	r3, r1, r3
 8003b98:	011b      	lsls	r3, r3, #4
 8003b9a:	3332      	adds	r3, #50	@ 0x32
 8003b9c:	4a36      	ldr	r2, [pc, #216]	@ (8003c78 <LL_USART_SetBaudRate+0x458>)
 8003b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba2:	095b      	lsrs	r3, r3, #5
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	4423      	add	r3, r4
 8003bae:	b29c      	uxth	r4, r3
 8003bb0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003bb8:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003bba:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003bbe:	4642      	mov	r2, r8
 8003bc0:	464b      	mov	r3, r9
 8003bc2:	1891      	adds	r1, r2, r2
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	415b      	adcs	r3, r3
 8003bc8:	60fb      	str	r3, [r7, #12]
 8003bca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003bce:	4641      	mov	r1, r8
 8003bd0:	1851      	adds	r1, r2, r1
 8003bd2:	6039      	str	r1, [r7, #0]
 8003bd4:	4649      	mov	r1, r9
 8003bd6:	414b      	adcs	r3, r1
 8003bd8:	607b      	str	r3, [r7, #4]
 8003bda:	f04f 0200 	mov.w	r2, #0
 8003bde:	f04f 0300 	mov.w	r3, #0
 8003be2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003be6:	4659      	mov	r1, fp
 8003be8:	00cb      	lsls	r3, r1, #3
 8003bea:	4651      	mov	r1, sl
 8003bec:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003bf0:	4651      	mov	r1, sl
 8003bf2:	00ca      	lsls	r2, r1, #3
 8003bf4:	4610      	mov	r0, r2
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	4642      	mov	r2, r8
 8003bfc:	189b      	adds	r3, r3, r2
 8003bfe:	673b      	str	r3, [r7, #112]	@ 0x70
 8003c00:	464b      	mov	r3, r9
 8003c02:	460a      	mov	r2, r1
 8003c04:	eb42 0303 	adc.w	r3, r2, r3
 8003c08:	677b      	str	r3, [r7, #116]	@ 0x74
 8003c0a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8003c0e:	2200      	movs	r2, #0
 8003c10:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003c12:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003c14:	f04f 0200 	mov.w	r2, #0
 8003c18:	f04f 0300 	mov.w	r3, #0
 8003c1c:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8003c20:	4649      	mov	r1, r9
 8003c22:	008b      	lsls	r3, r1, #2
 8003c24:	4641      	mov	r1, r8
 8003c26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c2a:	4641      	mov	r1, r8
 8003c2c:	008a      	lsls	r2, r1, #2
 8003c2e:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003c32:	f7fc fb3d 	bl	80002b0 <__aeabi_uldivmod>
 8003c36:	4602      	mov	r2, r0
 8003c38:	460b      	mov	r3, r1
 8003c3a:	4b0f      	ldr	r3, [pc, #60]	@ (8003c78 <LL_USART_SetBaudRate+0x458>)
 8003c3c:	fba3 1302 	umull	r1, r3, r3, r2
 8003c40:	095b      	lsrs	r3, r3, #5
 8003c42:	2164      	movs	r1, #100	@ 0x64
 8003c44:	fb01 f303 	mul.w	r3, r1, r3
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	011b      	lsls	r3, r3, #4
 8003c4c:	3332      	adds	r3, #50	@ 0x32
 8003c4e:	4a0a      	ldr	r2, [pc, #40]	@ (8003c78 <LL_USART_SetBaudRate+0x458>)
 8003c50:	fba2 2303 	umull	r2, r3, r2, r3
 8003c54:	095b      	lsrs	r3, r3, #5
 8003c56:	b29b      	uxth	r3, r3
 8003c58:	f003 030f 	and.w	r3, r3, #15
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	4423      	add	r3, r4
 8003c60:	b29b      	uxth	r3, r3
 8003c62:	461a      	mov	r2, r3
 8003c64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c68:	609a      	str	r2, [r3, #8]
}
 8003c6a:	bf00      	nop
 8003c6c:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003c70:	46bd      	mov	sp, r7
 8003c72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c76:	bf00      	nop
 8003c78:	51eb851f 	.word	0x51eb851f

08003c7c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b088      	sub	sp, #32
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f7ff fd8c 	bl	80037ac <LL_USART_IsEnabled>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d15e      	bne.n	8003d58 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8003ca2:	f023 030c 	bic.w	r3, r3, #12
 8003ca6:	683a      	ldr	r2, [r7, #0]
 8003ca8:	6851      	ldr	r1, [r2, #4]
 8003caa:	683a      	ldr	r2, [r7, #0]
 8003cac:	68d2      	ldr	r2, [r2, #12]
 8003cae:	4311      	orrs	r1, r2
 8003cb0:	683a      	ldr	r2, [r7, #0]
 8003cb2:	6912      	ldr	r2, [r2, #16]
 8003cb4:	4311      	orrs	r1, r2
 8003cb6:	683a      	ldr	r2, [r7, #0]
 8003cb8:	6992      	ldr	r2, [r2, #24]
 8003cba:	430a      	orrs	r2, r1
 8003cbc:	431a      	orrs	r2, r3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f7ff fd83 	bl	80037d4 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	695b      	ldr	r3, [r3, #20]
 8003cd2:	4619      	mov	r1, r3
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f7ff fd90 	bl	80037fa <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8003cda:	f107 0308 	add.w	r3, r7, #8
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f7ff fb96 	bl	8003410 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	4a1f      	ldr	r2, [pc, #124]	@ (8003d64 <LL_USART_Init+0xe8>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d102      	bne.n	8003cf2 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	61bb      	str	r3, [r7, #24]
 8003cf0:	e021      	b.n	8003d36 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a1c      	ldr	r2, [pc, #112]	@ (8003d68 <LL_USART_Init+0xec>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d102      	bne.n	8003d00 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	61bb      	str	r3, [r7, #24]
 8003cfe:	e01a      	b.n	8003d36 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4a1a      	ldr	r2, [pc, #104]	@ (8003d6c <LL_USART_Init+0xf0>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d102      	bne.n	8003d0e <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	61bb      	str	r3, [r7, #24]
 8003d0c:	e013      	b.n	8003d36 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	4a17      	ldr	r2, [pc, #92]	@ (8003d70 <LL_USART_Init+0xf4>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d102      	bne.n	8003d1c <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	61bb      	str	r3, [r7, #24]
 8003d1a:	e00c      	b.n	8003d36 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	4a15      	ldr	r2, [pc, #84]	@ (8003d74 <LL_USART_Init+0xf8>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d102      	bne.n	8003d2a <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	61bb      	str	r3, [r7, #24]
 8003d28:	e005      	b.n	8003d36 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a12      	ldr	r2, [pc, #72]	@ (8003d78 <LL_USART_Init+0xfc>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d101      	bne.n	8003d36 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00d      	beq.n	8003d58 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d009      	beq.n	8003d58 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8003d44:	2300      	movs	r3, #0
 8003d46:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8003d50:	69b9      	ldr	r1, [r7, #24]
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f7ff fd64 	bl	8003820 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003d58:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3720      	adds	r7, #32
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	40011000 	.word	0x40011000
 8003d68:	40004400 	.word	0x40004400
 8003d6c:	40004800 	.word	0x40004800
 8003d70:	40011400 	.word	0x40011400
 8003d74:	40004c00 	.word	0x40004c00
 8003d78:	40005000 	.word	0x40005000

08003d7c <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d8e:	4a07      	ldr	r2, [pc, #28]	@ (8003dac <LL_InitTick+0x30>)
 8003d90:	3b01      	subs	r3, #1
 8003d92:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8003d94:	4b05      	ldr	r3, [pc, #20]	@ (8003dac <LL_InitTick+0x30>)
 8003d96:	2200      	movs	r2, #0
 8003d98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d9a:	4b04      	ldr	r3, [pc, #16]	@ (8003dac <LL_InitTick+0x30>)
 8003d9c:	2205      	movs	r2, #5
 8003d9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8003da0:	bf00      	nop
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr
 8003dac:	e000e010 	.word	0xe000e010

08003db0 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8003db8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f7ff ffdd 	bl	8003d7c <LL_InitTick>
}
 8003dc2:	bf00      	nop
 8003dc4:	3708      	adds	r7, #8
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
	...

08003dcc <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b085      	sub	sp, #20
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8003dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8003e14 <LL_mDelay+0x48>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8003dda:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if(Delay < LL_MAX_DELAY)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003de2:	d00c      	beq.n	8003dfe <LL_mDelay+0x32>
  {
    Delay++;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	3301      	adds	r3, #1
 8003de8:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8003dea:	e008      	b.n	8003dfe <LL_mDelay+0x32>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8003dec:	4b09      	ldr	r3, [pc, #36]	@ (8003e14 <LL_mDelay+0x48>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d002      	beq.n	8003dfe <LL_mDelay+0x32>
    {
      Delay--;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	607b      	str	r3, [r7, #4]
  while (Delay)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d1f3      	bne.n	8003dec <LL_mDelay+0x20>
    }
  }
}
 8003e04:	bf00      	nop
 8003e06:	bf00      	nop
 8003e08:	3714      	adds	r7, #20
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr
 8003e12:	bf00      	nop
 8003e14:	e000e010 	.word	0xe000e010

08003e18 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b083      	sub	sp, #12
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003e20:	4a04      	ldr	r2, [pc, #16]	@ (8003e34 <LL_SetSystemCoreClock+0x1c>)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6013      	str	r3, [r2, #0]
}
 8003e26:	bf00      	nop
 8003e28:	370c      	adds	r7, #12
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr
 8003e32:	bf00      	nop
 8003e34:	200002d8 	.word	0x200002d8

08003e38 <std>:
 8003e38:	2300      	movs	r3, #0
 8003e3a:	b510      	push	{r4, lr}
 8003e3c:	4604      	mov	r4, r0
 8003e3e:	e9c0 3300 	strd	r3, r3, [r0]
 8003e42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e46:	6083      	str	r3, [r0, #8]
 8003e48:	8181      	strh	r1, [r0, #12]
 8003e4a:	6643      	str	r3, [r0, #100]	@ 0x64
 8003e4c:	81c2      	strh	r2, [r0, #14]
 8003e4e:	6183      	str	r3, [r0, #24]
 8003e50:	4619      	mov	r1, r3
 8003e52:	2208      	movs	r2, #8
 8003e54:	305c      	adds	r0, #92	@ 0x5c
 8003e56:	f000 f9f9 	bl	800424c <memset>
 8003e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8003e90 <std+0x58>)
 8003e5c:	6263      	str	r3, [r4, #36]	@ 0x24
 8003e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8003e94 <std+0x5c>)
 8003e60:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003e62:	4b0d      	ldr	r3, [pc, #52]	@ (8003e98 <std+0x60>)
 8003e64:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003e66:	4b0d      	ldr	r3, [pc, #52]	@ (8003e9c <std+0x64>)
 8003e68:	6323      	str	r3, [r4, #48]	@ 0x30
 8003e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ea0 <std+0x68>)
 8003e6c:	6224      	str	r4, [r4, #32]
 8003e6e:	429c      	cmp	r4, r3
 8003e70:	d006      	beq.n	8003e80 <std+0x48>
 8003e72:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003e76:	4294      	cmp	r4, r2
 8003e78:	d002      	beq.n	8003e80 <std+0x48>
 8003e7a:	33d0      	adds	r3, #208	@ 0xd0
 8003e7c:	429c      	cmp	r4, r3
 8003e7e:	d105      	bne.n	8003e8c <std+0x54>
 8003e80:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003e84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e88:	f000 ba58 	b.w	800433c <__retarget_lock_init_recursive>
 8003e8c:	bd10      	pop	{r4, pc}
 8003e8e:	bf00      	nop
 8003e90:	0800409d 	.word	0x0800409d
 8003e94:	080040bf 	.word	0x080040bf
 8003e98:	080040f7 	.word	0x080040f7
 8003e9c:	0800411b 	.word	0x0800411b
 8003ea0:	200003cc 	.word	0x200003cc

08003ea4 <stdio_exit_handler>:
 8003ea4:	4a02      	ldr	r2, [pc, #8]	@ (8003eb0 <stdio_exit_handler+0xc>)
 8003ea6:	4903      	ldr	r1, [pc, #12]	@ (8003eb4 <stdio_exit_handler+0x10>)
 8003ea8:	4803      	ldr	r0, [pc, #12]	@ (8003eb8 <stdio_exit_handler+0x14>)
 8003eaa:	f000 b869 	b.w	8003f80 <_fwalk_sglue>
 8003eae:	bf00      	nop
 8003eb0:	200002dc 	.word	0x200002dc
 8003eb4:	08004bd9 	.word	0x08004bd9
 8003eb8:	200002ec 	.word	0x200002ec

08003ebc <cleanup_stdio>:
 8003ebc:	6841      	ldr	r1, [r0, #4]
 8003ebe:	4b0c      	ldr	r3, [pc, #48]	@ (8003ef0 <cleanup_stdio+0x34>)
 8003ec0:	4299      	cmp	r1, r3
 8003ec2:	b510      	push	{r4, lr}
 8003ec4:	4604      	mov	r4, r0
 8003ec6:	d001      	beq.n	8003ecc <cleanup_stdio+0x10>
 8003ec8:	f000 fe86 	bl	8004bd8 <_fflush_r>
 8003ecc:	68a1      	ldr	r1, [r4, #8]
 8003ece:	4b09      	ldr	r3, [pc, #36]	@ (8003ef4 <cleanup_stdio+0x38>)
 8003ed0:	4299      	cmp	r1, r3
 8003ed2:	d002      	beq.n	8003eda <cleanup_stdio+0x1e>
 8003ed4:	4620      	mov	r0, r4
 8003ed6:	f000 fe7f 	bl	8004bd8 <_fflush_r>
 8003eda:	68e1      	ldr	r1, [r4, #12]
 8003edc:	4b06      	ldr	r3, [pc, #24]	@ (8003ef8 <cleanup_stdio+0x3c>)
 8003ede:	4299      	cmp	r1, r3
 8003ee0:	d004      	beq.n	8003eec <cleanup_stdio+0x30>
 8003ee2:	4620      	mov	r0, r4
 8003ee4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ee8:	f000 be76 	b.w	8004bd8 <_fflush_r>
 8003eec:	bd10      	pop	{r4, pc}
 8003eee:	bf00      	nop
 8003ef0:	200003cc 	.word	0x200003cc
 8003ef4:	20000434 	.word	0x20000434
 8003ef8:	2000049c 	.word	0x2000049c

08003efc <global_stdio_init.part.0>:
 8003efc:	b510      	push	{r4, lr}
 8003efe:	4b0b      	ldr	r3, [pc, #44]	@ (8003f2c <global_stdio_init.part.0+0x30>)
 8003f00:	4c0b      	ldr	r4, [pc, #44]	@ (8003f30 <global_stdio_init.part.0+0x34>)
 8003f02:	4a0c      	ldr	r2, [pc, #48]	@ (8003f34 <global_stdio_init.part.0+0x38>)
 8003f04:	601a      	str	r2, [r3, #0]
 8003f06:	4620      	mov	r0, r4
 8003f08:	2200      	movs	r2, #0
 8003f0a:	2104      	movs	r1, #4
 8003f0c:	f7ff ff94 	bl	8003e38 <std>
 8003f10:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003f14:	2201      	movs	r2, #1
 8003f16:	2109      	movs	r1, #9
 8003f18:	f7ff ff8e 	bl	8003e38 <std>
 8003f1c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003f20:	2202      	movs	r2, #2
 8003f22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f26:	2112      	movs	r1, #18
 8003f28:	f7ff bf86 	b.w	8003e38 <std>
 8003f2c:	20000504 	.word	0x20000504
 8003f30:	200003cc 	.word	0x200003cc
 8003f34:	08003ea5 	.word	0x08003ea5

08003f38 <__sfp_lock_acquire>:
 8003f38:	4801      	ldr	r0, [pc, #4]	@ (8003f40 <__sfp_lock_acquire+0x8>)
 8003f3a:	f000 ba00 	b.w	800433e <__retarget_lock_acquire_recursive>
 8003f3e:	bf00      	nop
 8003f40:	2000050d 	.word	0x2000050d

08003f44 <__sfp_lock_release>:
 8003f44:	4801      	ldr	r0, [pc, #4]	@ (8003f4c <__sfp_lock_release+0x8>)
 8003f46:	f000 b9fb 	b.w	8004340 <__retarget_lock_release_recursive>
 8003f4a:	bf00      	nop
 8003f4c:	2000050d 	.word	0x2000050d

08003f50 <__sinit>:
 8003f50:	b510      	push	{r4, lr}
 8003f52:	4604      	mov	r4, r0
 8003f54:	f7ff fff0 	bl	8003f38 <__sfp_lock_acquire>
 8003f58:	6a23      	ldr	r3, [r4, #32]
 8003f5a:	b11b      	cbz	r3, 8003f64 <__sinit+0x14>
 8003f5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f60:	f7ff bff0 	b.w	8003f44 <__sfp_lock_release>
 8003f64:	4b04      	ldr	r3, [pc, #16]	@ (8003f78 <__sinit+0x28>)
 8003f66:	6223      	str	r3, [r4, #32]
 8003f68:	4b04      	ldr	r3, [pc, #16]	@ (8003f7c <__sinit+0x2c>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d1f5      	bne.n	8003f5c <__sinit+0xc>
 8003f70:	f7ff ffc4 	bl	8003efc <global_stdio_init.part.0>
 8003f74:	e7f2      	b.n	8003f5c <__sinit+0xc>
 8003f76:	bf00      	nop
 8003f78:	08003ebd 	.word	0x08003ebd
 8003f7c:	20000504 	.word	0x20000504

08003f80 <_fwalk_sglue>:
 8003f80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f84:	4607      	mov	r7, r0
 8003f86:	4688      	mov	r8, r1
 8003f88:	4614      	mov	r4, r2
 8003f8a:	2600      	movs	r6, #0
 8003f8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003f90:	f1b9 0901 	subs.w	r9, r9, #1
 8003f94:	d505      	bpl.n	8003fa2 <_fwalk_sglue+0x22>
 8003f96:	6824      	ldr	r4, [r4, #0]
 8003f98:	2c00      	cmp	r4, #0
 8003f9a:	d1f7      	bne.n	8003f8c <_fwalk_sglue+0xc>
 8003f9c:	4630      	mov	r0, r6
 8003f9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003fa2:	89ab      	ldrh	r3, [r5, #12]
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d907      	bls.n	8003fb8 <_fwalk_sglue+0x38>
 8003fa8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003fac:	3301      	adds	r3, #1
 8003fae:	d003      	beq.n	8003fb8 <_fwalk_sglue+0x38>
 8003fb0:	4629      	mov	r1, r5
 8003fb2:	4638      	mov	r0, r7
 8003fb4:	47c0      	blx	r8
 8003fb6:	4306      	orrs	r6, r0
 8003fb8:	3568      	adds	r5, #104	@ 0x68
 8003fba:	e7e9      	b.n	8003f90 <_fwalk_sglue+0x10>

08003fbc <iprintf>:
 8003fbc:	b40f      	push	{r0, r1, r2, r3}
 8003fbe:	b507      	push	{r0, r1, r2, lr}
 8003fc0:	4906      	ldr	r1, [pc, #24]	@ (8003fdc <iprintf+0x20>)
 8003fc2:	ab04      	add	r3, sp, #16
 8003fc4:	6808      	ldr	r0, [r1, #0]
 8003fc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8003fca:	6881      	ldr	r1, [r0, #8]
 8003fcc:	9301      	str	r3, [sp, #4]
 8003fce:	f000 fadb 	bl	8004588 <_vfiprintf_r>
 8003fd2:	b003      	add	sp, #12
 8003fd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8003fd8:	b004      	add	sp, #16
 8003fda:	4770      	bx	lr
 8003fdc:	200002e8 	.word	0x200002e8

08003fe0 <_puts_r>:
 8003fe0:	6a03      	ldr	r3, [r0, #32]
 8003fe2:	b570      	push	{r4, r5, r6, lr}
 8003fe4:	6884      	ldr	r4, [r0, #8]
 8003fe6:	4605      	mov	r5, r0
 8003fe8:	460e      	mov	r6, r1
 8003fea:	b90b      	cbnz	r3, 8003ff0 <_puts_r+0x10>
 8003fec:	f7ff ffb0 	bl	8003f50 <__sinit>
 8003ff0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ff2:	07db      	lsls	r3, r3, #31
 8003ff4:	d405      	bmi.n	8004002 <_puts_r+0x22>
 8003ff6:	89a3      	ldrh	r3, [r4, #12]
 8003ff8:	0598      	lsls	r0, r3, #22
 8003ffa:	d402      	bmi.n	8004002 <_puts_r+0x22>
 8003ffc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ffe:	f000 f99e 	bl	800433e <__retarget_lock_acquire_recursive>
 8004002:	89a3      	ldrh	r3, [r4, #12]
 8004004:	0719      	lsls	r1, r3, #28
 8004006:	d502      	bpl.n	800400e <_puts_r+0x2e>
 8004008:	6923      	ldr	r3, [r4, #16]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d135      	bne.n	800407a <_puts_r+0x9a>
 800400e:	4621      	mov	r1, r4
 8004010:	4628      	mov	r0, r5
 8004012:	f000 f8c5 	bl	80041a0 <__swsetup_r>
 8004016:	b380      	cbz	r0, 800407a <_puts_r+0x9a>
 8004018:	f04f 35ff 	mov.w	r5, #4294967295
 800401c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800401e:	07da      	lsls	r2, r3, #31
 8004020:	d405      	bmi.n	800402e <_puts_r+0x4e>
 8004022:	89a3      	ldrh	r3, [r4, #12]
 8004024:	059b      	lsls	r3, r3, #22
 8004026:	d402      	bmi.n	800402e <_puts_r+0x4e>
 8004028:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800402a:	f000 f989 	bl	8004340 <__retarget_lock_release_recursive>
 800402e:	4628      	mov	r0, r5
 8004030:	bd70      	pop	{r4, r5, r6, pc}
 8004032:	2b00      	cmp	r3, #0
 8004034:	da04      	bge.n	8004040 <_puts_r+0x60>
 8004036:	69a2      	ldr	r2, [r4, #24]
 8004038:	429a      	cmp	r2, r3
 800403a:	dc17      	bgt.n	800406c <_puts_r+0x8c>
 800403c:	290a      	cmp	r1, #10
 800403e:	d015      	beq.n	800406c <_puts_r+0x8c>
 8004040:	6823      	ldr	r3, [r4, #0]
 8004042:	1c5a      	adds	r2, r3, #1
 8004044:	6022      	str	r2, [r4, #0]
 8004046:	7019      	strb	r1, [r3, #0]
 8004048:	68a3      	ldr	r3, [r4, #8]
 800404a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800404e:	3b01      	subs	r3, #1
 8004050:	60a3      	str	r3, [r4, #8]
 8004052:	2900      	cmp	r1, #0
 8004054:	d1ed      	bne.n	8004032 <_puts_r+0x52>
 8004056:	2b00      	cmp	r3, #0
 8004058:	da11      	bge.n	800407e <_puts_r+0x9e>
 800405a:	4622      	mov	r2, r4
 800405c:	210a      	movs	r1, #10
 800405e:	4628      	mov	r0, r5
 8004060:	f000 f85f 	bl	8004122 <__swbuf_r>
 8004064:	3001      	adds	r0, #1
 8004066:	d0d7      	beq.n	8004018 <_puts_r+0x38>
 8004068:	250a      	movs	r5, #10
 800406a:	e7d7      	b.n	800401c <_puts_r+0x3c>
 800406c:	4622      	mov	r2, r4
 800406e:	4628      	mov	r0, r5
 8004070:	f000 f857 	bl	8004122 <__swbuf_r>
 8004074:	3001      	adds	r0, #1
 8004076:	d1e7      	bne.n	8004048 <_puts_r+0x68>
 8004078:	e7ce      	b.n	8004018 <_puts_r+0x38>
 800407a:	3e01      	subs	r6, #1
 800407c:	e7e4      	b.n	8004048 <_puts_r+0x68>
 800407e:	6823      	ldr	r3, [r4, #0]
 8004080:	1c5a      	adds	r2, r3, #1
 8004082:	6022      	str	r2, [r4, #0]
 8004084:	220a      	movs	r2, #10
 8004086:	701a      	strb	r2, [r3, #0]
 8004088:	e7ee      	b.n	8004068 <_puts_r+0x88>
	...

0800408c <puts>:
 800408c:	4b02      	ldr	r3, [pc, #8]	@ (8004098 <puts+0xc>)
 800408e:	4601      	mov	r1, r0
 8004090:	6818      	ldr	r0, [r3, #0]
 8004092:	f7ff bfa5 	b.w	8003fe0 <_puts_r>
 8004096:	bf00      	nop
 8004098:	200002e8 	.word	0x200002e8

0800409c <__sread>:
 800409c:	b510      	push	{r4, lr}
 800409e:	460c      	mov	r4, r1
 80040a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040a4:	f000 f8fc 	bl	80042a0 <_read_r>
 80040a8:	2800      	cmp	r0, #0
 80040aa:	bfab      	itete	ge
 80040ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80040ae:	89a3      	ldrhlt	r3, [r4, #12]
 80040b0:	181b      	addge	r3, r3, r0
 80040b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80040b6:	bfac      	ite	ge
 80040b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80040ba:	81a3      	strhlt	r3, [r4, #12]
 80040bc:	bd10      	pop	{r4, pc}

080040be <__swrite>:
 80040be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040c2:	461f      	mov	r7, r3
 80040c4:	898b      	ldrh	r3, [r1, #12]
 80040c6:	05db      	lsls	r3, r3, #23
 80040c8:	4605      	mov	r5, r0
 80040ca:	460c      	mov	r4, r1
 80040cc:	4616      	mov	r6, r2
 80040ce:	d505      	bpl.n	80040dc <__swrite+0x1e>
 80040d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040d4:	2302      	movs	r3, #2
 80040d6:	2200      	movs	r2, #0
 80040d8:	f000 f8d0 	bl	800427c <_lseek_r>
 80040dc:	89a3      	ldrh	r3, [r4, #12]
 80040de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80040e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80040e6:	81a3      	strh	r3, [r4, #12]
 80040e8:	4632      	mov	r2, r6
 80040ea:	463b      	mov	r3, r7
 80040ec:	4628      	mov	r0, r5
 80040ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80040f2:	f000 b8e7 	b.w	80042c4 <_write_r>

080040f6 <__sseek>:
 80040f6:	b510      	push	{r4, lr}
 80040f8:	460c      	mov	r4, r1
 80040fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040fe:	f000 f8bd 	bl	800427c <_lseek_r>
 8004102:	1c43      	adds	r3, r0, #1
 8004104:	89a3      	ldrh	r3, [r4, #12]
 8004106:	bf15      	itete	ne
 8004108:	6560      	strne	r0, [r4, #84]	@ 0x54
 800410a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800410e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004112:	81a3      	strheq	r3, [r4, #12]
 8004114:	bf18      	it	ne
 8004116:	81a3      	strhne	r3, [r4, #12]
 8004118:	bd10      	pop	{r4, pc}

0800411a <__sclose>:
 800411a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800411e:	f000 b89d 	b.w	800425c <_close_r>

08004122 <__swbuf_r>:
 8004122:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004124:	460e      	mov	r6, r1
 8004126:	4614      	mov	r4, r2
 8004128:	4605      	mov	r5, r0
 800412a:	b118      	cbz	r0, 8004134 <__swbuf_r+0x12>
 800412c:	6a03      	ldr	r3, [r0, #32]
 800412e:	b90b      	cbnz	r3, 8004134 <__swbuf_r+0x12>
 8004130:	f7ff ff0e 	bl	8003f50 <__sinit>
 8004134:	69a3      	ldr	r3, [r4, #24]
 8004136:	60a3      	str	r3, [r4, #8]
 8004138:	89a3      	ldrh	r3, [r4, #12]
 800413a:	071a      	lsls	r2, r3, #28
 800413c:	d501      	bpl.n	8004142 <__swbuf_r+0x20>
 800413e:	6923      	ldr	r3, [r4, #16]
 8004140:	b943      	cbnz	r3, 8004154 <__swbuf_r+0x32>
 8004142:	4621      	mov	r1, r4
 8004144:	4628      	mov	r0, r5
 8004146:	f000 f82b 	bl	80041a0 <__swsetup_r>
 800414a:	b118      	cbz	r0, 8004154 <__swbuf_r+0x32>
 800414c:	f04f 37ff 	mov.w	r7, #4294967295
 8004150:	4638      	mov	r0, r7
 8004152:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004154:	6823      	ldr	r3, [r4, #0]
 8004156:	6922      	ldr	r2, [r4, #16]
 8004158:	1a98      	subs	r0, r3, r2
 800415a:	6963      	ldr	r3, [r4, #20]
 800415c:	b2f6      	uxtb	r6, r6
 800415e:	4283      	cmp	r3, r0
 8004160:	4637      	mov	r7, r6
 8004162:	dc05      	bgt.n	8004170 <__swbuf_r+0x4e>
 8004164:	4621      	mov	r1, r4
 8004166:	4628      	mov	r0, r5
 8004168:	f000 fd36 	bl	8004bd8 <_fflush_r>
 800416c:	2800      	cmp	r0, #0
 800416e:	d1ed      	bne.n	800414c <__swbuf_r+0x2a>
 8004170:	68a3      	ldr	r3, [r4, #8]
 8004172:	3b01      	subs	r3, #1
 8004174:	60a3      	str	r3, [r4, #8]
 8004176:	6823      	ldr	r3, [r4, #0]
 8004178:	1c5a      	adds	r2, r3, #1
 800417a:	6022      	str	r2, [r4, #0]
 800417c:	701e      	strb	r6, [r3, #0]
 800417e:	6962      	ldr	r2, [r4, #20]
 8004180:	1c43      	adds	r3, r0, #1
 8004182:	429a      	cmp	r2, r3
 8004184:	d004      	beq.n	8004190 <__swbuf_r+0x6e>
 8004186:	89a3      	ldrh	r3, [r4, #12]
 8004188:	07db      	lsls	r3, r3, #31
 800418a:	d5e1      	bpl.n	8004150 <__swbuf_r+0x2e>
 800418c:	2e0a      	cmp	r6, #10
 800418e:	d1df      	bne.n	8004150 <__swbuf_r+0x2e>
 8004190:	4621      	mov	r1, r4
 8004192:	4628      	mov	r0, r5
 8004194:	f000 fd20 	bl	8004bd8 <_fflush_r>
 8004198:	2800      	cmp	r0, #0
 800419a:	d0d9      	beq.n	8004150 <__swbuf_r+0x2e>
 800419c:	e7d6      	b.n	800414c <__swbuf_r+0x2a>
	...

080041a0 <__swsetup_r>:
 80041a0:	b538      	push	{r3, r4, r5, lr}
 80041a2:	4b29      	ldr	r3, [pc, #164]	@ (8004248 <__swsetup_r+0xa8>)
 80041a4:	4605      	mov	r5, r0
 80041a6:	6818      	ldr	r0, [r3, #0]
 80041a8:	460c      	mov	r4, r1
 80041aa:	b118      	cbz	r0, 80041b4 <__swsetup_r+0x14>
 80041ac:	6a03      	ldr	r3, [r0, #32]
 80041ae:	b90b      	cbnz	r3, 80041b4 <__swsetup_r+0x14>
 80041b0:	f7ff fece 	bl	8003f50 <__sinit>
 80041b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041b8:	0719      	lsls	r1, r3, #28
 80041ba:	d422      	bmi.n	8004202 <__swsetup_r+0x62>
 80041bc:	06da      	lsls	r2, r3, #27
 80041be:	d407      	bmi.n	80041d0 <__swsetup_r+0x30>
 80041c0:	2209      	movs	r2, #9
 80041c2:	602a      	str	r2, [r5, #0]
 80041c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041c8:	81a3      	strh	r3, [r4, #12]
 80041ca:	f04f 30ff 	mov.w	r0, #4294967295
 80041ce:	e033      	b.n	8004238 <__swsetup_r+0x98>
 80041d0:	0758      	lsls	r0, r3, #29
 80041d2:	d512      	bpl.n	80041fa <__swsetup_r+0x5a>
 80041d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80041d6:	b141      	cbz	r1, 80041ea <__swsetup_r+0x4a>
 80041d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80041dc:	4299      	cmp	r1, r3
 80041de:	d002      	beq.n	80041e6 <__swsetup_r+0x46>
 80041e0:	4628      	mov	r0, r5
 80041e2:	f000 f8af 	bl	8004344 <_free_r>
 80041e6:	2300      	movs	r3, #0
 80041e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80041ea:	89a3      	ldrh	r3, [r4, #12]
 80041ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80041f0:	81a3      	strh	r3, [r4, #12]
 80041f2:	2300      	movs	r3, #0
 80041f4:	6063      	str	r3, [r4, #4]
 80041f6:	6923      	ldr	r3, [r4, #16]
 80041f8:	6023      	str	r3, [r4, #0]
 80041fa:	89a3      	ldrh	r3, [r4, #12]
 80041fc:	f043 0308 	orr.w	r3, r3, #8
 8004200:	81a3      	strh	r3, [r4, #12]
 8004202:	6923      	ldr	r3, [r4, #16]
 8004204:	b94b      	cbnz	r3, 800421a <__swsetup_r+0x7a>
 8004206:	89a3      	ldrh	r3, [r4, #12]
 8004208:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800420c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004210:	d003      	beq.n	800421a <__swsetup_r+0x7a>
 8004212:	4621      	mov	r1, r4
 8004214:	4628      	mov	r0, r5
 8004216:	f000 fd2d 	bl	8004c74 <__smakebuf_r>
 800421a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800421e:	f013 0201 	ands.w	r2, r3, #1
 8004222:	d00a      	beq.n	800423a <__swsetup_r+0x9a>
 8004224:	2200      	movs	r2, #0
 8004226:	60a2      	str	r2, [r4, #8]
 8004228:	6962      	ldr	r2, [r4, #20]
 800422a:	4252      	negs	r2, r2
 800422c:	61a2      	str	r2, [r4, #24]
 800422e:	6922      	ldr	r2, [r4, #16]
 8004230:	b942      	cbnz	r2, 8004244 <__swsetup_r+0xa4>
 8004232:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004236:	d1c5      	bne.n	80041c4 <__swsetup_r+0x24>
 8004238:	bd38      	pop	{r3, r4, r5, pc}
 800423a:	0799      	lsls	r1, r3, #30
 800423c:	bf58      	it	pl
 800423e:	6962      	ldrpl	r2, [r4, #20]
 8004240:	60a2      	str	r2, [r4, #8]
 8004242:	e7f4      	b.n	800422e <__swsetup_r+0x8e>
 8004244:	2000      	movs	r0, #0
 8004246:	e7f7      	b.n	8004238 <__swsetup_r+0x98>
 8004248:	200002e8 	.word	0x200002e8

0800424c <memset>:
 800424c:	4402      	add	r2, r0
 800424e:	4603      	mov	r3, r0
 8004250:	4293      	cmp	r3, r2
 8004252:	d100      	bne.n	8004256 <memset+0xa>
 8004254:	4770      	bx	lr
 8004256:	f803 1b01 	strb.w	r1, [r3], #1
 800425a:	e7f9      	b.n	8004250 <memset+0x4>

0800425c <_close_r>:
 800425c:	b538      	push	{r3, r4, r5, lr}
 800425e:	4d06      	ldr	r5, [pc, #24]	@ (8004278 <_close_r+0x1c>)
 8004260:	2300      	movs	r3, #0
 8004262:	4604      	mov	r4, r0
 8004264:	4608      	mov	r0, r1
 8004266:	602b      	str	r3, [r5, #0]
 8004268:	f7fe f83d 	bl	80022e6 <_close>
 800426c:	1c43      	adds	r3, r0, #1
 800426e:	d102      	bne.n	8004276 <_close_r+0x1a>
 8004270:	682b      	ldr	r3, [r5, #0]
 8004272:	b103      	cbz	r3, 8004276 <_close_r+0x1a>
 8004274:	6023      	str	r3, [r4, #0]
 8004276:	bd38      	pop	{r3, r4, r5, pc}
 8004278:	20000508 	.word	0x20000508

0800427c <_lseek_r>:
 800427c:	b538      	push	{r3, r4, r5, lr}
 800427e:	4d07      	ldr	r5, [pc, #28]	@ (800429c <_lseek_r+0x20>)
 8004280:	4604      	mov	r4, r0
 8004282:	4608      	mov	r0, r1
 8004284:	4611      	mov	r1, r2
 8004286:	2200      	movs	r2, #0
 8004288:	602a      	str	r2, [r5, #0]
 800428a:	461a      	mov	r2, r3
 800428c:	f7fe f852 	bl	8002334 <_lseek>
 8004290:	1c43      	adds	r3, r0, #1
 8004292:	d102      	bne.n	800429a <_lseek_r+0x1e>
 8004294:	682b      	ldr	r3, [r5, #0]
 8004296:	b103      	cbz	r3, 800429a <_lseek_r+0x1e>
 8004298:	6023      	str	r3, [r4, #0]
 800429a:	bd38      	pop	{r3, r4, r5, pc}
 800429c:	20000508 	.word	0x20000508

080042a0 <_read_r>:
 80042a0:	b538      	push	{r3, r4, r5, lr}
 80042a2:	4d07      	ldr	r5, [pc, #28]	@ (80042c0 <_read_r+0x20>)
 80042a4:	4604      	mov	r4, r0
 80042a6:	4608      	mov	r0, r1
 80042a8:	4611      	mov	r1, r2
 80042aa:	2200      	movs	r2, #0
 80042ac:	602a      	str	r2, [r5, #0]
 80042ae:	461a      	mov	r2, r3
 80042b0:	f7fd fffc 	bl	80022ac <_read>
 80042b4:	1c43      	adds	r3, r0, #1
 80042b6:	d102      	bne.n	80042be <_read_r+0x1e>
 80042b8:	682b      	ldr	r3, [r5, #0]
 80042ba:	b103      	cbz	r3, 80042be <_read_r+0x1e>
 80042bc:	6023      	str	r3, [r4, #0]
 80042be:	bd38      	pop	{r3, r4, r5, pc}
 80042c0:	20000508 	.word	0x20000508

080042c4 <_write_r>:
 80042c4:	b538      	push	{r3, r4, r5, lr}
 80042c6:	4d07      	ldr	r5, [pc, #28]	@ (80042e4 <_write_r+0x20>)
 80042c8:	4604      	mov	r4, r0
 80042ca:	4608      	mov	r0, r1
 80042cc:	4611      	mov	r1, r2
 80042ce:	2200      	movs	r2, #0
 80042d0:	602a      	str	r2, [r5, #0]
 80042d2:	461a      	mov	r2, r3
 80042d4:	f7fd fa8e 	bl	80017f4 <_write>
 80042d8:	1c43      	adds	r3, r0, #1
 80042da:	d102      	bne.n	80042e2 <_write_r+0x1e>
 80042dc:	682b      	ldr	r3, [r5, #0]
 80042de:	b103      	cbz	r3, 80042e2 <_write_r+0x1e>
 80042e0:	6023      	str	r3, [r4, #0]
 80042e2:	bd38      	pop	{r3, r4, r5, pc}
 80042e4:	20000508 	.word	0x20000508

080042e8 <__errno>:
 80042e8:	4b01      	ldr	r3, [pc, #4]	@ (80042f0 <__errno+0x8>)
 80042ea:	6818      	ldr	r0, [r3, #0]
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	200002e8 	.word	0x200002e8

080042f4 <__libc_init_array>:
 80042f4:	b570      	push	{r4, r5, r6, lr}
 80042f6:	4d0d      	ldr	r5, [pc, #52]	@ (800432c <__libc_init_array+0x38>)
 80042f8:	4c0d      	ldr	r4, [pc, #52]	@ (8004330 <__libc_init_array+0x3c>)
 80042fa:	1b64      	subs	r4, r4, r5
 80042fc:	10a4      	asrs	r4, r4, #2
 80042fe:	2600      	movs	r6, #0
 8004300:	42a6      	cmp	r6, r4
 8004302:	d109      	bne.n	8004318 <__libc_init_array+0x24>
 8004304:	4d0b      	ldr	r5, [pc, #44]	@ (8004334 <__libc_init_array+0x40>)
 8004306:	4c0c      	ldr	r4, [pc, #48]	@ (8004338 <__libc_init_array+0x44>)
 8004308:	f000 fd22 	bl	8004d50 <_init>
 800430c:	1b64      	subs	r4, r4, r5
 800430e:	10a4      	asrs	r4, r4, #2
 8004310:	2600      	movs	r6, #0
 8004312:	42a6      	cmp	r6, r4
 8004314:	d105      	bne.n	8004322 <__libc_init_array+0x2e>
 8004316:	bd70      	pop	{r4, r5, r6, pc}
 8004318:	f855 3b04 	ldr.w	r3, [r5], #4
 800431c:	4798      	blx	r3
 800431e:	3601      	adds	r6, #1
 8004320:	e7ee      	b.n	8004300 <__libc_init_array+0xc>
 8004322:	f855 3b04 	ldr.w	r3, [r5], #4
 8004326:	4798      	blx	r3
 8004328:	3601      	adds	r6, #1
 800432a:	e7f2      	b.n	8004312 <__libc_init_array+0x1e>
 800432c:	08004f1c 	.word	0x08004f1c
 8004330:	08004f1c 	.word	0x08004f1c
 8004334:	08004f1c 	.word	0x08004f1c
 8004338:	08004f20 	.word	0x08004f20

0800433c <__retarget_lock_init_recursive>:
 800433c:	4770      	bx	lr

0800433e <__retarget_lock_acquire_recursive>:
 800433e:	4770      	bx	lr

08004340 <__retarget_lock_release_recursive>:
 8004340:	4770      	bx	lr
	...

08004344 <_free_r>:
 8004344:	b538      	push	{r3, r4, r5, lr}
 8004346:	4605      	mov	r5, r0
 8004348:	2900      	cmp	r1, #0
 800434a:	d041      	beq.n	80043d0 <_free_r+0x8c>
 800434c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004350:	1f0c      	subs	r4, r1, #4
 8004352:	2b00      	cmp	r3, #0
 8004354:	bfb8      	it	lt
 8004356:	18e4      	addlt	r4, r4, r3
 8004358:	f000 f8e0 	bl	800451c <__malloc_lock>
 800435c:	4a1d      	ldr	r2, [pc, #116]	@ (80043d4 <_free_r+0x90>)
 800435e:	6813      	ldr	r3, [r2, #0]
 8004360:	b933      	cbnz	r3, 8004370 <_free_r+0x2c>
 8004362:	6063      	str	r3, [r4, #4]
 8004364:	6014      	str	r4, [r2, #0]
 8004366:	4628      	mov	r0, r5
 8004368:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800436c:	f000 b8dc 	b.w	8004528 <__malloc_unlock>
 8004370:	42a3      	cmp	r3, r4
 8004372:	d908      	bls.n	8004386 <_free_r+0x42>
 8004374:	6820      	ldr	r0, [r4, #0]
 8004376:	1821      	adds	r1, r4, r0
 8004378:	428b      	cmp	r3, r1
 800437a:	bf01      	itttt	eq
 800437c:	6819      	ldreq	r1, [r3, #0]
 800437e:	685b      	ldreq	r3, [r3, #4]
 8004380:	1809      	addeq	r1, r1, r0
 8004382:	6021      	streq	r1, [r4, #0]
 8004384:	e7ed      	b.n	8004362 <_free_r+0x1e>
 8004386:	461a      	mov	r2, r3
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	b10b      	cbz	r3, 8004390 <_free_r+0x4c>
 800438c:	42a3      	cmp	r3, r4
 800438e:	d9fa      	bls.n	8004386 <_free_r+0x42>
 8004390:	6811      	ldr	r1, [r2, #0]
 8004392:	1850      	adds	r0, r2, r1
 8004394:	42a0      	cmp	r0, r4
 8004396:	d10b      	bne.n	80043b0 <_free_r+0x6c>
 8004398:	6820      	ldr	r0, [r4, #0]
 800439a:	4401      	add	r1, r0
 800439c:	1850      	adds	r0, r2, r1
 800439e:	4283      	cmp	r3, r0
 80043a0:	6011      	str	r1, [r2, #0]
 80043a2:	d1e0      	bne.n	8004366 <_free_r+0x22>
 80043a4:	6818      	ldr	r0, [r3, #0]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	6053      	str	r3, [r2, #4]
 80043aa:	4408      	add	r0, r1
 80043ac:	6010      	str	r0, [r2, #0]
 80043ae:	e7da      	b.n	8004366 <_free_r+0x22>
 80043b0:	d902      	bls.n	80043b8 <_free_r+0x74>
 80043b2:	230c      	movs	r3, #12
 80043b4:	602b      	str	r3, [r5, #0]
 80043b6:	e7d6      	b.n	8004366 <_free_r+0x22>
 80043b8:	6820      	ldr	r0, [r4, #0]
 80043ba:	1821      	adds	r1, r4, r0
 80043bc:	428b      	cmp	r3, r1
 80043be:	bf04      	itt	eq
 80043c0:	6819      	ldreq	r1, [r3, #0]
 80043c2:	685b      	ldreq	r3, [r3, #4]
 80043c4:	6063      	str	r3, [r4, #4]
 80043c6:	bf04      	itt	eq
 80043c8:	1809      	addeq	r1, r1, r0
 80043ca:	6021      	streq	r1, [r4, #0]
 80043cc:	6054      	str	r4, [r2, #4]
 80043ce:	e7ca      	b.n	8004366 <_free_r+0x22>
 80043d0:	bd38      	pop	{r3, r4, r5, pc}
 80043d2:	bf00      	nop
 80043d4:	20000514 	.word	0x20000514

080043d8 <sbrk_aligned>:
 80043d8:	b570      	push	{r4, r5, r6, lr}
 80043da:	4e0f      	ldr	r6, [pc, #60]	@ (8004418 <sbrk_aligned+0x40>)
 80043dc:	460c      	mov	r4, r1
 80043de:	6831      	ldr	r1, [r6, #0]
 80043e0:	4605      	mov	r5, r0
 80043e2:	b911      	cbnz	r1, 80043ea <sbrk_aligned+0x12>
 80043e4:	f000 fca4 	bl	8004d30 <_sbrk_r>
 80043e8:	6030      	str	r0, [r6, #0]
 80043ea:	4621      	mov	r1, r4
 80043ec:	4628      	mov	r0, r5
 80043ee:	f000 fc9f 	bl	8004d30 <_sbrk_r>
 80043f2:	1c43      	adds	r3, r0, #1
 80043f4:	d103      	bne.n	80043fe <sbrk_aligned+0x26>
 80043f6:	f04f 34ff 	mov.w	r4, #4294967295
 80043fa:	4620      	mov	r0, r4
 80043fc:	bd70      	pop	{r4, r5, r6, pc}
 80043fe:	1cc4      	adds	r4, r0, #3
 8004400:	f024 0403 	bic.w	r4, r4, #3
 8004404:	42a0      	cmp	r0, r4
 8004406:	d0f8      	beq.n	80043fa <sbrk_aligned+0x22>
 8004408:	1a21      	subs	r1, r4, r0
 800440a:	4628      	mov	r0, r5
 800440c:	f000 fc90 	bl	8004d30 <_sbrk_r>
 8004410:	3001      	adds	r0, #1
 8004412:	d1f2      	bne.n	80043fa <sbrk_aligned+0x22>
 8004414:	e7ef      	b.n	80043f6 <sbrk_aligned+0x1e>
 8004416:	bf00      	nop
 8004418:	20000510 	.word	0x20000510

0800441c <_malloc_r>:
 800441c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004420:	1ccd      	adds	r5, r1, #3
 8004422:	f025 0503 	bic.w	r5, r5, #3
 8004426:	3508      	adds	r5, #8
 8004428:	2d0c      	cmp	r5, #12
 800442a:	bf38      	it	cc
 800442c:	250c      	movcc	r5, #12
 800442e:	2d00      	cmp	r5, #0
 8004430:	4606      	mov	r6, r0
 8004432:	db01      	blt.n	8004438 <_malloc_r+0x1c>
 8004434:	42a9      	cmp	r1, r5
 8004436:	d904      	bls.n	8004442 <_malloc_r+0x26>
 8004438:	230c      	movs	r3, #12
 800443a:	6033      	str	r3, [r6, #0]
 800443c:	2000      	movs	r0, #0
 800443e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004442:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004518 <_malloc_r+0xfc>
 8004446:	f000 f869 	bl	800451c <__malloc_lock>
 800444a:	f8d8 3000 	ldr.w	r3, [r8]
 800444e:	461c      	mov	r4, r3
 8004450:	bb44      	cbnz	r4, 80044a4 <_malloc_r+0x88>
 8004452:	4629      	mov	r1, r5
 8004454:	4630      	mov	r0, r6
 8004456:	f7ff ffbf 	bl	80043d8 <sbrk_aligned>
 800445a:	1c43      	adds	r3, r0, #1
 800445c:	4604      	mov	r4, r0
 800445e:	d158      	bne.n	8004512 <_malloc_r+0xf6>
 8004460:	f8d8 4000 	ldr.w	r4, [r8]
 8004464:	4627      	mov	r7, r4
 8004466:	2f00      	cmp	r7, #0
 8004468:	d143      	bne.n	80044f2 <_malloc_r+0xd6>
 800446a:	2c00      	cmp	r4, #0
 800446c:	d04b      	beq.n	8004506 <_malloc_r+0xea>
 800446e:	6823      	ldr	r3, [r4, #0]
 8004470:	4639      	mov	r1, r7
 8004472:	4630      	mov	r0, r6
 8004474:	eb04 0903 	add.w	r9, r4, r3
 8004478:	f000 fc5a 	bl	8004d30 <_sbrk_r>
 800447c:	4581      	cmp	r9, r0
 800447e:	d142      	bne.n	8004506 <_malloc_r+0xea>
 8004480:	6821      	ldr	r1, [r4, #0]
 8004482:	1a6d      	subs	r5, r5, r1
 8004484:	4629      	mov	r1, r5
 8004486:	4630      	mov	r0, r6
 8004488:	f7ff ffa6 	bl	80043d8 <sbrk_aligned>
 800448c:	3001      	adds	r0, #1
 800448e:	d03a      	beq.n	8004506 <_malloc_r+0xea>
 8004490:	6823      	ldr	r3, [r4, #0]
 8004492:	442b      	add	r3, r5
 8004494:	6023      	str	r3, [r4, #0]
 8004496:	f8d8 3000 	ldr.w	r3, [r8]
 800449a:	685a      	ldr	r2, [r3, #4]
 800449c:	bb62      	cbnz	r2, 80044f8 <_malloc_r+0xdc>
 800449e:	f8c8 7000 	str.w	r7, [r8]
 80044a2:	e00f      	b.n	80044c4 <_malloc_r+0xa8>
 80044a4:	6822      	ldr	r2, [r4, #0]
 80044a6:	1b52      	subs	r2, r2, r5
 80044a8:	d420      	bmi.n	80044ec <_malloc_r+0xd0>
 80044aa:	2a0b      	cmp	r2, #11
 80044ac:	d917      	bls.n	80044de <_malloc_r+0xc2>
 80044ae:	1961      	adds	r1, r4, r5
 80044b0:	42a3      	cmp	r3, r4
 80044b2:	6025      	str	r5, [r4, #0]
 80044b4:	bf18      	it	ne
 80044b6:	6059      	strne	r1, [r3, #4]
 80044b8:	6863      	ldr	r3, [r4, #4]
 80044ba:	bf08      	it	eq
 80044bc:	f8c8 1000 	streq.w	r1, [r8]
 80044c0:	5162      	str	r2, [r4, r5]
 80044c2:	604b      	str	r3, [r1, #4]
 80044c4:	4630      	mov	r0, r6
 80044c6:	f000 f82f 	bl	8004528 <__malloc_unlock>
 80044ca:	f104 000b 	add.w	r0, r4, #11
 80044ce:	1d23      	adds	r3, r4, #4
 80044d0:	f020 0007 	bic.w	r0, r0, #7
 80044d4:	1ac2      	subs	r2, r0, r3
 80044d6:	bf1c      	itt	ne
 80044d8:	1a1b      	subne	r3, r3, r0
 80044da:	50a3      	strne	r3, [r4, r2]
 80044dc:	e7af      	b.n	800443e <_malloc_r+0x22>
 80044de:	6862      	ldr	r2, [r4, #4]
 80044e0:	42a3      	cmp	r3, r4
 80044e2:	bf0c      	ite	eq
 80044e4:	f8c8 2000 	streq.w	r2, [r8]
 80044e8:	605a      	strne	r2, [r3, #4]
 80044ea:	e7eb      	b.n	80044c4 <_malloc_r+0xa8>
 80044ec:	4623      	mov	r3, r4
 80044ee:	6864      	ldr	r4, [r4, #4]
 80044f0:	e7ae      	b.n	8004450 <_malloc_r+0x34>
 80044f2:	463c      	mov	r4, r7
 80044f4:	687f      	ldr	r7, [r7, #4]
 80044f6:	e7b6      	b.n	8004466 <_malloc_r+0x4a>
 80044f8:	461a      	mov	r2, r3
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	42a3      	cmp	r3, r4
 80044fe:	d1fb      	bne.n	80044f8 <_malloc_r+0xdc>
 8004500:	2300      	movs	r3, #0
 8004502:	6053      	str	r3, [r2, #4]
 8004504:	e7de      	b.n	80044c4 <_malloc_r+0xa8>
 8004506:	230c      	movs	r3, #12
 8004508:	6033      	str	r3, [r6, #0]
 800450a:	4630      	mov	r0, r6
 800450c:	f000 f80c 	bl	8004528 <__malloc_unlock>
 8004510:	e794      	b.n	800443c <_malloc_r+0x20>
 8004512:	6005      	str	r5, [r0, #0]
 8004514:	e7d6      	b.n	80044c4 <_malloc_r+0xa8>
 8004516:	bf00      	nop
 8004518:	20000514 	.word	0x20000514

0800451c <__malloc_lock>:
 800451c:	4801      	ldr	r0, [pc, #4]	@ (8004524 <__malloc_lock+0x8>)
 800451e:	f7ff bf0e 	b.w	800433e <__retarget_lock_acquire_recursive>
 8004522:	bf00      	nop
 8004524:	2000050c 	.word	0x2000050c

08004528 <__malloc_unlock>:
 8004528:	4801      	ldr	r0, [pc, #4]	@ (8004530 <__malloc_unlock+0x8>)
 800452a:	f7ff bf09 	b.w	8004340 <__retarget_lock_release_recursive>
 800452e:	bf00      	nop
 8004530:	2000050c 	.word	0x2000050c

08004534 <__sfputc_r>:
 8004534:	6893      	ldr	r3, [r2, #8]
 8004536:	3b01      	subs	r3, #1
 8004538:	2b00      	cmp	r3, #0
 800453a:	b410      	push	{r4}
 800453c:	6093      	str	r3, [r2, #8]
 800453e:	da08      	bge.n	8004552 <__sfputc_r+0x1e>
 8004540:	6994      	ldr	r4, [r2, #24]
 8004542:	42a3      	cmp	r3, r4
 8004544:	db01      	blt.n	800454a <__sfputc_r+0x16>
 8004546:	290a      	cmp	r1, #10
 8004548:	d103      	bne.n	8004552 <__sfputc_r+0x1e>
 800454a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800454e:	f7ff bde8 	b.w	8004122 <__swbuf_r>
 8004552:	6813      	ldr	r3, [r2, #0]
 8004554:	1c58      	adds	r0, r3, #1
 8004556:	6010      	str	r0, [r2, #0]
 8004558:	7019      	strb	r1, [r3, #0]
 800455a:	4608      	mov	r0, r1
 800455c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004560:	4770      	bx	lr

08004562 <__sfputs_r>:
 8004562:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004564:	4606      	mov	r6, r0
 8004566:	460f      	mov	r7, r1
 8004568:	4614      	mov	r4, r2
 800456a:	18d5      	adds	r5, r2, r3
 800456c:	42ac      	cmp	r4, r5
 800456e:	d101      	bne.n	8004574 <__sfputs_r+0x12>
 8004570:	2000      	movs	r0, #0
 8004572:	e007      	b.n	8004584 <__sfputs_r+0x22>
 8004574:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004578:	463a      	mov	r2, r7
 800457a:	4630      	mov	r0, r6
 800457c:	f7ff ffda 	bl	8004534 <__sfputc_r>
 8004580:	1c43      	adds	r3, r0, #1
 8004582:	d1f3      	bne.n	800456c <__sfputs_r+0xa>
 8004584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004588 <_vfiprintf_r>:
 8004588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800458c:	460d      	mov	r5, r1
 800458e:	b09d      	sub	sp, #116	@ 0x74
 8004590:	4614      	mov	r4, r2
 8004592:	4698      	mov	r8, r3
 8004594:	4606      	mov	r6, r0
 8004596:	b118      	cbz	r0, 80045a0 <_vfiprintf_r+0x18>
 8004598:	6a03      	ldr	r3, [r0, #32]
 800459a:	b90b      	cbnz	r3, 80045a0 <_vfiprintf_r+0x18>
 800459c:	f7ff fcd8 	bl	8003f50 <__sinit>
 80045a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80045a2:	07d9      	lsls	r1, r3, #31
 80045a4:	d405      	bmi.n	80045b2 <_vfiprintf_r+0x2a>
 80045a6:	89ab      	ldrh	r3, [r5, #12]
 80045a8:	059a      	lsls	r2, r3, #22
 80045aa:	d402      	bmi.n	80045b2 <_vfiprintf_r+0x2a>
 80045ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80045ae:	f7ff fec6 	bl	800433e <__retarget_lock_acquire_recursive>
 80045b2:	89ab      	ldrh	r3, [r5, #12]
 80045b4:	071b      	lsls	r3, r3, #28
 80045b6:	d501      	bpl.n	80045bc <_vfiprintf_r+0x34>
 80045b8:	692b      	ldr	r3, [r5, #16]
 80045ba:	b99b      	cbnz	r3, 80045e4 <_vfiprintf_r+0x5c>
 80045bc:	4629      	mov	r1, r5
 80045be:	4630      	mov	r0, r6
 80045c0:	f7ff fdee 	bl	80041a0 <__swsetup_r>
 80045c4:	b170      	cbz	r0, 80045e4 <_vfiprintf_r+0x5c>
 80045c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80045c8:	07dc      	lsls	r4, r3, #31
 80045ca:	d504      	bpl.n	80045d6 <_vfiprintf_r+0x4e>
 80045cc:	f04f 30ff 	mov.w	r0, #4294967295
 80045d0:	b01d      	add	sp, #116	@ 0x74
 80045d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045d6:	89ab      	ldrh	r3, [r5, #12]
 80045d8:	0598      	lsls	r0, r3, #22
 80045da:	d4f7      	bmi.n	80045cc <_vfiprintf_r+0x44>
 80045dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80045de:	f7ff feaf 	bl	8004340 <__retarget_lock_release_recursive>
 80045e2:	e7f3      	b.n	80045cc <_vfiprintf_r+0x44>
 80045e4:	2300      	movs	r3, #0
 80045e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80045e8:	2320      	movs	r3, #32
 80045ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80045ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80045f2:	2330      	movs	r3, #48	@ 0x30
 80045f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80047a4 <_vfiprintf_r+0x21c>
 80045f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80045fc:	f04f 0901 	mov.w	r9, #1
 8004600:	4623      	mov	r3, r4
 8004602:	469a      	mov	sl, r3
 8004604:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004608:	b10a      	cbz	r2, 800460e <_vfiprintf_r+0x86>
 800460a:	2a25      	cmp	r2, #37	@ 0x25
 800460c:	d1f9      	bne.n	8004602 <_vfiprintf_r+0x7a>
 800460e:	ebba 0b04 	subs.w	fp, sl, r4
 8004612:	d00b      	beq.n	800462c <_vfiprintf_r+0xa4>
 8004614:	465b      	mov	r3, fp
 8004616:	4622      	mov	r2, r4
 8004618:	4629      	mov	r1, r5
 800461a:	4630      	mov	r0, r6
 800461c:	f7ff ffa1 	bl	8004562 <__sfputs_r>
 8004620:	3001      	adds	r0, #1
 8004622:	f000 80a7 	beq.w	8004774 <_vfiprintf_r+0x1ec>
 8004626:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004628:	445a      	add	r2, fp
 800462a:	9209      	str	r2, [sp, #36]	@ 0x24
 800462c:	f89a 3000 	ldrb.w	r3, [sl]
 8004630:	2b00      	cmp	r3, #0
 8004632:	f000 809f 	beq.w	8004774 <_vfiprintf_r+0x1ec>
 8004636:	2300      	movs	r3, #0
 8004638:	f04f 32ff 	mov.w	r2, #4294967295
 800463c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004640:	f10a 0a01 	add.w	sl, sl, #1
 8004644:	9304      	str	r3, [sp, #16]
 8004646:	9307      	str	r3, [sp, #28]
 8004648:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800464c:	931a      	str	r3, [sp, #104]	@ 0x68
 800464e:	4654      	mov	r4, sl
 8004650:	2205      	movs	r2, #5
 8004652:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004656:	4853      	ldr	r0, [pc, #332]	@ (80047a4 <_vfiprintf_r+0x21c>)
 8004658:	f7fb fdda 	bl	8000210 <memchr>
 800465c:	9a04      	ldr	r2, [sp, #16]
 800465e:	b9d8      	cbnz	r0, 8004698 <_vfiprintf_r+0x110>
 8004660:	06d1      	lsls	r1, r2, #27
 8004662:	bf44      	itt	mi
 8004664:	2320      	movmi	r3, #32
 8004666:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800466a:	0713      	lsls	r3, r2, #28
 800466c:	bf44      	itt	mi
 800466e:	232b      	movmi	r3, #43	@ 0x2b
 8004670:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004674:	f89a 3000 	ldrb.w	r3, [sl]
 8004678:	2b2a      	cmp	r3, #42	@ 0x2a
 800467a:	d015      	beq.n	80046a8 <_vfiprintf_r+0x120>
 800467c:	9a07      	ldr	r2, [sp, #28]
 800467e:	4654      	mov	r4, sl
 8004680:	2000      	movs	r0, #0
 8004682:	f04f 0c0a 	mov.w	ip, #10
 8004686:	4621      	mov	r1, r4
 8004688:	f811 3b01 	ldrb.w	r3, [r1], #1
 800468c:	3b30      	subs	r3, #48	@ 0x30
 800468e:	2b09      	cmp	r3, #9
 8004690:	d94b      	bls.n	800472a <_vfiprintf_r+0x1a2>
 8004692:	b1b0      	cbz	r0, 80046c2 <_vfiprintf_r+0x13a>
 8004694:	9207      	str	r2, [sp, #28]
 8004696:	e014      	b.n	80046c2 <_vfiprintf_r+0x13a>
 8004698:	eba0 0308 	sub.w	r3, r0, r8
 800469c:	fa09 f303 	lsl.w	r3, r9, r3
 80046a0:	4313      	orrs	r3, r2
 80046a2:	9304      	str	r3, [sp, #16]
 80046a4:	46a2      	mov	sl, r4
 80046a6:	e7d2      	b.n	800464e <_vfiprintf_r+0xc6>
 80046a8:	9b03      	ldr	r3, [sp, #12]
 80046aa:	1d19      	adds	r1, r3, #4
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	9103      	str	r1, [sp, #12]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	bfbb      	ittet	lt
 80046b4:	425b      	neglt	r3, r3
 80046b6:	f042 0202 	orrlt.w	r2, r2, #2
 80046ba:	9307      	strge	r3, [sp, #28]
 80046bc:	9307      	strlt	r3, [sp, #28]
 80046be:	bfb8      	it	lt
 80046c0:	9204      	strlt	r2, [sp, #16]
 80046c2:	7823      	ldrb	r3, [r4, #0]
 80046c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80046c6:	d10a      	bne.n	80046de <_vfiprintf_r+0x156>
 80046c8:	7863      	ldrb	r3, [r4, #1]
 80046ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80046cc:	d132      	bne.n	8004734 <_vfiprintf_r+0x1ac>
 80046ce:	9b03      	ldr	r3, [sp, #12]
 80046d0:	1d1a      	adds	r2, r3, #4
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	9203      	str	r2, [sp, #12]
 80046d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80046da:	3402      	adds	r4, #2
 80046dc:	9305      	str	r3, [sp, #20]
 80046de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80047b4 <_vfiprintf_r+0x22c>
 80046e2:	7821      	ldrb	r1, [r4, #0]
 80046e4:	2203      	movs	r2, #3
 80046e6:	4650      	mov	r0, sl
 80046e8:	f7fb fd92 	bl	8000210 <memchr>
 80046ec:	b138      	cbz	r0, 80046fe <_vfiprintf_r+0x176>
 80046ee:	9b04      	ldr	r3, [sp, #16]
 80046f0:	eba0 000a 	sub.w	r0, r0, sl
 80046f4:	2240      	movs	r2, #64	@ 0x40
 80046f6:	4082      	lsls	r2, r0
 80046f8:	4313      	orrs	r3, r2
 80046fa:	3401      	adds	r4, #1
 80046fc:	9304      	str	r3, [sp, #16]
 80046fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004702:	4829      	ldr	r0, [pc, #164]	@ (80047a8 <_vfiprintf_r+0x220>)
 8004704:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004708:	2206      	movs	r2, #6
 800470a:	f7fb fd81 	bl	8000210 <memchr>
 800470e:	2800      	cmp	r0, #0
 8004710:	d03f      	beq.n	8004792 <_vfiprintf_r+0x20a>
 8004712:	4b26      	ldr	r3, [pc, #152]	@ (80047ac <_vfiprintf_r+0x224>)
 8004714:	bb1b      	cbnz	r3, 800475e <_vfiprintf_r+0x1d6>
 8004716:	9b03      	ldr	r3, [sp, #12]
 8004718:	3307      	adds	r3, #7
 800471a:	f023 0307 	bic.w	r3, r3, #7
 800471e:	3308      	adds	r3, #8
 8004720:	9303      	str	r3, [sp, #12]
 8004722:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004724:	443b      	add	r3, r7
 8004726:	9309      	str	r3, [sp, #36]	@ 0x24
 8004728:	e76a      	b.n	8004600 <_vfiprintf_r+0x78>
 800472a:	fb0c 3202 	mla	r2, ip, r2, r3
 800472e:	460c      	mov	r4, r1
 8004730:	2001      	movs	r0, #1
 8004732:	e7a8      	b.n	8004686 <_vfiprintf_r+0xfe>
 8004734:	2300      	movs	r3, #0
 8004736:	3401      	adds	r4, #1
 8004738:	9305      	str	r3, [sp, #20]
 800473a:	4619      	mov	r1, r3
 800473c:	f04f 0c0a 	mov.w	ip, #10
 8004740:	4620      	mov	r0, r4
 8004742:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004746:	3a30      	subs	r2, #48	@ 0x30
 8004748:	2a09      	cmp	r2, #9
 800474a:	d903      	bls.n	8004754 <_vfiprintf_r+0x1cc>
 800474c:	2b00      	cmp	r3, #0
 800474e:	d0c6      	beq.n	80046de <_vfiprintf_r+0x156>
 8004750:	9105      	str	r1, [sp, #20]
 8004752:	e7c4      	b.n	80046de <_vfiprintf_r+0x156>
 8004754:	fb0c 2101 	mla	r1, ip, r1, r2
 8004758:	4604      	mov	r4, r0
 800475a:	2301      	movs	r3, #1
 800475c:	e7f0      	b.n	8004740 <_vfiprintf_r+0x1b8>
 800475e:	ab03      	add	r3, sp, #12
 8004760:	9300      	str	r3, [sp, #0]
 8004762:	462a      	mov	r2, r5
 8004764:	4b12      	ldr	r3, [pc, #72]	@ (80047b0 <_vfiprintf_r+0x228>)
 8004766:	a904      	add	r1, sp, #16
 8004768:	4630      	mov	r0, r6
 800476a:	f3af 8000 	nop.w
 800476e:	4607      	mov	r7, r0
 8004770:	1c78      	adds	r0, r7, #1
 8004772:	d1d6      	bne.n	8004722 <_vfiprintf_r+0x19a>
 8004774:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004776:	07d9      	lsls	r1, r3, #31
 8004778:	d405      	bmi.n	8004786 <_vfiprintf_r+0x1fe>
 800477a:	89ab      	ldrh	r3, [r5, #12]
 800477c:	059a      	lsls	r2, r3, #22
 800477e:	d402      	bmi.n	8004786 <_vfiprintf_r+0x1fe>
 8004780:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004782:	f7ff fddd 	bl	8004340 <__retarget_lock_release_recursive>
 8004786:	89ab      	ldrh	r3, [r5, #12]
 8004788:	065b      	lsls	r3, r3, #25
 800478a:	f53f af1f 	bmi.w	80045cc <_vfiprintf_r+0x44>
 800478e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004790:	e71e      	b.n	80045d0 <_vfiprintf_r+0x48>
 8004792:	ab03      	add	r3, sp, #12
 8004794:	9300      	str	r3, [sp, #0]
 8004796:	462a      	mov	r2, r5
 8004798:	4b05      	ldr	r3, [pc, #20]	@ (80047b0 <_vfiprintf_r+0x228>)
 800479a:	a904      	add	r1, sp, #16
 800479c:	4630      	mov	r0, r6
 800479e:	f000 f879 	bl	8004894 <_printf_i>
 80047a2:	e7e4      	b.n	800476e <_vfiprintf_r+0x1e6>
 80047a4:	08004ee0 	.word	0x08004ee0
 80047a8:	08004eea 	.word	0x08004eea
 80047ac:	00000000 	.word	0x00000000
 80047b0:	08004563 	.word	0x08004563
 80047b4:	08004ee6 	.word	0x08004ee6

080047b8 <_printf_common>:
 80047b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047bc:	4616      	mov	r6, r2
 80047be:	4698      	mov	r8, r3
 80047c0:	688a      	ldr	r2, [r1, #8]
 80047c2:	690b      	ldr	r3, [r1, #16]
 80047c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80047c8:	4293      	cmp	r3, r2
 80047ca:	bfb8      	it	lt
 80047cc:	4613      	movlt	r3, r2
 80047ce:	6033      	str	r3, [r6, #0]
 80047d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80047d4:	4607      	mov	r7, r0
 80047d6:	460c      	mov	r4, r1
 80047d8:	b10a      	cbz	r2, 80047de <_printf_common+0x26>
 80047da:	3301      	adds	r3, #1
 80047dc:	6033      	str	r3, [r6, #0]
 80047de:	6823      	ldr	r3, [r4, #0]
 80047e0:	0699      	lsls	r1, r3, #26
 80047e2:	bf42      	ittt	mi
 80047e4:	6833      	ldrmi	r3, [r6, #0]
 80047e6:	3302      	addmi	r3, #2
 80047e8:	6033      	strmi	r3, [r6, #0]
 80047ea:	6825      	ldr	r5, [r4, #0]
 80047ec:	f015 0506 	ands.w	r5, r5, #6
 80047f0:	d106      	bne.n	8004800 <_printf_common+0x48>
 80047f2:	f104 0a19 	add.w	sl, r4, #25
 80047f6:	68e3      	ldr	r3, [r4, #12]
 80047f8:	6832      	ldr	r2, [r6, #0]
 80047fa:	1a9b      	subs	r3, r3, r2
 80047fc:	42ab      	cmp	r3, r5
 80047fe:	dc26      	bgt.n	800484e <_printf_common+0x96>
 8004800:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004804:	6822      	ldr	r2, [r4, #0]
 8004806:	3b00      	subs	r3, #0
 8004808:	bf18      	it	ne
 800480a:	2301      	movne	r3, #1
 800480c:	0692      	lsls	r2, r2, #26
 800480e:	d42b      	bmi.n	8004868 <_printf_common+0xb0>
 8004810:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004814:	4641      	mov	r1, r8
 8004816:	4638      	mov	r0, r7
 8004818:	47c8      	blx	r9
 800481a:	3001      	adds	r0, #1
 800481c:	d01e      	beq.n	800485c <_printf_common+0xa4>
 800481e:	6823      	ldr	r3, [r4, #0]
 8004820:	6922      	ldr	r2, [r4, #16]
 8004822:	f003 0306 	and.w	r3, r3, #6
 8004826:	2b04      	cmp	r3, #4
 8004828:	bf02      	ittt	eq
 800482a:	68e5      	ldreq	r5, [r4, #12]
 800482c:	6833      	ldreq	r3, [r6, #0]
 800482e:	1aed      	subeq	r5, r5, r3
 8004830:	68a3      	ldr	r3, [r4, #8]
 8004832:	bf0c      	ite	eq
 8004834:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004838:	2500      	movne	r5, #0
 800483a:	4293      	cmp	r3, r2
 800483c:	bfc4      	itt	gt
 800483e:	1a9b      	subgt	r3, r3, r2
 8004840:	18ed      	addgt	r5, r5, r3
 8004842:	2600      	movs	r6, #0
 8004844:	341a      	adds	r4, #26
 8004846:	42b5      	cmp	r5, r6
 8004848:	d11a      	bne.n	8004880 <_printf_common+0xc8>
 800484a:	2000      	movs	r0, #0
 800484c:	e008      	b.n	8004860 <_printf_common+0xa8>
 800484e:	2301      	movs	r3, #1
 8004850:	4652      	mov	r2, sl
 8004852:	4641      	mov	r1, r8
 8004854:	4638      	mov	r0, r7
 8004856:	47c8      	blx	r9
 8004858:	3001      	adds	r0, #1
 800485a:	d103      	bne.n	8004864 <_printf_common+0xac>
 800485c:	f04f 30ff 	mov.w	r0, #4294967295
 8004860:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004864:	3501      	adds	r5, #1
 8004866:	e7c6      	b.n	80047f6 <_printf_common+0x3e>
 8004868:	18e1      	adds	r1, r4, r3
 800486a:	1c5a      	adds	r2, r3, #1
 800486c:	2030      	movs	r0, #48	@ 0x30
 800486e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004872:	4422      	add	r2, r4
 8004874:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004878:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800487c:	3302      	adds	r3, #2
 800487e:	e7c7      	b.n	8004810 <_printf_common+0x58>
 8004880:	2301      	movs	r3, #1
 8004882:	4622      	mov	r2, r4
 8004884:	4641      	mov	r1, r8
 8004886:	4638      	mov	r0, r7
 8004888:	47c8      	blx	r9
 800488a:	3001      	adds	r0, #1
 800488c:	d0e6      	beq.n	800485c <_printf_common+0xa4>
 800488e:	3601      	adds	r6, #1
 8004890:	e7d9      	b.n	8004846 <_printf_common+0x8e>
	...

08004894 <_printf_i>:
 8004894:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004898:	7e0f      	ldrb	r7, [r1, #24]
 800489a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800489c:	2f78      	cmp	r7, #120	@ 0x78
 800489e:	4691      	mov	r9, r2
 80048a0:	4680      	mov	r8, r0
 80048a2:	460c      	mov	r4, r1
 80048a4:	469a      	mov	sl, r3
 80048a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80048aa:	d807      	bhi.n	80048bc <_printf_i+0x28>
 80048ac:	2f62      	cmp	r7, #98	@ 0x62
 80048ae:	d80a      	bhi.n	80048c6 <_printf_i+0x32>
 80048b0:	2f00      	cmp	r7, #0
 80048b2:	f000 80d1 	beq.w	8004a58 <_printf_i+0x1c4>
 80048b6:	2f58      	cmp	r7, #88	@ 0x58
 80048b8:	f000 80b8 	beq.w	8004a2c <_printf_i+0x198>
 80048bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80048c4:	e03a      	b.n	800493c <_printf_i+0xa8>
 80048c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80048ca:	2b15      	cmp	r3, #21
 80048cc:	d8f6      	bhi.n	80048bc <_printf_i+0x28>
 80048ce:	a101      	add	r1, pc, #4	@ (adr r1, 80048d4 <_printf_i+0x40>)
 80048d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048d4:	0800492d 	.word	0x0800492d
 80048d8:	08004941 	.word	0x08004941
 80048dc:	080048bd 	.word	0x080048bd
 80048e0:	080048bd 	.word	0x080048bd
 80048e4:	080048bd 	.word	0x080048bd
 80048e8:	080048bd 	.word	0x080048bd
 80048ec:	08004941 	.word	0x08004941
 80048f0:	080048bd 	.word	0x080048bd
 80048f4:	080048bd 	.word	0x080048bd
 80048f8:	080048bd 	.word	0x080048bd
 80048fc:	080048bd 	.word	0x080048bd
 8004900:	08004a3f 	.word	0x08004a3f
 8004904:	0800496b 	.word	0x0800496b
 8004908:	080049f9 	.word	0x080049f9
 800490c:	080048bd 	.word	0x080048bd
 8004910:	080048bd 	.word	0x080048bd
 8004914:	08004a61 	.word	0x08004a61
 8004918:	080048bd 	.word	0x080048bd
 800491c:	0800496b 	.word	0x0800496b
 8004920:	080048bd 	.word	0x080048bd
 8004924:	080048bd 	.word	0x080048bd
 8004928:	08004a01 	.word	0x08004a01
 800492c:	6833      	ldr	r3, [r6, #0]
 800492e:	1d1a      	adds	r2, r3, #4
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	6032      	str	r2, [r6, #0]
 8004934:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004938:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800493c:	2301      	movs	r3, #1
 800493e:	e09c      	b.n	8004a7a <_printf_i+0x1e6>
 8004940:	6833      	ldr	r3, [r6, #0]
 8004942:	6820      	ldr	r0, [r4, #0]
 8004944:	1d19      	adds	r1, r3, #4
 8004946:	6031      	str	r1, [r6, #0]
 8004948:	0606      	lsls	r6, r0, #24
 800494a:	d501      	bpl.n	8004950 <_printf_i+0xbc>
 800494c:	681d      	ldr	r5, [r3, #0]
 800494e:	e003      	b.n	8004958 <_printf_i+0xc4>
 8004950:	0645      	lsls	r5, r0, #25
 8004952:	d5fb      	bpl.n	800494c <_printf_i+0xb8>
 8004954:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004958:	2d00      	cmp	r5, #0
 800495a:	da03      	bge.n	8004964 <_printf_i+0xd0>
 800495c:	232d      	movs	r3, #45	@ 0x2d
 800495e:	426d      	negs	r5, r5
 8004960:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004964:	4858      	ldr	r0, [pc, #352]	@ (8004ac8 <_printf_i+0x234>)
 8004966:	230a      	movs	r3, #10
 8004968:	e011      	b.n	800498e <_printf_i+0xfa>
 800496a:	6821      	ldr	r1, [r4, #0]
 800496c:	6833      	ldr	r3, [r6, #0]
 800496e:	0608      	lsls	r0, r1, #24
 8004970:	f853 5b04 	ldr.w	r5, [r3], #4
 8004974:	d402      	bmi.n	800497c <_printf_i+0xe8>
 8004976:	0649      	lsls	r1, r1, #25
 8004978:	bf48      	it	mi
 800497a:	b2ad      	uxthmi	r5, r5
 800497c:	2f6f      	cmp	r7, #111	@ 0x6f
 800497e:	4852      	ldr	r0, [pc, #328]	@ (8004ac8 <_printf_i+0x234>)
 8004980:	6033      	str	r3, [r6, #0]
 8004982:	bf14      	ite	ne
 8004984:	230a      	movne	r3, #10
 8004986:	2308      	moveq	r3, #8
 8004988:	2100      	movs	r1, #0
 800498a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800498e:	6866      	ldr	r6, [r4, #4]
 8004990:	60a6      	str	r6, [r4, #8]
 8004992:	2e00      	cmp	r6, #0
 8004994:	db05      	blt.n	80049a2 <_printf_i+0x10e>
 8004996:	6821      	ldr	r1, [r4, #0]
 8004998:	432e      	orrs	r6, r5
 800499a:	f021 0104 	bic.w	r1, r1, #4
 800499e:	6021      	str	r1, [r4, #0]
 80049a0:	d04b      	beq.n	8004a3a <_printf_i+0x1a6>
 80049a2:	4616      	mov	r6, r2
 80049a4:	fbb5 f1f3 	udiv	r1, r5, r3
 80049a8:	fb03 5711 	mls	r7, r3, r1, r5
 80049ac:	5dc7      	ldrb	r7, [r0, r7]
 80049ae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80049b2:	462f      	mov	r7, r5
 80049b4:	42bb      	cmp	r3, r7
 80049b6:	460d      	mov	r5, r1
 80049b8:	d9f4      	bls.n	80049a4 <_printf_i+0x110>
 80049ba:	2b08      	cmp	r3, #8
 80049bc:	d10b      	bne.n	80049d6 <_printf_i+0x142>
 80049be:	6823      	ldr	r3, [r4, #0]
 80049c0:	07df      	lsls	r7, r3, #31
 80049c2:	d508      	bpl.n	80049d6 <_printf_i+0x142>
 80049c4:	6923      	ldr	r3, [r4, #16]
 80049c6:	6861      	ldr	r1, [r4, #4]
 80049c8:	4299      	cmp	r1, r3
 80049ca:	bfde      	ittt	le
 80049cc:	2330      	movle	r3, #48	@ 0x30
 80049ce:	f806 3c01 	strble.w	r3, [r6, #-1]
 80049d2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80049d6:	1b92      	subs	r2, r2, r6
 80049d8:	6122      	str	r2, [r4, #16]
 80049da:	f8cd a000 	str.w	sl, [sp]
 80049de:	464b      	mov	r3, r9
 80049e0:	aa03      	add	r2, sp, #12
 80049e2:	4621      	mov	r1, r4
 80049e4:	4640      	mov	r0, r8
 80049e6:	f7ff fee7 	bl	80047b8 <_printf_common>
 80049ea:	3001      	adds	r0, #1
 80049ec:	d14a      	bne.n	8004a84 <_printf_i+0x1f0>
 80049ee:	f04f 30ff 	mov.w	r0, #4294967295
 80049f2:	b004      	add	sp, #16
 80049f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049f8:	6823      	ldr	r3, [r4, #0]
 80049fa:	f043 0320 	orr.w	r3, r3, #32
 80049fe:	6023      	str	r3, [r4, #0]
 8004a00:	4832      	ldr	r0, [pc, #200]	@ (8004acc <_printf_i+0x238>)
 8004a02:	2778      	movs	r7, #120	@ 0x78
 8004a04:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004a08:	6823      	ldr	r3, [r4, #0]
 8004a0a:	6831      	ldr	r1, [r6, #0]
 8004a0c:	061f      	lsls	r7, r3, #24
 8004a0e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004a12:	d402      	bmi.n	8004a1a <_printf_i+0x186>
 8004a14:	065f      	lsls	r7, r3, #25
 8004a16:	bf48      	it	mi
 8004a18:	b2ad      	uxthmi	r5, r5
 8004a1a:	6031      	str	r1, [r6, #0]
 8004a1c:	07d9      	lsls	r1, r3, #31
 8004a1e:	bf44      	itt	mi
 8004a20:	f043 0320 	orrmi.w	r3, r3, #32
 8004a24:	6023      	strmi	r3, [r4, #0]
 8004a26:	b11d      	cbz	r5, 8004a30 <_printf_i+0x19c>
 8004a28:	2310      	movs	r3, #16
 8004a2a:	e7ad      	b.n	8004988 <_printf_i+0xf4>
 8004a2c:	4826      	ldr	r0, [pc, #152]	@ (8004ac8 <_printf_i+0x234>)
 8004a2e:	e7e9      	b.n	8004a04 <_printf_i+0x170>
 8004a30:	6823      	ldr	r3, [r4, #0]
 8004a32:	f023 0320 	bic.w	r3, r3, #32
 8004a36:	6023      	str	r3, [r4, #0]
 8004a38:	e7f6      	b.n	8004a28 <_printf_i+0x194>
 8004a3a:	4616      	mov	r6, r2
 8004a3c:	e7bd      	b.n	80049ba <_printf_i+0x126>
 8004a3e:	6833      	ldr	r3, [r6, #0]
 8004a40:	6825      	ldr	r5, [r4, #0]
 8004a42:	6961      	ldr	r1, [r4, #20]
 8004a44:	1d18      	adds	r0, r3, #4
 8004a46:	6030      	str	r0, [r6, #0]
 8004a48:	062e      	lsls	r6, r5, #24
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	d501      	bpl.n	8004a52 <_printf_i+0x1be>
 8004a4e:	6019      	str	r1, [r3, #0]
 8004a50:	e002      	b.n	8004a58 <_printf_i+0x1c4>
 8004a52:	0668      	lsls	r0, r5, #25
 8004a54:	d5fb      	bpl.n	8004a4e <_printf_i+0x1ba>
 8004a56:	8019      	strh	r1, [r3, #0]
 8004a58:	2300      	movs	r3, #0
 8004a5a:	6123      	str	r3, [r4, #16]
 8004a5c:	4616      	mov	r6, r2
 8004a5e:	e7bc      	b.n	80049da <_printf_i+0x146>
 8004a60:	6833      	ldr	r3, [r6, #0]
 8004a62:	1d1a      	adds	r2, r3, #4
 8004a64:	6032      	str	r2, [r6, #0]
 8004a66:	681e      	ldr	r6, [r3, #0]
 8004a68:	6862      	ldr	r2, [r4, #4]
 8004a6a:	2100      	movs	r1, #0
 8004a6c:	4630      	mov	r0, r6
 8004a6e:	f7fb fbcf 	bl	8000210 <memchr>
 8004a72:	b108      	cbz	r0, 8004a78 <_printf_i+0x1e4>
 8004a74:	1b80      	subs	r0, r0, r6
 8004a76:	6060      	str	r0, [r4, #4]
 8004a78:	6863      	ldr	r3, [r4, #4]
 8004a7a:	6123      	str	r3, [r4, #16]
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a82:	e7aa      	b.n	80049da <_printf_i+0x146>
 8004a84:	6923      	ldr	r3, [r4, #16]
 8004a86:	4632      	mov	r2, r6
 8004a88:	4649      	mov	r1, r9
 8004a8a:	4640      	mov	r0, r8
 8004a8c:	47d0      	blx	sl
 8004a8e:	3001      	adds	r0, #1
 8004a90:	d0ad      	beq.n	80049ee <_printf_i+0x15a>
 8004a92:	6823      	ldr	r3, [r4, #0]
 8004a94:	079b      	lsls	r3, r3, #30
 8004a96:	d413      	bmi.n	8004ac0 <_printf_i+0x22c>
 8004a98:	68e0      	ldr	r0, [r4, #12]
 8004a9a:	9b03      	ldr	r3, [sp, #12]
 8004a9c:	4298      	cmp	r0, r3
 8004a9e:	bfb8      	it	lt
 8004aa0:	4618      	movlt	r0, r3
 8004aa2:	e7a6      	b.n	80049f2 <_printf_i+0x15e>
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	4632      	mov	r2, r6
 8004aa8:	4649      	mov	r1, r9
 8004aaa:	4640      	mov	r0, r8
 8004aac:	47d0      	blx	sl
 8004aae:	3001      	adds	r0, #1
 8004ab0:	d09d      	beq.n	80049ee <_printf_i+0x15a>
 8004ab2:	3501      	adds	r5, #1
 8004ab4:	68e3      	ldr	r3, [r4, #12]
 8004ab6:	9903      	ldr	r1, [sp, #12]
 8004ab8:	1a5b      	subs	r3, r3, r1
 8004aba:	42ab      	cmp	r3, r5
 8004abc:	dcf2      	bgt.n	8004aa4 <_printf_i+0x210>
 8004abe:	e7eb      	b.n	8004a98 <_printf_i+0x204>
 8004ac0:	2500      	movs	r5, #0
 8004ac2:	f104 0619 	add.w	r6, r4, #25
 8004ac6:	e7f5      	b.n	8004ab4 <_printf_i+0x220>
 8004ac8:	08004ef1 	.word	0x08004ef1
 8004acc:	08004f02 	.word	0x08004f02

08004ad0 <__sflush_r>:
 8004ad0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004ad4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ad8:	0716      	lsls	r6, r2, #28
 8004ada:	4605      	mov	r5, r0
 8004adc:	460c      	mov	r4, r1
 8004ade:	d454      	bmi.n	8004b8a <__sflush_r+0xba>
 8004ae0:	684b      	ldr	r3, [r1, #4]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	dc02      	bgt.n	8004aec <__sflush_r+0x1c>
 8004ae6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	dd48      	ble.n	8004b7e <__sflush_r+0xae>
 8004aec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004aee:	2e00      	cmp	r6, #0
 8004af0:	d045      	beq.n	8004b7e <__sflush_r+0xae>
 8004af2:	2300      	movs	r3, #0
 8004af4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004af8:	682f      	ldr	r7, [r5, #0]
 8004afa:	6a21      	ldr	r1, [r4, #32]
 8004afc:	602b      	str	r3, [r5, #0]
 8004afe:	d030      	beq.n	8004b62 <__sflush_r+0x92>
 8004b00:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004b02:	89a3      	ldrh	r3, [r4, #12]
 8004b04:	0759      	lsls	r1, r3, #29
 8004b06:	d505      	bpl.n	8004b14 <__sflush_r+0x44>
 8004b08:	6863      	ldr	r3, [r4, #4]
 8004b0a:	1ad2      	subs	r2, r2, r3
 8004b0c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004b0e:	b10b      	cbz	r3, 8004b14 <__sflush_r+0x44>
 8004b10:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004b12:	1ad2      	subs	r2, r2, r3
 8004b14:	2300      	movs	r3, #0
 8004b16:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004b18:	6a21      	ldr	r1, [r4, #32]
 8004b1a:	4628      	mov	r0, r5
 8004b1c:	47b0      	blx	r6
 8004b1e:	1c43      	adds	r3, r0, #1
 8004b20:	89a3      	ldrh	r3, [r4, #12]
 8004b22:	d106      	bne.n	8004b32 <__sflush_r+0x62>
 8004b24:	6829      	ldr	r1, [r5, #0]
 8004b26:	291d      	cmp	r1, #29
 8004b28:	d82b      	bhi.n	8004b82 <__sflush_r+0xb2>
 8004b2a:	4a2a      	ldr	r2, [pc, #168]	@ (8004bd4 <__sflush_r+0x104>)
 8004b2c:	40ca      	lsrs	r2, r1
 8004b2e:	07d6      	lsls	r6, r2, #31
 8004b30:	d527      	bpl.n	8004b82 <__sflush_r+0xb2>
 8004b32:	2200      	movs	r2, #0
 8004b34:	6062      	str	r2, [r4, #4]
 8004b36:	04d9      	lsls	r1, r3, #19
 8004b38:	6922      	ldr	r2, [r4, #16]
 8004b3a:	6022      	str	r2, [r4, #0]
 8004b3c:	d504      	bpl.n	8004b48 <__sflush_r+0x78>
 8004b3e:	1c42      	adds	r2, r0, #1
 8004b40:	d101      	bne.n	8004b46 <__sflush_r+0x76>
 8004b42:	682b      	ldr	r3, [r5, #0]
 8004b44:	b903      	cbnz	r3, 8004b48 <__sflush_r+0x78>
 8004b46:	6560      	str	r0, [r4, #84]	@ 0x54
 8004b48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004b4a:	602f      	str	r7, [r5, #0]
 8004b4c:	b1b9      	cbz	r1, 8004b7e <__sflush_r+0xae>
 8004b4e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004b52:	4299      	cmp	r1, r3
 8004b54:	d002      	beq.n	8004b5c <__sflush_r+0x8c>
 8004b56:	4628      	mov	r0, r5
 8004b58:	f7ff fbf4 	bl	8004344 <_free_r>
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	6363      	str	r3, [r4, #52]	@ 0x34
 8004b60:	e00d      	b.n	8004b7e <__sflush_r+0xae>
 8004b62:	2301      	movs	r3, #1
 8004b64:	4628      	mov	r0, r5
 8004b66:	47b0      	blx	r6
 8004b68:	4602      	mov	r2, r0
 8004b6a:	1c50      	adds	r0, r2, #1
 8004b6c:	d1c9      	bne.n	8004b02 <__sflush_r+0x32>
 8004b6e:	682b      	ldr	r3, [r5, #0]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d0c6      	beq.n	8004b02 <__sflush_r+0x32>
 8004b74:	2b1d      	cmp	r3, #29
 8004b76:	d001      	beq.n	8004b7c <__sflush_r+0xac>
 8004b78:	2b16      	cmp	r3, #22
 8004b7a:	d11e      	bne.n	8004bba <__sflush_r+0xea>
 8004b7c:	602f      	str	r7, [r5, #0]
 8004b7e:	2000      	movs	r0, #0
 8004b80:	e022      	b.n	8004bc8 <__sflush_r+0xf8>
 8004b82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b86:	b21b      	sxth	r3, r3
 8004b88:	e01b      	b.n	8004bc2 <__sflush_r+0xf2>
 8004b8a:	690f      	ldr	r7, [r1, #16]
 8004b8c:	2f00      	cmp	r7, #0
 8004b8e:	d0f6      	beq.n	8004b7e <__sflush_r+0xae>
 8004b90:	0793      	lsls	r3, r2, #30
 8004b92:	680e      	ldr	r6, [r1, #0]
 8004b94:	bf08      	it	eq
 8004b96:	694b      	ldreq	r3, [r1, #20]
 8004b98:	600f      	str	r7, [r1, #0]
 8004b9a:	bf18      	it	ne
 8004b9c:	2300      	movne	r3, #0
 8004b9e:	eba6 0807 	sub.w	r8, r6, r7
 8004ba2:	608b      	str	r3, [r1, #8]
 8004ba4:	f1b8 0f00 	cmp.w	r8, #0
 8004ba8:	dde9      	ble.n	8004b7e <__sflush_r+0xae>
 8004baa:	6a21      	ldr	r1, [r4, #32]
 8004bac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004bae:	4643      	mov	r3, r8
 8004bb0:	463a      	mov	r2, r7
 8004bb2:	4628      	mov	r0, r5
 8004bb4:	47b0      	blx	r6
 8004bb6:	2800      	cmp	r0, #0
 8004bb8:	dc08      	bgt.n	8004bcc <__sflush_r+0xfc>
 8004bba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004bbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bc2:	81a3      	strh	r3, [r4, #12]
 8004bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8004bc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bcc:	4407      	add	r7, r0
 8004bce:	eba8 0800 	sub.w	r8, r8, r0
 8004bd2:	e7e7      	b.n	8004ba4 <__sflush_r+0xd4>
 8004bd4:	20400001 	.word	0x20400001

08004bd8 <_fflush_r>:
 8004bd8:	b538      	push	{r3, r4, r5, lr}
 8004bda:	690b      	ldr	r3, [r1, #16]
 8004bdc:	4605      	mov	r5, r0
 8004bde:	460c      	mov	r4, r1
 8004be0:	b913      	cbnz	r3, 8004be8 <_fflush_r+0x10>
 8004be2:	2500      	movs	r5, #0
 8004be4:	4628      	mov	r0, r5
 8004be6:	bd38      	pop	{r3, r4, r5, pc}
 8004be8:	b118      	cbz	r0, 8004bf2 <_fflush_r+0x1a>
 8004bea:	6a03      	ldr	r3, [r0, #32]
 8004bec:	b90b      	cbnz	r3, 8004bf2 <_fflush_r+0x1a>
 8004bee:	f7ff f9af 	bl	8003f50 <__sinit>
 8004bf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d0f3      	beq.n	8004be2 <_fflush_r+0xa>
 8004bfa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004bfc:	07d0      	lsls	r0, r2, #31
 8004bfe:	d404      	bmi.n	8004c0a <_fflush_r+0x32>
 8004c00:	0599      	lsls	r1, r3, #22
 8004c02:	d402      	bmi.n	8004c0a <_fflush_r+0x32>
 8004c04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c06:	f7ff fb9a 	bl	800433e <__retarget_lock_acquire_recursive>
 8004c0a:	4628      	mov	r0, r5
 8004c0c:	4621      	mov	r1, r4
 8004c0e:	f7ff ff5f 	bl	8004ad0 <__sflush_r>
 8004c12:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004c14:	07da      	lsls	r2, r3, #31
 8004c16:	4605      	mov	r5, r0
 8004c18:	d4e4      	bmi.n	8004be4 <_fflush_r+0xc>
 8004c1a:	89a3      	ldrh	r3, [r4, #12]
 8004c1c:	059b      	lsls	r3, r3, #22
 8004c1e:	d4e1      	bmi.n	8004be4 <_fflush_r+0xc>
 8004c20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c22:	f7ff fb8d 	bl	8004340 <__retarget_lock_release_recursive>
 8004c26:	e7dd      	b.n	8004be4 <_fflush_r+0xc>

08004c28 <__swhatbuf_r>:
 8004c28:	b570      	push	{r4, r5, r6, lr}
 8004c2a:	460c      	mov	r4, r1
 8004c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c30:	2900      	cmp	r1, #0
 8004c32:	b096      	sub	sp, #88	@ 0x58
 8004c34:	4615      	mov	r5, r2
 8004c36:	461e      	mov	r6, r3
 8004c38:	da0d      	bge.n	8004c56 <__swhatbuf_r+0x2e>
 8004c3a:	89a3      	ldrh	r3, [r4, #12]
 8004c3c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004c40:	f04f 0100 	mov.w	r1, #0
 8004c44:	bf14      	ite	ne
 8004c46:	2340      	movne	r3, #64	@ 0x40
 8004c48:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004c4c:	2000      	movs	r0, #0
 8004c4e:	6031      	str	r1, [r6, #0]
 8004c50:	602b      	str	r3, [r5, #0]
 8004c52:	b016      	add	sp, #88	@ 0x58
 8004c54:	bd70      	pop	{r4, r5, r6, pc}
 8004c56:	466a      	mov	r2, sp
 8004c58:	f000 f848 	bl	8004cec <_fstat_r>
 8004c5c:	2800      	cmp	r0, #0
 8004c5e:	dbec      	blt.n	8004c3a <__swhatbuf_r+0x12>
 8004c60:	9901      	ldr	r1, [sp, #4]
 8004c62:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004c66:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004c6a:	4259      	negs	r1, r3
 8004c6c:	4159      	adcs	r1, r3
 8004c6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004c72:	e7eb      	b.n	8004c4c <__swhatbuf_r+0x24>

08004c74 <__smakebuf_r>:
 8004c74:	898b      	ldrh	r3, [r1, #12]
 8004c76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c78:	079d      	lsls	r5, r3, #30
 8004c7a:	4606      	mov	r6, r0
 8004c7c:	460c      	mov	r4, r1
 8004c7e:	d507      	bpl.n	8004c90 <__smakebuf_r+0x1c>
 8004c80:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004c84:	6023      	str	r3, [r4, #0]
 8004c86:	6123      	str	r3, [r4, #16]
 8004c88:	2301      	movs	r3, #1
 8004c8a:	6163      	str	r3, [r4, #20]
 8004c8c:	b003      	add	sp, #12
 8004c8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c90:	ab01      	add	r3, sp, #4
 8004c92:	466a      	mov	r2, sp
 8004c94:	f7ff ffc8 	bl	8004c28 <__swhatbuf_r>
 8004c98:	9f00      	ldr	r7, [sp, #0]
 8004c9a:	4605      	mov	r5, r0
 8004c9c:	4639      	mov	r1, r7
 8004c9e:	4630      	mov	r0, r6
 8004ca0:	f7ff fbbc 	bl	800441c <_malloc_r>
 8004ca4:	b948      	cbnz	r0, 8004cba <__smakebuf_r+0x46>
 8004ca6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004caa:	059a      	lsls	r2, r3, #22
 8004cac:	d4ee      	bmi.n	8004c8c <__smakebuf_r+0x18>
 8004cae:	f023 0303 	bic.w	r3, r3, #3
 8004cb2:	f043 0302 	orr.w	r3, r3, #2
 8004cb6:	81a3      	strh	r3, [r4, #12]
 8004cb8:	e7e2      	b.n	8004c80 <__smakebuf_r+0xc>
 8004cba:	89a3      	ldrh	r3, [r4, #12]
 8004cbc:	6020      	str	r0, [r4, #0]
 8004cbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cc2:	81a3      	strh	r3, [r4, #12]
 8004cc4:	9b01      	ldr	r3, [sp, #4]
 8004cc6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004cca:	b15b      	cbz	r3, 8004ce4 <__smakebuf_r+0x70>
 8004ccc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004cd0:	4630      	mov	r0, r6
 8004cd2:	f000 f81d 	bl	8004d10 <_isatty_r>
 8004cd6:	b128      	cbz	r0, 8004ce4 <__smakebuf_r+0x70>
 8004cd8:	89a3      	ldrh	r3, [r4, #12]
 8004cda:	f023 0303 	bic.w	r3, r3, #3
 8004cde:	f043 0301 	orr.w	r3, r3, #1
 8004ce2:	81a3      	strh	r3, [r4, #12]
 8004ce4:	89a3      	ldrh	r3, [r4, #12]
 8004ce6:	431d      	orrs	r5, r3
 8004ce8:	81a5      	strh	r5, [r4, #12]
 8004cea:	e7cf      	b.n	8004c8c <__smakebuf_r+0x18>

08004cec <_fstat_r>:
 8004cec:	b538      	push	{r3, r4, r5, lr}
 8004cee:	4d07      	ldr	r5, [pc, #28]	@ (8004d0c <_fstat_r+0x20>)
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	4604      	mov	r4, r0
 8004cf4:	4608      	mov	r0, r1
 8004cf6:	4611      	mov	r1, r2
 8004cf8:	602b      	str	r3, [r5, #0]
 8004cfa:	f7fd fb00 	bl	80022fe <_fstat>
 8004cfe:	1c43      	adds	r3, r0, #1
 8004d00:	d102      	bne.n	8004d08 <_fstat_r+0x1c>
 8004d02:	682b      	ldr	r3, [r5, #0]
 8004d04:	b103      	cbz	r3, 8004d08 <_fstat_r+0x1c>
 8004d06:	6023      	str	r3, [r4, #0]
 8004d08:	bd38      	pop	{r3, r4, r5, pc}
 8004d0a:	bf00      	nop
 8004d0c:	20000508 	.word	0x20000508

08004d10 <_isatty_r>:
 8004d10:	b538      	push	{r3, r4, r5, lr}
 8004d12:	4d06      	ldr	r5, [pc, #24]	@ (8004d2c <_isatty_r+0x1c>)
 8004d14:	2300      	movs	r3, #0
 8004d16:	4604      	mov	r4, r0
 8004d18:	4608      	mov	r0, r1
 8004d1a:	602b      	str	r3, [r5, #0]
 8004d1c:	f7fd faff 	bl	800231e <_isatty>
 8004d20:	1c43      	adds	r3, r0, #1
 8004d22:	d102      	bne.n	8004d2a <_isatty_r+0x1a>
 8004d24:	682b      	ldr	r3, [r5, #0]
 8004d26:	b103      	cbz	r3, 8004d2a <_isatty_r+0x1a>
 8004d28:	6023      	str	r3, [r4, #0]
 8004d2a:	bd38      	pop	{r3, r4, r5, pc}
 8004d2c:	20000508 	.word	0x20000508

08004d30 <_sbrk_r>:
 8004d30:	b538      	push	{r3, r4, r5, lr}
 8004d32:	4d06      	ldr	r5, [pc, #24]	@ (8004d4c <_sbrk_r+0x1c>)
 8004d34:	2300      	movs	r3, #0
 8004d36:	4604      	mov	r4, r0
 8004d38:	4608      	mov	r0, r1
 8004d3a:	602b      	str	r3, [r5, #0]
 8004d3c:	f7fd fb08 	bl	8002350 <_sbrk>
 8004d40:	1c43      	adds	r3, r0, #1
 8004d42:	d102      	bne.n	8004d4a <_sbrk_r+0x1a>
 8004d44:	682b      	ldr	r3, [r5, #0]
 8004d46:	b103      	cbz	r3, 8004d4a <_sbrk_r+0x1a>
 8004d48:	6023      	str	r3, [r4, #0]
 8004d4a:	bd38      	pop	{r3, r4, r5, pc}
 8004d4c:	20000508 	.word	0x20000508

08004d50 <_init>:
 8004d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d52:	bf00      	nop
 8004d54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d56:	bc08      	pop	{r3}
 8004d58:	469e      	mov	lr, r3
 8004d5a:	4770      	bx	lr

08004d5c <_fini>:
 8004d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d5e:	bf00      	nop
 8004d60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d62:	bc08      	pop	{r3}
 8004d64:	469e      	mov	lr, r3
 8004d66:	4770      	bx	lr
