{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625893889901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625893889902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 10 14:11:29 2021 " "Processing started: Sat Jul 10 14:11:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625893889902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625893889902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipemult -c pipemult2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipemult -c pipemult2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625893889902 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625893890398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625893890450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625893890450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4X-MUX_BEH " "Found design unit 1: MUX4X-MUX_BEH" {  } { { "GenMux.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/GenMux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625893898895 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4X " "Found entity 1: MUX4X" {  } { { "GenMux.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/GenMux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625893898895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625893898895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary_Comparator-bhv " "Found design unit 1: Binary_Comparator-bhv" {  } { { "comparator.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/comparator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625893898897 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary_Comparator " "Found entity 1: Binary_Comparator" {  } { { "comparator.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625893898897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625893898897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add32 " "Found entity 1: Add32" {  } { { "Add32.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/Add32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625893898908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625893898908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add8 " "Found entity 1: Add8" {  } { { "Add8.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/Add8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625893898916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625893898916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemult.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipemult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipemult " "Found entity 1: pipemult" {  } { { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625893898917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625893898917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/ram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625893898927 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625893898927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625893898927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-SYN " "Found design unit 1: mult-SYN" {  } { { "mult.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/mult.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625893898929 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/mult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625893898929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625893898929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add1 " "Found entity 1: Add1" {  } { { "Add1.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/Add1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625893898930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625893898930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt-SYN " "Found design unit 1: sqrt-SYN" {  } { { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625893898931 ""} { "Info" "ISGN_ENTITY_NAME" "1 SQRT " "Found entity 1: SQRT" {  } { { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625893898931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625893898931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipemult " "Elaborating entity \"pipemult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625893898989 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "radical\[31..0\] SQRT inst3 " "Incorrect connector style at port \"radical\[31..0\]\" for symbol \"inst3\" of type SQRT" {  } { { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 560 392 408 560 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625893898991 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625893898992 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625893899107 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 10 14:11:39 2021 " "Processing ended: Sat Jul 10 14:11:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625893899107 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625893899107 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625893899107 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625893899107 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625893899777 ""}
