Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3a5b9879a0ad435a9c27d101264c120d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot copy1_testbench_behav xil_defaultlib.copy1_testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture copy1_arch of entity xil_defaultlib.input_node [\input_node(15,0)(15,0)\]
Compiling architecture copy1_arch of entity xil_defaultlib.axi_fifo [\axi_fifo(ram_width=16,ram_depth...]
Compiling architecture copy1_arch of entity xil_defaultlib.output_node [\output_node(15,0)(15,0)\]
Compiling architecture copy1_arch of entity xil_defaultlib.copy1 [\copy1(copy1_ram_width=16,copy1_...]
Compiling architecture copy1_arch of entity xil_defaultlib.copy1_testbench
Built simulation snapshot copy1_testbench_behav
