<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_A_U_87d90302</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_A_U_87d90302'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_A_U_87d90302')">rsnoc_z_H_R_G_G2_A_U_87d90302</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.11</td>
<td class="s6 cl rt"><a href="mod1108.html#Line" > 69.81</a></td>
<td class="s4 cl rt"><a href="mod1108.html#Cond" > 45.45</a></td>
<td class="s0 cl rt"><a href="mod1108.html#Toggle" >  0.57</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1108.html#Branch" > 56.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1108.html#inst_tag_345389"  onclick="showContent('inst_tag_345389')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia</a></td>
<td class="s4 cl rt"> 43.11</td>
<td class="s6 cl rt"><a href="mod1108.html#Line" > 69.81</a></td>
<td class="s4 cl rt"><a href="mod1108.html#Cond" > 45.45</a></td>
<td class="s0 cl rt"><a href="mod1108.html#Toggle" >  0.57</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1108.html#Branch" > 56.62</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_A_U_87d90302'>
<hr>
<a name="inst_tag_345389"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_345389" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.11</td>
<td class="s6 cl rt"><a href="mod1108.html#Line" > 69.81</a></td>
<td class="s4 cl rt"><a href="mod1108.html#Cond" > 45.45</a></td>
<td class="s0 cl rt"><a href="mod1108.html#Toggle" >  0.57</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1108.html#Branch" > 56.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 73.54</td>
<td class="s5 cl rt"> 53.85</td>
<td class="s0 cl rt">  4.36</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.35</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 29.98</td>
<td class="s6 cl rt"> 66.12</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.27</td>
<td class="wht cl rt"></td>
<td><a href="mod105.html#inst_tag_19341" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1003.html#inst_tag_305345" id="tag_urg_inst_305345">Ica</a></td>
<td class="s7 cl rt"> 74.18</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 11.06</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1003.html#inst_tag_305346" id="tag_urg_inst_305346">Ioa</a></td>
<td class="s7 cl rt"> 74.18</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 11.06</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod228.html#inst_tag_44875" id="tag_urg_inst_44875">uci9fed057fec</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254343" id="tag_urg_inst_254343">ud124</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod459.html#inst_tag_159572" id="tag_urg_inst_159572">ud126</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod773.html#inst_tag_253072" id="tag_urg_inst_253072">ud14</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_1.html#inst_tag_254342" id="tag_urg_inst_254342">ud44</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod459.html#inst_tag_159571" id="tag_urg_inst_159571">ud97</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267236" id="tag_urg_inst_267236">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267235" id="tag_urg_inst_267235">ue43</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267237" id="tag_urg_inst_267237">ue620</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267238" id="tag_urg_inst_267238">ue87</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod915.html#inst_tag_298425" id="tag_urg_inst_298425">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_A_U_87d90302'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1108.html" >rsnoc_z_H_R_G_G2_A_U_87d90302</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>159</td><td>111</td><td>69.81</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>140212</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140315</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140320</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140325</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140330</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140335</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140340</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140345</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140350</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140433</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140441</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140447</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140452</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140457</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140462</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140467</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140472</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140477</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140482</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140487</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140492</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140499</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140509</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140514</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140519</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140524</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140529</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140534</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140539</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140559</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140565</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>140571</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>140586</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>140657</td><td>17</td><td>9</td><td>52.94</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>140680</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>140694</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>140708</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>140722</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>140736</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>140750</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>140764</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>140778</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>140792</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>140806</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>140820</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>140834</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>140848</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>140862</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>140876</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>140890</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>140904</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
140211                  	rsnoc_z_H_R_G_T2_F_U_4a97209b If(
140212     1/1          		.AddrMask( IdInfo_0_AddrMask )
140213     <font color = "red">0/1     ==>  	,	.CxtRd_AddLd0( ErrCxtRd_AddLd0 )</font>
140214     <font color = "red">0/1     ==>  	,	.CxtRd_Addr4Be( ErrCxtRd_Addr4Be )</font>
140215     <font color = "red">0/1     ==>  	,	.CxtRd_Echo( ErrCxtRd_Echo )</font>
140216     1/1          	,	.CxtRd_Head( ErrCxtRd_Head )
140217     <font color = "red">0/1     ==>  	,	.CxtRd_Len1( ErrCxtRd_Len1 )</font>
140218     <font color = "red">0/1     ==>  	,	.CxtRd_OpcT( ErrCxtRd_OpcT )</font>
140219                  	,	.CxtRd_RouteIdZ( ErrCxtRd_RouteIdZ )
140220                  	,	.CxtWr_AddLd0( ErrCxtWr_AddLd0 )
140221                  	,	.CxtWr_Addr4Be( ErrCxtWr_Addr4Be )
140222                  	,	.CxtWr_Echo( ErrCxtWr_Echo )
140223                  	,	.CxtWr_Head( ErrCxtWr_Head )
140224                  	,	.CxtWr_Len1( ErrCxtWr_Len1 )
140225                  	,	.CxtWr_OpcT( ErrCxtWr_OpcT )
140226                  	,	.CxtWr_RouteIdZ( ErrCxtWr_RouteIdZ )
140227                  	,	.Debug( IdInfo_0_Debug )
140228                  	,	.Empty( Empty )
140229                  	,	.PathFound( Translation_0_PathFound )
140230                  	,	.ReqRx_Data( RxIn_Data )
140231                  	,	.ReqRx_Head( RxIn_Head )
140232                  	,	.ReqRx_Rdy( RxIn_Rdy )
140233                  	,	.ReqRx_Tail( RxIn_Tail )
140234                  	,	.ReqRx_Vld( RxIn_Vld )
140235                  	,	.ReqTx_Data( RxErr_Data )
140236                  	,	.ReqTx_Head( RxErr_Head )
140237                  	,	.ReqTx_Rdy( RxErr_Rdy )
140238                  	,	.ReqTx_Tail( RxErr_Tail )
140239                  	,	.ReqTx_Vld( RxErr_Vld )
140240                  	,	.RspRx_Data( TxErr_Data )
140241                  	,	.RspRx_Head( TxErr_Head )
140242                  	,	.RspRx_Rdy( TxErr_Rdy )
140243                  	,	.RspRx_Tail( TxErr_Tail )
140244                  	,	.RspRx_Vld( TxErr_Vld )
140245                  	,	.RspTx_Data( TxIn_Data )
140246                  	,	.RspTx_Head( TxIn_Head )
140247                  	,	.RspTx_Rdy( TxIn_Rdy )
140248                  	,	.RspTx_Tail( TxIn_Tail )
140249                  	,	.RspTx_Vld( TxIn_Vld )
140250                  	,	.SubFound( Translation_0_SubFound )
140251                  	,	.Sys_Clk( Sys_Clk )
140252                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
140253                  	,	.Sys_Clk_En( Sys_Clk_En )
140254                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
140255                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
140256                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
140257                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
140258                  	,	.Sys_Pwr_Idle( Pwr_Err_Idle )
140259                  	,	.Sys_Pwr_WakeUp( Pwr_Err_WakeUp )
140260                  	,	.WrCxt( ErrWrCxt )
140261                  	);
140262                  	assign Req1_Urg = Req1_OpcT == 4'b1001;
140263                  	assign Req1_Pre = Req1_OpcT == 4'b1000;
140264                  	assign CxtEn = NextTrn &amp; ReqHead &amp; ~ ( Req1_Urg | Req1_Pre );
140265                  	assign u_afb9 = CxtEn &amp; CxtId [0] | ErrWrCxt;
140266                  	assign CxtPkt_OpcT = u_f42 [23:20];
140267                  	assign u_751d = CxtPkt_AddLd0 [7:2];
140268                  	assign u_956 = { u_751d + 6'b000001 , 2'b00 };
140269                  	assign CxtPkt_Len1 = u_f42 [32:27];
140270                  	assign u_ec93 = { 2'b0 , CxtPkt_Len1 [5:2] };
140271                  	assign u_14f9 = { u_751d &amp; ~ u_ec93 | u_751d + 6'b000001 &amp; u_ec93 , 2'b00 };
140272                  	assign Req1_AddNttp = Req1_RawAddr &amp; ~ { IdInfo_1_AddrMask , 2'b0 };
140273                  	assign Req1_AddLd0 = Req1_AddNttp [7:0];
140274                  	assign u_f924 = CxtEn &amp; CxtId [0];
140275                  	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
140276                  	assign Rsp0_Vld = GenLcl_Rsp_Vld;
140277                  	assign Rsp1_Vld = Rsp0_Vld;
140278                  	assign Rsp_Rdy = RxPkt_Rdy;
140279                  	assign Rsp1_Rdy = Rsp_Rdy;
140280                  	assign NextRsp1 = Rsp1_Vld &amp; Rsp1_Rdy;
140281                  	assign Rsp0_ConnId = { GenLcl_Rsp_SeqId , GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 };
140282                  	assign Rsp0_Rdy = Rsp1_Rdy;
140283                  	assign NextRsp0 = Rsp0_Vld &amp; Rsp0_Rdy;
140284                  	assign Rsp0_Last = GenLcl_Rsp_Last;
140285                  	assign Req1_OrdId = Req1_RouteId;
140286                  	assign ReqNormSeqId = Req1_OrdId [3:0] + Req1_OrdId [7:4] + Req1_OrdId [11:8] + { 2'b0 , Req1_OrdId [13:12] };
140287                  	assign ReqGenSeqId = ReqNormSeqId;
140288                  	assign Req1_SeqId = ReqGenSeqId;
140289                  	assign Req1_ConnId =
140290                  		{ Req1_SeqId , Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 | Req1_OpcT == 4'b0110 | Req1_OpcT == 4'b0111 };
140291                  	assign WrConnId = Req1_ConnId;
140292                  	assign WrCxtId = CxtId;
140293                  	assign WrPush = CxtEn;
140294                  	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( WrCxtId ) , .O( u_dade ) );
140295                  	rsnoc_z_H_R_U_C_C_C2d_b90a5de4_W3 Ic2ci(
140296                  		.OldestConn( )
140297                  	,	.Rd_Conn( Rsp0_ConnId )
140298                  	,	.Rd_Data( Rsp0CxtId )
140299                  	,	.Rd_Pop( NextRsp0 &amp; Rsp0_Last )
140300                  	,	.Rd_Vld( ChainVld )
140301                  	,	.Sys_Clk( Sys_Clk )
140302                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
140303                  	,	.Sys_Clk_En( Sys_Clk_En )
140304                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
140305                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
140306                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
140307                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
140308                  	,	.Sys_Pwr_Idle( )
140309                  	,	.Sys_Pwr_WakeUp( )
140310                  	,	.Wr_Conn( WrConnId )
140311                  	,	.Wr_Data( u_dade )
140312                  	,	.Wr_Push( WrPush )
140313                  	);
140314                  	assign Rsp1_CxtId = Rsp0_CxtId;
140315     1/1          	assign Req1_Addr4Be = Req1_Addr [1:0];
140316     1/1          	assign Cxt_0 = { u_ddaa , u_4fd3 , u_e4ef , u_122f , u_bb4d , u_406b , u_6e8d };
140317     1/1          	assign u_59ef = CxtEn &amp; CxtId [1];
140318     <font color = "red">0/1     ==>  	assign u_d6e5 = CxtEn &amp; CxtId [1];</font>
                        MISSING_ELSE
140319                  	assign Cxt_1 = { u_3e96 , u_355c , u_7900 , u_7fd1 , u_ab2c , u_41ad , u_677c };
140320     1/1          	assign u_f2f = CxtEn &amp; CxtId [2];
140321     1/1          	assign u_32d2 = CxtEn &amp; CxtId [2];
140322     1/1          	assign Cxt_2 = { u_973a , u_3c2f , u_f3e1 , u_6528 , u_7883 , u_3027 , u_1db3 };
140323     <font color = "red">0/1     ==>  	assign u_34a9 = CxtEn &amp; CxtId [3];</font>
                        MISSING_ELSE
140324                  	assign u_c4df = CxtEn &amp; CxtId [3];
140325     1/1          	assign Cxt_3 = { u_58e2 , u_4fa8 , u_90a1 , u_5f7b , u_a31a , u_a479 , u_7b3e };
140326     1/1          	assign u_ab17 = CxtEn &amp; CxtId [4];
140327     1/1          	assign u_dc7c = CxtEn &amp; CxtId [4];
140328     <font color = "red">0/1     ==>  	assign Cxt_4 = { u_b95b , u_c295 , u_30c4 , u_3918 , u_4f8 , u_2ff5 , u_6751 };</font>
                        MISSING_ELSE
140329                  	assign u_c9ce = CxtEn &amp; CxtId [5];
140330     1/1          	assign u_26c3 = CxtEn &amp; CxtId [5];
140331     1/1          	assign Cxt_5 = { u_115a , u_f5ac , u_c2 , u_a02b , u_6303 , u_8b44 , u_78d0 };
140332     1/1          	assign u_54c7 = CxtEn &amp; CxtId [6];
140333     <font color = "red">0/1     ==>  	assign u_a4cf = CxtEn &amp; CxtId [6];</font>
                        MISSING_ELSE
140334                  	assign Cxt_6 = { u_bd7c , u_c6b6 , u_15c2 , u_1707 , u_5de3 , u_3e7 , u_cc8b };
140335     1/1          	assign u_dd45 = CxtEn &amp; CxtId [7];
140336     1/1          	assign u_7e1c = CxtEn &amp; CxtId [7];
140337     1/1          	assign Cxt_7 = { u_34e8 , u_757e , u_52bf , u_2764 , u_39e0 , u_935f , u_80eb };
140338     <font color = "red">0/1     ==>  	assign CxtPkt_AddLd0 = u_f42 [19:12];</font>
                        MISSING_ELSE
140339                  	assign CxtPkt_Addr4Be = u_f42 [10:9];
140340     1/1          	assign CxtPkt_Echo = u_f42 [26:24];
140341     1/1          	assign CxtPkt_Head = u_f42 [11];
140342     1/1          	assign CxtPkt_RouteIdZ = u_f42 [8:0];
140343     <font color = "red">0/1     ==>  	assign Rsp0_SeqId = GenLcl_Rsp_SeqId;</font>
                        MISSING_ELSE
140344                  	assign Rsp1_SeqId = Rsp0_SeqId;
140345     1/1          	assign Rsp0_Opc = GenLcl_Rsp_Opc;
140346     1/1          	assign Rsp1_Opc = Rsp0_Opc;
140347     1/1          	assign Rsp1_ConnId = { Rsp1_SeqId , Rsp1_Opc == 3'b100 | Rsp1_Opc == 3'b101 };
140348     <font color = "red">0/1     ==>  	assign Rsp_ConnId = Rsp1_ConnId;</font>
                        MISSING_ELSE
140349                  	assign RxPkt_ConnId = Rsp_ConnId;
140350     1/1          	assign Rsp_CxtId = Rsp1_CxtId;
140351     1/1          	assign RxPkt_CxtId = Rsp_CxtId;
140352     1/1          	assign CxtRsp1_Head = u_ab91 [11];
140353     <font color = "red">0/1     ==>  	assign Rsp1_Head = CxtRsp1_Head;</font>
                        MISSING_ELSE
140354                  	assign Rsp_Head = Rsp1_Head;
140355                  	assign RxPkt_Head = Rsp_Head;
140356                  	assign Rsp1_Last = Rsp0_Last;
140357                  	assign Rsp_Last = Rsp1_Last;
140358                  	assign RxPkt_Last = Rsp_Last;
140359                  	assign CxtRsp1_OpcT = u_ab91 [23:20];
140360                  	assign Rsp_OpcT = CxtRsp1_OpcT;
140361                  	assign RxPkt_Opc = Rsp_OpcT;
140362                  	assign CxtRsp1_Addr4Be = u_ab91 [10:9];
140363                  	assign CxtRsp1_Len1 = u_ab91 [32:27];
140364                  	assign Rsp_Be =
140365                  		RspBe
140366                  		&amp;	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
140367                  	assign Rsp0_Data = GenLcl_Rsp_Data;
140368                  	assign Rsp1_Data = Rsp0_Data;
140369                  	assign Rsp_Data = Rsp1_Data;
140370                  	assign Rsp_DataLast = Rsp_Last;
140371                  	assign Rsp0_Status = GenLcl_Rsp_Status;
140372                  	assign Rsp1_Status = Rsp0_Status;
140373                  	assign Rsp2_Status = Rsp1_Status;
140374                  	assign Rsp_DataErr = Rsp2_Status == 2'b01;
140375                  	assign RxPkt_Pld = Rsp_Pld;
140376                  	assign RxPkt_Status = Rsp_Status;
140377                  	assign Rsp_Vld = Rsp1_Vld;
140378                  	assign RxPkt_Vld = Rsp_Vld;
140379                  	assign uu_f42_caseSel =
140380                  		{		TxPktCxtId [7]
140381                  			,	TxPktCxtId [6]
140382                  			,	TxPktCxtId [5]
140383                  			,	TxPktCxtId [4]
140384                  			,	TxPktCxtId [3]
140385                  			,	TxPktCxtId [2]
140386                  			,	TxPktCxtId [1]
140387                  			,	TxPktCxtId [0]
140388                  		}
140389                  		;
140390                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140391                  		if ( ! Sys_Clk_RstN )
140392                  			u_ddaa &lt;= #1.0 ( 6'b0 );
140393                  		else if ( u_afb9 )
140394                  			u_ddaa &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
140395                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140396                  		if ( ! Sys_Clk_RstN )
140397                  			u_4fd3 &lt;= #1.0 ( 3'b0 );
140398                  		else if ( u_afb9 )
140399                  			u_4fd3 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
140400                  	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
140401                  	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
140402                  		case ( uu_cc5c_caseSel )
140403                  			2'b01   : u_cc5c = 4'b0000 ;
140404                  			2'b10   : u_cc5c = 4'b0100 ;
140405                  			2'b0    : u_cc5c = Req1_OpcT ;
140406                  			default : u_cc5c = 4'b0000 ;
140407                  		endcase
140408                  	end
140409                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140410                  		if ( ! Sys_Clk_RstN )
140411                  			u_e4ef &lt;= #1.0 ( 4'b0 );
140412                  		else if ( u_afb9 )
140413                  			u_e4ef &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
140414                  	assign uRsp_NextAddr_caseSel = { ~ ( CxtPkt_OpcT == 4'b0001 | CxtPkt_OpcT == 4'b0101 ) } ;
140415                  	always @( uRsp_NextAddr_caseSel or u_14f9 or u_956 ) begin
140416                  		case ( uRsp_NextAddr_caseSel )
140417                  			1'b1    : Rsp_NextAddr = u_956 ;
140418                  			1'b0    : Rsp_NextAddr = u_14f9 ;
140419                  			default : Rsp_NextAddr = 8'b0 ;
140420                  		endcase
140421                  	end
140422                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140423                  		if ( ! Sys_Clk_RstN )
140424                  			u_122f &lt;= #1.0 ( 8'b0 );
140425                  		else if ( u_afb9 | NextTxPkt &amp; TxPktCxtId [0] )
140426                  			u_122f &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : ( u_f924 ? Req1_AddLd0 : Rsp_NextAddr ) );
140427                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud( .I( Rsp0CxtId ) , .O( Rsp0_CxtId ) );
140428                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
140429                  		.Clk( Sys_Clk )
140430                  	,	.Clk_ClkS( Sys_Clk_ClkS )
140431                  	,	.Clk_En( Sys_Clk_En )
140432                  	,	.Clk_EnS( Sys_Clk_EnS )
140433     1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
140434     1/1          	,	.Clk_RstN( Sys_Clk_RstN )
140435     1/1          	,	.Clk_Tm( Sys_Clk_Tm )
140436     <font color = "red">0/1     ==>  	,	.O( u_bb4d )</font>
                        MISSING_ELSE
140437                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [0] )
140438                  	,	.Set( CxtEn &amp; CxtId [0] )
140439                  	);
140440                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140441     1/1          		if ( ! Sys_Clk_RstN )
140442     1/1          			u_406b &lt;= #1.0 ( 2'b0 );
140443     1/1          		else if ( u_afb9 )
140444     <font color = "red">0/1     ==>  			u_406b &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );</font>
                        MISSING_ELSE
140445                  	rsnoc_z_T_C_S_C_L_R_C_I091dd96d24_L14 uci091dd96d24_343( .I_1312111043210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
140446                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140447     1/1          		if ( ! Sys_Clk_RstN )
140448     1/1          			u_6e8d &lt;= #1.0 ( 9'b0 );
140449     1/1          		else if ( u_afb9 )
140450     <font color = "red">0/1     ==>  			u_6e8d &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );</font>
                        MISSING_ELSE
140451                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140452     1/1          		if ( ! Sys_Clk_RstN )
140453     1/1          			u_3e96 &lt;= #1.0 ( 6'b0 );
140454     1/1          		else if ( u_59ef )
140455     <font color = "red">0/1     ==>  			u_3e96 &lt;= #1.0 ( Req1_Len1 );</font>
                        MISSING_ELSE
140456                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140457     1/1          		if ( ! Sys_Clk_RstN )
140458     1/1          			u_355c &lt;= #1.0 ( 3'b0 );
140459     1/1          		else if ( u_59ef )
140460     <font color = "red">0/1     ==>  			u_355c &lt;= #1.0 ( Req1_Echo );</font>
                        MISSING_ELSE
140461                  	assign uu_8813_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
140462     1/1          	always @( Req1_OpcT or uu_8813_caseSel ) begin
140463     1/1          		case ( uu_8813_caseSel )
140464     1/1          			2'b01   : u_8813 = 4'b0000 ;
140465     <font color = "red">0/1     ==>  			2'b10   : u_8813 = 4'b0100 ;</font>
                        MISSING_ELSE
140466                  			2'b0    : u_8813 = Req1_OpcT ;
140467     1/1          			default : u_8813 = 4'b0000 ;
140468     1/1          		endcase
140469     1/1          	end
140470     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
140471                  		if ( ! Sys_Clk_RstN )
140472     1/1          			u_7900 &lt;= #1.0 ( 4'b0 );
140473     1/1          		else if ( u_59ef )
140474     1/1          			u_7900 &lt;= #1.0 ( u_8813 );
140475     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
140476                  		if ( ! Sys_Clk_RstN )
140477     1/1          			u_7fd1 &lt;= #1.0 ( 8'b0 );
140478     1/1          		else if ( u_59ef | NextTxPkt &amp; TxPktCxtId [1] )
140479     1/1          			u_7fd1 &lt;= #1.0 ( u_d6e5 ? Req1_AddLd0 : Rsp_NextAddr );
140480     <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg486(</font>
                        MISSING_ELSE
140481                  		.Clk( Sys_Clk )
140482     1/1          	,	.Clk_ClkS( Sys_Clk_ClkS )
140483     1/1          	,	.Clk_En( Sys_Clk_En )
140484     1/1          	,	.Clk_EnS( Sys_Clk_EnS )
140485     <font color = "red">0/1     ==>  	,	.Clk_RetRstN( Sys_Clk_RetRstN )</font>
                        MISSING_ELSE
140486                  	,	.Clk_RstN( Sys_Clk_RstN )
140487     1/1          	,	.Clk_Tm( Sys_Clk_Tm )
140488     1/1          	,	.O( u_ab2c )
140489     1/1          	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [1] )
140490     <font color = "red">0/1     ==>  	,	.Set( CxtEn &amp; CxtId [1] )</font>
                        MISSING_ELSE
140491                  	);
140492     1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140493     1/1          		if ( ! Sys_Clk_RstN )
140494     1/1          			u_41ad &lt;= #1.0 ( 2'b0 );
140495     <font color = "red">0/1     ==>  		else if ( u_59ef )</font>
                        MISSING_ELSE
140496                  			u_41ad &lt;= #1.0 ( Req1_Addr4Be );
140497                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140498                  		if ( ! Sys_Clk_RstN )
140499     1/1          			u_677c &lt;= #1.0 ( 9'b0 );
140500     1/1          		else if ( u_59ef )
140501     1/1          			u_677c &lt;= #1.0 ( Req1_RouteIdZ );
140502     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
140503                  		if ( ! Sys_Clk_RstN )
140504     1/1          			u_973a &lt;= #1.0 ( 6'b0 );
140505     1/1          		else if ( u_f2f )
140506     1/1          			u_973a &lt;= #1.0 ( Req1_Len1 );
140507     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
140508                  		if ( ! Sys_Clk_RstN )
140509     1/1          			u_3c2f &lt;= #1.0 ( 3'b0 );
140510     1/1          		else if ( u_f2f )
140511     1/1          			u_3c2f &lt;= #1.0 ( Req1_Echo );
140512     <font color = "red">0/1     ==>  	assign uu_a29e_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;</font>
                        MISSING_ELSE
140513                  	always @( Req1_OpcT or uu_a29e_caseSel ) begin
140514     1/1          		case ( uu_a29e_caseSel )
140515     1/1          			2'b01   : u_a29e = 4'b0000 ;
140516     1/1          			2'b10   : u_a29e = 4'b0100 ;
140517     <font color = "red">0/1     ==>  			2'b0    : u_a29e = Req1_OpcT ;</font>
                        MISSING_ELSE
140518                  			default : u_a29e = 4'b0000 ;
140519     1/1          		endcase
140520     1/1          	end
140521     1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140522     <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
                        MISSING_ELSE
140523                  			u_f3e1 &lt;= #1.0 ( 4'b0 );
140524     1/1          		else if ( u_f2f )
140525     1/1          			u_f3e1 &lt;= #1.0 ( u_a29e );
140526     1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140527     <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
                        MISSING_ELSE
140528                  			u_6528 &lt;= #1.0 ( 8'b0 );
140529     1/1          		else if ( u_f2f | NextTxPkt &amp; TxPktCxtId [2] )
140530     1/1          			u_6528 &lt;= #1.0 ( u_32d2 ? Req1_AddLd0 : Rsp_NextAddr );
140531     1/1          	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg582(
140532     <font color = "red">0/1     ==>  		.Clk( Sys_Clk )</font>
                        MISSING_ELSE
140533                  	,	.Clk_ClkS( Sys_Clk_ClkS )
140534     1/1          	,	.Clk_En( Sys_Clk_En )
140535     1/1          	,	.Clk_EnS( Sys_Clk_EnS )
140536     1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
140537     <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
140538                  	,	.Clk_Tm( Sys_Clk_Tm )
140539     1/1          	,	.O( u_7883 )
140540     1/1          	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [2] )
140541     1/1          	,	.Set( CxtEn &amp; CxtId [2] )
140542     <font color = "red">0/1     ==>  	);</font>
                        MISSING_ELSE
140543                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140544                  		if ( ! Sys_Clk_RstN )
140545                  			u_3027 &lt;= #1.0 ( 2'b0 );
140546                  		else if ( u_f2f )
140547                  			u_3027 &lt;= #1.0 ( Req1_Addr4Be );
140548                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140549                  		if ( ! Sys_Clk_RstN )
140550                  			u_1db3 &lt;= #1.0 ( 9'b0 );
140551                  		else if ( u_f2f )
140552                  			u_1db3 &lt;= #1.0 ( Req1_RouteIdZ );
140553                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140554                  		if ( ! Sys_Clk_RstN )
140555                  			u_58e2 &lt;= #1.0 ( 6'b0 );
140556                  		else if ( u_34a9 )
140557                  			u_58e2 &lt;= #1.0 ( Req1_Len1 );
140558                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140559     1/1          		if ( ! Sys_Clk_RstN )
140560     1/1          			u_4fa8 &lt;= #1.0 ( 3'b0 );
140561     1/1          		else if ( u_34a9 )
140562     <font color = "red">0/1     ==>  			u_4fa8 &lt;= #1.0 ( Req1_Echo );</font>
                        MISSING_ELSE
140563                  	assign uu_7395_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
140564                  	always @( Req1_OpcT or uu_7395_caseSel ) begin
140565     1/1          		case ( uu_7395_caseSel )
140566     1/1          			2'b01   : u_7395 = 4'b0000 ;
140567     1/1          			2'b10   : u_7395 = 4'b0100 ;
140568     <font color = "red">0/1     ==>  			2'b0    : u_7395 = Req1_OpcT ;</font>
                        MISSING_ELSE
140569                  			default : u_7395 = 4'b0000 ;
140570                  		endcase
140571     1/1          	end
140572     1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140573     1/1          		if ( ! Sys_Clk_RstN )
140574     <font color = "red">0/1     ==>  			u_90a1 &lt;= #1.0 ( 4'b0 );</font>
                        MISSING_ELSE
140575                  		else if ( u_34a9 )
140576                  			u_90a1 &lt;= #1.0 ( u_7395 );
140577                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140578                  		if ( ! Sys_Clk_RstN )
140579                  			u_5f7b &lt;= #1.0 ( 8'b0 );
140580                  		else if ( u_34a9 | NextTxPkt &amp; TxPktCxtId [3] )
140581                  			u_5f7b &lt;= #1.0 ( u_c4df ? Req1_AddLd0 : Rsp_NextAddr );
140582                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg677(
140583                  		.Clk( Sys_Clk )
140584                  	,	.Clk_ClkS( Sys_Clk_ClkS )
140585                  	,	.Clk_En( Sys_Clk_En )
140586     1/1          	,	.Clk_EnS( Sys_Clk_EnS )
140587     <font color = "red">0/1     ==>  	,	.Clk_RetRstN( Sys_Clk_RetRstN )</font>
140588     1/1          	,	.Clk_RstN( Sys_Clk_RstN )
140589     <font color = "red">0/1     ==>  	,	.Clk_Tm( Sys_Clk_Tm )</font>
140590     1/1          	,	.O( u_a31a )
140591     <font color = "red">0/1     ==>  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [3] )</font>
140592     1/1          	,	.Set( CxtEn &amp; CxtId [3] )
140593                  	);
140594                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140595                  		if ( ! Sys_Clk_RstN )
140596                  			u_a479 &lt;= #1.0 ( 2'b0 );
140597                  		else if ( u_34a9 )
140598                  			u_a479 &lt;= #1.0 ( Req1_Addr4Be );
140599                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140600                  		if ( ! Sys_Clk_RstN )
140601                  			u_7b3e &lt;= #1.0 ( 9'b0 );
140602                  		else if ( u_34a9 )
140603                  			u_7b3e &lt;= #1.0 ( Req1_RouteIdZ );
140604                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140605                  		if ( ! Sys_Clk_RstN )
140606                  			u_b95b &lt;= #1.0 ( 6'b0 );
140607                  		else if ( u_ab17 )
140608                  			u_b95b &lt;= #1.0 ( Req1_Len1 );
140609                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140610                  		if ( ! Sys_Clk_RstN )
140611                  			u_c295 &lt;= #1.0 ( 3'b0 );
140612                  		else if ( u_ab17 )
140613                  			u_c295 &lt;= #1.0 ( Req1_Echo );
140614                  	assign uu_c12a_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
140615                  	always @( Req1_OpcT or uu_c12a_caseSel ) begin
140616                  		case ( uu_c12a_caseSel )
140617                  			2'b01   : u_c12a = 4'b0000 ;
140618                  			2'b10   : u_c12a = 4'b0100 ;
140619                  			2'b0    : u_c12a = Req1_OpcT ;
140620                  			default : u_c12a = 4'b0000 ;
140621                  		endcase
140622                  	end
140623                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140624                  		if ( ! Sys_Clk_RstN )
140625                  			u_30c4 &lt;= #1.0 ( 4'b0 );
140626                  		else if ( u_ab17 )
140627                  			u_30c4 &lt;= #1.0 ( u_c12a );
140628                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140629                  		if ( ! Sys_Clk_RstN )
140630                  			u_3918 &lt;= #1.0 ( 8'b0 );
140631                  		else if ( u_ab17 | NextTxPkt &amp; TxPktCxtId [4] )
140632                  			u_3918 &lt;= #1.0 ( u_dc7c ? Req1_AddLd0 : Rsp_NextAddr );
140633                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg774(
140634                  		.Clk( Sys_Clk )
140635                  	,	.Clk_ClkS( Sys_Clk_ClkS )
140636                  	,	.Clk_En( Sys_Clk_En )
140637                  	,	.Clk_EnS( Sys_Clk_EnS )
140638                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
140639                  	,	.Clk_RstN( Sys_Clk_RstN )
140640                  	,	.Clk_Tm( Sys_Clk_Tm )
140641                  	,	.O( u_4f8 )
140642                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [4] )
140643                  	,	.Set( CxtEn &amp; CxtId [4] )
140644                  	);
140645                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140646                  		if ( ! Sys_Clk_RstN )
140647                  			u_2ff5 &lt;= #1.0 ( 2'b0 );
140648                  		else if ( u_ab17 )
140649                  			u_2ff5 &lt;= #1.0 ( Req1_Addr4Be );
140650                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140651                  		if ( ! Sys_Clk_RstN )
140652                  			u_6751 &lt;= #1.0 ( 9'b0 );
140653                  		else if ( u_ab17 )
140654                  			u_6751 &lt;= #1.0 ( Req1_RouteIdZ );
140655                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140656                  		if ( ! Sys_Clk_RstN )
140657     1/1          			u_115a &lt;= #1.0 ( 6'b0 );
140658     <font color = "red">0/1     ==>  		else if ( u_c9ce )</font>
140659     1/1          			u_115a &lt;= #1.0 ( Req1_Len1 );
140660     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
140661     1/1          		if ( ! Sys_Clk_RstN )
140662     <font color = "red">0/1     ==>  			u_f5ac &lt;= #1.0 ( 3'b0 );</font>
140663     1/1          		else if ( u_c9ce )
140664     <font color = "red">0/1     ==>  			u_f5ac &lt;= #1.0 ( Req1_Echo );</font>
140665     1/1          	assign uu_dd40_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
140666     <font color = "red">0/1     ==>  	always @( Req1_OpcT or uu_dd40_caseSel ) begin</font>
140667     1/1          		case ( uu_dd40_caseSel )
140668     <font color = "red">0/1     ==>  			2'b01   : u_dd40 = 4'b0000 ;</font>
140669     1/1          			2'b10   : u_dd40 = 4'b0100 ;
140670     <font color = "red">0/1     ==>  			2'b0    : u_dd40 = Req1_OpcT ;</font>
140671     1/1          			default : u_dd40 = 4'b0000 ;
140672     <font color = "red">0/1     ==>  		endcase</font>
140673     1/1          	end
140674                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140675                  		if ( ! Sys_Clk_RstN )
140676                  			u_c2 &lt;= #1.0 ( 4'b0 );
140677                  		else if ( u_c9ce )
140678                  			u_c2 &lt;= #1.0 ( u_dd40 );
140679                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140680     <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
140681     <font color = "grey">unreachable  </font>			u_a02b &lt;= #1.0 ( 8'b0 );
140682     <font color = "grey">unreachable  </font>		else if ( u_c9ce | NextTxPkt &amp; TxPktCxtId [5] )
140683     <font color = "grey">unreachable  </font>			u_a02b &lt;= #1.0 ( u_26c3 ? Req1_AddLd0 : Rsp_NextAddr );
                   <font color = "red">==>  MISSING_ELSE</font>
140684     <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg869(
140685     <font color = "grey">unreachable  </font>		.Clk( Sys_Clk )
140686     <font color = "grey">unreachable  </font>	,	.Clk_ClkS( Sys_Clk_ClkS )
140687                  	,	.Clk_En( Sys_Clk_En )
                   <font color = "red">==>  MISSING_ELSE</font>
140688                  	,	.Clk_EnS( Sys_Clk_EnS )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
140689                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
140690                  	,	.Clk_RstN( Sys_Clk_RstN )
140691                  	,	.Clk_Tm( Sys_Clk_Tm )
140692                  	,	.O( u_6303 )
140693                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [5] )
140694     <font color = "grey">unreachable  </font>	,	.Set( CxtEn &amp; CxtId [5] )
140695     <font color = "grey">unreachable  </font>	);
140696     <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140697     <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
140698     <font color = "grey">unreachable  </font>			u_8b44 &lt;= #1.0 ( 2'b0 );
140699     <font color = "grey">unreachable  </font>		else if ( u_c9ce )
140700     <font color = "grey">unreachable  </font>			u_8b44 &lt;= #1.0 ( Req1_Addr4Be );
140701                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
140702                  		if ( ! Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
140703                  			u_78d0 &lt;= #1.0 ( 9'b0 );
140704                  		else if ( u_c9ce )
140705                  			u_78d0 &lt;= #1.0 ( Req1_RouteIdZ );
140706                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140707                  		if ( ! Sys_Clk_RstN )
140708     <font color = "grey">unreachable  </font>			u_bd7c &lt;= #1.0 ( 6'b0 );
140709     <font color = "grey">unreachable  </font>		else if ( u_54c7 )
140710     <font color = "grey">unreachable  </font>			u_bd7c &lt;= #1.0 ( Req1_Len1 );
140711     <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
140712     <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
140713     <font color = "grey">unreachable  </font>			u_c6b6 &lt;= #1.0 ( 3'b0 );
140714     <font color = "grey">unreachable  </font>		else if ( u_54c7 )
140715                  			u_c6b6 &lt;= #1.0 ( Req1_Echo );
                   <font color = "red">==>  MISSING_ELSE</font>
140716                  	assign uu_8685_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
140717                  	always @( Req1_OpcT or uu_8685_caseSel ) begin
140718                  		case ( uu_8685_caseSel )
140719                  			2'b01   : u_8685 = 4'b0000 ;
140720                  			2'b10   : u_8685 = 4'b0100 ;
140721                  			2'b0    : u_8685 = Req1_OpcT ;
140722     <font color = "grey">unreachable  </font>			default : u_8685 = 4'b0000 ;
140723     <font color = "grey">unreachable  </font>		endcase
140724     <font color = "grey">unreachable  </font>	end
140725     <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
140726     <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
140727     <font color = "grey">unreachable  </font>			u_15c2 &lt;= #1.0 ( 4'b0 );
140728     <font color = "grey">unreachable  </font>		else if ( u_54c7 )
140729                  			u_15c2 &lt;= #1.0 ( u_8685 );
                   <font color = "red">==>  MISSING_ELSE</font>
140730                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
140731                  		if ( ! Sys_Clk_RstN )
140732                  			u_1707 &lt;= #1.0 ( 8'b0 );
140733                  		else if ( u_54c7 | NextTxPkt &amp; TxPktCxtId [6] )
140734                  			u_1707 &lt;= #1.0 ( u_a4cf ? Req1_AddLd0 : Rsp_NextAddr );
140735                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg964(
140736     <font color = "grey">unreachable  </font>		.Clk( Sys_Clk )
140737     <font color = "grey">unreachable  </font>	,	.Clk_ClkS( Sys_Clk_ClkS )
140738     <font color = "grey">unreachable  </font>	,	.Clk_En( Sys_Clk_En )
140739     <font color = "grey">unreachable  </font>	,	.Clk_EnS( Sys_Clk_EnS )
                   <font color = "red">==>  MISSING_ELSE</font>
140740     <font color = "grey">unreachable  </font>	,	.Clk_RetRstN( Sys_Clk_RetRstN )
140741     <font color = "grey">unreachable  </font>	,	.Clk_RstN( Sys_Clk_RstN )
140742     <font color = "grey">unreachable  </font>	,	.Clk_Tm( Sys_Clk_Tm )
140743                  	,	.O( u_5de3 )
                   <font color = "red">==>  MISSING_ELSE</font>
140744                  	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [6] )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
140745                  	,	.Set( CxtEn &amp; CxtId [6] )
140746                  	);
140747                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140748                  		if ( ! Sys_Clk_RstN )
140749                  			u_3e7 &lt;= #1.0 ( 2'b0 );
140750     <font color = "grey">unreachable  </font>		else if ( u_54c7 )
140751     <font color = "grey">unreachable  </font>			u_3e7 &lt;= #1.0 ( Req1_Addr4Be );
140752     <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140753     <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
140754     <font color = "grey">unreachable  </font>			u_cc8b &lt;= #1.0 ( 9'b0 );
140755     <font color = "grey">unreachable  </font>		else if ( u_54c7 )
140756     <font color = "grey">unreachable  </font>			u_cc8b &lt;= #1.0 ( Req1_RouteIdZ );
140757                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
140758                  		if ( ! Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
140759                  			u_34e8 &lt;= #1.0 ( 6'b0 );
140760                  		else if ( u_dd45 )
140761                  			u_34e8 &lt;= #1.0 ( Req1_Len1 );
140762                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140763                  		if ( ! Sys_Clk_RstN )
140764     <font color = "grey">unreachable  </font>			u_757e &lt;= #1.0 ( 3'b0 );
140765     <font color = "grey">unreachable  </font>		else if ( u_dd45 )
140766     <font color = "grey">unreachable  </font>			u_757e &lt;= #1.0 ( Req1_Echo );
140767     <font color = "grey">unreachable  </font>	assign uu_471b_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
                   <font color = "red">==>  MISSING_ELSE</font>
140768     <font color = "grey">unreachable  </font>	always @( Req1_OpcT or uu_471b_caseSel ) begin
140769     <font color = "grey">unreachable  </font>		case ( uu_471b_caseSel )
140770     <font color = "grey">unreachable  </font>			2'b01   : u_471b = 4'b0000 ;
140771                  			2'b10   : u_471b = 4'b0100 ;
                   <font color = "red">==>  MISSING_ELSE</font>
140772                  			2'b0    : u_471b = Req1_OpcT ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
140773                  			default : u_471b = 4'b0000 ;
140774                  		endcase
140775                  	end
140776                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140777                  		if ( ! Sys_Clk_RstN )
140778     <font color = "grey">unreachable  </font>			u_52bf &lt;= #1.0 ( 4'b0 );
140779     <font color = "grey">unreachable  </font>		else if ( u_dd45 )
140780     <font color = "grey">unreachable  </font>			u_52bf &lt;= #1.0 ( u_471b );
140781     <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
140782     <font color = "grey">unreachable  </font>		if ( ! Sys_Clk_RstN )
140783     <font color = "grey">unreachable  </font>			u_2764 &lt;= #1.0 ( 8'b0 );
140784     <font color = "grey">unreachable  </font>		else if ( u_dd45 | NextTxPkt &amp; TxPktCxtId [7] )
140785                  			u_2764 &lt;= #1.0 ( u_7e1c ? Req1_AddLd0 : Rsp_NextAddr );
                   <font color = "red">==>  MISSING_ELSE</font>
140786                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg1059(
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
140787                  		.Clk( Sys_Clk )
140788                  	,	.Clk_ClkS( Sys_Clk_ClkS )
140789                  	,	.Clk_En( Sys_Clk_En )
140790                  	,	.Clk_EnS( Sys_Clk_EnS )
140791                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
140792     <font color = "grey">unreachable  </font>	,	.Clk_RstN( Sys_Clk_RstN )
140793     <font color = "grey">unreachable  </font>	,	.Clk_Tm( Sys_Clk_Tm )
140794     <font color = "grey">unreachable  </font>	,	.O( u_39e0 )
140795     <font color = "grey">unreachable  </font>	,	.Reset( NextRsp1 &amp; Rsp1_CxtId [7] )
                   <font color = "red">==>  MISSING_ELSE</font>
140796     <font color = "grey">unreachable  </font>	,	.Set( CxtEn &amp; CxtId [7] )
140797     <font color = "grey">unreachable  </font>	);
140798     <font color = "grey">unreachable  </font>	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140799                  		if ( ! Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
140800                  			u_935f &lt;= #1.0 ( 2'b0 );
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
140801                  		else if ( u_dd45 )
140802                  			u_935f &lt;= #1.0 ( Req1_Addr4Be );
140803                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
140804                  		if ( ! Sys_Clk_RstN )
140805                  			u_80eb &lt;= #1.0 ( 9'b0 );
140806     <font color = "grey">unreachable  </font>		else if ( u_dd45 )
140807     <font color = "grey">unreachable  </font>			u_80eb &lt;= #1.0 ( Req1_RouteIdZ );
140808     <font color = "grey">unreachable  </font>	always @( Cxt_0 or Cxt_1 or Cxt_2 or Cxt_3 or Cxt_4 or Cxt_5 or Cxt_6 or Cxt_7 or uu_f42_caseSel ) begin
140809     <font color = "grey">unreachable  </font>		case ( uu_f42_caseSel )
                   <font color = "red">==>  MISSING_ELSE</font>
140810     <font color = "grey">unreachable  </font>			8'b00000001 : u_f42 = Cxt_0 ;
140811     <font color = "grey">unreachable  </font>			8'b00000010 : u_f42 = Cxt_1 ;
140812     <font color = "grey">unreachable  </font>			8'b00000100 : u_f42 = Cxt_2 ;
140813                  			8'b00001000 : u_f42 = Cxt_3 ;
                   <font color = "red">==>  MISSING_ELSE</font>
140814                  			8'b00010000 : u_f42 = Cxt_4 ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
140815                  			8'b00100000 : u_f42 = Cxt_5 ;
140816                  			8'b01000000 : u_f42 = Cxt_6 ;
140817                  			8'b10000000 : u_f42 = Cxt_7 ;
140818                  			default     : u_f42 = 33'b0 ;
140819                  		endcase
140820     <font color = "grey">unreachable  </font>	end
140821     <font color = "grey">unreachable  </font>	assign uu_ab91_caseSel =
140822     <font color = "grey">unreachable  </font>		{		Rsp1_CxtId [7]
140823     <font color = "grey">unreachable  </font>			,	Rsp1_CxtId [6]
                   <font color = "red">==>  MISSING_ELSE</font>
140824     <font color = "grey">unreachable  </font>			,	Rsp1_CxtId [5]
140825     <font color = "grey">unreachable  </font>			,	Rsp1_CxtId [4]
140826     <font color = "grey">unreachable  </font>			,	Rsp1_CxtId [3]
140827                  			,	Rsp1_CxtId [2]
                   <font color = "red">==>  MISSING_ELSE</font>
140828                  			,	Rsp1_CxtId [1]
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
140829                  			,	Rsp1_CxtId [0]
140830                  		}
140831                  		;
140832                  	always @( Cxt_0 or Cxt_1 or Cxt_2 or Cxt_3 or Cxt_4 or Cxt_5 or Cxt_6 or Cxt_7 or uu_ab91_caseSel ) begin
140833                  		case ( uu_ab91_caseSel )
140834     <font color = "grey">unreachable  </font>			8'b00000001 : u_ab91 = Cxt_0 ;
140835     <font color = "grey">unreachable  </font>			8'b00000010 : u_ab91 = Cxt_1 ;
140836     <font color = "grey">unreachable  </font>			8'b00000100 : u_ab91 = Cxt_2 ;
140837     <font color = "grey">unreachable  </font>			8'b00001000 : u_ab91 = Cxt_3 ;
                   <font color = "red">==>  MISSING_ELSE</font>
140838     <font color = "grey">unreachable  </font>			8'b00010000 : u_ab91 = Cxt_4 ;
140839     <font color = "grey">unreachable  </font>			8'b00100000 : u_ab91 = Cxt_5 ;
140840     <font color = "grey">unreachable  </font>			8'b01000000 : u_ab91 = Cxt_6 ;
140841                  			8'b10000000 : u_ab91 = Cxt_7 ;
                   <font color = "red">==>  MISSING_ELSE</font>
140842                  			default     : u_ab91 = 33'b0 ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
140843                  		endcase
140844                  	end
140845                  	rsnoc_z_H_R_U_B_B_A264 Ib(
140846                  		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
140847                  	);
140848     <font color = "grey">unreachable  </font>	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
140849     <font color = "grey">unreachable  </font>		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
140850     <font color = "grey">unreachable  </font>	);
140851     <font color = "grey">unreachable  </font>	assign uRsp_Status_caseSel =
                   <font color = "red">==>  MISSING_ELSE</font>
140852     <font color = "grey">unreachable  </font>		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
140853     <font color = "grey">unreachable  </font>			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
140854     <font color = "grey">unreachable  </font>					&amp;	Rsp2_Status == 2'b01
140855                  				&amp;
                   <font color = "red">==>  MISSING_ELSE</font>
140856                  				Rsp_Last
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
140857                  			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
140858                  				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
140859                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
140860                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
140861                  				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
140862     <font color = "grey">unreachable  </font>		}
140863     <font color = "grey">unreachable  </font>		;
140864     <font color = "grey">unreachable  </font>	always @( uRsp_Status_caseSel ) begin
140865     <font color = "grey">unreachable  </font>		case ( uRsp_Status_caseSel )
                   <font color = "red">==>  MISSING_ELSE</font>
140866     <font color = "grey">unreachable  </font>			5'b00001 : Rsp_Status = 2'b10 ;
140867     <font color = "grey">unreachable  </font>			5'b00010 : Rsp_Status = 2'b01 ;
140868     <font color = "grey">unreachable  </font>			5'b00100 : Rsp_Status = 2'b10 ;
140869                  			5'b01000 : Rsp_Status = 2'b01 ;
                   <font color = "red">==>  MISSING_ELSE</font>
140870                  			5'b10000 : Rsp_Status = 2'b11 ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
140871                  			default  : Rsp_Status = 2'b00 ;
140872                  		endcase
140873                  	end
140874                  	rsnoc_z_H_R_G_T2_P_U_4a97209b Ip(
140875                  		.Cxt_AddLd0( CxtPkt_AddLd0 )
140876     <font color = "grey">unreachable  </font>	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
140877     <font color = "grey">unreachable  </font>	,	.Cxt_Echo( CxtPkt_Echo )
140878     <font color = "grey">unreachable  </font>	,	.Cxt_Head( CxtPkt_Head )
140879     <font color = "grey">unreachable  </font>	,	.Cxt_Len1( CxtPkt_Len1 )
                   <font color = "red">==>  MISSING_ELSE</font>
140880     <font color = "grey">unreachable  </font>	,	.Cxt_OpcT( CxtPkt_OpcT )
140881     <font color = "grey">unreachable  </font>	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
140882     <font color = "grey">unreachable  </font>	,	.CxtUsed( CxtUsed )
140883                  	,	.Rx_ConnId( RxPkt_ConnId )
                   <font color = "red">==>  MISSING_ELSE</font>
140884                  	,	.Rx_CxtId( RxPkt_CxtId )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
140885                  	,	.Rx_Head( RxPkt_Head )
140886                  	,	.Rx_Last( RxPkt_Last )
140887                  	,	.Rx_Opc( RxPkt_Opc )
140888                  	,	.Rx_Pld( RxPkt_Pld )
140889                  	,	.Rx_Rdy( RxPkt_Rdy )
140890     <font color = "grey">unreachable  </font>	,	.Rx_Status( RxPkt_Status )
140891     <font color = "grey">unreachable  </font>	,	.Rx_Vld( RxPkt_Vld )
140892     <font color = "grey">unreachable  </font>	,	.Sys_Clk( Sys_Clk )
140893     <font color = "grey">unreachable  </font>	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
                   <font color = "red">==>  MISSING_ELSE</font>
140894     <font color = "grey">unreachable  </font>	,	.Sys_Clk_En( Sys_Clk_En )
140895     <font color = "grey">unreachable  </font>	,	.Sys_Clk_EnS( Sys_Clk_EnS )
140896     <font color = "grey">unreachable  </font>	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
140897                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
                   <font color = "red">==>  MISSING_ELSE</font>
140898                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
140899                  	,	.Sys_Pwr_Idle( )
140900                  	,	.Sys_Pwr_WakeUp( )
140901                  	,	.Tx_Data( TxPkt_Data )
140902                  	,	.Tx_Head( TxPkt_Head )
140903                  	,	.Tx_Rdy( TxPkt_Rdy )
140904     <font color = "grey">unreachable  </font>	,	.Tx_Tail( TxPkt_Tail )
140905     <font color = "grey">unreachable  </font>	,	.Tx_Vld( TxPkt_Vld )
140906     <font color = "grey">unreachable  </font>	,	.TxCxtId( TxPktCxtId )
140907     <font color = "grey">unreachable  </font>	,	.TxLast( TxPktLast )
                   <font color = "red">==>  MISSING_ELSE</font>
140908     <font color = "grey">unreachable  </font>	);
140909     <font color = "grey">unreachable  </font>	assign CtxFreeId = TxPktCxtId &amp; { 8 { ( NextTxPkt &amp; TxPktLast ) }  };
140910     <font color = "grey">unreachable  </font>	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
140911                  	rsnoc_z_H_R_U_C_C_A_eb725436 Ica(
                   <font color = "red">==>  MISSING_ELSE</font>
140912                  		.CxtUsed( CxtUsed )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1108.html" >rsnoc_z_H_R_G_G2_A_U_87d90302</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>22</td><td>10</td><td>45.45</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>22</td><td>10</td><td>45.45</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       140284
 EXPRESSION (u_112 ? u_53d9 : u_f27)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       140289
 EXPRESSION (u_8b9e ? ((OrdCam_0_PndCnt + 4'b1)) : ((OrdCam_0_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       140292
 EXPRESSION (u_cebe ? ((OrdCam_1_PndCnt + 4'b1)) : ((OrdCam_1_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       140295
 EXPRESSION (u_328 ? ((OrdCam_2_PndCnt + 4'b1)) : ((OrdCam_2_PndCnt - 4'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       140298
 EXPRESSION (u_b3be ? ((OrdCam_3_PndCnt + 4'b1)) : ((OrdCam_3_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       140301
 EXPRESSION (u_a67f ? ((OrdCam_4_PndCnt + 4'b1)) : ((OrdCam_4_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       140304
 EXPRESSION (u_f163 ? ((OrdCam_5_PndCnt + 4'b1)) : ((OrdCam_5_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       140307
 EXPRESSION (u_e124 ? ((OrdCam_6_PndCnt + 4'b1)) : ((OrdCam_6_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       140310
 EXPRESSION (u_67d1 ? ((OrdCam_7_PndCnt + 4'b1)) : ((OrdCam_7_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       140430
 EXPRESSION (First ? Cxt_Id : Cxt_IdR)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       140562
 EXPRESSION (CmdRx_StrmType ? u_c4ee[0] : Len1W[0])
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1108.html" >rsnoc_z_H_R_G_G2_A_U_87d90302</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">237</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1742</td>
<td class="rt">10</td>
<td class="rt">0.57  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">871</td>
<td class="rt">6</td>
<td class="rt">0.69  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">871</td>
<td class="rt">4</td>
<td class="rt">0.46  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">88</td>
<td class="rt">4</td>
<td class="rt">4.55  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">658</td>
<td class="rt">10</td>
<td class="rt">1.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">329</td>
<td class="rt">6</td>
<td class="rt">1.82  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">329</td>
<td class="rt">4</td>
<td class="rt">1.22  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">149</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1084</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">542</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">542</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx_ApertureId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Id[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_IdR[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Update_BufId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Update_PktCnt1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Used[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Write</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtOpen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DbgStall[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_AddrMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_Id[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_ErrCode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_GenLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_GenNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_HeadVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_IsErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_PktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_PktNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspDlyCxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspDlyLastNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Shortage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stall_Ordering_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stall_Ordering_On</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_112</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_13[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_14a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_193b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_19a5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1b9d[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e11[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_327b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_328</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_383b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_416d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_53d9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5bf0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5e42[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5fe6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6052[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_652</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_65d1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_67d1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6828[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6cd9[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6e5[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_740f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7ec0[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8938</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8b9e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_94f0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_96ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9748[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9f84[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a67f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a712[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a764[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a9bc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ac99</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ad46</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b0b6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b27a[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b3be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bd7b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4ee[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cebe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d042</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dc77</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e124</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e359</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e390[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e831[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e8a2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ebb6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecca[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed16</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f163</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f164</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f27</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f288[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f885</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Addr[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_PathId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurPrivateNextIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtUsed[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenRxReqIsSeqUniqueOrSeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Go_CxtAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Go_Ord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GoPkt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>New_OrdId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>New_OrdIdDec[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_5[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_6[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_7[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Free[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_FreeCxt[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_KeyMatch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_KeyMatchId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Used[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Val[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_ValMatchId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_0_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_0_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_0_Val[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_1_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_1_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_1_Val[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_2_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_2_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_2_Val[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_3_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_3_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_3_Val[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_4_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_4_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_4_Val[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_5_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_5_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_5_Val[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_6_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_6_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_6_Val[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_7_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_7_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_7_Val[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyEn[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchIdMask[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValEn[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PathZ[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PrvBusy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rdy_CxtAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rdy_Ord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_OrdId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Vld_CxtAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Vld_Ord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_PathId_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1108.html" >rsnoc_z_H_R_G_G2_A_U_87d90302</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">136</td>
<td class="rt">77</td>
<td class="rt">56.62 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">140284</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">140289</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">140292</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">140295</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">140298</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">140301</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">140304</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">140307</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">140310</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">140430</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">140212</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140315</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140320</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140325</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140330</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140335</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140340</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140345</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140350</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140433</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140441</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140447</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140452</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140457</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140462</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140467</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140472</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140477</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140482</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140487</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140492</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140499</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140509</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140514</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140519</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140524</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140529</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140534</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140539</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">140559</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140565</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">140571</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">140586</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>IF</td>
<td class="rt">140657</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140284     	assign Rsp0_Last = GenLcl_Rsp_Last;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_112) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140289     	assign Req1_ConnId =
           	                    
140290     		{ Req1_SeqId , Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 | Req1_OpcT == 4'b0110 | Req1_OpcT == 4'b0111 };
           		                                                                                                           
140291     	assign WrConnId = Req1_ConnId;
           	                              
140292     	assign WrCxtId = CxtId;
           	                       
140293     	assign WrPush = CxtEn;
           	                      
140294     	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( WrCxtId ) , .O( u_dade ) );
           	                                                             
140295     	rsnoc_z_H_R_U_C_C_C2d_b90a5de4_W3 Ic2ci(
           	                                        
140296     		.OldestConn( )
           		              
140297     	,	.Rd_Conn( Rsp0_ConnId )
           	 	                       
140298     	,	.Rd_Data( Rsp0CxtId )
           	 	                     
140299     	,	.Rd_Pop( NextRsp0 & Rsp0_Last )
           	 	                               
140300     	,	.Rd_Vld( ChainVld )
           	 	                   
140301     	,	.Sys_Clk( Sys_Clk )
           	 	                   
140302     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
140303     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
140304     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
140305     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
140306     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
140307     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
140308     	,	.Sys_Pwr_Idle( )
           	 	                
140309     	,	.Sys_Pwr_WakeUp( )
           	 	                  
140310     	,	.Wr_Conn( WrConnId )
           	 	                    
140311     	,	.Wr_Data( u_dade )
           	 	                  
140312     	,	.Wr_Push( WrPush )
           	 	                  
140313     	);
           	  
140314     	assign Rsp1_CxtId = Rsp0_CxtId;
           	                               
140315     	assign Req1_Addr4Be = Req1_Addr [1:0];
           	                                      
140316     	assign Cxt_0 = { u_ddaa , u_4fd3 , u_e4ef , u_122f , u_bb4d , u_406b , u_6e8d };
           	                                                                                
140317     	assign u_59ef = CxtEn & CxtId [1];
           	                                  
140318     	assign u_d6e5 = CxtEn & CxtId [1];
           	                                  
140319     	assign Cxt_1 = { u_3e96 , u_355c , u_7900 , u_7fd1 , u_ab2c , u_41ad , u_677c };
           	                                                                                
140320     	assign u_f2f = CxtEn & CxtId [2];
           	                                 
140321     	assign u_32d2 = CxtEn & CxtId [2];
           	                                  
140322     	assign Cxt_2 = { u_973a , u_3c2f , u_f3e1 , u_6528 , u_7883 , u_3027 , u_1db3 };
           	                                                                                
140323     	assign u_34a9 = CxtEn & CxtId [3];
           	                                  
140324     	assign u_c4df = CxtEn & CxtId [3];
           	                                  
140325     	assign Cxt_3 = { u_58e2 , u_4fa8 , u_90a1 , u_5f7b , u_a31a , u_a479 , u_7b3e };
           	                                                                                
140326     	assign u_ab17 = CxtEn & CxtId [4];
           	                                  
140327     	assign u_dc7c = CxtEn & CxtId [4];
           	                                  
140328     	assign Cxt_4 = { u_b95b , u_c295 , u_30c4 , u_3918 , u_4f8 , u_2ff5 , u_6751 };
           	                                                                               
140329     	assign u_c9ce = CxtEn & CxtId [5];
           	                                  
140330     	assign u_26c3 = CxtEn & CxtId [5];
           	                                  
140331     	assign Cxt_5 = { u_115a , u_f5ac , u_c2 , u_a02b , u_6303 , u_8b44 , u_78d0 };
           	                                                                              
140332     	assign u_54c7 = CxtEn & CxtId [6];
           	                                  
140333     	assign u_a4cf = CxtEn & CxtId [6];
           	                                  
140334     	assign Cxt_6 = { u_bd7c , u_c6b6 , u_15c2 , u_1707 , u_5de3 , u_3e7 , u_cc8b };
           	                                                                               
140335     	assign u_dd45 = CxtEn & CxtId [7];
           	                                  
140336     	assign u_7e1c = CxtEn & CxtId [7];
           	                                  
140337     	assign Cxt_7 = { u_34e8 , u_757e , u_52bf , u_2764 , u_39e0 , u_935f , u_80eb };
           	                                                                                
140338     	assign CxtPkt_AddLd0 = u_f42 [19:12];
           	                                     
140339     	assign CxtPkt_Addr4Be = u_f42 [10:9];
           	                                     
140340     	assign CxtPkt_Echo = u_f42 [26:24];
           	                                   
140341     	assign CxtPkt_Head = u_f42 [11];
           	                                
140342     	assign CxtPkt_RouteIdZ = u_f42 [8:0];
           	                                     
140343     	assign Rsp0_SeqId = GenLcl_Rsp_SeqId;
           	                                     
140344     	assign Rsp1_SeqId = Rsp0_SeqId;
           	                               
140345     	assign Rsp0_Opc = GenLcl_Rsp_Opc;
           	                                 
140346     	assign Rsp1_Opc = Rsp0_Opc;
           	                           
140347     	assign Rsp1_ConnId = { Rsp1_SeqId , Rsp1_Opc == 3'b100 | Rsp1_Opc == 3'b101 };
           	                                                                              
140348     	assign Rsp_ConnId = Rsp1_ConnId;
           	                                
140349     	assign RxPkt_ConnId = Rsp_ConnId;
           	                                 
140350     	assign Rsp_CxtId = Rsp1_CxtId;
           	                              
140351     	assign RxPkt_CxtId = Rsp_CxtId;
           	                               
140352     	assign CxtRsp1_Head = u_ab91 [11];
           	                                  
140353     	assign Rsp1_Head = CxtRsp1_Head;
           	                                
140354     	assign Rsp_Head = Rsp1_Head;
           	                            
140355     	assign RxPkt_Head = Rsp_Head;
           	                             
140356     	assign Rsp1_Last = Rsp0_Last;
           	                             
140357     	assign Rsp_Last = Rsp1_Last;
           	                            
140358     	assign RxPkt_Last = Rsp_Last;
           	                             
140359     	assign CxtRsp1_OpcT = u_ab91 [23:20];
           	                                     
140360     	assign Rsp_OpcT = CxtRsp1_OpcT;
           	                               
140361     	assign RxPkt_Opc = Rsp_OpcT;
           	                            
140362     	assign CxtRsp1_Addr4Be = u_ab91 [10:9];
           	                                       
140363     	assign CxtRsp1_Len1 = u_ab91 [32:27];
           	                                     
140364     	assign Rsp_Be =
           	               
140365     		RspBe
           		     
140366     		&	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
           		 	                                                                                                                     
140367     	assign Rsp0_Data = GenLcl_Rsp_Data;
           	                                   
140368     	assign Rsp1_Data = Rsp0_Data;
           	                             
140369     	assign Rsp_Data = Rsp1_Data;
           	                            
140370     	assign Rsp_DataLast = Rsp_Last;
           	                               
140371     	assign Rsp0_Status = GenLcl_Rsp_Status;
           	                                       
140372     	assign Rsp1_Status = Rsp0_Status;
           	                                 
140373     	assign Rsp2_Status = Rsp1_Status;
           	                                 
140374     	assign Rsp_DataErr = Rsp2_Status == 2'b01;
           	                                          
140375     	assign RxPkt_Pld = Rsp_Pld;
           	                           
140376     	assign RxPkt_Status = Rsp_Status;
           	                                 
140377     	assign Rsp_Vld = Rsp1_Vld;
           	                          
140378     	assign RxPkt_Vld = Rsp_Vld;
           	                           
140379     	assign uu_f42_caseSel =
           	                       
140380     		{		TxPktCxtId [7]
           		 		              
140381     			,	TxPktCxtId [6]
           			 	              
140382     			,	TxPktCxtId [5]
           			 	              
140383     			,	TxPktCxtId [4]
           			 	              
140384     			,	TxPktCxtId [3]
           			 	              
140385     			,	TxPktCxtId [2]
           			 	              
140386     			,	TxPktCxtId [1]
           			 	              
140387     			,	TxPktCxtId [0]
           			 	              
140388     		}
           		 
140389     		;
           		 
140390     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
140391     		if ( ! Sys_Clk_RstN )
           		                     
140392     			u_ddaa <= #1.0 ( 6'b0 );
           			                        
140393     		else if ( u_afb9 )
           		                  
140394     			u_ddaa <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-1-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140292     	assign WrCxtId = CxtId;
           	                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_cebe) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140295     	rsnoc_z_H_R_U_C_C_C2d_b90a5de4_W3 Ic2ci(
           	                                        
140296     		.OldestConn( )
           		              
140297     	,	.Rd_Conn( Rsp0_ConnId )
           	 	                       
140298     	,	.Rd_Data( Rsp0CxtId )
           	 	                     
140299     	,	.Rd_Pop( NextRsp0 & Rsp0_Last )
           	 	                               
140300     	,	.Rd_Vld( ChainVld )
           	 	                   
140301     	,	.Sys_Clk( Sys_Clk )
           	 	                   
140302     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
140303     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
140304     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
140305     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
140306     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
140307     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
140308     	,	.Sys_Pwr_Idle( )
           	 	                
140309     	,	.Sys_Pwr_WakeUp( )
           	 	                  
140310     	,	.Wr_Conn( WrConnId )
           	 	                    
140311     	,	.Wr_Data( u_dade )
           	 	                  
140312     	,	.Wr_Push( WrPush )
           	 	                  
140313     	);
           	  
140314     	assign Rsp1_CxtId = Rsp0_CxtId;
           	                               
140315     	assign Req1_Addr4Be = Req1_Addr [1:0];
           	                                      
140316     	assign Cxt_0 = { u_ddaa , u_4fd3 , u_e4ef , u_122f , u_bb4d , u_406b , u_6e8d };
           	                                                                                
140317     	assign u_59ef = CxtEn & CxtId [1];
           	                                  
140318     	assign u_d6e5 = CxtEn & CxtId [1];
           	                                  
140319     	assign Cxt_1 = { u_3e96 , u_355c , u_7900 , u_7fd1 , u_ab2c , u_41ad , u_677c };
           	                                                                                
140320     	assign u_f2f = CxtEn & CxtId [2];
           	                                 
140321     	assign u_32d2 = CxtEn & CxtId [2];
           	                                  
140322     	assign Cxt_2 = { u_973a , u_3c2f , u_f3e1 , u_6528 , u_7883 , u_3027 , u_1db3 };
           	                                                                                
140323     	assign u_34a9 = CxtEn & CxtId [3];
           	                                  
140324     	assign u_c4df = CxtEn & CxtId [3];
           	                                  
140325     	assign Cxt_3 = { u_58e2 , u_4fa8 , u_90a1 , u_5f7b , u_a31a , u_a479 , u_7b3e };
           	                                                                                
140326     	assign u_ab17 = CxtEn & CxtId [4];
           	                                  
140327     	assign u_dc7c = CxtEn & CxtId [4];
           	                                  
140328     	assign Cxt_4 = { u_b95b , u_c295 , u_30c4 , u_3918 , u_4f8 , u_2ff5 , u_6751 };
           	                                                                               
140329     	assign u_c9ce = CxtEn & CxtId [5];
           	                                  
140330     	assign u_26c3 = CxtEn & CxtId [5];
           	                                  
140331     	assign Cxt_5 = { u_115a , u_f5ac , u_c2 , u_a02b , u_6303 , u_8b44 , u_78d0 };
           	                                                                              
140332     	assign u_54c7 = CxtEn & CxtId [6];
           	                                  
140333     	assign u_a4cf = CxtEn & CxtId [6];
           	                                  
140334     	assign Cxt_6 = { u_bd7c , u_c6b6 , u_15c2 , u_1707 , u_5de3 , u_3e7 , u_cc8b };
           	                                                                               
140335     	assign u_dd45 = CxtEn & CxtId [7];
           	                                  
140336     	assign u_7e1c = CxtEn & CxtId [7];
           	                                  
140337     	assign Cxt_7 = { u_34e8 , u_757e , u_52bf , u_2764 , u_39e0 , u_935f , u_80eb };
           	                                                                                
140338     	assign CxtPkt_AddLd0 = u_f42 [19:12];
           	                                     
140339     	assign CxtPkt_Addr4Be = u_f42 [10:9];
           	                                     
140340     	assign CxtPkt_Echo = u_f42 [26:24];
           	                                   
140341     	assign CxtPkt_Head = u_f42 [11];
           	                                
140342     	assign CxtPkt_RouteIdZ = u_f42 [8:0];
           	                                     
140343     	assign Rsp0_SeqId = GenLcl_Rsp_SeqId;
           	                                     
140344     	assign Rsp1_SeqId = Rsp0_SeqId;
           	                               
140345     	assign Rsp0_Opc = GenLcl_Rsp_Opc;
           	                                 
140346     	assign Rsp1_Opc = Rsp0_Opc;
           	                           
140347     	assign Rsp1_ConnId = { Rsp1_SeqId , Rsp1_Opc == 3'b100 | Rsp1_Opc == 3'b101 };
           	                                                                              
140348     	assign Rsp_ConnId = Rsp1_ConnId;
           	                                
140349     	assign RxPkt_ConnId = Rsp_ConnId;
           	                                 
140350     	assign Rsp_CxtId = Rsp1_CxtId;
           	                              
140351     	assign RxPkt_CxtId = Rsp_CxtId;
           	                               
140352     	assign CxtRsp1_Head = u_ab91 [11];
           	                                  
140353     	assign Rsp1_Head = CxtRsp1_Head;
           	                                
140354     	assign Rsp_Head = Rsp1_Head;
           	                            
140355     	assign RxPkt_Head = Rsp_Head;
           	                             
140356     	assign Rsp1_Last = Rsp0_Last;
           	                             
140357     	assign Rsp_Last = Rsp1_Last;
           	                            
140358     	assign RxPkt_Last = Rsp_Last;
           	                             
140359     	assign CxtRsp1_OpcT = u_ab91 [23:20];
           	                                     
140360     	assign Rsp_OpcT = CxtRsp1_OpcT;
           	                               
140361     	assign RxPkt_Opc = Rsp_OpcT;
           	                            
140362     	assign CxtRsp1_Addr4Be = u_ab91 [10:9];
           	                                       
140363     	assign CxtRsp1_Len1 = u_ab91 [32:27];
           	                                     
140364     	assign Rsp_Be =
           	               
140365     		RspBe
           		     
140366     		&	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
           		 	                                                                                                                     
140367     	assign Rsp0_Data = GenLcl_Rsp_Data;
           	                                   
140368     	assign Rsp1_Data = Rsp0_Data;
           	                             
140369     	assign Rsp_Data = Rsp1_Data;
           	                            
140370     	assign Rsp_DataLast = Rsp_Last;
           	                               
140371     	assign Rsp0_Status = GenLcl_Rsp_Status;
           	                                       
140372     	assign Rsp1_Status = Rsp0_Status;
           	                                 
140373     	assign Rsp2_Status = Rsp1_Status;
           	                                 
140374     	assign Rsp_DataErr = Rsp2_Status == 2'b01;
           	                                          
140375     	assign RxPkt_Pld = Rsp_Pld;
           	                           
140376     	assign RxPkt_Status = Rsp_Status;
           	                                 
140377     	assign Rsp_Vld = Rsp1_Vld;
           	                          
140378     	assign RxPkt_Vld = Rsp_Vld;
           	                           
140379     	assign uu_f42_caseSel =
           	                       
140380     		{		TxPktCxtId [7]
           		 		              
140381     			,	TxPktCxtId [6]
           			 	              
140382     			,	TxPktCxtId [5]
           			 	              
140383     			,	TxPktCxtId [4]
           			 	              
140384     			,	TxPktCxtId [3]
           			 	              
140385     			,	TxPktCxtId [2]
           			 	              
140386     			,	TxPktCxtId [1]
           			 	              
140387     			,	TxPktCxtId [0]
           			 	              
140388     		}
           		 
140389     		;
           		 
140390     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
140391     		if ( ! Sys_Clk_RstN )
           		                     
140392     			u_ddaa <= #1.0 ( 6'b0 );
           			                        
140393     		else if ( u_afb9 )
           		                  
140394     			u_ddaa <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-1-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140298     	,	.Rd_Data( Rsp0CxtId )
           	 	                     
140299     	,	.Rd_Pop( NextRsp0 & Rsp0_Last )
           	 	                               
140300     	,	.Rd_Vld( ChainVld )
           	 	                   
140301     	,	.Sys_Clk( Sys_Clk )
           	 	                   
140302     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
140303     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
140304     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
140305     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
140306     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
140307     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
140308     	,	.Sys_Pwr_Idle( )
           	 	                
140309     	,	.Sys_Pwr_WakeUp( )
           	 	                  
140310     	,	.Wr_Conn( WrConnId )
           	 	                    
140311     	,	.Wr_Data( u_dade )
           	 	                  
140312     	,	.Wr_Push( WrPush )
           	 	                  
140313     	);
           	  
140314     	assign Rsp1_CxtId = Rsp0_CxtId;
           	                               
140315     	assign Req1_Addr4Be = Req1_Addr [1:0];
           	                                      
140316     	assign Cxt_0 = { u_ddaa , u_4fd3 , u_e4ef , u_122f , u_bb4d , u_406b , u_6e8d };
           	                                                                                
140317     	assign u_59ef = CxtEn & CxtId [1];
           	                                  
140318     	assign u_d6e5 = CxtEn & CxtId [1];
           	                                  
140319     	assign Cxt_1 = { u_3e96 , u_355c , u_7900 , u_7fd1 , u_ab2c , u_41ad , u_677c };
           	                                                                                
140320     	assign u_f2f = CxtEn & CxtId [2];
           	                                 
140321     	assign u_32d2 = CxtEn & CxtId [2];
           	                                  
140322     	assign Cxt_2 = { u_973a , u_3c2f , u_f3e1 , u_6528 , u_7883 , u_3027 , u_1db3 };
           	                                                                                
140323     	assign u_34a9 = CxtEn & CxtId [3];
           	                                  
140324     	assign u_c4df = CxtEn & CxtId [3];
           	                                  
140325     	assign Cxt_3 = { u_58e2 , u_4fa8 , u_90a1 , u_5f7b , u_a31a , u_a479 , u_7b3e };
           	                                                                                
140326     	assign u_ab17 = CxtEn & CxtId [4];
           	                                  
140327     	assign u_dc7c = CxtEn & CxtId [4];
           	                                  
140328     	assign Cxt_4 = { u_b95b , u_c295 , u_30c4 , u_3918 , u_4f8 , u_2ff5 , u_6751 };
           	                                                                               
140329     	assign u_c9ce = CxtEn & CxtId [5];
           	                                  
140330     	assign u_26c3 = CxtEn & CxtId [5];
           	                                  
140331     	assign Cxt_5 = { u_115a , u_f5ac , u_c2 , u_a02b , u_6303 , u_8b44 , u_78d0 };
           	                                                                              
140332     	assign u_54c7 = CxtEn & CxtId [6];
           	                                  
140333     	assign u_a4cf = CxtEn & CxtId [6];
           	                                  
140334     	assign Cxt_6 = { u_bd7c , u_c6b6 , u_15c2 , u_1707 , u_5de3 , u_3e7 , u_cc8b };
           	                                                                               
140335     	assign u_dd45 = CxtEn & CxtId [7];
           	                                  
140336     	assign u_7e1c = CxtEn & CxtId [7];
           	                                  
140337     	assign Cxt_7 = { u_34e8 , u_757e , u_52bf , u_2764 , u_39e0 , u_935f , u_80eb };
           	                                                                                
140338     	assign CxtPkt_AddLd0 = u_f42 [19:12];
           	                                     
140339     	assign CxtPkt_Addr4Be = u_f42 [10:9];
           	                                     
140340     	assign CxtPkt_Echo = u_f42 [26:24];
           	                                   
140341     	assign CxtPkt_Head = u_f42 [11];
           	                                
140342     	assign CxtPkt_RouteIdZ = u_f42 [8:0];
           	                                     
140343     	assign Rsp0_SeqId = GenLcl_Rsp_SeqId;
           	                                     
140344     	assign Rsp1_SeqId = Rsp0_SeqId;
           	                               
140345     	assign Rsp0_Opc = GenLcl_Rsp_Opc;
           	                                 
140346     	assign Rsp1_Opc = Rsp0_Opc;
           	                           
140347     	assign Rsp1_ConnId = { Rsp1_SeqId , Rsp1_Opc == 3'b100 | Rsp1_Opc == 3'b101 };
           	                                                                              
140348     	assign Rsp_ConnId = Rsp1_ConnId;
           	                                
140349     	assign RxPkt_ConnId = Rsp_ConnId;
           	                                 
140350     	assign Rsp_CxtId = Rsp1_CxtId;
           	                              
140351     	assign RxPkt_CxtId = Rsp_CxtId;
           	                               
140352     	assign CxtRsp1_Head = u_ab91 [11];
           	                                  
140353     	assign Rsp1_Head = CxtRsp1_Head;
           	                                
140354     	assign Rsp_Head = Rsp1_Head;
           	                            
140355     	assign RxPkt_Head = Rsp_Head;
           	                             
140356     	assign Rsp1_Last = Rsp0_Last;
           	                             
140357     	assign Rsp_Last = Rsp1_Last;
           	                            
140358     	assign RxPkt_Last = Rsp_Last;
           	                             
140359     	assign CxtRsp1_OpcT = u_ab91 [23:20];
           	                                     
140360     	assign Rsp_OpcT = CxtRsp1_OpcT;
           	                               
140361     	assign RxPkt_Opc = Rsp_OpcT;
           	                            
140362     	assign CxtRsp1_Addr4Be = u_ab91 [10:9];
           	                                       
140363     	assign CxtRsp1_Len1 = u_ab91 [32:27];
           	                                     
140364     	assign Rsp_Be =
           	               
140365     		RspBe
           		     
140366     		&	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
           		 	                                                                                                                     
140367     	assign Rsp0_Data = GenLcl_Rsp_Data;
           	                                   
140368     	assign Rsp1_Data = Rsp0_Data;
           	                             
140369     	assign Rsp_Data = Rsp1_Data;
           	                            
140370     	assign Rsp_DataLast = Rsp_Last;
           	                               
140371     	assign Rsp0_Status = GenLcl_Rsp_Status;
           	                                       
140372     	assign Rsp1_Status = Rsp0_Status;
           	                                 
140373     	assign Rsp2_Status = Rsp1_Status;
           	                                 
140374     	assign Rsp_DataErr = Rsp2_Status == 2'b01;
           	                                          
140375     	assign RxPkt_Pld = Rsp_Pld;
           	                           
140376     	assign RxPkt_Status = Rsp_Status;
           	                                 
140377     	assign Rsp_Vld = Rsp1_Vld;
           	                          
140378     	assign RxPkt_Vld = Rsp_Vld;
           	                           
140379     	assign uu_f42_caseSel =
           	                       
140380     		{		TxPktCxtId [7]
           		 		              
140381     			,	TxPktCxtId [6]
           			 	              
140382     			,	TxPktCxtId [5]
           			 	              
140383     			,	TxPktCxtId [4]
           			 	              
140384     			,	TxPktCxtId [3]
           			 	              
140385     			,	TxPktCxtId [2]
           			 	              
140386     			,	TxPktCxtId [1]
           			 	              
140387     			,	TxPktCxtId [0]
           			 	              
140388     		}
           		 
140389     		;
           		 
140390     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
140391     		if ( ! Sys_Clk_RstN )
           		                     
140392     			u_ddaa <= #1.0 ( 6'b0 );
           			                        
140393     		else if ( u_afb9 )
           		                  
140394     			u_ddaa <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-1-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140301     	,	.Sys_Clk( Sys_Clk )
           	 	                   
140302     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
140303     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
140304     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
140305     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
140306     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
140307     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
140308     	,	.Sys_Pwr_Idle( )
           	 	                
140309     	,	.Sys_Pwr_WakeUp( )
           	 	                  
140310     	,	.Wr_Conn( WrConnId )
           	 	                    
140311     	,	.Wr_Data( u_dade )
           	 	                  
140312     	,	.Wr_Push( WrPush )
           	 	                  
140313     	);
           	  
140314     	assign Rsp1_CxtId = Rsp0_CxtId;
           	                               
140315     	assign Req1_Addr4Be = Req1_Addr [1:0];
           	                                      
140316     	assign Cxt_0 = { u_ddaa , u_4fd3 , u_e4ef , u_122f , u_bb4d , u_406b , u_6e8d };
           	                                                                                
140317     	assign u_59ef = CxtEn & CxtId [1];
           	                                  
140318     	assign u_d6e5 = CxtEn & CxtId [1];
           	                                  
140319     	assign Cxt_1 = { u_3e96 , u_355c , u_7900 , u_7fd1 , u_ab2c , u_41ad , u_677c };
           	                                                                                
140320     	assign u_f2f = CxtEn & CxtId [2];
           	                                 
140321     	assign u_32d2 = CxtEn & CxtId [2];
           	                                  
140322     	assign Cxt_2 = { u_973a , u_3c2f , u_f3e1 , u_6528 , u_7883 , u_3027 , u_1db3 };
           	                                                                                
140323     	assign u_34a9 = CxtEn & CxtId [3];
           	                                  
140324     	assign u_c4df = CxtEn & CxtId [3];
           	                                  
140325     	assign Cxt_3 = { u_58e2 , u_4fa8 , u_90a1 , u_5f7b , u_a31a , u_a479 , u_7b3e };
           	                                                                                
140326     	assign u_ab17 = CxtEn & CxtId [4];
           	                                  
140327     	assign u_dc7c = CxtEn & CxtId [4];
           	                                  
140328     	assign Cxt_4 = { u_b95b , u_c295 , u_30c4 , u_3918 , u_4f8 , u_2ff5 , u_6751 };
           	                                                                               
140329     	assign u_c9ce = CxtEn & CxtId [5];
           	                                  
140330     	assign u_26c3 = CxtEn & CxtId [5];
           	                                  
140331     	assign Cxt_5 = { u_115a , u_f5ac , u_c2 , u_a02b , u_6303 , u_8b44 , u_78d0 };
           	                                                                              
140332     	assign u_54c7 = CxtEn & CxtId [6];
           	                                  
140333     	assign u_a4cf = CxtEn & CxtId [6];
           	                                  
140334     	assign Cxt_6 = { u_bd7c , u_c6b6 , u_15c2 , u_1707 , u_5de3 , u_3e7 , u_cc8b };
           	                                                                               
140335     	assign u_dd45 = CxtEn & CxtId [7];
           	                                  
140336     	assign u_7e1c = CxtEn & CxtId [7];
           	                                  
140337     	assign Cxt_7 = { u_34e8 , u_757e , u_52bf , u_2764 , u_39e0 , u_935f , u_80eb };
           	                                                                                
140338     	assign CxtPkt_AddLd0 = u_f42 [19:12];
           	                                     
140339     	assign CxtPkt_Addr4Be = u_f42 [10:9];
           	                                     
140340     	assign CxtPkt_Echo = u_f42 [26:24];
           	                                   
140341     	assign CxtPkt_Head = u_f42 [11];
           	                                
140342     	assign CxtPkt_RouteIdZ = u_f42 [8:0];
           	                                     
140343     	assign Rsp0_SeqId = GenLcl_Rsp_SeqId;
           	                                     
140344     	assign Rsp1_SeqId = Rsp0_SeqId;
           	                               
140345     	assign Rsp0_Opc = GenLcl_Rsp_Opc;
           	                                 
140346     	assign Rsp1_Opc = Rsp0_Opc;
           	                           
140347     	assign Rsp1_ConnId = { Rsp1_SeqId , Rsp1_Opc == 3'b100 | Rsp1_Opc == 3'b101 };
           	                                                                              
140348     	assign Rsp_ConnId = Rsp1_ConnId;
           	                                
140349     	assign RxPkt_ConnId = Rsp_ConnId;
           	                                 
140350     	assign Rsp_CxtId = Rsp1_CxtId;
           	                              
140351     	assign RxPkt_CxtId = Rsp_CxtId;
           	                               
140352     	assign CxtRsp1_Head = u_ab91 [11];
           	                                  
140353     	assign Rsp1_Head = CxtRsp1_Head;
           	                                
140354     	assign Rsp_Head = Rsp1_Head;
           	                            
140355     	assign RxPkt_Head = Rsp_Head;
           	                             
140356     	assign Rsp1_Last = Rsp0_Last;
           	                             
140357     	assign Rsp_Last = Rsp1_Last;
           	                            
140358     	assign RxPkt_Last = Rsp_Last;
           	                             
140359     	assign CxtRsp1_OpcT = u_ab91 [23:20];
           	                                     
140360     	assign Rsp_OpcT = CxtRsp1_OpcT;
           	                               
140361     	assign RxPkt_Opc = Rsp_OpcT;
           	                            
140362     	assign CxtRsp1_Addr4Be = u_ab91 [10:9];
           	                                       
140363     	assign CxtRsp1_Len1 = u_ab91 [32:27];
           	                                     
140364     	assign Rsp_Be =
           	               
140365     		RspBe
           		     
140366     		&	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
           		 	                                                                                                                     
140367     	assign Rsp0_Data = GenLcl_Rsp_Data;
           	                                   
140368     	assign Rsp1_Data = Rsp0_Data;
           	                             
140369     	assign Rsp_Data = Rsp1_Data;
           	                            
140370     	assign Rsp_DataLast = Rsp_Last;
           	                               
140371     	assign Rsp0_Status = GenLcl_Rsp_Status;
           	                                       
140372     	assign Rsp1_Status = Rsp0_Status;
           	                                 
140373     	assign Rsp2_Status = Rsp1_Status;
           	                                 
140374     	assign Rsp_DataErr = Rsp2_Status == 2'b01;
           	                                          
140375     	assign RxPkt_Pld = Rsp_Pld;
           	                           
140376     	assign RxPkt_Status = Rsp_Status;
           	                                 
140377     	assign Rsp_Vld = Rsp1_Vld;
           	                          
140378     	assign RxPkt_Vld = Rsp_Vld;
           	                           
140379     	assign uu_f42_caseSel =
           	                       
140380     		{		TxPktCxtId [7]
           		 		              
140381     			,	TxPktCxtId [6]
           			 	              
140382     			,	TxPktCxtId [5]
           			 	              
140383     			,	TxPktCxtId [4]
           			 	              
140384     			,	TxPktCxtId [3]
           			 	              
140385     			,	TxPktCxtId [2]
           			 	              
140386     			,	TxPktCxtId [1]
           			 	              
140387     			,	TxPktCxtId [0]
           			 	              
140388     		}
           		 
140389     		;
           		 
140390     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
140391     		if ( ! Sys_Clk_RstN )
           		                     
140392     			u_ddaa <= #1.0 ( 6'b0 );
           			                        
140393     		else if ( u_afb9 )
           		                  
140394     			u_ddaa <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-1-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140304     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
140305     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
140306     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
140307     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
140308     	,	.Sys_Pwr_Idle( )
           	 	                
140309     	,	.Sys_Pwr_WakeUp( )
           	 	                  
140310     	,	.Wr_Conn( WrConnId )
           	 	                    
140311     	,	.Wr_Data( u_dade )
           	 	                  
140312     	,	.Wr_Push( WrPush )
           	 	                  
140313     	);
           	  
140314     	assign Rsp1_CxtId = Rsp0_CxtId;
           	                               
140315     	assign Req1_Addr4Be = Req1_Addr [1:0];
           	                                      
140316     	assign Cxt_0 = { u_ddaa , u_4fd3 , u_e4ef , u_122f , u_bb4d , u_406b , u_6e8d };
           	                                                                                
140317     	assign u_59ef = CxtEn & CxtId [1];
           	                                  
140318     	assign u_d6e5 = CxtEn & CxtId [1];
           	                                  
140319     	assign Cxt_1 = { u_3e96 , u_355c , u_7900 , u_7fd1 , u_ab2c , u_41ad , u_677c };
           	                                                                                
140320     	assign u_f2f = CxtEn & CxtId [2];
           	                                 
140321     	assign u_32d2 = CxtEn & CxtId [2];
           	                                  
140322     	assign Cxt_2 = { u_973a , u_3c2f , u_f3e1 , u_6528 , u_7883 , u_3027 , u_1db3 };
           	                                                                                
140323     	assign u_34a9 = CxtEn & CxtId [3];
           	                                  
140324     	assign u_c4df = CxtEn & CxtId [3];
           	                                  
140325     	assign Cxt_3 = { u_58e2 , u_4fa8 , u_90a1 , u_5f7b , u_a31a , u_a479 , u_7b3e };
           	                                                                                
140326     	assign u_ab17 = CxtEn & CxtId [4];
           	                                  
140327     	assign u_dc7c = CxtEn & CxtId [4];
           	                                  
140328     	assign Cxt_4 = { u_b95b , u_c295 , u_30c4 , u_3918 , u_4f8 , u_2ff5 , u_6751 };
           	                                                                               
140329     	assign u_c9ce = CxtEn & CxtId [5];
           	                                  
140330     	assign u_26c3 = CxtEn & CxtId [5];
           	                                  
140331     	assign Cxt_5 = { u_115a , u_f5ac , u_c2 , u_a02b , u_6303 , u_8b44 , u_78d0 };
           	                                                                              
140332     	assign u_54c7 = CxtEn & CxtId [6];
           	                                  
140333     	assign u_a4cf = CxtEn & CxtId [6];
           	                                  
140334     	assign Cxt_6 = { u_bd7c , u_c6b6 , u_15c2 , u_1707 , u_5de3 , u_3e7 , u_cc8b };
           	                                                                               
140335     	assign u_dd45 = CxtEn & CxtId [7];
           	                                  
140336     	assign u_7e1c = CxtEn & CxtId [7];
           	                                  
140337     	assign Cxt_7 = { u_34e8 , u_757e , u_52bf , u_2764 , u_39e0 , u_935f , u_80eb };
           	                                                                                
140338     	assign CxtPkt_AddLd0 = u_f42 [19:12];
           	                                     
140339     	assign CxtPkt_Addr4Be = u_f42 [10:9];
           	                                     
140340     	assign CxtPkt_Echo = u_f42 [26:24];
           	                                   
140341     	assign CxtPkt_Head = u_f42 [11];
           	                                
140342     	assign CxtPkt_RouteIdZ = u_f42 [8:0];
           	                                     
140343     	assign Rsp0_SeqId = GenLcl_Rsp_SeqId;
           	                                     
140344     	assign Rsp1_SeqId = Rsp0_SeqId;
           	                               
140345     	assign Rsp0_Opc = GenLcl_Rsp_Opc;
           	                                 
140346     	assign Rsp1_Opc = Rsp0_Opc;
           	                           
140347     	assign Rsp1_ConnId = { Rsp1_SeqId , Rsp1_Opc == 3'b100 | Rsp1_Opc == 3'b101 };
           	                                                                              
140348     	assign Rsp_ConnId = Rsp1_ConnId;
           	                                
140349     	assign RxPkt_ConnId = Rsp_ConnId;
           	                                 
140350     	assign Rsp_CxtId = Rsp1_CxtId;
           	                              
140351     	assign RxPkt_CxtId = Rsp_CxtId;
           	                               
140352     	assign CxtRsp1_Head = u_ab91 [11];
           	                                  
140353     	assign Rsp1_Head = CxtRsp1_Head;
           	                                
140354     	assign Rsp_Head = Rsp1_Head;
           	                            
140355     	assign RxPkt_Head = Rsp_Head;
           	                             
140356     	assign Rsp1_Last = Rsp0_Last;
           	                             
140357     	assign Rsp_Last = Rsp1_Last;
           	                            
140358     	assign RxPkt_Last = Rsp_Last;
           	                             
140359     	assign CxtRsp1_OpcT = u_ab91 [23:20];
           	                                     
140360     	assign Rsp_OpcT = CxtRsp1_OpcT;
           	                               
140361     	assign RxPkt_Opc = Rsp_OpcT;
           	                            
140362     	assign CxtRsp1_Addr4Be = u_ab91 [10:9];
           	                                       
140363     	assign CxtRsp1_Len1 = u_ab91 [32:27];
           	                                     
140364     	assign Rsp_Be =
           	               
140365     		RspBe
           		     
140366     		&	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
           		 	                                                                                                                     
140367     	assign Rsp0_Data = GenLcl_Rsp_Data;
           	                                   
140368     	assign Rsp1_Data = Rsp0_Data;
           	                             
140369     	assign Rsp_Data = Rsp1_Data;
           	                            
140370     	assign Rsp_DataLast = Rsp_Last;
           	                               
140371     	assign Rsp0_Status = GenLcl_Rsp_Status;
           	                                       
140372     	assign Rsp1_Status = Rsp0_Status;
           	                                 
140373     	assign Rsp2_Status = Rsp1_Status;
           	                                 
140374     	assign Rsp_DataErr = Rsp2_Status == 2'b01;
           	                                          
140375     	assign RxPkt_Pld = Rsp_Pld;
           	                           
140376     	assign RxPkt_Status = Rsp_Status;
           	                                 
140377     	assign Rsp_Vld = Rsp1_Vld;
           	                          
140378     	assign RxPkt_Vld = Rsp_Vld;
           	                           
140379     	assign uu_f42_caseSel =
           	                       
140380     		{		TxPktCxtId [7]
           		 		              
140381     			,	TxPktCxtId [6]
           			 	              
140382     			,	TxPktCxtId [5]
           			 	              
140383     			,	TxPktCxtId [4]
           			 	              
140384     			,	TxPktCxtId [3]
           			 	              
140385     			,	TxPktCxtId [2]
           			 	              
140386     			,	TxPktCxtId [1]
           			 	              
140387     			,	TxPktCxtId [0]
           			 	              
140388     		}
           		 
140389     		;
           		 
140390     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
140391     		if ( ! Sys_Clk_RstN )
           		                     
140392     			u_ddaa <= #1.0 ( 6'b0 );
           			                        
140393     		else if ( u_afb9 )
           		                  
140394     			u_ddaa <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-1-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140307     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
140308     	,	.Sys_Pwr_Idle( )
           	 	                
140309     	,	.Sys_Pwr_WakeUp( )
           	 	                  
140310     	,	.Wr_Conn( WrConnId )
           	 	                    
140311     	,	.Wr_Data( u_dade )
           	 	                  
140312     	,	.Wr_Push( WrPush )
           	 	                  
140313     	);
           	  
140314     	assign Rsp1_CxtId = Rsp0_CxtId;
           	                               
140315     	assign Req1_Addr4Be = Req1_Addr [1:0];
           	                                      
140316     	assign Cxt_0 = { u_ddaa , u_4fd3 , u_e4ef , u_122f , u_bb4d , u_406b , u_6e8d };
           	                                                                                
140317     	assign u_59ef = CxtEn & CxtId [1];
           	                                  
140318     	assign u_d6e5 = CxtEn & CxtId [1];
           	                                  
140319     	assign Cxt_1 = { u_3e96 , u_355c , u_7900 , u_7fd1 , u_ab2c , u_41ad , u_677c };
           	                                                                                
140320     	assign u_f2f = CxtEn & CxtId [2];
           	                                 
140321     	assign u_32d2 = CxtEn & CxtId [2];
           	                                  
140322     	assign Cxt_2 = { u_973a , u_3c2f , u_f3e1 , u_6528 , u_7883 , u_3027 , u_1db3 };
           	                                                                                
140323     	assign u_34a9 = CxtEn & CxtId [3];
           	                                  
140324     	assign u_c4df = CxtEn & CxtId [3];
           	                                  
140325     	assign Cxt_3 = { u_58e2 , u_4fa8 , u_90a1 , u_5f7b , u_a31a , u_a479 , u_7b3e };
           	                                                                                
140326     	assign u_ab17 = CxtEn & CxtId [4];
           	                                  
140327     	assign u_dc7c = CxtEn & CxtId [4];
           	                                  
140328     	assign Cxt_4 = { u_b95b , u_c295 , u_30c4 , u_3918 , u_4f8 , u_2ff5 , u_6751 };
           	                                                                               
140329     	assign u_c9ce = CxtEn & CxtId [5];
           	                                  
140330     	assign u_26c3 = CxtEn & CxtId [5];
           	                                  
140331     	assign Cxt_5 = { u_115a , u_f5ac , u_c2 , u_a02b , u_6303 , u_8b44 , u_78d0 };
           	                                                                              
140332     	assign u_54c7 = CxtEn & CxtId [6];
           	                                  
140333     	assign u_a4cf = CxtEn & CxtId [6];
           	                                  
140334     	assign Cxt_6 = { u_bd7c , u_c6b6 , u_15c2 , u_1707 , u_5de3 , u_3e7 , u_cc8b };
           	                                                                               
140335     	assign u_dd45 = CxtEn & CxtId [7];
           	                                  
140336     	assign u_7e1c = CxtEn & CxtId [7];
           	                                  
140337     	assign Cxt_7 = { u_34e8 , u_757e , u_52bf , u_2764 , u_39e0 , u_935f , u_80eb };
           	                                                                                
140338     	assign CxtPkt_AddLd0 = u_f42 [19:12];
           	                                     
140339     	assign CxtPkt_Addr4Be = u_f42 [10:9];
           	                                     
140340     	assign CxtPkt_Echo = u_f42 [26:24];
           	                                   
140341     	assign CxtPkt_Head = u_f42 [11];
           	                                
140342     	assign CxtPkt_RouteIdZ = u_f42 [8:0];
           	                                     
140343     	assign Rsp0_SeqId = GenLcl_Rsp_SeqId;
           	                                     
140344     	assign Rsp1_SeqId = Rsp0_SeqId;
           	                               
140345     	assign Rsp0_Opc = GenLcl_Rsp_Opc;
           	                                 
140346     	assign Rsp1_Opc = Rsp0_Opc;
           	                           
140347     	assign Rsp1_ConnId = { Rsp1_SeqId , Rsp1_Opc == 3'b100 | Rsp1_Opc == 3'b101 };
           	                                                                              
140348     	assign Rsp_ConnId = Rsp1_ConnId;
           	                                
140349     	assign RxPkt_ConnId = Rsp_ConnId;
           	                                 
140350     	assign Rsp_CxtId = Rsp1_CxtId;
           	                              
140351     	assign RxPkt_CxtId = Rsp_CxtId;
           	                               
140352     	assign CxtRsp1_Head = u_ab91 [11];
           	                                  
140353     	assign Rsp1_Head = CxtRsp1_Head;
           	                                
140354     	assign Rsp_Head = Rsp1_Head;
           	                            
140355     	assign RxPkt_Head = Rsp_Head;
           	                             
140356     	assign Rsp1_Last = Rsp0_Last;
           	                             
140357     	assign Rsp_Last = Rsp1_Last;
           	                            
140358     	assign RxPkt_Last = Rsp_Last;
           	                             
140359     	assign CxtRsp1_OpcT = u_ab91 [23:20];
           	                                     
140360     	assign Rsp_OpcT = CxtRsp1_OpcT;
           	                               
140361     	assign RxPkt_Opc = Rsp_OpcT;
           	                            
140362     	assign CxtRsp1_Addr4Be = u_ab91 [10:9];
           	                                       
140363     	assign CxtRsp1_Len1 = u_ab91 [32:27];
           	                                     
140364     	assign Rsp_Be =
           	               
140365     		RspBe
           		     
140366     		&	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
           		 	                                                                                                                     
140367     	assign Rsp0_Data = GenLcl_Rsp_Data;
           	                                   
140368     	assign Rsp1_Data = Rsp0_Data;
           	                             
140369     	assign Rsp_Data = Rsp1_Data;
           	                            
140370     	assign Rsp_DataLast = Rsp_Last;
           	                               
140371     	assign Rsp0_Status = GenLcl_Rsp_Status;
           	                                       
140372     	assign Rsp1_Status = Rsp0_Status;
           	                                 
140373     	assign Rsp2_Status = Rsp1_Status;
           	                                 
140374     	assign Rsp_DataErr = Rsp2_Status == 2'b01;
           	                                          
140375     	assign RxPkt_Pld = Rsp_Pld;
           	                           
140376     	assign RxPkt_Status = Rsp_Status;
           	                                 
140377     	assign Rsp_Vld = Rsp1_Vld;
           	                          
140378     	assign RxPkt_Vld = Rsp_Vld;
           	                           
140379     	assign uu_f42_caseSel =
           	                       
140380     		{		TxPktCxtId [7]
           		 		              
140381     			,	TxPktCxtId [6]
           			 	              
140382     			,	TxPktCxtId [5]
           			 	              
140383     			,	TxPktCxtId [4]
           			 	              
140384     			,	TxPktCxtId [3]
           			 	              
140385     			,	TxPktCxtId [2]
           			 	              
140386     			,	TxPktCxtId [1]
           			 	              
140387     			,	TxPktCxtId [0]
           			 	              
140388     		}
           		 
140389     		;
           		 
140390     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
140391     		if ( ! Sys_Clk_RstN )
           		                     
140392     			u_ddaa <= #1.0 ( 6'b0 );
           			                        
140393     		else if ( u_afb9 )
           		                  
140394     			u_ddaa <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-1-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140310     	,	.Wr_Conn( WrConnId )
           	 	                    
140311     	,	.Wr_Data( u_dade )
           	 	                  
140312     	,	.Wr_Push( WrPush )
           	 	                  
140313     	);
           	  
140314     	assign Rsp1_CxtId = Rsp0_CxtId;
           	                               
140315     	assign Req1_Addr4Be = Req1_Addr [1:0];
           	                                      
140316     	assign Cxt_0 = { u_ddaa , u_4fd3 , u_e4ef , u_122f , u_bb4d , u_406b , u_6e8d };
           	                                                                                
140317     	assign u_59ef = CxtEn & CxtId [1];
           	                                  
140318     	assign u_d6e5 = CxtEn & CxtId [1];
           	                                  
140319     	assign Cxt_1 = { u_3e96 , u_355c , u_7900 , u_7fd1 , u_ab2c , u_41ad , u_677c };
           	                                                                                
140320     	assign u_f2f = CxtEn & CxtId [2];
           	                                 
140321     	assign u_32d2 = CxtEn & CxtId [2];
           	                                  
140322     	assign Cxt_2 = { u_973a , u_3c2f , u_f3e1 , u_6528 , u_7883 , u_3027 , u_1db3 };
           	                                                                                
140323     	assign u_34a9 = CxtEn & CxtId [3];
           	                                  
140324     	assign u_c4df = CxtEn & CxtId [3];
           	                                  
140325     	assign Cxt_3 = { u_58e2 , u_4fa8 , u_90a1 , u_5f7b , u_a31a , u_a479 , u_7b3e };
           	                                                                                
140326     	assign u_ab17 = CxtEn & CxtId [4];
           	                                  
140327     	assign u_dc7c = CxtEn & CxtId [4];
           	                                  
140328     	assign Cxt_4 = { u_b95b , u_c295 , u_30c4 , u_3918 , u_4f8 , u_2ff5 , u_6751 };
           	                                                                               
140329     	assign u_c9ce = CxtEn & CxtId [5];
           	                                  
140330     	assign u_26c3 = CxtEn & CxtId [5];
           	                                  
140331     	assign Cxt_5 = { u_115a , u_f5ac , u_c2 , u_a02b , u_6303 , u_8b44 , u_78d0 };
           	                                                                              
140332     	assign u_54c7 = CxtEn & CxtId [6];
           	                                  
140333     	assign u_a4cf = CxtEn & CxtId [6];
           	                                  
140334     	assign Cxt_6 = { u_bd7c , u_c6b6 , u_15c2 , u_1707 , u_5de3 , u_3e7 , u_cc8b };
           	                                                                               
140335     	assign u_dd45 = CxtEn & CxtId [7];
           	                                  
140336     	assign u_7e1c = CxtEn & CxtId [7];
           	                                  
140337     	assign Cxt_7 = { u_34e8 , u_757e , u_52bf , u_2764 , u_39e0 , u_935f , u_80eb };
           	                                                                                
140338     	assign CxtPkt_AddLd0 = u_f42 [19:12];
           	                                     
140339     	assign CxtPkt_Addr4Be = u_f42 [10:9];
           	                                     
140340     	assign CxtPkt_Echo = u_f42 [26:24];
           	                                   
140341     	assign CxtPkt_Head = u_f42 [11];
           	                                
140342     	assign CxtPkt_RouteIdZ = u_f42 [8:0];
           	                                     
140343     	assign Rsp0_SeqId = GenLcl_Rsp_SeqId;
           	                                     
140344     	assign Rsp1_SeqId = Rsp0_SeqId;
           	                               
140345     	assign Rsp0_Opc = GenLcl_Rsp_Opc;
           	                                 
140346     	assign Rsp1_Opc = Rsp0_Opc;
           	                           
140347     	assign Rsp1_ConnId = { Rsp1_SeqId , Rsp1_Opc == 3'b100 | Rsp1_Opc == 3'b101 };
           	                                                                              
140348     	assign Rsp_ConnId = Rsp1_ConnId;
           	                                
140349     	assign RxPkt_ConnId = Rsp_ConnId;
           	                                 
140350     	assign Rsp_CxtId = Rsp1_CxtId;
           	                              
140351     	assign RxPkt_CxtId = Rsp_CxtId;
           	                               
140352     	assign CxtRsp1_Head = u_ab91 [11];
           	                                  
140353     	assign Rsp1_Head = CxtRsp1_Head;
           	                                
140354     	assign Rsp_Head = Rsp1_Head;
           	                            
140355     	assign RxPkt_Head = Rsp_Head;
           	                             
140356     	assign Rsp1_Last = Rsp0_Last;
           	                             
140357     	assign Rsp_Last = Rsp1_Last;
           	                            
140358     	assign RxPkt_Last = Rsp_Last;
           	                             
140359     	assign CxtRsp1_OpcT = u_ab91 [23:20];
           	                                     
140360     	assign Rsp_OpcT = CxtRsp1_OpcT;
           	                               
140361     	assign RxPkt_Opc = Rsp_OpcT;
           	                            
140362     	assign CxtRsp1_Addr4Be = u_ab91 [10:9];
           	                                       
140363     	assign CxtRsp1_Len1 = u_ab91 [32:27];
           	                                     
140364     	assign Rsp_Be =
           	               
140365     		RspBe
           		     
140366     		&	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
           		 	                                                                                                                     
140367     	assign Rsp0_Data = GenLcl_Rsp_Data;
           	                                   
140368     	assign Rsp1_Data = Rsp0_Data;
           	                             
140369     	assign Rsp_Data = Rsp1_Data;
           	                            
140370     	assign Rsp_DataLast = Rsp_Last;
           	                               
140371     	assign Rsp0_Status = GenLcl_Rsp_Status;
           	                                       
140372     	assign Rsp1_Status = Rsp0_Status;
           	                                 
140373     	assign Rsp2_Status = Rsp1_Status;
           	                                 
140374     	assign Rsp_DataErr = Rsp2_Status == 2'b01;
           	                                          
140375     	assign RxPkt_Pld = Rsp_Pld;
           	                           
140376     	assign RxPkt_Status = Rsp_Status;
           	                                 
140377     	assign Rsp_Vld = Rsp1_Vld;
           	                          
140378     	assign RxPkt_Vld = Rsp_Vld;
           	                           
140379     	assign uu_f42_caseSel =
           	                       
140380     		{		TxPktCxtId [7]
           		 		              
140381     			,	TxPktCxtId [6]
           			 	              
140382     			,	TxPktCxtId [5]
           			 	              
140383     			,	TxPktCxtId [4]
           			 	              
140384     			,	TxPktCxtId [3]
           			 	              
140385     			,	TxPktCxtId [2]
           			 	              
140386     			,	TxPktCxtId [1]
           			 	              
140387     			,	TxPktCxtId [0]
           			 	              
140388     		}
           		 
140389     		;
           		 
140390     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
140391     		if ( ! Sys_Clk_RstN )
           		                     
140392     			u_ddaa <= #1.0 ( 6'b0 );
           			                        
140393     		else if ( u_afb9 )
           		                  
140394     			u_ddaa <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-1-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140430     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
140431     	,	.Clk_En( Sys_Clk_En )
           	 	                     
140432     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
140433     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
140434     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
140435     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
140436     	,	.O( u_bb4d )
           	 	            
140437     	,	.Reset( NextRsp1 & Rsp1_CxtId [0] )
           	 	                                   
140438     	,	.Set( CxtEn & CxtId [0] )
           	 	                         
140439     	);
           	  
140440     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
140441     		if ( ! Sys_Clk_RstN )
           		                     
140442     			u_406b <= #1.0 ( 2'b0 );
           			                        
140443     		else if ( u_afb9 )
           		                  
140444     			u_406b <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-1-</font>  
           			                          <font color = "green">==></font>  
           			                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140212     		.AddrMask( IdInfo_0_AddrMask )
           		<font color = "red">-1-</font>                              
140213     	,	.CxtRd_AddLd0( ErrCxtRd_AddLd0 )
           <font color = "red">	==></font>
140214     	,	.CxtRd_Addr4Be( ErrCxtRd_Addr4Be )
           <font color = "red">	==></font>
140215     	,	.CxtRd_Echo( ErrCxtRd_Echo )
           <font color = "red">	==></font>
140216     	,	.CxtRd_Head( ErrCxtRd_Head )
           <font color = "green">	==></font>
140217     	,	.CxtRd_Len1( ErrCxtRd_Len1 )
           <font color = "red">	==></font>
140218     	,	.CxtRd_OpcT( ErrCxtRd_OpcT )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140315     	assign Req1_Addr4Be = Req1_Addr [1:0];
           	<font color = "green">-1-</font>                                      
140316     	assign Cxt_0 = { u_ddaa , u_4fd3 , u_e4ef , u_122f , u_bb4d , u_406b , u_6e8d };
           <font color = "green">	==></font>
140317     	assign u_59ef = CxtEn & CxtId [1];
           	<font color = "red">-2-</font>                                  
140318     	assign u_d6e5 = CxtEn & CxtId [1];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140320     	assign u_f2f = CxtEn & CxtId [2];
           	<font color = "green">-1-</font>                                 
140321     	assign u_32d2 = CxtEn & CxtId [2];
           <font color = "green">	==></font>
140322     	assign Cxt_2 = { u_973a , u_3c2f , u_f3e1 , u_6528 , u_7883 , u_3027 , u_1db3 };
           	<font color = "red">-2-</font>                                                                                
140323     	assign u_34a9 = CxtEn & CxtId [3];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140325     	assign Cxt_3 = { u_58e2 , u_4fa8 , u_90a1 , u_5f7b , u_a31a , u_a479 , u_7b3e };
           	<font color = "green">-1-</font>                                                                                
140326     	assign u_ab17 = CxtEn & CxtId [4];
           <font color = "green">	==></font>
140327     	assign u_dc7c = CxtEn & CxtId [4];
           	<font color = "red">-2-</font>                                  
140328     	assign Cxt_4 = { u_b95b , u_c295 , u_30c4 , u_3918 , u_4f8 , u_2ff5 , u_6751 };
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140330     	assign u_26c3 = CxtEn & CxtId [5];
           	<font color = "green">-1-</font>                                  
140331     	assign Cxt_5 = { u_115a , u_f5ac , u_c2 , u_a02b , u_6303 , u_8b44 , u_78d0 };
           <font color = "green">	==></font>
140332     	assign u_54c7 = CxtEn & CxtId [6];
           	<font color = "red">-2-</font>                                  
140333     	assign u_a4cf = CxtEn & CxtId [6];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140335     	assign u_dd45 = CxtEn & CxtId [7];
           	<font color = "green">-1-</font>                                  
140336     	assign u_7e1c = CxtEn & CxtId [7];
           <font color = "green">	==></font>
140337     	assign Cxt_7 = { u_34e8 , u_757e , u_52bf , u_2764 , u_39e0 , u_935f , u_80eb };
           	<font color = "red">-2-</font>                                                                                
140338     	assign CxtPkt_AddLd0 = u_f42 [19:12];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140340     	assign CxtPkt_Echo = u_f42 [26:24];
           	<font color = "green">-1-</font>                                   
140341     	assign CxtPkt_Head = u_f42 [11];
           <font color = "green">	==></font>
140342     	assign CxtPkt_RouteIdZ = u_f42 [8:0];
           	<font color = "red">-2-</font>                                     
140343     	assign Rsp0_SeqId = GenLcl_Rsp_SeqId;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140345     	assign Rsp0_Opc = GenLcl_Rsp_Opc;
           	<font color = "green">-1-</font>                                 
140346     	assign Rsp1_Opc = Rsp0_Opc;
           <font color = "green">	==></font>
140347     	assign Rsp1_ConnId = { Rsp1_SeqId , Rsp1_Opc == 3'b100 | Rsp1_Opc == 3'b101 };
           	<font color = "red">-2-</font>                                                                              
140348     	assign Rsp_ConnId = Rsp1_ConnId;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140350     	assign Rsp_CxtId = Rsp1_CxtId;
           	<font color = "green">-1-</font>                              
140351     	assign RxPkt_CxtId = Rsp_CxtId;
           <font color = "green">	==></font>
140352     	assign CxtRsp1_Head = u_ab91 [11];
           	<font color = "red">-2-</font>                                  
140353     	assign Rsp1_Head = CxtRsp1_Head;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140433     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "green">-1-</font> 	                               
140434     	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "green">	==></font>
140435     	,	.Clk_Tm( Sys_Clk_Tm )
           	<font color = "red">-2-</font> 	                     
140436     	,	.O( u_bb4d )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140441     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
140442     			u_406b <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
140443     		else if ( u_afb9 )
           		     <font color = "red">-2-</font>  
140444     			u_406b <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140447     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
140448     			u_6e8d <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
140449     		else if ( u_afb9 )
           		     <font color = "red">-2-</font>  
140450     			u_6e8d <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140452     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
140453     			u_3e96 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
140454     		else if ( u_59ef )
           		     <font color = "red">-2-</font>  
140455     			u_3e96 <= #1.0 ( Req1_Len1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140457     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
140458     			u_355c <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
140459     		else if ( u_59ef )
           		     <font color = "red">-2-</font>  
140460     			u_355c <= #1.0 ( Req1_Echo );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140462     	always @( Req1_OpcT or uu_8813_caseSel ) begin
           	<font color = "green">-1-</font>                                              
140463     		case ( uu_8813_caseSel )
           <font color = "green">		==></font>
140464     			2'b01   : u_8813 = 4'b0000 ;
           			<font color = "red">-2-</font>                            
140465     			2'b10   : u_8813 = 4'b0100 ;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140467     			default : u_8813 = 4'b0000 ;
           			<font color = "green">-1-</font>                            
140468     		endcase
           <font color = "green">		==></font>
140469     	end
           	<font color = "red">-2-</font>   
140470     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140472     			u_7900 <= #1.0 ( 4'b0 );
           			<font color = "green">-1-</font>                        
140473     		else if ( u_59ef )
           <font color = "green">		==></font>
140474     			u_7900 <= #1.0 ( u_8813 );
           			<font color = "red">-2-</font>                          
140475     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140477     			u_7fd1 <= #1.0 ( 8'b0 );
           			<font color = "green">-1-</font>                        
140478     		else if ( u_59ef | NextTxPkt & TxPktCxtId [1] )
           <font color = "green">		==></font>
140479     			u_7fd1 <= #1.0 ( u_d6e5 ? Req1_AddLd0 : Rsp_NextAddr );
           			<font color = "red">-2-</font>                                                       
140480     	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg486(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140482     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	<font color = "green">-1-</font> 	                         
140483     	,	.Clk_En( Sys_Clk_En )
           <font color = "green">	==></font>
140484     	,	.Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-2-</font> 	                       
140485     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140487     	,	.Clk_Tm( Sys_Clk_Tm )
           	<font color = "green">-1-</font> 	                     
140488     	,	.O( u_ab2c )
           <font color = "green">	==></font>
140489     	,	.Reset( NextRsp1 & Rsp1_CxtId [1] )
           	<font color = "red">-2-</font> 	                                   
140490     	,	.Set( CxtEn & CxtId [1] )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140492     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "green">-1-</font>                                                   
140493     		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
140494     			u_41ad <= #1.0 ( 2'b0 );
           			<font color = "red">-2-</font>                        
140495     		else if ( u_59ef )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140499     			u_677c <= #1.0 ( 9'b0 );
           			<font color = "green">-1-</font>                        
140500     		else if ( u_59ef )
           <font color = "green">		==></font>
140501     			u_677c <= #1.0 ( Req1_RouteIdZ );
           			<font color = "red">-2-</font>                                 
140502     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140504     			u_973a <= #1.0 ( 6'b0 );
           			<font color = "green">-1-</font>                        
140505     		else if ( u_f2f )
           <font color = "green">		==></font>
140506     			u_973a <= #1.0 ( Req1_Len1 );
           			<font color = "red">-2-</font>                             
140507     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140509     			u_3c2f <= #1.0 ( 3'b0 );
           			<font color = "green">-1-</font>                        
140510     		else if ( u_f2f )
           <font color = "green">		==></font>
140511     			u_3c2f <= #1.0 ( Req1_Echo );
           			<font color = "red">-2-</font>                             
140512     	assign uu_a29e_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140514     		case ( uu_a29e_caseSel )
           		<font color = "green">-1-</font>                        
140515     			2'b01   : u_a29e = 4'b0000 ;
           <font color = "green">			==></font>
140516     			2'b10   : u_a29e = 4'b0100 ;
           			<font color = "red">-2-</font>                            
140517     			2'b0    : u_a29e = Req1_OpcT ;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140519     		endcase
           		<font color = "green">-1-</font>       
140520     	end
           <font color = "green">	==></font>
140521     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-2-</font>                                                   
140522     		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140524     		else if ( u_f2f )
           		     <font color = "green">-1-</font>  
140525     			u_f3e1 <= #1.0 ( u_a29e );
           <font color = "green">			==></font>
140526     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-2-</font>                                                   
140527     		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140529     		else if ( u_f2f | NextTxPkt & TxPktCxtId [2] )
           		     <font color = "green">-1-</font>  
140530     			u_6528 <= #1.0 ( u_32d2 ? Req1_AddLd0 : Rsp_NextAddr );
           <font color = "green">			==></font>
140531     	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg582(
           	<font color = "red">-2-</font>                                       
140532     		.Clk( Sys_Clk )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140534     	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
140535     	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
140536     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
140537     	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140539     	,	.O( u_7883 )
           	<font color = "green">-1-</font> 	            
140540     	,	.Reset( NextRsp1 & Rsp1_CxtId [2] )
           <font color = "green">	==></font>
140541     	,	.Set( CxtEn & CxtId [2] )
           	<font color = "red">-2-</font> 	                         
140542     	);
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140559     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
140560     			u_4fa8 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
140561     		else if ( u_34a9 )
           		     <font color = "red">-2-</font>  
140562     			u_4fa8 <= #1.0 ( Req1_Echo );
           			                             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (CmdRx_StrmType) ? ...;  
           </font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140565     		case ( uu_7395_caseSel )
           		<font color = "green">-1-</font>                        
140566     			2'b01   : u_7395 = 4'b0000 ;
           <font color = "green">			==></font>
140567     			2'b10   : u_7395 = 4'b0100 ;
           			<font color = "red">-2-</font>                            
140568     			2'b0    : u_7395 = Req1_OpcT ;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140571     	end
           	<font color = "green">-1-</font>   
140572     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
140573     		if ( ! Sys_Clk_RstN )
           		<font color = "red">-2-</font>  
140574     			u_90a1 <= #1.0 ( 4'b0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140586     	,	.Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-1-</font> 	                       
140587     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
140588     	,	.Clk_RstN( Sys_Clk_RstN )
           	<font color = "red">-2-</font> 	                         
140589     	,	.Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
140590     	,	.O( u_a31a )
           	<font color = "red">-3-</font> 	            
140591     	,	.Reset( NextRsp1 & Rsp1_CxtId [3] )
           <font color = "red">	==></font>
140592     	,	.Set( CxtEn & CxtId [3] )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140657     			u_115a <= #1.0 ( 6'b0 );
           			<font color = "red">-1-</font>                        
140658     		else if ( u_c9ce )
           <font color = "red">		==></font>
140659     			u_115a <= #1.0 ( Req1_Len1 );
           			<font color = "red">-2-</font>                             
140660     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
140661     		if ( ! Sys_Clk_RstN )
           		<font color = "red">-3-</font>  
140662     			u_f5ac <= #1.0 ( 3'b0 );
           <font color = "red">			==></font>
140663     		else if ( u_c9ce )
           		     <font color = "red">-4-</font>  
140664     			u_f5ac <= #1.0 ( Req1_Echo );
           <font color = "red">			==></font>
140665     	assign uu_dd40_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
           	<font color = "red">-5-</font>                                                                          
140666     	always @( Req1_OpcT or uu_dd40_caseSel ) begin
           <font color = "red">	==></font>
140667     		case ( uu_dd40_caseSel )
           		<font color = "red">-6-</font>                        
140668     			2'b01   : u_dd40 = 4'b0000 ;
           <font color = "red">			==></font>
140669     			2'b10   : u_dd40 = 4'b0100 ;
           			<font color = "red">-7-</font>                            
140670     			2'b0    : u_dd40 = Req1_OpcT ;
           <font color = "red">			==></font>
140671     			default : u_dd40 = 4'b0000 ;
           			<font color = "red">-8-</font>                            
140672     		endcase
           <font color = "red">		==></font>
140673     	end
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_345389">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_A_U_87d90302">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
