{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702225405061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702225405061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 00:23:24 2023 " "Processing started: Mon Dec 11 00:23:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702225405061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702225405061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Washmachine -c Washmachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off Washmachine -c Washmachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702225405061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1702225405518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "washmachine.v 1 1 " "Found 1 design units, including 1 entities, in source file washmachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 Washmachine " "Found entity 1: Washmachine" {  } { { "Washmachine.v" "" { Text "C:/Users/azq/Desktop/PLD-Verilog/Washmachine_v2_1209_2230/Washmachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702225405597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702225405597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "washmachinecontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file washmachinecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 WashmachineControl " "Found entity 1: WashmachineControl" {  } { { "WashmachineControl.v" "" { Text "C:/Users/azq/Desktop/PLD-Verilog/Washmachine_v2_1209_2230/WashmachineControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702225405612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702225405612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file timecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimeCounter " "Found entity 1: TimeCounter" {  } { { "TimeCounter.v" "" { Text "C:/Users/azq/Desktop/PLD-Verilog/Washmachine_v2_1209_2230/TimeCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702225405612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702225405612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamicscan.v 1 1 " "Found 1 design units, including 1 entities, in source file dynamicscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 DynamicScan " "Found entity 1: DynamicScan" {  } { { "DynamicScan.v" "" { Text "C:/Users/azq/Desktop/PLD-Verilog/Washmachine_v2_1209_2230/DynamicScan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702225405612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702225405612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdecode.v 1 1 " "Found 1 design units, including 1 entities, in source file segdecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 SegDecode " "Found entity 1: SegDecode" {  } { { "SegDecode.v" "" { Text "C:/Users/azq/Desktop/PLD-Verilog/Washmachine_v2_1209_2230/SegDecode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702225405612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702225405612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescalerten.v 1 1 " "Found 1 design units, including 1 entities, in source file prescalerten.v" { { "Info" "ISGN_ENTITY_NAME" "1 PrescalerTen " "Found entity 1: PrescalerTen" {  } { { "PrescalerTen.v" "" { Text "C:/Users/azq/Desktop/PLD-Verilog/Washmachine_v2_1209_2230/PrescalerTen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702225405628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702225405628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescalersix.v 1 1 " "Found 1 design units, including 1 entities, in source file prescalersix.v" { { "Info" "ISGN_ENTITY_NAME" "1 PrescalerSix " "Found entity 1: PrescalerSix" {  } { { "PrescalerSix.v" "" { Text "C:/Users/azq/Desktop/PLD-Verilog/Washmachine_v2_1209_2230/PrescalerSix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702225405628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702225405628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescalerfour.v 1 1 " "Found 1 design units, including 1 entities, in source file prescalerfour.v" { { "Info" "ISGN_ENTITY_NAME" "1 PrescalerFour " "Found entity 1: PrescalerFour" {  } { { "PrescalerFour.v" "" { Text "C:/Users/azq/Desktop/PLD-Verilog/Washmachine_v2_1209_2230/PrescalerFour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702225405628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702225405628 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Washmachine " "Elaborating entity \"Washmachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1702225405690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrescalerSix PrescalerSix:prescalerSix_inst " "Elaborating entity \"PrescalerSix\" for hierarchy \"PrescalerSix:prescalerSix_inst\"" {  } { { "Washmachine.v" "prescalerSix_inst" { Text "C:/Users/azq/Desktop/PLD-Verilog/Washmachine_v2_1209_2230/Washmachine.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702225405722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrescalerFour PrescalerFour:prescalerFour_inst " "Elaborating entity \"PrescalerFour\" for hierarchy \"PrescalerFour:prescalerFour_inst\"" {  } { { "Washmachine.v" "prescalerFour_inst" { Text "C:/Users/azq/Desktop/PLD-Verilog/Washmachine_v2_1209_2230/Washmachine.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702225405722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrescalerTen PrescalerTen:prescalerTen_inst1 " "Elaborating entity \"PrescalerTen\" for hierarchy \"PrescalerTen:prescalerTen_inst1\"" {  } { { "Washmachine.v" "prescalerTen_inst1" { Text "C:/Users/azq/Desktop/PLD-Verilog/Washmachine_v2_1209_2230/Washmachine.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702225405722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WashmachineControl WashmachineControl:washmachineControl_inst " "Elaborating entity \"WashmachineControl\" for hierarchy \"WashmachineControl:washmachineControl_inst\"" {  } { { "Washmachine.v" "washmachineControl_inst" { Text "C:/Users/azq/Desktop/PLD-Verilog/Washmachine_v2_1209_2230/Washmachine.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702225405737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeCounter TimeCounter:timeCounter_inst " "Elaborating entity \"TimeCounter\" for hierarchy \"TimeCounter:timeCounter_inst\"" {  } { { "Washmachine.v" "timeCounter_inst" { Text "C:/Users/azq/Desktop/PLD-Verilog/Washmachine_v2_1209_2230/Washmachine.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702225405737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DynamicScan DynamicScan:dynamicScan_inst " "Elaborating entity \"DynamicScan\" for hierarchy \"DynamicScan:dynamicScan_inst\"" {  } { { "Washmachine.v" "dynamicScan_inst" { Text "C:/Users/azq/Desktop/PLD-Verilog/Washmachine_v2_1209_2230/Washmachine.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702225405737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegDecode SegDecode:segDecode_inst " "Elaborating entity \"SegDecode\" for hierarchy \"SegDecode:segDecode_inst\"" {  } { { "Washmachine.v" "segDecode_inst" { Text "C:/Users/azq/Desktop/PLD-Verilog/Washmachine_v2_1209_2230/Washmachine.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702225405737 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "WashmachineControl.v" "" { Text "C:/Users/azq/Desktop/PLD-Verilog/Washmachine_v2_1209_2230/WashmachineControl.v" 36 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1702225406709 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1702225406709 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1702225406959 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1702225407226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1702225407414 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702225407414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1702225407477 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1702225407477 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1702225407477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1702225407477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702225407524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 00:23:27 2023 " "Processing ended: Mon Dec 11 00:23:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702225407524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702225407524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702225407524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702225407524 ""}
