{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674178266806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674178266811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 19 17:31:06 2023 " "Processing started: Thu Jan 19 17:31:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674178266811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674178266811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO -c FIFO " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO -c FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674178266811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674178267207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674178267207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_control.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Control " "Found entity 1: FIFO_Control" {  } { { "FIFO_Control.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO_Control.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674178273855 ""} { "Info" "ISGN_ENTITY_NAME" "2 FIFO_Control_testbench " "Found entity 2: FIFO_Control_testbench" {  } { { "FIFO_Control.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO_Control.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674178273855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674178273855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674178273856 ""} { "Info" "ISGN_ENTITY_NAME" "2 FIFO_testbench " "Found entity 2: FIFO_testbench" {  } { { "FIFO.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674178273856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674178273856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 DE1_SoC_task3.sv(13) " "Verilog HDL Declaration information at DE1_SoC_task3.sv(13): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674178273858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 DE1_SoC_task3.sv(13) " "Verilog HDL Declaration information at DE1_SoC_task3.sv(13): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674178273858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE1_SoC_task3.sv(13) " "Verilog HDL Declaration information at DE1_SoC_task3.sv(13): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674178273858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE1_SoC_task3.sv(13) " "Verilog HDL Declaration information at DE1_SoC_task3.sv(13): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674178273858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_task3.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_task3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_task3 " "Found entity 1: DE1_SoC_task3" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674178273859 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_task3_testbench " "Found entity 2: DE1_SoC_task3_testbench" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674178273859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674178273859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 2 2 " "Found 2 design units, including 2 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/seg7.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674178273860 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg7_testbench " "Found entity 2: seg7_testbench" {  } { { "seg7.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/seg7.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674178273860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674178273860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_process.sv 2 2 " "Found 2 design units, including 2 entities, in source file input_process.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_process " "Found entity 1: input_process" {  } { { "input_process.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/input_process.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674178273861 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_process_testbench " "Found entity 2: input_process_testbench" {  } { { "input_process.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/input_process.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674178273861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674178273861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_task3 " "Elaborating entity \"DE1_SoC_task3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674178273891 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..0\] DE1_SoC_task3.sv(14) " "Output port \"LEDR\[7..0\]\" at DE1_SoC_task3.sv(14) has no driver" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674178273892 "|DE1_SoC_task3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_process input_process:ip1 " "Elaborating entity \"input_process\" for hierarchy \"input_process:ip1\"" {  } { { "DE1_SoC_task3.sv" "ip1" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674178273898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:hex5 " "Elaborating entity \"seg7\" for hierarchy \"seg7:hex5\"" {  } { { "DE1_SoC_task3.sv" "hex5" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674178273904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:queue " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:queue\"" {  } { { "DE1_SoC_task3.sv" "queue" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674178273909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_Control FIFO:queue\|FIFO_Control:FC " "Elaborating entity \"FIFO_Control\" for hierarchy \"FIFO:queue\|FIFO_Control:FC\"" {  } { { "FIFO.sv" "FC" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674178273922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FIFO_Control.sv(41) " "Verilog HDL assignment warning at FIFO_Control.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "FIFO_Control.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO_Control.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674178273922 "|DE1_SoC_task3|FIFO:queue|FIFO_Control:FC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FIFO_Control.sv(44) " "Verilog HDL assignment warning at FIFO_Control.sv(44): truncated value with size 32 to match size of target (4)" {  } { { "FIFO_Control.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO_Control.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674178273923 "|DE1_SoC_task3|FIFO:queue|FIFO_Control:FC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FIFO_Control.sv(55) " "Verilog HDL assignment warning at FIFO_Control.sv(55): truncated value with size 32 to match size of target (4)" {  } { { "FIFO_Control.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO_Control.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674178273923 "|DE1_SoC_task3|FIFO:queue|FIFO_Control:FC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FIFO_Control.sv(67) " "Verilog HDL assignment warning at FIFO_Control.sv(67): truncated value with size 32 to match size of target (4)" {  } { { "FIFO_Control.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO_Control.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674178273923 "|DE1_SoC_task3|FIFO:queue|FIFO_Control:FC"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RAM ram16x8 " "Node instance \"RAM\" instantiates undefined entity \"ram16x8\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "FIFO.sv" "RAM" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO.sv" 28 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1674178273934 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/output_files/FIFO.map.smsg " "Generated suppressed messages file C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/output_files/FIFO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674178273960 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674178274015 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 19 17:31:14 2023 " "Processing ended: Thu Jan 19 17:31:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674178274015 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674178274015 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674178274015 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674178274015 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674178274617 ""}
