# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_2_DP_RAM.srcs/sources_1/new/DPRAM_design.v"
verilog xil_defaultlib  "../../../project_2_DP_RAM.srcs/sim_1/new/DPRAM_Sim.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
