/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [21:0] _01_;
  wire [18:0] _02_;
  reg [7:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire [20:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [18:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [20:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(in_data[32] | celloutsig_0_3z);
  assign celloutsig_1_11z = ~((celloutsig_1_0z | _00_) & (celloutsig_1_10z | celloutsig_1_6z));
  assign celloutsig_0_5z = celloutsig_0_3z | ~(in_data[83]);
  assign celloutsig_0_2z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_1_19z = celloutsig_1_5z | celloutsig_1_14z;
  assign celloutsig_0_7z = celloutsig_0_0z | celloutsig_0_6z;
  assign celloutsig_0_10z = celloutsig_0_5z | celloutsig_0_6z;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 22'h000000;
    else _01_ <= { celloutsig_0_13z[9:8], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_9z };
  reg [18:0] _12_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 19'h00000;
    else _12_ <= in_data[132:114];
  assign { _02_[18:4], _00_, _02_[2:0] } = _12_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 8'h00;
    else _03_ <= { _02_[10:4], _00_ };
  assign celloutsig_0_17z = { _01_[17:2], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_11z } / { 1'h1, celloutsig_0_14z[7:0], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[128:125], celloutsig_1_0z } / { 1'h1, in_data[106:103] };
  assign celloutsig_1_17z = { celloutsig_1_13z[4:1], celloutsig_1_11z } >= celloutsig_1_7z[4:0];
  assign celloutsig_1_0z = in_data[133:129] >= in_data[172:168];
  assign celloutsig_1_8z = { in_data[184:182], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z } >= in_data[171:155];
  assign celloutsig_1_9z = { _02_[10:9], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_7z } >= { _03_[5:0], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_12z = { _02_[18:4], _00_, _02_[2:0], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z } > { _02_[18:4], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_8z } > _02_[15:13];
  assign celloutsig_1_3z = { _02_[8:4], _00_, _02_[2:0] } <= { _02_[9:4], _00_, _02_[2:1] };
  assign celloutsig_0_0z = in_data[72:50] && in_data[91:69];
  assign celloutsig_0_3z = { in_data[36:31], celloutsig_0_0z } && in_data[27:21];
  assign celloutsig_1_10z = { in_data[148:142], celloutsig_1_5z } && { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z } && { in_data[78], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_11z = { in_data[44:31], celloutsig_0_10z } || { celloutsig_0_9z[6:4], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_6z = { _03_[2], celloutsig_1_0z, celloutsig_1_5z } < { in_data[124:123], celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_7z[2:1], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_5z } * { in_data[134:130], celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_0_9z = { in_data[87], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z } * { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_12z = { in_data[83:74], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z } * { in_data[64:55], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_14z = celloutsig_0_13z[13:5] * { celloutsig_0_13z[14], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_13z[12:10], celloutsig_0_2z } * { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_18z = _02_[0] ? { in_data[145:126], celloutsig_1_17z } : { in_data[119:101], celloutsig_1_15z, celloutsig_1_9z };
  assign celloutsig_1_7z = celloutsig_1_1z[0] ? { in_data[121:117], celloutsig_1_6z, celloutsig_1_0z } : _03_[6:0];
  assign celloutsig_1_15z = in_data[122:120] !== celloutsig_1_13z[5:3];
  assign celloutsig_0_1z = { in_data[71:70], celloutsig_0_0z } !== in_data[45:43];
  assign celloutsig_0_4z = ~^ { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_5z = ~^ celloutsig_1_1z[3:0];
  assign celloutsig_0_20z = { _01_[19:16], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_15z } <<< { in_data[40:30], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_21z = { _01_[14:5], celloutsig_0_2z } >>> celloutsig_0_17z[12:2];
  assign celloutsig_0_13z = { celloutsig_0_9z[3], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_3z } - { in_data[95:77], celloutsig_0_11z, celloutsig_0_11z };
  assign _02_[3] = _00_;
  assign { out_data[148:128], out_data[96], out_data[44:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
