INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin1/VMlabCN/lab1/lab1.ip_user_files/bd/design_2/ip/design_2_util_vector_logic_0_0/sim/design_2_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin1/VMlabCN/lab1/lab1.ip_user_files/bd/design_2/ip/design_2_util_vector_logic_1_0/sim/design_2_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin1/VMlabCN/lab1/lab1.ip_user_files/bd/design_2/sim/design_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin1/VMlabCN/lab1/lab1.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/admin1/VMlabCN/lab1/lab1.srcs/sim_1/new/sim_N2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_N2
