#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1280f20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1297d10 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x128e740 .functor NOT 1, L_0x12c6770, C4<0>, C4<0>, C4<0>;
L_0x12c6500 .functor XOR 1, L_0x12c63a0, L_0x12c6460, C4<0>, C4<0>;
L_0x12c6660 .functor XOR 1, L_0x12c6500, L_0x12c65c0, C4<0>, C4<0>;
v0x12c3ec0_0 .net *"_ivl_10", 0 0, L_0x12c65c0;  1 drivers
v0x12c3fc0_0 .net *"_ivl_12", 0 0, L_0x12c6660;  1 drivers
v0x12c40a0_0 .net *"_ivl_2", 0 0, L_0x12c62e0;  1 drivers
v0x12c4160_0 .net *"_ivl_4", 0 0, L_0x12c63a0;  1 drivers
v0x12c4240_0 .net *"_ivl_6", 0 0, L_0x12c6460;  1 drivers
v0x12c4370_0 .net *"_ivl_8", 0 0, L_0x12c6500;  1 drivers
v0x12c4450_0 .net "a", 0 0, v0x12c2b60_0;  1 drivers
v0x12c44f0_0 .net "b", 0 0, v0x12c2c00_0;  1 drivers
v0x12c4590_0 .net "c", 0 0, v0x12c2ca0_0;  1 drivers
v0x12c46c0_0 .var "clk", 0 0;
v0x12c4760_0 .net "d", 0 0, v0x12c2e10_0;  1 drivers
RS_0x7f9836fc1738 .resolv tri, L_0x12c59d0, L_0x12c5b40, L_0x12c5f50, L_0x12c60c0;
v0x12c4800_0 .net8 "out_dut", 0 0, RS_0x7f9836fc1738;  4 drivers
v0x12c48a0_0 .net "out_ref", 0 0, L_0x12c5870;  1 drivers
v0x12c4940_0 .var/2u "stats1", 159 0;
v0x12c49e0_0 .var/2u "strobe", 0 0;
v0x12c4a80_0 .net "tb_match", 0 0, L_0x12c6770;  1 drivers
v0x12c4b40_0 .net "tb_mismatch", 0 0, L_0x128e740;  1 drivers
v0x12c4d10_0 .net "wavedrom_enable", 0 0, v0x12c2f00_0;  1 drivers
v0x12c4db0_0 .net "wavedrom_title", 511 0, v0x12c2fa0_0;  1 drivers
L_0x12c62e0 .concat [ 1 0 0 0], L_0x12c5870;
L_0x12c63a0 .concat [ 1 0 0 0], L_0x12c5870;
L_0x12c6460 .concat [ 1 0 0 0], RS_0x7f9836fc1738;
L_0x12c65c0 .concat [ 1 0 0 0], L_0x12c5870;
L_0x12c6770 .cmp/eeq 1, L_0x12c62e0, L_0x12c6660;
S_0x1297ea0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1297d10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x12987b0 .functor NOT 1, v0x12c2ca0_0, C4<0>, C4<0>, C4<0>;
L_0x128f000 .functor NOT 1, v0x12c2c00_0, C4<0>, C4<0>, C4<0>;
L_0x12c4fc0 .functor AND 1, L_0x12987b0, L_0x128f000, C4<1>, C4<1>;
L_0x12c5060 .functor NOT 1, v0x12c2e10_0, C4<0>, C4<0>, C4<0>;
L_0x12c5190 .functor NOT 1, v0x12c2b60_0, C4<0>, C4<0>, C4<0>;
L_0x12c5290 .functor AND 1, L_0x12c5060, L_0x12c5190, C4<1>, C4<1>;
L_0x12c5370 .functor OR 1, L_0x12c4fc0, L_0x12c5290, C4<0>, C4<0>;
L_0x12c5430 .functor AND 1, v0x12c2b60_0, v0x12c2ca0_0, C4<1>, C4<1>;
L_0x12c54f0 .functor AND 1, L_0x12c5430, v0x12c2e10_0, C4<1>, C4<1>;
L_0x12c55b0 .functor OR 1, L_0x12c5370, L_0x12c54f0, C4<0>, C4<0>;
L_0x12c5720 .functor AND 1, v0x12c2c00_0, v0x12c2ca0_0, C4<1>, C4<1>;
L_0x12c5790 .functor AND 1, L_0x12c5720, v0x12c2e10_0, C4<1>, C4<1>;
L_0x12c5870 .functor OR 1, L_0x12c55b0, L_0x12c5790, C4<0>, C4<0>;
v0x128e9b0_0 .net *"_ivl_0", 0 0, L_0x12987b0;  1 drivers
v0x128ea50_0 .net *"_ivl_10", 0 0, L_0x12c5290;  1 drivers
v0x12c1350_0 .net *"_ivl_12", 0 0, L_0x12c5370;  1 drivers
v0x12c1410_0 .net *"_ivl_14", 0 0, L_0x12c5430;  1 drivers
v0x12c14f0_0 .net *"_ivl_16", 0 0, L_0x12c54f0;  1 drivers
v0x12c1620_0 .net *"_ivl_18", 0 0, L_0x12c55b0;  1 drivers
v0x12c1700_0 .net *"_ivl_2", 0 0, L_0x128f000;  1 drivers
v0x12c17e0_0 .net *"_ivl_20", 0 0, L_0x12c5720;  1 drivers
v0x12c18c0_0 .net *"_ivl_22", 0 0, L_0x12c5790;  1 drivers
v0x12c19a0_0 .net *"_ivl_4", 0 0, L_0x12c4fc0;  1 drivers
v0x12c1a80_0 .net *"_ivl_6", 0 0, L_0x12c5060;  1 drivers
v0x12c1b60_0 .net *"_ivl_8", 0 0, L_0x12c5190;  1 drivers
v0x12c1c40_0 .net "a", 0 0, v0x12c2b60_0;  alias, 1 drivers
v0x12c1d00_0 .net "b", 0 0, v0x12c2c00_0;  alias, 1 drivers
v0x12c1dc0_0 .net "c", 0 0, v0x12c2ca0_0;  alias, 1 drivers
v0x12c1e80_0 .net "d", 0 0, v0x12c2e10_0;  alias, 1 drivers
v0x12c1f40_0 .net "out", 0 0, L_0x12c5870;  alias, 1 drivers
S_0x12c20a0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1297d10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x12c2b60_0 .var "a", 0 0;
v0x12c2c00_0 .var "b", 0 0;
v0x12c2ca0_0 .var "c", 0 0;
v0x12c2d70_0 .net "clk", 0 0, v0x12c46c0_0;  1 drivers
v0x12c2e10_0 .var "d", 0 0;
v0x12c2f00_0 .var "wavedrom_enable", 0 0;
v0x12c2fa0_0 .var "wavedrom_title", 511 0;
S_0x12c2340 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x12c20a0;
 .timescale -12 -12;
v0x12c25a0_0 .var/2s "count", 31 0;
E_0x1292bf0/0 .event negedge, v0x12c2d70_0;
E_0x1292bf0/1 .event posedge, v0x12c2d70_0;
E_0x1292bf0 .event/or E_0x1292bf0/0, E_0x1292bf0/1;
E_0x1292e40 .event negedge, v0x12c2d70_0;
E_0x127d9f0 .event posedge, v0x12c2d70_0;
S_0x12c26a0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x12c20a0;
 .timescale -12 -12;
v0x12c28a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12c2980 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x12c20a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12c3100 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1297d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x12c59d0 .functor AND 1, v0x12c2b60_0, v0x12c2c00_0, C4<1>, C4<1>;
L_0x12c5ab0 .functor NOT 1, v0x12c2c00_0, C4<0>, C4<0>, C4<0>;
L_0x12c5b40 .functor AND 1, v0x12c2b60_0, L_0x12c5ab0, C4<1>, C4<1>;
L_0x12c5c00 .functor AND 1, v0x12c2b60_0, v0x12c2c00_0, C4<1>, C4<1>;
L_0x12c5ee0 .functor NOT 1, v0x12c2ca0_0, C4<0>, C4<0>, C4<0>;
L_0x12c5f50 .functor AND 1, L_0x12c5c00, L_0x12c5ee0, C4<1>, C4<1>;
L_0x12c6050 .functor OR 1, v0x12c2b60_0, v0x12c2c00_0, C4<0>, C4<0>;
L_0x12c60c0 .functor OR 1, L_0x12c6050, v0x12c2ca0_0, C4<0>, C4<0>;
v0x12c33f0_0 .net *"_ivl_12", 0 0, L_0x12c6050;  1 drivers
v0x12c34d0_0 .net *"_ivl_2", 0 0, L_0x12c5ab0;  1 drivers
v0x12c35b0_0 .net *"_ivl_6", 0 0, L_0x12c5c00;  1 drivers
v0x12c36a0_0 .net *"_ivl_8", 0 0, L_0x12c5ee0;  1 drivers
v0x12c3780_0 .net "a", 0 0, v0x12c2b60_0;  alias, 1 drivers
v0x12c38c0_0 .net "b", 0 0, v0x12c2c00_0;  alias, 1 drivers
v0x12c39b0_0 .net "c", 0 0, v0x12c2ca0_0;  alias, 1 drivers
v0x12c3aa0_0 .net "d", 0 0, v0x12c2e10_0;  alias, 1 drivers
v0x12c3b90_0 .net8 "out", 0 0, RS_0x7f9836fc1738;  alias, 4 drivers
S_0x12c3cf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1297d10;
 .timescale -12 -12;
E_0x1292990 .event anyedge, v0x12c49e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12c49e0_0;
    %nor/r;
    %assign/vec4 v0x12c49e0_0, 0;
    %wait E_0x1292990;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12c20a0;
T_3 ;
    %fork t_1, S_0x12c2340;
    %jmp t_0;
    .scope S_0x12c2340;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c25a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12c2e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12c2ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12c2c00_0, 0;
    %assign/vec4 v0x12c2b60_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x127d9f0;
    %load/vec4 v0x12c25a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12c25a0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12c2e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12c2ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12c2c00_0, 0;
    %assign/vec4 v0x12c2b60_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1292e40;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12c2980;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1292bf0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x12c2b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12c2c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12c2ca0_0, 0;
    %assign/vec4 v0x12c2e10_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x12c20a0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1297d10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c46c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c49e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1297d10;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12c46c0_0;
    %inv;
    %store/vec4 v0x12c46c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1297d10;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12c2d70_0, v0x12c4b40_0, v0x12c4450_0, v0x12c44f0_0, v0x12c4590_0, v0x12c4760_0, v0x12c48a0_0, v0x12c4800_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1297d10;
T_7 ;
    %load/vec4 v0x12c4940_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12c4940_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12c4940_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x12c4940_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12c4940_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12c4940_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12c4940_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1297d10;
T_8 ;
    %wait E_0x1292bf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12c4940_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c4940_0, 4, 32;
    %load/vec4 v0x12c4a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12c4940_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c4940_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12c4940_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c4940_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12c48a0_0;
    %load/vec4 v0x12c48a0_0;
    %load/vec4 v0x12c4800_0;
    %xor;
    %load/vec4 v0x12c48a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x12c4940_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c4940_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x12c4940_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c4940_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/kmap2/iter0/response3/top_module.sv";
