$date
	Mon Jul  7 23:45:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_ir $end
$var wire 4 ! operand_tb [3:0] $end
$var wire 4 " opcode_tb [3:0] $end
$var reg 1 # clk_tb $end
$var reg 1 $ enb_tb $end
$var reg 8 % inst_tb [7:0] $end
$scope module UUT $end
$var wire 1 # ir_clk $end
$var wire 1 $ ir_enb $end
$var wire 8 & ir_inst [7:0] $end
$var reg 4 ' ir_opcode [3:0] $end
$var reg 4 ( ir_operand [3:0] $end
$var reg 8 ) store [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
bx (
bx '
bx &
bx %
0$
0#
bx "
bx !
$end
#5000
b10 !
b10 (
b1 "
b1 '
b10010 )
1$
b10010 %
b10010 &
1#
#10000
0#
#15000
1#
#20000
0#
#25000
1#
b1001100 %
b1001100 &
0$
#30000
0#
#35000
1#
#40000
0#
#45000
b1100 !
b1100 (
b100 "
b100 '
b1001100 )
1#
1$
#50000
0#
#55000
1#
#60000
0#
#65000
1#
#70000
0#
#75000
1#
#76000
