$date
	Fri Jul 21 13:02:48 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comparator_tb $end
$var wire 1 ! a_equal_b $end
$var wire 1 " a_greater_b $end
$var wire 1 # a_less_b $end
$var reg 2 $ a [1:0] $end
$var reg 2 % b [1:0] $end
$scope module connect_comparator $end
$var wire 2 & a [1:0] $end
$var wire 2 ' b [1:0] $end
$var reg 1 ( a_equal_b $end
$var reg 1 ) a_greater_b $end
$var reg 1 * a_less_b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
x(
bx '
bx &
bx %
bx $
x#
x"
x!
$end
#10
0)
0"
1(
1!
0*
0#
b0 %
b0 '
b0 $
b0 &
#20
0(
0!
1*
1#
b10 %
b10 '
b1 $
b1 &
#30
1)
1"
0*
0#
b1 %
b1 '
b10 $
b10 &
#40
0)
0"
1(
1!
b11 %
b11 '
b11 $
b11 &
