{"schemaVersion":{"minor":3,"patch":0,"major":0},"abstract":[{"type":"text","text":"Initialises a new external signal with the given signal type, name, mode, default value and comment."}],"kind":"symbol","sections":[],"metadata":{"modules":[{"name":"VHDLParsing"}],"symbolKind":"init","role":"symbol","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"type"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"SignalType","preciseIdentifier":"s:11VHDLParsing10SignalTypeO"},{"kind":"text","text":", "},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"mode"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Mode","preciseIdentifier":"s:11VHDLParsing4ModeO"},{"kind":"text","text":", "},{"kind":"externalParam","text":"defaultValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Expression","preciseIdentifier":"s:11VHDLParsing10ExpressionO"},{"text":"?, ","kind":"text"},{"text":"comment","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing7CommentV","text":"Comment","kind":"typeIdentifier"},{"text":"?)","kind":"text"}],"title":"init(type:name:mode:defaultValue:comment:)","roleHeading":"Initializer","externalID":"s:11VHDLParsing10PortSignalV4type4name4mode12defaultValue7commentAcA0C4TypeO_AA12VariableNameVAA4ModeOAA10ExpressionOSgAA7CommentVSgtcfc"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal"]]},"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"type"},{"kind":"text","text":": "},{"kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType","text":"SignalType","preciseIdentifier":"s:11VHDLParsing10SignalTypeO"},{"kind":"text","text":", "},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"mode"},{"kind":"text","text":": "},{"kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Mode","text":"Mode","preciseIdentifier":"s:11VHDLParsing4ModeO"},{"kind":"text","text":", "},{"kind":"externalParam","text":"defaultValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Expression","text":"Expression","preciseIdentifier":"s:11VHDLParsing10ExpressionO"},{"kind":"text","text":"? = nil, "},{"kind":"externalParam","text":"comment"},{"kind":"text","text":": "},{"kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Comment","text":"Comment","preciseIdentifier":"s:11VHDLParsing7CommentV"},{"kind":"text","text":"? = nil)"}]}],"kind":"declarations"},{"kind":"parameters","parameters":[{"name":"type","content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The "},{"isActive":true,"type":"reference","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType"},{"type":"text","text":" of the signal."}]}]},{"name":"name","content":[{"inlineContent":[{"type":"text","text":"The name of the signal."}],"type":"paragraph"}]},{"name":"mode","content":[{"inlineContent":[{"text":"The mode of the signal.","type":"text"}],"type":"paragraph"}]},{"name":"defaultValue","content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The default value of the signal."}]}]},{"name":"comment","content":[{"inlineContent":[{"type":"text","text":"The comment of the signal."}],"type":"paragraph"}]}]}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/portsignal\/init(type:name:mode:defaultvalue:comment:)-9i1la"]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal\/init(type:name:mode:defaultValue:comment:)-9i1la"},"references":{"doc://VHDLParsing/documentation/VHDLParsing/VariableName":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/variablename","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","abstract":[{"text":"Valid VHDL variable names.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"VariableName","kind":"identifier"}],"type":"topic","title":"VariableName","navigatorTitle":[{"text":"VariableName","kind":"identifier"}]},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/PortSignal/init(type:name:mode:defaultValue:comment:)-9i1la":{"title":"init(type:name:mode:defaultValue:comment:)","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"type","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"SignalType","preciseIdentifier":"s:11VHDLParsing10SignalTypeO","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"mode","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Mode","preciseIdentifier":"s:11VHDLParsing4ModeO","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"defaultValue","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Expression","preciseIdentifier":"s:11VHDLParsing10ExpressionO","kind":"typeIdentifier"},{"text":"?, ","kind":"text"},{"text":"comment","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Comment","preciseIdentifier":"s:11VHDLParsing7CommentV","kind":"typeIdentifier"},{"text":"?)","kind":"text"}],"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal\/init(type:name:mode:defaultValue:comment:)-9i1la","url":"\/documentation\/vhdlparsing\/portsignal\/init(type:name:mode:defaultvalue:comment:)-9i1la","type":"topic","abstract":[{"text":"Initialises a new external signal with the given signal type, name, mode, default value and comment.","type":"text"}],"kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/Mode":{"fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"Mode","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"Mode","kind":"identifier"}],"type":"topic","title":"Mode","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Mode","abstract":[{"text":"A mode represents the direction a signal is travelling (input or output).","type":"text"}],"url":"\/documentation\/vhdlparsing\/mode"},"doc://VHDLParsing/documentation/VHDLParsing/Expression":{"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"Expression"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Expression"}],"type":"topic","title":"Expression","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Expression","abstract":[{"text":"An ","type":"text"},{"code":"Expression","type":"codeVoice"},{"text":" represents a stand-alone statement that resolves to some value in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"url":"\/documentation\/vhdlparsing\/expression"},"doc://VHDLParsing/documentation/VHDLParsing/Comment":{"fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Comment","kind":"identifier"}],"title":"Comment","kind":"symbol","navigatorTitle":[{"text":"Comment","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Comment","role":"symbol","type":"topic","abstract":[{"text":"A single-lined VHDL comment.","type":"text"}],"url":"\/documentation\/vhdlparsing\/comment"},"doc://VHDLParsing/documentation/VHDLParsing/SignalType":{"fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"SignalType","kind":"identifier"}],"title":"SignalType","kind":"symbol","navigatorTitle":[{"text":"SignalType","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType","role":"symbol","type":"topic","abstract":[{"text":"Valid VHDL Signal types.","type":"text"}],"url":"\/documentation\/vhdlparsing\/signaltype"},"doc://VHDLParsing/documentation/VHDLParsing/PortSignal":{"title":"PortSignal","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortSignal"}],"abstract":[{"text":"An external signal is equivalent to an external variable (or parameter) in an LLFSM.","type":"text"}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"PortSignal"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/portsignal","type":"topic"}}}