m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/verilog/Verilog/lab2/and
T_opt
!s110 1686355938
VYFK7WKNzY^da[lMneJFgz2
04 11 4 work majority_tb fast 0
=1-e4a8dfb35296-6483bfe2-1c6-3258
o-quiet -auto_acc_if_foreign -work work +acc
Z0 tCvgOpt 0
n@_opt
OL;O;10.6c;65
vmajority
Z1 !s110 1686355935
!i10b 1
!s100 [H_8LmHY?1e?Xi>a8JEOz1
IEQ94lX4?VZhS[5dVH6m^52
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dE:/verilog/Verilog/lab2/majority
w1686355869
8E:/verilog/Digital-design-master/Digital-design-master/lab2/majority/majority.v
FE:/verilog/Digital-design-master/Digital-design-master/lab2/majority/majority.v
L0 1
Z4 OL;L;10.6c;65
r1
!s85 0
31
Z5 !s108 1686355935.000000
!s107 E:/verilog/Digital-design-master/Digital-design-master/lab2/majority/majority.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/verilog/Digital-design-master/Digital-design-master/lab2/majority/majority.v|
!i113 0
Z6 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
vmajority_tb
R1
!i10b 1
!s100 31:zzQ@h@no3chl;B]2OM1
InJ0:ZTMo41d:j4zRMGgMR0
R2
R3
w1686355920
8E:/verilog/Digital-design-master/Digital-design-master/lab2/majority/tb_majority.v
FE:/verilog/Digital-design-master/Digital-design-master/lab2/majority/tb_majority.v
L0 3
R4
r1
!s85 0
31
R5
!s107 E:/verilog/Digital-design-master/Digital-design-master/lab2/majority/tb_majority.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/verilog/Digital-design-master/Digital-design-master/lab2/majority/tb_majority.v|
!i113 0
R6
R0
