 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 01:50:13 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)       0.00       0.00 r
  U0_ALU/OUT_VALID_reg/Q (DFFRQX2M)        0.47       0.47 f
  U0_ALU/U146/Y (NAND2BX2M)                0.15       0.62 f
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)        0.00       0.62 f
  data arrival time                                   0.62

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (DFFRQX2M)       0.46       0.46 f
  U0_ALU/U125/Y (OAI2B11X2M)               0.20       0.65 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)       0.00       0.65 f
  data arrival time                                   0.65

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (DFFRQX2M)                     0.46       0.46 f
  U0_ALU/U109/Y (AOI22X1M)                                0.15       0.61 r
  U0_ALU/U108/Y (NAND2X2M)                                0.06       0.67 f
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       0.67 f
  data arrival time                                                  0.67

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (DFFRQX2M)                     0.46       0.46 f
  U0_ALU/U122/Y (AOI22X1M)                                0.15       0.61 r
  U0_ALU/U121/Y (NAND2X2M)                                0.06       0.67 f
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       0.67 f
  data arrival time                                                  0.67

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (DFFRQX2M)                     0.46       0.46 f
  U0_ALU/U118/Y (AOI22X1M)                                0.15       0.61 r
  U0_ALU/U117/Y (NAND2X2M)                                0.06       0.67 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       0.67 f
  data arrival time                                                  0.67

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (DFFRQX2M)                     0.46       0.46 f
  U0_ALU/U124/Y (AOI22X1M)                                0.15       0.61 r
  U0_ALU/U123/Y (NAND2X2M)                                0.06       0.67 f
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       0.67 f
  data arrival time                                                  0.67

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (DFFRQX2M)                     0.46       0.46 f
  U0_ALU/U120/Y (AOI22X1M)                                0.15       0.61 r
  U0_ALU/U119/Y (NAND2X2M)                                0.06       0.67 f
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       0.67 f
  data arrival time                                                  0.67

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (DFFRQX2M)       0.46       0.46 f
  U0_ALU/U129/Y (AOI22X1M)                 0.15       0.61 r
  U0_ALU/U128/Y (NAND2X2M)                 0.06       0.67 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)       0.00       0.67 f
  data arrival time                                   0.67

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (DFFRQX2M)                     0.46       0.46 f
  U0_ALU/U111/Y (AOI22X1M)                                0.15       0.61 r
  U0_ALU/U110/Y (NAND2X2M)                                0.06       0.67 f
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       0.67 f
  data arrival time                                                  0.67

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (DFFRQX2M)       0.37       0.37 r
  U0_ALU/U93/Y (AOI222X1M)                 0.10       0.47 f
  U0_ALU/U92/Y (NAND4X2M)                  0.08       0.55 r
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)       0.00       0.55 r
  data arrival time                                   0.55

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (DFFRQX2M)       0.37       0.37 r
  U0_ALU/U86/Y (AOI222X1M)                 0.10       0.47 f
  U0_ALU/U85/Y (NAND4X2M)                  0.08       0.55 r
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)       0.00       0.55 r
  data arrival time                                   0.55

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (DFFRQX2M)       0.37       0.37 r
  U0_ALU/U139/Y (AOI22X1M)                 0.10       0.47 f
  U0_ALU/U138/Y (NAND4BX1M)                0.09       0.56 r
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)       0.00       0.56 r
  data arrival time                                   0.56

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (DFFRQX2M)       0.37       0.37 r
  U0_ALU/U113/Y (AOI22X1M)                 0.10       0.47 f
  U0_ALU/U112/Y (NAND4BX1M)                0.09       0.56 r
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)       0.00       0.56 r
  data arrival time                                   0.56

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (DFFRQX2M)       0.37       0.37 r
  U0_ALU/U104/Y (AOI22X1M)                 0.10       0.47 f
  U0_ALU/U103/Y (NAND4BX1M)                0.09       0.56 r
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)       0.00       0.56 r
  data arrival time                                   0.56

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (DFFRQX2M)       0.37       0.37 r
  U0_ALU/U98/Y (AOI22X1M)                  0.10       0.47 f
  U0_ALU/U97/Y (NAND4BX1M)                 0.09       0.56 r
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)       0.00       0.56 r
  data arrival time                                   0.56

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (DFFRQX2M)       0.37       0.37 r
  U0_ALU/U131/Y (AOI22X1M)                 0.10       0.47 f
  U0_ALU/U130/Y (NAND4BX1M)                0.09       0.56 r
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)       0.00       0.56 r
  data arrival time                                   0.56

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (DFFRQX2M)       0.37       0.37 r
  U0_ALU/U135/Y (AOI22X1M)                 0.10       0.47 f
  U0_ALU/U134/Y (NAND4BX1M)                0.09       0.56 r
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)       0.00       0.56 r
  data arrival time                                   0.56

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: U0_SYS_CTRL/result_reg[7]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/result_reg[7]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[7]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[7]/QN (DFFRX1M)                  0.35       0.35 r
  U0_SYS_CTRL/U141/Y (OAI21X2M)                           0.08       0.43 f
  U0_SYS_CTRL/result_reg[7]/D (DFFRX1M)                   0.00       0.43 f
  data arrival time                                                  0.43

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/result_reg[7]/CK (DFFRX1M)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_SYS_CTRL/result_reg[6]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/result_reg[6]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[6]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[6]/QN (DFFRX1M)                  0.35       0.35 r
  U0_SYS_CTRL/U139/Y (OAI21X2M)                           0.08       0.43 f
  U0_SYS_CTRL/result_reg[6]/D (DFFRX1M)                   0.00       0.43 f
  data arrival time                                                  0.43

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/result_reg[6]/CK (DFFRX1M)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_SYS_CTRL/Address_reg_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/Address_reg_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Address_reg_reg[0]/CK (DFFRX1M)             0.00       0.00 r
  U0_SYS_CTRL/Address_reg_reg[0]/QN (DFFRX1M)             0.35       0.35 r
  U0_SYS_CTRL/U159/Y (OAI22X1M)                           0.09       0.44 f
  U0_SYS_CTRL/Address_reg_reg[0]/D (DFFRX1M)              0.00       0.44 f
  data arrival time                                                  0.44

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/Address_reg_reg[0]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/result_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/result_reg[5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[5]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[5]/QN (DFFRX1M)                  0.36       0.36 r
  U0_SYS_CTRL/U137/Y (OAI21X2M)                           0.08       0.44 f
  U0_SYS_CTRL/result_reg[5]/D (DFFRX1M)                   0.00       0.44 f
  data arrival time                                                  0.44

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/result_reg[5]/CK (DFFRX1M)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/result_reg[4]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/result_reg[4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[4]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[4]/QN (DFFRX1M)                  0.36       0.36 r
  U0_SYS_CTRL/U135/Y (OAI21X2M)                           0.08       0.44 f
  U0_SYS_CTRL/result_reg[4]/D (DFFRX1M)                   0.00       0.44 f
  data arrival time                                                  0.44

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/result_reg[4]/CK (DFFRX1M)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/result_reg[3]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/result_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[3]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[3]/QN (DFFRX1M)                  0.36       0.36 r
  U0_SYS_CTRL/U133/Y (OAI21X2M)                           0.08       0.44 f
  U0_SYS_CTRL/result_reg[3]/D (DFFRX1M)                   0.00       0.44 f
  data arrival time                                                  0.44

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/result_reg[3]/CK (DFFRX1M)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/result_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/result_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[2]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[2]/QN (DFFRX1M)                  0.36       0.36 r
  U0_SYS_CTRL/U131/Y (OAI21X2M)                           0.08       0.44 f
  U0_SYS_CTRL/result_reg[2]/D (DFFRX1M)                   0.00       0.44 f
  data arrival time                                                  0.44

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/result_reg[2]/CK (DFFRX1M)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/result_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/result_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[1]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[1]/QN (DFFRX1M)                  0.36       0.36 r
  U0_SYS_CTRL/U129/Y (OAI21X2M)                           0.08       0.44 f
  U0_SYS_CTRL/result_reg[1]/D (DFFRX1M)                   0.00       0.44 f
  data arrival time                                                  0.44

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/result_reg[1]/CK (DFFRX1M)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/result_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/result_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[0]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[0]/QN (DFFRX1M)                  0.36       0.36 r
  U0_SYS_CTRL/U127/Y (OAI21X2M)                           0.08       0.44 f
  U0_SYS_CTRL/result_reg[0]/D (DFFRX1M)                   0.00       0.44 f
  data arrival time                                                  0.44

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/result_reg[0]/CK (DFFRX1M)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/result_reg[15]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/result_reg[15]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[15]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[15]/QN (DFFRX1M)                 0.34       0.34 r
  U0_SYS_CTRL/U123/Y (OAI2BB2X1M)                         0.10       0.44 f
  U0_SYS_CTRL/result_reg[15]/D (DFFRX1M)                  0.00       0.44 f
  data arrival time                                                  0.44

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/result_reg[15]/CK (DFFRX1M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_SYS_CTRL/result_reg[14]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/result_reg[14]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[14]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[14]/QN (DFFRX1M)                 0.34       0.34 r
  U0_SYS_CTRL/U122/Y (OAI2BB2X1M)                         0.10       0.44 f
  U0_SYS_CTRL/result_reg[14]/D (DFFRX1M)                  0.00       0.44 f
  data arrival time                                                  0.44

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/result_reg[14]/CK (DFFRX1M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_SYS_CTRL/Address_reg_reg[3]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/Address_reg_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Address_reg_reg[3]/CK (DFFRX1M)             0.00       0.00 r
  U0_SYS_CTRL/Address_reg_reg[3]/QN (DFFRX1M)             0.36       0.36 r
  U0_SYS_CTRL/U158/Y (OAI22X1M)                           0.09       0.45 f
  U0_SYS_CTRL/Address_reg_reg[3]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/Address_reg_reg[3]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_SYS_CTRL/Address_reg_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/Address_reg_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Address_reg_reg[2]/CK (DFFRX1M)             0.00       0.00 r
  U0_SYS_CTRL/Address_reg_reg[2]/QN (DFFRX1M)             0.36       0.36 r
  U0_SYS_CTRL/U157/Y (OAI22X1M)                           0.09       0.45 f
  U0_SYS_CTRL/Address_reg_reg[2]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/Address_reg_reg[2]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_SYS_CTRL/Address_reg_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/Address_reg_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Address_reg_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U0_SYS_CTRL/Address_reg_reg[1]/QN (DFFRX1M)             0.36       0.36 r
  U0_SYS_CTRL/U156/Y (OAI22X1M)                           0.09       0.45 f
  U0_SYS_CTRL/Address_reg_reg[1]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/Address_reg_reg[1]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_SYS_CTRL/result_reg[13]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/result_reg[13]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[13]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[13]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U121/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/result_reg[13]/D (DFFRX1M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/result_reg[13]/CK (DFFRX1M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_SYS_CTRL/result_reg[12]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/result_reg[12]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[12]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[12]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U120/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/result_reg[12]/D (DFFRX1M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/result_reg[12]/CK (DFFRX1M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_SYS_CTRL/result_reg[11]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/result_reg[11]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[11]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[11]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U119/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/result_reg[11]/D (DFFRX1M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/result_reg[11]/CK (DFFRX1M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_SYS_CTRL/result_reg[10]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/result_reg[10]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[10]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[10]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U118/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/result_reg[10]/D (DFFRX1M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/result_reg[10]/CK (DFFRX1M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_SYS_CTRL/result_reg[9]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/result_reg[9]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[9]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[9]/QN (DFFRX1M)                  0.35       0.35 r
  U0_SYS_CTRL/U117/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/result_reg[9]/D (DFFRX1M)                   0.00       0.45 f
  data arrival time                                                  0.45

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/result_reg[9]/CK (DFFRX1M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_SYS_CTRL/result_reg[8]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/result_reg[8]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[8]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[8]/QN (DFFRX1M)                  0.35       0.35 r
  U0_SYS_CTRL/U116/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/result_reg[8]/D (DFFRX1M)                   0.00       0.45 f
  data arrival time                                                  0.45

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/result_reg[8]/CK (DFFRX1M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U1_RST_SYNC/rst_reg_reg[0]/CK
              (internal path startpoint clocked by CLK_REF)
  Endpoint: U1_RST_SYNC/rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC/rst_reg_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U1_RST_SYNC/rst_reg_reg[0]/Q (DFFRQX2M)                 0.46       0.46 f
  U1_RST_SYNC/rst_reg_reg[1]/D (DFFRQX2M)                 0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/rst_reg_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[3][0]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[3][0]/Q (DFFRQX2M)        0.46       0.46 f
  U0_UART_FIFO/DF2/sync_reg_reg[3][1]/D (DFFRQX2M)        0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/DF2/sync_reg_reg[3][1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[3][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/DF2/SYNC_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[3][1]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[3][1]/Q (DFFRQX2M)        0.46       0.46 f
  U0_UART_FIFO/DF2/SYNC_reg[3]/D (DFFRQX2M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/DF2/SYNC_reg[3]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[2][0]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[2][0]/Q (DFFRQX2M)        0.46       0.46 f
  U0_UART_FIFO/DF2/sync_reg_reg[2][1]/D (DFFRQX2M)        0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/DF2/sync_reg_reg[2][1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/DF2/SYNC_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[2][1]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[2][1]/Q (DFFRQX2M)        0.46       0.46 f
  U0_UART_FIFO/DF2/SYNC_reg[2]/D (DFFRQX2M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/DF2/SYNC_reg[2]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[1][0]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[1][0]/Q (DFFRQX2M)        0.46       0.46 f
  U0_UART_FIFO/DF2/sync_reg_reg[1][1]/D (DFFRQX2M)        0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/DF2/sync_reg_reg[1][1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/DF2/SYNC_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[1][1]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[1][1]/Q (DFFRQX2M)        0.46       0.46 f
  U0_UART_FIFO/DF2/SYNC_reg[1]/D (DFFRQX2M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/DF2/SYNC_reg[1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/DF2/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[0][0]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[0][0]/Q (DFFRQX2M)        0.46       0.46 f
  U0_UART_FIFO/DF2/sync_reg_reg[0][1]/D (DFFRQX2M)        0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/DF2/sync_reg_reg[0][1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART_FIFO/DF2/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/DF2/SYNC_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/sync_reg_reg[0][1]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF2/sync_reg_reg[0][1]/Q (DFFRQX2M)        0.46       0.46 f
  U0_UART_FIFO/DF2/SYNC_reg[0]/D (DFFRQX2M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/DF2/SYNC_reg[0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART_FIFO/DF2/SYNC_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/fifo_wr/rptr_gray_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_UART_FIFO/DF2/SYNC_reg[0]/Q (DFFRQX2M)               0.46       0.46 f
  U0_UART_FIFO/DF2/SYNC[0] (DF_SYNC_NUM_STAGES2_ptr_adr4_1)
                                                          0.00       0.46 f
  U0_UART_FIFO/fifo_wr/wq2_rptr[0] (FIFO_WR_addr3)        0.00       0.46 f
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[0]/D (DFFRQX2M)      0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART_FIFO/DF2/SYNC_reg[3]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/fifo_wr/rptr_gray_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_UART_FIFO/DF2/SYNC_reg[3]/Q (DFFRQX2M)               0.46       0.46 f
  U0_UART_FIFO/DF2/SYNC[3] (DF_SYNC_NUM_STAGES2_ptr_adr4_1)
                                                          0.00       0.46 f
  U0_UART_FIFO/fifo_wr/wq2_rptr[3] (FIFO_WR_addr3)        0.00       0.46 f
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[3]/D (DFFRQX2M)      0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[3]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART_FIFO/DF2/SYNC_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/fifo_wr/rptr_gray_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  U0_UART_FIFO/DF2/SYNC_reg[2]/Q (DFFRQX2M)               0.46       0.46 f
  U0_UART_FIFO/DF2/SYNC[2] (DF_SYNC_NUM_STAGES2_ptr_adr4_1)
                                                          0.00       0.46 f
  U0_UART_FIFO/fifo_wr/wq2_rptr[2] (FIFO_WR_addr3)        0.00       0.46 f
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[2]/D (DFFRQX2M)      0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART_FIFO/DF2/SYNC_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/fifo_wr/rptr_gray_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF2/SYNC_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_UART_FIFO/DF2/SYNC_reg[1]/Q (DFFRQX2M)               0.46       0.46 f
  U0_UART_FIFO/DF2/SYNC[1] (DF_SYNC_NUM_STAGES2_ptr_adr4_1)
                                                          0.00       0.46 f
  U0_UART_FIFO/fifo_wr/wq2_rptr[1] (FIFO_WR_addr3)        0.00       0.46 f
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[1]/D (DFFRQX2M)      0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_wr/rptr_gray_reg[1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ref_sync/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ref_sync/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_reg_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ref_sync/sync_reg_reg[0]/Q (DFFRQX2M)                0.46       0.46 f
  U0_ref_sync/sync_reg_reg[1]/D (DFFRQX2M)                0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/sync_reg_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ref_sync/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ref_sync/enable_flop_reg
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_reg_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ref_sync/sync_reg_reg[1]/Q (DFFRQX2M)                0.48       0.48 f
  U0_ref_sync/enable_flop_reg/D (DFFRQX2M)                0.00       0.48 f
  data arrival time                                                  0.48

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/enable_flop_reg/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_SYS_CTRL/input_counter_reg
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/input_counter_reg
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/input_counter_reg/CK (DFFRQX2M)             0.00       0.00 r
  U0_SYS_CTRL/input_counter_reg/Q (DFFRQX2M)              0.40       0.40 r
  U0_SYS_CTRL/U83/Y (OAI32X1M)                            0.09       0.49 f
  U0_SYS_CTRL/input_counter_reg/D (DFFRQX2M)              0.00       0.49 f
  data arrival time                                                  0.49

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/input_counter_reg/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_SYS_CTRL/cmd_reg[7]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/cmd_reg[7]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_REF (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_SYS_CTRL/cmd_reg[7]/CK (DFFRX1M)      0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[7]/QN (DFFRX1M)      0.41       0.41 r
  U0_SYS_CTRL/U155/Y (OAI22X1M)            0.11       0.53 f
  U0_SYS_CTRL/cmd_reg[7]/D (DFFRX1M)       0.00       0.53 f
  data arrival time                                   0.53

  clock CLK_REF (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_SYS_CTRL/cmd_reg[7]/CK (DFFRX1M)      0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: U0_SYS_CTRL/cmd_reg[3]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/cmd_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_REF (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_SYS_CTRL/cmd_reg[3]/CK (DFFRX1M)      0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[3]/QN (DFFRX1M)      0.41       0.41 r
  U0_SYS_CTRL/U154/Y (OAI22X1M)            0.11       0.52 f
  U0_SYS_CTRL/cmd_reg[3]/D (DFFRX1M)       0.00       0.52 f
  data arrival time                                   0.52

  clock CLK_REF (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_SYS_CTRL/cmd_reg[3]/CK (DFFRX1M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: U0_UART_FIFO/fifo_wr/wptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/fifo_wr/waddr_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/wptr_bin_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_wr/wptr_bin_reg[0]/Q (DFFRQX2M)       0.47       0.47 r
  U0_UART_FIFO/fifo_wr/U16/Y (OAI2BB2X1M)                 0.10       0.57 f
  U0_UART_FIFO/fifo_wr/waddr_reg[0]/D (DFFRQX2M)          0.00       0.57 f
  data arrival time                                                  0.57

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_wr/waddr_reg[0]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.47       0.47 r
  U0_SYS_CTRL/U96/Y (OAI211X2M)                           0.12       0.58 f
  U0_SYS_CTRL/current_state_reg[1]/D (DFFRQX2M)           0.00       0.58 f
  data arrival time                                                  0.58

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_UART_FIFO/fifo_wr/wptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/fifo_wr/wptr_bin_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/wptr_bin_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_wr/wptr_bin_reg[0]/Q (DFFRQX2M)       0.47       0.47 r
  U0_UART_FIFO/fifo_wr/U15/Y (OAI2BB2X1M)                 0.12       0.59 f
  U0_UART_FIFO/fifo_wr/wptr_bin_reg[0]/D (DFFRQX2M)       0.00       0.59 f
  data arrival time                                                  0.59

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_wr/wptr_bin_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U0_UART_FIFO/fifo_wr/wptr_bin_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/fifo_wr/waddr_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/wptr_bin_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_wr/wptr_bin_reg[1]/Q (DFFRQX2M)       0.42       0.42 r
  U0_UART_FIFO/fifo_wr/U18/Y (XNOR2X2M)                   0.12       0.54 r
  U0_UART_FIFO/fifo_wr/U17/Y (OAI2BB2X1M)                 0.08       0.62 f
  U0_UART_FIFO/fifo_wr/waddr_reg[1]/D (DFFRQX2M)          0.00       0.62 f
  data arrival time                                                  0.62

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_wr/waddr_reg[1]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_FIFO/fifo_wr/last_pulse_reg
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/fifo_wr/wptr_bin_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/last_pulse_reg/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/fifo_wr/last_pulse_reg/Q (DFFRQX2M)        0.38       0.38 r
  U0_UART_FIFO/fifo_wr/U3/Y (NOR3BX2M)                    0.09       0.47 f
  U0_UART_FIFO/fifo_wr/U7/Y (NAND2X2M)                    0.10       0.57 r
  U0_UART_FIFO/fifo_wr/U23/Y (OAI2BB1X2M)                 0.06       0.63 f
  U0_UART_FIFO/fifo_wr/wptr_bin_reg[3]/D (DFFRQX2M)       0.00       0.63 f
  data arrival time                                                  0.63

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_wr/wptr_bin_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_SYS_CTRL/output_counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/output_counter_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/output_counter_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/output_counter_reg[0]/Q (DFFRQX2M)          0.50       0.50 f
  U0_SYS_CTRL/U125/Y (NAND4X2M)                           0.09       0.59 r
  U0_SYS_CTRL/U124/Y (OAI21X2M)                           0.04       0.63 f
  U0_SYS_CTRL/output_counter_reg[1]/D (DFFRQX2M)          0.00       0.63 f
  data arrival time                                                  0.63

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/output_counter_reg[1]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART_FIFO/fifo_wr/last_pulse_reg
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/fifo_wr/wptr_bin_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/last_pulse_reg/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/fifo_wr/last_pulse_reg/Q (DFFRQX2M)        0.38       0.38 r
  U0_UART_FIFO/fifo_wr/U3/Y (NOR3BX2M)                    0.09       0.47 f
  U0_UART_FIFO/fifo_wr/U6/Y (NAND2X2M)                    0.11       0.58 r
  U0_UART_FIFO/fifo_wr/U22/Y (OAI2BB1X2M)                 0.06       0.63 f
  U0_UART_FIFO/fifo_wr/wptr_bin_reg[1]/D (DFFRQX2M)       0.00       0.63 f
  data arrival time                                                  0.63

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_wr/wptr_bin_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_SYS_CTRL/output_counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/fifo_wr/last_pulse_reg
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/output_counter_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/output_counter_reg[0]/Q (DFFRQX2M)          0.42       0.42 r
  U0_SYS_CTRL/U73/Y (INVX2M)                              0.07       0.49 f
  U0_SYS_CTRL/U18/Y (NAND2X2M)                            0.09       0.58 r
  U0_SYS_CTRL/U22/Y (NOR2X2M)                             0.05       0.64 f
  U0_SYS_CTRL/WR_INC (SYS_CTRL)                           0.00       0.64 f
  U0_UART_FIFO/winc (ASYNC_FIFO_DATA_WIDTH8_addr3)        0.00       0.64 f
  U0_UART_FIFO/fifo_wr/winc (FIFO_WR_addr3)               0.00       0.64 f
  U0_UART_FIFO/fifo_wr/last_pulse_reg/D (DFFRQX2M)        0.00       0.64 f
  data arrival time                                                  0.64

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_wr/last_pulse_reg/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_SYS_CTRL/cmd_reg[6]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/cmd_reg[6]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[6]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[6]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U75/Y (INVX2M)                              0.07       0.55 r
  U0_SYS_CTRL/U59/Y (OAI22X1M)                            0.08       0.63 f
  U0_SYS_CTRL/cmd_reg[6]/D (DFFRQX2M)                     0.00       0.63 f
  data arrival time                                                  0.63

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/cmd_reg[6]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_SYS_CTRL/cmd_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/cmd_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[2]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U74/Y (INVX2M)                              0.07       0.55 r
  U0_SYS_CTRL/U57/Y (OAI22X1M)                            0.08       0.63 f
  U0_SYS_CTRL/cmd_reg[2]/D (DFFRQX2M)                     0.00       0.63 f
  data arrival time                                                  0.63

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/cmd_reg[2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_SYS_CTRL/cmd_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/cmd_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[1]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U151/Y (INVX2M)                             0.07       0.55 r
  U0_SYS_CTRL/U56/Y (OAI22X1M)                            0.08       0.63 f
  U0_SYS_CTRL/cmd_reg[1]/D (DFFRQX2M)                     0.00       0.63 f
  data arrival time                                                  0.63

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/cmd_reg[1]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/cmd_reg[5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U152/Y (INVX2M)                             0.07       0.55 r
  U0_SYS_CTRL/U58/Y (OAI22X1M)                            0.08       0.63 f
  U0_SYS_CTRL/cmd_reg[5]/D (DFFRQX2M)                     0.00       0.63 f
  data arrival time                                                  0.63

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_ref_sync/enable_flop_reg
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ref_sync/enable_pulse_d_reg
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_flop_reg/CK (DFFRQX2M)               0.00       0.00 r
  U0_ref_sync/enable_flop_reg/Q (DFFRQX2M)                0.36       0.36 r
  U0_ref_sync/U4/Y (NAND2BX2M)                            0.17       0.53 r
  U0_ref_sync/U3/Y (INVX2M)                               0.10       0.63 f
  U0_ref_sync/enable_pulse_d_reg/D (DFFRQX2M)             0.00       0.63 f
  data arrival time                                                  0.63

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_RegFile/Reg_file_reg[3][5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[3][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_file_reg[3][5]/CK (DFFSQX2M)             0.00       0.00 r
  U0_RegFile/Reg_file_reg[3][5]/Q (DFFSQX2M)              0.45       0.45 r
  U0_RegFile/U237/Y (OAI2BB2X1M)                          0.15       0.61 r
  U0_RegFile/Reg_file_reg[3][5]/D (DFFSQX2M)              0.00       0.61 r
  data arrival time                                                  0.61

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_file_reg[3][5]/CK (DFFSQX2M)             0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART_FIFO/fifo_wr/wptr_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/fifo_wr/wptr_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/wptr_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_UART_FIFO/fifo_wr/wptr_reg[2]/Q (DFFRQX2M)           0.50       0.50 f
  U0_UART_FIFO/fifo_wr/U10/Y (INVX2M)                     0.06       0.55 r
  U0_UART_FIFO/fifo_wr/U9/Y (OAI222XLM)                   0.08       0.63 f
  U0_UART_FIFO/fifo_wr/wptr_reg[2]/D (DFFRQX2M)           0.00       0.63 f
  data arrival time                                                  0.63

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_wr/wptr_reg[2]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_SYS_CTRL/output_counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/output_counter_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/output_counter_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  U0_SYS_CTRL/output_counter_reg[0]/Q (DFFRQX2M)          0.42       0.42 r
  U0_SYS_CTRL/U73/Y (INVX2M)                              0.07       0.49 f
  U0_SYS_CTRL/U18/Y (NAND2X2M)                            0.09       0.58 r
  U0_SYS_CTRL/U38/Y (OAI2B2X1M)                           0.06       0.64 f
  U0_SYS_CTRL/output_counter_reg[0]/D (DFFRQX2M)          0.00       0.64 f
  data arrival time                                                  0.64

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/output_counter_reg[0]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART_FIFO/fifo_wr/wptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/fifo_wr/wptr_bin_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/wptr_bin_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_wr/wptr_bin_reg[2]/Q (DFFRQX2M)       0.49       0.49 f
  U0_UART_FIFO/fifo_wr/U24/Y (OAI2BB1X2M)                 0.15       0.64 f
  U0_UART_FIFO/fifo_wr/wptr_bin_reg[2]/D (DFFRQX2M)       0.00       0.64 f
  data arrival time                                                  0.64

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_wr/wptr_bin_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART_FIFO/fifo_wr/wptr_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/fifo_wr/wptr_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_wr/wptr_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_UART_FIFO/fifo_wr/wptr_reg[1]/Q (DFFRQX2M)           0.48       0.48 f
  U0_UART_FIFO/fifo_wr/U26/Y (INVX2M)                     0.08       0.55 r
  U0_UART_FIFO/fifo_wr/U4/Y (OAI222X1M)                   0.09       0.64 f
  U0_UART_FIFO/fifo_wr/wptr_reg[1]/D (DFFRQX2M)           0.00       0.64 f
  data arrival time                                                  0.64

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_wr/wptr_reg[1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_RegFile/Reg_file_reg[2][0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[2][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_file_reg[2][0]/CK (DFFSQX2M)             0.00       0.00 r
  U0_RegFile/Reg_file_reg[2][0]/Q (DFFSQX2M)              0.46       0.46 r
  U0_RegFile/U235/Y (OAI2BB2X1M)                          0.16       0.62 r
  U0_RegFile/Reg_file_reg[2][0]/D (DFFSQX2M)              0.00       0.62 r
  data arrival time                                                  0.62

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/Reg_file_reg[2][0]/CK (DFFSQX2M)             0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_SYS_CTRL/result_reg[13]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[5][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[13]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[13]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U105/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[5] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[5] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U88/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U64/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[5][5]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[5][5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[12]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[5][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[12]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[12]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U104/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[4] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[4] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U87/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U63/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[5][4]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[5][4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[11]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[5][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[11]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[11]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U103/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[3] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[3] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[3] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U86/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U62/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[5][3]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[5][3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[10]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[5][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[10]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[10]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U102/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[2] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[2] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U85/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U61/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[5][2]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[5][2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[9]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[5][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[9]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[9]/QN (DFFRX1M)                  0.35       0.35 r
  U0_SYS_CTRL/U101/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[1] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[1] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U84/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U60/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[5][1]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[5][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[8]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[5][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[8]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[8]/QN (DFFRX1M)                  0.35       0.35 r
  U0_SYS_CTRL/U100/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[0] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[0] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U83/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U59/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[5][0]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[5][0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[13]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[1][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[13]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[13]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U105/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[5] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[5] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U88/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U40/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[1][5]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[1][5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[12]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[1][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[12]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[12]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U104/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[4] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[4] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U87/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U39/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[1][4]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[1][4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[11]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[1][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[11]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[11]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U103/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[3] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[3] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[3] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U86/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U38/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[1][3]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[1][3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[10]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[1][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[10]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[10]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U102/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[2] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[2] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U85/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U37/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[1][2]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[1][2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[9]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[1][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[9]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[9]/QN (DFFRX1M)                  0.35       0.35 r
  U0_SYS_CTRL/U101/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[1] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[1] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U84/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U36/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[1][1]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[1][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[8]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[1][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[8]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[8]/QN (DFFRX1M)                  0.35       0.35 r
  U0_SYS_CTRL/U100/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[0] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[0] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U83/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U35/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[1][0]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[1][0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[13]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[7][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[13]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[13]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U105/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[5] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[5] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U88/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U56/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[7][5]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[7][5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[12]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[7][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[12]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[12]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U104/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[4] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[4] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U87/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U55/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[7][4]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[7][4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[11]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[7][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[11]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[11]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U103/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[3] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[3] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[3] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U86/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U54/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[7][3]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[7][3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[10]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[7][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[10]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[10]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U102/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[2] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[2] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U85/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U53/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[7][2]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[7][2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[9]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[7][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[9]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[9]/QN (DFFRX1M)                  0.35       0.35 r
  U0_SYS_CTRL/U101/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[1] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[1] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U84/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U52/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[7][1]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[7][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[8]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[7][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[8]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[8]/QN (DFFRX1M)                  0.35       0.35 r
  U0_SYS_CTRL/U100/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[0] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[0] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U83/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U51/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[7][0]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[7][0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[13]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[3][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[13]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[13]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U105/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[5] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[5] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U88/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U32/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[3][5]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[3][5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[12]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[3][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[12]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[12]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U104/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[4] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[4] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U87/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U31/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[3][4]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[3][4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[11]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[3][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[11]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[11]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U103/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[3] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[3] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[3] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U86/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U30/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[3][3]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[3][3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[10]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[3][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[10]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[10]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U102/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[2] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[2] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U85/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U29/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[3][2]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[3][2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[9]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[3][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[9]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[9]/QN (DFFRX1M)                  0.35       0.35 r
  U0_SYS_CTRL/U101/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[1] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[1] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U84/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U28/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[3][1]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[3][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[8]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[3][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[8]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[8]/QN (DFFRX1M)                  0.35       0.35 r
  U0_SYS_CTRL/U100/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[0] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[0] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U83/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U27/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[3][0]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[3][0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[13]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[6][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[13]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[13]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U105/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[5] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[5] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U88/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U72/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[6][5]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[6][5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[12]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[6][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[12]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[12]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U104/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[4] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[4] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U87/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U71/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[6][4]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[6][4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[11]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[6][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[11]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[11]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U103/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[3] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[3] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[3] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U86/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U70/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[6][3]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[6][3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[10]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[6][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[10]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[10]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U102/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[2] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[2] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U85/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U69/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[6][2]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[6][2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[9]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[6][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[9]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[9]/QN (DFFRX1M)                  0.35       0.35 r
  U0_SYS_CTRL/U101/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[1] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[1] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U84/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U68/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[6][1]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[6][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[8]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[6][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[8]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[8]/QN (DFFRX1M)                  0.35       0.35 r
  U0_SYS_CTRL/U100/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[0] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[0] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U83/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U67/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[6][0]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[6][0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[13]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[2][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[13]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[13]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U105/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[5] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[5] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U88/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U48/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[2][5]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[2][5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[12]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[2][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[12]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[12]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U104/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[4] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[4] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U87/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U47/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[2][4]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[2][4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[11]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[2][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[11]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[11]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U103/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[3] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[3] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[3] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U86/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U46/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[2][3]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[2][3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[10]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[2][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[10]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[10]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U102/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[2] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[2] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U85/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U45/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[2][2]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[2][2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[9]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[2][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[9]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[9]/QN (DFFRX1M)                  0.35       0.35 r
  U0_SYS_CTRL/U101/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[1] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[1] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U84/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U44/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[2][1]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[2][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[8]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[2][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[8]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[8]/QN (DFFRX1M)                  0.35       0.35 r
  U0_SYS_CTRL/U100/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[0] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[0] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U83/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U43/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[2][0]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[2][0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[13]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[4][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[13]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[13]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U105/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[5] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[5] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U88/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U80/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[4][5]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[4][5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[12]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[4][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[12]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[12]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U104/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[4] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[4] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U87/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U79/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[4][4]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[4][4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[11]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[4][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[11]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[11]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U103/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[3] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[3] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[3] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U86/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U78/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[4][3]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[4][3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[10]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[4][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[10]/CK (DFFRX1M)                 0.00       0.00 r
  U0_SYS_CTRL/result_reg[10]/QN (DFFRX1M)                 0.35       0.35 r
  U0_SYS_CTRL/U102/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[2] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[2] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U85/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U77/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[4][2]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[4][2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[9]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[4][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[9]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[9]/QN (DFFRX1M)                  0.35       0.35 r
  U0_SYS_CTRL/U101/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[1] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[1] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U84/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U76/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[4][1]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[4][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/result_reg[8]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_UART_FIFO/FIFO/FIFO_REG_reg[4][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/result_reg[8]/CK (DFFRX1M)                  0.00       0.00 r
  U0_SYS_CTRL/result_reg[8]/QN (DFFRX1M)                  0.35       0.35 r
  U0_SYS_CTRL/U100/Y (OAI22X1M)                           0.08       0.43 f
  U0_SYS_CTRL/WR_DATA[0] (SYS_CTRL)                       0.00       0.43 f
  U0_UART_FIFO/wdata[0] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/wdata[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.43 f
  U0_UART_FIFO/FIFO/U83/Y (INVX2M)                        0.13       0.56 r
  U0_UART_FIFO/FIFO/U75/Y (OAI2BB2X1M)                    0.10       0.66 f
  U0_UART_FIFO/FIFO/FIFO_REG_reg[4][0]/D (DFFRQX2M)       0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/FIFO/FIFO_REG_reg[4][0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_SYS_CTRL/cmd_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_SYS_CTRL/cmd_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[0]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CTRL/U153/Y (INVX2M)                             0.08       0.58 r
  U0_SYS_CTRL/U60/Y (OAI22X1M)                            0.08       0.66 f
  U0_SYS_CTRL/cmd_reg[0]/D (DFFRQX2M)                     0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/cmd_reg[0]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_RST_SYNC/rst_reg_reg[0]/CK
              (internal path startpoint clocked by CLK_UART)
  Endpoint: U0_RST_SYNC/rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/rst_reg_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U0_RST_SYNC/rst_reg_reg[0]/Q (DFFRQX2M)                 0.46       0.46 f
  U0_RST_SYNC/rst_reg_reg[1]/D (DFFRQX2M)                 0.00       0.46 f
  data arrival time                                                  0.46

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/rst_reg_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ClkDiv/clk_reg_reg
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/clk_reg_reg
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_UART (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/clk_reg_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ClkDiv/clk_reg_reg/Q (DFFRQX2M)       0.39       0.39 r
  U0_ClkDiv/U18/Y (CLKXOR2X2M)             0.20       0.59 f
  U0_ClkDiv/clk_reg_reg/D (DFFRQX2M)       0.00       0.59 f
  data arrival time                                   0.59

  clock CLK_UART (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ClkDiv/clk_reg_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: U1_ClkDiv/clk_reg_reg
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/clk_reg_reg
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_UART (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1_ClkDiv/clk_reg_reg/CK (DFFRQX2M)      0.00       0.00 r
  U1_ClkDiv/clk_reg_reg/Q (DFFRQX2M)       0.39       0.39 r
  U1_ClkDiv/U18/Y (CLKXOR2X2M)             0.20       0.59 f
  U1_ClkDiv/clk_reg_reg/D (DFFRQX2M)       0.00       0.59 f
  data arrival time                                   0.59

  clock CLK_UART (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1_ClkDiv/clk_reg_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: U0_ClkDiv/toggle_reg
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/toggle_reg
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_UART (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/toggle_reg/CK (DFFSQX2M)       0.00       0.00 r
  U0_ClkDiv/toggle_reg/Q (DFFSQX2M)        0.45       0.45 r
  U0_ClkDiv/U21/Y (MXI2X1M)                0.07       0.52 f
  U0_ClkDiv/U20/Y (NAND4X1M)               0.07       0.59 r
  U0_ClkDiv/toggle_reg/D (DFFSQX2M)        0.00       0.59 r
  data arrival time                                   0.59

  clock CLK_UART (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ClkDiv/toggle_reg/CK (DFFSQX2M)       0.00       0.10 r
  library hold time                       -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: U1_ClkDiv/toggle_reg
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/toggle_reg
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_UART (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1_ClkDiv/toggle_reg/CK (DFFSQX2M)       0.00       0.00 r
  U1_ClkDiv/toggle_reg/Q (DFFSQX2M)        0.45       0.45 r
  U1_ClkDiv/U21/Y (MXI2X1M)                0.07       0.52 f
  U1_ClkDiv/U20/Y (NAND4X1M)               0.07       0.59 r
  U1_ClkDiv/toggle_reg/D (DFFSQX2M)        0.00       0.59 r
  data arrival time                                   0.59

  clock CLK_UART (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1_ClkDiv/toggle_reg/CK (DFFSQX2M)       0.00       0.10 r
  library hold time                       -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U0_ClkDiv/add_41/A[0] (clkdiv_0_DW01_inc_0)             0.00       0.43 r
  U0_ClkDiv/add_41/U1_1_1/S (ADDHX1M)                     0.06       0.49 f
  U0_ClkDiv/add_41/SUM[1] (clkdiv_0_DW01_inc_0)           0.00       0.49 f
  U0_ClkDiv/U28/Y (AND2X1M)                               0.15       0.65 f
  U0_ClkDiv/counter_reg[1]/D (DFFRQX2M)                   0.00       0.65 f
  data arrival time                                                  0.65

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U1_ClkDiv/add_41/A[0] (clkdiv_1_DW01_inc_0)             0.00       0.43 r
  U1_ClkDiv/add_41/U1_1_1/S (ADDHX1M)                     0.06       0.49 f
  U1_ClkDiv/add_41/SUM[1] (clkdiv_1_DW01_inc_0)           0.00       0.49 f
  U1_ClkDiv/U28/Y (AND2X1M)                               0.15       0.65 f
  U1_ClkDiv/counter_reg[1]/D (DFFRQX2M)                   0.00       0.65 f
  data arrival time                                                  0.65

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U0_ClkDiv/add_41/A[0] (clkdiv_0_DW01_inc_0)             0.00       0.43 r
  U0_ClkDiv/add_41/U2/Y (CLKINVX1M)                       0.07       0.50 f
  U0_ClkDiv/add_41/SUM[0] (clkdiv_0_DW01_inc_0)           0.00       0.50 f
  U0_ClkDiv/U29/Y (AND2X1M)                               0.16       0.65 f
  U0_ClkDiv/counter_reg[0]/D (DFFRQX2M)                   0.00       0.65 f
  data arrival time                                                  0.65

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U1_ClkDiv/add_41/A[0] (clkdiv_1_DW01_inc_0)             0.00       0.43 r
  U1_ClkDiv/add_41/U2/Y (CLKINVX1M)                       0.07       0.50 f
  U1_ClkDiv/add_41/SUM[0] (clkdiv_1_DW01_inc_0)           0.00       0.50 f
  U1_ClkDiv/U29/Y (AND2X1M)                               0.16       0.65 f
  U1_ClkDiv/counter_reg[0]/D (DFFRQX2M)                   0.00       0.65 f
  data arrival time                                                  0.65

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   0.41       0.41 r
  U0_ClkDiv/add_41/A[2] (clkdiv_0_DW01_inc_0)             0.00       0.41 r
  U0_ClkDiv/add_41/U1_1_2/S (ADDHX1M)                     0.09       0.51 f
  U0_ClkDiv/add_41/SUM[2] (clkdiv_0_DW01_inc_0)           0.00       0.51 f
  U0_ClkDiv/U27/Y (AND2X1M)                               0.15       0.66 f
  U0_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U1_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   0.41       0.41 r
  U1_ClkDiv/add_41/A[2] (clkdiv_1_DW01_inc_0)             0.00       0.41 r
  U1_ClkDiv/add_41/U1_1_2/S (ADDHX1M)                     0.09       0.51 f
  U1_ClkDiv/add_41/SUM[2] (clkdiv_1_DW01_inc_0)           0.00       0.51 f
  U1_ClkDiv/U27/Y (AND2X1M)                               0.15       0.66 f
  U1_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_ClkDiv/counter_reg[3]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[3]/Q (DFFRQX2M)                   0.41       0.41 r
  U0_ClkDiv/add_41/A[3] (clkdiv_0_DW01_inc_0)             0.00       0.41 r
  U0_ClkDiv/add_41/U1_1_3/S (ADDHX1M)                     0.10       0.51 f
  U0_ClkDiv/add_41/SUM[3] (clkdiv_0_DW01_inc_0)           0.00       0.51 f
  U0_ClkDiv/U26/Y (AND2X1M)                               0.15       0.66 f
  U0_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U1_ClkDiv/counter_reg[3]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[3]/Q (DFFRQX2M)                   0.41       0.41 r
  U1_ClkDiv/add_41/A[3] (clkdiv_1_DW01_inc_0)             0.00       0.41 r
  U1_ClkDiv/add_41/U1_1_3/S (ADDHX1M)                     0.10       0.51 f
  U1_ClkDiv/add_41/SUM[3] (clkdiv_1_DW01_inc_0)           0.00       0.51 f
  U1_ClkDiv/U26/Y (AND2X1M)                               0.15       0.66 f
  U1_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_ClkDiv/counter_reg[4]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[4]/Q (DFFRQX2M)                   0.41       0.41 r
  U0_ClkDiv/add_41/A[4] (clkdiv_0_DW01_inc_0)             0.00       0.41 r
  U0_ClkDiv/add_41/U1_1_4/S (ADDHX1M)                     0.10       0.51 f
  U0_ClkDiv/add_41/SUM[4] (clkdiv_0_DW01_inc_0)           0.00       0.51 f
  U0_ClkDiv/U25/Y (AND2X1M)                               0.15       0.66 f
  U0_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U1_ClkDiv/counter_reg[4]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[4]/Q (DFFRQX2M)                   0.41       0.41 r
  U1_ClkDiv/add_41/A[4] (clkdiv_1_DW01_inc_0)             0.00       0.41 r
  U1_ClkDiv/add_41/U1_1_4/S (ADDHX1M)                     0.10       0.51 f
  U1_ClkDiv/add_41/SUM[4] (clkdiv_1_DW01_inc_0)           0.00       0.51 f
  U1_ClkDiv/U25/Y (AND2X1M)                               0.15       0.66 f
  U1_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/counter_reg[6]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.42       0.42 r
  U0_ClkDiv/add_41/A[6] (clkdiv_0_DW01_inc_0)             0.00       0.42 r
  U0_ClkDiv/add_41/U1_1_6/S (ADDHX1M)                     0.10       0.51 f
  U0_ClkDiv/add_41/SUM[6] (clkdiv_0_DW01_inc_0)           0.00       0.51 f
  U0_ClkDiv/U23/Y (AND2X1M)                               0.15       0.66 f
  U0_ClkDiv/counter_reg[6]/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U1_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/counter_reg[6]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.42       0.42 r
  U1_ClkDiv/add_41/A[6] (clkdiv_1_DW01_inc_0)             0.00       0.42 r
  U1_ClkDiv/add_41/U1_1_6/S (ADDHX1M)                     0.10       0.51 f
  U1_ClkDiv/add_41/SUM[6] (clkdiv_1_DW01_inc_0)           0.00       0.51 f
  U1_ClkDiv/U23/Y (AND2X1M)                               0.15       0.66 f
  U1_ClkDiv/counter_reg[6]/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_ClkDiv/counter_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[5]/Q (DFFRQX2M)                   0.42       0.42 r
  U0_ClkDiv/add_41/A[5] (clkdiv_0_DW01_inc_0)             0.00       0.42 r
  U0_ClkDiv/add_41/U1_1_5/S (ADDHX1M)                     0.10       0.52 f
  U0_ClkDiv/add_41/SUM[5] (clkdiv_0_DW01_inc_0)           0.00       0.52 f
  U0_ClkDiv/U24/Y (AND2X1M)                               0.15       0.67 f
  U0_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       0.67 f
  data arrival time                                                  0.67

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U1_ClkDiv/counter_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[5]/Q (DFFRQX2M)                   0.42       0.42 r
  U1_ClkDiv/add_41/A[5] (clkdiv_1_DW01_inc_0)             0.00       0.42 r
  U1_ClkDiv/add_41/U1_1_5/S (ADDHX1M)                     0.10       0.52 f
  U1_ClkDiv/add_41/SUM[5] (clkdiv_1_DW01_inc_0)           0.00       0.52 f
  U1_ClkDiv/U24/Y (AND2X1M)                               0.15       0.67 f
  U1_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       0.67 f
  data arrival time                                                  0.67

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_ClkDiv/counter_reg[7]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/counter_reg[7]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[7]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[7]/Q (DFFRQX2M)                   0.39       0.39 r
  U0_ClkDiv/add_41/A[7] (clkdiv_0_DW01_inc_0)             0.00       0.39 r
  U0_ClkDiv/add_41/U1/Y (CLKXOR2X2M)                      0.29       0.68 f
  U0_ClkDiv/add_41/SUM[7] (clkdiv_0_DW01_inc_0)           0.00       0.68 f
  U0_ClkDiv/U22/Y (AND2X1M)                               0.16       0.84 f
  U0_ClkDiv/counter_reg[7]/D (DFFRQX2M)                   0.00       0.84 f
  data arrival time                                                  0.84

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[7]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: U1_ClkDiv/counter_reg[7]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/counter_reg[7]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[7]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[7]/Q (DFFRQX2M)                   0.39       0.39 r
  U1_ClkDiv/add_41/A[7] (clkdiv_1_DW01_inc_0)             0.00       0.39 r
  U1_ClkDiv/add_41/U1/Y (CLKXOR2X2M)                      0.29       0.68 f
  U1_ClkDiv/add_41/SUM[7] (clkdiv_1_DW01_inc_0)           0.00       0.68 f
  U1_ClkDiv/U22/Y (AND2X1M)                               0.16       0.84 f
  U1_ClkDiv/counter_reg[7]/D (DFFRQX2M)                   0.00       0.84 f
  data arrival time                                                  0.84

  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[7]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: U0_UART/uart_rx/dat_samp_dut/counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/dat_samp_dut/counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/dat_samp_dut/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/dat_samp_dut/counter_reg[0]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  U0_UART/uart_rx/dat_samp_dut/U22/Y (OAI22X1M)           0.09       0.50 f
  U0_UART/uart_rx/dat_samp_dut/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/dat_samp_dut/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_UART/uart_rx/dat_samp_dut/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/stop_dut/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/dat_samp_dut/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/dat_samp_dut/sampled_bit_reg/Q (DFFRQX2M)
                                                          0.43       0.43 r
  U0_UART/uart_rx/dat_samp_dut/sampled_bit (data_sampling)
                                                          0.00       0.43 r
  U0_UART/uart_rx/stop_dut/sampled_bit (stop_check)       0.00       0.43 r
  U0_UART/uart_rx/stop_dut/U2/Y (OAI2BB2X1M)              0.09       0.52 f
  U0_UART/uart_rx/stop_dut/stp_err_reg/D (DFFRQX2M)       0.00       0.52 f
  data arrival time                                                  0.52

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/stop_dut/stp_err_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART/uart_rx/edge_dut/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/edge_dut/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[2]/Q (DFFRQX2M)
                                                          0.43       0.43 r
  U0_UART/uart_rx/edge_dut/U11/Y (OAI32X1M)               0.11       0.54 f
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_UART/uart_rx/edge_dut/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/edge_dut/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[1]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/uart_rx/edge_dut/U15/Y (OAI22X1M)               0.10       0.54 f
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_UART/uart_rx/edge_dut/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/edge_dut/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.45       0.45 r
  U0_UART/uart_rx/edge_dut/U10/Y (OAI32X1M)               0.11       0.56 f
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART/uart_rx/FSM_dut/start_frame_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/edge_dut/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/FSM_dut/start_frame_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/FSM_dut/start_frame_reg/Q (DFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/uart_rx/FSM_dut/start_frame (FSM)               0.00       0.36 r
  U0_UART/uart_rx/edge_dut/start_frame (edge_bit_counter)
                                                          0.00       0.36 r
  U0_UART/uart_rx/edge_dut/U14/Y (NOR2BX2M)               0.07       0.43 f
  U0_UART/uart_rx/edge_dut/U6/Y (INVX2M)                  0.10       0.52 r
  U0_UART/uart_rx/edge_dut/U17/Y (NOR2X2M)                0.05       0.58 f
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       0.58 f
  data arrival time                                                  0.58

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[7]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/uart_rx/deserializer_dut/U13/Y (NAND2X2M)       0.07       0.55 r
  U0_UART/uart_rx/deserializer_dut/U11/Y (OAI31X1M)       0.04       0.60 f
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART/uart_rx/dat_samp_dut/data_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/dat_samp_dut/data_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/dat_samp_dut/data_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/dat_samp_dut/data_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/uart_rx/dat_samp_dut/U26/Y (INVX2M)             0.07       0.55 r
  U0_UART/uart_rx/dat_samp_dut/U11/Y (OAI32X1M)           0.05       0.60 f
  U0_UART/uart_rx/dat_samp_dut/data_reg[0]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/dat_samp_dut/data_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/uart_rx/dat_samp_dut/data_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/dat_samp_dut/data_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/dat_samp_dut/data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/dat_samp_dut/data_reg[1]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/uart_rx/dat_samp_dut/U19/Y (AOI32X1M)           0.10       0.57 r
  U0_UART/uart_rx/dat_samp_dut/U18/Y (INVX2M)             0.04       0.61 f
  U0_UART/uart_rx/dat_samp_dut/data_reg[1]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/dat_samp_dut/data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/uart_rx/dat_samp_dut/counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/dat_samp_dut/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/dat_samp_dut/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/dat_samp_dut/counter_reg[0]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  U0_UART/uart_rx/dat_samp_dut/U23/Y (NOR2X2M)            0.07       0.48 f
  U0_UART/uart_rx/dat_samp_dut/U15/Y (AOI22X1M)           0.10       0.58 r
  U0_UART/uart_rx/dat_samp_dut/U14/Y (NOR2X2M)            0.05       0.63 f
  U0_UART/uart_rx/dat_samp_dut/sampled_bit_reg/D (DFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/dat_samp_dut/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_UART/uart_rx/dat_samp_dut/counter_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/dat_samp_dut/counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/dat_samp_dut/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/dat_samp_dut/counter_reg[1]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  U0_UART/uart_rx/dat_samp_dut/U24/Y (INVX2M)             0.07       0.46 f
  U0_UART/uart_rx/dat_samp_dut/U9/Y (NAND3X2M)            0.09       0.55 r
  U0_UART/uart_rx/dat_samp_dut/U8/Y (OAI22X1M)            0.09       0.64 f
  U0_UART/uart_rx/dat_samp_dut/counter_reg[1]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/dat_samp_dut/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART/uart_rx/deserializer_dut/counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/deserializer_dut/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/deserializer_dut/counter_reg[0]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/uart_rx/deserializer_dut/U33/Y (NAND3X2M)       0.12       0.60 r
  U0_UART/uart_rx/deserializer_dut/U8/Y (OAI21X2M)        0.05       0.65 f
  U0_UART/uart_rx/deserializer_dut/counter_reg[1]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/deserializer_dut/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART/uart_rx/deserializer_dut/counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/deserializer_dut/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/deserializer_dut/counter_reg[0]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/uart_rx/deserializer_dut/U36/Y (INVX2M)         0.08       0.57 r
  U0_UART/uart_rx/deserializer_dut/U7/Y (OAI21BX1M)       0.09       0.66 f
  U0_UART/uart_rx/deserializer_dut/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/deserializer_dut/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART/uart_rx/strt_dut/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/strt_dut/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/strt_dut/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/strt_dut/strt_glitch_reg/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/uart_rx/strt_dut/U2/Y (AO2B2X2M)                0.19       0.66 f
  U0_UART/uart_rx/strt_dut/strt_glitch_reg/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/strt_dut/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[5]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/uart_rx/deserializer_dut/U31/Y (OAI2BB2X1M)     0.15       0.53 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/uart_rx/deserializer_dut/U29/Y (OAI2BB2X1M)     0.15       0.53 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[3]/Q (DFFRQX2M)
                                                          0.43       0.43 r
  U0_UART/uart_rx/edge_dut/U26/S (ADDHX1M)                0.11       0.54 f
  U0_UART/uart_rx/edge_dut/U9/Y (AND2X2M)                 0.13       0.68 f
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[2]/Q (DFFRQX2M)
                                                          0.43       0.43 r
  U0_UART/uart_rx/edge_dut/U25/S (ADDHX1M)                0.11       0.54 f
  U0_UART/uart_rx/edge_dut/U8/Y (AND2X2M)                 0.13       0.68 f
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[0]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/uart_rx/deserializer_dut/U25/Y (OAI2BB2X1M)     0.15       0.53 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[4]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/uart_rx/deserializer_dut/U23/Y (OAI2BB2X1M)     0.15       0.53 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/counter_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  U0_UART/uart_rx/FSM_dut/U23/Y (NOR3X2M)                 0.07       0.47 f
  U0_UART/uart_rx/FSM_dut/deser_en (FSM)                  0.00       0.47 f
  U0_UART/uart_rx/deserializer_dut/deser_en (deserializer)
                                                          0.00       0.47 f
  U0_UART/uart_rx/deserializer_dut/U5/Y (NAND2X2M)        0.11       0.58 r
  U0_UART/uart_rx/deserializer_dut/U17/Y (OAI22X1M)       0.10       0.67 f
  U0_UART/uart_rx/deserializer_dut/counter_reg[2]/D (DFFRQX2M)
                                                          0.00       0.67 f
  data arrival time                                                  0.67

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/deserializer_dut/counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/uart_rx/deserializer_dut/U27/Y (OAI2BB2X1M)     0.15       0.53 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[6]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/uart_rx/deserializer_dut/U21/Y (OAI2BB2X1M)     0.15       0.53 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/uart_rx/deserializer_dut/U19/Y (OAI2BB2X1M)     0.15       0.53 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART/uart_rx/parity_chk_dut/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/parity_chk_dut/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/parity_chk_dut/par_err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/parity_chk_dut/par_err_reg/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/uart_rx/parity_chk_dut/U8/Y (AOI22X1M)          0.15       0.63 r
  U0_UART/uart_rx/parity_chk_dut/U7/Y (NOR2BX2M)          0.05       0.68 f
  U0_UART/uart_rx/parity_chk_dut/par_err_reg/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/parity_chk_dut/par_err_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/uart_rx/edge_dut/U24/S (ADDHX1M)                0.08       0.55 f
  U0_UART/uart_rx/edge_dut/U7/Y (AND2X2M)                 0.14       0.69 f
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_UART/uart_rx/stop_dut/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/stop_dut/stp_err_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART/uart_rx/stop_dut/stp_err_reg/Q (DFFRQX2M)       0.38       0.38 r
  U0_UART/uart_rx/stop_dut/stp_err (stop_check)           0.00       0.38 r
  U0_UART/uart_rx/FSM_dut/stp_err (FSM)                   0.00       0.38 r
  U0_UART/uart_rx/FSM_dut/U25/Y (AOI22X1M)                0.08       0.46 f
  U0_UART/uart_rx/FSM_dut/U24/Y (NAND4BX1M)               0.09       0.54 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/FSM_dut/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/uart_rx/edge_dut/U38/Y (CLKINVX1M)              0.09       0.56 f
  U0_UART/uart_rx/edge_dut/U21/Y (AND2X2M)                0.14       0.70 f
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       0.70 f
  data arrival time                                                  0.70

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U0_UART/uart_rx/strt_dut/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/strt_dut/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/strt_dut/strt_glitch_reg/Q (DFFRQX2M)
                                                          0.39       0.39 r
  U0_UART/uart_rx/strt_dut/strt_glitch (start_check)      0.00       0.39 r
  U0_UART/uart_rx/FSM_dut/strt_glitch (FSM)               0.00       0.39 r
  U0_UART/uart_rx/FSM_dut/U34/Y (INVX2M)                  0.05       0.43 f
  U0_UART/uart_rx/FSM_dut/U20/Y (AOI31XLM)                0.17       0.60 r
  U0_UART/uart_rx/FSM_dut/U19/Y (OAI21XLM)                0.11       0.71 f
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.71 f
  data arrival time                                                  0.71

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U0_UART/uart_rx/FSM_dut/start_frame_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/FSM_dut/start_frame_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/FSM_dut/start_frame_reg/Q (DFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/uart_rx/FSM_dut/start_frame (FSM)               0.00       0.36 r
  U0_UART/uart_rx/edge_dut/start_frame (edge_bit_counter)
                                                          0.00       0.36 r
  U0_UART/uart_rx/edge_dut/U14/Y (NOR2BX2M)               0.07       0.43 f
  U0_UART/uart_rx/edge_dut/U6/Y (INVX2M)                  0.10       0.52 r
  U0_UART/uart_rx/edge_dut/U4/Y (NOR2X2M)                 0.10       0.62 f
  U0_UART/uart_rx/edge_dut/U20/Y (AND2X2M)                0.17       0.79 f
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[4]/D (DFFRQX2M)
                                                          0.00       0.79 f
  data arrival time                                                  0.79

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: U0_UART/uart_rx/strt_dut/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/FSM_dut/start_frame_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/strt_dut/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/strt_dut/strt_glitch_reg/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/uart_rx/strt_dut/strt_glitch (start_check)      0.00       0.48 f
  U0_UART/uart_rx/FSM_dut/strt_glitch (FSM)               0.00       0.48 f
  U0_UART/uart_rx/FSM_dut/U34/Y (INVX2M)                  0.06       0.54 r
  U0_UART/uart_rx/FSM_dut/U20/Y (AOI31XLM)                0.13       0.67 f
  U0_UART/uart_rx/FSM_dut/U19/Y (OAI21XLM)                0.12       0.78 r
  U0_UART/uart_rx/FSM_dut/U5/Y (NOR3X2M)                  0.06       0.85 f
  U0_UART/uart_rx/FSM_dut/start_frame_reg/D (DFFRQX2M)
                                                          0.00       0.85 f
  data arrival time                                                  0.85

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/FSM_dut/start_frame_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: U0_UART/uart_rx/strt_dut/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/strt_dut/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/strt_dut/strt_glitch_reg/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/uart_rx/strt_dut/strt_glitch (start_check)      0.00       0.48 f
  U0_UART/uart_rx/FSM_dut/strt_glitch (FSM)               0.00       0.48 f
  U0_UART/uart_rx/FSM_dut/U34/Y (INVX2M)                  0.06       0.54 r
  U0_UART/uart_rx/FSM_dut/U4/Y (AOI221XLM)                0.20       0.74 f
  U0_UART/uart_rx/FSM_dut/U6/Y (INVX2M)                   0.06       0.80 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.80 r
  data arrival time                                                  0.80

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/uart_rx/FSM_dut/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX_Error (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART/uart_rx/FSM_dut/U14/Y (NOR3X8M)                 0.18       0.66 f
  U0_UART/uart_rx/FSM_dut/error_happened (FSM)            0.00       0.66 f
  U0_UART/uart_rx/error_happened (UART_RX)                0.00       0.66 f
  U0_UART/RX_Error (UART)                                 0.00       0.66 f
  RX_Error (out)                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.24     -54.14
  data required time                                               -54.14
  --------------------------------------------------------------------------
  data required time                                               -54.14
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                       54.80


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[2]/CK (DFFRX1M)       0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[2]/QN (DFFRX1M)       0.37       0.37 r
  U0_UART_FIFO/fifo_rd/U11/Y (OAI22X1M)                   0.08       0.45 f
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[2]/D (DFFRX1M)        0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[2]/CK (DFFRX1M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[3][0]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[3][0]/Q (DFFRQX2M)        0.45       0.45 f
  U0_UART_FIFO/DF1/sync_reg_reg[3][1]/D (DFFRQX2M)        0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/DF1/sync_reg_reg[3][1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[3][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/DF1/SYNC_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[3][1]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[3][1]/Q (DFFRQX2M)        0.45       0.45 f
  U0_UART_FIFO/DF1/SYNC_reg[3]/D (DFFRQX2M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/DF1/SYNC_reg[3]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[2][0]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[2][0]/Q (DFFRQX2M)        0.45       0.45 f
  U0_UART_FIFO/DF1/sync_reg_reg[2][1]/D (DFFRQX2M)        0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/DF1/sync_reg_reg[2][1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/DF1/SYNC_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[2][1]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[2][1]/Q (DFFRQX2M)        0.45       0.45 f
  U0_UART_FIFO/DF1/SYNC_reg[2]/D (DFFRQX2M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/DF1/SYNC_reg[2]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[1][0]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[1][0]/Q (DFFRQX2M)        0.45       0.45 f
  U0_UART_FIFO/DF1/sync_reg_reg[1][1]/D (DFFRQX2M)        0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/DF1/sync_reg_reg[1][1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/DF1/SYNC_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[1][1]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[1][1]/Q (DFFRQX2M)        0.45       0.45 f
  U0_UART_FIFO/DF1/SYNC_reg[1]/D (DFFRQX2M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/DF1/SYNC_reg[1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[0][0]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[0][0]/Q (DFFRQX2M)        0.45       0.45 f
  U0_UART_FIFO/DF1/sync_reg_reg[0][1]/D (DFFRQX2M)        0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/DF1/sync_reg_reg[0][1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/DF1/SYNC_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[0][1]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[0][1]/Q (DFFRQX2M)        0.45       0.45 f
  U0_UART_FIFO/DF1/SYNC_reg[0]/D (DFFRQX2M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/DF1/SYNC_reg[0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/DF1/SYNC_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_UART_FIFO/DF1/SYNC_reg[3]/Q (DFFRQX2M)               0.45       0.45 f
  U0_UART_FIFO/DF1/SYNC[3] (DF_SYNC_NUM_STAGES2_ptr_adr4_0)
                                                          0.00       0.45 f
  U0_UART_FIFO/fifo_rd/rq2_wptr[3] (FIFO_RD_addr3)        0.00       0.45 f
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]/D (DFFRQX2M)      0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/DF1/SYNC_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  U0_UART_FIFO/DF1/SYNC_reg[2]/Q (DFFRQX2M)               0.45       0.45 f
  U0_UART_FIFO/DF1/SYNC[2] (DF_SYNC_NUM_STAGES2_ptr_adr4_0)
                                                          0.00       0.45 f
  U0_UART_FIFO/fifo_rd/rq2_wptr[2] (FIFO_RD_addr3)        0.00       0.45 f
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]/D (DFFRQX2M)      0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/DF1/SYNC_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_UART_FIFO/DF1/SYNC_reg[1]/Q (DFFRQX2M)               0.45       0.45 f
  U0_UART_FIFO/DF1/SYNC[1] (DF_SYNC_NUM_STAGES2_ptr_adr4_0)
                                                          0.00       0.45 f
  U0_UART_FIFO/fifo_rd/rq2_wptr[1] (FIFO_RD_addr3)        0.00       0.45 f
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[1]/D (DFFRQX2M)      0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/DF1/SYNC_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_UART_FIFO/DF1/SYNC_reg[0]/Q (DFFRQX2M)               0.45       0.45 f
  U0_UART_FIFO/DF1/SYNC[0] (DF_SYNC_NUM_STAGES2_ptr_adr4_0)
                                                          0.00       0.45 f
  U0_UART_FIFO/fifo_rd/rq2_wptr[0] (FIFO_RD_addr3)        0.00       0.45 f
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[0]/D (DFFRQX2M)      0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (DFFRQX2M)                  0.46       0.46 f
  U0_PULSE_GEN/pls_flop_reg/D (DFFRQX2M)                  0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/pls_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/Q (DFFRQX2M)       0.42       0.42 r
  U0_UART_FIFO/fifo_rd/U27/Y (XNOR2X2M)                   0.06       0.48 f
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/D (DFFRQX2M)       0.00       0.48 f
  data arrival time                                                  0.48

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART/Uart_tx/serializer_dut/Counter_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/serializer_dut/Counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/serializer_dut/Counter_reg[1]/Q (DFFRQX2M)
                                                          0.43       0.43 r
  U0_UART/Uart_tx/serializer_dut/U12/Y (OAI32X1M)         0.11       0.54 f
  U0_UART/Uart_tx/serializer_dut/Counter_reg[1]/D (DFFRQX2M)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/Uart_tx/serializer_dut/Counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/Uart_tx/fsm_dut/U14/Y (NOR2X2M)                 0.06       0.45 f
  U0_UART/Uart_tx/fsm_dut/U13/Y (OAI21X2M)                0.06       0.50 r
  U0_UART/Uart_tx/fsm_dut/U11/Y (NAND2X2M)                0.05       0.55 f
  U0_UART/Uart_tx/fsm_dut/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/Uart_tx/fsm_dut/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_UART/Uart_tx/serializer_dut/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/serializer_dut/Counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/serializer_dut/Counter_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 r
  U0_UART/Uart_tx/serializer_dut/U31/Y (NOR2X2M)          0.06       0.56 f
  U0_UART/Uart_tx/serializer_dut/Counter_reg[0]/D (DFFRQX2M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/Uart_tx/serializer_dut/Counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]/Q (DFFRQX2M)       0.37       0.37 r
  U0_UART_FIFO/fifo_rd/U6/Y (XNOR2X2M)                    0.14       0.51 r
  U0_UART_FIFO/fifo_rd/U21/Y (OAI2BB2X1M)                 0.10       0.61 f
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]/D (DFFRQX2M)       0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]/Q (DFFRQX2M)       0.37       0.37 r
  U0_UART_FIFO/fifo_rd/U6/Y (XNOR2X2M)                    0.14       0.51 r
  U0_UART_FIFO/fifo_rd/U24/Y (OAI2BB2X1M)                 0.10       0.61 f
  U0_UART_FIFO/fifo_rd/rptr_reg[3]/D (DFFRQX2M)           0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_rd/rptr_reg[3]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]/Q (DFFRQX2M)       0.37       0.37 r
  U0_UART_FIFO/fifo_rd/U6/Y (XNOR2X2M)                    0.08       0.45 f
  U0_UART_FIFO/fifo_rd/U23/Y (XNOR2X2M)                   0.08       0.53 r
  U0_UART_FIFO/fifo_rd/U22/Y (OAI2BB2X1M)                 0.08       0.62 f
  U0_UART_FIFO/fifo_rd/rptr_reg[2]/D (DFFRQX2M)           0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_rd/rptr_reg[2]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/Uart_tx/fsm_dut/U10/Y (INVX2M)                  0.09       0.56 r
  U0_UART/Uart_tx/fsm_dut/U5/Y (OAI21X2M)                 0.07       0.64 f
  U0_UART/Uart_tx/fsm_dut/busy (FSM_tx)                   0.00       0.64 f
  U0_UART/Uart_tx/busy (UART_tx)                          0.00       0.64 f
  U0_UART/TX_OUT_V (UART)                                 0.00       0.64 f
  U0_PULSE_GEN/lvl_sig (PULSE_GEN)                        0.00       0.64 f
  U0_PULSE_GEN/rcv_flop_reg/D (DFFRQX2M)                  0.00       0.64 f
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_UART/Uart_tx/serializer_dut/Counter_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/ser_done_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/serializer_dut/Counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/serializer_dut/Counter_reg[2]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_UART/Uart_tx/serializer_dut/U14/Y (NAND2X2M)         0.10       0.60 r
  U0_UART/Uart_tx/serializer_dut/U11/Y (NOR2BX2M)         0.05       0.64 f
  U0_UART/Uart_tx/serializer_dut/ser_done_reg/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/Uart_tx/serializer_dut/ser_done_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART/Uart_tx/serializer_dut/ser_done_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/serializer_dut/ser_done_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/serializer_dut/ser_done_reg/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/Uart_tx/serializer_dut/ser_done (serializer)
                                                          0.00       0.46 f
  U0_UART/Uart_tx/fsm_dut/ser_done (FSM_tx)               0.00       0.46 f
  U0_UART/Uart_tx/fsm_dut/U15/Y (OAI2BB2X1M)              0.19       0.65 f
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/fsm_dut/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/fsm_dut/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/Uart_tx/fsm_dut/U9/Y (NAND2X2M)                 0.10       0.60 r
  U0_UART/Uart_tx/fsm_dut/U6/Y (NAND2X2M)                 0.06       0.65 f
  U0_UART/Uart_tx/fsm_dut/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/Uart_tx/fsm_dut/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/rptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_reg[1]/Q (DFFRQX2M)           0.47       0.47 f
  U0_UART_FIFO/fifo_rd/U19/Y (OAI2BB2X1M)                 0.20       0.67 f
  U0_UART_FIFO/fifo_rd/rptr_reg[1]/D (DFFRQX2M)           0.00       0.67 f
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/serializer_dut/Register_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[6]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/Uart_tx/serializer_dut/U29/Y (AO22X1M)          0.15       0.52 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[6]/D (DFFRQX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/Uart_tx/serializer_dut/Register_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/serializer_dut/Register_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[2]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/Uart_tx/serializer_dut/U25/Y (AO22X1M)          0.15       0.52 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[2]/D (DFFRQX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/Uart_tx/serializer_dut/Register_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/serializer_dut/Register_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[5]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/Uart_tx/serializer_dut/U28/Y (AO22X1M)          0.15       0.52 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[5]/D (DFFRQX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/Uart_tx/serializer_dut/Register_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/serializer_dut/Register_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[1]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/Uart_tx/serializer_dut/U24/Y (AO22X1M)          0.15       0.52 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[1]/D (DFFRQX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/Uart_tx/serializer_dut/Register_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/Q (DFFRQX2M)       0.42       0.42 r
  U0_UART_FIFO/fifo_rd/U28/Y (INVX2M)                     0.07       0.49 f
  U0_UART_FIFO/fifo_rd/U18/Y (XNOR2X2M)                   0.08       0.57 r
  U0_UART_FIFO/fifo_rd/U17/Y (OAI2BB2X1M)                 0.10       0.66 f
  U0_UART_FIFO/fifo_rd/rptr_reg[0]/D (DFFRQX2M)           0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_rd/rptr_reg[0]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/serializer_dut/Register_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[7]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/Uart_tx/serializer_dut/U30/Y (AO22X1M)          0.15       0.52 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[7]/D (DFFRQX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/Uart_tx/serializer_dut/Register_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/serializer_dut/Register_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[3]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/Uart_tx/serializer_dut/U26/Y (AO22X1M)          0.15       0.52 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[3]/D (DFFRQX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/Uart_tx/serializer_dut/Register_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_UART/Uart_tx/serializer_dut/Counter_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/serializer_dut/Counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/serializer_dut/Counter_reg[2]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_UART/Uart_tx/serializer_dut/U18/Y (INVX2M)           0.08       0.58 r
  U0_UART/Uart_tx/serializer_dut/U10/Y (OAI2BB2X1M)       0.09       0.67 f
  U0_UART/Uart_tx/serializer_dut/Counter_reg[2]/D (DFFRQX2M)
                                                          0.00       0.67 f
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/Uart_tx/serializer_dut/Counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/serializer_dut/Register_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[4]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/Uart_tx/serializer_dut/U27/Y (AO22X1M)          0.16       0.52 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[4]/D (DFFRQX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/Uart_tx/serializer_dut/Register_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/serializer_dut/Register_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[0]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/Uart_tx/serializer_dut/U23/Y (AO22X1M)          0.16       0.52 r
  U0_UART/Uart_tx/serializer_dut/Register_reg[0]/D (DFFRQX2M)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/Uart_tx/serializer_dut/Register_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U0_UART/Uart_tx/serializer_dut/Counter_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/ser_data_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/serializer_dut/Counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/serializer_dut/Counter_reg[2]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  U0_UART/Uart_tx/serializer_dut/U21/Y (MX2X2M)           0.14       0.55 r
  U0_UART/Uart_tx/serializer_dut/U20/Y (MXI2X1M)          0.09       0.64 f
  U0_UART/Uart_tx/serializer_dut/U19/Y (NAND2X2M)         0.06       0.70 r
  U0_UART/Uart_tx/serializer_dut/ser_data_reg/D (DFFSQX2M)
                                                          0.00       0.70 r
  data arrival time                                                  0.70

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/Uart_tx/serializer_dut/ser_data_reg/CK (DFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/parity_dut/PAR_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/Uart_tx/fsm_dut/U14/Y (NOR2X2M)                 0.06       0.45 f
  U0_UART/Uart_tx/fsm_dut/par_en (FSM_tx)                 0.00       0.45 f
  U0_UART/Uart_tx/parity_dut/par_en (Parity_Calc)         0.00       0.45 f
  U0_UART/Uart_tx/parity_dut/U3/Y (AND2X2M)               0.14       0.59 f
  U0_UART/Uart_tx/parity_dut/PAR_bit_reg/E (EDFFHQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/Uart_tx/parity_dut/PAR_bit_reg/CK (EDFFHQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/Q (DFFRQX2M)       0.42       0.42 r
  U0_UART_FIFO/fifo_rd/U28/Y (INVX2M)                     0.07       0.49 f
  U0_UART_FIFO/fifo_rd/U8/Y (XNOR2X2M)                    0.19       0.68 f
  U0_UART_FIFO/fifo_rd/U26/Y (AO22X1M)                    0.24       0.92 f
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]/D (DFFRQX2M)       0.00       0.92 f
  data arrival time                                                  0.92

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/parity_dut/PAR_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[2]/CK (DFFRX1M)       0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[2]/Q (DFFRX1M)        0.69       0.69 f
  U0_UART_FIFO/fifo_rd/raddr[2] (FIFO_RD_addr3)           0.00       0.69 f
  U0_UART_FIFO/FIFO/raddr[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.69 f
  U0_UART_FIFO/FIFO/U113/Y (MX2X2M)                       0.25       0.93 f
  U0_UART_FIFO/FIFO/rdata[3] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.93 f
  U0_UART_FIFO/rdata[3] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       0.93 f
  U0_UART/TX_IN_P[3] (UART)                               0.00       0.93 f
  U0_UART/Uart_tx/P_DATA[3] (UART_tx)                     0.00       0.93 f
  U0_UART/Uart_tx/parity_dut/P_DATA[3] (Parity_Calc)      0.00       0.93 f
  U0_UART/Uart_tx/parity_dut/U7/Y (XNOR2X2M)              0.09       1.03 r
  U0_UART/Uart_tx/parity_dut/U5/Y (XOR3XLM)               0.16       1.19 r
  U0_UART/Uart_tx/parity_dut/U4/Y (XOR3XLM)               0.13       1.32 r
  U0_UART/Uart_tx/parity_dut/PAR_bit_reg/D (EDFFHQX2M)
                                                          0.00       1.32 r
  data arrival time                                                  1.32

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/Uart_tx/parity_dut/PAR_bit_reg/CK (EDFFHQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_UART/Uart_tx/parity_dut/PAR_bit_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/parity_dut/PAR_bit_reg/CK (EDFFHQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/parity_dut/PAR_bit_reg/Q (EDFFHQX2M)
                                                          0.22       0.22 f
  U0_UART/Uart_tx/parity_dut/PAR_bit (Parity_Calc)        0.00       0.22 f
  U0_UART/Uart_tx/mux_dut/PAR_bit (MUX)                   0.00       0.22 f
  U0_UART/Uart_tx/mux_dut/U6/Y (NOR2BX2M)                 0.15       0.37 r
  U0_UART/Uart_tx/mux_dut/U4/Y (OAI21X4M)                 0.30       0.67 f
  U0_UART/Uart_tx/mux_dut/TX_OUT (MUX)                    0.00       0.67 f
  U0_UART/Uart_tx/TX_OUT (UART_tx)                        0.00       0.67 f
  U0_UART/TX_OUT_S (UART)                                 0.00       0.67 f
  UART_TX_O (out)                                         0.00       0.67 f
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                               -1735.68   -1735.58
  data required time                                             -1735.58
  --------------------------------------------------------------------------
  data required time                                             -1735.58
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                     1736.25


1
