
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.37

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency count[3]$_SDFFE_PN0P_/CK ^
  -0.06 target latency count[6]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count[4]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[4]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.22    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     5    6.36    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ count[4]$_SDFFE_PN0P_/CK (DFF_X2)
     5   11.87    0.01    0.10    0.16 v count[4]$_SDFFE_PN0P_/Q (DFF_X2)
                                         net14 (net)
                  0.01    0.00    0.16 v _143_/B1 (OAI21_X1)
     1    1.69    0.01    0.03    0.19 ^ _143_/ZN (OAI21_X1)
                                         _069_ (net)
                  0.01    0.00    0.19 ^ _154_/A (AOI21_X1)
     1    1.34    0.01    0.01    0.20 v _154_/ZN (AOI21_X1)
                                         _004_ (net)
                  0.01    0.00    0.20 v count[4]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.20   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.22    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     5    6.36    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ count[4]$_SDFFE_PN0P_/CK (DFF_X2)
                          0.00    0.06   clock reconvergence pessimism
                          0.00    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: up_down (input port clocked by core_clock)
Endpoint: underflow (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.06    0.00    0.00    0.20 v up_down (in)
                                         up_down (net)
                  0.00    0.00    0.20 v input9/A (BUF_X1)
     2    4.83    0.01    0.03    0.23 v input9/Z (BUF_X1)
                                         net9 (net)
                  0.01    0.00    0.23 v _112_/A (BUF_X2)
     5   15.34    0.01    0.03    0.26 v _112_/Z (BUF_X2)
                                         _043_ (net)
                  0.01    0.00    0.26 v _201_/A2 (NOR2_X1)
     1    1.89    0.02    0.03    0.29 ^ _201_/ZN (NOR2_X1)
                                         _041_ (net)
                  0.02    0.00    0.29 ^ _202_/A3 (NAND3_X1)
     1    2.68    0.02    0.03    0.32 v _202_/ZN (NAND3_X1)
                                         _042_ (net)
                  0.02    0.00    0.32 v _203_/A4 (NOR4_X1)
     1    1.89    0.04    0.08    0.40 ^ _203_/ZN (NOR4_X1)
                                         net19 (net)
                  0.04    0.00    0.40 ^ output19/A (BUF_X1)
     1    0.23    0.01    0.03    0.43 ^ output19/Z (BUF_X1)
                                         underflow (net)
                  0.01    0.00    0.43 ^ underflow (out)
                                  0.43   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: up_down (input port clocked by core_clock)
Endpoint: underflow (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.06    0.00    0.00    0.20 v up_down (in)
                                         up_down (net)
                  0.00    0.00    0.20 v input9/A (BUF_X1)
     2    4.83    0.01    0.03    0.23 v input9/Z (BUF_X1)
                                         net9 (net)
                  0.01    0.00    0.23 v _112_/A (BUF_X2)
     5   15.34    0.01    0.03    0.26 v _112_/Z (BUF_X2)
                                         _043_ (net)
                  0.01    0.00    0.26 v _201_/A2 (NOR2_X1)
     1    1.89    0.02    0.03    0.29 ^ _201_/ZN (NOR2_X1)
                                         _041_ (net)
                  0.02    0.00    0.29 ^ _202_/A3 (NAND3_X1)
     1    2.68    0.02    0.03    0.32 v _202_/ZN (NAND3_X1)
                                         _042_ (net)
                  0.02    0.00    0.32 v _203_/A4 (NOR4_X1)
     1    1.89    0.04    0.08    0.40 ^ _203_/ZN (NOR4_X1)
                                         net19 (net)
                  0.04    0.00    0.40 ^ output19/A (BUF_X1)
     1    0.23    0.01    0.03    0.43 ^ output19/Z (BUF_X1)
                                         underflow (net)
                  0.01    0.00    0.43 ^ underflow (out)
                                  0.43   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.15179017186164856

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7646

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
8.584464073181152

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8198

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: count[4]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ count[4]$_SDFFE_PN0P_/CK (DFF_X2)
   0.13    0.18 ^ count[4]$_SDFFE_PN0P_/Q (DFF_X2)
   0.06    0.24 ^ _207_/S (HA_X1)
   0.03    0.27 ^ _145_/Z (BUF_X4)
   0.03    0.30 v _159_/ZN (OAI211_X2)
   0.05    0.35 ^ _160_/ZN (OAI21_X2)
   0.04    0.38 v _190_/ZN (OAI221_X2)
   0.08    0.46 v _194_/ZN (OR3_X1)
   0.02    0.48 ^ _195_/ZN (NAND3_X1)
   0.00    0.48 ^ count[7]$_SDFFE_PN0P_/D (DFF_X2)
           0.48   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    1.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    1.06 ^ count[7]$_SDFFE_PN0P_/CK (DFF_X2)
   0.00    1.06   clock reconvergence pessimism
  -0.03    1.03   library setup time
           1.03   data required time
---------------------------------------------------------
           1.03   data required time
          -0.48   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count[4]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[4]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ count[4]$_SDFFE_PN0P_/CK (DFF_X2)
   0.10    0.16 v count[4]$_SDFFE_PN0P_/Q (DFF_X2)
   0.03    0.19 ^ _143_/ZN (OAI21_X1)
   0.01    0.20 v _154_/ZN (AOI21_X1)
   0.00    0.20 v count[4]$_SDFFE_PN0P_/D (DFF_X2)
           0.20   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ count[4]$_SDFFE_PN0P_/CK (DFF_X2)
   0.00    0.06   clock reconvergence pessimism
   0.00    0.06   library hold time
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.20   data arrival time
---------------------------------------------------------
           0.14   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0575

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0575

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.4269

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.3731

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
87.397517

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.87e-05   1.00e-05   8.71e-07   6.96e-05  30.1%
Combinational          5.93e-05   4.58e-05   3.68e-06   1.09e-04  47.1%
Clock                  3.31e-05   1.95e-05   1.03e-07   5.28e-05  22.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.51e-04   7.54e-05   4.65e-06   2.31e-04 100.0%
                          65.4%      32.6%       2.0%
