Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 15:53:51 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_gen/UniformILPNew/fir_gen_UniformILPNew_4_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 Delay1No12_instance/Y_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Mult3_0_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 2.197ns (63.718%)  route 1.251ns (36.282%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 6.997 - 4.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.550ns (routing 1.167ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.337ns (routing 1.060ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2053, routed)        2.550     3.501    Delay1No12_instance/clk_IBUF_BUFG
    SLICE_X123Y284       FDCE                                         r  Delay1No12_instance/Y_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y284       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.580 f  Delay1No12_instance/Y_reg[15]/Q
                         net (fo=1, routed)           1.237     4.817    Mult3_0_impl_instance/SignificandMultiplication/RR/B[15]
    DSP48E2_X17Y152      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     4.968 r  Mult3_0_impl_instance/SignificandMultiplication/RR/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     4.968    Mult3_0_impl_instance/SignificandMultiplication/RR/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X17Y152      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     5.041 r  Mult3_0_impl_instance/SignificandMultiplication/RR/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     5.041    Mult3_0_impl_instance/SignificandMultiplication/RR/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X17Y152      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     5.650 f  Mult3_0_impl_instance/SignificandMultiplication/RR/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     5.650    Mult3_0_impl_instance/SignificandMultiplication/RR/DSP_MULTIPLIER.V<43>
    DSP48E2_X17Y152      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     5.696 r  Mult3_0_impl_instance/SignificandMultiplication/RR/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     5.696    Mult3_0_impl_instance/SignificandMultiplication/RR/DSP_M_DATA.V_DATA<43>
    DSP48E2_X17Y152      DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     6.267 f  Mult3_0_impl_instance/SignificandMultiplication/RR/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.267    Mult3_0_impl_instance/SignificandMultiplication/RR/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y152      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.389 r  Mult3_0_impl_instance/SignificandMultiplication/RR/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.403    Mult3_0_impl_instance/SignificandMultiplication/RR__0/PCIN[47]
    DSP48E2_X17Y153      DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.949 r  Mult3_0_impl_instance/SignificandMultiplication/RR__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.949    Mult3_0_impl_instance/SignificandMultiplication/RR__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X17Y153      DSP_OUTPUT                                   r  Mult3_0_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2053, routed)        2.337     6.997    Mult3_0_impl_instance/SignificandMultiplication/RR__0/CLK
    DSP48E2_X17Y153      DSP_OUTPUT                                   r  Mult3_0_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.398     7.395    
                         clock uncertainty           -0.035     7.359    
    DSP48E2_X17Y153      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.015     7.374    Mult3_0_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.374    
                         arrival time                          -6.949    
  -------------------------------------------------------------------
                         slack                                  0.426    




