<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab04_kjb5568_rjl5336.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CounterUpDown_nbit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CounterUpDown_nbit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CounterUpDown_nbit_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Counter_nbit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_nbit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1443036306" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1443036306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443038525" xil_pn:in_ck="6921553236305812655" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1443038525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/AdderSubtractor_nbit.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Average.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/CompareGRT.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Counter_nbit.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/DFF.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/DFF_enable.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/FullAdder.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/LST.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Minimum.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Mux4to1_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Reg_nbit.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/avg_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/counterupdown_nbit.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/encode__tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/hextosevenseg.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/hextosevseg_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/kjb5568_rjl5336_components.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/max_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/maximum.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/min_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/mux.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/rippe_carry_adder.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/threeto8encoder.vhd"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1443038449" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8355323355143960204" xil_pn:start_ts="1443038449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443038449" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="752955329088501354" xil_pn:start_ts="1443038449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443036306" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-725193700518101220" xil_pn:start_ts="1443036306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443038525" xil_pn:in_ck="6921553236305812655" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1443038525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/AdderSubtractor_nbit.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Average.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/CompareGRT.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Counter_nbit.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/DFF.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/DFF_enable.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/FullAdder.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/LST.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Minimum.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Mux4to1_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/Reg_nbit.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/avg_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/counterupdown_nbit.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/encode__tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/hextosevenseg.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/hextosevseg_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/kjb5568_rjl5336_components.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/max_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/maximum.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/min_tb.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/mux.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/rippe_carry_adder.vhd"/>
      <outfile xil_pn:name="../kjb5568_rjl5336_library/threeto8encoder.vhd"/>
      <outfile xil_pn:name="lab04_kjb5568_rjl5336.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1443038530" xil_pn:in_ck="6921553236305812655" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5240244776859829171" xil_pn:start_ts="1443038525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CounterUpDown_nbit_beh.prj"/>
      <outfile xil_pn:name="CounterUpDown_nbit_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1443038530" xil_pn:in_ck="6391711195047951251" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1529282085361838216" xil_pn:start_ts="1443038530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CounterUpDown_nbit_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
