{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1347253875873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1347253875875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 10 01:11:15 2012 " "Processing started: Mon Sep 10 01:11:15 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1347253875875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1347253875875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off d_latch -c d_latch --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off d_latch -c d_latch --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1347253875875 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1347253876765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch_tb " "Found entity 1: d_latch_tb" {  } { { "d_latch_tb.v" "" { Text "/home/pwner/emb_sys/lab_1_p_2/d_latch/d_latch_tb.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347253877167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347253877167 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 d_latch.v(9) " "Verilog HDL Attribute warning at d_latch.v(9): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "d_latch.v" "" { Text "/home/pwner/emb_sys/lab_1_p_2/d_latch/d_latch.v" 9 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "" 0 -1 1347253877170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.v" "" { Text "/home/pwner/emb_sys/lab_1_p_2/d_latch/d_latch.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347253877170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347253877170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d_latch " "Elaborating entity \"d_latch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1347253877393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1347253877666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 10 01:11:17 2012 " "Processing ended: Mon Sep 10 01:11:17 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1347253877666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1347253877666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1347253877666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1347253877666 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1347254004497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 32-bit " "Running Quartus II 32-bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1347254004499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 10 01:13:24 2012 " "Processing started: Mon Sep 10 01:13:24 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1347254004499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1347254004499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp d_latch -c d_latch --netlist_type=sgate " "Command: quartus_rpp d_latch -c d_latch --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1347254004499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1347254004783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 10 01:13:24 2012 " "Processing ended: Mon Sep 10 01:13:24 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1347254004783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1347254004783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1347254004783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1347254004783 ""}
