

================================================================
== Vitis HLS Report for 'kernel_bicg_Pipeline_merlinL9'
================================================================
* Date:           Thu Dec 12 19:41:28 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_bicg
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.793 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.112 us|  0.112 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL9  |       26|       26|         1|          1|          1|    26|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       24|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        7|       51|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln170_fu_286_p2   |         +|   0|  0|  12|           5|           1|
    |icmp_ln170_fu_280_p2  |      icmp|   0|  0|  12|           5|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  24|          10|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_9  |   9|          2|    5|         10|
    |i_fu_58               |   9|          2|    5|         10|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   11|         22|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_58      |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  kernel_bicg_Pipeline_merlinL9|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  kernel_bicg_Pipeline_merlinL9|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  kernel_bicg_Pipeline_merlinL9|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  kernel_bicg_Pipeline_merlinL9|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  kernel_bicg_Pipeline_merlinL9|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  kernel_bicg_Pipeline_merlinL9|  return value|
|s_buf_14_address0  |  out|    5|   ap_memory|                       s_buf_14|         array|
|s_buf_14_ce0       |  out|    1|   ap_memory|                       s_buf_14|         array|
|s_buf_14_we0       |  out|    1|   ap_memory|                       s_buf_14|         array|
|s_buf_14_d0        |  out|   32|   ap_memory|                       s_buf_14|         array|
|s_buf_13_address0  |  out|    5|   ap_memory|                       s_buf_13|         array|
|s_buf_13_ce0       |  out|    1|   ap_memory|                       s_buf_13|         array|
|s_buf_13_we0       |  out|    1|   ap_memory|                       s_buf_13|         array|
|s_buf_13_d0        |  out|   32|   ap_memory|                       s_buf_13|         array|
|s_buf_12_address0  |  out|    5|   ap_memory|                       s_buf_12|         array|
|s_buf_12_ce0       |  out|    1|   ap_memory|                       s_buf_12|         array|
|s_buf_12_we0       |  out|    1|   ap_memory|                       s_buf_12|         array|
|s_buf_12_d0        |  out|   32|   ap_memory|                       s_buf_12|         array|
|s_buf_11_address0  |  out|    5|   ap_memory|                       s_buf_11|         array|
|s_buf_11_ce0       |  out|    1|   ap_memory|                       s_buf_11|         array|
|s_buf_11_we0       |  out|    1|   ap_memory|                       s_buf_11|         array|
|s_buf_11_d0        |  out|   32|   ap_memory|                       s_buf_11|         array|
|s_buf_10_address0  |  out|    5|   ap_memory|                       s_buf_10|         array|
|s_buf_10_ce0       |  out|    1|   ap_memory|                       s_buf_10|         array|
|s_buf_10_we0       |  out|    1|   ap_memory|                       s_buf_10|         array|
|s_buf_10_d0        |  out|   32|   ap_memory|                       s_buf_10|         array|
|s_buf_9_address0   |  out|    5|   ap_memory|                        s_buf_9|         array|
|s_buf_9_ce0        |  out|    1|   ap_memory|                        s_buf_9|         array|
|s_buf_9_we0        |  out|    1|   ap_memory|                        s_buf_9|         array|
|s_buf_9_d0         |  out|   32|   ap_memory|                        s_buf_9|         array|
|s_buf_8_address0   |  out|    5|   ap_memory|                        s_buf_8|         array|
|s_buf_8_ce0        |  out|    1|   ap_memory|                        s_buf_8|         array|
|s_buf_8_we0        |  out|    1|   ap_memory|                        s_buf_8|         array|
|s_buf_8_d0         |  out|   32|   ap_memory|                        s_buf_8|         array|
|s_buf_7_address0   |  out|    5|   ap_memory|                        s_buf_7|         array|
|s_buf_7_ce0        |  out|    1|   ap_memory|                        s_buf_7|         array|
|s_buf_7_we0        |  out|    1|   ap_memory|                        s_buf_7|         array|
|s_buf_7_d0         |  out|   32|   ap_memory|                        s_buf_7|         array|
|s_buf_6_address0   |  out|    5|   ap_memory|                        s_buf_6|         array|
|s_buf_6_ce0        |  out|    1|   ap_memory|                        s_buf_6|         array|
|s_buf_6_we0        |  out|    1|   ap_memory|                        s_buf_6|         array|
|s_buf_6_d0         |  out|   32|   ap_memory|                        s_buf_6|         array|
|s_buf_5_address0   |  out|    5|   ap_memory|                        s_buf_5|         array|
|s_buf_5_ce0        |  out|    1|   ap_memory|                        s_buf_5|         array|
|s_buf_5_we0        |  out|    1|   ap_memory|                        s_buf_5|         array|
|s_buf_5_d0         |  out|   32|   ap_memory|                        s_buf_5|         array|
|s_buf_4_address0   |  out|    5|   ap_memory|                        s_buf_4|         array|
|s_buf_4_ce0        |  out|    1|   ap_memory|                        s_buf_4|         array|
|s_buf_4_we0        |  out|    1|   ap_memory|                        s_buf_4|         array|
|s_buf_4_d0         |  out|   32|   ap_memory|                        s_buf_4|         array|
|s_buf_3_address0   |  out|    5|   ap_memory|                        s_buf_3|         array|
|s_buf_3_ce0        |  out|    1|   ap_memory|                        s_buf_3|         array|
|s_buf_3_we0        |  out|    1|   ap_memory|                        s_buf_3|         array|
|s_buf_3_d0         |  out|   32|   ap_memory|                        s_buf_3|         array|
|s_buf_2_address0   |  out|    5|   ap_memory|                        s_buf_2|         array|
|s_buf_2_ce0        |  out|    1|   ap_memory|                        s_buf_2|         array|
|s_buf_2_we0        |  out|    1|   ap_memory|                        s_buf_2|         array|
|s_buf_2_d0         |  out|   32|   ap_memory|                        s_buf_2|         array|
|s_buf_1_address0   |  out|    5|   ap_memory|                        s_buf_1|         array|
|s_buf_1_ce0        |  out|    1|   ap_memory|                        s_buf_1|         array|
|s_buf_1_we0        |  out|    1|   ap_memory|                        s_buf_1|         array|
|s_buf_1_d0         |  out|   32|   ap_memory|                        s_buf_1|         array|
|s_buf_address0     |  out|    5|   ap_memory|                          s_buf|         array|
|s_buf_ce0          |  out|    1|   ap_memory|                          s_buf|         array|
|s_buf_we0          |  out|    1|   ap_memory|                          s_buf|         array|
|s_buf_d0           |  out|   32|   ap_memory|                          s_buf|         array|
+-------------------+-----+-----+------------+-------------------------------+--------------+

