Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: aes_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "aes_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "aes_module"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : aes_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : NO
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\pa1038-DO NOT DELETE\aes_128_v3\reg16B.vhd" into library work
Parsing entity <reg16B>.
Parsing architecture <Behavioral> of entity <reg16b>.
Parsing VHDL file "D:\pa1038-DO NOT DELETE\aes_128_v3\ram.vhd" into library work
Parsing entity <ram>.
Parsing architecture <Behavioral> of entity <ram>.
Parsing VHDL file "D:\pa1038-DO NOT DELETE\aes_128_v3\key_schedule.vhd" into library work
Parsing entity <key_schedule>.
Parsing architecture <Behavioral> of entity <key_schedule>.
Parsing VHDL file "D:\pa1038-DO NOT DELETE\aes_128_v3\encrypt_module.vhd" into library work
Parsing entity <encrypt_module>.
Parsing architecture <Behavioral> of entity <encrypt_module>.
Parsing VHDL file "D:\pa1038-DO NOT DELETE\aes_128_v3\decrypt_module.vhd" into library work
Parsing entity <decrypt_module>.
Parsing architecture <Behavioral> of entity <decrypt_module>.
Parsing VHDL file "D:\pa1038-DO NOT DELETE\aes_128_v3\aes_module.vhd" into library work
Parsing entity <aes_module>.
Parsing architecture <Behavioral> of entity <aes_module>.
WARNING:HDLCompiler:946 - "D:\pa1038-DO NOT DELETE\aes_128_v3\aes_module.vhd" Line 105: Actual for formal port we is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\pa1038-DO NOT DELETE\aes_128_v3\aes_module.vhd" Line 107: Actual for formal port clr is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:\pa1038-DO NOT DELETE\aes_128_v3\aes_module.vhd" Line 108: Actual for formal port clr is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <aes_module> (architecture <Behavioral>) from library <work>.

Elaborating entity <key_schedule> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg16B> (architecture <Behavioral>) from library <work>.

Elaborating entity <ram> (architecture <Behavioral>) from library <work>.

Elaborating entity <encrypt_module> (architecture <Behavioral>) from library <work>.

Elaborating entity <decrypt_module> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <aes_module>.
    Related source file is "D:\pa1038-DO NOT DELETE\aes_128_v3\aes_module.vhd".
    Found 1-bit register for signal <keys_filled>.
    Found 4-bit register for signal <round_number>.
    Found 1-bit register for signal <en>.
    Found 4-bit adder for signal <round_number[3]_GND_4_o_add_7_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_4_o_GND_4_o_sub_11_OUT<3:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <aes_module> synthesized.

Synthesizing Unit <key_schedule>.
    Related source file is "D:\pa1038-DO NOT DELETE\aes_128_v3\key_schedule.vhd".
    Found 256x8-bit Read Only RAM for signal <current_key[23]_GND_5_o_wide_mux_0_OUT>
    Found 256x8-bit Read Only RAM for signal <current_key[15]_GND_5_o_wide_mux_3_OUT>
    Found 256x8-bit Read Only RAM for signal <current_key[7]_GND_5_o_wide_mux_4_OUT>
    Found 256x8-bit Read Only RAM for signal <current_key[31]_GND_5_o_wide_mux_5_OUT>
    Summary:
	inferred   4 RAM(s).
Unit <key_schedule> synthesized.

Synthesizing Unit <reg16B>.
    Related source file is "D:\pa1038-DO NOT DELETE\aes_128_v3\reg16B.vhd".
    Found 128-bit register for signal <q>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <reg16B> synthesized.

Synthesizing Unit <ram>.
    Related source file is "D:\pa1038-DO NOT DELETE\aes_128_v3\ram.vhd".
    Found 16x128-bit single-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <ram> synthesized.

Synthesizing Unit <encrypt_module>.
    Related source file is "D:\pa1038-DO NOT DELETE\aes_128_v3\encrypt_module.vhd".
    Found 128-bit register for signal <ciphertext>.
    Found 128-bit register for signal <state>.
    Found 256x8-bit Read Only RAM for signal <state[127]_GND_8_o_wide_mux_2_OUT>
    Found 256x8-bit Read Only RAM for signal <state[87]_GND_8_o_wide_mux_3_OUT>
    Found 256x8-bit Read Only RAM for signal <state[47]_GND_8_o_wide_mux_4_OUT>
    Found 256x8-bit Read Only RAM for signal <state[7]_GND_8_o_wide_mux_5_OUT>
    Found 256x8-bit Read Only RAM for signal <state[95]_GND_8_o_wide_mux_6_OUT>
    Found 256x8-bit Read Only RAM for signal <state[55]_GND_8_o_wide_mux_7_OUT>
    Found 256x8-bit Read Only RAM for signal <state[15]_GND_8_o_wide_mux_8_OUT>
    Found 256x8-bit Read Only RAM for signal <state[103]_GND_8_o_wide_mux_9_OUT>
    Found 256x8-bit Read Only RAM for signal <state[63]_GND_8_o_wide_mux_10_OUT>
    Found 256x8-bit Read Only RAM for signal <state[23]_GND_8_o_wide_mux_11_OUT>
    Found 256x8-bit Read Only RAM for signal <state[111]_GND_8_o_wide_mux_12_OUT>
    Found 256x8-bit Read Only RAM for signal <state[71]_GND_8_o_wide_mux_13_OUT>
    Found 256x8-bit Read Only RAM for signal <state[31]_GND_8_o_wide_mux_14_OUT>
    Found 256x8-bit Read Only RAM for signal <state[119]_GND_8_o_wide_mux_15_OUT>
    Found 256x8-bit Read Only RAM for signal <state[79]_GND_8_o_wide_mux_16_OUT>
    Found 256x8-bit Read Only RAM for signal <state[39]_GND_8_o_wide_mux_17_OUT>
    Found 256x16-bit Read Only RAM for signal <_n0490>
    Found 256x16-bit Read Only RAM for signal <_n0747>
    Found 256x16-bit Read Only RAM for signal <_n1004>
    Found 256x16-bit Read Only RAM for signal <_n1261>
    Found 256x16-bit Read Only RAM for signal <_n1518>
    Found 256x16-bit Read Only RAM for signal <_n1775>
    Found 256x16-bit Read Only RAM for signal <_n2032>
    Found 256x16-bit Read Only RAM for signal <_n2289>
    Found 256x16-bit Read Only RAM for signal <_n2546>
    Found 256x16-bit Read Only RAM for signal <_n2803>
    Found 256x16-bit Read Only RAM for signal <_n3060>
    Found 256x16-bit Read Only RAM for signal <_n3317>
    Found 256x16-bit Read Only RAM for signal <_n3574>
    Found 256x16-bit Read Only RAM for signal <_n3831>
    Found 256x16-bit Read Only RAM for signal <_n4088>
    Found 256x16-bit Read Only RAM for signal <_n4345>
    Found 4-bit comparator greater for signal <n0000> created at line 139
    Summary:
	inferred  32 RAM(s).
	inferred 256 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <encrypt_module> synthesized.

Synthesizing Unit <decrypt_module>.
    Related source file is "D:\pa1038-DO NOT DELETE\aes_128_v3\decrypt_module.vhd".
    Found 128-bit register for signal <plaintext>.
    Found 1-bit register for signal <state<127>>.
    Found 1-bit register for signal <state<126>>.
    Found 1-bit register for signal <state<125>>.
    Found 1-bit register for signal <state<124>>.
    Found 1-bit register for signal <state<123>>.
    Found 1-bit register for signal <state<122>>.
    Found 1-bit register for signal <state<121>>.
    Found 1-bit register for signal <state<120>>.
    Found 1-bit register for signal <state<119>>.
    Found 1-bit register for signal <state<118>>.
    Found 1-bit register for signal <state<117>>.
    Found 1-bit register for signal <state<116>>.
    Found 1-bit register for signal <state<115>>.
    Found 1-bit register for signal <state<114>>.
    Found 1-bit register for signal <state<113>>.
    Found 1-bit register for signal <state<112>>.
    Found 1-bit register for signal <state<111>>.
    Found 1-bit register for signal <state<110>>.
    Found 1-bit register for signal <state<109>>.
    Found 1-bit register for signal <state<108>>.
    Found 1-bit register for signal <state<107>>.
    Found 1-bit register for signal <state<106>>.
    Found 1-bit register for signal <state<105>>.
    Found 1-bit register for signal <state<104>>.
    Found 1-bit register for signal <state<103>>.
    Found 1-bit register for signal <state<102>>.
    Found 1-bit register for signal <state<101>>.
    Found 1-bit register for signal <state<100>>.
    Found 1-bit register for signal <state<99>>.
    Found 1-bit register for signal <state<98>>.
    Found 1-bit register for signal <state<97>>.
    Found 1-bit register for signal <state<96>>.
    Found 1-bit register for signal <state<95>>.
    Found 1-bit register for signal <state<94>>.
    Found 1-bit register for signal <state<93>>.
    Found 1-bit register for signal <state<92>>.
    Found 1-bit register for signal <state<91>>.
    Found 1-bit register for signal <state<90>>.
    Found 1-bit register for signal <state<89>>.
    Found 1-bit register for signal <state<88>>.
    Found 1-bit register for signal <state<87>>.
    Found 1-bit register for signal <state<86>>.
    Found 1-bit register for signal <state<85>>.
    Found 1-bit register for signal <state<84>>.
    Found 1-bit register for signal <state<83>>.
    Found 1-bit register for signal <state<82>>.
    Found 1-bit register for signal <state<81>>.
    Found 1-bit register for signal <state<80>>.
    Found 1-bit register for signal <state<79>>.
    Found 1-bit register for signal <state<78>>.
    Found 1-bit register for signal <state<77>>.
    Found 1-bit register for signal <state<76>>.
    Found 1-bit register for signal <state<75>>.
    Found 1-bit register for signal <state<74>>.
    Found 1-bit register for signal <state<73>>.
    Found 1-bit register for signal <state<72>>.
    Found 1-bit register for signal <state<71>>.
    Found 1-bit register for signal <state<70>>.
    Found 1-bit register for signal <state<69>>.
    Found 1-bit register for signal <state<68>>.
    Found 1-bit register for signal <state<67>>.
    Found 1-bit register for signal <state<66>>.
    Found 1-bit register for signal <state<65>>.
    Found 1-bit register for signal <state<64>>.
    Found 1-bit register for signal <state<63>>.
    Found 1-bit register for signal <state<62>>.
    Found 1-bit register for signal <state<61>>.
    Found 1-bit register for signal <state<60>>.
    Found 1-bit register for signal <state<59>>.
    Found 1-bit register for signal <state<58>>.
    Found 1-bit register for signal <state<57>>.
    Found 1-bit register for signal <state<56>>.
    Found 1-bit register for signal <state<55>>.
    Found 1-bit register for signal <state<54>>.
    Found 1-bit register for signal <state<53>>.
    Found 1-bit register for signal <state<52>>.
    Found 1-bit register for signal <state<51>>.
    Found 1-bit register for signal <state<50>>.
    Found 1-bit register for signal <state<49>>.
    Found 1-bit register for signal <state<48>>.
    Found 1-bit register for signal <state<47>>.
    Found 1-bit register for signal <state<46>>.
    Found 1-bit register for signal <state<45>>.
    Found 1-bit register for signal <state<44>>.
    Found 1-bit register for signal <state<43>>.
    Found 1-bit register for signal <state<42>>.
    Found 1-bit register for signal <state<41>>.
    Found 1-bit register for signal <state<40>>.
    Found 1-bit register for signal <state<39>>.
    Found 1-bit register for signal <state<38>>.
    Found 1-bit register for signal <state<37>>.
    Found 1-bit register for signal <state<36>>.
    Found 1-bit register for signal <state<35>>.
    Found 1-bit register for signal <state<34>>.
    Found 1-bit register for signal <state<33>>.
    Found 1-bit register for signal <state<32>>.
    Found 1-bit register for signal <state<31>>.
    Found 1-bit register for signal <state<30>>.
    Found 1-bit register for signal <state<29>>.
    Found 1-bit register for signal <state<28>>.
    Found 1-bit register for signal <state<27>>.
    Found 1-bit register for signal <state<26>>.
    Found 1-bit register for signal <state<25>>.
    Found 1-bit register for signal <state<24>>.
    Found 1-bit register for signal <state<23>>.
    Found 1-bit register for signal <state<22>>.
    Found 1-bit register for signal <state<21>>.
    Found 1-bit register for signal <state<20>>.
    Found 1-bit register for signal <state<19>>.
    Found 1-bit register for signal <state<18>>.
    Found 1-bit register for signal <state<17>>.
    Found 1-bit register for signal <state<16>>.
    Found 1-bit register for signal <state<15>>.
    Found 1-bit register for signal <state<14>>.
    Found 1-bit register for signal <state<13>>.
    Found 1-bit register for signal <state<12>>.
    Found 1-bit register for signal <state<11>>.
    Found 1-bit register for signal <state<10>>.
    Found 1-bit register for signal <state<9>>.
    Found 1-bit register for signal <state<8>>.
    Found 1-bit register for signal <state<7>>.
    Found 1-bit register for signal <state<6>>.
    Found 1-bit register for signal <state<5>>.
    Found 1-bit register for signal <state<4>>.
    Found 1-bit register for signal <state<3>>.
    Found 1-bit register for signal <state<2>>.
    Found 1-bit register for signal <state<1>>.
    Found 1-bit register for signal <state<0>>.
    Found 256x8-bit Read Only RAM for signal <state[127]_GND_9_o_wide_mux_119_OUT>
    Found 256x8-bit Read Only RAM for signal <state[127]_GND_9_o_wide_mux_120_OUT>
    Found 256x8-bit Read Only RAM for signal <state[127]_GND_9_o_wide_mux_121_OUT>
    Found 256x8-bit Read Only RAM for signal <state[127]_GND_9_o_wide_mux_122_OUT>
    Found 256x8-bit Read Only RAM for signal <state[127]_GND_9_o_wide_mux_123_OUT>
    Found 256x8-bit Read Only RAM for signal <state[127]_GND_9_o_wide_mux_124_OUT>
    Found 256x8-bit Read Only RAM for signal <state[127]_GND_9_o_wide_mux_125_OUT>
    Found 256x8-bit Read Only RAM for signal <state[127]_GND_9_o_wide_mux_126_OUT>
    Found 256x8-bit Read Only RAM for signal <state[127]_GND_9_o_wide_mux_127_OUT>
    Found 256x8-bit Read Only RAM for signal <state[127]_GND_9_o_wide_mux_128_OUT>
    Found 256x8-bit Read Only RAM for signal <state[127]_GND_9_o_wide_mux_129_OUT>
    Found 256x8-bit Read Only RAM for signal <state[127]_GND_9_o_wide_mux_130_OUT>
    Found 256x8-bit Read Only RAM for signal <state[127]_GND_9_o_wide_mux_131_OUT>
    Found 256x8-bit Read Only RAM for signal <state[127]_GND_9_o_wide_mux_132_OUT>
    Found 256x8-bit Read Only RAM for signal <state[127]_GND_9_o_wide_mux_133_OUT>
    Found 256x8-bit Read Only RAM for signal <state[127]_GND_9_o_wide_mux_134_OUT>
    Found 256x32-bit Read Only RAM for signal <_n1054>
    Found 256x32-bit Read Only RAM for signal <_n1311>
    Found 256x32-bit Read Only RAM for signal <_n1568>
    Found 256x32-bit Read Only RAM for signal <_n1825>
    Found 256x32-bit Read Only RAM for signal <_n2082>
    Found 256x32-bit Read Only RAM for signal <_n2339>
    Found 256x32-bit Read Only RAM for signal <_n2596>
    Found 256x32-bit Read Only RAM for signal <_n2853>
    Found 256x32-bit Read Only RAM for signal <_n3110>
    Found 256x32-bit Read Only RAM for signal <_n3367>
    Found 256x32-bit Read Only RAM for signal <_n3624>
    Found 256x32-bit Read Only RAM for signal <_n3881>
    Found 256x32-bit Read Only RAM for signal <_n4138>
    Found 256x32-bit Read Only RAM for signal <_n4395>
    Found 256x32-bit Read Only RAM for signal <_n4652>
    Found 256x32-bit Read Only RAM for signal <_n4909>
    Summary:
	inferred  32 RAM(s).
	inferred 256 D-type flip-flop(s).
	inferred 130 Multiplexer(s).
Unit <decrypt_module> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 69
 16x128-bit single-port RAM                            : 1
 256x16-bit single-port Read Only RAM                  : 16
 256x32-bit single-port Read Only RAM                  : 16
 256x8-bit single-port Read Only RAM                   : 36
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Registers                                            : 135
 1-bit register                                        : 130
 128-bit register                                      : 4
 4-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 138
 1-bit 2-to-1 multiplexer                              : 128
 128-bit 2-to-1 multiplexer                            : 5
 4-bit 2-to-1 multiplexer                              : 5
# Xors                                                 : 41
 128-bit xor2                                          : 4
 32-bit xor2                                           : 4
 8-bit xor2                                            : 1
 8-bit xor4                                            : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <aes_module>.
INFO:Xst:3226 - The RAM <key_scheduler/Mram_current_key[31]_GND_5_o_wide_mux_5_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <key_hold/q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <key_hold_input<31:24>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <key_scheduler/Mram_current_key[15]_GND_5_o_wide_mux_3_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <key_hold/q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <key_hold_input<15:8>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <key_scheduler/Mram_current_key[7]_GND_5_o_wide_mux_4_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <key_hold/q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <key_hold_input<7:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <key_scheduler/Mram_current_key[23]_GND_5_o_wide_mux_0_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <key_hold/q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <key_hold_input<23:16>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <aes_module> synthesized (advanced).

Synthesizing (advanced) Unit <decrypt_module>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1054> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_round_key[127]_xor_4_OUT<127:120>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1311> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_round_key[127]_xor_4_OUT<119:112>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1568> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_round_key[127]_xor_4_OUT<111:104>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1825> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_round_key[127]_xor_4_OUT<103:96>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2082> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_round_key[127]_xor_4_OUT<95:88>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2339> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_round_key[127]_xor_4_OUT<87:80>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2596> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_round_key[127]_xor_4_OUT<79:72>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2853> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_round_key[127]_xor_4_OUT<71:64>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n3110> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_round_key[127]_xor_4_OUT<63:56>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n3367> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_round_key[127]_xor_4_OUT<55:48>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n3624> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_round_key[127]_xor_4_OUT<47:40>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n3881> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_round_key[127]_xor_4_OUT<39:32>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n4138> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_round_key[127]_xor_4_OUT<31:24>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n4395> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_round_key[127]_xor_4_OUT<23:16>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n4652> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_round_key[127]_xor_4_OUT<15:8>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n4909> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_round_key[127]_xor_4_OUT<7:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_state[127]_GND_9_o_wide_mux_119_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_state[127]_mux_118_OUT<127:120>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_state[127]_GND_9_o_wide_mux_124_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_state[127]_mux_118_OUT<119:112>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_state[127]_GND_9_o_wide_mux_129_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_state[127]_mux_118_OUT<111:104>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_state[127]_GND_9_o_wide_mux_134_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_state[127]_mux_118_OUT<103:96>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_state[127]_GND_9_o_wide_mux_123_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_state[127]_mux_118_OUT<95:88>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_state[127]_GND_9_o_wide_mux_128_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_state[127]_mux_118_OUT<87:80>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_state[127]_GND_9_o_wide_mux_133_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_state[127]_mux_118_OUT<79:72>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_state[127]_GND_9_o_wide_mux_122_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_state[127]_mux_118_OUT<71:64>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_state[127]_GND_9_o_wide_mux_127_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_state[127]_mux_118_OUT<63:56>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_state[127]_GND_9_o_wide_mux_132_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_state[127]_mux_118_OUT<55:48>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_state[127]_GND_9_o_wide_mux_121_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_state[127]_mux_118_OUT<47:40>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_state[127]_GND_9_o_wide_mux_126_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_state[127]_mux_118_OUT<39:32>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_state[127]_GND_9_o_wide_mux_131_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_state[127]_mux_118_OUT<31:24>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_state[127]_GND_9_o_wide_mux_120_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_state[127]_mux_118_OUT<23:16>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_state[127]_GND_9_o_wide_mux_125_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_state[127]_mux_118_OUT<15:8>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_state[127]_GND_9_o_wide_mux_130_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_state[127]_mux_118_OUT<7:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <decrypt_module> synthesized (advanced).

Synthesizing (advanced) Unit <encrypt_module>.
INFO:Xst:3226 - The RAM <Mram_state[39]_GND_8_o_wide_mux_17_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <state>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_plaintext[127]_mux_103_OUT<39:32>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_state[127]_GND_8_o_wide_mux_2_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <state>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_plaintext[127]_mux_103_OUT<127:120>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_state[87]_GND_8_o_wide_mux_3_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <state>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_plaintext[127]_mux_103_OUT<87:80>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_state[47]_GND_8_o_wide_mux_4_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <state>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_plaintext[127]_mux_103_OUT<47:40>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_state[7]_GND_8_o_wide_mux_5_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <state>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_plaintext[127]_mux_103_OUT<7:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_state[55]_GND_8_o_wide_mux_7_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <state>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_plaintext[127]_mux_103_OUT<55:48>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_state[95]_GND_8_o_wide_mux_6_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <state>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_plaintext[127]_mux_103_OUT<95:88>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_state[15]_GND_8_o_wide_mux_8_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <state>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_plaintext[127]_mux_103_OUT<15:8>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_state[103]_GND_8_o_wide_mux_9_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <state>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_plaintext[127]_mux_103_OUT<103:96>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_state[63]_GND_8_o_wide_mux_10_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <state>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_plaintext[127]_mux_103_OUT<63:56>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_state[23]_GND_8_o_wide_mux_11_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <state>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_plaintext[127]_mux_103_OUT<23:16>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_state[111]_GND_8_o_wide_mux_12_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <state>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_plaintext[127]_mux_103_OUT<111:104>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_state[31]_GND_8_o_wide_mux_14_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <state>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_plaintext[127]_mux_103_OUT<31:24>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_state[71]_GND_8_o_wide_mux_13_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <state>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_plaintext[127]_mux_103_OUT<71:64>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_state[119]_GND_8_o_wide_mux_15_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <state>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_plaintext[127]_mux_103_OUT<119:112>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_state[79]_GND_8_o_wide_mux_16_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <state>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_plaintext[127]_mux_103_OUT<79:72>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0490> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[127]_GND_8_o_wide_mux_2_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0747> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[87]_GND_8_o_wide_mux_3_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1004> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[47]_GND_8_o_wide_mux_4_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1261> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[7]_GND_8_o_wide_mux_5_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1518> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[95]_GND_8_o_wide_mux_6_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1775> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[55]_GND_8_o_wide_mux_7_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2032> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[15]_GND_8_o_wide_mux_8_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2289> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[103]_GND_8_o_wide_mux_9_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2546> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[63]_GND_8_o_wide_mux_10_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2803> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[23]_GND_8_o_wide_mux_11_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n3060> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[111]_GND_8_o_wide_mux_12_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n3317> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[71]_GND_8_o_wide_mux_13_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n3574> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[31]_GND_8_o_wide_mux_14_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n3831> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[119]_GND_8_o_wide_mux_15_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n4088> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[79]_GND_8_o_wide_mux_16_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n4345> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[39]_GND_8_o_wide_mux_17_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <encrypt_module> synthesized (advanced).

Synthesizing (advanced) Unit <ram>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <datain>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 69
 16x128-bit single-port distributed RAM                : 1
 256x16-bit single-port distributed Read Only RAM      : 16
 256x32-bit single-port distributed Read Only RAM      : 16
 256x8-bit single-port block Read Only RAM             : 20
 256x8-bit single-port distributed Read Only RAM       : 16
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Registers                                            : 518
 Flip-Flops                                            : 518
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 265
 1-bit 2-to-1 multiplexer                              : 256
 128-bit 2-to-1 multiplexer                            : 4
 4-bit 2-to-1 multiplexer                              : 5
# Xors                                                 : 41
 128-bit xor2                                          : 4
 32-bit xor2                                           : 4
 8-bit xor2                                            : 1
 8-bit xor4                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2697 - Unit <MTP_> : the RAMs <key_scheduler/Mram_current_key[31]_GND_5_o_wide_mux_5_OUT>, <key_scheduler/Mram_current_key[15]_GND_5_o_wide_mux_3_OUT> are packed into the single block RAM <key_scheduler/Mram_current_key[31]_GND_5_o_wide_mux_5_OUT1>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <key_scheduler/Mram_current_key[7]_GND_5_o_wide_mux_4_OUT>, <key_scheduler/Mram_current_key[23]_GND_5_o_wide_mux_0_OUT> are packed into the single block RAM <key_scheduler/Mram_current_key[7]_GND_5_o_wide_mux_4_OUT1>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <Mram_state[39]_GND_8_o_wide_mux_17_OUT>, <Mram_state[127]_GND_8_o_wide_mux_2_OUT> are packed into the single block RAM <Mram_state[39]_GND_8_o_wide_mux_17_OUT1>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <Mram_state[87]_GND_8_o_wide_mux_3_OUT>, <Mram_state[47]_GND_8_o_wide_mux_4_OUT> are packed into the single block RAM <Mram_state[87]_GND_8_o_wide_mux_3_OUT1>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <Mram_state[7]_GND_8_o_wide_mux_5_OUT>, <Mram_state[55]_GND_8_o_wide_mux_7_OUT> are packed into the single block RAM <Mram_state[7]_GND_8_o_wide_mux_5_OUT1>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <Mram_state[95]_GND_8_o_wide_mux_6_OUT>, <Mram_state[15]_GND_8_o_wide_mux_8_OUT> are packed into the single block RAM <Mram_state[95]_GND_8_o_wide_mux_6_OUT1>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <Mram_state[103]_GND_8_o_wide_mux_9_OUT>, <Mram_state[63]_GND_8_o_wide_mux_10_OUT> are packed into the single block RAM <Mram_state[103]_GND_8_o_wide_mux_9_OUT1>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <Mram_state[23]_GND_8_o_wide_mux_11_OUT>, <Mram_state[111]_GND_8_o_wide_mux_12_OUT> are packed into the single block RAM <Mram_state[23]_GND_8_o_wide_mux_11_OUT1>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <Mram_state[31]_GND_8_o_wide_mux_14_OUT>, <Mram_state[71]_GND_8_o_wide_mux_13_OUT> are packed into the single block RAM <Mram_state[31]_GND_8_o_wide_mux_14_OUT1>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <Mram_state[119]_GND_8_o_wide_mux_15_OUT>, <Mram_state[79]_GND_8_o_wide_mux_16_OUT> are packed into the single block RAM <Mram_state[119]_GND_8_o_wide_mux_15_OUT1>
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    state_0 in unit <decrypt_module>
    state_2 in unit <decrypt_module>
    state_3 in unit <decrypt_module>
    state_1 in unit <decrypt_module>
    state_4 in unit <decrypt_module>
    state_5 in unit <decrypt_module>
    state_7 in unit <decrypt_module>
    state_8 in unit <decrypt_module>
    state_6 in unit <decrypt_module>
    state_9 in unit <decrypt_module>
    state_10 in unit <decrypt_module>
    state_12 in unit <decrypt_module>
    state_13 in unit <decrypt_module>
    state_11 in unit <decrypt_module>
    state_14 in unit <decrypt_module>
    state_15 in unit <decrypt_module>
    state_16 in unit <decrypt_module>
    state_17 in unit <decrypt_module>
    state_18 in unit <decrypt_module>
    state_19 in unit <decrypt_module>
    state_21 in unit <decrypt_module>
    state_22 in unit <decrypt_module>
    state_20 in unit <decrypt_module>
    state_23 in unit <decrypt_module>
    state_24 in unit <decrypt_module>
    state_26 in unit <decrypt_module>
    state_27 in unit <decrypt_module>
    state_25 in unit <decrypt_module>
    state_28 in unit <decrypt_module>
    state_29 in unit <decrypt_module>
    state_31 in unit <decrypt_module>
    state_32 in unit <decrypt_module>
    state_30 in unit <decrypt_module>
    state_33 in unit <decrypt_module>
    state_34 in unit <decrypt_module>
    state_36 in unit <decrypt_module>
    state_37 in unit <decrypt_module>
    state_35 in unit <decrypt_module>
    state_38 in unit <decrypt_module>
    state_39 in unit <decrypt_module>
    state_41 in unit <decrypt_module>
    state_42 in unit <decrypt_module>
    state_40 in unit <decrypt_module>
    state_43 in unit <decrypt_module>
    state_44 in unit <decrypt_module>
    state_46 in unit <decrypt_module>
    state_47 in unit <decrypt_module>
    state_45 in unit <decrypt_module>
    state_48 in unit <decrypt_module>
    state_49 in unit <decrypt_module>
    state_51 in unit <decrypt_module>
    state_52 in unit <decrypt_module>
    state_50 in unit <decrypt_module>
    state_53 in unit <decrypt_module>
    state_54 in unit <decrypt_module>
    state_55 in unit <decrypt_module>
    state_56 in unit <decrypt_module>
    state_57 in unit <decrypt_module>
    state_58 in unit <decrypt_module>
    state_60 in unit <decrypt_module>
    state_61 in unit <decrypt_module>
    state_59 in unit <decrypt_module>
    state_62 in unit <decrypt_module>
    state_63 in unit <decrypt_module>
    state_65 in unit <decrypt_module>
    state_66 in unit <decrypt_module>
    state_64 in unit <decrypt_module>
    state_67 in unit <decrypt_module>
    state_68 in unit <decrypt_module>
    state_70 in unit <decrypt_module>
    state_71 in unit <decrypt_module>
    state_69 in unit <decrypt_module>
    state_72 in unit <decrypt_module>
    state_73 in unit <decrypt_module>
    state_74 in unit <decrypt_module>
    state_75 in unit <decrypt_module>
    state_76 in unit <decrypt_module>
    state_77 in unit <decrypt_module>
    state_79 in unit <decrypt_module>
    state_80 in unit <decrypt_module>
    state_78 in unit <decrypt_module>
    state_81 in unit <decrypt_module>
    state_82 in unit <decrypt_module>
    state_84 in unit <decrypt_module>
    state_85 in unit <decrypt_module>
    state_83 in unit <decrypt_module>
    state_86 in unit <decrypt_module>
    state_87 in unit <decrypt_module>
    state_89 in unit <decrypt_module>
    state_90 in unit <decrypt_module>
    state_88 in unit <decrypt_module>
    state_91 in unit <decrypt_module>
    state_92 in unit <decrypt_module>
    state_93 in unit <decrypt_module>
    state_94 in unit <decrypt_module>
    state_95 in unit <decrypt_module>
    state_96 in unit <decrypt_module>
    state_98 in unit <decrypt_module>
    state_99 in unit <decrypt_module>
    state_97 in unit <decrypt_module>
    state_100 in unit <decrypt_module>
    state_101 in unit <decrypt_module>
    state_103 in unit <decrypt_module>
    state_104 in unit <decrypt_module>
    state_102 in unit <decrypt_module>
    state_105 in unit <decrypt_module>
    state_106 in unit <decrypt_module>
    state_108 in unit <decrypt_module>
    state_109 in unit <decrypt_module>
    state_107 in unit <decrypt_module>
    state_110 in unit <decrypt_module>
    state_111 in unit <decrypt_module>
    state_113 in unit <decrypt_module>
    state_114 in unit <decrypt_module>
    state_112 in unit <decrypt_module>
    state_115 in unit <decrypt_module>
    state_116 in unit <decrypt_module>
    state_118 in unit <decrypt_module>
    state_119 in unit <decrypt_module>
    state_117 in unit <decrypt_module>
    state_120 in unit <decrypt_module>
    state_121 in unit <decrypt_module>
    state_123 in unit <decrypt_module>
    state_124 in unit <decrypt_module>
    state_122 in unit <decrypt_module>
    state_125 in unit <decrypt_module>
    state_126 in unit <decrypt_module>
    state_127 in unit <decrypt_module>


Optimizing unit <aes_module> ...

Optimizing unit <encrypt_module> ...

Optimizing unit <decrypt_module> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block aes_module, actual ratio is 32.
FlipFlop round_number_0 has been replicated 8 time(s)
FlipFlop round_number_1 has been replicated 8 time(s)
FlipFlop round_number_2 has been replicated 8 time(s)
FlipFlop round_number_3 has been replicated 8 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 678
 Flip-Flops                                            : 678

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : aes_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2880
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 425
#      LUT3                        : 376
#      LUT4                        : 338
#      LUT5                        : 100
#      LUT6                        : 1253
#      MUXF7                       : 256
#      MUXF8                       : 128
#      VCC                         : 1
# FlipFlops/Latches                : 806
#      FD                          : 129
#      FDC                         : 128
#      FDCE                        : 37
#      FDE                         : 256
#      FDP                         : 128
#      LDC                         : 128
# RAMS                             : 138
#      RAM16X1S                    : 128
#      RAMB8BWER                   : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             806  out of  18224     4%  
 Number of Slice LUTs:                 2622  out of   9112    28%  
    Number used as Logic:              2494  out of   9112    27%  
    Number used as Memory:              128  out of   2176     5%  
       Number used as RAM:              128

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2899
   Number with an unused Flip Flop:    2093  out of   2899    72%  
   Number with an unused LUT:           277  out of   2899     9%  
   Number of fully used LUT-FF pairs:   529  out of   2899    18%  
   Number of unique control sets:       389

IO Utilization: 
 Number of IOs:                         387
 Number of bonded IOBs:                   0  out of    232     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of     32    15%  
    Number using Block RAM only:          5

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------+---------------------------------+-------+
Clock Signal                                                             | Clock buffer(FF name)           | Load  |
-------------------------------------------------------------------------+---------------------------------+-------+
clk                                                                      | NONE(keys_filled)               | 816   |
decrypter/clr_state[127]_AND_260_o(decrypter/clr_state[127]_AND_260_o1:O)| NONE(*)(decrypter/state_0_LDC)  | 1     |
decrypter/clr_state[127]_AND_256_o(decrypter/clr_state[127]_AND_256_o1:O)| NONE(*)(decrypter/state_2_LDC)  | 1     |
decrypter/clr_state[127]_AND_254_o(decrypter/clr_state[127]_AND_254_o1:O)| NONE(*)(decrypter/state_3_LDC)  | 1     |
decrypter/clr_state[127]_AND_258_o(decrypter/clr_state[127]_AND_258_o1:O)| NONE(*)(decrypter/state_1_LDC)  | 1     |
decrypter/clr_state[127]_AND_252_o(decrypter/clr_state[127]_AND_252_o1:O)| NONE(*)(decrypter/state_4_LDC)  | 1     |
decrypter/clr_state[127]_AND_250_o(decrypter/clr_state[127]_AND_250_o1:O)| NONE(*)(decrypter/state_5_LDC)  | 1     |
decrypter/clr_state[127]_AND_246_o(decrypter/clr_state[127]_AND_246_o1:O)| NONE(*)(decrypter/state_7_LDC)  | 1     |
decrypter/clr_state[127]_AND_244_o(decrypter/clr_state[127]_AND_244_o1:O)| NONE(*)(decrypter/state_8_LDC)  | 1     |
decrypter/clr_state[127]_AND_248_o(decrypter/clr_state[127]_AND_248_o1:O)| NONE(*)(decrypter/state_6_LDC)  | 1     |
decrypter/clr_state[127]_AND_242_o(decrypter/clr_state[127]_AND_242_o1:O)| NONE(*)(decrypter/state_9_LDC)  | 1     |
decrypter/clr_state[127]_AND_240_o(decrypter/clr_state[127]_AND_240_o1:O)| NONE(*)(decrypter/state_10_LDC) | 1     |
decrypter/clr_state[127]_AND_236_o(decrypter/clr_state[127]_AND_236_o1:O)| NONE(*)(decrypter/state_12_LDC) | 1     |
decrypter/clr_state[127]_AND_234_o(decrypter/clr_state[127]_AND_234_o1:O)| NONE(*)(decrypter/state_13_LDC) | 1     |
decrypter/clr_state[127]_AND_238_o(decrypter/clr_state[127]_AND_238_o1:O)| NONE(*)(decrypter/state_11_LDC) | 1     |
decrypter/clr_state[127]_AND_232_o(decrypter/clr_state[127]_AND_232_o1:O)| NONE(*)(decrypter/state_14_LDC) | 1     |
decrypter/clr_state[127]_AND_230_o(decrypter/clr_state[127]_AND_230_o1:O)| NONE(*)(decrypter/state_15_LDC) | 1     |
decrypter/clr_state[127]_AND_228_o(decrypter/clr_state[127]_AND_228_o1:O)| NONE(*)(decrypter/state_16_LDC) | 1     |
decrypter/clr_state[127]_AND_226_o(decrypter/clr_state[127]_AND_226_o1:O)| NONE(*)(decrypter/state_17_LDC) | 1     |
decrypter/clr_state[127]_AND_224_o(decrypter/clr_state[127]_AND_224_o1:O)| NONE(*)(decrypter/state_18_LDC) | 1     |
decrypter/clr_state[127]_AND_222_o(decrypter/clr_state[127]_AND_222_o1:O)| NONE(*)(decrypter/state_19_LDC) | 1     |
decrypter/clr_state[127]_AND_218_o(decrypter/clr_state[127]_AND_218_o1:O)| NONE(*)(decrypter/state_21_LDC) | 1     |
decrypter/clr_state[127]_AND_216_o(decrypter/clr_state[127]_AND_216_o1:O)| NONE(*)(decrypter/state_22_LDC) | 1     |
decrypter/clr_state[127]_AND_220_o(decrypter/clr_state[127]_AND_220_o1:O)| NONE(*)(decrypter/state_20_LDC) | 1     |
decrypter/clr_state[127]_AND_214_o(decrypter/clr_state[127]_AND_214_o1:O)| NONE(*)(decrypter/state_23_LDC) | 1     |
decrypter/clr_state[127]_AND_212_o(decrypter/clr_state[127]_AND_212_o1:O)| NONE(*)(decrypter/state_24_LDC) | 1     |
decrypter/clr_state[127]_AND_208_o(decrypter/clr_state[127]_AND_208_o1:O)| NONE(*)(decrypter/state_26_LDC) | 1     |
decrypter/clr_state[127]_AND_206_o(decrypter/clr_state[127]_AND_206_o1:O)| NONE(*)(decrypter/state_27_LDC) | 1     |
decrypter/clr_state[127]_AND_210_o(decrypter/clr_state[127]_AND_210_o1:O)| NONE(*)(decrypter/state_25_LDC) | 1     |
decrypter/clr_state[127]_AND_204_o(decrypter/clr_state[127]_AND_204_o1:O)| NONE(*)(decrypter/state_28_LDC) | 1     |
decrypter/clr_state[127]_AND_202_o(decrypter/clr_state[127]_AND_202_o1:O)| NONE(*)(decrypter/state_29_LDC) | 1     |
decrypter/clr_state[127]_AND_198_o(decrypter/clr_state[127]_AND_198_o1:O)| NONE(*)(decrypter/state_31_LDC) | 1     |
decrypter/clr_state[127]_AND_196_o(decrypter/clr_state[127]_AND_196_o1:O)| NONE(*)(decrypter/state_32_LDC) | 1     |
decrypter/clr_state[127]_AND_200_o(decrypter/clr_state[127]_AND_200_o1:O)| NONE(*)(decrypter/state_30_LDC) | 1     |
decrypter/clr_state[127]_AND_194_o(decrypter/clr_state[127]_AND_194_o1:O)| NONE(*)(decrypter/state_33_LDC) | 1     |
decrypter/clr_state[127]_AND_192_o(decrypter/clr_state[127]_AND_192_o1:O)| NONE(*)(decrypter/state_34_LDC) | 1     |
decrypter/clr_state[127]_AND_188_o(decrypter/clr_state[127]_AND_188_o1:O)| NONE(*)(decrypter/state_36_LDC) | 1     |
decrypter/clr_state[127]_AND_186_o(decrypter/clr_state[127]_AND_186_o1:O)| NONE(*)(decrypter/state_37_LDC) | 1     |
decrypter/clr_state[127]_AND_190_o(decrypter/clr_state[127]_AND_190_o1:O)| NONE(*)(decrypter/state_35_LDC) | 1     |
decrypter/clr_state[127]_AND_184_o(decrypter/clr_state[127]_AND_184_o1:O)| NONE(*)(decrypter/state_38_LDC) | 1     |
decrypter/clr_state[127]_AND_182_o(decrypter/clr_state[127]_AND_182_o1:O)| NONE(*)(decrypter/state_39_LDC) | 1     |
decrypter/clr_state[127]_AND_178_o(decrypter/clr_state[127]_AND_178_o1:O)| NONE(*)(decrypter/state_41_LDC) | 1     |
decrypter/clr_state[127]_AND_176_o(decrypter/clr_state[127]_AND_176_o1:O)| NONE(*)(decrypter/state_42_LDC) | 1     |
decrypter/clr_state[127]_AND_180_o(decrypter/clr_state[127]_AND_180_o1:O)| NONE(*)(decrypter/state_40_LDC) | 1     |
decrypter/clr_state[127]_AND_174_o(decrypter/clr_state[127]_AND_174_o1:O)| NONE(*)(decrypter/state_43_LDC) | 1     |
decrypter/clr_state[127]_AND_172_o(decrypter/clr_state[127]_AND_172_o1:O)| NONE(*)(decrypter/state_44_LDC) | 1     |
decrypter/clr_state[127]_AND_168_o(decrypter/clr_state[127]_AND_168_o1:O)| NONE(*)(decrypter/state_46_LDC) | 1     |
decrypter/clr_state[127]_AND_166_o(decrypter/clr_state[127]_AND_166_o1:O)| NONE(*)(decrypter/state_47_LDC) | 1     |
decrypter/clr_state[127]_AND_170_o(decrypter/clr_state[127]_AND_170_o1:O)| NONE(*)(decrypter/state_45_LDC) | 1     |
decrypter/clr_state[127]_AND_164_o(decrypter/clr_state[127]_AND_164_o1:O)| NONE(*)(decrypter/state_48_LDC) | 1     |
decrypter/clr_state[127]_AND_162_o(decrypter/clr_state[127]_AND_162_o1:O)| NONE(*)(decrypter/state_49_LDC) | 1     |
decrypter/clr_state[127]_AND_158_o(decrypter/clr_state[127]_AND_158_o1:O)| NONE(*)(decrypter/state_51_LDC) | 1     |
decrypter/clr_state[127]_AND_156_o(decrypter/clr_state[127]_AND_156_o1:O)| NONE(*)(decrypter/state_52_LDC) | 1     |
decrypter/clr_state[127]_AND_160_o(decrypter/clr_state[127]_AND_160_o1:O)| NONE(*)(decrypter/state_50_LDC) | 1     |
decrypter/clr_state[127]_AND_154_o(decrypter/clr_state[127]_AND_154_o1:O)| NONE(*)(decrypter/state_53_LDC) | 1     |
decrypter/clr_state[127]_AND_152_o(decrypter/clr_state[127]_AND_152_o1:O)| NONE(*)(decrypter/state_54_LDC) | 1     |
decrypter/clr_state[127]_AND_150_o(decrypter/clr_state[127]_AND_150_o1:O)| NONE(*)(decrypter/state_55_LDC) | 1     |
decrypter/clr_state[127]_AND_148_o(decrypter/clr_state[127]_AND_148_o1:O)| NONE(*)(decrypter/state_56_LDC) | 1     |
decrypter/clr_state[127]_AND_146_o(decrypter/clr_state[127]_AND_146_o1:O)| NONE(*)(decrypter/state_57_LDC) | 1     |
decrypter/clr_state[127]_AND_144_o(decrypter/clr_state[127]_AND_144_o1:O)| NONE(*)(decrypter/state_58_LDC) | 1     |
decrypter/clr_state[127]_AND_140_o(decrypter/clr_state[127]_AND_140_o1:O)| NONE(*)(decrypter/state_60_LDC) | 1     |
decrypter/clr_state[127]_AND_138_o(decrypter/clr_state[127]_AND_138_o1:O)| NONE(*)(decrypter/state_61_LDC) | 1     |
decrypter/clr_state[127]_AND_142_o(decrypter/clr_state[127]_AND_142_o1:O)| NONE(*)(decrypter/state_59_LDC) | 1     |
decrypter/clr_state[127]_AND_136_o(decrypter/clr_state[127]_AND_136_o1:O)| NONE(*)(decrypter/state_62_LDC) | 1     |
decrypter/clr_state[127]_AND_134_o(decrypter/clr_state[127]_AND_134_o1:O)| NONE(*)(decrypter/state_63_LDC) | 1     |
decrypter/clr_state[127]_AND_130_o(decrypter/clr_state[127]_AND_130_o1:O)| NONE(*)(decrypter/state_65_LDC) | 1     |
decrypter/clr_state[127]_AND_128_o(decrypter/clr_state[127]_AND_128_o1:O)| NONE(*)(decrypter/state_66_LDC) | 1     |
decrypter/clr_state[127]_AND_132_o(decrypter/clr_state[127]_AND_132_o1:O)| NONE(*)(decrypter/state_64_LDC) | 1     |
decrypter/clr_state[127]_AND_126_o(decrypter/clr_state[127]_AND_126_o1:O)| NONE(*)(decrypter/state_67_LDC) | 1     |
decrypter/clr_state[127]_AND_124_o(decrypter/clr_state[127]_AND_124_o1:O)| NONE(*)(decrypter/state_68_LDC) | 1     |
decrypter/clr_state[127]_AND_120_o(decrypter/clr_state[127]_AND_120_o1:O)| NONE(*)(decrypter/state_70_LDC) | 1     |
decrypter/clr_state[127]_AND_118_o(decrypter/clr_state[127]_AND_118_o1:O)| NONE(*)(decrypter/state_71_LDC) | 1     |
decrypter/clr_state[127]_AND_122_o(decrypter/clr_state[127]_AND_122_o1:O)| NONE(*)(decrypter/state_69_LDC) | 1     |
decrypter/clr_state[127]_AND_116_o(decrypter/clr_state[127]_AND_116_o1:O)| NONE(*)(decrypter/state_72_LDC) | 1     |
decrypter/clr_state[127]_AND_114_o(decrypter/clr_state[127]_AND_114_o1:O)| NONE(*)(decrypter/state_73_LDC) | 1     |
decrypter/clr_state[127]_AND_112_o(decrypter/clr_state[127]_AND_112_o1:O)| NONE(*)(decrypter/state_74_LDC) | 1     |
decrypter/clr_state[127]_AND_110_o(decrypter/clr_state[127]_AND_110_o1:O)| NONE(*)(decrypter/state_75_LDC) | 1     |
decrypter/clr_state[127]_AND_108_o(decrypter/clr_state[127]_AND_108_o1:O)| NONE(*)(decrypter/state_76_LDC) | 1     |
decrypter/clr_state[127]_AND_106_o(decrypter/clr_state[127]_AND_106_o1:O)| NONE(*)(decrypter/state_77_LDC) | 1     |
decrypter/clr_state[127]_AND_102_o(decrypter/clr_state[127]_AND_102_o1:O)| NONE(*)(decrypter/state_79_LDC) | 1     |
decrypter/clr_state[127]_AND_100_o(decrypter/clr_state[127]_AND_100_o1:O)| NONE(*)(decrypter/state_80_LDC) | 1     |
decrypter/clr_state[127]_AND_104_o(decrypter/clr_state[127]_AND_104_o1:O)| NONE(*)(decrypter/state_78_LDC) | 1     |
decrypter/clr_state[127]_AND_98_o(decrypter/clr_state[127]_AND_98_o1:O)  | NONE(*)(decrypter/state_81_LDC) | 1     |
decrypter/clr_state[127]_AND_96_o(decrypter/clr_state[127]_AND_96_o1:O)  | NONE(*)(decrypter/state_82_LDC) | 1     |
decrypter/clr_state[127]_AND_92_o(decrypter/clr_state[127]_AND_92_o1:O)  | NONE(*)(decrypter/state_84_LDC) | 1     |
decrypter/clr_state[127]_AND_90_o(decrypter/clr_state[127]_AND_90_o1:O)  | NONE(*)(decrypter/state_85_LDC) | 1     |
decrypter/clr_state[127]_AND_94_o(decrypter/clr_state[127]_AND_94_o1:O)  | NONE(*)(decrypter/state_83_LDC) | 1     |
decrypter/clr_state[127]_AND_88_o(decrypter/clr_state[127]_AND_88_o1:O)  | NONE(*)(decrypter/state_86_LDC) | 1     |
decrypter/clr_state[127]_AND_86_o(decrypter/clr_state[127]_AND_86_o1:O)  | NONE(*)(decrypter/state_87_LDC) | 1     |
decrypter/clr_state[127]_AND_82_o(decrypter/clr_state[127]_AND_82_o1:O)  | NONE(*)(decrypter/state_89_LDC) | 1     |
decrypter/clr_state[127]_AND_80_o(decrypter/clr_state[127]_AND_80_o1:O)  | NONE(*)(decrypter/state_90_LDC) | 1     |
decrypter/clr_state[127]_AND_84_o(decrypter/clr_state[127]_AND_84_o1:O)  | NONE(*)(decrypter/state_88_LDC) | 1     |
decrypter/clr_state[127]_AND_78_o(decrypter/clr_state[127]_AND_78_o1:O)  | NONE(*)(decrypter/state_91_LDC) | 1     |
decrypter/clr_state[127]_AND_76_o(decrypter/clr_state[127]_AND_76_o1:O)  | NONE(*)(decrypter/state_92_LDC) | 1     |
decrypter/clr_state[127]_AND_74_o(decrypter/clr_state[127]_AND_74_o1:O)  | NONE(*)(decrypter/state_93_LDC) | 1     |
decrypter/clr_state[127]_AND_72_o(decrypter/clr_state[127]_AND_72_o1:O)  | NONE(*)(decrypter/state_94_LDC) | 1     |
decrypter/clr_state[127]_AND_70_o(decrypter/clr_state[127]_AND_70_o1:O)  | NONE(*)(decrypter/state_95_LDC) | 1     |
decrypter/clr_state[127]_AND_68_o(decrypter/clr_state[127]_AND_68_o1:O)  | NONE(*)(decrypter/state_96_LDC) | 1     |
decrypter/clr_state[127]_AND_64_o(decrypter/clr_state[127]_AND_64_o1:O)  | NONE(*)(decrypter/state_98_LDC) | 1     |
decrypter/clr_state[127]_AND_62_o(decrypter/clr_state[127]_AND_62_o1:O)  | NONE(*)(decrypter/state_99_LDC) | 1     |
decrypter/clr_state[127]_AND_66_o(decrypter/clr_state[127]_AND_66_o1:O)  | NONE(*)(decrypter/state_97_LDC) | 1     |
decrypter/clr_state[127]_AND_60_o(decrypter/clr_state[127]_AND_60_o1:O)  | NONE(*)(decrypter/state_100_LDC)| 1     |
decrypter/clr_state[127]_AND_58_o(decrypter/clr_state[127]_AND_58_o1:O)  | NONE(*)(decrypter/state_101_LDC)| 1     |
decrypter/clr_state[127]_AND_54_o(decrypter/clr_state[127]_AND_54_o1:O)  | NONE(*)(decrypter/state_103_LDC)| 1     |
decrypter/clr_state[127]_AND_52_o(decrypter/clr_state[127]_AND_52_o1:O)  | NONE(*)(decrypter/state_104_LDC)| 1     |
decrypter/clr_state[127]_AND_56_o(decrypter/clr_state[127]_AND_56_o1:O)  | NONE(*)(decrypter/state_102_LDC)| 1     |
decrypter/clr_state[127]_AND_50_o(decrypter/clr_state[127]_AND_50_o1:O)  | NONE(*)(decrypter/state_105_LDC)| 1     |
decrypter/clr_state[127]_AND_48_o(decrypter/clr_state[127]_AND_48_o1:O)  | NONE(*)(decrypter/state_106_LDC)| 1     |
decrypter/clr_state[127]_AND_44_o(decrypter/clr_state[127]_AND_44_o1:O)  | NONE(*)(decrypter/state_108_LDC)| 1     |
decrypter/clr_state[127]_AND_42_o(decrypter/clr_state[127]_AND_42_o1:O)  | NONE(*)(decrypter/state_109_LDC)| 1     |
decrypter/clr_state[127]_AND_46_o(decrypter/clr_state[127]_AND_46_o1:O)  | NONE(*)(decrypter/state_107_LDC)| 1     |
decrypter/clr_state[127]_AND_40_o(decrypter/clr_state[127]_AND_40_o1:O)  | NONE(*)(decrypter/state_110_LDC)| 1     |
decrypter/clr_state[127]_AND_38_o(decrypter/clr_state[127]_AND_38_o1:O)  | NONE(*)(decrypter/state_111_LDC)| 1     |
decrypter/clr_state[127]_AND_34_o(decrypter/clr_state[127]_AND_34_o1:O)  | NONE(*)(decrypter/state_113_LDC)| 1     |
decrypter/clr_state[127]_AND_32_o(decrypter/clr_state[127]_AND_32_o1:O)  | NONE(*)(decrypter/state_114_LDC)| 1     |
decrypter/clr_state[127]_AND_36_o(decrypter/clr_state[127]_AND_36_o1:O)  | NONE(*)(decrypter/state_112_LDC)| 1     |
decrypter/clr_state[127]_AND_30_o(decrypter/clr_state[127]_AND_30_o1:O)  | NONE(*)(decrypter/state_115_LDC)| 1     |
decrypter/clr_state[127]_AND_28_o(decrypter/clr_state[127]_AND_28_o1:O)  | NONE(*)(decrypter/state_116_LDC)| 1     |
decrypter/clr_state[127]_AND_24_o(decrypter/clr_state[127]_AND_24_o1:O)  | NONE(*)(decrypter/state_118_LDC)| 1     |
decrypter/clr_state[127]_AND_22_o(decrypter/clr_state[127]_AND_22_o1:O)  | NONE(*)(decrypter/state_119_LDC)| 1     |
decrypter/clr_state[127]_AND_26_o(decrypter/clr_state[127]_AND_26_o1:O)  | NONE(*)(decrypter/state_117_LDC)| 1     |
decrypter/clr_state[127]_AND_20_o(decrypter/clr_state[127]_AND_20_o1:O)  | NONE(*)(decrypter/state_120_LDC)| 1     |
decrypter/clr_state[127]_AND_18_o(decrypter/clr_state[127]_AND_18_o1:O)  | NONE(*)(decrypter/state_121_LDC)| 1     |
decrypter/clr_state[127]_AND_14_o(decrypter/clr_state[127]_AND_14_o1:O)  | NONE(*)(decrypter/state_123_LDC)| 1     |
decrypter/clr_state[127]_AND_12_o(decrypter/clr_state[127]_AND_12_o1:O)  | NONE(*)(decrypter/state_124_LDC)| 1     |
decrypter/clr_state[127]_AND_16_o(decrypter/clr_state[127]_AND_16_o1:O)  | NONE(*)(decrypter/state_122_LDC)| 1     |
decrypter/clr_state[127]_AND_10_o(decrypter/clr_state[127]_AND_10_o1:O)  | NONE(*)(decrypter/state_125_LDC)| 1     |
decrypter/clr_state[127]_AND_8_o(decrypter/clr_state[127]_AND_8_o1:O)    | NONE(*)(decrypter/state_126_LDC)| 1     |
decrypter/clr_state[127]_AND_6_o(decrypter/clr_state[127]_AND_6_o1:O)    | NONE(*)(decrypter/state_127_LDC)| 1     |
-------------------------------------------------------------------------+---------------------------------+-------+
(*) These 128 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.357ns (Maximum Frequency: 119.664MHz)
   Minimum input arrival time before clock: 1.252ns
   Maximum output required time after clock: 1.334ns
   Maximum combinational path delay: 0.434ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.357ns (frequency: 119.664MHz)
  Total number of paths / destination ports: 817231 / 2170
-------------------------------------------------------------------------
Delay:               8.357ns (Levels of Logic = 8)
  Source:            round_number_3_5 (FF)
  Destination:       decrypter/state_10_C_10 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: round_number_3_5 to decrypter/state_10_C_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            36   0.447   1.348  round_number_3_5 (round_number_3_5)
     RAM16X1S:A3->O        3   0.205   0.651  key_storage/Mram_ram86 (round_key<85>)
     LUT4:I3->O           24   0.205   1.173  decrypter/Mxor_state[127]_round_key[127]_xor_4_OUT_85_xo<0>1 (decrypter/state[127]_round_key[127]_xor_4_OUT<85>)
     LUT2:I1->O            2   0.205   0.845  decrypter_Mram__n2339171 (decrypter/_n2339<16>)
     LUT6:I3->O           32   0.205   1.656  decrypter/Mmux_state[127]_state[127]_mux_118_OUT<72>11 (decrypter/state[127]_state[127]_mux_118_OUT<72>)
     LUT6:I0->O            1   0.203   0.000  decrypter_Mram_state[127]_GND_9_o_wide_mux_133_OUT8 (decrypter_Mram_state[127]_GND_9_o_wide_mux_133_OUT8)
     MUXF7:I1->O           1   0.140   0.000  decrypter_Mram_state[127]_GND_9_o_wide_mux_133_OUT8_f7 (decrypter_Mram_state[127]_GND_9_o_wide_mux_133_OUT8_f7)
     MUXF8:I1->O           1   0.152   0.580  decrypter_Mram_state[127]_GND_9_o_wide_mux_133_OUT8_f8 (decrypter/state[127]_GND_9_o_wide_mux_133_OUT<4>)
     LUT6:I5->O            2   0.205   0.000  decrypter/Mmux_state[127]_ciphertext[127]_mux_136_OUT321 (decrypter/state[127]_ciphertext[127]_mux_136_OUT<12>)
     FDC:D                     0.102          decrypter/state_12_C_12
    ----------------------------------------
    Total                      8.357ns (2.103ns logic, 6.254ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_260_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_0_LDC (LATCH)
  Destination:       decrypter/state_0_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_260_o falling
  Destination Clock: decrypter/clr_state[127]_AND_260_o falling

  Data Path: decrypter/state_0_LDC to decrypter/state_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_0_LDC (decrypter/state_0_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_261_o1 (decrypter/clr_state[127]_AND_261_o)
     LDC:CLR                   0.430          decrypter/state_0_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_256_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_2_LDC (LATCH)
  Destination:       decrypter/state_2_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_256_o falling
  Destination Clock: decrypter/clr_state[127]_AND_256_o falling

  Data Path: decrypter/state_2_LDC to decrypter/state_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_2_LDC (decrypter/state_2_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_257_o1 (decrypter/clr_state[127]_AND_257_o)
     LDC:CLR                   0.430          decrypter/state_2_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_254_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_3_LDC (LATCH)
  Destination:       decrypter/state_3_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_254_o falling
  Destination Clock: decrypter/clr_state[127]_AND_254_o falling

  Data Path: decrypter/state_3_LDC to decrypter/state_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_3_LDC (decrypter/state_3_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_255_o1 (decrypter/clr_state[127]_AND_255_o)
     LDC:CLR                   0.430          decrypter/state_3_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_258_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_1_LDC (LATCH)
  Destination:       decrypter/state_1_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_258_o falling
  Destination Clock: decrypter/clr_state[127]_AND_258_o falling

  Data Path: decrypter/state_1_LDC to decrypter/state_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_1_LDC (decrypter/state_1_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_259_o1 (decrypter/clr_state[127]_AND_259_o)
     LDC:CLR                   0.430          decrypter/state_1_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_252_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_4_LDC (LATCH)
  Destination:       decrypter/state_4_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_252_o falling
  Destination Clock: decrypter/clr_state[127]_AND_252_o falling

  Data Path: decrypter/state_4_LDC to decrypter/state_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_4_LDC (decrypter/state_4_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_253_o1 (decrypter/clr_state[127]_AND_253_o)
     LDC:CLR                   0.430          decrypter/state_4_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_250_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_5_LDC (LATCH)
  Destination:       decrypter/state_5_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_250_o falling
  Destination Clock: decrypter/clr_state[127]_AND_250_o falling

  Data Path: decrypter/state_5_LDC to decrypter/state_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_5_LDC (decrypter/state_5_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_251_o1 (decrypter/clr_state[127]_AND_251_o)
     LDC:CLR                   0.430          decrypter/state_5_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_246_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_7_LDC (LATCH)
  Destination:       decrypter/state_7_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_246_o falling
  Destination Clock: decrypter/clr_state[127]_AND_246_o falling

  Data Path: decrypter/state_7_LDC to decrypter/state_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_7_LDC (decrypter/state_7_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_247_o1 (decrypter/clr_state[127]_AND_247_o)
     LDC:CLR                   0.430          decrypter/state_7_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_244_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_8_LDC (LATCH)
  Destination:       decrypter/state_8_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_244_o falling
  Destination Clock: decrypter/clr_state[127]_AND_244_o falling

  Data Path: decrypter/state_8_LDC to decrypter/state_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_8_LDC (decrypter/state_8_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_245_o1 (decrypter/clr_state[127]_AND_245_o)
     LDC:CLR                   0.430          decrypter/state_8_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_248_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_6_LDC (LATCH)
  Destination:       decrypter/state_6_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_248_o falling
  Destination Clock: decrypter/clr_state[127]_AND_248_o falling

  Data Path: decrypter/state_6_LDC to decrypter/state_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_6_LDC (decrypter/state_6_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_249_o1 (decrypter/clr_state[127]_AND_249_o)
     LDC:CLR                   0.430          decrypter/state_6_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_242_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_9_LDC (LATCH)
  Destination:       decrypter/state_9_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_242_o falling
  Destination Clock: decrypter/clr_state[127]_AND_242_o falling

  Data Path: decrypter/state_9_LDC to decrypter/state_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_9_LDC (decrypter/state_9_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_243_o1 (decrypter/clr_state[127]_AND_243_o)
     LDC:CLR                   0.430          decrypter/state_9_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_240_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_10_LDC (LATCH)
  Destination:       decrypter/state_10_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_240_o falling
  Destination Clock: decrypter/clr_state[127]_AND_240_o falling

  Data Path: decrypter/state_10_LDC to decrypter/state_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_10_LDC (decrypter/state_10_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_241_o1 (decrypter/clr_state[127]_AND_241_o)
     LDC:CLR                   0.430          decrypter/state_10_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_236_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_12_LDC (LATCH)
  Destination:       decrypter/state_12_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_236_o falling
  Destination Clock: decrypter/clr_state[127]_AND_236_o falling

  Data Path: decrypter/state_12_LDC to decrypter/state_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_12_LDC (decrypter/state_12_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_237_o1 (decrypter/clr_state[127]_AND_237_o)
     LDC:CLR                   0.430          decrypter/state_12_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_234_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_13_LDC (LATCH)
  Destination:       decrypter/state_13_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_234_o falling
  Destination Clock: decrypter/clr_state[127]_AND_234_o falling

  Data Path: decrypter/state_13_LDC to decrypter/state_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_13_LDC (decrypter/state_13_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_235_o1 (decrypter/clr_state[127]_AND_235_o)
     LDC:CLR                   0.430          decrypter/state_13_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_238_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_11_LDC (LATCH)
  Destination:       decrypter/state_11_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_238_o falling
  Destination Clock: decrypter/clr_state[127]_AND_238_o falling

  Data Path: decrypter/state_11_LDC to decrypter/state_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_11_LDC (decrypter/state_11_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_239_o1 (decrypter/clr_state[127]_AND_239_o)
     LDC:CLR                   0.430          decrypter/state_11_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_232_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_14_LDC (LATCH)
  Destination:       decrypter/state_14_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_232_o falling
  Destination Clock: decrypter/clr_state[127]_AND_232_o falling

  Data Path: decrypter/state_14_LDC to decrypter/state_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_14_LDC (decrypter/state_14_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_233_o1 (decrypter/clr_state[127]_AND_233_o)
     LDC:CLR                   0.430          decrypter/state_14_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_230_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_15_LDC (LATCH)
  Destination:       decrypter/state_15_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_230_o falling
  Destination Clock: decrypter/clr_state[127]_AND_230_o falling

  Data Path: decrypter/state_15_LDC to decrypter/state_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_15_LDC (decrypter/state_15_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_231_o1 (decrypter/clr_state[127]_AND_231_o)
     LDC:CLR                   0.430          decrypter/state_15_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_228_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_16_LDC (LATCH)
  Destination:       decrypter/state_16_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_228_o falling
  Destination Clock: decrypter/clr_state[127]_AND_228_o falling

  Data Path: decrypter/state_16_LDC to decrypter/state_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_16_LDC (decrypter/state_16_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_229_o1 (decrypter/clr_state[127]_AND_229_o)
     LDC:CLR                   0.430          decrypter/state_16_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_226_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_17_LDC (LATCH)
  Destination:       decrypter/state_17_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_226_o falling
  Destination Clock: decrypter/clr_state[127]_AND_226_o falling

  Data Path: decrypter/state_17_LDC to decrypter/state_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_17_LDC (decrypter/state_17_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_227_o1 (decrypter/clr_state[127]_AND_227_o)
     LDC:CLR                   0.430          decrypter/state_17_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_224_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_18_LDC (LATCH)
  Destination:       decrypter/state_18_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_224_o falling
  Destination Clock: decrypter/clr_state[127]_AND_224_o falling

  Data Path: decrypter/state_18_LDC to decrypter/state_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_18_LDC (decrypter/state_18_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_225_o1 (decrypter/clr_state[127]_AND_225_o)
     LDC:CLR                   0.430          decrypter/state_18_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_222_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_19_LDC (LATCH)
  Destination:       decrypter/state_19_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_222_o falling
  Destination Clock: decrypter/clr_state[127]_AND_222_o falling

  Data Path: decrypter/state_19_LDC to decrypter/state_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_19_LDC (decrypter/state_19_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_223_o1 (decrypter/clr_state[127]_AND_223_o)
     LDC:CLR                   0.430          decrypter/state_19_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_218_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_21_LDC (LATCH)
  Destination:       decrypter/state_21_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_218_o falling
  Destination Clock: decrypter/clr_state[127]_AND_218_o falling

  Data Path: decrypter/state_21_LDC to decrypter/state_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_21_LDC (decrypter/state_21_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_219_o1 (decrypter/clr_state[127]_AND_219_o)
     LDC:CLR                   0.430          decrypter/state_21_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_216_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_22_LDC (LATCH)
  Destination:       decrypter/state_22_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_216_o falling
  Destination Clock: decrypter/clr_state[127]_AND_216_o falling

  Data Path: decrypter/state_22_LDC to decrypter/state_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_22_LDC (decrypter/state_22_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_217_o1 (decrypter/clr_state[127]_AND_217_o)
     LDC:CLR                   0.430          decrypter/state_22_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_220_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_20_LDC (LATCH)
  Destination:       decrypter/state_20_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_220_o falling
  Destination Clock: decrypter/clr_state[127]_AND_220_o falling

  Data Path: decrypter/state_20_LDC to decrypter/state_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_20_LDC (decrypter/state_20_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_221_o1 (decrypter/clr_state[127]_AND_221_o)
     LDC:CLR                   0.430          decrypter/state_20_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_214_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_23_LDC (LATCH)
  Destination:       decrypter/state_23_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_214_o falling
  Destination Clock: decrypter/clr_state[127]_AND_214_o falling

  Data Path: decrypter/state_23_LDC to decrypter/state_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_23_LDC (decrypter/state_23_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_215_o1 (decrypter/clr_state[127]_AND_215_o)
     LDC:CLR                   0.430          decrypter/state_23_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_212_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_24_LDC (LATCH)
  Destination:       decrypter/state_24_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_212_o falling
  Destination Clock: decrypter/clr_state[127]_AND_212_o falling

  Data Path: decrypter/state_24_LDC to decrypter/state_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_24_LDC (decrypter/state_24_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_213_o1 (decrypter/clr_state[127]_AND_213_o)
     LDC:CLR                   0.430          decrypter/state_24_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_208_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_26_LDC (LATCH)
  Destination:       decrypter/state_26_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_208_o falling
  Destination Clock: decrypter/clr_state[127]_AND_208_o falling

  Data Path: decrypter/state_26_LDC to decrypter/state_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_26_LDC (decrypter/state_26_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_209_o1 (decrypter/clr_state[127]_AND_209_o)
     LDC:CLR                   0.430          decrypter/state_26_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_206_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_27_LDC (LATCH)
  Destination:       decrypter/state_27_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_206_o falling
  Destination Clock: decrypter/clr_state[127]_AND_206_o falling

  Data Path: decrypter/state_27_LDC to decrypter/state_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_27_LDC (decrypter/state_27_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_207_o1 (decrypter/clr_state[127]_AND_207_o)
     LDC:CLR                   0.430          decrypter/state_27_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_210_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_25_LDC (LATCH)
  Destination:       decrypter/state_25_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_210_o falling
  Destination Clock: decrypter/clr_state[127]_AND_210_o falling

  Data Path: decrypter/state_25_LDC to decrypter/state_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_25_LDC (decrypter/state_25_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_211_o1 (decrypter/clr_state[127]_AND_211_o)
     LDC:CLR                   0.430          decrypter/state_25_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_204_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_28_LDC (LATCH)
  Destination:       decrypter/state_28_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_204_o falling
  Destination Clock: decrypter/clr_state[127]_AND_204_o falling

  Data Path: decrypter/state_28_LDC to decrypter/state_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_28_LDC (decrypter/state_28_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_205_o1 (decrypter/clr_state[127]_AND_205_o)
     LDC:CLR                   0.430          decrypter/state_28_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_202_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_29_LDC (LATCH)
  Destination:       decrypter/state_29_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_202_o falling
  Destination Clock: decrypter/clr_state[127]_AND_202_o falling

  Data Path: decrypter/state_29_LDC to decrypter/state_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_29_LDC (decrypter/state_29_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_203_o1 (decrypter/clr_state[127]_AND_203_o)
     LDC:CLR                   0.430          decrypter/state_29_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_198_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_31_LDC (LATCH)
  Destination:       decrypter/state_31_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_198_o falling
  Destination Clock: decrypter/clr_state[127]_AND_198_o falling

  Data Path: decrypter/state_31_LDC to decrypter/state_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_31_LDC (decrypter/state_31_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_199_o1 (decrypter/clr_state[127]_AND_199_o)
     LDC:CLR                   0.430          decrypter/state_31_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_196_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_32_LDC (LATCH)
  Destination:       decrypter/state_32_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_196_o falling
  Destination Clock: decrypter/clr_state[127]_AND_196_o falling

  Data Path: decrypter/state_32_LDC to decrypter/state_32_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_32_LDC (decrypter/state_32_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_197_o1 (decrypter/clr_state[127]_AND_197_o)
     LDC:CLR                   0.430          decrypter/state_32_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_200_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_30_LDC (LATCH)
  Destination:       decrypter/state_30_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_200_o falling
  Destination Clock: decrypter/clr_state[127]_AND_200_o falling

  Data Path: decrypter/state_30_LDC to decrypter/state_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_30_LDC (decrypter/state_30_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_201_o1 (decrypter/clr_state[127]_AND_201_o)
     LDC:CLR                   0.430          decrypter/state_30_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_194_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_33_LDC (LATCH)
  Destination:       decrypter/state_33_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_194_o falling
  Destination Clock: decrypter/clr_state[127]_AND_194_o falling

  Data Path: decrypter/state_33_LDC to decrypter/state_33_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_33_LDC (decrypter/state_33_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_195_o1 (decrypter/clr_state[127]_AND_195_o)
     LDC:CLR                   0.430          decrypter/state_33_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_192_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_34_LDC (LATCH)
  Destination:       decrypter/state_34_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_192_o falling
  Destination Clock: decrypter/clr_state[127]_AND_192_o falling

  Data Path: decrypter/state_34_LDC to decrypter/state_34_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_34_LDC (decrypter/state_34_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_193_o1 (decrypter/clr_state[127]_AND_193_o)
     LDC:CLR                   0.430          decrypter/state_34_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_188_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_36_LDC (LATCH)
  Destination:       decrypter/state_36_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_188_o falling
  Destination Clock: decrypter/clr_state[127]_AND_188_o falling

  Data Path: decrypter/state_36_LDC to decrypter/state_36_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_36_LDC (decrypter/state_36_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_189_o1 (decrypter/clr_state[127]_AND_189_o)
     LDC:CLR                   0.430          decrypter/state_36_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_186_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_37_LDC (LATCH)
  Destination:       decrypter/state_37_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_186_o falling
  Destination Clock: decrypter/clr_state[127]_AND_186_o falling

  Data Path: decrypter/state_37_LDC to decrypter/state_37_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_37_LDC (decrypter/state_37_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_187_o1 (decrypter/clr_state[127]_AND_187_o)
     LDC:CLR                   0.430          decrypter/state_37_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_190_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_35_LDC (LATCH)
  Destination:       decrypter/state_35_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_190_o falling
  Destination Clock: decrypter/clr_state[127]_AND_190_o falling

  Data Path: decrypter/state_35_LDC to decrypter/state_35_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_35_LDC (decrypter/state_35_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_191_o1 (decrypter/clr_state[127]_AND_191_o)
     LDC:CLR                   0.430          decrypter/state_35_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_184_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_38_LDC (LATCH)
  Destination:       decrypter/state_38_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_184_o falling
  Destination Clock: decrypter/clr_state[127]_AND_184_o falling

  Data Path: decrypter/state_38_LDC to decrypter/state_38_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_38_LDC (decrypter/state_38_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_185_o1 (decrypter/clr_state[127]_AND_185_o)
     LDC:CLR                   0.430          decrypter/state_38_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_182_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_39_LDC (LATCH)
  Destination:       decrypter/state_39_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_182_o falling
  Destination Clock: decrypter/clr_state[127]_AND_182_o falling

  Data Path: decrypter/state_39_LDC to decrypter/state_39_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_39_LDC (decrypter/state_39_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_183_o1 (decrypter/clr_state[127]_AND_183_o)
     LDC:CLR                   0.430          decrypter/state_39_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_178_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_41_LDC (LATCH)
  Destination:       decrypter/state_41_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_178_o falling
  Destination Clock: decrypter/clr_state[127]_AND_178_o falling

  Data Path: decrypter/state_41_LDC to decrypter/state_41_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_41_LDC (decrypter/state_41_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_179_o1 (decrypter/clr_state[127]_AND_179_o)
     LDC:CLR                   0.430          decrypter/state_41_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_176_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_42_LDC (LATCH)
  Destination:       decrypter/state_42_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_176_o falling
  Destination Clock: decrypter/clr_state[127]_AND_176_o falling

  Data Path: decrypter/state_42_LDC to decrypter/state_42_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_42_LDC (decrypter/state_42_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_177_o1 (decrypter/clr_state[127]_AND_177_o)
     LDC:CLR                   0.430          decrypter/state_42_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_180_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_40_LDC (LATCH)
  Destination:       decrypter/state_40_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_180_o falling
  Destination Clock: decrypter/clr_state[127]_AND_180_o falling

  Data Path: decrypter/state_40_LDC to decrypter/state_40_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_40_LDC (decrypter/state_40_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_181_o1 (decrypter/clr_state[127]_AND_181_o)
     LDC:CLR                   0.430          decrypter/state_40_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_174_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_43_LDC (LATCH)
  Destination:       decrypter/state_43_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_174_o falling
  Destination Clock: decrypter/clr_state[127]_AND_174_o falling

  Data Path: decrypter/state_43_LDC to decrypter/state_43_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_43_LDC (decrypter/state_43_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_175_o1 (decrypter/clr_state[127]_AND_175_o)
     LDC:CLR                   0.430          decrypter/state_43_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_172_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_44_LDC (LATCH)
  Destination:       decrypter/state_44_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_172_o falling
  Destination Clock: decrypter/clr_state[127]_AND_172_o falling

  Data Path: decrypter/state_44_LDC to decrypter/state_44_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_44_LDC (decrypter/state_44_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_173_o1 (decrypter/clr_state[127]_AND_173_o)
     LDC:CLR                   0.430          decrypter/state_44_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_168_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_46_LDC (LATCH)
  Destination:       decrypter/state_46_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_168_o falling
  Destination Clock: decrypter/clr_state[127]_AND_168_o falling

  Data Path: decrypter/state_46_LDC to decrypter/state_46_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_46_LDC (decrypter/state_46_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_169_o1 (decrypter/clr_state[127]_AND_169_o)
     LDC:CLR                   0.430          decrypter/state_46_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_166_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_47_LDC (LATCH)
  Destination:       decrypter/state_47_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_166_o falling
  Destination Clock: decrypter/clr_state[127]_AND_166_o falling

  Data Path: decrypter/state_47_LDC to decrypter/state_47_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_47_LDC (decrypter/state_47_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_167_o1 (decrypter/clr_state[127]_AND_167_o)
     LDC:CLR                   0.430          decrypter/state_47_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_170_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_45_LDC (LATCH)
  Destination:       decrypter/state_45_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_170_o falling
  Destination Clock: decrypter/clr_state[127]_AND_170_o falling

  Data Path: decrypter/state_45_LDC to decrypter/state_45_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_45_LDC (decrypter/state_45_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_171_o1 (decrypter/clr_state[127]_AND_171_o)
     LDC:CLR                   0.430          decrypter/state_45_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_164_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_48_LDC (LATCH)
  Destination:       decrypter/state_48_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_164_o falling
  Destination Clock: decrypter/clr_state[127]_AND_164_o falling

  Data Path: decrypter/state_48_LDC to decrypter/state_48_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_48_LDC (decrypter/state_48_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_165_o1 (decrypter/clr_state[127]_AND_165_o)
     LDC:CLR                   0.430          decrypter/state_48_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_162_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_49_LDC (LATCH)
  Destination:       decrypter/state_49_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_162_o falling
  Destination Clock: decrypter/clr_state[127]_AND_162_o falling

  Data Path: decrypter/state_49_LDC to decrypter/state_49_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_49_LDC (decrypter/state_49_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_163_o1 (decrypter/clr_state[127]_AND_163_o)
     LDC:CLR                   0.430          decrypter/state_49_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_158_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_51_LDC (LATCH)
  Destination:       decrypter/state_51_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_158_o falling
  Destination Clock: decrypter/clr_state[127]_AND_158_o falling

  Data Path: decrypter/state_51_LDC to decrypter/state_51_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_51_LDC (decrypter/state_51_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_159_o1 (decrypter/clr_state[127]_AND_159_o)
     LDC:CLR                   0.430          decrypter/state_51_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_156_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_52_LDC (LATCH)
  Destination:       decrypter/state_52_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_156_o falling
  Destination Clock: decrypter/clr_state[127]_AND_156_o falling

  Data Path: decrypter/state_52_LDC to decrypter/state_52_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_52_LDC (decrypter/state_52_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_157_o1 (decrypter/clr_state[127]_AND_157_o)
     LDC:CLR                   0.430          decrypter/state_52_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_160_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_50_LDC (LATCH)
  Destination:       decrypter/state_50_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_160_o falling
  Destination Clock: decrypter/clr_state[127]_AND_160_o falling

  Data Path: decrypter/state_50_LDC to decrypter/state_50_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_50_LDC (decrypter/state_50_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_161_o1 (decrypter/clr_state[127]_AND_161_o)
     LDC:CLR                   0.430          decrypter/state_50_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_154_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_53_LDC (LATCH)
  Destination:       decrypter/state_53_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_154_o falling
  Destination Clock: decrypter/clr_state[127]_AND_154_o falling

  Data Path: decrypter/state_53_LDC to decrypter/state_53_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_53_LDC (decrypter/state_53_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_155_o1 (decrypter/clr_state[127]_AND_155_o)
     LDC:CLR                   0.430          decrypter/state_53_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_152_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_54_LDC (LATCH)
  Destination:       decrypter/state_54_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_152_o falling
  Destination Clock: decrypter/clr_state[127]_AND_152_o falling

  Data Path: decrypter/state_54_LDC to decrypter/state_54_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_54_LDC (decrypter/state_54_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_153_o1 (decrypter/clr_state[127]_AND_153_o)
     LDC:CLR                   0.430          decrypter/state_54_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_150_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_55_LDC (LATCH)
  Destination:       decrypter/state_55_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_150_o falling
  Destination Clock: decrypter/clr_state[127]_AND_150_o falling

  Data Path: decrypter/state_55_LDC to decrypter/state_55_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_55_LDC (decrypter/state_55_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_151_o1 (decrypter/clr_state[127]_AND_151_o)
     LDC:CLR                   0.430          decrypter/state_55_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_148_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_56_LDC (LATCH)
  Destination:       decrypter/state_56_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_148_o falling
  Destination Clock: decrypter/clr_state[127]_AND_148_o falling

  Data Path: decrypter/state_56_LDC to decrypter/state_56_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_56_LDC (decrypter/state_56_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_149_o1 (decrypter/clr_state[127]_AND_149_o)
     LDC:CLR                   0.430          decrypter/state_56_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_146_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_57_LDC (LATCH)
  Destination:       decrypter/state_57_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_146_o falling
  Destination Clock: decrypter/clr_state[127]_AND_146_o falling

  Data Path: decrypter/state_57_LDC to decrypter/state_57_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_57_LDC (decrypter/state_57_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_147_o1 (decrypter/clr_state[127]_AND_147_o)
     LDC:CLR                   0.430          decrypter/state_57_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_144_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_58_LDC (LATCH)
  Destination:       decrypter/state_58_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_144_o falling
  Destination Clock: decrypter/clr_state[127]_AND_144_o falling

  Data Path: decrypter/state_58_LDC to decrypter/state_58_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_58_LDC (decrypter/state_58_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_145_o1 (decrypter/clr_state[127]_AND_145_o)
     LDC:CLR                   0.430          decrypter/state_58_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_140_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_60_LDC (LATCH)
  Destination:       decrypter/state_60_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_140_o falling
  Destination Clock: decrypter/clr_state[127]_AND_140_o falling

  Data Path: decrypter/state_60_LDC to decrypter/state_60_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_60_LDC (decrypter/state_60_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_141_o1 (decrypter/clr_state[127]_AND_141_o)
     LDC:CLR                   0.430          decrypter/state_60_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_138_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_61_LDC (LATCH)
  Destination:       decrypter/state_61_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_138_o falling
  Destination Clock: decrypter/clr_state[127]_AND_138_o falling

  Data Path: decrypter/state_61_LDC to decrypter/state_61_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_61_LDC (decrypter/state_61_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_139_o1 (decrypter/clr_state[127]_AND_139_o)
     LDC:CLR                   0.430          decrypter/state_61_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_142_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_59_LDC (LATCH)
  Destination:       decrypter/state_59_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_142_o falling
  Destination Clock: decrypter/clr_state[127]_AND_142_o falling

  Data Path: decrypter/state_59_LDC to decrypter/state_59_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_59_LDC (decrypter/state_59_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_143_o1 (decrypter/clr_state[127]_AND_143_o)
     LDC:CLR                   0.430          decrypter/state_59_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_136_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_62_LDC (LATCH)
  Destination:       decrypter/state_62_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_136_o falling
  Destination Clock: decrypter/clr_state[127]_AND_136_o falling

  Data Path: decrypter/state_62_LDC to decrypter/state_62_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_62_LDC (decrypter/state_62_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_137_o1 (decrypter/clr_state[127]_AND_137_o)
     LDC:CLR                   0.430          decrypter/state_62_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_134_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_63_LDC (LATCH)
  Destination:       decrypter/state_63_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_134_o falling
  Destination Clock: decrypter/clr_state[127]_AND_134_o falling

  Data Path: decrypter/state_63_LDC to decrypter/state_63_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_63_LDC (decrypter/state_63_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_135_o1 (decrypter/clr_state[127]_AND_135_o)
     LDC:CLR                   0.430          decrypter/state_63_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_130_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_65_LDC (LATCH)
  Destination:       decrypter/state_65_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_130_o falling
  Destination Clock: decrypter/clr_state[127]_AND_130_o falling

  Data Path: decrypter/state_65_LDC to decrypter/state_65_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_65_LDC (decrypter/state_65_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_131_o1 (decrypter/clr_state[127]_AND_131_o)
     LDC:CLR                   0.430          decrypter/state_65_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_128_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_66_LDC (LATCH)
  Destination:       decrypter/state_66_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_128_o falling
  Destination Clock: decrypter/clr_state[127]_AND_128_o falling

  Data Path: decrypter/state_66_LDC to decrypter/state_66_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_66_LDC (decrypter/state_66_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_129_o1 (decrypter/clr_state[127]_AND_129_o)
     LDC:CLR                   0.430          decrypter/state_66_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_132_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_64_LDC (LATCH)
  Destination:       decrypter/state_64_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_132_o falling
  Destination Clock: decrypter/clr_state[127]_AND_132_o falling

  Data Path: decrypter/state_64_LDC to decrypter/state_64_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_64_LDC (decrypter/state_64_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_133_o1 (decrypter/clr_state[127]_AND_133_o)
     LDC:CLR                   0.430          decrypter/state_64_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_126_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_67_LDC (LATCH)
  Destination:       decrypter/state_67_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_126_o falling
  Destination Clock: decrypter/clr_state[127]_AND_126_o falling

  Data Path: decrypter/state_67_LDC to decrypter/state_67_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_67_LDC (decrypter/state_67_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_127_o1 (decrypter/clr_state[127]_AND_127_o)
     LDC:CLR                   0.430          decrypter/state_67_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_124_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_68_LDC (LATCH)
  Destination:       decrypter/state_68_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_124_o falling
  Destination Clock: decrypter/clr_state[127]_AND_124_o falling

  Data Path: decrypter/state_68_LDC to decrypter/state_68_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_68_LDC (decrypter/state_68_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_125_o1 (decrypter/clr_state[127]_AND_125_o)
     LDC:CLR                   0.430          decrypter/state_68_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_120_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_70_LDC (LATCH)
  Destination:       decrypter/state_70_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_120_o falling
  Destination Clock: decrypter/clr_state[127]_AND_120_o falling

  Data Path: decrypter/state_70_LDC to decrypter/state_70_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_70_LDC (decrypter/state_70_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_121_o1 (decrypter/clr_state[127]_AND_121_o)
     LDC:CLR                   0.430          decrypter/state_70_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_118_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_71_LDC (LATCH)
  Destination:       decrypter/state_71_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_118_o falling
  Destination Clock: decrypter/clr_state[127]_AND_118_o falling

  Data Path: decrypter/state_71_LDC to decrypter/state_71_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_71_LDC (decrypter/state_71_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_119_o1 (decrypter/clr_state[127]_AND_119_o)
     LDC:CLR                   0.430          decrypter/state_71_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_122_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_69_LDC (LATCH)
  Destination:       decrypter/state_69_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_122_o falling
  Destination Clock: decrypter/clr_state[127]_AND_122_o falling

  Data Path: decrypter/state_69_LDC to decrypter/state_69_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_69_LDC (decrypter/state_69_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_123_o1 (decrypter/clr_state[127]_AND_123_o)
     LDC:CLR                   0.430          decrypter/state_69_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_116_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_72_LDC (LATCH)
  Destination:       decrypter/state_72_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_116_o falling
  Destination Clock: decrypter/clr_state[127]_AND_116_o falling

  Data Path: decrypter/state_72_LDC to decrypter/state_72_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_72_LDC (decrypter/state_72_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_117_o1 (decrypter/clr_state[127]_AND_117_o)
     LDC:CLR                   0.430          decrypter/state_72_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_114_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_73_LDC (LATCH)
  Destination:       decrypter/state_73_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_114_o falling
  Destination Clock: decrypter/clr_state[127]_AND_114_o falling

  Data Path: decrypter/state_73_LDC to decrypter/state_73_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_73_LDC (decrypter/state_73_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_115_o1 (decrypter/clr_state[127]_AND_115_o)
     LDC:CLR                   0.430          decrypter/state_73_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_112_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_74_LDC (LATCH)
  Destination:       decrypter/state_74_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_112_o falling
  Destination Clock: decrypter/clr_state[127]_AND_112_o falling

  Data Path: decrypter/state_74_LDC to decrypter/state_74_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_74_LDC (decrypter/state_74_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_113_o1 (decrypter/clr_state[127]_AND_113_o)
     LDC:CLR                   0.430          decrypter/state_74_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_110_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_75_LDC (LATCH)
  Destination:       decrypter/state_75_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_110_o falling
  Destination Clock: decrypter/clr_state[127]_AND_110_o falling

  Data Path: decrypter/state_75_LDC to decrypter/state_75_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_75_LDC (decrypter/state_75_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_111_o1 (decrypter/clr_state[127]_AND_111_o)
     LDC:CLR                   0.430          decrypter/state_75_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_108_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_76_LDC (LATCH)
  Destination:       decrypter/state_76_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_108_o falling
  Destination Clock: decrypter/clr_state[127]_AND_108_o falling

  Data Path: decrypter/state_76_LDC to decrypter/state_76_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_76_LDC (decrypter/state_76_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_109_o1 (decrypter/clr_state[127]_AND_109_o)
     LDC:CLR                   0.430          decrypter/state_76_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_106_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_77_LDC (LATCH)
  Destination:       decrypter/state_77_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_106_o falling
  Destination Clock: decrypter/clr_state[127]_AND_106_o falling

  Data Path: decrypter/state_77_LDC to decrypter/state_77_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_77_LDC (decrypter/state_77_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_107_o1 (decrypter/clr_state[127]_AND_107_o)
     LDC:CLR                   0.430          decrypter/state_77_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_102_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_79_LDC (LATCH)
  Destination:       decrypter/state_79_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_102_o falling
  Destination Clock: decrypter/clr_state[127]_AND_102_o falling

  Data Path: decrypter/state_79_LDC to decrypter/state_79_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_79_LDC (decrypter/state_79_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_103_o1 (decrypter/clr_state[127]_AND_103_o)
     LDC:CLR                   0.430          decrypter/state_79_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_100_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_80_LDC (LATCH)
  Destination:       decrypter/state_80_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_100_o falling
  Destination Clock: decrypter/clr_state[127]_AND_100_o falling

  Data Path: decrypter/state_80_LDC to decrypter/state_80_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_80_LDC (decrypter/state_80_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_101_o1 (decrypter/clr_state[127]_AND_101_o)
     LDC:CLR                   0.430          decrypter/state_80_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_104_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_78_LDC (LATCH)
  Destination:       decrypter/state_78_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_104_o falling
  Destination Clock: decrypter/clr_state[127]_AND_104_o falling

  Data Path: decrypter/state_78_LDC to decrypter/state_78_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_78_LDC (decrypter/state_78_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_105_o1 (decrypter/clr_state[127]_AND_105_o)
     LDC:CLR                   0.430          decrypter/state_78_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_98_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_81_LDC (LATCH)
  Destination:       decrypter/state_81_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_98_o falling
  Destination Clock: decrypter/clr_state[127]_AND_98_o falling

  Data Path: decrypter/state_81_LDC to decrypter/state_81_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_81_LDC (decrypter/state_81_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_99_o1 (decrypter/clr_state[127]_AND_99_o)
     LDC:CLR                   0.430          decrypter/state_81_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_96_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_82_LDC (LATCH)
  Destination:       decrypter/state_82_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_96_o falling
  Destination Clock: decrypter/clr_state[127]_AND_96_o falling

  Data Path: decrypter/state_82_LDC to decrypter/state_82_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_82_LDC (decrypter/state_82_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_97_o1 (decrypter/clr_state[127]_AND_97_o)
     LDC:CLR                   0.430          decrypter/state_82_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_92_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_84_LDC (LATCH)
  Destination:       decrypter/state_84_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_92_o falling
  Destination Clock: decrypter/clr_state[127]_AND_92_o falling

  Data Path: decrypter/state_84_LDC to decrypter/state_84_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_84_LDC (decrypter/state_84_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_93_o1 (decrypter/clr_state[127]_AND_93_o)
     LDC:CLR                   0.430          decrypter/state_84_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_90_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_85_LDC (LATCH)
  Destination:       decrypter/state_85_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_90_o falling
  Destination Clock: decrypter/clr_state[127]_AND_90_o falling

  Data Path: decrypter/state_85_LDC to decrypter/state_85_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_85_LDC (decrypter/state_85_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_91_o1 (decrypter/clr_state[127]_AND_91_o)
     LDC:CLR                   0.430          decrypter/state_85_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_94_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_83_LDC (LATCH)
  Destination:       decrypter/state_83_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_94_o falling
  Destination Clock: decrypter/clr_state[127]_AND_94_o falling

  Data Path: decrypter/state_83_LDC to decrypter/state_83_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_83_LDC (decrypter/state_83_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_95_o1 (decrypter/clr_state[127]_AND_95_o)
     LDC:CLR                   0.430          decrypter/state_83_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_88_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_86_LDC (LATCH)
  Destination:       decrypter/state_86_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_88_o falling
  Destination Clock: decrypter/clr_state[127]_AND_88_o falling

  Data Path: decrypter/state_86_LDC to decrypter/state_86_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_86_LDC (decrypter/state_86_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_89_o1 (decrypter/clr_state[127]_AND_89_o)
     LDC:CLR                   0.430          decrypter/state_86_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_86_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_87_LDC (LATCH)
  Destination:       decrypter/state_87_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_86_o falling
  Destination Clock: decrypter/clr_state[127]_AND_86_o falling

  Data Path: decrypter/state_87_LDC to decrypter/state_87_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_87_LDC (decrypter/state_87_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_87_o1 (decrypter/clr_state[127]_AND_87_o)
     LDC:CLR                   0.430          decrypter/state_87_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_82_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_89_LDC (LATCH)
  Destination:       decrypter/state_89_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_82_o falling
  Destination Clock: decrypter/clr_state[127]_AND_82_o falling

  Data Path: decrypter/state_89_LDC to decrypter/state_89_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_89_LDC (decrypter/state_89_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_83_o1 (decrypter/clr_state[127]_AND_83_o)
     LDC:CLR                   0.430          decrypter/state_89_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_80_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_90_LDC (LATCH)
  Destination:       decrypter/state_90_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_80_o falling
  Destination Clock: decrypter/clr_state[127]_AND_80_o falling

  Data Path: decrypter/state_90_LDC to decrypter/state_90_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_90_LDC (decrypter/state_90_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_81_o1 (decrypter/clr_state[127]_AND_81_o)
     LDC:CLR                   0.430          decrypter/state_90_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_84_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_88_LDC (LATCH)
  Destination:       decrypter/state_88_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_84_o falling
  Destination Clock: decrypter/clr_state[127]_AND_84_o falling

  Data Path: decrypter/state_88_LDC to decrypter/state_88_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_88_LDC (decrypter/state_88_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_85_o1 (decrypter/clr_state[127]_AND_85_o)
     LDC:CLR                   0.430          decrypter/state_88_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_78_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_91_LDC (LATCH)
  Destination:       decrypter/state_91_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_78_o falling
  Destination Clock: decrypter/clr_state[127]_AND_78_o falling

  Data Path: decrypter/state_91_LDC to decrypter/state_91_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_91_LDC (decrypter/state_91_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_79_o1 (decrypter/clr_state[127]_AND_79_o)
     LDC:CLR                   0.430          decrypter/state_91_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_76_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_92_LDC (LATCH)
  Destination:       decrypter/state_92_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_76_o falling
  Destination Clock: decrypter/clr_state[127]_AND_76_o falling

  Data Path: decrypter/state_92_LDC to decrypter/state_92_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_92_LDC (decrypter/state_92_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_77_o1 (decrypter/clr_state[127]_AND_77_o)
     LDC:CLR                   0.430          decrypter/state_92_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_74_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_93_LDC (LATCH)
  Destination:       decrypter/state_93_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_74_o falling
  Destination Clock: decrypter/clr_state[127]_AND_74_o falling

  Data Path: decrypter/state_93_LDC to decrypter/state_93_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_93_LDC (decrypter/state_93_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_75_o1 (decrypter/clr_state[127]_AND_75_o)
     LDC:CLR                   0.430          decrypter/state_93_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_72_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_94_LDC (LATCH)
  Destination:       decrypter/state_94_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_72_o falling
  Destination Clock: decrypter/clr_state[127]_AND_72_o falling

  Data Path: decrypter/state_94_LDC to decrypter/state_94_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_94_LDC (decrypter/state_94_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_73_o1 (decrypter/clr_state[127]_AND_73_o)
     LDC:CLR                   0.430          decrypter/state_94_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_70_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_95_LDC (LATCH)
  Destination:       decrypter/state_95_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_70_o falling
  Destination Clock: decrypter/clr_state[127]_AND_70_o falling

  Data Path: decrypter/state_95_LDC to decrypter/state_95_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_95_LDC (decrypter/state_95_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_71_o1 (decrypter/clr_state[127]_AND_71_o)
     LDC:CLR                   0.430          decrypter/state_95_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_68_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_96_LDC (LATCH)
  Destination:       decrypter/state_96_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_68_o falling
  Destination Clock: decrypter/clr_state[127]_AND_68_o falling

  Data Path: decrypter/state_96_LDC to decrypter/state_96_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_96_LDC (decrypter/state_96_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_69_o1 (decrypter/clr_state[127]_AND_69_o)
     LDC:CLR                   0.430          decrypter/state_96_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_64_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_98_LDC (LATCH)
  Destination:       decrypter/state_98_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_64_o falling
  Destination Clock: decrypter/clr_state[127]_AND_64_o falling

  Data Path: decrypter/state_98_LDC to decrypter/state_98_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_98_LDC (decrypter/state_98_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_65_o1 (decrypter/clr_state[127]_AND_65_o)
     LDC:CLR                   0.430          decrypter/state_98_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_62_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_99_LDC (LATCH)
  Destination:       decrypter/state_99_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_62_o falling
  Destination Clock: decrypter/clr_state[127]_AND_62_o falling

  Data Path: decrypter/state_99_LDC to decrypter/state_99_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_99_LDC (decrypter/state_99_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_63_o1 (decrypter/clr_state[127]_AND_63_o)
     LDC:CLR                   0.430          decrypter/state_99_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_66_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_97_LDC (LATCH)
  Destination:       decrypter/state_97_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_66_o falling
  Destination Clock: decrypter/clr_state[127]_AND_66_o falling

  Data Path: decrypter/state_97_LDC to decrypter/state_97_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_97_LDC (decrypter/state_97_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_67_o1 (decrypter/clr_state[127]_AND_67_o)
     LDC:CLR                   0.430          decrypter/state_97_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_60_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_100_LDC (LATCH)
  Destination:       decrypter/state_100_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_60_o falling
  Destination Clock: decrypter/clr_state[127]_AND_60_o falling

  Data Path: decrypter/state_100_LDC to decrypter/state_100_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_100_LDC (decrypter/state_100_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_61_o1 (decrypter/clr_state[127]_AND_61_o)
     LDC:CLR                   0.430          decrypter/state_100_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_58_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_101_LDC (LATCH)
  Destination:       decrypter/state_101_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_58_o falling
  Destination Clock: decrypter/clr_state[127]_AND_58_o falling

  Data Path: decrypter/state_101_LDC to decrypter/state_101_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_101_LDC (decrypter/state_101_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_59_o1 (decrypter/clr_state[127]_AND_59_o)
     LDC:CLR                   0.430          decrypter/state_101_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_54_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_103_LDC (LATCH)
  Destination:       decrypter/state_103_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_54_o falling
  Destination Clock: decrypter/clr_state[127]_AND_54_o falling

  Data Path: decrypter/state_103_LDC to decrypter/state_103_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_103_LDC (decrypter/state_103_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_55_o1 (decrypter/clr_state[127]_AND_55_o)
     LDC:CLR                   0.430          decrypter/state_103_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_52_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_104_LDC (LATCH)
  Destination:       decrypter/state_104_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_52_o falling
  Destination Clock: decrypter/clr_state[127]_AND_52_o falling

  Data Path: decrypter/state_104_LDC to decrypter/state_104_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_104_LDC (decrypter/state_104_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_53_o1 (decrypter/clr_state[127]_AND_53_o)
     LDC:CLR                   0.430          decrypter/state_104_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_56_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_102_LDC (LATCH)
  Destination:       decrypter/state_102_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_56_o falling
  Destination Clock: decrypter/clr_state[127]_AND_56_o falling

  Data Path: decrypter/state_102_LDC to decrypter/state_102_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_102_LDC (decrypter/state_102_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_57_o1 (decrypter/clr_state[127]_AND_57_o)
     LDC:CLR                   0.430          decrypter/state_102_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_50_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_105_LDC (LATCH)
  Destination:       decrypter/state_105_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_50_o falling
  Destination Clock: decrypter/clr_state[127]_AND_50_o falling

  Data Path: decrypter/state_105_LDC to decrypter/state_105_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_105_LDC (decrypter/state_105_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_51_o1 (decrypter/clr_state[127]_AND_51_o)
     LDC:CLR                   0.430          decrypter/state_105_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_48_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_106_LDC (LATCH)
  Destination:       decrypter/state_106_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_48_o falling
  Destination Clock: decrypter/clr_state[127]_AND_48_o falling

  Data Path: decrypter/state_106_LDC to decrypter/state_106_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_106_LDC (decrypter/state_106_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_49_o1 (decrypter/clr_state[127]_AND_49_o)
     LDC:CLR                   0.430          decrypter/state_106_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_44_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_108_LDC (LATCH)
  Destination:       decrypter/state_108_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_44_o falling
  Destination Clock: decrypter/clr_state[127]_AND_44_o falling

  Data Path: decrypter/state_108_LDC to decrypter/state_108_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_108_LDC (decrypter/state_108_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_45_o1 (decrypter/clr_state[127]_AND_45_o)
     LDC:CLR                   0.430          decrypter/state_108_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_42_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_109_LDC (LATCH)
  Destination:       decrypter/state_109_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_42_o falling
  Destination Clock: decrypter/clr_state[127]_AND_42_o falling

  Data Path: decrypter/state_109_LDC to decrypter/state_109_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_109_LDC (decrypter/state_109_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_43_o1 (decrypter/clr_state[127]_AND_43_o)
     LDC:CLR                   0.430          decrypter/state_109_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_46_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_107_LDC (LATCH)
  Destination:       decrypter/state_107_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_46_o falling
  Destination Clock: decrypter/clr_state[127]_AND_46_o falling

  Data Path: decrypter/state_107_LDC to decrypter/state_107_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_107_LDC (decrypter/state_107_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_47_o1 (decrypter/clr_state[127]_AND_47_o)
     LDC:CLR                   0.430          decrypter/state_107_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_40_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_110_LDC (LATCH)
  Destination:       decrypter/state_110_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_40_o falling
  Destination Clock: decrypter/clr_state[127]_AND_40_o falling

  Data Path: decrypter/state_110_LDC to decrypter/state_110_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_110_LDC (decrypter/state_110_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_41_o1 (decrypter/clr_state[127]_AND_41_o)
     LDC:CLR                   0.430          decrypter/state_110_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_38_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_111_LDC (LATCH)
  Destination:       decrypter/state_111_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_38_o falling
  Destination Clock: decrypter/clr_state[127]_AND_38_o falling

  Data Path: decrypter/state_111_LDC to decrypter/state_111_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_111_LDC (decrypter/state_111_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_39_o1 (decrypter/clr_state[127]_AND_39_o)
     LDC:CLR                   0.430          decrypter/state_111_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_34_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_113_LDC (LATCH)
  Destination:       decrypter/state_113_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_34_o falling
  Destination Clock: decrypter/clr_state[127]_AND_34_o falling

  Data Path: decrypter/state_113_LDC to decrypter/state_113_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_113_LDC (decrypter/state_113_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_35_o1 (decrypter/clr_state[127]_AND_35_o)
     LDC:CLR                   0.430          decrypter/state_113_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_32_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_114_LDC (LATCH)
  Destination:       decrypter/state_114_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_32_o falling
  Destination Clock: decrypter/clr_state[127]_AND_32_o falling

  Data Path: decrypter/state_114_LDC to decrypter/state_114_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_114_LDC (decrypter/state_114_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_33_o1 (decrypter/clr_state[127]_AND_33_o)
     LDC:CLR                   0.430          decrypter/state_114_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_36_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_112_LDC (LATCH)
  Destination:       decrypter/state_112_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_36_o falling
  Destination Clock: decrypter/clr_state[127]_AND_36_o falling

  Data Path: decrypter/state_112_LDC to decrypter/state_112_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_112_LDC (decrypter/state_112_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_37_o1 (decrypter/clr_state[127]_AND_37_o)
     LDC:CLR                   0.430          decrypter/state_112_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_30_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_115_LDC (LATCH)
  Destination:       decrypter/state_115_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_30_o falling
  Destination Clock: decrypter/clr_state[127]_AND_30_o falling

  Data Path: decrypter/state_115_LDC to decrypter/state_115_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_115_LDC (decrypter/state_115_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_31_o1 (decrypter/clr_state[127]_AND_31_o)
     LDC:CLR                   0.430          decrypter/state_115_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_28_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_116_LDC (LATCH)
  Destination:       decrypter/state_116_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_28_o falling
  Destination Clock: decrypter/clr_state[127]_AND_28_o falling

  Data Path: decrypter/state_116_LDC to decrypter/state_116_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_116_LDC (decrypter/state_116_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_29_o1 (decrypter/clr_state[127]_AND_29_o)
     LDC:CLR                   0.430          decrypter/state_116_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_24_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_118_LDC (LATCH)
  Destination:       decrypter/state_118_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_24_o falling
  Destination Clock: decrypter/clr_state[127]_AND_24_o falling

  Data Path: decrypter/state_118_LDC to decrypter/state_118_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_118_LDC (decrypter/state_118_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_25_o1 (decrypter/clr_state[127]_AND_25_o)
     LDC:CLR                   0.430          decrypter/state_118_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_22_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_119_LDC (LATCH)
  Destination:       decrypter/state_119_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_22_o falling
  Destination Clock: decrypter/clr_state[127]_AND_22_o falling

  Data Path: decrypter/state_119_LDC to decrypter/state_119_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_119_LDC (decrypter/state_119_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_23_o1 (decrypter/clr_state[127]_AND_23_o)
     LDC:CLR                   0.430          decrypter/state_119_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_26_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_117_LDC (LATCH)
  Destination:       decrypter/state_117_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_26_o falling
  Destination Clock: decrypter/clr_state[127]_AND_26_o falling

  Data Path: decrypter/state_117_LDC to decrypter/state_117_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_117_LDC (decrypter/state_117_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_27_o1 (decrypter/clr_state[127]_AND_27_o)
     LDC:CLR                   0.430          decrypter/state_117_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_20_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_120_LDC (LATCH)
  Destination:       decrypter/state_120_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_20_o falling
  Destination Clock: decrypter/clr_state[127]_AND_20_o falling

  Data Path: decrypter/state_120_LDC to decrypter/state_120_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_120_LDC (decrypter/state_120_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_21_o1 (decrypter/clr_state[127]_AND_21_o)
     LDC:CLR                   0.430          decrypter/state_120_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_18_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_121_LDC (LATCH)
  Destination:       decrypter/state_121_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_18_o falling
  Destination Clock: decrypter/clr_state[127]_AND_18_o falling

  Data Path: decrypter/state_121_LDC to decrypter/state_121_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_121_LDC (decrypter/state_121_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_19_o1 (decrypter/clr_state[127]_AND_19_o)
     LDC:CLR                   0.430          decrypter/state_121_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_14_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_123_LDC (LATCH)
  Destination:       decrypter/state_123_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_14_o falling
  Destination Clock: decrypter/clr_state[127]_AND_14_o falling

  Data Path: decrypter/state_123_LDC to decrypter/state_123_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_123_LDC (decrypter/state_123_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_15_o1 (decrypter/clr_state[127]_AND_15_o)
     LDC:CLR                   0.430          decrypter/state_123_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_12_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_124_LDC (LATCH)
  Destination:       decrypter/state_124_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_12_o falling
  Destination Clock: decrypter/clr_state[127]_AND_12_o falling

  Data Path: decrypter/state_124_LDC to decrypter/state_124_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_124_LDC (decrypter/state_124_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_13_o1 (decrypter/clr_state[127]_AND_13_o)
     LDC:CLR                   0.430          decrypter/state_124_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_16_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_122_LDC (LATCH)
  Destination:       decrypter/state_122_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_16_o falling
  Destination Clock: decrypter/clr_state[127]_AND_16_o falling

  Data Path: decrypter/state_122_LDC to decrypter/state_122_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_122_LDC (decrypter/state_122_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_17_o1 (decrypter/clr_state[127]_AND_17_o)
     LDC:CLR                   0.430          decrypter/state_122_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_10_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_125_LDC (LATCH)
  Destination:       decrypter/state_125_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_10_o falling
  Destination Clock: decrypter/clr_state[127]_AND_10_o falling

  Data Path: decrypter/state_125_LDC to decrypter/state_125_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_125_LDC (decrypter/state_125_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_11_o1 (decrypter/clr_state[127]_AND_11_o)
     LDC:CLR                   0.430          decrypter/state_125_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_8_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_126_LDC (LATCH)
  Destination:       decrypter/state_126_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_8_o falling
  Destination Clock: decrypter/clr_state[127]_AND_8_o falling

  Data Path: decrypter/state_126_LDC to decrypter/state_126_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_126_LDC (decrypter/state_126_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_9_o1 (decrypter/clr_state[127]_AND_9_o)
     LDC:CLR                   0.430          decrypter/state_126_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'decrypter/clr_state[127]_AND_6_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            decrypter/state_127_LDC (LATCH)
  Destination:       decrypter/state_127_LDC (LATCH)
  Source Clock:      decrypter/clr_state[127]_AND_6_o falling
  Destination Clock: decrypter/clr_state[127]_AND_6_o falling

  Data Path: decrypter/state_127_LDC to decrypter/state_127_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  decrypter/state_127_LDC (decrypter/state_127_LDC)
     LUT6:I2->O            2   0.203   0.616  decrypter/clr_state[127]_AND_7_o1 (decrypter/clr_state[127]_AND_7_o)
     LDC:CLR                   0.430          decrypter/state_127_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 874 / 874
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<0> (PAD)
  Destination:       decrypter/state_0_C_0 (FF)
  Destination Clock: clk rising

  Data Path: d<0> to decrypter/state_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_261_o1 (decrypter/clr_state[127]_AND_261_o)
     FDC:CLR                   0.430          decrypter/state_0_C_0
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_260_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<0> (PAD)
  Destination:       decrypter/state_0_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_260_o falling

  Data Path: d<0> to decrypter/state_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_261_o1 (decrypter/clr_state[127]_AND_261_o)
     LDC:CLR                   0.430          decrypter/state_0_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_256_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<2> (PAD)
  Destination:       decrypter/state_2_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_256_o falling

  Data Path: d<2> to decrypter/state_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_257_o1 (decrypter/clr_state[127]_AND_257_o)
     LDC:CLR                   0.430          decrypter/state_2_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_254_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<3> (PAD)
  Destination:       decrypter/state_3_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_254_o falling

  Data Path: d<3> to decrypter/state_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_255_o1 (decrypter/clr_state[127]_AND_255_o)
     LDC:CLR                   0.430          decrypter/state_3_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_258_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<1> (PAD)
  Destination:       decrypter/state_1_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_258_o falling

  Data Path: d<1> to decrypter/state_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_259_o1 (decrypter/clr_state[127]_AND_259_o)
     LDC:CLR                   0.430          decrypter/state_1_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_252_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<4> (PAD)
  Destination:       decrypter/state_4_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_252_o falling

  Data Path: d<4> to decrypter/state_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_253_o1 (decrypter/clr_state[127]_AND_253_o)
     LDC:CLR                   0.430          decrypter/state_4_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_250_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<5> (PAD)
  Destination:       decrypter/state_5_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_250_o falling

  Data Path: d<5> to decrypter/state_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_251_o1 (decrypter/clr_state[127]_AND_251_o)
     LDC:CLR                   0.430          decrypter/state_5_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_246_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<7> (PAD)
  Destination:       decrypter/state_7_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_246_o falling

  Data Path: d<7> to decrypter/state_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_247_o1 (decrypter/clr_state[127]_AND_247_o)
     LDC:CLR                   0.430          decrypter/state_7_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_244_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<8> (PAD)
  Destination:       decrypter/state_8_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_244_o falling

  Data Path: d<8> to decrypter/state_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_245_o1 (decrypter/clr_state[127]_AND_245_o)
     LDC:CLR                   0.430          decrypter/state_8_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_248_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<6> (PAD)
  Destination:       decrypter/state_6_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_248_o falling

  Data Path: d<6> to decrypter/state_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_249_o1 (decrypter/clr_state[127]_AND_249_o)
     LDC:CLR                   0.430          decrypter/state_6_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_242_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<9> (PAD)
  Destination:       decrypter/state_9_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_242_o falling

  Data Path: d<9> to decrypter/state_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_243_o1 (decrypter/clr_state[127]_AND_243_o)
     LDC:CLR                   0.430          decrypter/state_9_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_240_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<10> (PAD)
  Destination:       decrypter/state_10_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_240_o falling

  Data Path: d<10> to decrypter/state_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_241_o1 (decrypter/clr_state[127]_AND_241_o)
     LDC:CLR                   0.430          decrypter/state_10_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_236_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<12> (PAD)
  Destination:       decrypter/state_12_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_236_o falling

  Data Path: d<12> to decrypter/state_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_237_o1 (decrypter/clr_state[127]_AND_237_o)
     LDC:CLR                   0.430          decrypter/state_12_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_234_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<13> (PAD)
  Destination:       decrypter/state_13_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_234_o falling

  Data Path: d<13> to decrypter/state_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_235_o1 (decrypter/clr_state[127]_AND_235_o)
     LDC:CLR                   0.430          decrypter/state_13_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_238_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<11> (PAD)
  Destination:       decrypter/state_11_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_238_o falling

  Data Path: d<11> to decrypter/state_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_239_o1 (decrypter/clr_state[127]_AND_239_o)
     LDC:CLR                   0.430          decrypter/state_11_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_232_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<14> (PAD)
  Destination:       decrypter/state_14_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_232_o falling

  Data Path: d<14> to decrypter/state_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_233_o1 (decrypter/clr_state[127]_AND_233_o)
     LDC:CLR                   0.430          decrypter/state_14_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_230_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<15> (PAD)
  Destination:       decrypter/state_15_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_230_o falling

  Data Path: d<15> to decrypter/state_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_231_o1 (decrypter/clr_state[127]_AND_231_o)
     LDC:CLR                   0.430          decrypter/state_15_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_228_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<16> (PAD)
  Destination:       decrypter/state_16_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_228_o falling

  Data Path: d<16> to decrypter/state_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_229_o1 (decrypter/clr_state[127]_AND_229_o)
     LDC:CLR                   0.430          decrypter/state_16_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_226_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<17> (PAD)
  Destination:       decrypter/state_17_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_226_o falling

  Data Path: d<17> to decrypter/state_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_227_o1 (decrypter/clr_state[127]_AND_227_o)
     LDC:CLR                   0.430          decrypter/state_17_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_224_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<18> (PAD)
  Destination:       decrypter/state_18_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_224_o falling

  Data Path: d<18> to decrypter/state_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_225_o1 (decrypter/clr_state[127]_AND_225_o)
     LDC:CLR                   0.430          decrypter/state_18_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_222_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<19> (PAD)
  Destination:       decrypter/state_19_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_222_o falling

  Data Path: d<19> to decrypter/state_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_223_o1 (decrypter/clr_state[127]_AND_223_o)
     LDC:CLR                   0.430          decrypter/state_19_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_218_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<21> (PAD)
  Destination:       decrypter/state_21_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_218_o falling

  Data Path: d<21> to decrypter/state_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_219_o1 (decrypter/clr_state[127]_AND_219_o)
     LDC:CLR                   0.430          decrypter/state_21_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_216_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<22> (PAD)
  Destination:       decrypter/state_22_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_216_o falling

  Data Path: d<22> to decrypter/state_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_217_o1 (decrypter/clr_state[127]_AND_217_o)
     LDC:CLR                   0.430          decrypter/state_22_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_220_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<20> (PAD)
  Destination:       decrypter/state_20_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_220_o falling

  Data Path: d<20> to decrypter/state_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_221_o1 (decrypter/clr_state[127]_AND_221_o)
     LDC:CLR                   0.430          decrypter/state_20_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_214_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<23> (PAD)
  Destination:       decrypter/state_23_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_214_o falling

  Data Path: d<23> to decrypter/state_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_215_o1 (decrypter/clr_state[127]_AND_215_o)
     LDC:CLR                   0.430          decrypter/state_23_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_212_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<24> (PAD)
  Destination:       decrypter/state_24_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_212_o falling

  Data Path: d<24> to decrypter/state_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_213_o1 (decrypter/clr_state[127]_AND_213_o)
     LDC:CLR                   0.430          decrypter/state_24_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_208_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<26> (PAD)
  Destination:       decrypter/state_26_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_208_o falling

  Data Path: d<26> to decrypter/state_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_209_o1 (decrypter/clr_state[127]_AND_209_o)
     LDC:CLR                   0.430          decrypter/state_26_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_206_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<27> (PAD)
  Destination:       decrypter/state_27_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_206_o falling

  Data Path: d<27> to decrypter/state_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_207_o1 (decrypter/clr_state[127]_AND_207_o)
     LDC:CLR                   0.430          decrypter/state_27_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_210_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<25> (PAD)
  Destination:       decrypter/state_25_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_210_o falling

  Data Path: d<25> to decrypter/state_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_211_o1 (decrypter/clr_state[127]_AND_211_o)
     LDC:CLR                   0.430          decrypter/state_25_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_204_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<28> (PAD)
  Destination:       decrypter/state_28_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_204_o falling

  Data Path: d<28> to decrypter/state_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_205_o1 (decrypter/clr_state[127]_AND_205_o)
     LDC:CLR                   0.430          decrypter/state_28_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_202_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<29> (PAD)
  Destination:       decrypter/state_29_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_202_o falling

  Data Path: d<29> to decrypter/state_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_203_o1 (decrypter/clr_state[127]_AND_203_o)
     LDC:CLR                   0.430          decrypter/state_29_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_198_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<31> (PAD)
  Destination:       decrypter/state_31_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_198_o falling

  Data Path: d<31> to decrypter/state_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_199_o1 (decrypter/clr_state[127]_AND_199_o)
     LDC:CLR                   0.430          decrypter/state_31_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_196_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<32> (PAD)
  Destination:       decrypter/state_32_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_196_o falling

  Data Path: d<32> to decrypter/state_32_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_197_o1 (decrypter/clr_state[127]_AND_197_o)
     LDC:CLR                   0.430          decrypter/state_32_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_200_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<30> (PAD)
  Destination:       decrypter/state_30_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_200_o falling

  Data Path: d<30> to decrypter/state_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_201_o1 (decrypter/clr_state[127]_AND_201_o)
     LDC:CLR                   0.430          decrypter/state_30_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_194_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<33> (PAD)
  Destination:       decrypter/state_33_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_194_o falling

  Data Path: d<33> to decrypter/state_33_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_195_o1 (decrypter/clr_state[127]_AND_195_o)
     LDC:CLR                   0.430          decrypter/state_33_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_192_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<34> (PAD)
  Destination:       decrypter/state_34_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_192_o falling

  Data Path: d<34> to decrypter/state_34_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_193_o1 (decrypter/clr_state[127]_AND_193_o)
     LDC:CLR                   0.430          decrypter/state_34_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_188_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<36> (PAD)
  Destination:       decrypter/state_36_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_188_o falling

  Data Path: d<36> to decrypter/state_36_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_189_o1 (decrypter/clr_state[127]_AND_189_o)
     LDC:CLR                   0.430          decrypter/state_36_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_186_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<37> (PAD)
  Destination:       decrypter/state_37_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_186_o falling

  Data Path: d<37> to decrypter/state_37_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_187_o1 (decrypter/clr_state[127]_AND_187_o)
     LDC:CLR                   0.430          decrypter/state_37_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_190_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<35> (PAD)
  Destination:       decrypter/state_35_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_190_o falling

  Data Path: d<35> to decrypter/state_35_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_191_o1 (decrypter/clr_state[127]_AND_191_o)
     LDC:CLR                   0.430          decrypter/state_35_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_184_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<38> (PAD)
  Destination:       decrypter/state_38_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_184_o falling

  Data Path: d<38> to decrypter/state_38_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_185_o1 (decrypter/clr_state[127]_AND_185_o)
     LDC:CLR                   0.430          decrypter/state_38_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_182_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<39> (PAD)
  Destination:       decrypter/state_39_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_182_o falling

  Data Path: d<39> to decrypter/state_39_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_183_o1 (decrypter/clr_state[127]_AND_183_o)
     LDC:CLR                   0.430          decrypter/state_39_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_178_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<41> (PAD)
  Destination:       decrypter/state_41_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_178_o falling

  Data Path: d<41> to decrypter/state_41_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_179_o1 (decrypter/clr_state[127]_AND_179_o)
     LDC:CLR                   0.430          decrypter/state_41_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_176_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<42> (PAD)
  Destination:       decrypter/state_42_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_176_o falling

  Data Path: d<42> to decrypter/state_42_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_177_o1 (decrypter/clr_state[127]_AND_177_o)
     LDC:CLR                   0.430          decrypter/state_42_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_180_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<40> (PAD)
  Destination:       decrypter/state_40_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_180_o falling

  Data Path: d<40> to decrypter/state_40_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_181_o1 (decrypter/clr_state[127]_AND_181_o)
     LDC:CLR                   0.430          decrypter/state_40_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_174_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<43> (PAD)
  Destination:       decrypter/state_43_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_174_o falling

  Data Path: d<43> to decrypter/state_43_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_175_o1 (decrypter/clr_state[127]_AND_175_o)
     LDC:CLR                   0.430          decrypter/state_43_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_172_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<44> (PAD)
  Destination:       decrypter/state_44_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_172_o falling

  Data Path: d<44> to decrypter/state_44_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_173_o1 (decrypter/clr_state[127]_AND_173_o)
     LDC:CLR                   0.430          decrypter/state_44_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_168_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<46> (PAD)
  Destination:       decrypter/state_46_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_168_o falling

  Data Path: d<46> to decrypter/state_46_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_169_o1 (decrypter/clr_state[127]_AND_169_o)
     LDC:CLR                   0.430          decrypter/state_46_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_166_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<47> (PAD)
  Destination:       decrypter/state_47_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_166_o falling

  Data Path: d<47> to decrypter/state_47_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_167_o1 (decrypter/clr_state[127]_AND_167_o)
     LDC:CLR                   0.430          decrypter/state_47_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_170_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<45> (PAD)
  Destination:       decrypter/state_45_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_170_o falling

  Data Path: d<45> to decrypter/state_45_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_171_o1 (decrypter/clr_state[127]_AND_171_o)
     LDC:CLR                   0.430          decrypter/state_45_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_164_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<48> (PAD)
  Destination:       decrypter/state_48_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_164_o falling

  Data Path: d<48> to decrypter/state_48_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_165_o1 (decrypter/clr_state[127]_AND_165_o)
     LDC:CLR                   0.430          decrypter/state_48_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_162_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<49> (PAD)
  Destination:       decrypter/state_49_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_162_o falling

  Data Path: d<49> to decrypter/state_49_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_163_o1 (decrypter/clr_state[127]_AND_163_o)
     LDC:CLR                   0.430          decrypter/state_49_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_158_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<51> (PAD)
  Destination:       decrypter/state_51_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_158_o falling

  Data Path: d<51> to decrypter/state_51_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_159_o1 (decrypter/clr_state[127]_AND_159_o)
     LDC:CLR                   0.430          decrypter/state_51_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_156_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<52> (PAD)
  Destination:       decrypter/state_52_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_156_o falling

  Data Path: d<52> to decrypter/state_52_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_157_o1 (decrypter/clr_state[127]_AND_157_o)
     LDC:CLR                   0.430          decrypter/state_52_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_160_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<50> (PAD)
  Destination:       decrypter/state_50_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_160_o falling

  Data Path: d<50> to decrypter/state_50_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_161_o1 (decrypter/clr_state[127]_AND_161_o)
     LDC:CLR                   0.430          decrypter/state_50_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_154_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<53> (PAD)
  Destination:       decrypter/state_53_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_154_o falling

  Data Path: d<53> to decrypter/state_53_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_155_o1 (decrypter/clr_state[127]_AND_155_o)
     LDC:CLR                   0.430          decrypter/state_53_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_152_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<54> (PAD)
  Destination:       decrypter/state_54_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_152_o falling

  Data Path: d<54> to decrypter/state_54_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_153_o1 (decrypter/clr_state[127]_AND_153_o)
     LDC:CLR                   0.430          decrypter/state_54_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_150_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<55> (PAD)
  Destination:       decrypter/state_55_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_150_o falling

  Data Path: d<55> to decrypter/state_55_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_151_o1 (decrypter/clr_state[127]_AND_151_o)
     LDC:CLR                   0.430          decrypter/state_55_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_148_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<56> (PAD)
  Destination:       decrypter/state_56_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_148_o falling

  Data Path: d<56> to decrypter/state_56_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_149_o1 (decrypter/clr_state[127]_AND_149_o)
     LDC:CLR                   0.430          decrypter/state_56_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_146_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<57> (PAD)
  Destination:       decrypter/state_57_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_146_o falling

  Data Path: d<57> to decrypter/state_57_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_147_o1 (decrypter/clr_state[127]_AND_147_o)
     LDC:CLR                   0.430          decrypter/state_57_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_144_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<58> (PAD)
  Destination:       decrypter/state_58_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_144_o falling

  Data Path: d<58> to decrypter/state_58_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_145_o1 (decrypter/clr_state[127]_AND_145_o)
     LDC:CLR                   0.430          decrypter/state_58_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_140_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<60> (PAD)
  Destination:       decrypter/state_60_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_140_o falling

  Data Path: d<60> to decrypter/state_60_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_141_o1 (decrypter/clr_state[127]_AND_141_o)
     LDC:CLR                   0.430          decrypter/state_60_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_138_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<61> (PAD)
  Destination:       decrypter/state_61_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_138_o falling

  Data Path: d<61> to decrypter/state_61_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_139_o1 (decrypter/clr_state[127]_AND_139_o)
     LDC:CLR                   0.430          decrypter/state_61_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_142_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<59> (PAD)
  Destination:       decrypter/state_59_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_142_o falling

  Data Path: d<59> to decrypter/state_59_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_143_o1 (decrypter/clr_state[127]_AND_143_o)
     LDC:CLR                   0.430          decrypter/state_59_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_136_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<62> (PAD)
  Destination:       decrypter/state_62_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_136_o falling

  Data Path: d<62> to decrypter/state_62_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_137_o1 (decrypter/clr_state[127]_AND_137_o)
     LDC:CLR                   0.430          decrypter/state_62_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_134_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<63> (PAD)
  Destination:       decrypter/state_63_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_134_o falling

  Data Path: d<63> to decrypter/state_63_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_135_o1 (decrypter/clr_state[127]_AND_135_o)
     LDC:CLR                   0.430          decrypter/state_63_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_130_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<65> (PAD)
  Destination:       decrypter/state_65_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_130_o falling

  Data Path: d<65> to decrypter/state_65_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_131_o1 (decrypter/clr_state[127]_AND_131_o)
     LDC:CLR                   0.430          decrypter/state_65_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_128_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<66> (PAD)
  Destination:       decrypter/state_66_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_128_o falling

  Data Path: d<66> to decrypter/state_66_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_129_o1 (decrypter/clr_state[127]_AND_129_o)
     LDC:CLR                   0.430          decrypter/state_66_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_132_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<64> (PAD)
  Destination:       decrypter/state_64_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_132_o falling

  Data Path: d<64> to decrypter/state_64_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_133_o1 (decrypter/clr_state[127]_AND_133_o)
     LDC:CLR                   0.430          decrypter/state_64_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_126_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<67> (PAD)
  Destination:       decrypter/state_67_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_126_o falling

  Data Path: d<67> to decrypter/state_67_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_127_o1 (decrypter/clr_state[127]_AND_127_o)
     LDC:CLR                   0.430          decrypter/state_67_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_124_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<68> (PAD)
  Destination:       decrypter/state_68_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_124_o falling

  Data Path: d<68> to decrypter/state_68_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_125_o1 (decrypter/clr_state[127]_AND_125_o)
     LDC:CLR                   0.430          decrypter/state_68_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_120_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<70> (PAD)
  Destination:       decrypter/state_70_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_120_o falling

  Data Path: d<70> to decrypter/state_70_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_121_o1 (decrypter/clr_state[127]_AND_121_o)
     LDC:CLR                   0.430          decrypter/state_70_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_118_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<71> (PAD)
  Destination:       decrypter/state_71_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_118_o falling

  Data Path: d<71> to decrypter/state_71_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_119_o1 (decrypter/clr_state[127]_AND_119_o)
     LDC:CLR                   0.430          decrypter/state_71_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_122_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<69> (PAD)
  Destination:       decrypter/state_69_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_122_o falling

  Data Path: d<69> to decrypter/state_69_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_123_o1 (decrypter/clr_state[127]_AND_123_o)
     LDC:CLR                   0.430          decrypter/state_69_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_116_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<72> (PAD)
  Destination:       decrypter/state_72_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_116_o falling

  Data Path: d<72> to decrypter/state_72_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_117_o1 (decrypter/clr_state[127]_AND_117_o)
     LDC:CLR                   0.430          decrypter/state_72_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_114_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<73> (PAD)
  Destination:       decrypter/state_73_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_114_o falling

  Data Path: d<73> to decrypter/state_73_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_115_o1 (decrypter/clr_state[127]_AND_115_o)
     LDC:CLR                   0.430          decrypter/state_73_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_112_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<74> (PAD)
  Destination:       decrypter/state_74_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_112_o falling

  Data Path: d<74> to decrypter/state_74_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_113_o1 (decrypter/clr_state[127]_AND_113_o)
     LDC:CLR                   0.430          decrypter/state_74_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_110_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<75> (PAD)
  Destination:       decrypter/state_75_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_110_o falling

  Data Path: d<75> to decrypter/state_75_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_111_o1 (decrypter/clr_state[127]_AND_111_o)
     LDC:CLR                   0.430          decrypter/state_75_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_108_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<76> (PAD)
  Destination:       decrypter/state_76_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_108_o falling

  Data Path: d<76> to decrypter/state_76_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_109_o1 (decrypter/clr_state[127]_AND_109_o)
     LDC:CLR                   0.430          decrypter/state_76_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_106_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<77> (PAD)
  Destination:       decrypter/state_77_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_106_o falling

  Data Path: d<77> to decrypter/state_77_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_107_o1 (decrypter/clr_state[127]_AND_107_o)
     LDC:CLR                   0.430          decrypter/state_77_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_102_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<79> (PAD)
  Destination:       decrypter/state_79_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_102_o falling

  Data Path: d<79> to decrypter/state_79_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_103_o1 (decrypter/clr_state[127]_AND_103_o)
     LDC:CLR                   0.430          decrypter/state_79_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_100_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<80> (PAD)
  Destination:       decrypter/state_80_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_100_o falling

  Data Path: d<80> to decrypter/state_80_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_101_o1 (decrypter/clr_state[127]_AND_101_o)
     LDC:CLR                   0.430          decrypter/state_80_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_104_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<78> (PAD)
  Destination:       decrypter/state_78_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_104_o falling

  Data Path: d<78> to decrypter/state_78_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_105_o1 (decrypter/clr_state[127]_AND_105_o)
     LDC:CLR                   0.430          decrypter/state_78_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_98_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<81> (PAD)
  Destination:       decrypter/state_81_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_98_o falling

  Data Path: d<81> to decrypter/state_81_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_99_o1 (decrypter/clr_state[127]_AND_99_o)
     LDC:CLR                   0.430          decrypter/state_81_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_96_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<82> (PAD)
  Destination:       decrypter/state_82_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_96_o falling

  Data Path: d<82> to decrypter/state_82_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_97_o1 (decrypter/clr_state[127]_AND_97_o)
     LDC:CLR                   0.430          decrypter/state_82_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_92_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<84> (PAD)
  Destination:       decrypter/state_84_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_92_o falling

  Data Path: d<84> to decrypter/state_84_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_93_o1 (decrypter/clr_state[127]_AND_93_o)
     LDC:CLR                   0.430          decrypter/state_84_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_90_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<85> (PAD)
  Destination:       decrypter/state_85_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_90_o falling

  Data Path: d<85> to decrypter/state_85_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_91_o1 (decrypter/clr_state[127]_AND_91_o)
     LDC:CLR                   0.430          decrypter/state_85_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_94_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<83> (PAD)
  Destination:       decrypter/state_83_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_94_o falling

  Data Path: d<83> to decrypter/state_83_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_95_o1 (decrypter/clr_state[127]_AND_95_o)
     LDC:CLR                   0.430          decrypter/state_83_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_88_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<86> (PAD)
  Destination:       decrypter/state_86_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_88_o falling

  Data Path: d<86> to decrypter/state_86_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_89_o1 (decrypter/clr_state[127]_AND_89_o)
     LDC:CLR                   0.430          decrypter/state_86_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_86_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<87> (PAD)
  Destination:       decrypter/state_87_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_86_o falling

  Data Path: d<87> to decrypter/state_87_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_87_o1 (decrypter/clr_state[127]_AND_87_o)
     LDC:CLR                   0.430          decrypter/state_87_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_82_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<89> (PAD)
  Destination:       decrypter/state_89_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_82_o falling

  Data Path: d<89> to decrypter/state_89_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_83_o1 (decrypter/clr_state[127]_AND_83_o)
     LDC:CLR                   0.430          decrypter/state_89_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_80_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<90> (PAD)
  Destination:       decrypter/state_90_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_80_o falling

  Data Path: d<90> to decrypter/state_90_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_81_o1 (decrypter/clr_state[127]_AND_81_o)
     LDC:CLR                   0.430          decrypter/state_90_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_84_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<88> (PAD)
  Destination:       decrypter/state_88_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_84_o falling

  Data Path: d<88> to decrypter/state_88_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_85_o1 (decrypter/clr_state[127]_AND_85_o)
     LDC:CLR                   0.430          decrypter/state_88_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_78_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<91> (PAD)
  Destination:       decrypter/state_91_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_78_o falling

  Data Path: d<91> to decrypter/state_91_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_79_o1 (decrypter/clr_state[127]_AND_79_o)
     LDC:CLR                   0.430          decrypter/state_91_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_76_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<92> (PAD)
  Destination:       decrypter/state_92_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_76_o falling

  Data Path: d<92> to decrypter/state_92_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_77_o1 (decrypter/clr_state[127]_AND_77_o)
     LDC:CLR                   0.430          decrypter/state_92_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_74_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<93> (PAD)
  Destination:       decrypter/state_93_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_74_o falling

  Data Path: d<93> to decrypter/state_93_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_75_o1 (decrypter/clr_state[127]_AND_75_o)
     LDC:CLR                   0.430          decrypter/state_93_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_72_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<94> (PAD)
  Destination:       decrypter/state_94_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_72_o falling

  Data Path: d<94> to decrypter/state_94_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_73_o1 (decrypter/clr_state[127]_AND_73_o)
     LDC:CLR                   0.430          decrypter/state_94_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_70_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<95> (PAD)
  Destination:       decrypter/state_95_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_70_o falling

  Data Path: d<95> to decrypter/state_95_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_71_o1 (decrypter/clr_state[127]_AND_71_o)
     LDC:CLR                   0.430          decrypter/state_95_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_68_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<96> (PAD)
  Destination:       decrypter/state_96_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_68_o falling

  Data Path: d<96> to decrypter/state_96_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_69_o1 (decrypter/clr_state[127]_AND_69_o)
     LDC:CLR                   0.430          decrypter/state_96_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_64_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<98> (PAD)
  Destination:       decrypter/state_98_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_64_o falling

  Data Path: d<98> to decrypter/state_98_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_65_o1 (decrypter/clr_state[127]_AND_65_o)
     LDC:CLR                   0.430          decrypter/state_98_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_62_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<99> (PAD)
  Destination:       decrypter/state_99_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_62_o falling

  Data Path: d<99> to decrypter/state_99_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_63_o1 (decrypter/clr_state[127]_AND_63_o)
     LDC:CLR                   0.430          decrypter/state_99_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_66_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<97> (PAD)
  Destination:       decrypter/state_97_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_66_o falling

  Data Path: d<97> to decrypter/state_97_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_67_o1 (decrypter/clr_state[127]_AND_67_o)
     LDC:CLR                   0.430          decrypter/state_97_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_60_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<100> (PAD)
  Destination:       decrypter/state_100_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_60_o falling

  Data Path: d<100> to decrypter/state_100_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_61_o1 (decrypter/clr_state[127]_AND_61_o)
     LDC:CLR                   0.430          decrypter/state_100_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_58_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<101> (PAD)
  Destination:       decrypter/state_101_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_58_o falling

  Data Path: d<101> to decrypter/state_101_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_59_o1 (decrypter/clr_state[127]_AND_59_o)
     LDC:CLR                   0.430          decrypter/state_101_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_54_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<103> (PAD)
  Destination:       decrypter/state_103_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_54_o falling

  Data Path: d<103> to decrypter/state_103_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_55_o1 (decrypter/clr_state[127]_AND_55_o)
     LDC:CLR                   0.430          decrypter/state_103_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_52_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<104> (PAD)
  Destination:       decrypter/state_104_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_52_o falling

  Data Path: d<104> to decrypter/state_104_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_53_o1 (decrypter/clr_state[127]_AND_53_o)
     LDC:CLR                   0.430          decrypter/state_104_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_56_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<102> (PAD)
  Destination:       decrypter/state_102_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_56_o falling

  Data Path: d<102> to decrypter/state_102_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_57_o1 (decrypter/clr_state[127]_AND_57_o)
     LDC:CLR                   0.430          decrypter/state_102_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_50_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<105> (PAD)
  Destination:       decrypter/state_105_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_50_o falling

  Data Path: d<105> to decrypter/state_105_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_51_o1 (decrypter/clr_state[127]_AND_51_o)
     LDC:CLR                   0.430          decrypter/state_105_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_48_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<106> (PAD)
  Destination:       decrypter/state_106_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_48_o falling

  Data Path: d<106> to decrypter/state_106_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_49_o1 (decrypter/clr_state[127]_AND_49_o)
     LDC:CLR                   0.430          decrypter/state_106_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_44_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<108> (PAD)
  Destination:       decrypter/state_108_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_44_o falling

  Data Path: d<108> to decrypter/state_108_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_45_o1 (decrypter/clr_state[127]_AND_45_o)
     LDC:CLR                   0.430          decrypter/state_108_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_42_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<109> (PAD)
  Destination:       decrypter/state_109_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_42_o falling

  Data Path: d<109> to decrypter/state_109_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_43_o1 (decrypter/clr_state[127]_AND_43_o)
     LDC:CLR                   0.430          decrypter/state_109_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_46_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<107> (PAD)
  Destination:       decrypter/state_107_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_46_o falling

  Data Path: d<107> to decrypter/state_107_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_47_o1 (decrypter/clr_state[127]_AND_47_o)
     LDC:CLR                   0.430          decrypter/state_107_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_40_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<110> (PAD)
  Destination:       decrypter/state_110_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_40_o falling

  Data Path: d<110> to decrypter/state_110_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_41_o1 (decrypter/clr_state[127]_AND_41_o)
     LDC:CLR                   0.430          decrypter/state_110_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_38_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<111> (PAD)
  Destination:       decrypter/state_111_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_38_o falling

  Data Path: d<111> to decrypter/state_111_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_39_o1 (decrypter/clr_state[127]_AND_39_o)
     LDC:CLR                   0.430          decrypter/state_111_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_34_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<113> (PAD)
  Destination:       decrypter/state_113_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_34_o falling

  Data Path: d<113> to decrypter/state_113_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_35_o1 (decrypter/clr_state[127]_AND_35_o)
     LDC:CLR                   0.430          decrypter/state_113_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_32_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<114> (PAD)
  Destination:       decrypter/state_114_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_32_o falling

  Data Path: d<114> to decrypter/state_114_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_33_o1 (decrypter/clr_state[127]_AND_33_o)
     LDC:CLR                   0.430          decrypter/state_114_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_36_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<112> (PAD)
  Destination:       decrypter/state_112_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_36_o falling

  Data Path: d<112> to decrypter/state_112_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_37_o1 (decrypter/clr_state[127]_AND_37_o)
     LDC:CLR                   0.430          decrypter/state_112_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_30_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<115> (PAD)
  Destination:       decrypter/state_115_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_30_o falling

  Data Path: d<115> to decrypter/state_115_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_31_o1 (decrypter/clr_state[127]_AND_31_o)
     LDC:CLR                   0.430          decrypter/state_115_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_28_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<116> (PAD)
  Destination:       decrypter/state_116_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_28_o falling

  Data Path: d<116> to decrypter/state_116_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_29_o1 (decrypter/clr_state[127]_AND_29_o)
     LDC:CLR                   0.430          decrypter/state_116_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_24_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<118> (PAD)
  Destination:       decrypter/state_118_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_24_o falling

  Data Path: d<118> to decrypter/state_118_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_25_o1 (decrypter/clr_state[127]_AND_25_o)
     LDC:CLR                   0.430          decrypter/state_118_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_22_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<119> (PAD)
  Destination:       decrypter/state_119_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_22_o falling

  Data Path: d<119> to decrypter/state_119_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_23_o1 (decrypter/clr_state[127]_AND_23_o)
     LDC:CLR                   0.430          decrypter/state_119_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_26_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<117> (PAD)
  Destination:       decrypter/state_117_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_26_o falling

  Data Path: d<117> to decrypter/state_117_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_27_o1 (decrypter/clr_state[127]_AND_27_o)
     LDC:CLR                   0.430          decrypter/state_117_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_20_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<120> (PAD)
  Destination:       decrypter/state_120_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_20_o falling

  Data Path: d<120> to decrypter/state_120_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_21_o1 (decrypter/clr_state[127]_AND_21_o)
     LDC:CLR                   0.430          decrypter/state_120_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_18_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<121> (PAD)
  Destination:       decrypter/state_121_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_18_o falling

  Data Path: d<121> to decrypter/state_121_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_19_o1 (decrypter/clr_state[127]_AND_19_o)
     LDC:CLR                   0.430          decrypter/state_121_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_14_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<123> (PAD)
  Destination:       decrypter/state_123_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_14_o falling

  Data Path: d<123> to decrypter/state_123_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_15_o1 (decrypter/clr_state[127]_AND_15_o)
     LDC:CLR                   0.430          decrypter/state_123_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_12_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<124> (PAD)
  Destination:       decrypter/state_124_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_12_o falling

  Data Path: d<124> to decrypter/state_124_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_13_o1 (decrypter/clr_state[127]_AND_13_o)
     LDC:CLR                   0.430          decrypter/state_124_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_16_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<122> (PAD)
  Destination:       decrypter/state_122_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_16_o falling

  Data Path: d<122> to decrypter/state_122_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_17_o1 (decrypter/clr_state[127]_AND_17_o)
     LDC:CLR                   0.430          decrypter/state_122_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_10_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<125> (PAD)
  Destination:       decrypter/state_125_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_10_o falling

  Data Path: d<125> to decrypter/state_125_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_11_o1 (decrypter/clr_state[127]_AND_11_o)
     LDC:CLR                   0.430          decrypter/state_125_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_8_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<126> (PAD)
  Destination:       decrypter/state_126_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_8_o falling

  Data Path: d<126> to decrypter/state_126_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_9_o1 (decrypter/clr_state[127]_AND_9_o)
     LDC:CLR                   0.430          decrypter/state_126_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'decrypter/clr_state[127]_AND_6_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 1)
  Source:            d<127> (PAD)
  Destination:       decrypter/state_127_LDC (LATCH)
  Destination Clock: decrypter/clr_state[127]_AND_6_o falling

  Data Path: d<127> to decrypter/state_127_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            2   0.205   0.616  decrypter/clr_state[127]_AND_7_o1 (decrypter/clr_state[127]_AND_7_o)
     LDC:CLR                   0.430          decrypter/state_127_LDC
    ----------------------------------------
    Total                      1.252ns (0.636ns logic, 0.616ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 256 / 128
-------------------------------------------------------------------------
Offset:              1.334ns (Levels of Logic = 1)
  Source:            decrypter/plaintext_127 (FF)
  Destination:       q<127> (PAD)
  Source Clock:      clk rising

  Data Path: decrypter/plaintext_127 to q<127>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.684  decrypter/plaintext_127 (decrypter/plaintext_127)
     LUT3:I1->O            0   0.203   0.000  Mmux_q311 (q<127>)
    ----------------------------------------
    Total                      1.334ns (0.650ns logic, 0.684ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 128 / 128
-------------------------------------------------------------------------
Delay:               0.434ns (Levels of Logic = 1)
  Source:            enc (PAD)
  Destination:       q<127> (PAD)

  Data Path: enc to q<127>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            0   0.205   0.000  Mmux_q1281 (q<9>)
    ----------------------------------------
    Total                      0.434ns (0.434ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |    8.357|         |         |         |
decrypter/clr_state[127]_AND_100_o|         |    6.992|         |         |
decrypter/clr_state[127]_AND_102_o|         |    6.971|         |         |
decrypter/clr_state[127]_AND_104_o|         |    7.010|         |         |
decrypter/clr_state[127]_AND_106_o|         |    7.066|         |         |
decrypter/clr_state[127]_AND_108_o|         |    6.917|         |         |
decrypter/clr_state[127]_AND_10_o |         |    7.063|         |         |
decrypter/clr_state[127]_AND_110_o|         |    6.900|         |         |
decrypter/clr_state[127]_AND_112_o|         |    6.997|         |         |
decrypter/clr_state[127]_AND_114_o|         |    6.917|         |         |
decrypter/clr_state[127]_AND_116_o|         |    6.992|         |         |
decrypter/clr_state[127]_AND_118_o|         |    6.969|         |         |
decrypter/clr_state[127]_AND_120_o|         |    7.027|         |         |
decrypter/clr_state[127]_AND_122_o|         |    7.046|         |         |
decrypter/clr_state[127]_AND_124_o|         |    6.871|         |         |
decrypter/clr_state[127]_AND_126_o|         |    6.900|         |         |
decrypter/clr_state[127]_AND_128_o|         |    6.908|         |         |
decrypter/clr_state[127]_AND_12_o |         |    7.017|         |         |
decrypter/clr_state[127]_AND_130_o|         |    6.899|         |         |
decrypter/clr_state[127]_AND_132_o|         |    7.009|         |         |
decrypter/clr_state[127]_AND_134_o|         |    7.194|         |         |
decrypter/clr_state[127]_AND_136_o|         |    7.129|         |         |
decrypter/clr_state[127]_AND_138_o|         |    7.063|         |         |
decrypter/clr_state[127]_AND_140_o|         |    6.891|         |         |
decrypter/clr_state[127]_AND_142_o|         |    7.014|         |         |
decrypter/clr_state[127]_AND_144_o|         |    6.908|         |         |
decrypter/clr_state[127]_AND_146_o|         |    7.005|         |         |
decrypter/clr_state[127]_AND_148_o|         |    7.009|         |         |
decrypter/clr_state[127]_AND_14_o |         |    7.014|         |         |
decrypter/clr_state[127]_AND_150_o|         |    6.954|         |         |
decrypter/clr_state[127]_AND_152_o|         |    7.010|         |         |
decrypter/clr_state[127]_AND_154_o|         |    7.066|         |         |
decrypter/clr_state[127]_AND_156_o|         |    6.925|         |         |
decrypter/clr_state[127]_AND_158_o|         |    6.908|         |         |
decrypter/clr_state[127]_AND_160_o|         |    6.917|         |         |
decrypter/clr_state[127]_AND_162_o|         |    6.908|         |         |
decrypter/clr_state[127]_AND_164_o|         |    6.992|         |         |
decrypter/clr_state[127]_AND_166_o|         |    6.971|         |         |
decrypter/clr_state[127]_AND_168_o|         |    7.010|         |         |
decrypter/clr_state[127]_AND_16_o |         |    6.917|         |         |
decrypter/clr_state[127]_AND_170_o|         |    7.066|         |         |
decrypter/clr_state[127]_AND_172_o|         |    6.917|         |         |
decrypter/clr_state[127]_AND_174_o|         |    6.900|         |         |
decrypter/clr_state[127]_AND_176_o|         |    6.997|         |         |
decrypter/clr_state[127]_AND_178_o|         |    6.917|         |         |
decrypter/clr_state[127]_AND_180_o|         |    6.992|         |         |
decrypter/clr_state[127]_AND_182_o|         |    6.969|         |         |
decrypter/clr_state[127]_AND_184_o|         |    7.027|         |         |
decrypter/clr_state[127]_AND_186_o|         |    7.046|         |         |
decrypter/clr_state[127]_AND_188_o|         |    6.871|         |         |
decrypter/clr_state[127]_AND_18_o |         |    7.014|         |         |
decrypter/clr_state[127]_AND_190_o|         |    6.900|         |         |
decrypter/clr_state[127]_AND_192_o|         |    6.908|         |         |
decrypter/clr_state[127]_AND_194_o|         |    6.899|         |         |
decrypter/clr_state[127]_AND_196_o|         |    7.009|         |         |
decrypter/clr_state[127]_AND_198_o|         |    7.194|         |         |
decrypter/clr_state[127]_AND_200_o|         |    7.109|         |         |
decrypter/clr_state[127]_AND_202_o|         |    7.063|         |         |
decrypter/clr_state[127]_AND_204_o|         |    6.997|         |         |
decrypter/clr_state[127]_AND_206_o|         |    7.014|         |         |
decrypter/clr_state[127]_AND_208_o|         |    6.908|         |         |
decrypter/clr_state[127]_AND_20_o |         |    7.009|         |         |
decrypter/clr_state[127]_AND_210_o|         |    6.917|         |         |
decrypter/clr_state[127]_AND_212_o|         |    7.009|         |         |
decrypter/clr_state[127]_AND_214_o|         |    6.966|         |         |
decrypter/clr_state[127]_AND_216_o|         |    7.010|         |         |
decrypter/clr_state[127]_AND_218_o|         |    6.949|         |         |
decrypter/clr_state[127]_AND_220_o|         |    6.925|         |         |
decrypter/clr_state[127]_AND_222_o|         |    6.908|         |         |
decrypter/clr_state[127]_AND_224_o|         |    6.917|         |         |
decrypter/clr_state[127]_AND_226_o|         |    6.908|         |         |
decrypter/clr_state[127]_AND_228_o|         |    6.992|         |         |
decrypter/clr_state[127]_AND_22_o |         |    6.949|         |         |
decrypter/clr_state[127]_AND_230_o|         |    6.971|         |         |
decrypter/clr_state[127]_AND_232_o|         |    7.010|         |         |
decrypter/clr_state[127]_AND_234_o|         |    7.066|         |         |
decrypter/clr_state[127]_AND_236_o|         |    6.934|         |         |
decrypter/clr_state[127]_AND_238_o|         |    6.917|         |         |
decrypter/clr_state[127]_AND_240_o|         |    6.997|         |         |
decrypter/clr_state[127]_AND_242_o|         |    6.908|         |         |
decrypter/clr_state[127]_AND_244_o|         |    6.992|         |         |
decrypter/clr_state[127]_AND_246_o|         |    6.969|         |         |
decrypter/clr_state[127]_AND_248_o|         |    7.027|         |         |
decrypter/clr_state[127]_AND_24_o |         |    7.010|         |         |
decrypter/clr_state[127]_AND_250_o|         |    7.046|         |         |
decrypter/clr_state[127]_AND_252_o|         |    6.888|         |         |
decrypter/clr_state[127]_AND_254_o|         |    6.917|         |         |
decrypter/clr_state[127]_AND_256_o|         |    6.908|         |         |
decrypter/clr_state[127]_AND_258_o|         |    6.899|         |         |
decrypter/clr_state[127]_AND_260_o|         |    7.009|         |         |
decrypter/clr_state[127]_AND_26_o |         |    7.066|         |         |
decrypter/clr_state[127]_AND_28_o |         |    6.934|         |         |
decrypter/clr_state[127]_AND_30_o |         |    6.917|         |         |
decrypter/clr_state[127]_AND_32_o |         |    6.900|         |         |
decrypter/clr_state[127]_AND_34_o |         |    6.917|         |         |
decrypter/clr_state[127]_AND_36_o |         |    6.992|         |         |
decrypter/clr_state[127]_AND_38_o |         |    7.051|         |         |
decrypter/clr_state[127]_AND_40_o |         |    7.010|         |         |
decrypter/clr_state[127]_AND_42_o |         |    7.046|         |         |
decrypter/clr_state[127]_AND_44_o |         |    6.934|         |         |
decrypter/clr_state[127]_AND_46_o |         |    6.917|         |         |
decrypter/clr_state[127]_AND_48_o |         |    6.997|         |         |
decrypter/clr_state[127]_AND_50_o |         |    6.997|         |         |
decrypter/clr_state[127]_AND_52_o |         |    6.992|         |         |
decrypter/clr_state[127]_AND_54_o |         |    6.954|         |         |
decrypter/clr_state[127]_AND_56_o |         |    7.027|         |         |
decrypter/clr_state[127]_AND_58_o |         |    6.949|         |         |
decrypter/clr_state[127]_AND_60_o |         |    6.917|         |         |
decrypter/clr_state[127]_AND_62_o |         |    6.909|         |         |
decrypter/clr_state[127]_AND_64_o |         |    6.908|         |         |
decrypter/clr_state[127]_AND_66_o |         |    6.891|         |         |
decrypter/clr_state[127]_AND_68_o |         |    7.009|         |         |
decrypter/clr_state[127]_AND_6_o  |         |    7.097|         |         |
decrypter/clr_state[127]_AND_70_o |         |    7.194|         |         |
decrypter/clr_state[127]_AND_72_o |         |    7.129|         |         |
decrypter/clr_state[127]_AND_74_o |         |    7.063|         |         |
decrypter/clr_state[127]_AND_76_o |         |    6.891|         |         |
decrypter/clr_state[127]_AND_78_o |         |    7.014|         |         |
decrypter/clr_state[127]_AND_80_o |         |    6.908|         |         |
decrypter/clr_state[127]_AND_82_o |         |    7.005|         |         |
decrypter/clr_state[127]_AND_84_o |         |    7.009|         |         |
decrypter/clr_state[127]_AND_86_o |         |    6.954|         |         |
decrypter/clr_state[127]_AND_88_o |         |    7.010|         |         |
decrypter/clr_state[127]_AND_8_o  |         |    7.129|         |         |
decrypter/clr_state[127]_AND_90_o |         |    7.066|         |         |
decrypter/clr_state[127]_AND_92_o |         |    6.925|         |         |
decrypter/clr_state[127]_AND_94_o |         |    6.908|         |         |
decrypter/clr_state[127]_AND_96_o |         |    6.917|         |         |
decrypter/clr_state[127]_AND_98_o |         |    6.908|         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_100_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_100_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_102_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_102_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_104_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_104_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_106_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_106_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_108_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_108_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_10_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_10_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_110_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_110_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_112_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_112_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_114_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_114_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_116_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_116_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_118_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_118_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_120_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_120_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_122_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_122_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_124_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_124_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_126_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_126_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_128_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_128_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_12_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_12_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_130_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_130_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_132_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_132_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_134_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_134_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_136_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_136_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_138_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_138_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_140_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_140_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_142_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_142_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_144_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_144_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_146_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_146_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_148_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_148_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_14_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_14_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_150_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_150_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_152_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_152_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_154_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_154_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_156_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_156_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_158_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_158_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_160_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_160_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_162_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_162_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_164_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_164_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_166_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_166_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_168_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_168_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_16_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_16_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_170_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_170_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_172_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_172_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_174_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_174_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_176_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_176_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_178_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_178_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_180_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_180_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_182_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_182_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_184_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_184_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_186_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_186_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_188_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_188_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_18_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_18_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_190_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_190_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_192_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_192_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_194_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_194_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_196_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_196_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_198_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_198_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_200_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_200_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_202_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_202_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_204_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_204_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_206_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_206_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_208_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_208_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_20_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_20_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_210_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_210_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_212_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_212_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_214_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_214_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_216_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_216_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_218_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_218_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_220_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_220_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_222_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_222_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_224_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_224_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_226_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_226_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_228_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_228_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_22_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_22_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_230_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_230_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_232_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_232_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_234_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_234_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_236_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_236_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_238_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_238_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_240_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_240_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_242_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_242_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_244_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_244_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_246_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_246_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_248_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_248_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_24_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_24_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_250_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_250_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_252_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_252_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_254_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_254_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_256_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_256_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_258_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_258_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_260_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    5.647|         |
decrypter/clr_state[127]_AND_260_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_26_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_26_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_28_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_28_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_30_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_30_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_32_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_32_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_34_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_34_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_36_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_36_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_38_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_38_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_40_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_40_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_42_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_42_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_44_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_44_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_46_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_46_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_48_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_48_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_50_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_50_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_52_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_52_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_54_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_54_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_56_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_56_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_58_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_58_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_60_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_60_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_62_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_62_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_64_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_64_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_66_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_66_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_68_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_68_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_6_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
clk                             |         |         |    5.647|         |
decrypter/clr_state[127]_AND_6_o|         |         |    2.646|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_70_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_70_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_72_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_72_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_74_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_74_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_76_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_76_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_78_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_78_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_80_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_80_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_82_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_82_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_84_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_84_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_86_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_86_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_88_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_88_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_8_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
clk                             |         |         |    5.647|         |
decrypter/clr_state[127]_AND_8_o|         |         |    2.646|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_90_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_90_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_92_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_92_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_94_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_94_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_96_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_96_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock decrypter/clr_state[127]_AND_98_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.647|         |
decrypter/clr_state[127]_AND_98_o|         |         |    2.646|         |
---------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 39.00 secs
Total CPU time to Xst completion: 39.39 secs
 
--> 

Total memory usage is 395588 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :   80 (   0 filtered)

