{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575790471726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575790471726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 15:34:31 2019 " "Processing started: Sun Dec 08 15:34:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575790471726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575790471726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov5640_rgb565_lcd -c ov5640_rgb565_lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_rgb565_lcd -c ov5640_rgb565_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575790471726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1575790472164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/ov5640_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/ov5640_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_dri " "Found entity 1: ov5640_dri" {  } { { "../rtl/ov5640/ov5640_dri.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/ov5640_dri.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790472215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/rd_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/rd_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 rd_id " "Found entity 1: rd_id" {  } { { "../rtl/lcd/rd_id.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/rd_id.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790472218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/lcd_driver.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790472221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472221 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd.v(52) " "Verilog HDL warning at lcd.v(52): extended using \"x\" or \"z\"" {  } { { "../rtl/lcd/lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/lcd.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1575790472223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "../rtl/lcd/lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/lcd.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790472223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../rtl/lcd/clk_div.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/clk_div.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790472226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790472229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790472231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_fifo_ctrl " "Found entity 1: sdram_fifo_ctrl" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_fifo_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790472237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_data " "Found entity 1: sdram_data" {  } { { "../rtl/sdram/sdram_data.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_data.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790472241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790472245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../rtl/sdram/sdram_controller.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790472248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "../rtl/sdram/sdram_cmd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_cmd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790472253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790472256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/picture_size.v 1 1 " "Found 1 design units, including 1 entities, in source file /intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/picture_size.v" { { "Info" "ISGN_ENTITY_NAME" "1 picture_size " "Found entity 1: picture_size" {  } { { "../rtl/ov5640/picture_size.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/picture_size.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790472258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_ov5640_rgb565_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ov5640_rgb565_cfg " "Found entity 1: i2c_ov5640_rgb565_cfg" {  } { { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790472263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dri " "Found entity 1: i2c_dri" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_dri.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790472266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/cmos_capture_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/cmos_capture_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_capture_data " "Found entity 1: cmos_capture_data" {  } { { "../rtl/ov5640/cmos_capture_data.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/cmos_capture_data.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790472269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /intel_ep4ce10/board_sourcecode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_rgb565_lcd " "Found entity 1: ov5640_rgb565_lcd" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790472272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ipcore/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790472276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790472276 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov5640_rgb565_lcd " "Elaborating entity \"ov5640_rgb565_lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575790473067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"pll:u_pll\"" {  } { { "../rtl/ov5640_rgb565_lcd.v" "u_pll" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "altpll_component" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ipcore/pll.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ipcore/pll.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575790473125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:u_pll\|altpll:altpll_component " "Instantiated megafunction \"pll:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2083 " "Parameter \"clk1_phase_shift\" = \"-2083\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473126 ""}  } { { "ipcore/pll.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ipcore/pll.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575790473126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790473196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790473196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:u_lcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:u_lcd\"" {  } { { "../rtl/ov5640_rgb565_lcd.v" "u_lcd" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_id lcd:u_lcd\|rd_id:u_rd_id " "Elaborating entity \"rd_id\" for hierarchy \"lcd:u_lcd\|rd_id:u_rd_id\"" {  } { { "../rtl/lcd/lcd.v" "u_rd_id" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/lcd.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div lcd:u_lcd\|clk_div:u_clk_div " "Elaborating entity \"clk_div\" for hierarchy \"lcd:u_lcd\|clk_div:u_clk_div\"" {  } { { "../rtl/lcd/lcd.v" "u_clk_div" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/lcd.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd:u_lcd\|lcd_driver:u_lcd_driver " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd:u_lcd\|lcd_driver:u_lcd_driver\"" {  } { { "../rtl/lcd/lcd.v" "u_lcd_driver" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/lcd.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picture_size picture_size:u_picture_size " "Elaborating entity \"picture_size\" for hierarchy \"picture_size:u_picture_size\"" {  } { { "../rtl/ov5640_rgb565_lcd.v" "u_picture_size" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_dri ov5640_dri:u0_ov5640_dri " "Elaborating entity \"ov5640_dri\" for hierarchy \"ov5640_dri:u0_ov5640_dri\"" {  } { { "../rtl/ov5640_rgb565_lcd.v" "u0_ov5640_dri" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ov5640_rgb565_cfg ov5640_dri:u0_ov5640_dri\|i2c_ov5640_rgb565_cfg:u_i2c_cfg " "Elaborating entity \"i2c_ov5640_rgb565_cfg\" for hierarchy \"ov5640_dri:u0_ov5640_dri\|i2c_ov5640_rgb565_cfg:u_i2c_cfg\"" {  } { { "../rtl/ov5640/ov5640_dri.v" "u_i2c_cfg" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/ov5640_dri.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dri ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr " "Elaborating entity \"i2c_dri\" for hierarchy \"ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\"" {  } { { "../rtl/ov5640/ov5640_dri.v" "u_i2c_dr" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/ov5640_dri.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 9 i2c_dri.v(81) " "Verilog HDL assignment warning at i2c_dri.v(81): truncated value with size 27 to match size of target (9)" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_dri.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575790473219 "|ov5640_rgb565_lcd|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_capture_data ov5640_dri:u0_ov5640_dri\|cmos_capture_data:u_cmos_capture_data " "Elaborating entity \"cmos_capture_data\" for hierarchy \"ov5640_dri:u0_ov5640_dri\|cmos_capture_data:u_cmos_capture_data\"" {  } { { "../rtl/ov5640/ov5640_dri.v" "u_cmos_capture_data" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/ov5640_dri.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:u_sdram_top " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:u_sdram_top\"" {  } { { "../rtl/ov5640_rgb565_lcd.v" "u_sdram_top" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_fifo_ctrl sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl " "Elaborating entity \"sdram_fifo_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_fifo_ctrl" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u0_wrfifo" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_fifo_ctrl.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "dcfifo_component" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575790473315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473315 ""}  } { { "../rtl/sdram/wrfifo.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575790473315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0ol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0ol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0ol1 " "Found entity 1: dcfifo_0ol1" {  } { { "db/dcfifo_0ol1.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dcfifo_0ol1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790473377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790473377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0ol1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated " "Elaborating entity \"dcfifo_0ol1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_8ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_8ib " "Found entity 1: a_gray2bin_8ib" {  } { { "db/a_gray2bin_8ib.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/a_gray2bin_8ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790473392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790473392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_8ib sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_8ib\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_0ol1.tdf" "rdptr_g_gray2bin" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dcfifo_0ol1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_777.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_777 " "Found entity 1: a_graycounter_777" {  } { { "db/a_graycounter_777.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/a_graycounter_777.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790473454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790473454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_777 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|a_graycounter_777:rdptr_g1p " "Elaborating entity \"a_graycounter_777\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|a_graycounter_777:rdptr_g1p\"" {  } { { "db/dcfifo_0ol1.tdf" "rdptr_g1p" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dcfifo_0ol1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3lc " "Found entity 1: a_graycounter_3lc" {  } { { "db/a_graycounter_3lc.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/a_graycounter_3lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790473516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790473516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3lc sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|a_graycounter_3lc:wrptr_g1p " "Elaborating entity \"a_graycounter_3lc\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|a_graycounter_3lc:wrptr_g1p\"" {  } { { "db/dcfifo_0ol1.tdf" "wrptr_g1p" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dcfifo_0ol1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gm31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gm31 " "Found entity 1: altsyncram_gm31" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/altsyncram_gm31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790473582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790473582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gm31 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|altsyncram_gm31:fifo_ram " "Elaborating entity \"altsyncram_gm31\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|altsyncram_gm31:fifo_ram\"" {  } { { "db/dcfifo_0ol1.tdf" "fifo_ram" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dcfifo_0ol1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790473597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790473597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|dffpipe_se9:rs_brp " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|dffpipe_se9:rs_brp\"" {  } { { "db/dcfifo_0ol1.tdf" "rs_brp" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dcfifo_0ol1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/alt_synch_pipe_1e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790473613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790473613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\"" {  } { { "db/dcfifo_0ol1.tdf" "rs_dgwp" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dcfifo_0ol1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790473627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790473627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\|dffpipe_te9:dffpipe11 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\|dffpipe_te9:dffpipe11\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe11" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/alt_synch_pipe_1e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\"" {  } { { "db/dcfifo_0ol1.tdf" "ws_dgrp" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dcfifo_0ol1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790473691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790473691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_0ol1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dcfifo_0ol1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790473760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790473760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u0_wrfifo\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_0ol1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dcfifo_0ol1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u0_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u0_rdfifo\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u0_rdfifo" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_fifo_ctrl.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u0_rdfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u0_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "dcfifo_component" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u0_rdfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u0_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575790473899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u0_rdfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u0_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473899 ""}  } { { "../rtl/sdram/rdfifo.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575790473899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_jol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_jol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_jol1 " "Found entity 1: dcfifo_jol1" {  } { { "db/dcfifo_jol1.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dcfifo_jol1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790473959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790473959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_jol1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u0_rdfifo\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated " "Elaborating entity \"dcfifo_jol1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u0_rdfifo\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_f98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_f98 " "Found entity 1: alt_synch_pipe_f98" {  } { { "db/alt_synch_pipe_f98.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/alt_synch_pipe_f98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790473980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790473980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_f98 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u0_rdfifo\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\|alt_synch_pipe_f98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_f98\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u0_rdfifo\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\|alt_synch_pipe_f98:rs_dgwp\"" {  } { { "db/dcfifo_jol1.tdf" "rs_dgwp" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dcfifo_jol1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2e8 " "Found entity 1: alt_synch_pipe_2e8" {  } { { "db/alt_synch_pipe_2e8.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/alt_synch_pipe_2e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790473999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790473999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2e8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u0_rdfifo\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_2e8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u0_rdfifo\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\"" {  } { { "db/dcfifo_jol1.tdf" "ws_dgrp" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dcfifo_jol1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790473999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575790474013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575790474013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u0_rdfifo\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_ue9:dffpipe4 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u0_rdfifo\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_ue9:dffpipe4\"" {  } { { "db/alt_synch_pipe_2e8.tdf" "dffpipe4" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/alt_synch_pipe_2e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790474014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_controller" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_top.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790474112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_ctrl" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_controller.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790474115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd " "Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_cmd" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_controller.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790474118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_data sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data " "Elaborating entity \"sdram_data\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_data" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_controller.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575790474121 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lcd:u_lcd\|lcd_driver:u_lcd_driver\|v_sync~0 " "Found clock multiplexer lcd:u_lcd\|lcd_driver:u_lcd_driver\|v_sync~0" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/lcd_driver.v" 111 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1575790476389 "|ov5640_rgb565_lcd|lcd:u_lcd|lcd_driver:u_lcd_driver|v_sync~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1575790476389 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1575790477084 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_dri.v" 40 -1 0 } } { "../rtl/sdram/sdram_cmd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_cmd.v" 71 -1 0 } } { "../rtl/ov5640/i2c_dri.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "../rtl/ov5640/i2c_dri.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_dri.v" 59 -1 0 } } { "../rtl/ov5640/i2c_dri.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_dri.v" 58 -1 0 } } { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 35 -1 0 } } { "db/dcfifo_jol1.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dcfifo_jol1.tdf" 60 2 0 } } { "db/dcfifo_jol1.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dcfifo_jol1.tdf" 64 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/a_graycounter_777.tdf" 32 2 0 } } { "db/dcfifo_0ol1.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dcfifo_0ol1.tdf" 58 2 0 } } { "db/dcfifo_0ol1.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/dcfifo_0ol1.tdf" 62 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/a_graycounter_3lc.tdf" 32 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/a_graycounter_777.tdf" 47 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/a_graycounter_3lc.tdf" 47 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1575790477144 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1575790477144 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cam0_rst_n VCC " "Pin \"cam0_rst_n\" is stuck at VCC" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575790478546 "|ov5640_rgb565_lcd|cam0_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cam0_pwdn GND " "Pin \"cam0_pwdn\" is stuck at GND" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575790478546 "|ov5640_rgb565_lcd|cam0_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "cam1_rst_n VCC " "Pin \"cam1_rst_n\" is stuck at VCC" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575790478546 "|ov5640_rgb565_lcd|cam1_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cam1_pwdn GND " "Pin \"cam1_pwdn\" is stuck at GND" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575790478546 "|ov5640_rgb565_lcd|cam1_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575790478546 "|ov5640_rgb565_lcd|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575790478546 "|ov5640_rgb565_lcd|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_hs VCC " "Pin \"lcd_hs\" is stuck at VCC" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575790478546 "|ov5640_rgb565_lcd|lcd_hs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_vs VCC " "Pin \"lcd_vs\" is stuck at VCC" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575790478546 "|ov5640_rgb565_lcd|lcd_vs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_bl VCC " "Pin \"lcd_bl\" is stuck at VCC" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575790478546 "|ov5640_rgb565_lcd|lcd_bl"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rst VCC " "Pin \"lcd_rst\" is stuck at VCC" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575790478546 "|ov5640_rgb565_lcd|lcd_rst"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575790478546 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1575790478813 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575790485378 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/output_files/ov5640_rgb565_lcd.map.smsg " "Generated suppressed messages file E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/output_files/ov5640_rgb565_lcd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1575790485533 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575790485809 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575790485809 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2786 " "Implemented 2786 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575790486085 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575790486085 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Implemented 34 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1575790486085 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2628 " "Implemented 2628 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575790486085 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1575790486085 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1575790486085 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575790486085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "531 " "Peak virtual memory: 531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575790486146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 15:34:46 2019 " "Processing ended: Sun Dec 08 15:34:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575790486146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575790486146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575790486146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575790486146 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575790488048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575790488049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 15:34:47 2019 " "Processing started: Sun Dec 08 15:34:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575790488049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575790488049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ov5640_rgb565_lcd -c ov5640_rgb565_lcd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ov5640_rgb565_lcd -c ov5640_rgb565_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575790488049 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575790488148 ""}
{ "Info" "0" "" "Project  = ov5640_rgb565_lcd" {  } {  } 0 0 "Project  = ov5640_rgb565_lcd" 0 0 "Fitter" 0 0 1575790488148 ""}
{ "Info" "0" "" "Revision = ov5640_rgb565_lcd" {  } {  } 0 0 "Revision = ov5640_rgb565_lcd" 0 0 "Fitter" 0 0 1575790488148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575790488309 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov5640_rgb565_lcd EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"ov5640_rgb565_lcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575790488344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575790488400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575790488400 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 1075 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1575790488466 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 1076 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1575790488466 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 1077 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1575790488466 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 1075 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1575790488466 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575790488547 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575790488781 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575790488781 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575790488781 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575790488781 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575790488787 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575790488787 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575790488787 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575790488787 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575790488789 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575790488793 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0ol1 " "Entity dcfifo_0ol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575790489902 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1575790489902 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jol1 " "Entity dcfifo_jol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575790489902 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1575790489902 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1575790489902 ""}
{ "Info" "ISTA_SDC_FOUND" "ov5640_rgb565_lcd.out.sdc " "Reading SDC File: 'ov5640_rgb565_lcd.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575790489916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_rgb565_lcd.out.sdc 116 *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* keeper " "Ignored filter at ov5640_rgb565_lcd.out.sdc(116): *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* could not be matched with a keeper" {  } { { "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575790489919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_rgb565_lcd.out.sdc 116 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_rgb565_lcd.out.sdc(116): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*\}\]" {  } { { "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1575790489920 ""}  } { { "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575790489920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_rgb565_lcd.out.sdc 117 *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* keeper " "Ignored filter at ov5640_rgb565_lcd.out.sdc(117): *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* could not be matched with a keeper" {  } { { "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575790489920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_rgb565_lcd.out.sdc 117 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_rgb565_lcd.out.sdc(117): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*\}\]" {  } { { "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1575790489920 ""}  } { { "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575790489920 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lcd:u_lcd\|clk_div:u_clk_div\|clk_10m " "Node: lcd:u_lcd\|clk_div:u_clk_div\|clk_10m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1575790489930 "|ov5640_rgb565_lcd|lcd:u_lcd|clk_div:u_clk_div|clk_10m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1575790489930 "|ov5640_rgb565_lcd|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1575790489930 "|ov5640_rgb565_lcd|ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) cam0_pclk (Rise) setup and hold " "From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575790489946 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) cam1_pclk (Rise) setup and hold " "From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575790489946 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) cam1_pclk (Rise) setup and hold " "From u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575790489946 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From cam1_pclk (Rise) to u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575790489946 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1575790489946 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1575790489946 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1575790489946 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1575790489946 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    cam0_pclk " "  20.000    cam0_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1575790489946 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    cam1_pclk " "  20.000    cam1_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1575790489946 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1575790489946 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1575790489946 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1575790489946 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  10.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1575790489946 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1575790489946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575790490136 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/pll_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 1075 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575790490136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575790490136 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/pll_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 1075 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575790490136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575790490136 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/pll_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 1075 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575790490136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd:u_lcd\|clk_div:u_clk_div\|Selector0  " "Automatically promoted node lcd:u_lcd\|clk_div:u_clk_div\|Selector0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575790490137 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_pclk~output " "Destination node lcd_pclk~output" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 63 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_pclk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 6241 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575790490137 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575790490137 ""}  } { { "../rtl/lcd/clk_div.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/lcd/clk_div.v" 106 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:u_lcd|clk_div:u_clk_div|Selector0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 1068 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575790490137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk  " "Automatically promoted node ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575790490137 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk~0 " "Destination node ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk~0" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 4467 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575790490137 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575790490137 ""}  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 901 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575790490137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk  " "Automatically promoted node ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575790490138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk~0 " "Destination node ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk~0" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 4468 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575790490138 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575790490138 ""}  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 1734 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575790490138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575790490138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n~0 " "Destination node rst_n~0" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 71 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 2033 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575790490138 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575790490138 ""}  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 24 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 6276 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575790490138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~0  " "Automatically promoted node rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575790490138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~1 " "Destination node sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~1" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/sdram/sdram_ctrl.v" 38 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 2427 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575790490138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ov5640_dri:u1_ov5640_dri\|comb~0 " "Destination node ov5640_dri:u1_ov5640_dri\|comb~0" {  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_dri:u1_ov5640_dri|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 4210 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575790490138 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575790490138 ""}  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 71 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 2033 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575790490138 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575790490810 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575790490813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575790490814 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575790490818 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575790490822 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575790490825 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575790490826 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575790490829 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575790491492 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1575790491496 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575790491496 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ipcore/pll.v" 111 0 0 } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 111 0 0 } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 45 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1575790491549 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575790491619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575790492479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575790493090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575790493110 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575790494178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575790494178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575790494927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1575790496379 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575790496379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575790496734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1575790496736 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1575790496736 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575790496736 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.17 " "Total time spent on timing analysis during the Fitter is 1.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1575790496805 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575790496877 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575790497297 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575790497353 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575790497957 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575790498786 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "58 " "Following 58 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam0_sda 2.5 V B12 " "Pin cam0_sda uses I/O standard 2.5 V at B12" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam0_sda } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam0_sda" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 33 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam0_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam1_sda 2.5 V B4 " "Pin cam1_sda uses I/O standard 2.5 V at B4" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam1_sda } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam1_sda" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 43 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam1_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[0\] 2.5 V P14 " "Pin sdram_data\[0\] uses I/O standard 2.5 V at P14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[0\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 54 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[1\] 2.5 V M12 " "Pin sdram_data\[1\] uses I/O standard 2.5 V at M12" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[1\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 54 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[2\] 2.5 V N14 " "Pin sdram_data\[2\] uses I/O standard 2.5 V at N14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[2\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 54 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[3\] 2.5 V L12 " "Pin sdram_data\[3\] uses I/O standard 2.5 V at L12" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[3\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 54 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[4\] 2.5 V L13 " "Pin sdram_data\[4\] uses I/O standard 2.5 V at L13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[4\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 54 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[5\] 2.5 V L14 " "Pin sdram_data\[5\] uses I/O standard 2.5 V at L14" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[5] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[5\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 54 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[6\] 2.5 V L11 " "Pin sdram_data\[6\] uses I/O standard 2.5 V at L11" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[6] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[6\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 54 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[7\] 2.5 V K12 " "Pin sdram_data\[7\] uses I/O standard 2.5 V at K12" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[7] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[7\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 54 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[8\] 2.5 V G16 " "Pin sdram_data\[8\] uses I/O standard 2.5 V at G16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[8] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[8\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 54 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[9\] 2.5 V J11 " "Pin sdram_data\[9\] uses I/O standard 2.5 V at J11" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[9] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[9\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 54 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[10\] 2.5 V J16 " "Pin sdram_data\[10\] uses I/O standard 2.5 V at J16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[10] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[10\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 54 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[11\] 2.5 V J15 " "Pin sdram_data\[11\] uses I/O standard 2.5 V at J15" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[11] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[11\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 54 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[12\] 2.5 V K16 " "Pin sdram_data\[12\] uses I/O standard 2.5 V at K16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[12] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[12\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 54 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[13\] 2.5 V K15 " "Pin sdram_data\[13\] uses I/O standard 2.5 V at K15" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[13] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[13\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 54 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[14\] 2.5 V L16 " "Pin sdram_data\[14\] uses I/O standard 2.5 V at L16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[14] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[14\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 54 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[15\] 2.5 V L15 " "Pin sdram_data\[15\] uses I/O standard 2.5 V at L15" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[15] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[15\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 54 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[0\] 2.5 V T6 " "Pin lcd_rgb\[0\] uses I/O standard 2.5 V at T6" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[0\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 59 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[1\] 2.5 V R5 " "Pin lcd_rgb\[1\] uses I/O standard 2.5 V at R5" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[1\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 59 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[2\] 2.5 V T5 " "Pin lcd_rgb\[2\] uses I/O standard 2.5 V at T5" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[2\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 59 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[3\] 2.5 V R4 " "Pin lcd_rgb\[3\] uses I/O standard 2.5 V at R4" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[3\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 59 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[4\] 2.5 V T4 " "Pin lcd_rgb\[4\] uses I/O standard 2.5 V at T4" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[4\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 59 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[5\] 2.5 V T9 " "Pin lcd_rgb\[5\] uses I/O standard 2.5 V at T9" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[5] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[5\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 59 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[6\] 2.5 V R8 " "Pin lcd_rgb\[6\] uses I/O standard 2.5 V at R8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[6] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[6\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 59 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[7\] 2.5 V T8 " "Pin lcd_rgb\[7\] uses I/O standard 2.5 V at T8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[7] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[7\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 59 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[8\] 2.5 V R7 " "Pin lcd_rgb\[8\] uses I/O standard 2.5 V at R7" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[8] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[8\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 59 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[9\] 2.5 V T7 " "Pin lcd_rgb\[9\] uses I/O standard 2.5 V at T7" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[9] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[9\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 59 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[10\] 2.5 V R6 " "Pin lcd_rgb\[10\] uses I/O standard 2.5 V at R6" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[10] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[10\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 59 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[11\] 2.5 V R11 " "Pin lcd_rgb\[11\] uses I/O standard 2.5 V at R11" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[11] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[11\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 59 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[12\] 2.5 V T11 " "Pin lcd_rgb\[12\] uses I/O standard 2.5 V at T11" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[12] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[12\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 59 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[13\] 2.5 V R10 " "Pin lcd_rgb\[13\] uses I/O standard 2.5 V at R10" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[13] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[13\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 59 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[14\] 2.5 V T10 " "Pin lcd_rgb\[14\] uses I/O standard 2.5 V at T10" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[14] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[14\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 59 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[15\] 2.5 V R9 " "Pin lcd_rgb\[15\] uses I/O standard 2.5 V at R9" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[15] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[15\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 59 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_rst_n 2.5 V M1 " "Pin sys_rst_n uses I/O standard 2.5 V at M1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sys_rst_n } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_rst_n" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 24 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk 2.5 V E1 " "Pin sys_clk uses I/O standard 2.5 V at E1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 23 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam1_pclk 2.5 V D1 " "Pin cam1_pclk uses I/O standard 2.5 V at D1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam1_pclk } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam1_pclk" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 36 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam1_pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam0_pclk 2.5 V B7 " "Pin cam0_pclk uses I/O standard 2.5 V at B7" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam0_pclk } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam0_pclk" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 26 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam0_pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam1_data\[0\] 2.5 V B3 " "Pin cam1_data\[0\] uses I/O standard 2.5 V at B3" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam1_data[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam1_data\[0\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 39 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam1_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam1_href 2.5 V A4 " "Pin cam1_href uses I/O standard 2.5 V at A4" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam1_href } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam1_href" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 38 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam1_href } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam0_data\[0\] 2.5 V B11 " "Pin cam0_data\[0\] uses I/O standard 2.5 V at B11" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam0_data[0] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam0_data\[0\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam0_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam0_href 2.5 V A12 " "Pin cam0_href uses I/O standard 2.5 V at A12" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam0_href } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam0_href" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 28 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam0_href } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam1_data\[1\] 2.5 V A2 " "Pin cam1_data\[1\] uses I/O standard 2.5 V at A2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam1_data[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam1_data\[1\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 39 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam1_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam0_data\[1\] 2.5 V A10 " "Pin cam0_data\[1\] uses I/O standard 2.5 V at A10" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam0_data[1] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam0_data\[1\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam0_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam1_data\[2\] 2.5 V B1 " "Pin cam1_data\[2\] uses I/O standard 2.5 V at B1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam1_data[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam1_data\[2\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 39 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam1_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam0_data\[2\] 2.5 V B10 " "Pin cam0_data\[2\] uses I/O standard 2.5 V at B10" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam0_data[2] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam0_data\[2\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam0_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam1_data\[3\] 2.5 V C2 " "Pin cam1_data\[3\] uses I/O standard 2.5 V at C2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam1_data[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam1_data\[3\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 39 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam1_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam0_data\[3\] 2.5 V A9 " "Pin cam0_data\[3\] uses I/O standard 2.5 V at A9" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam0_data[3] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam0_data\[3\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam0_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam1_data\[4\] 2.5 V G1 " "Pin cam1_data\[4\] uses I/O standard 2.5 V at G1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam1_data[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam1_data\[4\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 39 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam1_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam0_data\[4\] 2.5 V B9 " "Pin cam0_data\[4\] uses I/O standard 2.5 V at B9" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam0_data[4] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam0_data\[4\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam0_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam1_data\[5\] 2.5 V F2 " "Pin cam1_data\[5\] uses I/O standard 2.5 V at F2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam1_data[5] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam1_data\[5\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 39 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam1_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam0_data\[5\] 2.5 V A8 " "Pin cam0_data\[5\] uses I/O standard 2.5 V at A8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam0_data[5] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam0_data\[5\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam0_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam1_data\[6\] 2.5 V F1 " "Pin cam1_data\[6\] uses I/O standard 2.5 V at F1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam1_data[6] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam1_data\[6\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 39 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam1_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam0_data\[6\] 2.5 V B8 " "Pin cam0_data\[6\] uses I/O standard 2.5 V at B8" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam0_data[6] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam0_data\[6\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam0_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam1_data\[7\] 2.5 V F3 " "Pin cam1_data\[7\] uses I/O standard 2.5 V at F3" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam1_data[7] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam1_data\[7\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 39 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam1_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam0_data\[7\] 2.5 V A7 " "Pin cam0_data\[7\] uses I/O standard 2.5 V at A7" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam0_data[7] } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam0_data\[7\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 29 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam0_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam1_vsync 2.5 V A5 " "Pin cam1_vsync uses I/O standard 2.5 V at A5" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam1_vsync } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam1_vsync" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 37 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam1_vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam0_vsync 2.5 V A13 " "Pin cam0_vsync uses I/O standard 2.5 V at A13" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam0_vsync } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam0_vsync" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/rtl/ov5640_rgb565_lcd.v" 27 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam0_vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1575790499407 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1575790499407 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/output_files/ov5640_rgb565_lcd.fit.smsg " "Generated suppressed messages file E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/output_files/ov5640_rgb565_lcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575790499669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1168 " "Peak virtual memory: 1168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575790500626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 15:35:00 2019 " "Processing ended: Sun Dec 08 15:35:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575790500626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575790500626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575790500626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575790500626 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575790502274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575790502275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 15:35:02 2019 " "Processing started: Sun Dec 08 15:35:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575790502275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575790502275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ov5640_rgb565_lcd -c ov5640_rgb565_lcd " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ov5640_rgb565_lcd -c ov5640_rgb565_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575790502275 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575790503044 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575790503068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575790503390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 15:35:03 2019 " "Processing ended: Sun Dec 08 15:35:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575790503390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575790503390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575790503390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575790503390 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575790504024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575790505284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575790505285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 15:35:04 2019 " "Processing started: Sun Dec 08 15:35:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575790505285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575790505285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ov5640_rgb565_lcd -c ov5640_rgb565_lcd " "Command: quartus_sta ov5640_rgb565_lcd -c ov5640_rgb565_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575790505285 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1575790505384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1575790505654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575790505719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575790505719 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0ol1 " "Entity dcfifo_0ol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1575790506149 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jol1 " "Entity dcfifo_jol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1575790506149 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1575790506149 ""}
{ "Info" "ISTA_SDC_FOUND" "ov5640_rgb565_lcd.out.sdc " "Reading SDC File: 'ov5640_rgb565_lcd.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1575790506162 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_rgb565_lcd.out.sdc 116 *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* keeper " "Ignored filter at ov5640_rgb565_lcd.out.sdc(116): *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* could not be matched with a keeper" {  } { { "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1575790506165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_rgb565_lcd.out.sdc 116 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_rgb565_lcd.out.sdc(116): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*\}\]" {  } { { "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506166 ""}  } { { "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1575790506166 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_rgb565_lcd.out.sdc 117 *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* keeper " "Ignored filter at ov5640_rgb565_lcd.out.sdc(117): *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* could not be matched with a keeper" {  } { { "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1575790506167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_rgb565_lcd.out.sdc 117 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_rgb565_lcd.out.sdc(117): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*\}\]" {  } { { "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506167 ""}  } { { "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" "" { Text "E:/Intel_EP4CE10/Board_SourceCode/dual_ov5640_lcd/dual_ov5640_lcd_v5/par/ov5640_rgb565_lcd.out.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1575790506167 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lcd:u_lcd\|clk_div:u_clk_div\|clk_10m " "Node: lcd:u_lcd\|clk_div:u_clk_div\|clk_10m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1575790506174 "|ov5640_rgb565_lcd|lcd:u_lcd|clk_div:u_clk_div|clk_10m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1575790506174 "|ov5640_rgb565_lcd|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1575790506174 "|ov5640_rgb565_lcd|ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) cam0_pclk (Rise) setup and hold " "From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575790506276 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) cam1_pclk (Rise) setup and hold " "From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575790506276 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) cam1_pclk (Rise) setup and hold " "From u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575790506276 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From cam1_pclk (Rise) to u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575790506276 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1575790506276 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1575790506277 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1575790506287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.408 " "Worst-case setup slack is 1.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.408               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.408               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.275               0.000 cam0_pclk  " "    5.275               0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.402               0.000 cam1_pclk  " "    5.402               0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.299               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.299               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575790506331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.301 " "Worst-case hold slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 cam0_pclk  " "    0.301               0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.443               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.452               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 cam1_pclk  " "    0.485               0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575790506343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.281 " "Worst-case recovery slack is 6.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.281               0.000 cam0_pclk  " "    6.281               0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.457               0.000 cam1_pclk  " "    6.457               0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575790506346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.697 " "Worst-case removal slack is 1.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.697               0.000 cam1_pclk  " "    1.697               0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.155               0.000 cam0_pclk  " "    2.155               0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575790506349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.717 " "Worst-case minimum pulse width slack is 4.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.717               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.717               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.717               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.717               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.611               0.000 cam1_pclk  " "    9.611               0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 cam0_pclk  " "    9.646               0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934               0.000 sys_clk  " "    9.934               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790506354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575790506354 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1575790506564 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1575790506599 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1575790507257 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lcd:u_lcd\|clk_div:u_clk_div\|clk_10m " "Node: lcd:u_lcd\|clk_div:u_clk_div\|clk_10m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1575790507521 "|ov5640_rgb565_lcd|lcd:u_lcd|clk_div:u_clk_div|clk_10m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1575790507521 "|ov5640_rgb565_lcd|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1575790507521 "|ov5640_rgb565_lcd|ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) cam0_pclk (Rise) setup and hold " "From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575790507524 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) cam1_pclk (Rise) setup and hold " "From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575790507524 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) cam1_pclk (Rise) setup and hold " "From u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575790507524 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From cam1_pclk (Rise) to u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575790507524 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1575790507524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.880 " "Worst-case setup slack is 1.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.880               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.880               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.284               0.000 cam0_pclk  " "    5.284               0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.452               0.000 cam1_pclk  " "    5.452               0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.560               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.560               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575790507555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.287 " "Worst-case hold slack is 0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 cam0_pclk  " "    0.287               0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.400               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.401               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 cam1_pclk  " "    0.430               0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575790507567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.470 " "Worst-case recovery slack is 6.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.470               0.000 cam0_pclk  " "    6.470               0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.661               0.000 cam1_pclk  " "    6.661               0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575790507574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.571 " "Worst-case removal slack is 1.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.571               0.000 cam1_pclk  " "    1.571               0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.042               0.000 cam0_pclk  " "    2.042               0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575790507581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.715 " "Worst-case minimum pulse width slack is 4.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.715               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.715               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.715               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.715               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.519               0.000 cam1_pclk  " "    9.519               0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.554               0.000 cam0_pclk  " "    9.554               0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943               0.000 sys_clk  " "    9.943               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790507587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575790507587 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1575790507859 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lcd:u_lcd\|clk_div:u_clk_div\|clk_10m " "Node: lcd:u_lcd\|clk_div:u_clk_div\|clk_10m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1575790508174 "|ov5640_rgb565_lcd|lcd:u_lcd|clk_div:u_clk_div|clk_10m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1575790508174 "|ov5640_rgb565_lcd|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1575790508174 "|ov5640_rgb565_lcd|ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) cam0_pclk (Rise) setup and hold " "From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575790508178 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) cam1_pclk (Rise) setup and hold " "From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575790508178 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) cam1_pclk (Rise) setup and hold " "From u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575790508178 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From cam1_pclk (Rise) to u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1575790508178 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1575790508178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.052 " "Worst-case setup slack is 6.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.052               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.052               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.889               0.000 cam1_pclk  " "    7.889               0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.906               0.000 cam0_pclk  " "    7.906               0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.445               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.445               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575790508194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.096 " "Worst-case hold slack is 0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 cam0_pclk  " "    0.096               0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.155               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.186               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 cam1_pclk  " "    0.201               0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575790508211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.345 " "Worst-case recovery slack is 8.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.345               0.000 cam0_pclk  " "    8.345               0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.451               0.000 cam1_pclk  " "    8.451               0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575790508222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.747 " "Worst-case removal slack is 0.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.747               0.000 cam1_pclk  " "    0.747               0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.870               0.000 cam0_pclk  " "    0.870               0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575790508233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.733 " "Worst-case minimum pulse width slack is 4.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.733               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.733               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.757               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.757               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.314               0.000 cam1_pclk  " "    9.314               0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.364               0.000 cam0_pclk  " "    9.364               0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 sys_clk  " "    9.594               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575790508243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575790508243 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575790509047 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575790509050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575790509284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 15:35:09 2019 " "Processing ended: Sun Dec 08 15:35:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575790509284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575790509284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575790509284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575790509284 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus II Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575790510052 ""}
