{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701451419129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701451419129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  1 13:23:38 2023 " "Processing started: Fri Dec  1 13:23:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701451419129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701451419129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta filter_test -c filter_test " "Command: quartus_sta filter_test -c filter_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701451419129 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701451419173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701451419295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701451419296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451419396 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451419396 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "214 " "The Timing Analyzer is analyzing 214 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701451419963 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "filter_test.sdc " "Synopsys Design Constraints File file not found: 'filter_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701451419978 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451419979 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701451419981 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701451419981 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701451419981 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451419981 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.0101_14103 state.0101_14103 " "create_clock -period 1.000 -name state.0101_14103 state.0101_14103" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701451419982 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name communication:com\|TX:C1\|TX_FLG communication:com\|TX:C1\|TX_FLG " "create_clock -period 1.000 -name communication:com\|TX:C1\|TX_FLG communication:com\|TX:C1\|TX_FLG" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701451419982 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name p\[11\] p\[11\] " "create_clock -period 1.000 -name p\[11\] p\[11\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701451419982 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i\[0\] i\[0\] " "create_clock -period 1.000 -name i\[0\] i\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701451419982 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name internal_state\[0\] internal_state\[0\] " "create_clock -period 1.000 -name internal_state\[0\] internal_state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701451419982 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name k\[0\] k\[0\] " "create_clock -period 1.000 -name k\[0\] k\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701451419982 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701451419982 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "state.0101_14103 state.0101_14103 " "Clock target state.0101_14103 of clock state.0101_14103 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451419984 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "p\[11\] p\[11\] " "Clock target p\[11\] of clock p\[11\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451419984 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "i\[0\] i\[0\] " "Clock target i\[0\] of clock i\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451419985 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "internal_state\[0\] internal_state\[0\] " "Clock target internal_state\[0\] of clock internal_state\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451419985 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "k\[0\] k\[0\] " "Clock target k\[0\] of clock k\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451419985 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector121~0  from: datac  to: combout " "Cell: Selector121~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701451419985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: com_tx_en~0  from: dataa  to: combout " "Cell: com_tx_en~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701451419985 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701451419985 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701451419987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701451419990 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701451419991 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701451419999 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701451420106 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701451420106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.362 " "Worst-case setup slack is -15.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.362            -588.428 communication:com\|TX:C1\|TX_FLG  " "  -15.362            -588.428 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.010            -663.980 state.0101_14103  " "  -15.010            -663.980 state.0101_14103 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.632            -761.683 internal_state\[0\]  " "  -14.632            -761.683 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.870            -703.270 i\[0\]  " "  -13.870            -703.270 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.311            -231.553 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -12.311            -231.553 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.101            -598.221 k\[0\]  " "  -11.101            -598.221 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.466            -275.835 p\[11\]  " "   -8.466            -275.835 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451420107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.524 " "Worst-case hold slack is -2.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.524              -7.989 k\[0\]  " "   -2.524              -7.989 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.947              -8.711 p\[11\]  " "   -1.947              -8.711 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 internal_state\[0\]  " "    0.221               0.000 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.385               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.861               0.000 communication:com\|TX:C1\|TX_FLG  " "    0.861               0.000 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.899               0.000 state.0101_14103  " "    0.899               0.000 state.0101_14103 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.534               0.000 i\[0\]  " "    1.534               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451420126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701451420127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701451420128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.289 " "Worst-case minimum pulse width slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 communication:com\|TX:C1\|TX_FLG  " "    0.289               0.000 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 k\[0\]  " "    0.344               0.000 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 internal_state\[0\]  " "    0.369               0.000 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 state.0101_14103  " "    0.389               0.000 state.0101_14103 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 p\[11\]  " "    0.422               0.000 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 i\[0\]  " "    0.430               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.705               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.705               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 clk50  " "    9.819               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451420129 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701451420287 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701451420313 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701451420698 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "state.0101_14103 state.0101_14103 " "Clock target state.0101_14103 of clock state.0101_14103 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451420762 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "p\[11\] p\[11\] " "Clock target p\[11\] of clock p\[11\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451420762 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "i\[0\] i\[0\] " "Clock target i\[0\] of clock i\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451420763 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "internal_state\[0\] internal_state\[0\] " "Clock target internal_state\[0\] of clock internal_state\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451420763 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "k\[0\] k\[0\] " "Clock target k\[0\] of clock k\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451420763 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector121~0  from: datac  to: combout " "Cell: Selector121~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701451420763 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: com_tx_en~0  from: dataa  to: combout " "Cell: com_tx_en~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701451420763 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701451420763 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701451420766 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701451420808 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701451420808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.880 " "Worst-case setup slack is -13.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.880            -532.595 communication:com\|TX:C1\|TX_FLG  " "  -13.880            -532.595 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.605            -599.681 state.0101_14103  " "  -13.605            -599.681 state.0101_14103 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.281            -692.675 internal_state\[0\]  " "  -13.281            -692.675 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.453            -630.538 i\[0\]  " "  -12.453            -630.538 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.875            -200.686 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.875            -200.686 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.041            -537.346 k\[0\]  " "  -10.041            -537.346 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.607            -248.364 p\[11\]  " "   -7.607            -248.364 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451420814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.217 " "Worst-case hold slack is -2.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.217              -7.675 k\[0\]  " "   -2.217              -7.675 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.847             -10.732 p\[11\]  " "   -1.847             -10.732 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 internal_state\[0\]  " "    0.266               0.000 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.339               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765               0.000 communication:com\|TX:C1\|TX_FLG  " "    0.765               0.000 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.777               0.000 state.0101_14103  " "    0.777               0.000 state.0101_14103 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.365               0.000 i\[0\]  " "    1.365               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451420841 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701451420847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701451420852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.130 " "Worst-case minimum pulse width slack is 0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 k\[0\]  " "    0.130               0.000 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 communication:com\|TX:C1\|TX_FLG  " "    0.184               0.000 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 internal_state\[0\]  " "    0.191               0.000 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 p\[11\]  " "    0.263               0.000 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 state.0101_14103  " "    0.303               0.000 state.0101_14103 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 i\[0\]  " "    0.375               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.694               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.694               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 clk50  " "    9.799               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451420856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451420856 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701451421110 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "state.0101_14103 state.0101_14103 " "Clock target state.0101_14103 of clock state.0101_14103 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451421188 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "p\[11\] p\[11\] " "Clock target p\[11\] of clock p\[11\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451421188 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "i\[0\] i\[0\] " "Clock target i\[0\] of clock i\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451421188 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "internal_state\[0\] internal_state\[0\] " "Clock target internal_state\[0\] of clock internal_state\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451421188 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "k\[0\] k\[0\] " "Clock target k\[0\] of clock k\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1701451421189 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector121~0  from: datac  to: combout " "Cell: Selector121~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701451421189 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: com_tx_en~0  from: dataa  to: combout " "Cell: com_tx_en~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701451421189 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701451421189 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701451421192 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701451421204 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701451421204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.341 " "Worst-case setup slack is -7.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.341            -308.111 state.0101_14103  " "   -7.341            -308.111 state.0101_14103 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.243            -278.532 communication:com\|TX:C1\|TX_FLG  " "   -7.243            -278.532 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.108            -363.956 internal_state\[0\]  " "   -7.108            -363.956 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.661            -340.583 i\[0\]  " "   -6.661            -340.583 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.954            -112.460 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.954            -112.460 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.091            -251.757 k\[0\]  " "   -5.091            -251.757 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.864            -126.252 p\[11\]  " "   -3.864            -126.252 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451421211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.535 " "Worst-case hold slack is -1.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.535              -5.578 k\[0\]  " "   -1.535              -5.578 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.059              -3.084 p\[11\]  " "   -1.059              -3.084 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.169              -0.169 internal_state\[0\]  " "   -0.169              -0.169 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.174               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 communication:com\|TX:C1\|TX_FLG  " "    0.266               0.000 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 state.0101_14103  " "    0.353               0.000 state.0101_14103 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 i\[0\]  " "    0.694               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451421231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701451421237 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701451421244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.188 " "Worst-case minimum pulse width slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 k\[0\]  " "    0.188               0.000 k\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 internal_state\[0\]  " "    0.205               0.000 internal_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 p\[11\]  " "    0.267               0.000 p\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 state.0101_14103  " "    0.282               0.000 state.0101_14103 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 communication:com\|TX:C1\|TX_FLG  " "    0.351               0.000 communication:com\|TX:C1\|TX_FLG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 i\[0\]  " "    0.353               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.780               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.780               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 clk50  " "    9.400               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701451421251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701451421251 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701451421953 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701451421953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 21 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701451422061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  1 13:23:42 2023 " "Processing ended: Fri Dec  1 13:23:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701451422061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701451422061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701451422061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701451422061 ""}
