
HS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c114  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000874  0800c254  0800c254  0001c254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800cac8  0800cac8  0001cac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800cacc  0800cacc  0001cacc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000009c  20000008  0800cad0  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 SYSTEM_DRIVER_CONTEXT 00000011  200000a4  0800cb6c  000200a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000006f0  200000b8  0800cb7d  000200b8  2**2
                  ALLOC
  8 ._user_heap_stack 00002800  200007a8  0800cb7d  000207a8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000200b5  2**0
                  CONTENTS, READONLY
 10 MAPPING_TABLE 00000028  20030000  20030000  00030000  2**2
                  ALLOC
 11 MB_MEM1       000000c0  20030028  20030028  00030000  2**2
                  ALLOC
 12 MB_MEM2       00000b82  200300e8  200300e8  00030000  2**2
                  ALLOC
 13 .debug_info   0003de41  00000000  00000000  000200e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000078a9  00000000  00000000  0005df26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003098  00000000  00000000  000657d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002d50  00000000  00000000  00068868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003374e  00000000  00000000  0006b5b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003cb48  00000000  00000000  0009ed06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00114568  00000000  00000000  000db84e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001efdb6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000d108  00000000  00000000  001efe08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200000b8 	.word	0x200000b8
 800015c:	00000000 	.word	0x00000000
 8000160:	0800c23c 	.word	0x0800c23c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200000bc 	.word	0x200000bc
 800017c:	0800c23c 	.word	0x0800c23c

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr

08000194 <strlen>:
 8000194:	4603      	mov	r3, r0
 8000196:	f813 2b01 	ldrb.w	r2, [r3], #1
 800019a:	2a00      	cmp	r2, #0
 800019c:	d1fb      	bne.n	8000196 <strlen+0x2>
 800019e:	1a18      	subs	r0, r3, r0
 80001a0:	3801      	subs	r0, #1
 80001a2:	4770      	bx	lr
	...

080001b0 <memchr>:
 80001b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001b4:	2a10      	cmp	r2, #16
 80001b6:	db2b      	blt.n	8000210 <memchr+0x60>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	d008      	beq.n	80001d0 <memchr+0x20>
 80001be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001c2:	3a01      	subs	r2, #1
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d02d      	beq.n	8000224 <memchr+0x74>
 80001c8:	f010 0f07 	tst.w	r0, #7
 80001cc:	b342      	cbz	r2, 8000220 <memchr+0x70>
 80001ce:	d1f6      	bne.n	80001be <memchr+0xe>
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
 80001d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001da:	f022 0407 	bic.w	r4, r2, #7
 80001de:	f07f 0700 	mvns.w	r7, #0
 80001e2:	2300      	movs	r3, #0
 80001e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001e8:	3c08      	subs	r4, #8
 80001ea:	ea85 0501 	eor.w	r5, r5, r1
 80001ee:	ea86 0601 	eor.w	r6, r6, r1
 80001f2:	fa85 f547 	uadd8	r5, r5, r7
 80001f6:	faa3 f587 	sel	r5, r3, r7
 80001fa:	fa86 f647 	uadd8	r6, r6, r7
 80001fe:	faa5 f687 	sel	r6, r5, r7
 8000202:	b98e      	cbnz	r6, 8000228 <memchr+0x78>
 8000204:	d1ee      	bne.n	80001e4 <memchr+0x34>
 8000206:	bcf0      	pop	{r4, r5, r6, r7}
 8000208:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800020c:	f002 0207 	and.w	r2, r2, #7
 8000210:	b132      	cbz	r2, 8000220 <memchr+0x70>
 8000212:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000216:	3a01      	subs	r2, #1
 8000218:	ea83 0301 	eor.w	r3, r3, r1
 800021c:	b113      	cbz	r3, 8000224 <memchr+0x74>
 800021e:	d1f8      	bne.n	8000212 <memchr+0x62>
 8000220:	2000      	movs	r0, #0
 8000222:	4770      	bx	lr
 8000224:	3801      	subs	r0, #1
 8000226:	4770      	bx	lr
 8000228:	2d00      	cmp	r5, #0
 800022a:	bf06      	itte	eq
 800022c:	4635      	moveq	r5, r6
 800022e:	3803      	subeq	r0, #3
 8000230:	3807      	subne	r0, #7
 8000232:	f015 0f01 	tst.w	r5, #1
 8000236:	d107      	bne.n	8000248 <memchr+0x98>
 8000238:	3001      	adds	r0, #1
 800023a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800023e:	bf02      	ittt	eq
 8000240:	3001      	addeq	r0, #1
 8000242:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000246:	3001      	addeq	r0, #1
 8000248:	bcf0      	pop	{r4, r5, r6, r7}
 800024a:	3801      	subs	r0, #1
 800024c:	4770      	bx	lr
 800024e:	bf00      	nop

08000250 <sensirion_common_generate_crc>:

    tmp.u32_value = sensirion_bytes_to_uint32_t(bytes);
    return tmp.float32;
}

uint8_t sensirion_common_generate_crc(const uint8_t* data, uint16_t count) {
 8000250:	b480      	push	{r7}
 8000252:	b085      	sub	sp, #20
 8000254:	af00      	add	r7, sp, #0
 8000256:	6078      	str	r0, [r7, #4]
 8000258:	460b      	mov	r3, r1
 800025a:	807b      	strh	r3, [r7, #2]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 800025c:	23ff      	movs	r3, #255	; 0xff
 800025e:	737b      	strb	r3, [r7, #13]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8000260:	2300      	movs	r3, #0
 8000262:	81fb      	strh	r3, [r7, #14]
 8000264:	e021      	b.n	80002aa <sensirion_common_generate_crc+0x5a>
        crc ^= (data[current_byte]);
 8000266:	89fb      	ldrh	r3, [r7, #14]
 8000268:	687a      	ldr	r2, [r7, #4]
 800026a:	4413      	add	r3, r2
 800026c:	781a      	ldrb	r2, [r3, #0]
 800026e:	7b7b      	ldrb	r3, [r7, #13]
 8000270:	4053      	eors	r3, r2
 8000272:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8000274:	2308      	movs	r3, #8
 8000276:	733b      	strb	r3, [r7, #12]
 8000278:	e011      	b.n	800029e <sensirion_common_generate_crc+0x4e>
            if (crc & 0x80)
 800027a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800027e:	2b00      	cmp	r3, #0
 8000280:	da07      	bge.n	8000292 <sensirion_common_generate_crc+0x42>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 8000282:	7b7b      	ldrb	r3, [r7, #13]
 8000284:	005b      	lsls	r3, r3, #1
 8000286:	b25b      	sxtb	r3, r3
 8000288:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 800028c:	b25b      	sxtb	r3, r3
 800028e:	737b      	strb	r3, [r7, #13]
 8000290:	e002      	b.n	8000298 <sensirion_common_generate_crc+0x48>
            else
                crc = (crc << 1);
 8000292:	7b7b      	ldrb	r3, [r7, #13]
 8000294:	005b      	lsls	r3, r3, #1
 8000296:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8000298:	7b3b      	ldrb	r3, [r7, #12]
 800029a:	3b01      	subs	r3, #1
 800029c:	733b      	strb	r3, [r7, #12]
 800029e:	7b3b      	ldrb	r3, [r7, #12]
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d1ea      	bne.n	800027a <sensirion_common_generate_crc+0x2a>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 80002a4:	89fb      	ldrh	r3, [r7, #14]
 80002a6:	3301      	adds	r3, #1
 80002a8:	81fb      	strh	r3, [r7, #14]
 80002aa:	89fa      	ldrh	r2, [r7, #14]
 80002ac:	887b      	ldrh	r3, [r7, #2]
 80002ae:	429a      	cmp	r2, r3
 80002b0:	d3d9      	bcc.n	8000266 <sensirion_common_generate_crc+0x16>
        }
    }
    return crc;
 80002b2:	7b7b      	ldrb	r3, [r7, #13]
}
 80002b4:	4618      	mov	r0, r3
 80002b6:	3714      	adds	r7, #20
 80002b8:	46bd      	mov	sp, r7
 80002ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002be:	4770      	bx	lr

080002c0 <sensirion_common_check_crc>:

int8_t sensirion_common_check_crc(const uint8_t* data, uint16_t count,
                                  uint8_t checksum) {
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b082      	sub	sp, #8
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
 80002c8:	460b      	mov	r3, r1
 80002ca:	807b      	strh	r3, [r7, #2]
 80002cc:	4613      	mov	r3, r2
 80002ce:	707b      	strb	r3, [r7, #1]
    if (sensirion_common_generate_crc(data, count) != checksum)
 80002d0:	887b      	ldrh	r3, [r7, #2]
 80002d2:	4619      	mov	r1, r3
 80002d4:	6878      	ldr	r0, [r7, #4]
 80002d6:	f7ff ffbb 	bl	8000250 <sensirion_common_generate_crc>
 80002da:	4603      	mov	r3, r0
 80002dc:	461a      	mov	r2, r3
 80002de:	787b      	ldrb	r3, [r7, #1]
 80002e0:	4293      	cmp	r3, r2
 80002e2:	d002      	beq.n	80002ea <sensirion_common_check_crc+0x2a>
        return STATUS_FAIL;
 80002e4:	f04f 33ff 	mov.w	r3, #4294967295
 80002e8:	e000      	b.n	80002ec <sensirion_common_check_crc+0x2c>
    return NO_ERROR;
 80002ea:	2300      	movs	r3, #0
}
 80002ec:	4618      	mov	r0, r3
 80002ee:	3708      	adds	r7, #8
 80002f0:	46bd      	mov	sp, r7
 80002f2:	bd80      	pop	{r7, pc}

080002f4 <sensirion_i2c_read_words_as_bytes>:
    }
    return idx;
}

int16_t sensirion_i2c_read_words_as_bytes(uint8_t address, uint8_t* data,
                                          uint16_t num_words) {
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b096      	sub	sp, #88	; 0x58
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	4603      	mov	r3, r0
 80002fc:	6039      	str	r1, [r7, #0]
 80002fe:	71fb      	strb	r3, [r7, #7]
 8000300:	4613      	mov	r3, r2
 8000302:	80bb      	strh	r3, [r7, #4]
    int16_t ret;
    uint16_t i, j;
    uint16_t size = num_words * (SENSIRION_WORD_SIZE + CRC8_LEN);
 8000304:	88bb      	ldrh	r3, [r7, #4]
 8000306:	461a      	mov	r2, r3
 8000308:	0052      	lsls	r2, r2, #1
 800030a:	4413      	add	r3, r2
 800030c:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
    uint16_t word_buf[SENSIRION_MAX_BUFFER_WORDS];
    uint8_t* const buf8 = (uint8_t*)word_buf;
 8000310:	f107 0308 	add.w	r3, r7, #8
 8000314:	64fb      	str	r3, [r7, #76]	; 0x4c

    ret = sensirion_i2c_read(address, buf8, size);
 8000316:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 800031a:	79fb      	ldrb	r3, [r7, #7]
 800031c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800031e:	4618      	mov	r0, r3
 8000320:	f000 f8a2 	bl	8000468 <sensirion_i2c_read>
 8000324:	4603      	mov	r3, r0
 8000326:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
    if (ret != NO_ERROR)
 800032a:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800032e:	2b00      	cmp	r3, #0
 8000330:	d002      	beq.n	8000338 <sensirion_i2c_read_words_as_bytes+0x44>
        return ret;
 8000332:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8000336:	e047      	b.n	80003c8 <sensirion_i2c_read_words_as_bytes+0xd4>

    /* check the CRC for each word */
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8000338:	2300      	movs	r3, #0
 800033a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800033e:	2300      	movs	r3, #0
 8000340:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 8000344:	e039      	b.n	80003ba <sensirion_i2c_read_words_as_bytes+0xc6>

        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 8000346:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800034a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800034c:	18d0      	adds	r0, r2, r3
                                         buf8[i + SENSIRION_WORD_SIZE]);
 800034e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8000352:	3302      	adds	r3, #2
 8000354:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000356:	4413      	add	r3, r2
        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 8000358:	781b      	ldrb	r3, [r3, #0]
 800035a:	461a      	mov	r2, r3
 800035c:	2102      	movs	r1, #2
 800035e:	f7ff ffaf 	bl	80002c0 <sensirion_common_check_crc>
 8000362:	4603      	mov	r3, r0
 8000364:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
        if (ret != NO_ERROR)
 8000368:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800036c:	2b00      	cmp	r3, #0
 800036e:	d002      	beq.n	8000376 <sensirion_i2c_read_words_as_bytes+0x82>
            return ret;
 8000370:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8000374:	e028      	b.n	80003c8 <sensirion_i2c_read_words_as_bytes+0xd4>

        data[j++] = buf8[i];
 8000376:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800037a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800037c:	441a      	add	r2, r3
 800037e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8000382:	1c59      	adds	r1, r3, #1
 8000384:	f8a7 1054 	strh.w	r1, [r7, #84]	; 0x54
 8000388:	4619      	mov	r1, r3
 800038a:	683b      	ldr	r3, [r7, #0]
 800038c:	440b      	add	r3, r1
 800038e:	7812      	ldrb	r2, [r2, #0]
 8000390:	701a      	strb	r2, [r3, #0]
        data[j++] = buf8[i + 1];
 8000392:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8000396:	3301      	adds	r3, #1
 8000398:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800039a:	441a      	add	r2, r3
 800039c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80003a0:	1c59      	adds	r1, r3, #1
 80003a2:	f8a7 1054 	strh.w	r1, [r7, #84]	; 0x54
 80003a6:	4619      	mov	r1, r3
 80003a8:	683b      	ldr	r3, [r7, #0]
 80003aa:	440b      	add	r3, r1
 80003ac:	7812      	ldrb	r2, [r2, #0]
 80003ae:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 80003b0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80003b4:	3303      	adds	r3, #3
 80003b6:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80003ba:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 80003be:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80003c2:	429a      	cmp	r2, r3
 80003c4:	d3bf      	bcc.n	8000346 <sensirion_i2c_read_words_as_bytes+0x52>
    }

    return NO_ERROR;
 80003c6:	2300      	movs	r3, #0
}
 80003c8:	4618      	mov	r0, r3
 80003ca:	3758      	adds	r7, #88	; 0x58
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bd80      	pop	{r7, pc}

080003d0 <sensirion_i2c_read_words>:

int16_t sensirion_i2c_read_words(uint8_t address, uint16_t* data_words,
                                 uint16_t num_words) {
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b084      	sub	sp, #16
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	4603      	mov	r3, r0
 80003d8:	6039      	str	r1, [r7, #0]
 80003da:	71fb      	strb	r3, [r7, #7]
 80003dc:	4613      	mov	r3, r2
 80003de:	80bb      	strh	r3, [r7, #4]
    int16_t ret;
    uint8_t i;
    const uint8_t* word_bytes;

    ret = sensirion_i2c_read_words_as_bytes(address, (uint8_t*)data_words,
 80003e0:	88ba      	ldrh	r2, [r7, #4]
 80003e2:	79fb      	ldrb	r3, [r7, #7]
 80003e4:	6839      	ldr	r1, [r7, #0]
 80003e6:	4618      	mov	r0, r3
 80003e8:	f7ff ff84 	bl	80002f4 <sensirion_i2c_read_words_as_bytes>
 80003ec:	4603      	mov	r3, r0
 80003ee:	81bb      	strh	r3, [r7, #12]
                                            num_words);
    if (ret != NO_ERROR)
 80003f0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d002      	beq.n	80003fe <sensirion_i2c_read_words+0x2e>
        return ret;
 80003f8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80003fc:	e020      	b.n	8000440 <sensirion_i2c_read_words+0x70>

    for (i = 0; i < num_words; ++i) {
 80003fe:	2300      	movs	r3, #0
 8000400:	73fb      	strb	r3, [r7, #15]
 8000402:	e017      	b.n	8000434 <sensirion_i2c_read_words+0x64>
        word_bytes = (uint8_t*)&data_words[i];
 8000404:	7bfb      	ldrb	r3, [r7, #15]
 8000406:	005b      	lsls	r3, r3, #1
 8000408:	683a      	ldr	r2, [r7, #0]
 800040a:	4413      	add	r3, r2
 800040c:	60bb      	str	r3, [r7, #8]
        data_words[i] = ((uint16_t)word_bytes[0] << 8) | word_bytes[1];
 800040e:	68bb      	ldr	r3, [r7, #8]
 8000410:	781b      	ldrb	r3, [r3, #0]
 8000412:	021b      	lsls	r3, r3, #8
 8000414:	b21a      	sxth	r2, r3
 8000416:	68bb      	ldr	r3, [r7, #8]
 8000418:	3301      	adds	r3, #1
 800041a:	781b      	ldrb	r3, [r3, #0]
 800041c:	b21b      	sxth	r3, r3
 800041e:	4313      	orrs	r3, r2
 8000420:	b219      	sxth	r1, r3
 8000422:	7bfb      	ldrb	r3, [r7, #15]
 8000424:	005b      	lsls	r3, r3, #1
 8000426:	683a      	ldr	r2, [r7, #0]
 8000428:	4413      	add	r3, r2
 800042a:	b28a      	uxth	r2, r1
 800042c:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < num_words; ++i) {
 800042e:	7bfb      	ldrb	r3, [r7, #15]
 8000430:	3301      	adds	r3, #1
 8000432:	73fb      	strb	r3, [r7, #15]
 8000434:	7bfb      	ldrb	r3, [r7, #15]
 8000436:	b29b      	uxth	r3, r3
 8000438:	88ba      	ldrh	r2, [r7, #4]
 800043a:	429a      	cmp	r2, r3
 800043c:	d8e2      	bhi.n	8000404 <sensirion_i2c_read_words+0x34>
    }

    return NO_ERROR;
 800043e:	2300      	movs	r3, #0
}
 8000440:	4618      	mov	r0, r3
 8000442:	3710      	adds	r7, #16
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}

08000448 <sensirion_i2c_init>:

/**
 * Initialize all hard- and software components that are needed for the I2C
 * communication.
 */
void sensirion_i2c_init(I2C_HandleTypeDef* i2c_handle) {
 8000448:	b480      	push	{r7}
 800044a:	b083      	sub	sp, #12
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
	i2c = i2c_handle;
 8000450:	4a04      	ldr	r2, [pc, #16]	; (8000464 <sensirion_i2c_init+0x1c>)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	6013      	str	r3, [r2, #0]
}
 8000456:	bf00      	nop
 8000458:	370c      	adds	r7, #12
 800045a:	46bd      	mov	sp, r7
 800045c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000460:	4770      	bx	lr
 8000462:	bf00      	nop
 8000464:	200000d4 	.word	0x200000d4

08000468 <sensirion_i2c_read>:
 * @param address 7-bit I2C address to read from
 * @param data    pointer to the buffer where the data is to be stored
 * @param count   number of bytes to read from I2C and store in the buffer
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_read(uint8_t address, uint8_t* data, uint16_t count) {
 8000468:	b580      	push	{r7, lr}
 800046a:	b084      	sub	sp, #16
 800046c:	af02      	add	r7, sp, #8
 800046e:	4603      	mov	r3, r0
 8000470:	6039      	str	r1, [r7, #0]
 8000472:	71fb      	strb	r3, [r7, #7]
 8000474:	4613      	mov	r3, r2
 8000476:	80bb      	strh	r3, [r7, #4]
	return (int8_t)HAL_I2C_Master_Receive(i2c, (uint16_t)(address<<1), (uint8_t*)data, count,5);
 8000478:	4b08      	ldr	r3, [pc, #32]	; (800049c <sensirion_i2c_read+0x34>)
 800047a:	6818      	ldr	r0, [r3, #0]
 800047c:	79fb      	ldrb	r3, [r7, #7]
 800047e:	b29b      	uxth	r3, r3
 8000480:	005b      	lsls	r3, r3, #1
 8000482:	b299      	uxth	r1, r3
 8000484:	88bb      	ldrh	r3, [r7, #4]
 8000486:	2205      	movs	r2, #5
 8000488:	9200      	str	r2, [sp, #0]
 800048a:	683a      	ldr	r2, [r7, #0]
 800048c:	f004 fd72 	bl	8004f74 <HAL_I2C_Master_Receive>
 8000490:	4603      	mov	r3, r0
 8000492:	b25b      	sxtb	r3, r3
}
 8000494:	4618      	mov	r0, r3
 8000496:	3708      	adds	r7, #8
 8000498:	46bd      	mov	sp, r7
 800049a:	bd80      	pop	{r7, pc}
 800049c:	200000d4 	.word	0x200000d4

080004a0 <sensirion_i2c_write>:
 * @param data    pointer to the buffer containing the data to write
 * @param count   number of bytes to read from the buffer and send over I2C
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_write(uint8_t address, const uint8_t* data,
                           uint16_t count) {
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b084      	sub	sp, #16
 80004a4:	af02      	add	r7, sp, #8
 80004a6:	4603      	mov	r3, r0
 80004a8:	6039      	str	r1, [r7, #0]
 80004aa:	71fb      	strb	r3, [r7, #7]
 80004ac:	4613      	mov	r3, r2
 80004ae:	80bb      	strh	r3, [r7, #4]
	return (int8_t)HAL_I2C_Master_Transmit(i2c, (uint16_t)(address<<1), (uint8_t*)data, count,5);
 80004b0:	4b08      	ldr	r3, [pc, #32]	; (80004d4 <sensirion_i2c_write+0x34>)
 80004b2:	6818      	ldr	r0, [r3, #0]
 80004b4:	79fb      	ldrb	r3, [r7, #7]
 80004b6:	b29b      	uxth	r3, r3
 80004b8:	005b      	lsls	r3, r3, #1
 80004ba:	b299      	uxth	r1, r3
 80004bc:	88bb      	ldrh	r3, [r7, #4]
 80004be:	2205      	movs	r2, #5
 80004c0:	9200      	str	r2, [sp, #0]
 80004c2:	683a      	ldr	r2, [r7, #0]
 80004c4:	f004 fc62 	bl	8004d8c <HAL_I2C_Master_Transmit>
 80004c8:	4603      	mov	r3, r0
 80004ca:	b25b      	sxtb	r3, r3
}
 80004cc:	4618      	mov	r0, r3
 80004ce:	3708      	adds	r7, #8
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	200000d4 	.word	0x200000d4

080004d8 <sensirion_sleep_usec>:
 * Sleep for a given number of microseconds. The function should delay the
 * execution for at least the given time, but may also sleep longer.
 *
 * @param useconds the sleep time in microseconds
 */
void sensirion_sleep_usec(uint32_t useconds) {
 80004d8:	b580      	push	{r7, lr}
 80004da:	b084      	sub	sp, #16
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
    uint32_t msec = useconds / 1000;
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	4a0d      	ldr	r2, [pc, #52]	; (8000518 <sensirion_sleep_usec+0x40>)
 80004e4:	fba2 2303 	umull	r2, r3, r2, r3
 80004e8:	099b      	lsrs	r3, r3, #6
 80004ea:	60fb      	str	r3, [r7, #12]
    if (useconds % 1000 > 0) {
 80004ec:	687a      	ldr	r2, [r7, #4]
 80004ee:	4b0a      	ldr	r3, [pc, #40]	; (8000518 <sensirion_sleep_usec+0x40>)
 80004f0:	fba3 1302 	umull	r1, r3, r3, r2
 80004f4:	099b      	lsrs	r3, r3, #6
 80004f6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80004fa:	fb01 f303 	mul.w	r3, r1, r3
 80004fe:	1ad3      	subs	r3, r2, r3
 8000500:	2b00      	cmp	r3, #0
 8000502:	d002      	beq.n	800050a <sensirion_sleep_usec+0x32>
        msec++;
 8000504:	68fb      	ldr	r3, [r7, #12]
 8000506:	3301      	adds	r3, #1
 8000508:	60fb      	str	r3, [r7, #12]
    }
    HAL_Delay(msec);
 800050a:	68f8      	ldr	r0, [r7, #12]
 800050c:	f001 ff9e 	bl	800244c <HAL_Delay>
}
 8000510:	bf00      	nop
 8000512:	3710      	adds	r7, #16
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}
 8000518:	10624dd3 	.word	0x10624dd3

0800051c <sht4x_activate_medium_heater>:
#define SHT_DRV_VERSION_STR "5.3.0"
static uint8_t sht4x_cmd_measure = SHT4X_CMD_MEASURE_HPM;
static uint16_t sht4x_cmd_measure_delay_us = SHT4X_MEASUREMENT_DURATION_USEC;


int16_t sht4x_activate_medium_heater(void) {
 800051c:	b580      	push	{r7, lr}
 800051e:	b084      	sub	sp, #16
 8000520:	af00      	add	r7, sp, #0
    int16_t error;
    uint8_t buffer[6];
    uint16_t offset = 0;
 8000522:	2300      	movs	r3, #0
 8000524:	81fb      	strh	r3, [r7, #14]
    buffer[offset++] = (uint8_t)0x24;
 8000526:	89fb      	ldrh	r3, [r7, #14]
 8000528:	1c5a      	adds	r2, r3, #1
 800052a:	81fa      	strh	r2, [r7, #14]
 800052c:	3310      	adds	r3, #16
 800052e:	443b      	add	r3, r7
 8000530:	2224      	movs	r2, #36	; 0x24
 8000532:	f803 2c0c 	strb.w	r2, [r3, #-12]

    error = sensirion_i2c_write(SHT4X_ADDRESS, &buffer[0], offset);
 8000536:	89fa      	ldrh	r2, [r7, #14]
 8000538:	1d3b      	adds	r3, r7, #4
 800053a:	4619      	mov	r1, r3
 800053c:	2044      	movs	r0, #68	; 0x44
 800053e:	f7ff ffaf 	bl	80004a0 <sensirion_i2c_write>
 8000542:	4603      	mov	r3, r0
 8000544:	81bb      	strh	r3, [r7, #12]
    if (error) {
 8000546:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800054a:	2b00      	cmp	r3, #0
 800054c:	d002      	beq.n	8000554 <sht4x_activate_medium_heater+0x38>
        return error;
 800054e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000552:	e000      	b.n	8000556 <sht4x_activate_medium_heater+0x3a>
    }


    return NO_ERROR;
 8000554:	2300      	movs	r3, #0
}
 8000556:	4618      	mov	r0, r3
 8000558:	3710      	adds	r7, #16
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}
	...

08000560 <sht4x_measure_blocking_read>:

int16_t sht4x_measure_blocking_read(int32_t* temperature, int32_t* humidity) {
 8000560:	b580      	push	{r7, lr}
 8000562:	b084      	sub	sp, #16
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
 8000568:	6039      	str	r1, [r7, #0]
    int16_t ret;

    ret = sht4x_measure();
 800056a:	f000 f819 	bl	80005a0 <sht4x_measure>
 800056e:	4603      	mov	r3, r0
 8000570:	81fb      	strh	r3, [r7, #14]
    if (ret)
 8000572:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000576:	2b00      	cmp	r3, #0
 8000578:	d002      	beq.n	8000580 <sht4x_measure_blocking_read+0x20>
        return ret;
 800057a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800057e:	e009      	b.n	8000594 <sht4x_measure_blocking_read+0x34>
    sensirion_sleep_usec(sht4x_cmd_measure_delay_us);
 8000580:	4b06      	ldr	r3, [pc, #24]	; (800059c <sht4x_measure_blocking_read+0x3c>)
 8000582:	881b      	ldrh	r3, [r3, #0]
 8000584:	4618      	mov	r0, r3
 8000586:	f7ff ffa7 	bl	80004d8 <sensirion_sleep_usec>
    return sht4x_read(temperature, humidity);
 800058a:	6839      	ldr	r1, [r7, #0]
 800058c:	6878      	ldr	r0, [r7, #4]
 800058e:	f000 f815 	bl	80005bc <sht4x_read>
 8000592:	4603      	mov	r3, r0
}
 8000594:	4618      	mov	r0, r3
 8000596:	3710      	adds	r7, #16
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	2000000a 	.word	0x2000000a

080005a0 <sht4x_measure>:

int16_t sht4x_measure(void) {
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
    return sensirion_i2c_write(SHT4X_ADDRESS, &sht4x_cmd_measure, 1);
 80005a4:	2201      	movs	r2, #1
 80005a6:	4904      	ldr	r1, [pc, #16]	; (80005b8 <sht4x_measure+0x18>)
 80005a8:	2044      	movs	r0, #68	; 0x44
 80005aa:	f7ff ff79 	bl	80004a0 <sensirion_i2c_write>
 80005ae:	4603      	mov	r3, r0
 80005b0:	b21b      	sxth	r3, r3
}
 80005b2:	4618      	mov	r0, r3
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	20000008 	.word	0x20000008

080005bc <sht4x_read>:

int16_t sht4x_read(int32_t* temperature, int32_t* humidity) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
 80005c4:	6039      	str	r1, [r7, #0]
    uint16_t words[2];
    int16_t ret = sensirion_i2c_read_words(SHT4X_ADDRESS, words,
 80005c6:	f107 0308 	add.w	r3, r7, #8
 80005ca:	2202      	movs	r2, #2
 80005cc:	4619      	mov	r1, r3
 80005ce:	2044      	movs	r0, #68	; 0x44
 80005d0:	f7ff fefe 	bl	80003d0 <sensirion_i2c_read_words>
 80005d4:	4603      	mov	r3, r0
 80005d6:	81fb      	strh	r3, [r7, #14]
     * formulas for conversion of the sensor signals, optimized for fixed point
     * algebra:
     * Temperature = 175 * S_T / 65535 - 45
     * Relative Humidity = 125 * (S_RH / 65535) - 6
     */
    *temperature = ((21875 * (int32_t)words[0]) >> 13) - 45000;
 80005d8:	893b      	ldrh	r3, [r7, #8]
 80005da:	461a      	mov	r2, r3
 80005dc:	f245 5373 	movw	r3, #21875	; 0x5573
 80005e0:	fb02 f303 	mul.w	r3, r2, r3
 80005e4:	135b      	asrs	r3, r3, #13
 80005e6:	f5a3 432f 	sub.w	r3, r3, #44800	; 0xaf00
 80005ea:	3bc8      	subs	r3, #200	; 0xc8
 80005ec:	687a      	ldr	r2, [r7, #4]
 80005ee:	6013      	str	r3, [r2, #0]
    *humidity = ((15625 * (int32_t)words[1]) >> 13) - 6000;
 80005f0:	897b      	ldrh	r3, [r7, #10]
 80005f2:	461a      	mov	r2, r3
 80005f4:	f643 5309 	movw	r3, #15625	; 0x3d09
 80005f8:	fb02 f303 	mul.w	r3, r2, r3
 80005fc:	135b      	asrs	r3, r3, #13
 80005fe:	f5a3 53bb 	sub.w	r3, r3, #5984	; 0x1760
 8000602:	3b10      	subs	r3, #16
 8000604:	683a      	ldr	r2, [r7, #0]
 8000606:	6013      	str	r3, [r2, #0]

    return ret;
 8000608:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800060c:	4618      	mov	r0, r3
 800060e:	3710      	adds	r7, #16
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}

08000614 <sht4x_enable_low_power_mode>:
    uint32_t serial;

    return sht4x_read_serial(&serial);
}

void sht4x_enable_low_power_mode(uint8_t enable_low_power_mode) {
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	4603      	mov	r3, r0
 800061c:	71fb      	strb	r3, [r7, #7]
    if (enable_low_power_mode) {
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	2b00      	cmp	r3, #0
 8000622:	d007      	beq.n	8000634 <sht4x_enable_low_power_mode+0x20>
        sht4x_cmd_measure = SHT4X_CMD_MEASURE_LPM;
 8000624:	4b0a      	ldr	r3, [pc, #40]	; (8000650 <sht4x_enable_low_power_mode+0x3c>)
 8000626:	22e0      	movs	r2, #224	; 0xe0
 8000628:	701a      	strb	r2, [r3, #0]
        sht4x_cmd_measure_delay_us = SHT4X_MEASUREMENT_DURATION_LPM_USEC;
 800062a:	4b0a      	ldr	r3, [pc, #40]	; (8000654 <sht4x_enable_low_power_mode+0x40>)
 800062c:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8000630:	801a      	strh	r2, [r3, #0]
    } else {
        sht4x_cmd_measure = SHT4X_CMD_MEASURE_HPM;
        sht4x_cmd_measure_delay_us = SHT4X_MEASUREMENT_DURATION_USEC;
    }
}
 8000632:	e006      	b.n	8000642 <sht4x_enable_low_power_mode+0x2e>
        sht4x_cmd_measure = SHT4X_CMD_MEASURE_HPM;
 8000634:	4b06      	ldr	r3, [pc, #24]	; (8000650 <sht4x_enable_low_power_mode+0x3c>)
 8000636:	22fd      	movs	r2, #253	; 0xfd
 8000638:	701a      	strb	r2, [r3, #0]
        sht4x_cmd_measure_delay_us = SHT4X_MEASUREMENT_DURATION_USEC;
 800063a:	4b06      	ldr	r3, [pc, #24]	; (8000654 <sht4x_enable_low_power_mode+0x40>)
 800063c:	f242 7210 	movw	r2, #10000	; 0x2710
 8000640:	801a      	strh	r2, [r3, #0]
}
 8000642:	bf00      	nop
 8000644:	370c      	adds	r7, #12
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	20000008 	.word	0x20000008
 8000654:	2000000a 	.word	0x2000000a

08000658 <platform_stts22h_init>:
#include <stm32wbxx_hal.h>
stmdev_ctx_t dev_ctx;
stmdev_ctx_t *ctx;

bool platform_stts22h_init(I2C_HandleTypeDef* i2c_handle)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
	  static uint8_t whoamI;
	  /* Initialize mems driver interface */

	  dev_ctx.write_reg = platform_write;
 8000660:	4b0c      	ldr	r3, [pc, #48]	; (8000694 <platform_stts22h_init+0x3c>)
 8000662:	4a0d      	ldr	r2, [pc, #52]	; (8000698 <platform_stts22h_init+0x40>)
 8000664:	601a      	str	r2, [r3, #0]
	  dev_ctx.read_reg = platform_read;
 8000666:	4b0b      	ldr	r3, [pc, #44]	; (8000694 <platform_stts22h_init+0x3c>)
 8000668:	4a0c      	ldr	r2, [pc, #48]	; (800069c <platform_stts22h_init+0x44>)
 800066a:	605a      	str	r2, [r3, #4]
	  dev_ctx.handle = &i2c_handle;
 800066c:	4a09      	ldr	r2, [pc, #36]	; (8000694 <platform_stts22h_init+0x3c>)
 800066e:	1d3b      	adds	r3, r7, #4
 8000670:	60d3      	str	r3, [r2, #12]
	  ctx = &dev_ctx;
 8000672:	4b0b      	ldr	r3, [pc, #44]	; (80006a0 <platform_stts22h_init+0x48>)
 8000674:	4a07      	ldr	r2, [pc, #28]	; (8000694 <platform_stts22h_init+0x3c>)
 8000676:	601a      	str	r2, [r3, #0]
	  /* Check device ID */
	  stts22h_dev_id_get(&whoamI);
 8000678:	480a      	ldr	r0, [pc, #40]	; (80006a4 <platform_stts22h_init+0x4c>)
 800067a:	f000 f966 	bl	800094a <stts22h_dev_id_get>

	  return (whoamI == STTS22H_ID ? true : false);
 800067e:	4b09      	ldr	r3, [pc, #36]	; (80006a4 <platform_stts22h_init+0x4c>)
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2ba0      	cmp	r3, #160	; 0xa0
 8000684:	bf0c      	ite	eq
 8000686:	2301      	moveq	r3, #1
 8000688:	2300      	movne	r3, #0
 800068a:	b2db      	uxtb	r3, r3
}
 800068c:	4618      	mov	r0, r3
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	200000d8 	.word	0x200000d8
 8000698:	080006a9 	.word	0x080006a9
 800069c:	080006df 	.word	0x080006df
 80006a0:	200000e8 	.word	0x200000e8
 80006a4:	200000ec 	.word	0x200000ec

080006a8 <platform_write>:

int32_t platform_write(void *handle, uint8_t Reg, const uint8_t *Bufp, uint16_t len) {
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b086      	sub	sp, #24
 80006ac:	af02      	add	r7, sp, #8
 80006ae:	60f8      	str	r0, [r7, #12]
 80006b0:	607a      	str	r2, [r7, #4]
 80006b2:	461a      	mov	r2, r3
 80006b4:	460b      	mov	r3, r1
 80006b6:	72fb      	strb	r3, [r7, #11]
 80006b8:	4613      	mov	r3, r2
 80006ba:	813b      	strh	r3, [r7, #8]
	return (int8_t)HAL_I2C_Master_Receive(handle, (uint16_t)(Reg<<1), (uint8_t*)Bufp, len,5);
 80006bc:	7afb      	ldrb	r3, [r7, #11]
 80006be:	b29b      	uxth	r3, r3
 80006c0:	005b      	lsls	r3, r3, #1
 80006c2:	b299      	uxth	r1, r3
 80006c4:	893b      	ldrh	r3, [r7, #8]
 80006c6:	2205      	movs	r2, #5
 80006c8:	9200      	str	r2, [sp, #0]
 80006ca:	687a      	ldr	r2, [r7, #4]
 80006cc:	68f8      	ldr	r0, [r7, #12]
 80006ce:	f004 fc51 	bl	8004f74 <HAL_I2C_Master_Receive>
 80006d2:	4603      	mov	r3, r0
 80006d4:	b25b      	sxtb	r3, r3
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	3710      	adds	r7, #16
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}

080006de <platform_read>:


int32_t platform_read(void *handle, uint8_t Reg, const uint8_t *Bufp, uint16_t len) {
 80006de:	b580      	push	{r7, lr}
 80006e0:	b086      	sub	sp, #24
 80006e2:	af02      	add	r7, sp, #8
 80006e4:	60f8      	str	r0, [r7, #12]
 80006e6:	607a      	str	r2, [r7, #4]
 80006e8:	461a      	mov	r2, r3
 80006ea:	460b      	mov	r3, r1
 80006ec:	72fb      	strb	r3, [r7, #11]
 80006ee:	4613      	mov	r3, r2
 80006f0:	813b      	strh	r3, [r7, #8]
	return (int8_t)HAL_I2C_Master_Transmit(handle, (uint16_t)(Reg<<1), (uint8_t*)Bufp, len,5);
 80006f2:	7afb      	ldrb	r3, [r7, #11]
 80006f4:	b29b      	uxth	r3, r3
 80006f6:	005b      	lsls	r3, r3, #1
 80006f8:	b299      	uxth	r1, r3
 80006fa:	893b      	ldrh	r3, [r7, #8]
 80006fc:	2205      	movs	r2, #5
 80006fe:	9200      	str	r2, [sp, #0]
 8000700:	687a      	ldr	r2, [r7, #4]
 8000702:	68f8      	ldr	r0, [r7, #12]
 8000704:	f004 fb42 	bl	8004d8c <HAL_I2C_Master_Transmit>
 8000708:	4603      	mov	r3, r0
 800070a:	b25b      	sxtb	r3, r3
}
 800070c:	4618      	mov	r0, r3
 800070e:	3710      	adds	r7, #16
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}

08000714 <stts22h_read_reg>:
  *
  */
int32_t __weak stts22h_read_reg( uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8000714:	b590      	push	{r4, r7, lr}
 8000716:	b085      	sub	sp, #20
 8000718:	af00      	add	r7, sp, #0
 800071a:	4603      	mov	r3, r0
 800071c:	6039      	str	r1, [r7, #0]
 800071e:	71fb      	strb	r3, [r7, #7]
 8000720:	4613      	mov	r3, r2
 8000722:	80bb      	strh	r3, [r7, #4]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8000724:	4b07      	ldr	r3, [pc, #28]	; (8000744 <stts22h_read_reg+0x30>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	685c      	ldr	r4, [r3, #4]
 800072a:	4b06      	ldr	r3, [pc, #24]	; (8000744 <stts22h_read_reg+0x30>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	68d8      	ldr	r0, [r3, #12]
 8000730:	88bb      	ldrh	r3, [r7, #4]
 8000732:	79f9      	ldrb	r1, [r7, #7]
 8000734:	683a      	ldr	r2, [r7, #0]
 8000736:	47a0      	blx	r4
 8000738:	60f8      	str	r0, [r7, #12]

  return ret;
 800073a:	68fb      	ldr	r3, [r7, #12]
}
 800073c:	4618      	mov	r0, r3
 800073e:	3714      	adds	r7, #20
 8000740:	46bd      	mov	sp, r7
 8000742:	bd90      	pop	{r4, r7, pc}
 8000744:	200000e8 	.word	0x200000e8

08000748 <stts22h_write_reg>:
  *
  */
int32_t __weak stts22h_write_reg( uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8000748:	b590      	push	{r4, r7, lr}
 800074a:	b085      	sub	sp, #20
 800074c:	af00      	add	r7, sp, #0
 800074e:	4603      	mov	r3, r0
 8000750:	6039      	str	r1, [r7, #0]
 8000752:	71fb      	strb	r3, [r7, #7]
 8000754:	4613      	mov	r3, r2
 8000756:	80bb      	strh	r3, [r7, #4]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8000758:	4b07      	ldr	r3, [pc, #28]	; (8000778 <stts22h_write_reg+0x30>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	681c      	ldr	r4, [r3, #0]
 800075e:	4b06      	ldr	r3, [pc, #24]	; (8000778 <stts22h_write_reg+0x30>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	68d8      	ldr	r0, [r3, #12]
 8000764:	88bb      	ldrh	r3, [r7, #4]
 8000766:	79f9      	ldrb	r1, [r7, #7]
 8000768:	683a      	ldr	r2, [r7, #0]
 800076a:	47a0      	blx	r4
 800076c:	60f8      	str	r0, [r7, #12]

  return ret;
 800076e:	68fb      	ldr	r3, [r7, #12]
}
 8000770:	4618      	mov	r0, r3
 8000772:	3714      	adds	r7, #20
 8000774:	46bd      	mov	sp, r7
 8000776:	bd90      	pop	{r4, r7, pc}
 8000778:	200000e8 	.word	0x200000e8

0800077c <stts22h_temp_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_temp_data_rate_set(
                                   stts22h_odr_temp_t val)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b086      	sub	sp, #24
 8000780:	af00      	add	r7, sp, #0
 8000782:	4603      	mov	r3, r0
 8000784:	71fb      	strb	r3, [r7, #7]
  stts22h_software_reset_t software_reset;
  stts22h_ctrl_t ctrl;
  int32_t ret;

  ret = stts22h_read_reg(STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 8000786:	f107 030c 	add.w	r3, r7, #12
 800078a:	2201      	movs	r2, #1
 800078c:	4619      	mov	r1, r3
 800078e:	2004      	movs	r0, #4
 8000790:	f7ff ffc0 	bl	8000714 <stts22h_read_reg>
 8000794:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8000796:	697b      	ldr	r3, [r7, #20]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d107      	bne.n	80007ac <stts22h_temp_data_rate_set+0x30>
  {
    ret = stts22h_read_reg(STTS22H_SOFTWARE_RESET,
 800079c:	f107 0310 	add.w	r3, r7, #16
 80007a0:	2201      	movs	r2, #1
 80007a2:	4619      	mov	r1, r3
 80007a4:	200c      	movs	r0, #12
 80007a6:	f7ff ffb5 	bl	8000714 <stts22h_read_reg>
 80007aa:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&software_reset, 1);
  }

  if ((val == STTS22H_ONE_SHOT) && (ret == 0))
 80007ac:	79fb      	ldrb	r3, [r7, #7]
 80007ae:	2b01      	cmp	r3, #1
 80007b0:	d11d      	bne.n	80007ee <stts22h_temp_data_rate_set+0x72>
 80007b2:	697b      	ldr	r3, [r7, #20]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d11a      	bne.n	80007ee <stts22h_temp_data_rate_set+0x72>
  {
    software_reset.sw_reset = PROPERTY_ENABLE;
 80007b8:	7c3b      	ldrb	r3, [r7, #16]
 80007ba:	f043 0302 	orr.w	r3, r3, #2
 80007be:	743b      	strb	r3, [r7, #16]
    ret = stts22h_write_reg(STTS22H_SOFTWARE_RESET,
 80007c0:	f107 0310 	add.w	r3, r7, #16
 80007c4:	2201      	movs	r2, #1
 80007c6:	4619      	mov	r1, r3
 80007c8:	200c      	movs	r0, #12
 80007ca:	f7ff ffbd 	bl	8000748 <stts22h_write_reg>
 80007ce:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&software_reset, 1);

    if (ret == 0)
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d10b      	bne.n	80007ee <stts22h_temp_data_rate_set+0x72>
    {
      software_reset.sw_reset = PROPERTY_DISABLE;
 80007d6:	7c3b      	ldrb	r3, [r7, #16]
 80007d8:	f36f 0341 	bfc	r3, #1, #1
 80007dc:	743b      	strb	r3, [r7, #16]
      ret = stts22h_write_reg(STTS22H_SOFTWARE_RESET,
 80007de:	f107 0310 	add.w	r3, r7, #16
 80007e2:	2201      	movs	r2, #1
 80007e4:	4619      	mov	r1, r3
 80007e6:	200c      	movs	r0, #12
 80007e8:	f7ff ffae 	bl	8000748 <stts22h_write_reg>
 80007ec:	6178      	str	r0, [r7, #20]
                              (uint8_t *)&software_reset, 1);
    }
  }

  if (((val == STTS22H_25Hz)  || (val == STTS22H_50Hz)   ||
 80007ee:	79fb      	ldrb	r3, [r7, #7]
 80007f0:	2b02      	cmp	r3, #2
 80007f2:	d008      	beq.n	8000806 <stts22h_temp_data_rate_set+0x8a>
 80007f4:	79fb      	ldrb	r3, [r7, #7]
 80007f6:	2b12      	cmp	r3, #18
 80007f8:	d005      	beq.n	8000806 <stts22h_temp_data_rate_set+0x8a>
 80007fa:	79fb      	ldrb	r3, [r7, #7]
 80007fc:	2b22      	cmp	r3, #34	; 0x22
 80007fe:	d002      	beq.n	8000806 <stts22h_temp_data_rate_set+0x8a>
       (val == STTS22H_100Hz) || (val == STTS22H_200Hz)) &&
 8000800:	79fb      	ldrb	r3, [r7, #7]
 8000802:	2b32      	cmp	r3, #50	; 0x32
 8000804:	d123      	bne.n	800084e <stts22h_temp_data_rate_set+0xd2>
      (ctrl.freerun == PROPERTY_DISABLE) && (ret == 0))
 8000806:	7b3b      	ldrb	r3, [r7, #12]
 8000808:	f003 0304 	and.w	r3, r3, #4
 800080c:	b2db      	uxtb	r3, r3
       (val == STTS22H_100Hz) || (val == STTS22H_200Hz)) &&
 800080e:	2b00      	cmp	r3, #0
 8000810:	d11d      	bne.n	800084e <stts22h_temp_data_rate_set+0xd2>
      (ctrl.freerun == PROPERTY_DISABLE) && (ret == 0))
 8000812:	697b      	ldr	r3, [r7, #20]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d11a      	bne.n	800084e <stts22h_temp_data_rate_set+0xd2>
  {
    software_reset.sw_reset = PROPERTY_ENABLE;
 8000818:	7c3b      	ldrb	r3, [r7, #16]
 800081a:	f043 0302 	orr.w	r3, r3, #2
 800081e:	743b      	strb	r3, [r7, #16]
    ret = stts22h_write_reg(STTS22H_SOFTWARE_RESET,
 8000820:	f107 0310 	add.w	r3, r7, #16
 8000824:	2201      	movs	r2, #1
 8000826:	4619      	mov	r1, r3
 8000828:	200c      	movs	r0, #12
 800082a:	f7ff ff8d 	bl	8000748 <stts22h_write_reg>
 800082e:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&software_reset, 1);

    if (ret == 0)
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d10b      	bne.n	800084e <stts22h_temp_data_rate_set+0xd2>
    {
      software_reset.sw_reset = PROPERTY_DISABLE;
 8000836:	7c3b      	ldrb	r3, [r7, #16]
 8000838:	f36f 0341 	bfc	r3, #1, #1
 800083c:	743b      	strb	r3, [r7, #16]
      ret = stts22h_write_reg(STTS22H_SOFTWARE_RESET,
 800083e:	f107 0310 	add.w	r3, r7, #16
 8000842:	2201      	movs	r2, #1
 8000844:	4619      	mov	r1, r3
 8000846:	200c      	movs	r0, #12
 8000848:	f7ff ff7e 	bl	8000748 <stts22h_write_reg>
 800084c:	6178      	str	r0, [r7, #20]
                              (uint8_t *)&software_reset, 1);
    }
  }

  if ((val == STTS22H_1Hz) && (ret == 0))
 800084e:	79fb      	ldrb	r3, [r7, #7]
 8000850:	2b04      	cmp	r3, #4
 8000852:	d125      	bne.n	80008a0 <stts22h_temp_data_rate_set+0x124>
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d122      	bne.n	80008a0 <stts22h_temp_data_rate_set+0x124>
  {
    software_reset.sw_reset = PROPERTY_ENABLE;
 800085a:	7c3b      	ldrb	r3, [r7, #16]
 800085c:	f043 0302 	orr.w	r3, r3, #2
 8000860:	743b      	strb	r3, [r7, #16]
    software_reset.low_odr_enable = PROPERTY_ENABLE;
 8000862:	7c3b      	ldrb	r3, [r7, #16]
 8000864:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000868:	743b      	strb	r3, [r7, #16]
    ret = stts22h_write_reg(STTS22H_SOFTWARE_RESET,
 800086a:	f107 0310 	add.w	r3, r7, #16
 800086e:	2201      	movs	r2, #1
 8000870:	4619      	mov	r1, r3
 8000872:	200c      	movs	r0, #12
 8000874:	f7ff ff68 	bl	8000748 <stts22h_write_reg>
 8000878:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&software_reset, 1);

    if (ret == 0)
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d10f      	bne.n	80008a0 <stts22h_temp_data_rate_set+0x124>
    {
      software_reset.sw_reset = PROPERTY_DISABLE;
 8000880:	7c3b      	ldrb	r3, [r7, #16]
 8000882:	f36f 0341 	bfc	r3, #1, #1
 8000886:	743b      	strb	r3, [r7, #16]
      software_reset.low_odr_enable = PROPERTY_ENABLE;
 8000888:	7c3b      	ldrb	r3, [r7, #16]
 800088a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800088e:	743b      	strb	r3, [r7, #16]
      ret = stts22h_write_reg(STTS22H_SOFTWARE_RESET,
 8000890:	f107 0310 	add.w	r3, r7, #16
 8000894:	2201      	movs	r2, #1
 8000896:	4619      	mov	r1, r3
 8000898:	200c      	movs	r0, #12
 800089a:	f7ff ff55 	bl	8000748 <stts22h_write_reg>
 800089e:	6178      	str	r0, [r7, #20]
                              (uint8_t *)&software_reset, 1);
    }
  }

  if (ret == 0)
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d12a      	bne.n	80008fc <stts22h_temp_data_rate_set+0x180>
  {
    ctrl.one_shot = (uint8_t)val & 0x01U;
 80008a6:	79fb      	ldrb	r3, [r7, #7]
 80008a8:	f003 0301 	and.w	r3, r3, #1
 80008ac:	b2da      	uxtb	r2, r3
 80008ae:	7b3b      	ldrb	r3, [r7, #12]
 80008b0:	f362 0300 	bfi	r3, r2, #0, #1
 80008b4:	733b      	strb	r3, [r7, #12]
    ctrl.freerun = ((uint8_t)val & 0x02U) >> 1;
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	f003 0301 	and.w	r3, r3, #1
 80008be:	b2da      	uxtb	r2, r3
 80008c0:	7b3b      	ldrb	r3, [r7, #12]
 80008c2:	f362 0382 	bfi	r3, r2, #2, #1
 80008c6:	733b      	strb	r3, [r7, #12]
    ctrl.low_odr_start = ((uint8_t)val & 0x04U) >> 2;
 80008c8:	79fb      	ldrb	r3, [r7, #7]
 80008ca:	089b      	lsrs	r3, r3, #2
 80008cc:	f003 0301 	and.w	r3, r3, #1
 80008d0:	b2da      	uxtb	r2, r3
 80008d2:	7b3b      	ldrb	r3, [r7, #12]
 80008d4:	f362 13c7 	bfi	r3, r2, #7, #1
 80008d8:	733b      	strb	r3, [r7, #12]
    ctrl.avg = ((uint8_t)val & 0x30U) >> 4;
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	091b      	lsrs	r3, r3, #4
 80008de:	f003 0303 	and.w	r3, r3, #3
 80008e2:	b2da      	uxtb	r2, r3
 80008e4:	7b3b      	ldrb	r3, [r7, #12]
 80008e6:	f362 1305 	bfi	r3, r2, #4, #2
 80008ea:	733b      	strb	r3, [r7, #12]
    ret = stts22h_write_reg(STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 80008ec:	f107 030c 	add.w	r3, r7, #12
 80008f0:	2201      	movs	r2, #1
 80008f2:	4619      	mov	r1, r3
 80008f4:	2004      	movs	r0, #4
 80008f6:	f7ff ff27 	bl	8000748 <stts22h_write_reg>
 80008fa:	6178      	str	r0, [r7, #20]
  }

  return ret;
 80008fc:	697b      	ldr	r3, [r7, #20]
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3718      	adds	r7, #24
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <stts22h_temperature_raw_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_temperature_raw_get( int16_t *val)
{
 8000906:	b580      	push	{r7, lr}
 8000908:	b084      	sub	sp, #16
 800090a:	af00      	add	r7, sp, #0
 800090c:	6078      	str	r0, [r7, #4]
  uint8_t buff[2];
  int32_t ret;

  ret = stts22h_read_reg(STTS22H_TEMP_L_OUT, buff, 2);
 800090e:	f107 0308 	add.w	r3, r7, #8
 8000912:	2202      	movs	r2, #2
 8000914:	4619      	mov	r1, r3
 8000916:	2006      	movs	r0, #6
 8000918:	f7ff fefc 	bl	8000714 <stts22h_read_reg>
 800091c:	60f8      	str	r0, [r7, #12]
  *val = (int16_t)buff[1];
 800091e:	7a7b      	ldrb	r3, [r7, #9]
 8000920:	b21a      	sxth	r2, r3
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	f9b3 3000 	ldrsh.w	r3, [r3]
 800092c:	b29b      	uxth	r3, r3
 800092e:	021b      	lsls	r3, r3, #8
 8000930:	b29a      	uxth	r2, r3
 8000932:	7a3b      	ldrb	r3, [r7, #8]
 8000934:	b29b      	uxth	r3, r3
 8000936:	4413      	add	r3, r2
 8000938:	b29b      	uxth	r3, r3
 800093a:	b21a      	sxth	r2, r3
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	801a      	strh	r2, [r3, #0]

  return ret;
 8000940:	68fb      	ldr	r3, [r7, #12]
}
 8000942:	4618      	mov	r0, r3
 8000944:	3710      	adds	r7, #16
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}

0800094a <stts22h_dev_id_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_dev_id_get( uint8_t *buff)
{
 800094a:	b580      	push	{r7, lr}
 800094c:	b084      	sub	sp, #16
 800094e:	af00      	add	r7, sp, #0
 8000950:	6078      	str	r0, [r7, #4]
  int32_t ret;

  ret = stts22h_read_reg(STTS22H_WHOAMI, buff, 1);
 8000952:	2201      	movs	r2, #1
 8000954:	6879      	ldr	r1, [r7, #4]
 8000956:	2001      	movs	r0, #1
 8000958:	f7ff fedc 	bl	8000714 <stts22h_read_reg>
 800095c:	60f8      	str	r0, [r7, #12]

  return ret;
 800095e:	68fb      	ldr	r3, [r7, #12]
}
 8000960:	4618      	mov	r0, r3
 8000962:	3710      	adds	r7, #16
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}

08000968 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000968:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800096a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800096c:	3304      	adds	r3, #4

0800096e <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800096e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000970:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8000972:	d3f9      	bcc.n	8000968 <CopyDataInit>
  bx lr
 8000974:	4770      	bx	lr

08000976 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8000976:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8000978:	3004      	adds	r0, #4

0800097a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800097a:	4288      	cmp	r0, r1
  bcc FillZerobss
 800097c:	d3fb      	bcc.n	8000976 <FillZerobss>
  bx lr
 800097e:	4770      	bx	lr

08000980 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000980:	480c      	ldr	r0, [pc, #48]	; (80009b4 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8000982:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000984:	f003 faa4 	bl	8003ed0 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000988:	480b      	ldr	r0, [pc, #44]	; (80009b8 <LoopForever+0x8>)
 800098a:	490c      	ldr	r1, [pc, #48]	; (80009bc <LoopForever+0xc>)
 800098c:	4a0c      	ldr	r2, [pc, #48]	; (80009c0 <LoopForever+0x10>)
 800098e:	2300      	movs	r3, #0
 8000990:	f7ff ffed 	bl	800096e <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8000994:	480b      	ldr	r0, [pc, #44]	; (80009c4 <LoopForever+0x14>)
 8000996:	490c      	ldr	r1, [pc, #48]	; (80009c8 <LoopForever+0x18>)
 8000998:	2300      	movs	r3, #0
 800099a:	f7ff ffee 	bl	800097a <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 800099e:	480b      	ldr	r0, [pc, #44]	; (80009cc <LoopForever+0x1c>)
 80009a0:	490b      	ldr	r1, [pc, #44]	; (80009d0 <LoopForever+0x20>)
 80009a2:	2300      	movs	r3, #0
 80009a4:	f7ff ffe9 	bl	800097a <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80009a8:	f00a fa5c 	bl	800ae64 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 80009ac:	f002 fd44 	bl	8003438 <main>

080009b0 <LoopForever>:

LoopForever:
  b LoopForever
 80009b0:	e7fe      	b.n	80009b0 <LoopForever>
 80009b2:	0000      	.short	0x0000
  ldr   r0, =_estack
 80009b4:	20024000 	.word	0x20024000
  INIT_DATA _sdata, _edata, _sidata
 80009b8:	20000008 	.word	0x20000008
 80009bc:	200000a4 	.word	0x200000a4
 80009c0:	0800cad0 	.word	0x0800cad0
  INIT_BSS _sbss, _ebss
 80009c4:	200000b8 	.word	0x200000b8
 80009c8:	200007a8 	.word	0x200007a8
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80009cc:	200300e8 	.word	0x200300e8
 80009d0:	20030c6a 	.word	0x20030c6a

080009d4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80009d4:	e7fe      	b.n	80009d4 <ADC1_IRQHandler>

080009d6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80009d6:	b480      	push	{r7}
 80009d8:	af00      	add	r7, sp, #0
  return 1;
 80009da:	2301      	movs	r3, #1
}
 80009dc:	4618      	mov	r0, r3
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr

080009e6 <_kill>:

int _kill(int pid, int sig)
{
 80009e6:	b580      	push	{r7, lr}
 80009e8:	b082      	sub	sp, #8
 80009ea:	af00      	add	r7, sp, #0
 80009ec:	6078      	str	r0, [r7, #4]
 80009ee:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80009f0:	f00a fa20 	bl	800ae34 <__errno>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2216      	movs	r2, #22
 80009f8:	601a      	str	r2, [r3, #0]
  return -1;
 80009fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	3708      	adds	r7, #8
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}

08000a06 <_exit>:

void _exit (int status)
{
 8000a06:	b580      	push	{r7, lr}
 8000a08:	b082      	sub	sp, #8
 8000a0a:	af00      	add	r7, sp, #0
 8000a0c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000a0e:	f04f 31ff 	mov.w	r1, #4294967295
 8000a12:	6878      	ldr	r0, [r7, #4]
 8000a14:	f7ff ffe7 	bl	80009e6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000a18:	e7fe      	b.n	8000a18 <_exit+0x12>

08000a1a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a1a:	b580      	push	{r7, lr}
 8000a1c:	b086      	sub	sp, #24
 8000a1e:	af00      	add	r7, sp, #0
 8000a20:	60f8      	str	r0, [r7, #12]
 8000a22:	60b9      	str	r1, [r7, #8]
 8000a24:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a26:	2300      	movs	r3, #0
 8000a28:	617b      	str	r3, [r7, #20]
 8000a2a:	e00a      	b.n	8000a42 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a2c:	f3af 8000 	nop.w
 8000a30:	4601      	mov	r1, r0
 8000a32:	68bb      	ldr	r3, [r7, #8]
 8000a34:	1c5a      	adds	r2, r3, #1
 8000a36:	60ba      	str	r2, [r7, #8]
 8000a38:	b2ca      	uxtb	r2, r1
 8000a3a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	3301      	adds	r3, #1
 8000a40:	617b      	str	r3, [r7, #20]
 8000a42:	697a      	ldr	r2, [r7, #20]
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	429a      	cmp	r2, r3
 8000a48:	dbf0      	blt.n	8000a2c <_read+0x12>
  }

  return len;
 8000a4a:	687b      	ldr	r3, [r7, #4]
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	3718      	adds	r7, #24
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}

08000a54 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b086      	sub	sp, #24
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	60f8      	str	r0, [r7, #12]
 8000a5c:	60b9      	str	r1, [r7, #8]
 8000a5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a60:	2300      	movs	r3, #0
 8000a62:	617b      	str	r3, [r7, #20]
 8000a64:	e009      	b.n	8000a7a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a66:	68bb      	ldr	r3, [r7, #8]
 8000a68:	1c5a      	adds	r2, r3, #1
 8000a6a:	60ba      	str	r2, [r7, #8]
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	3301      	adds	r3, #1
 8000a78:	617b      	str	r3, [r7, #20]
 8000a7a:	697a      	ldr	r2, [r7, #20]
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	429a      	cmp	r2, r3
 8000a80:	dbf1      	blt.n	8000a66 <_write+0x12>
  }
  return len;
 8000a82:	687b      	ldr	r3, [r7, #4]
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	3718      	adds	r7, #24
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <_close>:

int _close(int file)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	370c      	adds	r7, #12
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr

08000aa4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ab4:	605a      	str	r2, [r3, #4]
  return 0;
 8000ab6:	2300      	movs	r3, #0
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	370c      	adds	r7, #12
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr

08000ac4 <_isatty>:

int _isatty(int file)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b083      	sub	sp, #12
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000acc:	2301      	movs	r3, #1
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr

08000ada <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ada:	b480      	push	{r7}
 8000adc:	b085      	sub	sp, #20
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	60f8      	str	r0, [r7, #12]
 8000ae2:	60b9      	str	r1, [r7, #8]
 8000ae4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ae6:	2300      	movs	r3, #0
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3714      	adds	r7, #20
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr

08000af4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b086      	sub	sp, #24
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000afc:	4a14      	ldr	r2, [pc, #80]	; (8000b50 <_sbrk+0x5c>)
 8000afe:	4b15      	ldr	r3, [pc, #84]	; (8000b54 <_sbrk+0x60>)
 8000b00:	1ad3      	subs	r3, r2, r3
 8000b02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b08:	4b13      	ldr	r3, [pc, #76]	; (8000b58 <_sbrk+0x64>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d102      	bne.n	8000b16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b10:	4b11      	ldr	r3, [pc, #68]	; (8000b58 <_sbrk+0x64>)
 8000b12:	4a12      	ldr	r2, [pc, #72]	; (8000b5c <_sbrk+0x68>)
 8000b14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b16:	4b10      	ldr	r3, [pc, #64]	; (8000b58 <_sbrk+0x64>)
 8000b18:	681a      	ldr	r2, [r3, #0]
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	4413      	add	r3, r2
 8000b1e:	693a      	ldr	r2, [r7, #16]
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d207      	bcs.n	8000b34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b24:	f00a f986 	bl	800ae34 <__errno>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	220c      	movs	r2, #12
 8000b2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b32:	e009      	b.n	8000b48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b34:	4b08      	ldr	r3, [pc, #32]	; (8000b58 <_sbrk+0x64>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b3a:	4b07      	ldr	r3, [pc, #28]	; (8000b58 <_sbrk+0x64>)
 8000b3c:	681a      	ldr	r2, [r3, #0]
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4413      	add	r3, r2
 8000b42:	4a05      	ldr	r2, [pc, #20]	; (8000b58 <_sbrk+0x64>)
 8000b44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b46:	68fb      	ldr	r3, [r7, #12]
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	3718      	adds	r7, #24
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	20024000 	.word	0x20024000
 8000b54:	00002000 	.word	0x00002000
 8000b58:	200000f0 	.word	0x200000f0
 8000b5c:	200007a8 	.word	0x200007a8

08000b60 <otCoapSendResponse>:
 * @retval OT_ERROR_NONE     Successfully enqueued the CoAP response message.
 * @retval OT_ERROR_NO_BUFS  Insufficient buffers available to send the CoAP response.
 *
 */
static inline otError otCoapSendResponse(otInstance *aInstance, otMessage *aMessage, const otMessageInfo *aMessageInfo)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b084      	sub	sp, #16
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	60f8      	str	r0, [r7, #12]
 8000b68:	60b9      	str	r1, [r7, #8]
 8000b6a:	607a      	str	r2, [r7, #4]
    // NOLINTNEXTLINE(modernize-use-nullptr)
    return otCoapSendResponseWithParameters(aInstance, aMessage, aMessageInfo, NULL);
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	687a      	ldr	r2, [r7, #4]
 8000b70:	68b9      	ldr	r1, [r7, #8]
 8000b72:	68f8      	ldr	r0, [r7, #12]
 8000b74:	f007 ff4d 	bl	8008a12 <otCoapSendResponseWithParameters>
 8000b78:	4603      	mov	r3, r0
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	3710      	adds	r7, #16
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
	...

08000b84 <APP_THREAD_Init>:
static otInstance *sInstance = NULL;

/* Functions Definition ------------------------------------------------------*/

void APP_THREAD_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0

	  /* USER CODE END APP_THREAD_INIT_1 */
	  SHCI_C2_RADIO_AllowLowPower(THREAD_IP, FALSE);
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2001      	movs	r0, #1
 8000b8e:	f008 ff28 	bl	80099e2 <SHCI_C2_RADIO_AllowLowPower>
	  SHCI_CmdStatus_t ThreadInitStatus;

	  /* Check the compatibility with the Coprocessor Wireless Firmware loaded */
	  APP_THREAD_CheckWirelessFirmwareInfo();
 8000b92:	f000 fad7 	bl	8001144 <APP_THREAD_CheckWirelessFirmwareInfo>
	#if (CFG_USB_INTERFACE_ENABLE != 0)
	  VCP_Init(&VcpTxBuffer[0], &VcpRxBuffer[0]);
	#endif /* (CFG_USB_INTERFACE_ENABLE != 0) */

	  /* Register cmdbuffer */
	  APP_THREAD_RegisterCmdBuffer(&ThreadOtCmdBuffer);
 8000b96:	4831      	ldr	r0, [pc, #196]	; (8000c5c <APP_THREAD_Init+0xd8>)
 8000b98:	f000 fd3a 	bl	8001610 <APP_THREAD_RegisterCmdBuffer>

	  /**
	   * Do not allow standby in the application
	   */
	  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_THREAD, UTIL_LPM_DISABLE);
 8000b9c:	2101      	movs	r1, #1
 8000b9e:	2002      	movs	r0, #2
 8000ba0:	f009 fe08 	bl	800a7b4 <UTIL_LPM_SetOffMode>
	  UTIL_LPM_SetStopMode(1 << CFG_LPM_APP_THREAD, UTIL_LPM_DISABLE);
 8000ba4:	2101      	movs	r1, #1
 8000ba6:	2002      	movs	r0, #2
 8000ba8:	f009 fdd4 	bl	800a754 <UTIL_LPM_SetStopMode>
	/* Init config buffer and call TL_THREAD_Init */
	APP_THREAD_TL_THREAD_INIT();
 8000bac:	f000 fdee 	bl	800178c <APP_THREAD_TL_THREAD_INIT>

	/* Configure UART for sending CLI command from M4 */
	APP_THREAD_Init_UART_CLI();
 8000bb0:	f000 fde4 	bl	800177c <APP_THREAD_Init_UART_CLI>

	/* Send Thread start system cmd to M0 */
	ThreadInitStatus = SHCI_C2_THREAD_Init();
 8000bb4:	f008 fee9 	bl	800998a <SHCI_C2_THREAD_Init>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	71fb      	strb	r3, [r7, #7]

	//otPlatRadioGetIeeeEui64(sInstance, &eui64);

	/* Prevent unused argument(s) compilation warning */
	UNUSED(ThreadInitStatus);
	sInstance = otInstanceInitSingle();
 8000bbc:	f007 ff91 	bl	8008ae2 <otInstanceInitSingle>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	4a27      	ldr	r2, [pc, #156]	; (8000c60 <APP_THREAD_Init+0xdc>)
 8000bc4:	6013      	str	r3, [r2, #0]
	assert(sInstance);
 8000bc6:	4b26      	ldr	r3, [pc, #152]	; (8000c60 <APP_THREAD_Init+0xdc>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d105      	bne.n	8000bda <APP_THREAD_Init+0x56>
 8000bce:	4b25      	ldr	r3, [pc, #148]	; (8000c64 <APP_THREAD_Init+0xe0>)
 8000bd0:	4a25      	ldr	r2, [pc, #148]	; (8000c68 <APP_THREAD_Init+0xe4>)
 8000bd2:	21ca      	movs	r1, #202	; 0xca
 8000bd4:	4825      	ldr	r0, [pc, #148]	; (8000c6c <APP_THREAD_Init+0xe8>)
 8000bd6:	f00a f90f 	bl	800adf8 <__assert_func>
	APP_THREAD_SetSleepyEndDeviceMode();
 8000bda:	f000 f99f 	bl	8000f1c <APP_THREAD_SetSleepyEndDeviceMode>
	/* Initialize and configure the Thread device*/
	otPlatRadioSetTransmitPower(sInstance, 6);
 8000bde:	4b20      	ldr	r3, [pc, #128]	; (8000c60 <APP_THREAD_Init+0xdc>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	2106      	movs	r1, #6
 8000be4:	4618      	mov	r0, r3
 8000be6:	f008 fe9d 	bl	8009924 <otPlatRadioSetTransmitPower>
	APP_THREAD_DeviceConfig();
 8000bea:	f000 f9cb 	bl	8000f84 <APP_THREAD_DeviceConfig>

	otLinkGetFactoryAssignedIeeeEui64(sInstance, &eui64);
 8000bee:	4b1c      	ldr	r3, [pc, #112]	; (8000c60 <APP_THREAD_Init+0xdc>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	491f      	ldr	r1, [pc, #124]	; (8000c70 <APP_THREAD_Init+0xec>)
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f007 ffcb 	bl	8008b90 <otLinkGetFactoryAssignedIeeeEui64>
	appSrpInit();
 8000bfa:	f000 f84b 	bl	8000c94 <appSrpInit>
	/* Register task */
	/* Create the different tasks */
	UTIL_SEQ_RegTask(1 << (uint32_t) CFG_TASK_MSG_FROM_M0_TO_M4, UTIL_SEQ_RFU,
 8000bfe:	4a1d      	ldr	r2, [pc, #116]	; (8000c74 <APP_THREAD_Init+0xf0>)
 8000c00:	2100      	movs	r1, #0
 8000c02:	2001      	movs	r0, #1
 8000c04:	f009 ff38 	bl	800aa78 <UTIL_SEQ_RegTask>
			APP_THREAD_ProcessMsgM0ToM4);

	HW_TS_Create(CFG_TIM_PROC_ID_ISR, &coapMessageTimerId, hw_ts_Repeated,
 8000c08:	4b1b      	ldr	r3, [pc, #108]	; (8000c78 <APP_THREAD_Init+0xf4>)
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	491b      	ldr	r1, [pc, #108]	; (8000c7c <APP_THREAD_Init+0xf8>)
 8000c0e:	2000      	movs	r0, #0
 8000c10:	f002 f9b6 	bl	8002f80 <HW_TS_Create>
			(HW_TS_pTimerCb_t) APP_THREAD_SendCoapMsg);
	HW_TS_Create(CFG_TIM_PROC_ID_ISR, &setThreadLpTimerId, hw_ts_SingleShot,
 8000c14:	4b1a      	ldr	r3, [pc, #104]	; (8000c80 <APP_THREAD_Init+0xfc>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	491a      	ldr	r1, [pc, #104]	; (8000c84 <APP_THREAD_Init+0x100>)
 8000c1a:	2000      	movs	r0, #0
 8000c1c:	f002 f9b0 	bl	8002f80 <HW_TS_Create>
			APP_THREAD_SetSleepyEndDeviceMode);
	HW_TS_Create(CFG_TIM_PROC_ID_ISR, &srpRegisterTimerId, hw_ts_SingleShot,
 8000c20:	4b19      	ldr	r3, [pc, #100]	; (8000c88 <APP_THREAD_Init+0x104>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	4919      	ldr	r1, [pc, #100]	; (8000c8c <APP_THREAD_Init+0x108>)
 8000c26:	2000      	movs	r0, #0
 8000c28:	f002 f9aa 	bl	8002f80 <HW_TS_Create>
			appSrpInit);
	HW_TS_Start(coapMessageTimerId, (5 * 1000 * 1000 / CFG_TS_TICK_VAL));
 8000c2c:	4b13      	ldr	r3, [pc, #76]	; (8000c7c <APP_THREAD_Init+0xf8>)
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	f642 0105 	movw	r1, #10245	; 0x2805
 8000c34:	4618      	mov	r0, r3
 8000c36:	f002 faa1 	bl	800317c <HW_TS_Start>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	2102      	movs	r1, #2
 8000c3e:	4814      	ldr	r0, [pc, #80]	; (8000c90 <APP_THREAD_Init+0x10c>)
 8000c40:	f003 ff9c 	bl	8004b7c <HAL_GPIO_WritePin>
	/* USER CODE BEGIN INIT TASKS */


	UTIL_LPM_SetStopMode(1 << CFG_LPM_APP_THREAD, UTIL_LPM_ENABLE);
 8000c44:	2100      	movs	r1, #0
 8000c46:	2002      	movs	r0, #2
 8000c48:	f009 fd84 	bl	800a754 <UTIL_LPM_SetStopMode>
	SHCI_C2_RADIO_AllowLowPower(THREAD_IP, TRUE);
 8000c4c:	2101      	movs	r1, #1
 8000c4e:	2001      	movs	r0, #1
 8000c50:	f008 fec7 	bl	80099e2 <SHCI_C2_RADIO_AllowLowPower>

}
 8000c54:	bf00      	nop
 8000c56:	3708      	adds	r7, #8
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	200300e8 	.word	0x200300e8
 8000c60:	20000248 	.word	0x20000248
 8000c64:	0800c260 	.word	0x0800c260
 8000c68:	0800c924 	.word	0x0800c924
 8000c6c:	0800c26c 	.word	0x0800c26c
 8000c70:	20000238 	.word	0x20000238
 8000c74:	08001821 	.word	0x08001821
 8000c78:	080013bd 	.word	0x080013bd
 8000c7c:	20000104 	.word	0x20000104
 8000c80:	08000f1d 	.word	0x08000f1d
 8000c84:	20000105 	.word	0x20000105
 8000c88:	08000c95 	.word	0x08000c95
 8000c8c:	20000106 	.word	0x20000106
 8000c90:	48000800 	.word	0x48000800

08000c94 <appSrpInit>:


void appSrpInit(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b090      	sub	sp, #64	; 0x40
 8000c98:	af00      	add	r7, sp, #0
    otError error = OT_ERROR_NONE;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    srpRunning = true;
 8000ca0:	4b3c      	ldr	r3, [pc, #240]	; (8000d94 <appSrpInit+0x100>)
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	701a      	strb	r2, [r3, #0]
    char *hostName;
    char *HOST_NAME = "OT-HS-0";
 8000ca6:	4b3c      	ldr	r3, [pc, #240]	; (8000d98 <appSrpInit+0x104>)
 8000ca8:	63bb      	str	r3, [r7, #56]	; 0x38
    uint16_t size;
    hostName = otSrpClientBuffersGetHostNameString(sInstance, &size);
 8000caa:	4b3c      	ldr	r3, [pc, #240]	; (8000d9c <appSrpInit+0x108>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f107 0226 	add.w	r2, r7, #38	; 0x26
 8000cb2:	4611      	mov	r1, r2
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f009 f956 	bl	8009f66 <otSrpClientBuffersGetHostNameString>
 8000cba:	6378      	str	r0, [r7, #52]	; 0x34
    error |= otSrpClientSetHostName(sInstance, HOST_NAME);
 8000cbc:	4b37      	ldr	r3, [pc, #220]	; (8000d9c <appSrpInit+0x108>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f009 f8c2 	bl	8009e4c <otSrpClientSetHostName>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	461a      	mov	r2, r3
 8000ccc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    memcpy(hostName, HOST_NAME, sizeof(HOST_NAME) + 1);
 8000cd6:	2205      	movs	r2, #5
 8000cd8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8000cda:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000cdc:	f00a f8f6 	bl	800aecc <memcpy>

    otSrpClientEnableAutoHostAddress(sInstance);
 8000ce0:	4b2e      	ldr	r3, [pc, #184]	; (8000d9c <appSrpInit+0x108>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f009 f8e2 	bl	8009eae <otSrpClientEnableAutoHostAddress>


    otSrpClientBuffersServiceEntry *entry = NULL;
 8000cea:	2300      	movs	r3, #0
 8000cec:	633b      	str	r3, [r7, #48]	; 0x30
    char *string;

    entry = otSrpClientBuffersAllocateService(sInstance);
 8000cee:	4b2b      	ldr	r3, [pc, #172]	; (8000d9c <appSrpInit+0x108>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f009 f967 	bl	8009fc6 <otSrpClientBuffersAllocateService>
 8000cf8:	6338      	str	r0, [r7, #48]	; 0x30

    entry->mService.mPort = 33434;
 8000cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cfc:	f248 229a 	movw	r2, #33434	; 0x829a
 8000d00:	821a      	strh	r2, [r3, #16]
    char INST_NAME[32];
    snprintf(INST_NAME, 32, "ipv6bc%d", (uint8_t)eui64.m8[0]);
 8000d02:	4b27      	ldr	r3, [pc, #156]	; (8000da0 <appSrpInit+0x10c>)
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	1d38      	adds	r0, r7, #4
 8000d08:	4a26      	ldr	r2, [pc, #152]	; (8000da4 <appSrpInit+0x110>)
 8000d0a:	2120      	movs	r1, #32
 8000d0c:	f00a fcd2 	bl	800b6b4 <sniprintf>
    char *SERV_NAME = "_ot._udp";
 8000d10:	4b25      	ldr	r3, [pc, #148]	; (8000da8 <appSrpInit+0x114>)
 8000d12:	62fb      	str	r3, [r7, #44]	; 0x2c
    string = otSrpClientBuffersGetServiceEntryInstanceNameString(entry, &size);
 8000d14:	f107 0326 	add.w	r3, r7, #38	; 0x26
 8000d18:	4619      	mov	r1, r3
 8000d1a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000d1c:	f009 f9b0 	bl	800a080 <otSrpClientBuffersGetServiceEntryInstanceNameString>
 8000d20:	62b8      	str	r0, [r7, #40]	; 0x28
    memcpy(string, INST_NAME, size);
 8000d22:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000d24:	461a      	mov	r2, r3
 8000d26:	1d3b      	adds	r3, r7, #4
 8000d28:	4619      	mov	r1, r3
 8000d2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000d2c:	f00a f8ce 	bl	800aecc <memcpy>


    string = otSrpClientBuffersGetServiceEntryServiceNameString(entry, &size);
 8000d30:	f107 0326 	add.w	r3, r7, #38	; 0x26
 8000d34:	4619      	mov	r1, r3
 8000d36:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000d38:	f009 f96f 	bl	800a01a <otSrpClientBuffersGetServiceEntryServiceNameString>
 8000d3c:	62b8      	str	r0, [r7, #40]	; 0x28
    memcpy(string, SERV_NAME, size);
 8000d3e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000d40:	461a      	mov	r2, r3
 8000d42:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000d44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000d46:	f00a f8c1 	bl	800aecc <memcpy>

    error |= otSrpClientAddService(sInstance, &entry->mService);
 8000d4a:	4b14      	ldr	r3, [pc, #80]	; (8000d9c <appSrpInit+0x108>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000d50:	4611      	mov	r1, r2
 8000d52:	4618      	mov	r0, r3
 8000d54:	f009 f8d6 	bl	8009f04 <otSrpClientAddService>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	461a      	mov	r2, r3
 8000d5c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000d60:	4313      	orrs	r3, r2
 8000d62:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

    entry = NULL;
 8000d66:	2300      	movs	r3, #0
 8000d68:	633b      	str	r3, [r7, #48]	; 0x30
    otSrpClientEnableAutoStartMode(sInstance, /* aCallback */ NULL, /* aContext */ NULL);
 8000d6a:	4b0c      	ldr	r3, [pc, #48]	; (8000d9c <appSrpInit+0x108>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2200      	movs	r2, #0
 8000d70:	2100      	movs	r1, #0
 8000d72:	4618      	mov	r0, r3
 8000d74:	f009 f836 	bl	8009de4 <otSrpClientEnableAutoStartMode>
    if(error != OT_ERROR_NONE) HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8000d78:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d004      	beq.n	8000d8a <appSrpInit+0xf6>
 8000d80:	2201      	movs	r2, #1
 8000d82:	2102      	movs	r1, #2
 8000d84:	4809      	ldr	r0, [pc, #36]	; (8000dac <appSrpInit+0x118>)
 8000d86:	f003 fef9 	bl	8004b7c <HAL_GPIO_WritePin>
}
 8000d8a:	bf00      	nop
 8000d8c:	3740      	adds	r7, #64	; 0x40
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	20000107 	.word	0x20000107
 8000d98:	0800c2bc 	.word	0x0800c2bc
 8000d9c:	20000248 	.word	0x20000248
 8000da0:	20000238 	.word	0x20000238
 8000da4:	0800c2c4 	.word	0x0800c2c4
 8000da8:	0800c2d0 	.word	0x0800c2d0
 8000dac:	48000800 	.word	0x48000800

08000db0 <APP_THREAD_Error>:
 * @param  ErrId :
 * @param  ErrCode
 * @retval None
 */
void APP_THREAD_Error(uint32_t ErrId, uint32_t ErrCode)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN APP_THREAD_Error_1 */

	/* USER CODE END APP_THREAD_Error_1 */
	switch (ErrId)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	2b16      	cmp	r3, #22
 8000dbe:	f200 8081 	bhi.w	8000ec4 <APP_THREAD_Error+0x114>
 8000dc2:	a201      	add	r2, pc, #4	; (adr r2, 8000dc8 <APP_THREAD_Error+0x18>)
 8000dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dc8:	08000e25 	.word	0x08000e25
 8000dcc:	08000e2f 	.word	0x08000e2f
 8000dd0:	08000e39 	.word	0x08000e39
 8000dd4:	08000e43 	.word	0x08000e43
 8000dd8:	08000e4d 	.word	0x08000e4d
 8000ddc:	08000e57 	.word	0x08000e57
 8000de0:	08000e61 	.word	0x08000e61
 8000de4:	08000e6b 	.word	0x08000e6b
 8000de8:	08000e7f 	.word	0x08000e7f
 8000dec:	08000e89 	.word	0x08000e89
 8000df0:	08000e93 	.word	0x08000e93
 8000df4:	08000e9d 	.word	0x08000e9d
 8000df8:	08000ec5 	.word	0x08000ec5
 8000dfc:	08000ea7 	.word	0x08000ea7
 8000e00:	08000eb1 	.word	0x08000eb1
 8000e04:	08000ec5 	.word	0x08000ec5
 8000e08:	08000ec5 	.word	0x08000ec5
 8000e0c:	08000ec5 	.word	0x08000ec5
 8000e10:	08000ec5 	.word	0x08000ec5
 8000e14:	08000ec5 	.word	0x08000ec5
 8000e18:	08000ebb 	.word	0x08000ebb
 8000e1c:	08000ec5 	.word	0x08000ec5
 8000e20:	08000e75 	.word	0x08000e75
	{
	case ERR_REC_MULTI_MSG_FROM_M0:
		APP_THREAD_TraceError("ERROR : ERR_REC_MULTI_MSG_FROM_M0 ", ErrCode);
 8000e24:	6839      	ldr	r1, [r7, #0]
 8000e26:	482c      	ldr	r0, [pc, #176]	; (8000ed8 <APP_THREAD_Error+0x128>)
 8000e28:	f000 f978 	bl	800111c <APP_THREAD_TraceError>
		break;
 8000e2c:	e04f      	b.n	8000ece <APP_THREAD_Error+0x11e>
	case ERR_THREAD_SET_STATE_CB:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_SET_STATE_CB ", ErrCode);
 8000e2e:	6839      	ldr	r1, [r7, #0]
 8000e30:	482a      	ldr	r0, [pc, #168]	; (8000edc <APP_THREAD_Error+0x12c>)
 8000e32:	f000 f973 	bl	800111c <APP_THREAD_TraceError>
		break;
 8000e36:	e04a      	b.n	8000ece <APP_THREAD_Error+0x11e>
	case ERR_THREAD_SET_CHANNEL:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_SET_CHANNEL ", ErrCode);
 8000e38:	6839      	ldr	r1, [r7, #0]
 8000e3a:	4829      	ldr	r0, [pc, #164]	; (8000ee0 <APP_THREAD_Error+0x130>)
 8000e3c:	f000 f96e 	bl	800111c <APP_THREAD_TraceError>
		break;
 8000e40:	e045      	b.n	8000ece <APP_THREAD_Error+0x11e>
	case ERR_THREAD_SET_PANID:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_SET_PANID ", ErrCode);
 8000e42:	6839      	ldr	r1, [r7, #0]
 8000e44:	4827      	ldr	r0, [pc, #156]	; (8000ee4 <APP_THREAD_Error+0x134>)
 8000e46:	f000 f969 	bl	800111c <APP_THREAD_TraceError>
		break;
 8000e4a:	e040      	b.n	8000ece <APP_THREAD_Error+0x11e>
	case ERR_THREAD_IPV6_ENABLE:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_IPV6_ENABLE ", ErrCode);
 8000e4c:	6839      	ldr	r1, [r7, #0]
 8000e4e:	4826      	ldr	r0, [pc, #152]	; (8000ee8 <APP_THREAD_Error+0x138>)
 8000e50:	f000 f964 	bl	800111c <APP_THREAD_TraceError>
		break;
 8000e54:	e03b      	b.n	8000ece <APP_THREAD_Error+0x11e>
	case ERR_THREAD_START:
		APP_THREAD_TraceError("ERROR: ERR_THREAD_START ", ErrCode);
 8000e56:	6839      	ldr	r1, [r7, #0]
 8000e58:	4824      	ldr	r0, [pc, #144]	; (8000eec <APP_THREAD_Error+0x13c>)
 8000e5a:	f000 f95f 	bl	800111c <APP_THREAD_TraceError>
		break;
 8000e5e:	e036      	b.n	8000ece <APP_THREAD_Error+0x11e>
	case ERR_THREAD_ERASE_PERSISTENT_INFO:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_ERASE_PERSISTENT_INFO ",
 8000e60:	6839      	ldr	r1, [r7, #0]
 8000e62:	4823      	ldr	r0, [pc, #140]	; (8000ef0 <APP_THREAD_Error+0x140>)
 8000e64:	f000 f95a 	bl	800111c <APP_THREAD_TraceError>
				ErrCode);
		break;
 8000e68:	e031      	b.n	8000ece <APP_THREAD_Error+0x11e>
	case ERR_THREAD_SET_NETWORK_KEY:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_SET_NETWORK_KEY ", ErrCode);
 8000e6a:	6839      	ldr	r1, [r7, #0]
 8000e6c:	4821      	ldr	r0, [pc, #132]	; (8000ef4 <APP_THREAD_Error+0x144>)
 8000e6e:	f000 f955 	bl	800111c <APP_THREAD_TraceError>
		break;
 8000e72:	e02c      	b.n	8000ece <APP_THREAD_Error+0x11e>
	case ERR_THREAD_CHECK_WIRELESS:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_CHECK_WIRELESS ", ErrCode);
 8000e74:	6839      	ldr	r1, [r7, #0]
 8000e76:	4820      	ldr	r0, [pc, #128]	; (8000ef8 <APP_THREAD_Error+0x148>)
 8000e78:	f000 f950 	bl	800111c <APP_THREAD_TraceError>
		break;
 8000e7c:	e027      	b.n	8000ece <APP_THREAD_Error+0x11e>
		/* USER CODE BEGIN APP_THREAD_Error_2 */
	case ERR_THREAD_COAP_START:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_COAP_START ", ErrCode);
 8000e7e:	6839      	ldr	r1, [r7, #0]
 8000e80:	481e      	ldr	r0, [pc, #120]	; (8000efc <APP_THREAD_Error+0x14c>)
 8000e82:	f000 f94b 	bl	800111c <APP_THREAD_TraceError>
		break;
 8000e86:	e022      	b.n	8000ece <APP_THREAD_Error+0x11e>
	case ERR_THREAD_COAP_ADD_RESSOURCE:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_COAP_ADD_RESSOURCE ",
 8000e88:	6839      	ldr	r1, [r7, #0]
 8000e8a:	481d      	ldr	r0, [pc, #116]	; (8000f00 <APP_THREAD_Error+0x150>)
 8000e8c:	f000 f946 	bl	800111c <APP_THREAD_TraceError>
				ErrCode);
		break;
 8000e90:	e01d      	b.n	8000ece <APP_THREAD_Error+0x11e>
	case ERR_THREAD_MESSAGE_READ:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_MESSAGE_READ ", ErrCode);
 8000e92:	6839      	ldr	r1, [r7, #0]
 8000e94:	481b      	ldr	r0, [pc, #108]	; (8000f04 <APP_THREAD_Error+0x154>)
 8000e96:	f000 f941 	bl	800111c <APP_THREAD_TraceError>
		break;
 8000e9a:	e018      	b.n	8000ece <APP_THREAD_Error+0x11e>
	case ERR_THREAD_COAP_SEND_RESPONSE:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_COAP_SEND_RESPONSE ",
 8000e9c:	6839      	ldr	r1, [r7, #0]
 8000e9e:	481a      	ldr	r0, [pc, #104]	; (8000f08 <APP_THREAD_Error+0x158>)
 8000ea0:	f000 f93c 	bl	800111c <APP_THREAD_TraceError>
				ErrCode);
		break;
 8000ea4:	e013      	b.n	8000ece <APP_THREAD_Error+0x11e>
	case ERR_THREAD_COAP_APPEND:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_COAP_APPEND ", ErrCode);
 8000ea6:	6839      	ldr	r1, [r7, #0]
 8000ea8:	4818      	ldr	r0, [pc, #96]	; (8000f0c <APP_THREAD_Error+0x15c>)
 8000eaa:	f000 f937 	bl	800111c <APP_THREAD_TraceError>
		break;
 8000eae:	e00e      	b.n	8000ece <APP_THREAD_Error+0x11e>
	case ERR_THREAD_COAP_SEND_REQUEST:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_COAP_SEND_REQUEST ", ErrCode);
 8000eb0:	6839      	ldr	r1, [r7, #0]
 8000eb2:	4817      	ldr	r0, [pc, #92]	; (8000f10 <APP_THREAD_Error+0x160>)
 8000eb4:	f000 f932 	bl	800111c <APP_THREAD_TraceError>
		break;
 8000eb8:	e009      	b.n	8000ece <APP_THREAD_Error+0x11e>
	case ERR_THREAD_MSG_COMPARE_FAILED:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_MSG_COMPARE_FAILED ",
 8000eba:	6839      	ldr	r1, [r7, #0]
 8000ebc:	4815      	ldr	r0, [pc, #84]	; (8000f14 <APP_THREAD_Error+0x164>)
 8000ebe:	f000 f92d 	bl	800111c <APP_THREAD_TraceError>
				ErrCode);
		break;
 8000ec2:	e004      	b.n	8000ece <APP_THREAD_Error+0x11e>
		/* USER CODE END APP_THREAD_Error_2 */
	default:
		APP_THREAD_TraceError("ERROR Unknown ", 0);
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	4814      	ldr	r0, [pc, #80]	; (8000f18 <APP_THREAD_Error+0x168>)
 8000ec8:	f000 f928 	bl	800111c <APP_THREAD_TraceError>
		break;
 8000ecc:	bf00      	nop
	}
}
 8000ece:	bf00      	nop
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	0800c2dc 	.word	0x0800c2dc
 8000edc:	0800c300 	.word	0x0800c300
 8000ee0:	0800c324 	.word	0x0800c324
 8000ee4:	0800c344 	.word	0x0800c344
 8000ee8:	0800c364 	.word	0x0800c364
 8000eec:	0800c384 	.word	0x0800c384
 8000ef0:	0800c3a0 	.word	0x0800c3a0
 8000ef4:	0800c3cc 	.word	0x0800c3cc
 8000ef8:	0800c3f0 	.word	0x0800c3f0
 8000efc:	0800c414 	.word	0x0800c414
 8000f00:	0800c434 	.word	0x0800c434
 8000f04:	0800c45c 	.word	0x0800c45c
 8000f08:	0800c480 	.word	0x0800c480
 8000f0c:	0800c4a8 	.word	0x0800c4a8
 8000f10:	0800c4c8 	.word	0x0800c4c8
 8000f14:	0800c4f0 	.word	0x0800c4f0
 8000f18:	0800c518 	.word	0x0800c518

08000f1c <APP_THREAD_SetSleepyEndDeviceMode>:
 *
 * @param None
 * @retval None
 */
void APP_THREAD_SetSleepyEndDeviceMode(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
	otError error = OT_ERROR_NONE;
 8000f22:	2300      	movs	r3, #0
 8000f24:	71fb      	strb	r3, [r7, #7]

	/* Set the pool period to 5 sec. It means that when the device will enter
	 * in 'sleepy end device' mode, it will send an ACK_Request every 5 sec.
	 * This message will act as keep alive message.
	 */
	otLinkSetPollPeriod(sInstance, 5000);
 8000f26:	4b15      	ldr	r3, [pc, #84]	; (8000f7c <APP_THREAD_SetSleepyEndDeviceMode+0x60>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f241 3188 	movw	r1, #5000	; 0x1388
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f007 fe5a 	bl	8008be8 <otLinkSetPollPeriod>

	/* Set the sleepy end device mode */
	OT_LinkMode.mRxOnWhenIdle = 0;
 8000f34:	4a12      	ldr	r2, [pc, #72]	; (8000f80 <APP_THREAD_SetSleepyEndDeviceMode+0x64>)
 8000f36:	7813      	ldrb	r3, [r2, #0]
 8000f38:	f36f 0300 	bfc	r3, #0, #1
 8000f3c:	7013      	strb	r3, [r2, #0]
	OT_LinkMode.mDeviceType = 0;
 8000f3e:	4a10      	ldr	r2, [pc, #64]	; (8000f80 <APP_THREAD_SetSleepyEndDeviceMode+0x64>)
 8000f40:	7813      	ldrb	r3, [r2, #0]
 8000f42:	f36f 0341 	bfc	r3, #1, #1
 8000f46:	7013      	strb	r3, [r2, #0]
	OT_LinkMode.mNetworkData = 0;
 8000f48:	4a0d      	ldr	r2, [pc, #52]	; (8000f80 <APP_THREAD_SetSleepyEndDeviceMode+0x64>)
 8000f4a:	7813      	ldrb	r3, [r2, #0]
 8000f4c:	f36f 0382 	bfc	r3, #2, #1
 8000f50:	7013      	strb	r3, [r2, #0]

	error = otThreadSetLinkMode(sInstance, OT_LinkMode);
 8000f52:	4b0a      	ldr	r3, [pc, #40]	; (8000f7c <APP_THREAD_SetSleepyEndDeviceMode+0x60>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4a0a      	ldr	r2, [pc, #40]	; (8000f80 <APP_THREAD_SetSleepyEndDeviceMode+0x64>)
 8000f58:	7811      	ldrb	r1, [r2, #0]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f009 f8f3 	bl	800a146 <otThreadSetLinkMode>
 8000f60:	4603      	mov	r3, r0
 8000f62:	71fb      	strb	r3, [r7, #7]
	if (error != OT_ERROR_NONE)
 8000f64:	79fb      	ldrb	r3, [r7, #7]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d004      	beq.n	8000f74 <APP_THREAD_SetSleepyEndDeviceMode+0x58>
		APP_THREAD_Error(ERR_THREAD_LINK_MODE, error);
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	2011      	movs	r0, #17
 8000f70:	f7ff ff1e 	bl	8000db0 <APP_THREAD_Error>

}
 8000f74:	bf00      	nop
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	20000248 	.word	0x20000248
 8000f80:	200000f4 	.word	0x200000f4

08000f84 <APP_THREAD_DeviceConfig>:
 * @brief Thread initialization.
 * @param  None
 * @retval None
 */
static void APP_THREAD_DeviceConfig(void)
{
 8000f84:	b590      	push	{r4, r7, lr}
 8000f86:	b0a7      	sub	sp, #156	; 0x9c
 8000f88:	af00      	add	r7, sp, #0

	static char aNetworkName[] = "OpenThread Test";

	otOperationalDataset aDataset;

	memset(&aDataset, 0, sizeof(otOperationalDataset));
 8000f8a:	f107 0318 	add.w	r3, r7, #24
 8000f8e:	2278      	movs	r2, #120	; 0x78
 8000f90:	2100      	movs	r1, #0
 8000f92:	4618      	mov	r0, r3
 8000f94:	f009 ffa8 	bl	800aee8 <memset>
	/*
	 * Fields that can be configured in otOperationDataset to override defaults:
	 *     Network Name, Mesh Local Prefix, Extended PAN ID, PAN ID, Delay Timer,
	 *     Channel, Channel Mask Page 0, Network Key, PSKc, Security Policy
	 */
	aDataset.mActiveTimestamp.mSeconds             = 1;
 8000f98:	f04f 0201 	mov.w	r2, #1
 8000f9c:	f04f 0300 	mov.w	r3, #0
 8000fa0:	e9c7 2306 	strd	r2, r3, [r7, #24]
	aDataset.mComponents.mIsActiveTimestampPresent = true;
 8000fa4:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8000fa8:	f043 0301 	orr.w	r3, r3, #1
 8000fac:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c

	/* Set Channel to 15 */
	aDataset.mChannel = 26;
 8000fb0:	231a      	movs	r3, #26
 8000fb2:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
	aDataset.mComponents.mIsChannelPresent = true;
 8000fb6:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8000fba:	f043 0301 	orr.w	r3, r3, #1
 8000fbe:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d

	/* Set Pan ID to 2222 */
	aDataset.mPanId = (otPanId) 0xCCC1;
 8000fc2:	f64c 43c1 	movw	r3, #52417	; 0xccc1
 8000fc6:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
	aDataset.mComponents.mIsPanIdPresent = true;
 8000fca:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8000fce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fd2:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c

	/* Set Extended Pan ID to  */
	uint8_t extPanId[OT_EXT_PAN_ID_SIZE] =
 8000fd6:	4a49      	ldr	r2, [pc, #292]	; (80010fc <APP_THREAD_DeviceConfig+0x178>)
 8000fd8:	f107 0310 	add.w	r3, r7, #16
 8000fdc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fe0:	e883 0003 	stmia.w	r3, {r0, r1}
	{ 0x11, 0x11, 0x11, 0x11, 0x22, 0x22, 0x22, 0x22 };
	memcpy(aDataset.mExtendedPanId.m8, extPanId,
 8000fe4:	f107 0259 	add.w	r2, r7, #89	; 0x59
 8000fe8:	f107 0310 	add.w	r3, r7, #16
 8000fec:	cb03      	ldmia	r3!, {r0, r1}
 8000fee:	6010      	str	r0, [r2, #0]
 8000ff0:	6051      	str	r1, [r2, #4]
			sizeof(aDataset.mExtendedPanId));
	aDataset.mComponents.mIsExtendedPanIdPresent = true;
 8000ff2:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8000ff6:	f043 0310 	orr.w	r3, r3, #16
 8000ffa:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c

	/* Set network key to  */
	uint8_t key[OT_NETWORK_KEY_SIZE] =
 8000ffe:	4b40      	ldr	r3, [pc, #256]	; (8001100 <APP_THREAD_DeviceConfig+0x17c>)
 8001000:	463c      	mov	r4, r7
 8001002:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001004:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	{ 0x00, 0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 0x88, 0x99, 0xAA, 0xBB, 0xCC, 0xDD, 0xEE, 0xFF };
	memcpy(aDataset.mNetworkKey.m8, key, sizeof(aDataset.mNetworkKey));
 8001008:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800100c:	463b      	mov	r3, r7
 800100e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001010:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	aDataset.mComponents.mIsNetworkKeyPresent = true;
 8001014:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8001018:	f043 0304 	orr.w	r3, r3, #4
 800101c:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c

	/* Set Network Name */
	size_t length = strlen(aNetworkName);
 8001020:	4838      	ldr	r0, [pc, #224]	; (8001104 <APP_THREAD_DeviceConfig+0x180>)
 8001022:	f7ff f8b7 	bl	8000194 <strlen>
 8001026:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
	assert(length <= OT_NETWORK_NAME_MAX_SIZE);
 800102a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800102e:	2b10      	cmp	r3, #16
 8001030:	d906      	bls.n	8001040 <APP_THREAD_DeviceConfig+0xbc>
 8001032:	4b35      	ldr	r3, [pc, #212]	; (8001108 <APP_THREAD_DeviceConfig+0x184>)
 8001034:	4a35      	ldr	r2, [pc, #212]	; (800110c <APP_THREAD_DeviceConfig+0x188>)
 8001036:	f240 11a7 	movw	r1, #423	; 0x1a7
 800103a:	4835      	ldr	r0, [pc, #212]	; (8001110 <APP_THREAD_DeviceConfig+0x18c>)
 800103c:	f009 fedc 	bl	800adf8 <__assert_func>
	memcpy(aDataset.mNetworkName.m8, aNetworkName, length);
 8001040:	f107 0318 	add.w	r3, r7, #24
 8001044:	3330      	adds	r3, #48	; 0x30
 8001046:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800104a:	492e      	ldr	r1, [pc, #184]	; (8001104 <APP_THREAD_DeviceConfig+0x180>)
 800104c:	4618      	mov	r0, r3
 800104e:	f009 ff3d 	bl	800aecc <memcpy>
	aDataset.mComponents.mIsNetworkNamePresent = true;
 8001052:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8001056:	f043 0308 	orr.w	r3, r3, #8
 800105a:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
	/* Set the Active Operational Dataset to this dataset */
	error = otDatasetSetActive(sInstance, &aDataset);
 800105e:	4b2d      	ldr	r3, [pc, #180]	; (8001114 <APP_THREAD_DeviceConfig+0x190>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f107 0218 	add.w	r2, r7, #24
 8001066:	4611      	mov	r1, r2
 8001068:	4618      	mov	r0, r3
 800106a:	f007 fd09 	bl	8008a80 <otDatasetSetActive>
 800106e:	4603      	mov	r3, r0
 8001070:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
	error = otIp6SetEnabled(sInstance, true);
 8001074:	4b27      	ldr	r3, [pc, #156]	; (8001114 <APP_THREAD_DeviceConfig+0x190>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2101      	movs	r1, #1
 800107a:	4618      	mov	r0, r3
 800107c:	f007 fd58 	bl	8008b30 <otIp6SetEnabled>
 8001080:	4603      	mov	r3, r0
 8001082:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
	if (error != OT_ERROR_NONE)
 8001086:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 800108a:	2b00      	cmp	r3, #0
 800108c:	d005      	beq.n	800109a <APP_THREAD_DeviceConfig+0x116>
	{
		APP_THREAD_Error(ERR_THREAD_IPV6_ENABLE, error);
 800108e:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8001092:	4619      	mov	r1, r3
 8001094:	2004      	movs	r0, #4
 8001096:	f7ff fe8b 	bl	8000db0 <APP_THREAD_Error>
	}
	error = otThreadSetEnabled(sInstance, true);
 800109a:	4b1e      	ldr	r3, [pc, #120]	; (8001114 <APP_THREAD_DeviceConfig+0x190>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2101      	movs	r1, #1
 80010a0:	4618      	mov	r0, r3
 80010a2:	f009 f820 	bl	800a0e6 <otThreadSetEnabled>
 80010a6:	4603      	mov	r3, r0
 80010a8:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
	if (error != OT_ERROR_NONE)
 80010ac:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d005      	beq.n	80010c0 <APP_THREAD_DeviceConfig+0x13c>
	{
		APP_THREAD_Error(ERR_THREAD_START, error);
 80010b4:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 80010b8:	4619      	mov	r1, r3
 80010ba:	2005      	movs	r0, #5
 80010bc:	f7ff fe78 	bl	8000db0 <APP_THREAD_Error>
	}
	/* USER CODE BEGIN DEVICECONFIG */
	/* Start the COAP server */
	error = otCoapStart(sInstance, OT_DEFAULT_COAP_PORT);
 80010c0:	4b14      	ldr	r3, [pc, #80]	; (8001114 <APP_THREAD_DeviceConfig+0x190>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f241 6133 	movw	r1, #5683	; 0x1633
 80010c8:	4618      	mov	r0, r3
 80010ca:	f007 fc46 	bl	800895a <otCoapStart>
 80010ce:	4603      	mov	r3, r0
 80010d0:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
	if (error != OT_ERROR_NONE)
 80010d4:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d005      	beq.n	80010e8 <APP_THREAD_DeviceConfig+0x164>
	{
		APP_THREAD_Error(ERR_THREAD_COAP_START, error);
 80010dc:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 80010e0:	4619      	mov	r1, r3
 80010e2:	2008      	movs	r0, #8
 80010e4:	f7ff fe64 	bl	8000db0 <APP_THREAD_Error>
	}
	/* Add COAP resources */
	otCoapAddResource(sInstance, &OT_Ressource);
 80010e8:	4b0a      	ldr	r3, [pc, #40]	; (8001114 <APP_THREAD_DeviceConfig+0x190>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	490a      	ldr	r1, [pc, #40]	; (8001118 <APP_THREAD_DeviceConfig+0x194>)
 80010ee:	4618      	mov	r0, r3
 80010f0:	f007 fc63 	bl	80089ba <otCoapAddResource>

	/* USER CODE END DEVICECONFIG */
}
 80010f4:	bf00      	nop
 80010f6:	379c      	adds	r7, #156	; 0x9c
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd90      	pop	{r4, r7, pc}
 80010fc:	0800c54c 	.word	0x0800c54c
 8001100:	0800c554 	.word	0x0800c554
 8001104:	2000001c 	.word	0x2000001c
 8001108:	0800c528 	.word	0x0800c528
 800110c:	0800c934 	.word	0x0800c934
 8001110:	0800c26c 	.word	0x0800c26c
 8001114:	20000248 	.word	0x20000248
 8001118:	2000000c 	.word	0x2000000c

0800111c <APP_THREAD_TraceError>:
 * @param  pMess  : Message associated to the error.
 * @param  ErrCode: Error code associated to the module (OpenThread or other module if any)
 * @retval None
 */
static void APP_THREAD_TraceError(const char *pMess, uint32_t ErrCode)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af02      	add	r7, sp, #8
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN TRACE_ERROR */
	APP_DBG("**** Fatal error = %s (Err = %d)", pMess, ErrCode);
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	9300      	str	r3, [sp, #0]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a04      	ldr	r2, [pc, #16]	; (8001140 <APP_THREAD_TraceError+0x24>)
 800112e:	2101      	movs	r1, #1
 8001130:	2000      	movs	r0, #0
 8001132:	f002 febd 	bl	8003eb0 <logApplication>

	/* USER CODE END TRACE_ERROR */
}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	0800c564 	.word	0x0800c564

08001144 <APP_THREAD_CheckWirelessFirmwareInfo>:
 *        and display associated information
 * @param  None
 * @retval None
 */
static void APP_THREAD_CheckWirelessFirmwareInfo(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b088      	sub	sp, #32
 8001148:	af02      	add	r7, sp, #8
	WirelessFwInfo_t wireless_info_instance;
	WirelessFwInfo_t *p_wireless_info = &wireless_info_instance;
 800114a:	1d3b      	adds	r3, r7, #4
 800114c:	617b      	str	r3, [r7, #20]

	if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success)
 800114e:	6978      	ldr	r0, [r7, #20]
 8001150:	f008 fc66 	bl	8009a20 <SHCI_GetWirelessFwInfo>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d004      	beq.n	8001164 <APP_THREAD_CheckWirelessFirmwareInfo+0x20>
	{
		APP_THREAD_Error((uint32_t) ERR_THREAD_CHECK_WIRELESS,
 800115a:	2101      	movs	r1, #1
 800115c:	2016      	movs	r0, #22
 800115e:	f7ff fe27 	bl	8000db0 <APP_THREAD_Error>
					(uint32_t) ERR_INTERFACE_FATAL);
			break;
		}
		APP_DBG("**********************************************************");
	}
}
 8001162:	e07c      	b.n	800125e <APP_THREAD_CheckWirelessFirmwareInfo+0x11a>
		APP_DBG("*****************WIRELESS COPROCESSOR FW*******************");
 8001164:	4a40      	ldr	r2, [pc, #256]	; (8001268 <APP_THREAD_CheckWirelessFirmwareInfo+0x124>)
 8001166:	2101      	movs	r1, #1
 8001168:	2000      	movs	r0, #0
 800116a:	f002 fea1 	bl	8003eb0 <logApplication>
		APP_DBG("STACK VERSION ID = %d.%d.%d", p_wireless_info->VersionMajor,
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	4619      	mov	r1, r3
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	785b      	ldrb	r3, [r3, #1]
 8001178:	461a      	mov	r2, r3
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	789b      	ldrb	r3, [r3, #2]
 800117e:	9301      	str	r3, [sp, #4]
 8001180:	9200      	str	r2, [sp, #0]
 8001182:	460b      	mov	r3, r1
 8001184:	4a39      	ldr	r2, [pc, #228]	; (800126c <APP_THREAD_CheckWirelessFirmwareInfo+0x128>)
 8001186:	2101      	movs	r1, #1
 8001188:	2000      	movs	r0, #0
 800118a:	f002 fe91 	bl	8003eb0 <logApplication>
		APP_DBG("Version release type: %d", p_wireless_info->VersionReleaseType);
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	791b      	ldrb	r3, [r3, #4]
 8001192:	4a37      	ldr	r2, [pc, #220]	; (8001270 <APP_THREAD_CheckWirelessFirmwareInfo+0x12c>)
 8001194:	2101      	movs	r1, #1
 8001196:	2000      	movs	r0, #0
 8001198:	f002 fe8a 	bl	8003eb0 <logApplication>
		APP_DBG("Version branch type: %d", p_wireless_info->VersionBranch);
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	78db      	ldrb	r3, [r3, #3]
 80011a0:	4a34      	ldr	r2, [pc, #208]	; (8001274 <APP_THREAD_CheckWirelessFirmwareInfo+0x130>)
 80011a2:	2101      	movs	r1, #1
 80011a4:	2000      	movs	r0, #0
 80011a6:	f002 fe83 	bl	8003eb0 <logApplication>
		APP_DBG("FUS VERSION ID = %d.%d.%d", p_wireless_info->FusVersionMajor,
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	7a9b      	ldrb	r3, [r3, #10]
 80011ae:	4619      	mov	r1, r3
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	7adb      	ldrb	r3, [r3, #11]
 80011b4:	461a      	mov	r2, r3
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	7b1b      	ldrb	r3, [r3, #12]
 80011ba:	9301      	str	r3, [sp, #4]
 80011bc:	9200      	str	r2, [sp, #0]
 80011be:	460b      	mov	r3, r1
 80011c0:	4a2d      	ldr	r2, [pc, #180]	; (8001278 <APP_THREAD_CheckWirelessFirmwareInfo+0x134>)
 80011c2:	2101      	movs	r1, #1
 80011c4:	2000      	movs	r0, #0
 80011c6:	f002 fe73 	bl	8003eb0 <logApplication>
		APP_DBG("Stack type: %d", p_wireless_info->StackType);
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	7a5b      	ldrb	r3, [r3, #9]
 80011ce:	4a2b      	ldr	r2, [pc, #172]	; (800127c <APP_THREAD_CheckWirelessFirmwareInfo+0x138>)
 80011d0:	2101      	movs	r1, #1
 80011d2:	2000      	movs	r0, #0
 80011d4:	f002 fe6c 	bl	8003eb0 <logApplication>
		APP_DBG("MEMSIZE flash: %d", p_wireless_info->MemorySizeFlash);
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	7a1b      	ldrb	r3, [r3, #8]
 80011dc:	4a28      	ldr	r2, [pc, #160]	; (8001280 <APP_THREAD_CheckWirelessFirmwareInfo+0x13c>)
 80011de:	2101      	movs	r1, #1
 80011e0:	2000      	movs	r0, #0
 80011e2:	f002 fe65 	bl	8003eb0 <logApplication>
		APP_DBG("MEMSIZE sram1: %d", p_wireless_info->MemorySizeSram1);
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	79db      	ldrb	r3, [r3, #7]
 80011ea:	4a26      	ldr	r2, [pc, #152]	; (8001284 <APP_THREAD_CheckWirelessFirmwareInfo+0x140>)
 80011ec:	2101      	movs	r1, #1
 80011ee:	2000      	movs	r0, #0
 80011f0:	f002 fe5e 	bl	8003eb0 <logApplication>
		APP_DBG("MEMSIZE sram2a: %d", p_wireless_info->MemorySizeSram2A);
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	799b      	ldrb	r3, [r3, #6]
 80011f8:	4a23      	ldr	r2, [pc, #140]	; (8001288 <APP_THREAD_CheckWirelessFirmwareInfo+0x144>)
 80011fa:	2101      	movs	r1, #1
 80011fc:	2000      	movs	r0, #0
 80011fe:	f002 fe57 	bl	8003eb0 <logApplication>
		APP_DBG("MEMSIZE sram2b: %d", p_wireless_info->MemorySizeSram2B);
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	795b      	ldrb	r3, [r3, #5]
 8001206:	4a21      	ldr	r2, [pc, #132]	; (800128c <APP_THREAD_CheckWirelessFirmwareInfo+0x148>)
 8001208:	2101      	movs	r1, #1
 800120a:	2000      	movs	r0, #0
 800120c:	f002 fe50 	bl	8003eb0 <logApplication>
		switch (p_wireless_info->StackType)
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	7a5b      	ldrb	r3, [r3, #9]
 8001214:	2b50      	cmp	r3, #80	; 0x50
 8001216:	d012      	beq.n	800123e <APP_THREAD_CheckWirelessFirmwareInfo+0xfa>
 8001218:	2b50      	cmp	r3, #80	; 0x50
 800121a:	dc16      	bgt.n	800124a <APP_THREAD_CheckWirelessFirmwareInfo+0x106>
 800121c:	2b10      	cmp	r3, #16
 800121e:	d002      	beq.n	8001226 <APP_THREAD_CheckWirelessFirmwareInfo+0xe2>
 8001220:	2b11      	cmp	r3, #17
 8001222:	d006      	beq.n	8001232 <APP_THREAD_CheckWirelessFirmwareInfo+0xee>
 8001224:	e011      	b.n	800124a <APP_THREAD_CheckWirelessFirmwareInfo+0x106>
			APP_DBG("FW Type : Thread FTD")
 8001226:	4a1a      	ldr	r2, [pc, #104]	; (8001290 <APP_THREAD_CheckWirelessFirmwareInfo+0x14c>)
 8001228:	2101      	movs	r1, #1
 800122a:	2000      	movs	r0, #0
 800122c:	f002 fe40 	bl	8003eb0 <logApplication>
			break;
 8001230:	e010      	b.n	8001254 <APP_THREAD_CheckWirelessFirmwareInfo+0x110>
			APP_DBG("FW Type : Thread MTD")
 8001232:	4a18      	ldr	r2, [pc, #96]	; (8001294 <APP_THREAD_CheckWirelessFirmwareInfo+0x150>)
 8001234:	2101      	movs	r1, #1
 8001236:	2000      	movs	r0, #0
 8001238:	f002 fe3a 	bl	8003eb0 <logApplication>
			break;
 800123c:	e00a      	b.n	8001254 <APP_THREAD_CheckWirelessFirmwareInfo+0x110>
			APP_DBG("FW Type : Static Concurrent Mode BLE/Thread")
 800123e:	4a16      	ldr	r2, [pc, #88]	; (8001298 <APP_THREAD_CheckWirelessFirmwareInfo+0x154>)
 8001240:	2101      	movs	r1, #1
 8001242:	2000      	movs	r0, #0
 8001244:	f002 fe34 	bl	8003eb0 <logApplication>
			break;
 8001248:	e004      	b.n	8001254 <APP_THREAD_CheckWirelessFirmwareInfo+0x110>
			APP_THREAD_Error((uint32_t) ERR_THREAD_CHECK_WIRELESS,
 800124a:	2101      	movs	r1, #1
 800124c:	2016      	movs	r0, #22
 800124e:	f7ff fdaf 	bl	8000db0 <APP_THREAD_Error>
			break;
 8001252:	bf00      	nop
		APP_DBG("**********************************************************");
 8001254:	4a11      	ldr	r2, [pc, #68]	; (800129c <APP_THREAD_CheckWirelessFirmwareInfo+0x158>)
 8001256:	2101      	movs	r1, #1
 8001258:	2000      	movs	r0, #0
 800125a:	f002 fe29 	bl	8003eb0 <logApplication>
}
 800125e:	bf00      	nop
 8001260:	3718      	adds	r7, #24
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	0800c588 	.word	0x0800c588
 800126c:	0800c5c4 	.word	0x0800c5c4
 8001270:	0800c5e0 	.word	0x0800c5e0
 8001274:	0800c5fc 	.word	0x0800c5fc
 8001278:	0800c614 	.word	0x0800c614
 800127c:	0800c630 	.word	0x0800c630
 8001280:	0800c640 	.word	0x0800c640
 8001284:	0800c654 	.word	0x0800c654
 8001288:	0800c668 	.word	0x0800c668
 800128c:	0800c67c 	.word	0x0800c67c
 8001290:	0800c690 	.word	0x0800c690
 8001294:	0800c6a8 	.word	0x0800c6a8
 8001298:	0800c6c0 	.word	0x0800c6c0
 800129c:	0800c6ec 	.word	0x0800c6ec

080012a0 <APP_THREAD_CoapPermissionsRequestHandler>:
 */

static void APP_THREAD_CoapPermissionsRequestHandler(void *pContext,
		otMessage *pMessage, const otMessageInfo *pMessageInfo)

{
 80012a0:	b590      	push	{r4, r7, lr}
 80012a2:	b089      	sub	sp, #36	; 0x24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	60f8      	str	r0, [r7, #12]
 80012a8:	60b9      	str	r1, [r7, #8]
 80012aa:	607a      	str	r2, [r7, #4]
	SHCI_C2_RADIO_AllowLowPower(THREAD_IP, FALSE);
 80012ac:	2100      	movs	r1, #0
 80012ae:	2001      	movs	r0, #1
 80012b0:	f008 fb97 	bl	80099e2 <SHCI_C2_RADIO_AllowLowPower>
	coapConnectionEstablished = true;
 80012b4:	4b3b      	ldr	r3, [pc, #236]	; (80013a4 <APP_THREAD_CoapPermissionsRequestHandler+0x104>)
 80012b6:	2201      	movs	r2, #1
 80012b8:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80012ba:	2201      	movs	r2, #1
 80012bc:	2102      	movs	r1, #2
 80012be:	483a      	ldr	r0, [pc, #232]	; (80013a8 <APP_THREAD_CoapPermissionsRequestHandler+0x108>)
 80012c0:	f003 fc5c 	bl	8004b7c <HAL_GPIO_WritePin>
	/* USER CODE BEGIN APP_THREAD_CoapRequestHandler */
	//GPIO_PinOutSet(IP_LED_PORT, IP_LED_PIN);
	//printIPv6Addr(&aMessageInfo->mPeerAddr);
	brAddr = pMessageInfo->mPeerAddr;
 80012c4:	4a39      	ldr	r2, [pc, #228]	; (80013ac <APP_THREAD_CoapPermissionsRequestHandler+0x10c>)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4614      	mov	r4, r2
 80012ca:	3310      	adds	r3, #16
 80012cc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012ce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	otError error = OT_ERROR_NONE;
 80012d2:	2300      	movs	r3, #0
 80012d4:	77fb      	strb	r3, [r7, #31]
	otMessage *responseMessage;
	otCoapCode responseCode = OT_COAP_CODE_CHANGED;
 80012d6:	2344      	movs	r3, #68	; 0x44
 80012d8:	77bb      	strb	r3, [r7, #30]
	otCoapCode messageCode = otCoapMessageGetCode(pMessage);
 80012da:	68b8      	ldr	r0, [r7, #8]
 80012dc:	f007 fa47 	bl	800876e <otCoapMessageGetCode>
 80012e0:	4603      	mov	r3, r0
 80012e2:	777b      	strb	r3, [r7, #29]

	responseMessage = otCoapNewMessage((otInstance*) pContext, NULL);
 80012e4:	2100      	movs	r1, #0
 80012e6:	68f8      	ldr	r0, [r7, #12]
 80012e8:	f007 f8d9 	bl	800849e <otCoapNewMessage>
 80012ec:	61b8      	str	r0, [r7, #24]

	otCoapMessageInitResponse(responseMessage, pMessage,
 80012ee:	7fbb      	ldrb	r3, [r7, #30]
 80012f0:	2202      	movs	r2, #2
 80012f2:	68b9      	ldr	r1, [r7, #8]
 80012f4:	69b8      	ldr	r0, [r7, #24]
 80012f6:	f007 f935 	bl	8008564 <otCoapMessageInitResponse>
			OT_COAP_TYPE_ACKNOWLEDGMENT, responseCode);
	otCoapMessageSetToken(responseMessage, otCoapMessageGetToken(pMessage),
 80012fa:	68b8      	ldr	r0, [r7, #8]
 80012fc:	f007 fac3 	bl	8008886 <otCoapMessageGetToken>
 8001300:	4604      	mov	r4, r0
 8001302:	68b8      	ldr	r0, [r7, #8]
 8001304:	f007 fa91 	bl	800882a <otCoapMessageGetTokenLength>
 8001308:	4603      	mov	r3, r0
 800130a:	461a      	mov	r2, r3
 800130c:	4621      	mov	r1, r4
 800130e:	69b8      	ldr	r0, [r7, #24]
 8001310:	f007 f966 	bl	80085e0 <otCoapMessageSetToken>
			otCoapMessageGetTokenLength(pMessage));
	otCoapMessageSetPayloadMarker(responseMessage);
 8001314:	69b8      	ldr	r0, [r7, #24]
 8001316:	f007 f9fc 	bl	8008712 <otCoapMessageSetPayloadMarker>

	uint16_t offset = otMessageGetOffset(pMessage);
 800131a:	68b8      	ldr	r0, [r7, #8]
 800131c:	f007 fcc0 	bl	8008ca0 <otMessageGetOffset>
 8001320:	4603      	mov	r3, r0
 8001322:	82fb      	strh	r3, [r7, #22]
	otMessageRead(pMessage, offset, resource_name, sizeof(resource_name) - 1);
 8001324:	8af9      	ldrh	r1, [r7, #22]
 8001326:	231f      	movs	r3, #31
 8001328:	4a21      	ldr	r2, [pc, #132]	; (80013b0 <APP_THREAD_CoapPermissionsRequestHandler+0x110>)
 800132a:	68b8      	ldr	r0, [r7, #8]
 800132c:	f007 fd21 	bl	8008d72 <otMessageRead>

	if (OT_COAP_CODE_GET == messageCode)
 8001330:	7f7b      	ldrb	r3, [r7, #29]
 8001332:	2b01      	cmp	r3, #1
 8001334:	d10e      	bne.n	8001354 <APP_THREAD_CoapPermissionsRequestHandler+0xb4>
	{

		error = otMessageAppend(responseMessage, "ack", 3);
 8001336:	2203      	movs	r2, #3
 8001338:	491e      	ldr	r1, [pc, #120]	; (80013b4 <APP_THREAD_CoapPermissionsRequestHandler+0x114>)
 800133a:	69b8      	ldr	r0, [r7, #24]
 800133c:	f007 fce0 	bl	8008d00 <otMessageAppend>
 8001340:	4603      	mov	r3, r0
 8001342:	77fb      	strb	r3, [r7, #31]
		error = otCoapSendResponse((otInstance*) pContext, responseMessage,
 8001344:	687a      	ldr	r2, [r7, #4]
 8001346:	69b9      	ldr	r1, [r7, #24]
 8001348:	68f8      	ldr	r0, [r7, #12]
 800134a:	f7ff fc09 	bl	8000b60 <otCoapSendResponse>
 800134e:	4603      	mov	r3, r0
 8001350:	77fb      	strb	r3, [r7, #31]
 8001352:	e011      	b.n	8001378 <APP_THREAD_CoapPermissionsRequestHandler+0xd8>
				pMessageInfo);
	}
	else
	{
		error = otMessageAppend(responseMessage, "nack", 4);
 8001354:	2204      	movs	r2, #4
 8001356:	4918      	ldr	r1, [pc, #96]	; (80013b8 <APP_THREAD_CoapPermissionsRequestHandler+0x118>)
 8001358:	69b8      	ldr	r0, [r7, #24]
 800135a:	f007 fcd1 	bl	8008d00 <otMessageAppend>
 800135e:	4603      	mov	r3, r0
 8001360:	77fb      	strb	r3, [r7, #31]
		otCoapMessageSetCode(responseMessage, OT_COAP_CODE_METHOD_NOT_ALLOWED);
 8001362:	2185      	movs	r1, #133	; 0x85
 8001364:	69b8      	ldr	r0, [r7, #24]
 8001366:	f007 fa30 	bl	80087ca <otCoapMessageSetCode>
		error = otCoapSendResponse((otInstance*) pContext, responseMessage,
 800136a:	687a      	ldr	r2, [r7, #4]
 800136c:	69b9      	ldr	r1, [r7, #24]
 800136e:	68f8      	ldr	r0, [r7, #12]
 8001370:	f7ff fbf6 	bl	8000b60 <otCoapSendResponse>
 8001374:	4603      	mov	r3, r0
 8001376:	77fb      	strb	r3, [r7, #31]
				pMessageInfo);
	}

	if (error != OT_ERROR_NONE && responseMessage != NULL)
 8001378:	7ffb      	ldrb	r3, [r7, #31]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d005      	beq.n	800138a <APP_THREAD_CoapPermissionsRequestHandler+0xea>
 800137e:	69bb      	ldr	r3, [r7, #24]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d002      	beq.n	800138a <APP_THREAD_CoapPermissionsRequestHandler+0xea>
	{
		otMessageFree(responseMessage);
 8001384:	69b8      	ldr	r0, [r7, #24]
 8001386:	f007 fc5e 	bl	8008c46 <otMessageFree>
	}

	SHCI_C2_RADIO_AllowLowPower(THREAD_IP, TRUE);
 800138a:	2101      	movs	r1, #1
 800138c:	2001      	movs	r0, #1
 800138e:	f008 fb28 	bl	80099e2 <SHCI_C2_RADIO_AllowLowPower>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8001392:	2200      	movs	r2, #0
 8001394:	2102      	movs	r1, #2
 8001396:	4804      	ldr	r0, [pc, #16]	; (80013a8 <APP_THREAD_CoapPermissionsRequestHandler+0x108>)
 8001398:	f003 fbf0 	bl	8004b7c <HAL_GPIO_WritePin>
}
 800139c:	bf00      	nop
 800139e:	3724      	adds	r7, #36	; 0x24
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd90      	pop	{r4, r7, pc}
 80013a4:	20000240 	.word	0x20000240
 80013a8:	48000800 	.word	0x48000800
 80013ac:	20000228 	.word	0x20000228
 80013b0:	20000208 	.word	0x20000208
 80013b4:	0800c728 	.word	0x0800c728
 80013b8:	0800c72c 	.word	0x0800c72c

080013bc <APP_THREAD_SendCoapMsg>:
 * @brief Task associated to the push button.
 * @param  None
 * @retval None
 */
static void APP_THREAD_SendCoapMsg(char *buf)
{
 80013bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013be:	b0ad      	sub	sp, #180	; 0xb4
 80013c0:	af0e      	add	r7, sp, #56	; 0x38
 80013c2:	6278      	str	r0, [r7, #36]	; 0x24
	if (!coapConnectionEstablished)
 80013c4:	4b85      	ldr	r3, [pc, #532]	; (80015dc <APP_THREAD_SendCoapMsg+0x220>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	f083 0301 	eor.w	r3, r3, #1
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	f040 80ff 	bne.w	80015d2 <APP_THREAD_SendCoapMsg+0x216>
		return;
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80013d4:	2201      	movs	r2, #1
 80013d6:	2102      	movs	r1, #2
 80013d8:	4881      	ldr	r0, [pc, #516]	; (80015e0 <APP_THREAD_SendCoapMsg+0x224>)
 80013da:	f003 fbcf 	bl	8004b7c <HAL_GPIO_WritePin>
	SHCI_C2_RADIO_AllowLowPower(THREAD_IP, FALSE);
 80013de:	2100      	movs	r1, #0
 80013e0:	2001      	movs	r0, #1
 80013e2:	f008 fafe 	bl	80099e2 <SHCI_C2_RADIO_AllowLowPower>

	sht4x_read(&sensor_data.temp_main, &sensor_data.humidity);
 80013e6:	497f      	ldr	r1, [pc, #508]	; (80015e4 <APP_THREAD_SendCoapMsg+0x228>)
 80013e8:	487f      	ldr	r0, [pc, #508]	; (80015e8 <APP_THREAD_SendCoapMsg+0x22c>)
 80013ea:	f7ff f8e7 	bl	80005bc <sht4x_read>
	stts22h_temperature_raw_get(&sensor_data.temp_aux);
 80013ee:	487f      	ldr	r0, [pc, #508]	; (80015ec <APP_THREAD_SendCoapMsg+0x230>)
 80013f0:	f7ff fa89 	bl	8000906 <stts22h_temperature_raw_get>

	int8_t state;
	int8_t ret = app_algo_proc(sensor_data, false, &state);
 80013f4:	4a7b      	ldr	r2, [pc, #492]	; (80015e4 <APP_THREAD_SendCoapMsg+0x228>)
 80013f6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80013fa:	9300      	str	r3, [sp, #0]
 80013fc:	2300      	movs	r3, #0
 80013fe:	ca07      	ldmia	r2, {r0, r1, r2}
 8001400:	f000 fdc4 	bl	8001f8c <app_algo_proc>
 8001404:	4603      	mov	r3, r0
 8001406:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	if (ret == RES_HEAT)
 800140a:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
 800140e:	2b01      	cmp	r3, #1
 8001410:	d101      	bne.n	8001416 <APP_THREAD_SendCoapMsg+0x5a>
		sht4x_activate_medium_heater();
 8001412:	f7ff f883 	bl	800051c <sht4x_activate_medium_heater>
	int8_t rssi;
	otThreadGetParentLastRssi(sInstance, &rssi);
 8001416:	4b76      	ldr	r3, [pc, #472]	; (80015f0 <APP_THREAD_SendCoapMsg+0x234>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f107 026b 	add.w	r2, r7, #107	; 0x6b
 800141e:	4611      	mov	r1, r2
 8001420:	4618      	mov	r0, r3
 8001422:	f008 fed1 	bl	800a1c8 <otThreadGetParentLastRssi>
	 * humidity (int32_t): radar presence score
	 * temp_aux (int16_t): radar presence distance
	 * rssi (int8_t): last rssi from parent
	 * appCoapSendTxCtr (uint32_t): total CoAP transmissions
	 */
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 8001426:	2301      	movs	r3, #1
 8001428:	469c      	mov	ip, r3
			device_type, eui64.m8[0], eui64.m8[1], eui64.m8[2], eui64.m8[3],
 800142a:	4b72      	ldr	r3, [pc, #456]	; (80015f4 <APP_THREAD_SendCoapMsg+0x238>)
 800142c:	781b      	ldrb	r3, [r3, #0]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 800142e:	461d      	mov	r5, r3
			device_type, eui64.m8[0], eui64.m8[1], eui64.m8[2], eui64.m8[3],
 8001430:	4b70      	ldr	r3, [pc, #448]	; (80015f4 <APP_THREAD_SendCoapMsg+0x238>)
 8001432:	785b      	ldrb	r3, [r3, #1]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 8001434:	461e      	mov	r6, r3
			device_type, eui64.m8[0], eui64.m8[1], eui64.m8[2], eui64.m8[3],
 8001436:	4b6f      	ldr	r3, [pc, #444]	; (80015f4 <APP_THREAD_SendCoapMsg+0x238>)
 8001438:	789b      	ldrb	r3, [r3, #2]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 800143a:	623b      	str	r3, [r7, #32]
			device_type, eui64.m8[0], eui64.m8[1], eui64.m8[2], eui64.m8[3],
 800143c:	4b6d      	ldr	r3, [pc, #436]	; (80015f4 <APP_THREAD_SendCoapMsg+0x238>)
 800143e:	78db      	ldrb	r3, [r3, #3]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 8001440:	61fb      	str	r3, [r7, #28]
			eui64.m8[4], eui64.m8[5], eui64.m8[6], eui64.m8[7],
 8001442:	4b6c      	ldr	r3, [pc, #432]	; (80015f4 <APP_THREAD_SendCoapMsg+0x238>)
 8001444:	791b      	ldrb	r3, [r3, #4]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 8001446:	61bb      	str	r3, [r7, #24]
			eui64.m8[4], eui64.m8[5], eui64.m8[6], eui64.m8[7],
 8001448:	4b6a      	ldr	r3, [pc, #424]	; (80015f4 <APP_THREAD_SendCoapMsg+0x238>)
 800144a:	795b      	ldrb	r3, [r3, #5]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 800144c:	617b      	str	r3, [r7, #20]
			eui64.m8[4], eui64.m8[5], eui64.m8[6], eui64.m8[7],
 800144e:	4b69      	ldr	r3, [pc, #420]	; (80015f4 <APP_THREAD_SendCoapMsg+0x238>)
 8001450:	799b      	ldrb	r3, [r3, #6]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 8001452:	613b      	str	r3, [r7, #16]
			eui64.m8[4], eui64.m8[5], eui64.m8[6], eui64.m8[7],
 8001454:	4b67      	ldr	r3, [pc, #412]	; (80015f4 <APP_THREAD_SendCoapMsg+0x238>)
 8001456:	79db      	ldrb	r3, [r3, #7]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 8001458:	60fb      	str	r3, [r7, #12]
 800145a:	4b62      	ldr	r3, [pc, #392]	; (80015e4 <APP_THREAD_SendCoapMsg+0x228>)
 800145c:	6858      	ldr	r0, [r3, #4]
 800145e:	4b61      	ldr	r3, [pc, #388]	; (80015e4 <APP_THREAD_SendCoapMsg+0x228>)
 8001460:	681c      	ldr	r4, [r3, #0]
			sensor_data.temp_main, sensor_data.humidity, sensor_data.temp_aux,
 8001462:	4b60      	ldr	r3, [pc, #384]	; (80015e4 <APP_THREAD_SendCoapMsg+0x228>)
 8001464:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 8001468:	60bb      	str	r3, [r7, #8]
 800146a:	f997 306b 	ldrsb.w	r3, [r7, #107]	; 0x6b
 800146e:	607b      	str	r3, [r7, #4]
 8001470:	4b61      	ldr	r3, [pc, #388]	; (80015f8 <APP_THREAD_SendCoapMsg+0x23c>)
 8001472:	6819      	ldr	r1, [r3, #0]
 8001474:	1c4a      	adds	r2, r1, #1
 8001476:	4b60      	ldr	r3, [pc, #384]	; (80015f8 <APP_THREAD_SendCoapMsg+0x23c>)
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 800147e:	930d      	str	r3, [sp, #52]	; 0x34
 8001480:	910c      	str	r1, [sp, #48]	; 0x30
 8001482:	687a      	ldr	r2, [r7, #4]
 8001484:	920b      	str	r2, [sp, #44]	; 0x2c
 8001486:	68ba      	ldr	r2, [r7, #8]
 8001488:	920a      	str	r2, [sp, #40]	; 0x28
 800148a:	9409      	str	r4, [sp, #36]	; 0x24
 800148c:	9008      	str	r0, [sp, #32]
 800148e:	68fa      	ldr	r2, [r7, #12]
 8001490:	9207      	str	r2, [sp, #28]
 8001492:	693a      	ldr	r2, [r7, #16]
 8001494:	9206      	str	r2, [sp, #24]
 8001496:	697a      	ldr	r2, [r7, #20]
 8001498:	9205      	str	r2, [sp, #20]
 800149a:	69ba      	ldr	r2, [r7, #24]
 800149c:	9204      	str	r2, [sp, #16]
 800149e:	69fa      	ldr	r2, [r7, #28]
 80014a0:	9203      	str	r2, [sp, #12]
 80014a2:	6a3b      	ldr	r3, [r7, #32]
 80014a4:	9302      	str	r3, [sp, #8]
 80014a6:	9601      	str	r6, [sp, #4]
 80014a8:	9500      	str	r5, [sp, #0]
 80014aa:	4663      	mov	r3, ip
 80014ac:	4a53      	ldr	r2, [pc, #332]	; (80015fc <APP_THREAD_SendCoapMsg+0x240>)
 80014ae:	21fe      	movs	r1, #254	; 0xfe
 80014b0:	4853      	ldr	r0, [pc, #332]	; (8001600 <APP_THREAD_SendCoapMsg+0x244>)
 80014b2:	f00a f8ff 	bl	800b6b4 <sniprintf>
			rssi, appCoapSendTxCtr++,1800);
	buf = tmp_tx_buf;
 80014b6:	4b52      	ldr	r3, [pc, #328]	; (8001600 <APP_THREAD_SendCoapMsg+0x244>)
 80014b8:	627b      	str	r3, [r7, #36]	; 0x24
	APP_DBG("In appthread handler temp:%d hum:%d temp_aux:%d",
 80014ba:	4b4a      	ldr	r3, [pc, #296]	; (80015e4 <APP_THREAD_SendCoapMsg+0x228>)
 80014bc:	685a      	ldr	r2, [r3, #4]
 80014be:	4b49      	ldr	r3, [pc, #292]	; (80015e4 <APP_THREAD_SendCoapMsg+0x228>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4948      	ldr	r1, [pc, #288]	; (80015e4 <APP_THREAD_SendCoapMsg+0x228>)
 80014c4:	f9b1 1008 	ldrsh.w	r1, [r1, #8]
 80014c8:	9101      	str	r1, [sp, #4]
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	4613      	mov	r3, r2
 80014ce:	4a4d      	ldr	r2, [pc, #308]	; (8001604 <APP_THREAD_SendCoapMsg+0x248>)
 80014d0:	2101      	movs	r1, #1
 80014d2:	2000      	movs	r0, #0
 80014d4:	f002 fcec 	bl	8003eb0 <logApplication>
			sensor_data.temp_main, sensor_data.humidity, sensor_data.temp_aux);
	otError error = OT_ERROR_NONE;
 80014d8:	2300      	movs	r3, #0
 80014da:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	otMessage *message = NULL;
 80014de:	2300      	movs	r3, #0
 80014e0:	673b      	str	r3, [r7, #112]	; 0x70
	otMessageInfo messageInfo;
	uint16_t payloadLength = 0;
 80014e2:	2300      	movs	r3, #0
 80014e4:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

	// Default parameters
	otCoapType coapType = OT_COAP_TYPE_NON_CONFIRMABLE;
 80014e8:	2301      	movs	r3, #1
 80014ea:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
	otIp6Address coapDestinationIp = brAddr;
 80014ee:	4b46      	ldr	r3, [pc, #280]	; (8001608 <APP_THREAD_SendCoapMsg+0x24c>)
 80014f0:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 80014f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014f6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	message = otCoapNewMessage(sInstance, NULL);
 80014fa:	4b3d      	ldr	r3, [pc, #244]	; (80015f0 <APP_THREAD_SendCoapMsg+0x234>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2100      	movs	r1, #0
 8001500:	4618      	mov	r0, r3
 8001502:	f006 ffcc 	bl	800849e <otCoapNewMessage>
 8001506:	6738      	str	r0, [r7, #112]	; 0x70

	otCoapMessageInit(message, OT_COAP_TYPE_NON_CONFIRMABLE, OT_COAP_CODE_PUT);
 8001508:	2203      	movs	r2, #3
 800150a:	2101      	movs	r1, #1
 800150c:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800150e:	f006 fff4 	bl	80084fa <otCoapMessageInit>
	otCoapMessageGenerateToken(message, OT_COAP_DEFAULT_TOKEN_LENGTH);
 8001512:	2102      	movs	r1, #2
 8001514:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8001516:	f007 f89a 	bl	800864e <otCoapMessageGenerateToken>
	error = otCoapMessageAppendUriPathOptions(message, resource_name);
 800151a:	493c      	ldr	r1, [pc, #240]	; (800160c <APP_THREAD_SendCoapMsg+0x250>)
 800151c:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800151e:	f007 f8c6 	bl	80086ae <otCoapMessageAppendUriPathOptions>
 8001522:	4603      	mov	r3, r0
 8001524:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

	payloadLength = strlen(buf);
 8001528:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800152a:	f7fe fe33 	bl	8000194 <strlen>
 800152e:	4603      	mov	r3, r0
 8001530:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

	if (payloadLength > 0)
 8001534:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8001538:	2b00      	cmp	r3, #0
 800153a:	d005      	beq.n	8001548 <APP_THREAD_SendCoapMsg+0x18c>
	{
		error = otCoapMessageSetPayloadMarker(message);
 800153c:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800153e:	f007 f8e8 	bl	8008712 <otCoapMessageSetPayloadMarker>
 8001542:	4603      	mov	r3, r0
 8001544:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

	}

	// Embed content into message if given
	if (payloadLength > 0)
 8001548:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800154c:	2b00      	cmp	r3, #0
 800154e:	d009      	beq.n	8001564 <APP_THREAD_SendCoapMsg+0x1a8>
	{
		error = otMessageAppend(message, buf, payloadLength);
 8001550:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8001554:	461a      	mov	r2, r3
 8001556:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001558:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800155a:	f007 fbd1 	bl	8008d00 <otMessageAppend>
 800155e:	4603      	mov	r3, r0
 8001560:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	}

	memset(&messageInfo, 0, sizeof(messageInfo));
 8001564:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001568:	222c      	movs	r2, #44	; 0x2c
 800156a:	2100      	movs	r1, #0
 800156c:	4618      	mov	r0, r3
 800156e:	f009 fcbb 	bl	800aee8 <memset>
	messageInfo.mPeerAddr = coapDestinationIp;
 8001572:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8001576:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800157a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800157c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	messageInfo.mPeerPort = OT_DEFAULT_COAP_PORT;
 8001580:	f241 6333 	movw	r3, #5683	; 0x1633
 8001584:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	error = otCoapSendRequestWithParameters(sInstance, message, &messageInfo,
 8001588:	4b19      	ldr	r3, [pc, #100]	; (80015f0 <APP_THREAD_SendCoapMsg+0x234>)
 800158a:	6818      	ldr	r0, [r3, #0]
 800158c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001590:	2300      	movs	r3, #0
 8001592:	9301      	str	r3, [sp, #4]
 8001594:	2300      	movs	r3, #0
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	2300      	movs	r3, #0
 800159a:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800159c:	f007 f9a0 	bl	80088e0 <otCoapSendRequestWithParameters>
 80015a0:	4603      	mov	r3, r0
 80015a2:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	NULL,
	NULL,
	NULL);


	if ((error != OT_ERROR_NONE) && (message != NULL))
 80015a6:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d005      	beq.n	80015ba <APP_THREAD_SendCoapMsg+0x1fe>
 80015ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d002      	beq.n	80015ba <APP_THREAD_SendCoapMsg+0x1fe>
	{
		otMessageFree(message);
 80015b4:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80015b6:	f007 fb46 	bl	8008c46 <otMessageFree>
	}
	sht4x_measure();
 80015ba:	f7fe fff1 	bl	80005a0 <sht4x_measure>
	SHCI_C2_RADIO_AllowLowPower(THREAD_IP, TRUE);
 80015be:	2101      	movs	r1, #1
 80015c0:	2001      	movs	r0, #1
 80015c2:	f008 fa0e 	bl	80099e2 <SHCI_C2_RADIO_AllowLowPower>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80015c6:	2200      	movs	r2, #0
 80015c8:	2102      	movs	r1, #2
 80015ca:	4805      	ldr	r0, [pc, #20]	; (80015e0 <APP_THREAD_SendCoapMsg+0x224>)
 80015cc:	f003 fad6 	bl	8004b7c <HAL_GPIO_WritePin>
 80015d0:	e000      	b.n	80015d4 <APP_THREAD_SendCoapMsg+0x218>
		return;
 80015d2:	bf00      	nop
}
 80015d4:	377c      	adds	r7, #124	; 0x7c
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015da:	bf00      	nop
 80015dc:	20000240 	.word	0x20000240
 80015e0:	48000800 	.word	0x48000800
 80015e4:	200005a4 	.word	0x200005a4
 80015e8:	200005a8 	.word	0x200005a8
 80015ec:	200005ac 	.word	0x200005ac
 80015f0:	20000248 	.word	0x20000248
 80015f4:	20000238 	.word	0x20000238
 80015f8:	20000244 	.word	0x20000244
 80015fc:	0800c798 	.word	0x0800c798
 8001600:	20000108 	.word	0x20000108
 8001604:	0800c7c4 	.word	0x0800c7c4
 8001608:	20000228 	.word	0x20000228
 800160c:	20000208 	.word	0x20000208

08001610 <APP_THREAD_RegisterCmdBuffer>:
 * WRAP FUNCTIONS
 *
 *************************************************************/

void APP_THREAD_RegisterCmdBuffer(TL_CmdPacket_t *p_buffer)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
	p_thread_otcmdbuffer = p_buffer;
 8001618:	4a04      	ldr	r2, [pc, #16]	; (800162c <APP_THREAD_RegisterCmdBuffer+0x1c>)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6013      	str	r3, [r2, #0]
}
 800161e:	bf00      	nop
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	200000f8 	.word	0x200000f8

08001630 <THREAD_Get_OTCmdPayloadBuffer>:

Thread_OT_Cmd_Request_t* THREAD_Get_OTCmdPayloadBuffer(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
	return (Thread_OT_Cmd_Request_t*) p_thread_otcmdbuffer->cmdserial.cmd.payload;
 8001634:	4b03      	ldr	r3, [pc, #12]	; (8001644 <THREAD_Get_OTCmdPayloadBuffer+0x14>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	330c      	adds	r3, #12
}
 800163a:	4618      	mov	r0, r3
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr
 8001644:	200000f8 	.word	0x200000f8

08001648 <THREAD_Get_OTCmdRspPayloadBuffer>:

Thread_OT_Cmd_Request_t* THREAD_Get_OTCmdRspPayloadBuffer(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
	return (Thread_OT_Cmd_Request_t*) ((TL_EvtPacket_t*) p_thread_otcmdbuffer)->evtserial.evt.payload;
 800164c:	4b03      	ldr	r3, [pc, #12]	; (800165c <THREAD_Get_OTCmdRspPayloadBuffer+0x14>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	330b      	adds	r3, #11
}
 8001652:	4618      	mov	r0, r3
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr
 800165c:	200000f8 	.word	0x200000f8

08001660 <THREAD_Get_NotificationPayloadBuffer>:

Thread_OT_Cmd_Request_t* THREAD_Get_NotificationPayloadBuffer(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
	return (Thread_OT_Cmd_Request_t*) (p_thread_notif_M0_to_M4)->evtserial.evt.payload;
 8001664:	4b03      	ldr	r3, [pc, #12]	; (8001674 <THREAD_Get_NotificationPayloadBuffer+0x14>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	330b      	adds	r3, #11
}
 800166a:	4618      	mov	r0, r3
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr
 8001674:	200000fc 	.word	0x200000fc

08001678 <Ot_Cmd_Transfer_Common>:

static void Ot_Cmd_Transfer_Common(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0

	/* OpenThread OT command cmdcode range 0x280 .. 0x3DF = 352 */
	p_thread_otcmdbuffer->cmdserial.cmd.cmdcode = 0x280U;
 800167e:	4b0f      	ldr	r3, [pc, #60]	; (80016bc <Ot_Cmd_Transfer_Common+0x44>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2200      	movs	r2, #0
 8001684:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001688:	725a      	strb	r2, [r3, #9]
 800168a:	2200      	movs	r2, #0
 800168c:	f042 0202 	orr.w	r2, r2, #2
 8001690:	729a      	strb	r2, [r3, #10]
	/* Size = otCmdBuffer->Size (Number of OT cmd arguments : 1 arg = 32bits so multiply by 4 to get size in bytes)
	 * + ID (4 bytes) + Size (4 bytes) */
	uint32_t l_size =
			((Thread_OT_Cmd_Request_t*) (p_thread_otcmdbuffer->cmdserial.cmd.payload))->Size
 8001692:	4b0a      	ldr	r3, [pc, #40]	; (80016bc <Ot_Cmd_Transfer_Common+0x44>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	330c      	adds	r3, #12
 8001698:	685b      	ldr	r3, [r3, #4]
					* 4U + 8U;
 800169a:	3302      	adds	r3, #2
	uint32_t l_size =
 800169c:	009b      	lsls	r3, r3, #2
 800169e:	607b      	str	r3, [r7, #4]
	p_thread_otcmdbuffer->cmdserial.cmd.plen = l_size;
 80016a0:	4b06      	ldr	r3, [pc, #24]	; (80016bc <Ot_Cmd_Transfer_Common+0x44>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	b2d2      	uxtb	r2, r2
 80016a8:	72da      	strb	r2, [r3, #11]

	TL_OT_SendCmd();
 80016aa:	f008 fed5 	bl	800a458 <TL_OT_SendCmd>

	/* Wait completion of cmd */
	Wait_Getting_Ack_From_M0();
 80016ae:	f000 f840 	bl	8001732 <Wait_Getting_Ack_From_M0>

}
 80016b2:	bf00      	nop
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	200000f8 	.word	0x200000f8

080016c0 <Ot_Cmd_Transfer>:
 *
 * @param   None
 * @return  None
 */
void Ot_Cmd_Transfer(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
	Ot_Cmd_Transfer_Common();
 80016c4:	f7ff ffd8 	bl	8001678 <Ot_Cmd_Transfer_Common>
}
 80016c8:	bf00      	nop
 80016ca:	bd80      	pop	{r7, pc}

080016cc <Ot_Cmd_TransferWithNotif>:
 *
 * @param   None
 * @return  None
 */
void Ot_Cmd_TransferWithNotif(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
	/* Flag to specify to UTIL_SEQ_EvtIdle that M0 to M4 notifications are allowed */
	g_ot_notification_allowed = 1U;
 80016d0:	4b03      	ldr	r3, [pc, #12]	; (80016e0 <Ot_Cmd_TransferWithNotif+0x14>)
 80016d2:	2201      	movs	r2, #1
 80016d4:	701a      	strb	r2, [r3, #0]

	Ot_Cmd_Transfer_Common();
 80016d6:	f7ff ffcf 	bl	8001678 <Ot_Cmd_Transfer_Common>
}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	2000025c 	.word	0x2000025c

080016e4 <TL_OT_CmdEvtReceived>:
 *
 * @param   Otbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_OT_CmdEvtReceived(TL_EvtPacket_t *Otbuffer)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
	/* Prevent unused argument(s) compilation warning */
	UNUSED(Otbuffer);

	Receive_Ack_From_M0();
 80016ec:	f000 f828 	bl	8001740 <Receive_Ack_From_M0>

	/* Does not allow OpenThread M0 to M4 notification */
	g_ot_notification_allowed = 0U;
 80016f0:	4b03      	ldr	r3, [pc, #12]	; (8001700 <TL_OT_CmdEvtReceived+0x1c>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	701a      	strb	r2, [r3, #0]
}
 80016f6:	bf00      	nop
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	2000025c 	.word	0x2000025c

08001704 <TL_THREAD_NotReceived>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_THREAD_NotReceived(TL_EvtPacket_t *Notbuffer)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
	p_thread_notif_M0_to_M4 = Notbuffer;
 800170c:	4a04      	ldr	r2, [pc, #16]	; (8001720 <TL_THREAD_NotReceived+0x1c>)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6013      	str	r3, [r2, #0]

	Receive_Notification_From_M0();
 8001712:	f000 f81d 	bl	8001750 <Receive_Notification_From_M0>
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	200000fc 	.word	0x200000fc

08001724 <Pre_OtCmdProcessing>:
 *         pending before sending a new ot command.
 * @param  None
 * @retval None
 */
void Pre_OtCmdProcessing(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0

	UTIL_SEQ_WaitEvt(EVENT_SYNCHRO_BYPASS_IDLE);
 8001728:	2004      	movs	r0, #4
 800172a:	f009 fa13 	bl	800ab54 <UTIL_SEQ_WaitEvt>

}
 800172e:	bf00      	nop
 8001730:	bd80      	pop	{r7, pc}

08001732 <Wait_Getting_Ack_From_M0>:
 *
 * @param  None
 * @retval None
 */
static void Wait_Getting_Ack_From_M0(void)
{
 8001732:	b580      	push	{r7, lr}
 8001734:	af00      	add	r7, sp, #0
	UTIL_SEQ_WaitEvt(EVENT_ACK_FROM_M0_EVT);
 8001736:	2002      	movs	r0, #2
 8001738:	f009 fa0c 	bl	800ab54 <UTIL_SEQ_WaitEvt>
}
 800173c:	bf00      	nop
 800173e:	bd80      	pop	{r7, pc}

08001740 <Receive_Ack_From_M0>:
 *         This function is called under interrupt.
 * @param  None
 * @retval None
 */
static void Receive_Ack_From_M0(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
	UTIL_SEQ_SetEvt(EVENT_ACK_FROM_M0_EVT);
 8001744:	2002      	movs	r0, #2
 8001746:	f009 f9e5 	bl	800ab14 <UTIL_SEQ_SetEvt>
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
	...

08001750 <Receive_Notification_From_M0>:
 *         This function is called under interrupt.
 * @param  None
 * @retval None
 */
static void Receive_Notification_From_M0(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
	CptReceiveMsgFromM0++;
 8001754:	4b05      	ldr	r3, [pc, #20]	; (800176c <Receive_Notification_From_M0+0x1c>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	3301      	adds	r3, #1
 800175a:	4a04      	ldr	r2, [pc, #16]	; (800176c <Receive_Notification_From_M0+0x1c>)
 800175c:	6013      	str	r3, [r2, #0]
	UTIL_SEQ_SetTask(TASK_MSG_FROM_M0_TO_M4, CFG_SCH_PRIO_0);
 800175e:	2100      	movs	r1, #0
 8001760:	2001      	movs	r0, #1
 8001762:	f009 f9ab 	bl	800aabc <UTIL_SEQ_SetTask>
}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	20000100 	.word	0x20000100

08001770 <Send_CLI_Ack_For_OT>:
 * @brief Send notification for CLI TL Channel.
 * @param  None
 * @retval None
 */
static inline void Send_CLI_Ack_For_OT(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0

	/* Notify M0 that characters have been sent to UART */
	TL_THREAD_CliSendAck();
 8001774:	f008 fe8c 	bl	800a490 <TL_THREAD_CliSendAck>

}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}

0800177c <APP_THREAD_Init_UART_CLI>:
 * @brief Perform initialization of CLI UART interface.
 * @param  None
 * @retval None
 */
void APP_THREAD_Init_UART_CLI(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
#if (CFG_FULL_LOW_POWER == 0)
	MX_LPUART1_UART_Init();
	HW_UART_Receive_IT(CFG_CLI_UART, aRxBuffer, 1, RxCpltCallback);
#endif /* (CFG_FULL_LOW_POWER == 0) */
#endif /* (CFG_USB_INTERFACE_ENABLE != 0) */
}
 8001780:	bf00      	nop
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
	...

0800178c <APP_THREAD_TL_THREAD_INIT>:
 * @brief Perform initialization of TL for THREAD.
 * @param  None
 * @retval None
 */
void APP_THREAD_TL_THREAD_INIT(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
	ThreadConfigBuffer.p_ThreadOtCmdRspBuffer = (uint8_t*) &ThreadOtCmdBuffer;
 8001790:	4b08      	ldr	r3, [pc, #32]	; (80017b4 <APP_THREAD_TL_THREAD_INIT+0x28>)
 8001792:	4a09      	ldr	r2, [pc, #36]	; (80017b8 <APP_THREAD_TL_THREAD_INIT+0x2c>)
 8001794:	601a      	str	r2, [r3, #0]
	ThreadConfigBuffer.p_ThreadNotAckBuffer =
 8001796:	4b07      	ldr	r3, [pc, #28]	; (80017b4 <APP_THREAD_TL_THREAD_INIT+0x28>)
 8001798:	4a08      	ldr	r2, [pc, #32]	; (80017bc <APP_THREAD_TL_THREAD_INIT+0x30>)
 800179a:	609a      	str	r2, [r3, #8]
			(uint8_t*) ThreadNotifRspEvtBuffer;
	ThreadConfigBuffer.p_ThreadCliRspBuffer = (uint8_t*) &ThreadCliCmdBuffer;
 800179c:	4b05      	ldr	r3, [pc, #20]	; (80017b4 <APP_THREAD_TL_THREAD_INIT+0x28>)
 800179e:	4a08      	ldr	r2, [pc, #32]	; (80017c0 <APP_THREAD_TL_THREAD_INIT+0x34>)
 80017a0:	605a      	str	r2, [r3, #4]
	ThreadConfigBuffer.p_ThreadCliNotBuffer = (uint8_t*) &ThreadCliNotBuffer;
 80017a2:	4b04      	ldr	r3, [pc, #16]	; (80017b4 <APP_THREAD_TL_THREAD_INIT+0x28>)
 80017a4:	4a07      	ldr	r2, [pc, #28]	; (80017c4 <APP_THREAD_TL_THREAD_INIT+0x38>)
 80017a6:	60da      	str	r2, [r3, #12]

	TL_THREAD_Init(&ThreadConfigBuffer);
 80017a8:	4802      	ldr	r0, [pc, #8]	; (80017b4 <APP_THREAD_TL_THREAD_INIT+0x28>)
 80017aa:	f008 fe35 	bl	800a418 <TL_THREAD_Init>
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	20030028 	.word	0x20030028
 80017b8:	200300e8 	.word	0x200300e8
 80017bc:	200301f4 	.word	0x200301f4
 80017c0:	20030300 	.word	0x20030300
 80017c4:	2003040c 	.word	0x2003040c

080017c8 <TL_THREAD_CliNotReceived>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_THREAD_CliNotReceived(TL_EvtPacket_t *Notbuffer)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
	TL_CmdPacket_t *l_CliBuffer = (TL_CmdPacket_t*) Notbuffer;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	60fb      	str	r3, [r7, #12]
	uint8_t l_size = l_CliBuffer->cmdserial.cmd.plen;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	7adb      	ldrb	r3, [r3, #11]
 80017d8:	72fb      	strb	r3, [r7, #11]

	/* WORKAROUND: if string to output is "> " then respond directly to M0 and do not output it */
	if (strcmp((const char*) l_CliBuffer->cmdserial.cmd.payload, "> ") != 0)
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	330c      	adds	r3, #12
 80017de:	490b      	ldr	r1, [pc, #44]	; (800180c <TL_THREAD_CliNotReceived+0x44>)
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7fe fccd 	bl	8000180 <strcmp>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d009      	beq.n	8001800 <TL_THREAD_CliNotReceived+0x38>
	{
		/* Write to CLI UART */
#if (CFG_USB_INTERFACE_ENABLE != 0)
    VCP_SendData( l_CliBuffer->cmdserial.cmd.payload, l_size, HostTxCb);
#else
		HW_UART_Transmit_IT(CFG_CLI_UART, l_CliBuffer->cmdserial.cmd.payload,
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	f103 010c 	add.w	r1, r3, #12
 80017f2:	7afb      	ldrb	r3, [r7, #11]
 80017f4:	b29a      	uxth	r2, r3
 80017f6:	4b06      	ldr	r3, [pc, #24]	; (8001810 <TL_THREAD_CliNotReceived+0x48>)
 80017f8:	2002      	movs	r0, #2
 80017fa:	f001 fd53 	bl	80032a4 <HW_UART_Transmit_IT>
	}
	else
	{
		Send_CLI_Ack_For_OT();
	}
}
 80017fe:	e001      	b.n	8001804 <TL_THREAD_CliNotReceived+0x3c>
		Send_CLI_Ack_For_OT();
 8001800:	f7ff ffb6 	bl	8001770 <Send_CLI_Ack_For_OT>
}
 8001804:	bf00      	nop
 8001806:	3710      	adds	r7, #16
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	0800c7f4 	.word	0x0800c7f4
 8001810:	08001815 	.word	0x08001815

08001814 <HostTxCb>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void HostTxCb(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
	Send_CLI_Ack_For_OT();
 8001818:	f7ff ffaa 	bl	8001770 <Send_CLI_Ack_For_OT>
}
 800181c:	bf00      	nop
 800181e:	bd80      	pop	{r7, pc}

08001820 <APP_THREAD_ProcessMsgM0ToM4>:
 * @brief Process the messages coming from the M0.
 * @param  None
 * @retval None
 */
void APP_THREAD_ProcessMsgM0ToM4(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
	if (CptReceiveMsgFromM0 != 0)
 8001824:	4b09      	ldr	r3, [pc, #36]	; (800184c <APP_THREAD_ProcessMsgM0ToM4+0x2c>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d00d      	beq.n	8001848 <APP_THREAD_ProcessMsgM0ToM4+0x28>
	{
		/* If CptReceiveMsgFromM0 is > 1. it means that we did not serve all the events from the radio */
		if (CptReceiveMsgFromM0 > 1U)
 800182c:	4b07      	ldr	r3, [pc, #28]	; (800184c <APP_THREAD_ProcessMsgM0ToM4+0x2c>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2b01      	cmp	r3, #1
 8001832:	d904      	bls.n	800183e <APP_THREAD_ProcessMsgM0ToM4+0x1e>
		{
			APP_THREAD_Error(ERR_REC_MULTI_MSG_FROM_M0, 0);
 8001834:	2100      	movs	r1, #0
 8001836:	2000      	movs	r0, #0
 8001838:	f7ff faba 	bl	8000db0 <APP_THREAD_Error>
 800183c:	e001      	b.n	8001842 <APP_THREAD_ProcessMsgM0ToM4+0x22>
		}
		else
		{
			OpenThread_CallBack_Processing();
 800183e:	f007 fad7 	bl	8008df0 <OpenThread_CallBack_Processing>
		}
		/* Reset counter */
		CptReceiveMsgFromM0 = 0;
 8001842:	4b02      	ldr	r3, [pc, #8]	; (800184c <APP_THREAD_ProcessMsgM0ToM4+0x2c>)
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
	}
}
 8001848:	bf00      	nop
 800184a:	bd80      	pop	{r7, pc}
 800184c:	20000100 	.word	0x20000100

08001850 <LL_PWR_EnableBootC2>:
  * @brief  Boot CPU2 after reset or wakeup from stop or standby modes
  * @rmtoll CR4          C2BOOT        LL_PWR_EnableBootC2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBootC2(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8001854:	4b05      	ldr	r3, [pc, #20]	; (800186c <LL_PWR_EnableBootC2+0x1c>)
 8001856:	68db      	ldr	r3, [r3, #12]
 8001858:	4a04      	ldr	r2, [pc, #16]	; (800186c <LL_PWR_EnableBootC2+0x1c>)
 800185a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800185e:	60d3      	str	r3, [r2, #12]
}
 8001860:	bf00      	nop
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	58000400 	.word	0x58000400

08001870 <LL_C2_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_40
  *         @arg @ref LL_EXTI_LINE_41
  * @retval None
  */
__STATIC_INLINE void LL_C2_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8001878:	4b06      	ldr	r3, [pc, #24]	; (8001894 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800187a:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800187e:	4905      	ldr	r1, [pc, #20]	; (8001894 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	4313      	orrs	r3, r2
 8001884:	f8c1 30d4 	str.w	r3, [r1, #212]	; 0xd4
}
 8001888:	bf00      	nop
 800188a:	370c      	adds	r7, #12
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr
 8001894:	58000800 	.word	0x58000800

08001898 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80018a0:	4b05      	ldr	r3, [pc, #20]	; (80018b8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80018a2:	6a1a      	ldr	r2, [r3, #32]
 80018a4:	4904      	ldr	r1, [pc, #16]	; (80018b8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	620b      	str	r3, [r1, #32]
}
 80018ac:	bf00      	nop
 80018ae:	370c      	adds	r7, #12
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr
 80018b8:	58000800 	.word	0x58000800

080018bc <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 80018c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018ca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	650b      	str	r3, [r1, #80]	; 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80018d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4013      	ands	r3, r2
 80018de:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80018e0:	68fb      	ldr	r3, [r7, #12]
}
 80018e2:	bf00      	nop
 80018e4:	3714      	adds	r7, #20
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr

080018ee <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80018ee:	b480      	push	{r7}
 80018f0:	b085      	sub	sp, #20
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 80018f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018fa:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 80018fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4313      	orrs	r3, r2
 8001906:	f8c1 3150 	str.w	r3, [r1, #336]	; 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 800190a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800190e:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4013      	ands	r3, r2
 8001916:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001918:	68fb      	ldr	r3, [r7, #12]
}
 800191a:	bf00      	nop
 800191c:	3714      	adds	r7, #20
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr

08001926 <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 8001926:	b480      	push	{r7}
 8001928:	b083      	sub	sp, #12
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	601a      	str	r2, [r3, #0]
}
 800193a:	bf00      	nop
 800193c:	370c      	adds	r7, #12
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr

08001946 <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 8001946:	b480      	push	{r7}
 8001948:	b083      	sub	sp, #12
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f043 0201 	orr.w	r2, r3, #1
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	601a      	str	r2, [r3, #0]
}
 800195a:	bf00      	nop
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr

08001966 <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001966:	b480      	push	{r7}
 8001968:	b083      	sub	sp, #12
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
 800196e:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	685a      	ldr	r2, [r3, #4]
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	041b      	lsls	r3, r3, #16
 8001978:	43db      	mvns	r3, r3
 800197a:	401a      	ands	r2, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	605a      	str	r2, [r3, #4]
}
 8001980:	bf00      	nop
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685a      	ldr	r2, [r3, #4]
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	041b      	lsls	r3, r3, #16
 800199e:	431a      	orrs	r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	605a      	str	r2, [r3, #4]
}
 80019a4:	bf00      	nop
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	685a      	ldr	r2, [r3, #4]
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	43db      	mvns	r3, r3
 80019c2:	401a      	ands	r2, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	605a      	str	r2, [r3, #4]
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <LL_C1_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	685a      	ldr	r2, [r3, #4]
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	431a      	orrs	r2, r3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	605a      	str	r2, [r3, #4]
}
 80019ea:	bf00      	nop
 80019ec:	370c      	adds	r7, #12
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr

080019f6 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80019f6:	b480      	push	{r7}
 80019f8:	b083      	sub	sp, #12
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	6078      	str	r0, [r7, #4]
 80019fe:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	683a      	ldr	r2, [r7, #0]
 8001a04:	609a      	str	r2, [r3, #8]
}
 8001a06:	bf00      	nop
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr

08001a12 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001a12:	b480      	push	{r7}
 8001a14:	b083      	sub	sp, #12
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
 8001a1a:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	041a      	lsls	r2, r3, #16
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	609a      	str	r2, [r3, #8]
}
 8001a24:	bf00      	nop
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
 8001a38:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	68da      	ldr	r2, [r3, #12]
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	4013      	ands	r3, r2
 8001a42:	683a      	ldr	r2, [r7, #0]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d101      	bne.n	8001a4c <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e000      	b.n	8001a4e <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr

08001a5a <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	b083      	sub	sp, #12
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
 8001a62:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	69da      	ldr	r2, [r3, #28]
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	683a      	ldr	r2, [r7, #0]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d101      	bne.n	8001a76 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8001a72:	2301      	movs	r3, #1
 8001a74:	e000      	b.n	8001a78 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 8001a76:	2300      	movs	r3, #0
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	370c      	adds	r7, #12
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8001a88:	2102      	movs	r1, #2
 8001a8a:	482a      	ldr	r0, [pc, #168]	; (8001b34 <HW_IPCC_Rx_Handler+0xb0>)
 8001a8c:	f7ff ffe5 	bl	8001a5a <LL_C2_IPCC_IsActiveFlag_CHx>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d009      	beq.n	8001aaa <HW_IPCC_Rx_Handler+0x26>
 8001a96:	4b27      	ldr	r3, [pc, #156]	; (8001b34 <HW_IPCC_Rx_Handler+0xb0>)
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	43db      	mvns	r3, r3
 8001a9c:	f003 0302 	and.w	r3, r3, #2
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d002      	beq.n	8001aaa <HW_IPCC_Rx_Handler+0x26>
  {
      HW_IPCC_SYS_EvtHandler();
 8001aa4:	f000 f8f8 	bl	8001c98 <HW_IPCC_SYS_EvtHandler>
 8001aa8:	e041      	b.n	8001b2e <HW_IPCC_Rx_Handler+0xaa>
  {
    HW_IPCC_MAC_802_15_4_NotEvtHandler();
  }
#endif /* MAC_802_15_4_WB */
#ifdef THREAD_WB
  else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL ))
 8001aaa:	2104      	movs	r1, #4
 8001aac:	4821      	ldr	r0, [pc, #132]	; (8001b34 <HW_IPCC_Rx_Handler+0xb0>)
 8001aae:	f7ff ffd4 	bl	8001a5a <LL_C2_IPCC_IsActiveFlag_CHx>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d009      	beq.n	8001acc <HW_IPCC_Rx_Handler+0x48>
 8001ab8:	4b1e      	ldr	r3, [pc, #120]	; (8001b34 <HW_IPCC_Rx_Handler+0xb0>)
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	43db      	mvns	r3, r3
 8001abe:	f003 0304 	and.w	r3, r3, #4
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d002      	beq.n	8001acc <HW_IPCC_Rx_Handler+0x48>
  {
    HW_IPCC_THREAD_NotEvtHandler();
 8001ac6:	f000 f937 	bl	8001d38 <HW_IPCC_THREAD_NotEvtHandler>
 8001aca:	e030      	b.n	8001b2e <HW_IPCC_Rx_Handler+0xaa>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ))
 8001acc:	2110      	movs	r1, #16
 8001ace:	4819      	ldr	r0, [pc, #100]	; (8001b34 <HW_IPCC_Rx_Handler+0xb0>)
 8001ad0:	f7ff ffc3 	bl	8001a5a <LL_C2_IPCC_IsActiveFlag_CHx>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d009      	beq.n	8001aee <HW_IPCC_Rx_Handler+0x6a>
 8001ada:	4b16      	ldr	r3, [pc, #88]	; (8001b34 <HW_IPCC_Rx_Handler+0xb0>)
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	f003 0310 	and.w	r3, r3, #16
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d002      	beq.n	8001aee <HW_IPCC_Rx_Handler+0x6a>
  {
    HW_IPCC_THREAD_CliNotEvtHandler();
 8001ae8:	f000 f932 	bl	8001d50 <HW_IPCC_THREAD_CliNotEvtHandler>
 8001aec:	e01f      	b.n	8001b2e <HW_IPCC_Rx_Handler+0xaa>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8001aee:	2101      	movs	r1, #1
 8001af0:	4810      	ldr	r0, [pc, #64]	; (8001b34 <HW_IPCC_Rx_Handler+0xb0>)
 8001af2:	f7ff ffb2 	bl	8001a5a <LL_C2_IPCC_IsActiveFlag_CHx>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d008      	beq.n	8001b0e <HW_IPCC_Rx_Handler+0x8a>
 8001afc:	4b0d      	ldr	r3, [pc, #52]	; (8001b34 <HW_IPCC_Rx_Handler+0xb0>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f003 0301 	and.w	r3, r3, #1
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d102      	bne.n	8001b0e <HW_IPCC_Rx_Handler+0x8a>
  {
    HW_IPCC_BLE_EvtHandler();
 8001b08:	f000 f88a 	bl	8001c20 <HW_IPCC_BLE_EvtHandler>
 8001b0c:	e00f      	b.n	8001b2e <HW_IPCC_Rx_Handler+0xaa>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8001b0e:	2108      	movs	r1, #8
 8001b10:	4808      	ldr	r0, [pc, #32]	; (8001b34 <HW_IPCC_Rx_Handler+0xb0>)
 8001b12:	f7ff ffa2 	bl	8001a5a <LL_C2_IPCC_IsActiveFlag_CHx>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d009      	beq.n	8001b30 <HW_IPCC_Rx_Handler+0xac>
 8001b1c:	4b05      	ldr	r3, [pc, #20]	; (8001b34 <HW_IPCC_Rx_Handler+0xb0>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	43db      	mvns	r3, r3
 8001b22:	f003 0308 	and.w	r3, r3, #8
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d002      	beq.n	8001b30 <HW_IPCC_Rx_Handler+0xac>
  {
    HW_IPCC_TRACES_EvtHandler();
 8001b2a:	f000 f95d 	bl	8001de8 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 8001b2e:	bf00      	nop
 8001b30:	bf00      	nop
}
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	58000c00 	.word	0x58000c00

08001b38 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8001b3c:	2102      	movs	r1, #2
 8001b3e:	4822      	ldr	r0, [pc, #136]	; (8001bc8 <HW_IPCC_Tx_Handler+0x90>)
 8001b40:	f7ff ff76 	bl	8001a30 <LL_C1_IPCC_IsActiveFlag_CHx>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d109      	bne.n	8001b5e <HW_IPCC_Tx_Handler+0x26>
 8001b4a:	4b1f      	ldr	r3, [pc, #124]	; (8001bc8 <HW_IPCC_Tx_Handler+0x90>)
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	43db      	mvns	r3, r3
 8001b50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d002      	beq.n	8001b5e <HW_IPCC_Tx_Handler+0x26>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8001b58:	f000 f892 	bl	8001c80 <HW_IPCC_SYS_CmdEvtHandler>
 8001b5c:	e031      	b.n	8001bc2 <HW_IPCC_Tx_Handler+0x8a>
  {
    HW_IPCC_MAC_802_15_4_CmdEvtHandler();
  }
#endif /* MAC_802_15_4_WB */
#ifdef THREAD_WB
  else if (HW_IPCC_TX_PENDING( HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL ))
 8001b5e:	2104      	movs	r1, #4
 8001b60:	4819      	ldr	r0, [pc, #100]	; (8001bc8 <HW_IPCC_Tx_Handler+0x90>)
 8001b62:	f7ff ff65 	bl	8001a30 <LL_C1_IPCC_IsActiveFlag_CHx>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d109      	bne.n	8001b80 <HW_IPCC_Tx_Handler+0x48>
 8001b6c:	4b16      	ldr	r3, [pc, #88]	; (8001bc8 <HW_IPCC_Tx_Handler+0x90>)
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	43db      	mvns	r3, r3
 8001b72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d002      	beq.n	8001b80 <HW_IPCC_Tx_Handler+0x48>
  {
    HW_IPCC_OT_CmdEvtHandler();
 8001b7a:	f000 f8d1 	bl	8001d20 <HW_IPCC_OT_CmdEvtHandler>
 8001b7e:	e020      	b.n	8001bc2 <HW_IPCC_Tx_Handler+0x8a>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 8001b80:	2108      	movs	r1, #8
 8001b82:	4811      	ldr	r0, [pc, #68]	; (8001bc8 <HW_IPCC_Tx_Handler+0x90>)
 8001b84:	f7ff ff54 	bl	8001a30 <LL_C1_IPCC_IsActiveFlag_CHx>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d109      	bne.n	8001ba2 <HW_IPCC_Tx_Handler+0x6a>
 8001b8e:	4b0e      	ldr	r3, [pc, #56]	; (8001bc8 <HW_IPCC_Tx_Handler+0x90>)
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	43db      	mvns	r3, r3
 8001b94:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d002      	beq.n	8001ba2 <HW_IPCC_Tx_Handler+0x6a>
  {
    HW_IPCC_MM_FreeBufHandler();
 8001b9c:	f000 f906 	bl	8001dac <HW_IPCC_MM_FreeBufHandler>
 8001ba0:	e00f      	b.n	8001bc2 <HW_IPCC_Tx_Handler+0x8a>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8001ba2:	2120      	movs	r1, #32
 8001ba4:	4808      	ldr	r0, [pc, #32]	; (8001bc8 <HW_IPCC_Tx_Handler+0x90>)
 8001ba6:	f7ff ff43 	bl	8001a30 <LL_C1_IPCC_IsActiveFlag_CHx>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d109      	bne.n	8001bc4 <HW_IPCC_Tx_Handler+0x8c>
 8001bb0:	4b05      	ldr	r3, [pc, #20]	; (8001bc8 <HW_IPCC_Tx_Handler+0x90>)
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	43db      	mvns	r3, r3
 8001bb6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d002      	beq.n	8001bc4 <HW_IPCC_Tx_Handler+0x8c>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8001bbe:	f000 f83b 	bl	8001c38 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 8001bc2:	bf00      	nop
 8001bc4:	bf00      	nop
}
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	58000c00 	.word	0x58000c00

08001bcc <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8001bd0:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001bd4:	f7ff fe8b 	bl	80018ee <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8001bd8:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001bdc:	f7ff fe5c 	bl	8001898 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8001be0:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001be4:	f7ff fe44 	bl	8001870 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8001be8:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8001bea:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8001bec:	f7ff fe30 	bl	8001850 <LL_PWR_EnableBootC2>

  return;
 8001bf0:	bf00      	nop
}
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8001bf8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001bfc:	f7ff fe5e 	bl	80018bc <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8001c00:	4806      	ldr	r0, [pc, #24]	; (8001c1c <HW_IPCC_Init+0x28>)
 8001c02:	f7ff fea0 	bl	8001946 <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 8001c06:	4805      	ldr	r0, [pc, #20]	; (8001c1c <HW_IPCC_Init+0x28>)
 8001c08:	f7ff fe8d 	bl	8001926 <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8001c0c:	202c      	movs	r0, #44	; 0x2c
 8001c0e:	f002 fbd2 	bl	80043b6 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8001c12:	202d      	movs	r0, #45	; 0x2d
 8001c14:	f002 fbcf 	bl	80043b6 <HAL_NVIC_EnableIRQ>

  return;
 8001c18:	bf00      	nop
}
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	58000c00 	.word	0x58000c00

08001c20 <HW_IPCC_BLE_EvtHandler>:

  return;
}

static void HW_IPCC_BLE_EvtHandler( void )
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8001c24:	f008 fb40 	bl	800a2a8 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8001c28:	2101      	movs	r1, #1
 8001c2a:	4802      	ldr	r0, [pc, #8]	; (8001c34 <HW_IPCC_BLE_EvtHandler+0x14>)
 8001c2c:	f7ff fee3 	bl	80019f6 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8001c30:	bf00      	nop
}
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	58000c00 	.word	0x58000c00

08001c38 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 8001c3c:	2120      	movs	r1, #32
 8001c3e:	4803      	ldr	r0, [pc, #12]	; (8001c4c <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 8001c40:	f7ff fea4 	bl	800198c <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 8001c44:	f008 fb60 	bl	800a308 <HW_IPCC_BLE_AclDataAckNot>

  return;
 8001c48:	bf00      	nop
}
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	58000c00 	.word	0x58000c00

08001c50 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8001c54:	2102      	movs	r1, #2
 8001c56:	4802      	ldr	r0, [pc, #8]	; (8001c60 <HW_IPCC_SYS_Init+0x10>)
 8001c58:	f7ff feaa 	bl	80019b0 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001c5c:	bf00      	nop
}
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	58000c00 	.word	0x58000c00

08001c64 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8001c68:	2102      	movs	r1, #2
 8001c6a:	4804      	ldr	r0, [pc, #16]	; (8001c7c <HW_IPCC_SYS_SendCmd+0x18>)
 8001c6c:	f7ff fed1 	bl	8001a12 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8001c70:	2102      	movs	r1, #2
 8001c72:	4802      	ldr	r0, [pc, #8]	; (8001c7c <HW_IPCC_SYS_SendCmd+0x18>)
 8001c74:	f7ff fe77 	bl	8001966 <LL_C1_IPCC_EnableTransmitChannel>

  return;
 8001c78:	bf00      	nop
}
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	58000c00 	.word	0x58000c00

08001c80 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8001c84:	2102      	movs	r1, #2
 8001c86:	4803      	ldr	r0, [pc, #12]	; (8001c94 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 8001c88:	f7ff fe80 	bl	800198c <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 8001c8c:	f008 fb8c 	bl	800a3a8 <HW_IPCC_SYS_CmdEvtNot>

  return;
 8001c90:	bf00      	nop
}
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	58000c00 	.word	0x58000c00

08001c98 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8001c9c:	f008 fb9a 	bl	800a3d4 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8001ca0:	2102      	movs	r1, #2
 8001ca2:	4802      	ldr	r0, [pc, #8]	; (8001cac <HW_IPCC_SYS_EvtHandler+0x14>)
 8001ca4:	f7ff fea7 	bl	80019f6 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8001ca8:	bf00      	nop
}
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	58000c00 	.word	0x58000c00

08001cb0 <HW_IPCC_THREAD_Init>:
/******************************************************************************
 * THREAD
 ******************************************************************************/
#ifdef THREAD_WB
void HW_IPCC_THREAD_Init( void )
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 8001cb4:	2104      	movs	r1, #4
 8001cb6:	4804      	ldr	r0, [pc, #16]	; (8001cc8 <HW_IPCC_THREAD_Init+0x18>)
 8001cb8:	f7ff fe7a 	bl	80019b0 <LL_C1_IPCC_EnableReceiveChannel>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 8001cbc:	2110      	movs	r1, #16
 8001cbe:	4802      	ldr	r0, [pc, #8]	; (8001cc8 <HW_IPCC_THREAD_Init+0x18>)
 8001cc0:	f7ff fe76 	bl	80019b0 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001cc4:	bf00      	nop
}
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	58000c00 	.word	0x58000c00

08001ccc <HW_IPCC_OT_SendCmd>:

void HW_IPCC_OT_SendCmd( void )
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL );
 8001cd0:	2104      	movs	r1, #4
 8001cd2:	4804      	ldr	r0, [pc, #16]	; (8001ce4 <HW_IPCC_OT_SendCmd+0x18>)
 8001cd4:	f7ff fe9d 	bl	8001a12 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL );
 8001cd8:	2104      	movs	r1, #4
 8001cda:	4802      	ldr	r0, [pc, #8]	; (8001ce4 <HW_IPCC_OT_SendCmd+0x18>)
 8001cdc:	f7ff fe43 	bl	8001966 <LL_C1_IPCC_EnableTransmitChannel>

  return;
 8001ce0:	bf00      	nop
}
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	58000c00 	.word	0x58000c00

08001ce8 <HW_IPCC_THREAD_SendAck>:

  return;
}

void HW_IPCC_THREAD_SendAck( void )
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 8001cec:	2104      	movs	r1, #4
 8001cee:	4804      	ldr	r0, [pc, #16]	; (8001d00 <HW_IPCC_THREAD_SendAck+0x18>)
 8001cf0:	f7ff fe81 	bl	80019f6 <LL_C1_IPCC_ClearFlag_CHx>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 8001cf4:	2104      	movs	r1, #4
 8001cf6:	4802      	ldr	r0, [pc, #8]	; (8001d00 <HW_IPCC_THREAD_SendAck+0x18>)
 8001cf8:	f7ff fe5a 	bl	80019b0 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001cfc:	bf00      	nop
}
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	58000c00 	.word	0x58000c00

08001d04 <HW_IPCC_THREAD_CliSendAck>:

void HW_IPCC_THREAD_CliSendAck( void )
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 8001d08:	2110      	movs	r1, #16
 8001d0a:	4804      	ldr	r0, [pc, #16]	; (8001d1c <HW_IPCC_THREAD_CliSendAck+0x18>)
 8001d0c:	f7ff fe73 	bl	80019f6 <LL_C1_IPCC_ClearFlag_CHx>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 8001d10:	2110      	movs	r1, #16
 8001d12:	4802      	ldr	r0, [pc, #8]	; (8001d1c <HW_IPCC_THREAD_CliSendAck+0x18>)
 8001d14:	f7ff fe4c 	bl	80019b0 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001d18:	bf00      	nop
}
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	58000c00 	.word	0x58000c00

08001d20 <HW_IPCC_OT_CmdEvtHandler>:

static void HW_IPCC_OT_CmdEvtHandler( void )
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL );
 8001d24:	2104      	movs	r1, #4
 8001d26:	4803      	ldr	r0, [pc, #12]	; (8001d34 <HW_IPCC_OT_CmdEvtHandler+0x14>)
 8001d28:	f7ff fe30 	bl	800198c <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_OT_CmdEvtNot();
 8001d2c:	f008 fbbe 	bl	800a4ac <HW_IPCC_OT_CmdEvtNot>

  return;
 8001d30:	bf00      	nop
}
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	58000c00 	.word	0x58000c00

08001d38 <HW_IPCC_THREAD_NotEvtHandler>:

static void HW_IPCC_THREAD_NotEvtHandler( void )
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 8001d3c:	2104      	movs	r1, #4
 8001d3e:	4803      	ldr	r0, [pc, #12]	; (8001d4c <HW_IPCC_THREAD_NotEvtHandler+0x14>)
 8001d40:	f7ff fe48 	bl	80019d4 <LL_C1_IPCC_DisableReceiveChannel>

  HW_IPCC_THREAD_EvtNot();
 8001d44:	f008 fbbe 	bl	800a4c4 <HW_IPCC_THREAD_EvtNot>

  return;
 8001d48:	bf00      	nop
}
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	58000c00 	.word	0x58000c00

08001d50 <HW_IPCC_THREAD_CliNotEvtHandler>:

static void HW_IPCC_THREAD_CliNotEvtHandler( void )
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 8001d54:	2110      	movs	r1, #16
 8001d56:	4803      	ldr	r0, [pc, #12]	; (8001d64 <HW_IPCC_THREAD_CliNotEvtHandler+0x14>)
 8001d58:	f7ff fe3c 	bl	80019d4 <LL_C1_IPCC_DisableReceiveChannel>

  HW_IPCC_THREAD_CliEvtNot();
 8001d5c:	f008 fbbe 	bl	800a4dc <HW_IPCC_THREAD_CliEvtNot>

  return;
 8001d60:	bf00      	nop
}
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	58000c00 	.word	0x58000c00

08001d68 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8001d70:	2108      	movs	r1, #8
 8001d72:	480c      	ldr	r0, [pc, #48]	; (8001da4 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8001d74:	f7ff fe5c 	bl	8001a30 <LL_C1_IPCC_IsActiveFlag_CHx>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d007      	beq.n	8001d8e <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 8001d7e:	4a0a      	ldr	r2, [pc, #40]	; (8001da8 <HW_IPCC_MM_SendFreeBuf+0x40>)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001d84:	2108      	movs	r1, #8
 8001d86:	4807      	ldr	r0, [pc, #28]	; (8001da4 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8001d88:	f7ff fded 	bl	8001966 <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 8001d8c:	e006      	b.n	8001d9c <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001d92:	2108      	movs	r1, #8
 8001d94:	4803      	ldr	r0, [pc, #12]	; (8001da4 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8001d96:	f7ff fe3c 	bl	8001a12 <LL_C1_IPCC_SetFlag_CHx>
  return;
 8001d9a:	bf00      	nop
}
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	58000c00 	.word	0x58000c00
 8001da8:	2000024c 	.word	0x2000024c

08001dac <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001db0:	2108      	movs	r1, #8
 8001db2:	4806      	ldr	r0, [pc, #24]	; (8001dcc <HW_IPCC_MM_FreeBufHandler+0x20>)
 8001db4:	f7ff fdea 	bl	800198c <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 8001db8:	4b05      	ldr	r3, [pc, #20]	; (8001dd0 <HW_IPCC_MM_FreeBufHandler+0x24>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001dbe:	2108      	movs	r1, #8
 8001dc0:	4802      	ldr	r0, [pc, #8]	; (8001dcc <HW_IPCC_MM_FreeBufHandler+0x20>)
 8001dc2:	f7ff fe26 	bl	8001a12 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8001dc6:	bf00      	nop
}
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	58000c00 	.word	0x58000c00
 8001dd0:	2000024c 	.word	0x2000024c

08001dd4 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8001dd8:	2108      	movs	r1, #8
 8001dda:	4802      	ldr	r0, [pc, #8]	; (8001de4 <HW_IPCC_TRACES_Init+0x10>)
 8001ddc:	f7ff fde8 	bl	80019b0 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001de0:	bf00      	nop
}
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	58000c00 	.word	0x58000c00

08001de8 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 8001dec:	f008 fc08 	bl	800a600 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8001df0:	2108      	movs	r1, #8
 8001df2:	4802      	ldr	r0, [pc, #8]	; (8001dfc <HW_IPCC_TRACES_EvtHandler+0x14>)
 8001df4:	f7ff fdff 	bl	80019f6 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8001df8:	bf00      	nop
}
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	58000c00 	.word	0x58000c00

08001e00 <create_sensor_LL>:
	eStateFsm cur_state;
	int32_t baseline_temp_delta;
} fsm;

SensorQueueLL* create_sensor_LL(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
	SensorQueueLL *ret = malloc(sizeof(SensorQueueLL));
 8001e06:	200c      	movs	r0, #12
 8001e08:	f009 f850 	bl	800aeac <malloc>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	607b      	str	r3, [r7, #4]
	ret->front = NULL;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2200      	movs	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]
	ret->rear = NULL;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	605a      	str	r2, [r3, #4]
	ret->size = 0;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	721a      	strb	r2, [r3, #8]
	return ret;
 8001e22:	687b      	ldr	r3, [r7, #4]
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3708      	adds	r7, #8
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}

08001e2c <update_sensor_LL>:

void update_sensor_LL(SensorQueueLL *ll, SensorData_t dat)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b086      	sub	sp, #24
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	60f8      	str	r0, [r7, #12]
 8001e34:	4638      	mov	r0, r7
 8001e36:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	SensorDataNode *new = malloc(sizeof(SensorDataNode));
 8001e3a:	2010      	movs	r0, #16
 8001e3c:	f009 f836 	bl	800aeac <malloc>
 8001e40:	4603      	mov	r3, r0
 8001e42:	617b      	str	r3, [r7, #20]
	if(new == NULL) return;
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d039      	beq.n	8001ebe <update_sensor_LL+0x92>
	new->data = dat;
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	3304      	adds	r3, #4
 8001e4e:	463a      	mov	r2, r7
 8001e50:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e52:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	new->next = NULL;
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]
	if (ll->size == 0)
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	7a1b      	ldrb	r3, [r3, #8]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d109      	bne.n	8001e78 <update_sensor_LL+0x4c>
	{
		ll->front = new;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	697a      	ldr	r2, [r7, #20]
 8001e68:	601a      	str	r2, [r3, #0]
		ll->rear = new;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	697a      	ldr	r2, [r7, #20]
 8001e6e:	605a      	str	r2, [r3, #4]
		ll->size = 1;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2201      	movs	r2, #1
 8001e74:	721a      	strb	r2, [r3, #8]
 8001e76:	e023      	b.n	8001ec0 <update_sensor_LL+0x94>
	}
	else
	{
		if (ll->size >= 10)
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	7a1b      	ldrb	r3, [r3, #8]
 8001e7c:	2b09      	cmp	r3, #9
 8001e7e:	d910      	bls.n	8001ea2 <update_sensor_LL+0x76>
		{
			SensorDataNode *del = ll->front;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	613b      	str	r3, [r7, #16]
			ll->front = ll->front->next;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	601a      	str	r2, [r3, #0]
			free(del);
 8001e90:	6938      	ldr	r0, [r7, #16]
 8001e92:	f009 f813 	bl	800aebc <free>
			ll->size--;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	7a1b      	ldrb	r3, [r3, #8]
 8001e9a:	3b01      	subs	r3, #1
 8001e9c:	b2da      	uxtb	r2, r3
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	721a      	strb	r2, [r3, #8]
		}
		ll->rear->next = new;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	697a      	ldr	r2, [r7, #20]
 8001ea8:	601a      	str	r2, [r3, #0]
		ll->rear = new;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	697a      	ldr	r2, [r7, #20]
 8001eae:	605a      	str	r2, [r3, #4]
		ll->size++;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	7a1b      	ldrb	r3, [r3, #8]
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	b2da      	uxtb	r2, r3
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	721a      	strb	r2, [r3, #8]
 8001ebc:	e000      	b.n	8001ec0 <update_sensor_LL+0x94>
	if(new == NULL) return;
 8001ebe:	bf00      	nop
	}
}
 8001ec0:	3718      	adds	r7, #24
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <traverse_sensor_LL>:

uint8_t traverse_sensor_LL(SensorQueueLL *ll, bool isHum, int32_t l_th, int32_t u_th, int32_t *avg_temp, int32_t *avg_hum)
{
 8001ec6:	b480      	push	{r7}
 8001ec8:	b087      	sub	sp, #28
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	60f8      	str	r0, [r7, #12]
 8001ece:	607a      	str	r2, [r7, #4]
 8001ed0:	603b      	str	r3, [r7, #0]
 8001ed2:	460b      	mov	r3, r1
 8001ed4:	72fb      	strb	r3, [r7, #11]
	SensorDataNode *cur = ll->front;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	617b      	str	r3, [r7, #20]
	uint8_t ret = 0, ctr = 0;
 8001edc:	2300      	movs	r3, #0
 8001ede:	74fb      	strb	r3, [r7, #19]
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	74bb      	strb	r3, [r7, #18]
	while (cur != NULL)
 8001ee4:	e029      	b.n	8001f3a <traverse_sensor_LL+0x74>
	{
		if (isHum && (cur->data.humidity < l_th || cur->data.humidity > u_th))
 8001ee6:	7afb      	ldrb	r3, [r7, #11]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d00d      	beq.n	8001f08 <traverse_sensor_LL+0x42>
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	687a      	ldr	r2, [r7, #4]
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	dc04      	bgt.n	8001f00 <traverse_sensor_LL+0x3a>
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	683a      	ldr	r2, [r7, #0]
 8001efc:	429a      	cmp	r2, r3
 8001efe:	da03      	bge.n	8001f08 <traverse_sensor_LL+0x42>
			ret++;
 8001f00:	7cfb      	ldrb	r3, [r7, #19]
 8001f02:	3301      	adds	r3, #1
 8001f04:	74fb      	strb	r3, [r7, #19]
 8001f06:	e012      	b.n	8001f2e <traverse_sensor_LL+0x68>
		else if (!isHum && (cur->data.temp_main < l_th || cur->data.temp_main > u_th))
 8001f08:	7afb      	ldrb	r3, [r7, #11]
 8001f0a:	f083 0301 	eor.w	r3, r3, #1
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d00c      	beq.n	8001f2e <traverse_sensor_LL+0x68>
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	dc04      	bgt.n	8001f28 <traverse_sensor_LL+0x62>
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	683a      	ldr	r2, [r7, #0]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	da02      	bge.n	8001f2e <traverse_sensor_LL+0x68>
			ret++;
 8001f28:	7cfb      	ldrb	r3, [r7, #19]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	74fb      	strb	r3, [r7, #19]


		cur = cur->next;
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	617b      	str	r3, [r7, #20]
		ctr++;
 8001f34:	7cbb      	ldrb	r3, [r7, #18]
 8001f36:	3301      	adds	r3, #1
 8001f38:	74bb      	strb	r3, [r7, #18]
	while (cur != NULL)
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d1d2      	bne.n	8001ee6 <traverse_sensor_LL+0x20>
	}

	return ret;
 8001f40:	7cfb      	ldrb	r3, [r7, #19]
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	371c      	adds	r7, #28
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr
	...

08001f50 <app_algo_init>:

void app_algo_init(SensorData_t data)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	1d3b      	adds	r3, r7, #4
 8001f58:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	fsm.data_hist = create_sensor_LL();
 8001f5c:	f7ff ff50 	bl	8001e00 <create_sensor_LL>
 8001f60:	4603      	mov	r3, r0
 8001f62:	4a09      	ldr	r2, [pc, #36]	; (8001f88 <app_algo_init+0x38>)
 8001f64:	6013      	str	r3, [r2, #0]
	fsm.data_hist->size = 0;
 8001f66:	4b08      	ldr	r3, [pc, #32]	; (8001f88 <app_algo_init+0x38>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	721a      	strb	r2, [r3, #8]
	fsm.cur_state = STATE_INIT;
 8001f6e:	4b06      	ldr	r3, [pc, #24]	; (8001f88 <app_algo_init+0x38>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	711a      	strb	r2, [r3, #4]
	fsm.baseline_temp_delta = data.temp_main - (int32_t)data.temp_aux;
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001f7a:	1a9b      	subs	r3, r3, r2
 8001f7c:	4a02      	ldr	r2, [pc, #8]	; (8001f88 <app_algo_init+0x38>)
 8001f7e:	6093      	str	r3, [r2, #8]
}
 8001f80:	bf00      	nop
 8001f82:	3710      	adds	r7, #16
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	20000250 	.word	0x20000250

08001f8c <app_algo_proc>:

eResFsm app_algo_proc(SensorData_t data, bool ext_sig_reset, int8_t *state)
{
 8001f8c:	b590      	push	{r4, r7, lr}
 8001f8e:	b08b      	sub	sp, #44	; 0x2c
 8001f90:	af02      	add	r7, sp, #8
 8001f92:	1d3c      	adds	r4, r7, #4
 8001f94:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001f98:	70fb      	strb	r3, [r7, #3]
	update_sensor_LL(fsm.data_hist, data);
 8001f9a:	4b4d      	ldr	r3, [pc, #308]	; (80020d0 <app_algo_proc+0x144>)
 8001f9c:	6818      	ldr	r0, [r3, #0]
 8001f9e:	1d3b      	adds	r3, r7, #4
 8001fa0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fa2:	f7ff ff43 	bl	8001e2c <update_sensor_LL>
	*state = fsm.cur_state;
 8001fa6:	4b4a      	ldr	r3, [pc, #296]	; (80020d0 <app_algo_proc+0x144>)
 8001fa8:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8001fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fae:	701a      	strb	r2, [r3, #0]
	if (ext_sig_reset)
 8001fb0:	78fb      	ldrb	r3, [r7, #3]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d004      	beq.n	8001fc0 <app_algo_proc+0x34>
	{
		fsm.cur_state = STATE_INIT;
 8001fb6:	4b46      	ldr	r3, [pc, #280]	; (80020d0 <app_algo_proc+0x144>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	711a      	strb	r2, [r3, #4]
		return RES_NONE;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	e082      	b.n	80020c6 <app_algo_proc+0x13a>
	}

	switch (fsm.cur_state)
 8001fc0:	4b43      	ldr	r3, [pc, #268]	; (80020d0 <app_algo_proc+0x144>)
 8001fc2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	2b05      	cmp	r3, #5
 8001fca:	d87a      	bhi.n	80020c2 <app_algo_proc+0x136>
 8001fcc:	a201      	add	r2, pc, #4	; (adr r2, 8001fd4 <app_algo_proc+0x48>)
 8001fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fd2:	bf00      	nop
 8001fd4:	080020bd 	.word	0x080020bd
 8001fd8:	08001fed 	.word	0x08001fed
 8001fdc:	08002001 	.word	0x08002001
 8001fe0:	0800201d 	.word	0x0800201d
 8001fe4:	0800207b 	.word	0x0800207b
 8001fe8:	0800208f 	.word	0x0800208f
	{
	case STATE_INIT:
	{
		fsm.cur_state = STATE_MEAS;
 8001fec:	4b38      	ldr	r3, [pc, #224]	; (80020d0 <app_algo_proc+0x144>)
 8001fee:	2201      	movs	r2, #1
 8001ff0:	711a      	strb	r2, [r3, #4]
		APP_DBG("FSM STATE INIT");
 8001ff2:	4a38      	ldr	r2, [pc, #224]	; (80020d4 <app_algo_proc+0x148>)
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	2000      	movs	r0, #0
 8001ff8:	f001 ff5a 	bl	8003eb0 <logApplication>
		return RES_NONE;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	e062      	b.n	80020c6 <app_algo_proc+0x13a>
	}
	case STATE_MEAS:
	{
		APP_DBG("FSM STATE MEAS");
 8002000:	4a35      	ldr	r2, [pc, #212]	; (80020d8 <app_algo_proc+0x14c>)
 8002002:	2101      	movs	r1, #1
 8002004:	2000      	movs	r0, #0
 8002006:	f001 ff53 	bl	8003eb0 <logApplication>
		if (data.humidity > HUMIDITY_TRIG_TH_POS)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a33      	ldr	r2, [pc, #204]	; (80020dc <app_algo_proc+0x150>)
 800200e:	4293      	cmp	r3, r2
 8002010:	dd02      	ble.n	8002018 <app_algo_proc+0x8c>
			fsm.cur_state = STATE_PRETRIG;
 8002012:	4b2f      	ldr	r3, [pc, #188]	; (80020d0 <app_algo_proc+0x144>)
 8002014:	2202      	movs	r2, #2
 8002016:	711a      	strb	r2, [r3, #4]
		return RES_NONE;
 8002018:	2300      	movs	r3, #0
 800201a:	e054      	b.n	80020c6 <app_algo_proc+0x13a>
	}
	case STATE_PRETRIG:
	{
		APP_DBG("FSM STATE PRETRIG\n");
 800201c:	4a30      	ldr	r2, [pc, #192]	; (80020e0 <app_algo_proc+0x154>)
 800201e:	2101      	movs	r1, #1
 8002020:	2000      	movs	r0, #0
 8002022:	f001 ff45 	bl	8003eb0 <logApplication>
		if (data.humidity < HUMIDITY_TRIG_TH_NEG)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a2e      	ldr	r2, [pc, #184]	; (80020e4 <app_algo_proc+0x158>)
 800202a:	4293      	cmp	r3, r2
 800202c:	da04      	bge.n	8002038 <app_algo_proc+0xac>
		{
			fsm.cur_state = STATE_MEAS;
 800202e:	4b28      	ldr	r3, [pc, #160]	; (80020d0 <app_algo_proc+0x144>)
 8002030:	2201      	movs	r2, #1
 8002032:	711a      	strb	r2, [r3, #4]
			return RES_NONE;
 8002034:	2300      	movs	r3, #0
 8002036:	e046      	b.n	80020c6 <app_algo_proc+0x13a>
		}
		int32_t t, h;
		uint8_t ct = traverse_sensor_LL(fsm.data_hist, true, 0, HUMIDITY_TRIG_TH_POS, &t, &h);
 8002038:	4b25      	ldr	r3, [pc, #148]	; (80020d0 <app_algo_proc+0x144>)
 800203a:	6818      	ldr	r0, [r3, #0]
 800203c:	4a27      	ldr	r2, [pc, #156]	; (80020dc <app_algo_proc+0x150>)
 800203e:	f107 0314 	add.w	r3, r7, #20
 8002042:	9301      	str	r3, [sp, #4]
 8002044:	f107 0318 	add.w	r3, r7, #24
 8002048:	9300      	str	r3, [sp, #0]
 800204a:	4613      	mov	r3, r2
 800204c:	2200      	movs	r2, #0
 800204e:	2101      	movs	r1, #1
 8002050:	f7ff ff39 	bl	8001ec6 <traverse_sensor_LL>
 8002054:	4603      	mov	r3, r0
 8002056:	77fb      	strb	r3, [r7, #31]
		APP_DBG("Pretrig ctr:%d", ct);
 8002058:	7ffb      	ldrb	r3, [r7, #31]
 800205a:	4a23      	ldr	r2, [pc, #140]	; (80020e8 <app_algo_proc+0x15c>)
 800205c:	2101      	movs	r1, #1
 800205e:	2000      	movs	r0, #0
 8002060:	f001 ff26 	bl	8003eb0 <logApplication>
		if (ct >= HUMIDITY_SAMPLES_TRIG_TH)
 8002064:	2205      	movs	r2, #5
 8002066:	7ffb      	ldrb	r3, [r7, #31]
 8002068:	4293      	cmp	r3, r2
 800206a:	d304      	bcc.n	8002076 <app_algo_proc+0xea>
		{
			fsm.cur_state = STATE_HEATING;
 800206c:	4b18      	ldr	r3, [pc, #96]	; (80020d0 <app_algo_proc+0x144>)
 800206e:	2203      	movs	r2, #3
 8002070:	711a      	strb	r2, [r3, #4]
			return RES_HEAT;
 8002072:	2301      	movs	r3, #1
 8002074:	e027      	b.n	80020c6 <app_algo_proc+0x13a>
		}
		return RES_NONE;
 8002076:	2300      	movs	r3, #0
 8002078:	e025      	b.n	80020c6 <app_algo_proc+0x13a>
	}
	case STATE_HEATING:
	{
		APP_DBG("FSM STATE HEATING");
 800207a:	4a1c      	ldr	r2, [pc, #112]	; (80020ec <app_algo_proc+0x160>)
 800207c:	2101      	movs	r1, #1
 800207e:	2000      	movs	r0, #0
 8002080:	f001 ff16 	bl	8003eb0 <logApplication>
		fsm.cur_state = STATE_COOLDOWN;
 8002084:	4b12      	ldr	r3, [pc, #72]	; (80020d0 <app_algo_proc+0x144>)
 8002086:	2204      	movs	r2, #4
 8002088:	711a      	strb	r2, [r3, #4]
		return RES_NONE;
 800208a:	2300      	movs	r3, #0
 800208c:	e01b      	b.n	80020c6 <app_algo_proc+0x13a>
	}
	case STATE_COOLDOWN:
	{
		APP_DBG("FSM STATE COOLDOWN");
 800208e:	4a18      	ldr	r2, [pc, #96]	; (80020f0 <app_algo_proc+0x164>)
 8002090:	2101      	movs	r1, #1
 8002092:	2000      	movs	r0, #0
 8002094:	f001 ff0c 	bl	8003eb0 <logApplication>
		if(data.temp_main - data.temp_aux < fsm.baseline_temp_delta + TEMPERATURE_COOLDOWN_MAX_ALLOWED_DELTA)
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800209e:	1a9a      	subs	r2, r3, r2
 80020a0:	4b0b      	ldr	r3, [pc, #44]	; (80020d0 <app_algo_proc+0x144>)
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80020a8:	440b      	add	r3, r1
 80020aa:	429a      	cmp	r2, r3
 80020ac:	da04      	bge.n	80020b8 <app_algo_proc+0x12c>
		{
			fsm.cur_state = STATE_MEAS;
 80020ae:	4b08      	ldr	r3, [pc, #32]	; (80020d0 <app_algo_proc+0x144>)
 80020b0:	2201      	movs	r2, #1
 80020b2:	711a      	strb	r2, [r3, #4]
			return RES_NONE;
 80020b4:	2300      	movs	r3, #0
 80020b6:	e006      	b.n	80020c6 <app_algo_proc+0x13a>
		}
		else
		{
			return RES_INVL;
 80020b8:	2302      	movs	r3, #2
 80020ba:	e004      	b.n	80020c6 <app_algo_proc+0x13a>
		}
	}
	case STATE_UNDEF:
		return RES_FAULT;
 80020bc:	f04f 33ff 	mov.w	r3, #4294967295
 80020c0:	e001      	b.n	80020c6 <app_algo_proc+0x13a>
	}
	return RES_FAULT;
 80020c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3724      	adds	r7, #36	; 0x24
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd90      	pop	{r4, r7, pc}
 80020ce:	bf00      	nop
 80020d0:	20000250 	.word	0x20000250
 80020d4:	0800c7f8 	.word	0x0800c7f8
 80020d8:	0800c808 	.word	0x0800c808
 80020dc:	00016760 	.word	0x00016760
 80020e0:	0800c818 	.word	0x0800c818
 80020e4:	000157c0 	.word	0x000157c0
 80020e8:	0800c82c 	.word	0x0800c82c
 80020ec:	0800c83c 	.word	0x0800c83c
 80020f0:	0800c850 	.word	0x0800c850

080020f4 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 80020fc:	4b07      	ldr	r3, [pc, #28]	; (800211c <LL_C2_PWR_SetPowerMode+0x28>)
 80020fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002102:	f023 0207 	bic.w	r2, r3, #7
 8002106:	4905      	ldr	r1, [pc, #20]	; (800211c <LL_C2_PWR_SetPowerMode+0x28>)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	4313      	orrs	r3, r2
 800210c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8002110:	bf00      	nop
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr
 800211c:	58000400 	.word	0x58000400

08002120 <LL_EXTI_EnableIT_32_63>:
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8002128:	4b06      	ldr	r3, [pc, #24]	; (8002144 <LL_EXTI_EnableIT_32_63+0x24>)
 800212a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800212e:	4905      	ldr	r1, [pc, #20]	; (8002144 <LL_EXTI_EnableIT_32_63+0x24>)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4313      	orrs	r3, r2
 8002134:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002138:	bf00      	nop
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr
 8002144:	58000800 	.word	0x58000800

08002148 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8002150:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002154:	4a0a      	ldr	r2, [pc, #40]	; (8002180 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8002156:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800215a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800215e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002162:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	021b      	lsls	r3, r3, #8
 800216a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800216e:	4313      	orrs	r3, r2
 8002170:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr
 8002180:	cafecafe 	.word	0xcafecafe

08002184 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 800218c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002196:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4313      	orrs	r3, r2
 800219e:	608b      	str	r3, [r1, #8]
}
 80021a0:	bf00      	nop
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80021b0:	4b05      	ldr	r3, [pc, #20]	; (80021c8 <LL_LPM_EnableSleep+0x1c>)
 80021b2:	691b      	ldr	r3, [r3, #16]
 80021b4:	4a04      	ldr	r2, [pc, #16]	; (80021c8 <LL_LPM_EnableSleep+0x1c>)
 80021b6:	f023 0304 	bic.w	r3, r3, #4
 80021ba:	6113      	str	r3, [r2, #16]
}
 80021bc:	bf00      	nop
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	e000ed00 	.word	0xe000ed00

080021cc <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	22ff      	movs	r2, #255	; 0xff
 80021d8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80021da:	bf00      	nop
 80021dc:	370c      	adds	r7, #12
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr

080021e6 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80021e6:	b480      	push	{r7}
 80021e8:	b083      	sub	sp, #12
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	22ca      	movs	r2, #202	; 0xca
 80021f2:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2253      	movs	r2, #83	; 0x53
 80021f8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80021fa:	bf00      	nop
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr

08002206 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8002206:	b480      	push	{r7}
 8002208:	b083      	sub	sp, #12
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
 800220e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	f023 0207 	bic.w	r2, r3, #7
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	431a      	orrs	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	609a      	str	r2, [r3, #8]
}
 8002220:	bf00      	nop
 8002222:	370c      	adds	r7, #12
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <MX_APPE_Config>:
static void Button_Init( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002230:	4b04      	ldr	r3, [pc, #16]	; (8002244 <MX_APPE_Config+0x18>)
 8002232:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002236:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8002238:	f000 f82c 	bl	8002294 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 800223c:	f000 f831 	bl	80022a2 <Config_HSE>

  return;
 8002240:	bf00      	nop
}
 8002242:	bd80      	pop	{r7, pc}
 8002244:	58004000 	.word	0x58004000

08002248 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 800224c:	f000 f83d 	bl	80022ca <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8002250:	f000 f856 	bl	8002300 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8002254:	4907      	ldr	r1, [pc, #28]	; (8002274 <MX_APPE_Init+0x2c>)
 8002256:	2000      	movs	r0, #0
 8002258:	f000 fdb8 	bl	8002dcc <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  //Init_Debug();
  UTIL_LPM_SetStopMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 800225c:	2101      	movs	r1, #1
 800225e:	2001      	movs	r0, #1
 8002260:	f008 fa78 	bl	800a754 <UTIL_LPM_SetStopMode>
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8002264:	2101      	movs	r1, #1
 8002266:	2001      	movs	r0, #1
 8002268:	f008 faa4 	bl	800a7b4 <UTIL_LPM_SetOffMode>
//  Led_Init();
 // Button_Init();

  
/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 800226c:	f000 f856 	bl	800231c <appe_Tl_Init>
   * This system event is received with APPE_SysUserEvtRx()
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */
   return;
 8002270:	bf00      	nop
}
 8002272:	bd80      	pop	{r7, pc}
 8002274:	20000580 	.word	0x20000580

08002278 <Init_Smps>:

void Init_Smps(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 800227c:	bf00      	nop
}
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr

08002286 <Init_Exti>:

void Init_Exti(void)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 800228a:	2050      	movs	r0, #80	; 0x50
 800228c:	f7ff ff48 	bl	8002120 <LL_EXTI_EnableIT_32_63>

  return;
 8002290:	bf00      	nop
}
 8002292:	bd80      	pop	{r7, pc}

08002294 <Reset_Device>:
#endif /* CFG_DEBUG_TRACE != 0 */

  return;
}
static void Reset_Device(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8002298:	bf00      	nop
}
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr

080022a2 <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b082      	sub	sp, #8
 80022a6:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 80022a8:	2000      	movs	r0, #0
 80022aa:	f008 fa19 	bl	800a6e0 <OTP_Read>
 80022ae:	6078      	str	r0, [r7, #4]
  if (p_otp)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d005      	beq.n	80022c2 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	799b      	ldrb	r3, [r3, #6]
 80022ba:	4618      	mov	r0, r3
 80022bc:	f7ff ff44 	bl	8002148 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 80022c0:	bf00      	nop
 80022c2:	bf00      	nop
}
 80022c4:	3708      	adds	r7, #8
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}

080022ca <System_Init>:

static void System_Init(void)
{
 80022ca:	b580      	push	{r7, lr}
 80022cc:	af00      	add	r7, sp, #0
  Init_Smps();
 80022ce:	f7ff ffd3 	bl	8002278 <Init_Smps>

  Init_Exti();
 80022d2:	f7ff ffd8 	bl	8002286 <Init_Exti>

  Init_Rtc();
 80022d6:	f000 f803 	bl	80022e0 <Init_Rtc>

  return;
 80022da:	bf00      	nop
}
 80022dc:	bd80      	pop	{r7, pc}
	...

080022e0 <Init_Rtc>:

static void Init_Rtc(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 80022e4:	4805      	ldr	r0, [pc, #20]	; (80022fc <Init_Rtc+0x1c>)
 80022e6:	f7ff ff7e 	bl	80021e6 <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 80022ea:	2100      	movs	r1, #0
 80022ec:	4803      	ldr	r0, [pc, #12]	; (80022fc <Init_Rtc+0x1c>)
 80022ee:	f7ff ff8a 	bl	8002206 <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 80022f2:	4802      	ldr	r0, [pc, #8]	; (80022fc <Init_Rtc+0x1c>)
 80022f4:	f7ff ff6a 	bl	80021cc <LL_RTC_EnableWriteProtection>

  return;
 80022f8:	bf00      	nop
}
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	40002800 	.word	0x40002800

08002300 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8002304:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002308:	f7ff ff3c 	bl	8002184 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 800230c:	f008 fa10 	bl	800a730 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8002310:	2004      	movs	r0, #4
 8002312:	f7ff feef 	bl	80020f4 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8002316:	bf00      	nop
}
 8002318:	bd80      	pop	{r7, pc}
	...

0800231c <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b088      	sub	sp, #32
 8002320:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8002322:	f007 ff87 	bl	800a234 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT, UTIL_SEQ_RFU, shci_user_evt_proc);
 8002326:	4a11      	ldr	r2, [pc, #68]	; (800236c <appe_Tl_Init+0x50>)
 8002328:	2100      	movs	r1, #0
 800232a:	2004      	movs	r0, #4
 800232c:	f008 fba4 	bl	800aa78 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8002330:	4b0f      	ldr	r3, [pc, #60]	; (8002370 <appe_Tl_Init+0x54>)
 8002332:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8002334:	4b0f      	ldr	r3, [pc, #60]	; (8002374 <appe_Tl_Init+0x58>)
 8002336:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8002338:	463b      	mov	r3, r7
 800233a:	4619      	mov	r1, r3
 800233c:	480e      	ldr	r0, [pc, #56]	; (8002378 <appe_Tl_Init+0x5c>)
 800233e:	f007 fc1d 	bl	8009b7c <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = 0;
 8002342:	2300      	movs	r3, #0
 8002344:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8002346:	4b0d      	ldr	r3, [pc, #52]	; (800237c <appe_Tl_Init+0x60>)
 8002348:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 800234a:	4b0d      	ldr	r3, [pc, #52]	; (8002380 <appe_Tl_Init+0x64>)
 800234c:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 800234e:	f240 533c 	movw	r3, #1340	; 0x53c
 8002352:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8002354:	f107 0308 	add.w	r3, r7, #8
 8002358:	4618      	mov	r0, r3
 800235a:	f008 f8cb 	bl	800a4f4 <TL_MM_Init>

  TL_Enable();
 800235e:	f007 ff62 	bl	800a226 <TL_Enable>

  return;
 8002362:	bf00      	nop
}
 8002364:	3720      	adds	r7, #32
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	08009bb5 	.word	0x08009bb5
 8002370:	20030a54 	.word	0x20030a54
 8002374:	08002385 	.word	0x08002385
 8002378:	0800239b 	.word	0x0800239b
 800237c:	20030b60 	.word	0x20030b60
 8002380:	20030518 	.word	0x20030518

08002384 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	4603      	mov	r3, r0
 800238c:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 800238e:	bf00      	nop
}
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr

0800239a <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 800239a:	b580      	push	{r7, lr}
 800239c:	b084      	sub	sp, #16
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	330b      	adds	r3, #11
 80023a8:	60fb      	str	r3, [r7, #12]

  switch(p_sys_event->subevtcode)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	881b      	ldrh	r3, [r3, #0]
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	f5b3 4f12 	cmp.w	r3, #37376	; 0x9200
 80023b4:	d004      	beq.n	80023c0 <APPE_SysUserEvtRx+0x26>
 80023b6:	f249 2201 	movw	r2, #37377	; 0x9201
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d003      	beq.n	80023c6 <APPE_SysUserEvtRx+0x2c>
         break;
     case SHCI_SUB_EVT_ERROR_NOTIF:
         APPE_SysEvtError((SCHI_SystemErrCode_t) (p_sys_event->payload[0]));
         break;
     default:
         break;
 80023be:	e008      	b.n	80023d2 <APPE_SysUserEvtRx+0x38>
         APPE_SysEvtReadyProcessing();
 80023c0:	f000 f834 	bl	800242c <APPE_SysEvtReadyProcessing>
         break;
 80023c4:	e005      	b.n	80023d2 <APPE_SysUserEvtRx+0x38>
         APPE_SysEvtError((SCHI_SystemErrCode_t) (p_sys_event->payload[0]));
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	789b      	ldrb	r3, [r3, #2]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f000 f806 	bl	80023dc <APPE_SysEvtError>
         break;
 80023d0:	bf00      	nop
  }
  return;
 80023d2:	bf00      	nop
}
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
	...

080023dc <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(SCHI_SystemErrCode_t ErrorCode)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	4603      	mov	r3, r0
 80023e4:	71fb      	strb	r3, [r7, #7]
  switch(ErrorCode)
 80023e6:	79fb      	ldrb	r3, [r7, #7]
 80023e8:	2b7d      	cmp	r3, #125	; 0x7d
 80023ea:	d002      	beq.n	80023f2 <APPE_SysEvtError+0x16>
 80023ec:	2b7e      	cmp	r3, #126	; 0x7e
 80023ee:	d006      	beq.n	80023fe <APPE_SysEvtError+0x22>
 80023f0:	e00b      	b.n	800240a <APPE_SysEvtError+0x2e>
  {
  case ERR_THREAD_LLD_FATAL_ERROR:
       APP_DBG("** ERR_THREAD : LLD_FATAL_ERROR \n");
 80023f2:	4a0b      	ldr	r2, [pc, #44]	; (8002420 <APPE_SysEvtError+0x44>)
 80023f4:	2101      	movs	r1, #1
 80023f6:	2000      	movs	r0, #0
 80023f8:	f001 fd5a 	bl	8003eb0 <logApplication>
       break;
 80023fc:	e00c      	b.n	8002418 <APPE_SysEvtError+0x3c>
  case ERR_THREAD_UNKNOWN_CMD:
       APP_DBG("** ERR_THREAD : UNKNOWN_CMD \n");
 80023fe:	4a09      	ldr	r2, [pc, #36]	; (8002424 <APPE_SysEvtError+0x48>)
 8002400:	2101      	movs	r1, #1
 8002402:	2000      	movs	r0, #0
 8002404:	f001 fd54 	bl	8003eb0 <logApplication>
       break;
 8002408:	e006      	b.n	8002418 <APPE_SysEvtError+0x3c>
  default:
       APP_DBG("** ERR_THREAD : ErroCode=%d \n",ErrorCode);
 800240a:	79fb      	ldrb	r3, [r7, #7]
 800240c:	4a06      	ldr	r2, [pc, #24]	; (8002428 <APPE_SysEvtError+0x4c>)
 800240e:	2101      	movs	r1, #1
 8002410:	2000      	movs	r0, #0
 8002412:	f001 fd4d 	bl	8003eb0 <logApplication>
       break;
 8002416:	bf00      	nop
  }
  return;
 8002418:	bf00      	nop
}
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	0800c864 	.word	0x0800c864
 8002424:	0800c888 	.word	0x0800c888
 8002428:	0800c8a8 	.word	0x0800c8a8

0800242c <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* Traces channel initialization */
  TL_TRACES_Init();
 8002430:	f008 f8d4 	bl	800a5dc <TL_TRACES_Init>

  APP_THREAD_Init();
 8002434:	f7fe fba6 	bl	8000b84 <APP_THREAD_Init>
  UTIL_LPM_SetStopMode(1 << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8002438:	2100      	movs	r1, #0
 800243a:	2001      	movs	r0, #1
 800243c:	f008 f98a 	bl	800a754 <UTIL_LPM_SetStopMode>
  UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8002440:	2100      	movs	r1, #0
 8002442:	2001      	movs	r0, #1
 8002444:	f008 f9b6 	bl	800a7b4 <UTIL_LPM_SetOffMode>
  return;
 8002448:	bf00      	nop
}
 800244a:	bd80      	pop	{r7, pc}

0800244c <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002454:	f001 fe00 	bl	8004058 <HAL_GetTick>
 8002458:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002464:	d00a      	beq.n	800247c <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 8002466:	f001 fe0f 	bl	8004088 <HAL_GetTickFreq>
 800246a:	4603      	mov	r3, r0
 800246c:	461a      	mov	r2, r3
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	4413      	add	r3, r2
 8002472:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002474:	e002      	b.n	800247c <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 8002476:	f7ff fe99 	bl	80021ac <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM)
    __force_stores();
  #endif /* __CC_ARM */

    __WFI();
 800247a:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 800247c:	f001 fdec 	bl	8004058 <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	68fa      	ldr	r2, [r7, #12]
 8002488:	429a      	cmp	r2, r3
 800248a:	d8f4      	bhi.n	8002476 <HAL_Delay+0x2a>
  }
}
 800248c:	bf00      	nop
 800248e:	bf00      	nop
 8002490:	3710      	adds	r7, #16
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}

08002496 <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 8002496:	b580      	push	{r7, lr}
 8002498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800249a:	f04f 30ff 	mov.w	r0, #4294967295
 800249e:	f008 f9ef 	bl	800a880 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 80024a2:	bf00      	nop
 80024a4:	bd80      	pop	{r7, pc}

080024a6 <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 80024a6:	b580      	push	{r7, lr}
 80024a8:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
 80024aa:	f008 f9b3 	bl	800a814 <UTIL_LPM_EnterLowPower>
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 80024ae:	bf00      	nop
}
 80024b0:	bd80      	pop	{r7, pc}
	...

080024b4 <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
  switch(evt_waited_bm)
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d003      	beq.n	80024cc <UTIL_SEQ_EvtIdle+0x18>
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	2b04      	cmp	r3, #4
 80024c8:	d00c      	beq.n	80024e4 <UTIL_SEQ_EvtIdle+0x30>
 80024ca:	e012      	b.n	80024f2 <UTIL_SEQ_EvtIdle+0x3e>
  {
  case EVENT_ACK_FROM_M0_EVT:
    if (g_ot_notification_allowed == 1U)
 80024cc:	4b0d      	ldr	r3, [pc, #52]	; (8002504 <UTIL_SEQ_EvtIdle+0x50>)
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d103      	bne.n	80024dc <UTIL_SEQ_EvtIdle+0x28>
    {
      /* Some OT API send M0 to M4 notifications so allow notifications when waiting for OT Cmd response */
      UTIL_SEQ_Run(TASK_MSG_FROM_M0_TO_M4);
 80024d4:	2001      	movs	r0, #1
 80024d6:	f008 f9d3 	bl	800a880 <UTIL_SEQ_Run>
    else
    {
      /* Does not allow other tasks when waiting for OT Cmd response */
      UTIL_SEQ_Run(0);
    }
    break;
 80024da:	e00f      	b.n	80024fc <UTIL_SEQ_EvtIdle+0x48>
      UTIL_SEQ_Run(0);
 80024dc:	2000      	movs	r0, #0
 80024de:	f008 f9cf 	bl	800a880 <UTIL_SEQ_Run>
    break;
 80024e2:	e00b      	b.n	80024fc <UTIL_SEQ_EvtIdle+0x48>
  case EVENT_SYNCHRO_BYPASS_IDLE:
    UTIL_SEQ_SetEvt(EVENT_SYNCHRO_BYPASS_IDLE);
 80024e4:	2004      	movs	r0, #4
 80024e6:	f008 fb15 	bl	800ab14 <UTIL_SEQ_SetEvt>
    /* Run only the task CFG_TASK_MSG_FROM_M0_TO_M4 */
    UTIL_SEQ_Run(TASK_MSG_FROM_M0_TO_M4);
 80024ea:	2001      	movs	r0, #1
 80024ec:	f008 f9c8 	bl	800a880 <UTIL_SEQ_Run>
    break;
 80024f0:	e004      	b.n	80024fc <UTIL_SEQ_EvtIdle+0x48>
  default :
    /* default case */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80024f2:	f04f 30ff 	mov.w	r0, #4294967295
 80024f6:	f008 f9c3 	bl	800a880 <UTIL_SEQ_Run>
    break;
 80024fa:	bf00      	nop
  }
}
 80024fc:	bf00      	nop
 80024fe:	3708      	adds	r7, #8
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	2000025c 	.word	0x2000025c

08002508 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  UNUSED(pdata);
  UTIL_SEQ_SetTask(1U << CFG_TASK_SYSTEM_HCI_ASYNCH_EVT, CFG_SCH_PRIO_0);
 8002510:	2100      	movs	r1, #0
 8002512:	2004      	movs	r0, #4
 8002514:	f008 fad2 	bl	800aabc <UTIL_SEQ_SetTask>
  return;
 8002518:	bf00      	nop
}
 800251a:	3708      	adds	r7, #8
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}

08002520 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  UNUSED(flag);
  UTIL_SEQ_SetEvt(1U << CFG_EVT_SYSTEM_HCI_CMD_EVT_RESP);
 8002528:	2001      	movs	r0, #1
 800252a:	f008 faf3 	bl	800ab14 <UTIL_SEQ_SetEvt>
  return;
 800252e:	bf00      	nop
}
 8002530:	3708      	adds	r7, #8
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}

08002536 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8002536:	b580      	push	{r7, lr}
 8002538:	b082      	sub	sp, #8
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
  UNUSED(timeout);
  UTIL_SEQ_WaitEvt(1U << CFG_EVT_SYSTEM_HCI_CMD_EVT_RESP);
 800253e:	2001      	movs	r0, #1
 8002540:	f008 fb08 	bl	800ab54 <UTIL_SEQ_WaitEvt>
  return;
 8002544:	bf00      	nop
}
 8002546:	3708      	adds	r7, #8
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}

0800254c <TL_TRACES_EvtReceived>:

/* Received trace buffer from M0 */
void TL_TRACES_EvtReceived(TL_EvtPacket_t * hcievt)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  /* - Cast to TL_AsynchEvt_t* to get "real" payload (without Sub Evt code 2bytes),
     - (-2) to size to remove Sub Evt Code */
  DbgTraceWrite(1U, (const unsigned char *) ((TL_AsynchEvt_t *)(hcievt->evtserial.evt.payload))->payload, hcievt->evtserial.evt.plen - 2U);
#endif /* CFG_DEBUG_TRACE != 0 */
  /* Release buffer */
  TL_MM_EvtDone(hcievt);
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f008 f809 	bl	800a56c <TL_MM_EvtDone>
}
 800255a:	bf00      	nop
 800255c:	3708      	adds	r7, #8
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
	...

08002564 <HAL_GPIO_EXTI_Callback>:
  * @brief This function manage the Push button action
  * @param  GPIO_Pin : GPIO pin which has been activated
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	4603      	mov	r3, r0
 800256c:	80fb      	strh	r3, [r7, #6]
  APP_DBG("*** HAL_GPIO_EXTI_Callback  GPIO_Pin = %d ****", GPIO_Pin);
 800256e:	88fb      	ldrh	r3, [r7, #6]
 8002570:	4a0b      	ldr	r2, [pc, #44]	; (80025a0 <HAL_GPIO_EXTI_Callback+0x3c>)
 8002572:	2101      	movs	r1, #1
 8002574:	2000      	movs	r0, #0
 8002576:	f001 fc9b 	bl	8003eb0 <logApplication>
  switch(GPIO_Pin)
 800257a:	88fb      	ldrh	r3, [r7, #6]
 800257c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002580:	d003      	beq.n	800258a <HAL_GPIO_EXTI_Callback+0x26>
 8002582:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002586:	d005      	beq.n	8002594 <HAL_GPIO_EXTI_Callback+0x30>
        break;
     case BUTTON_USER2_PIN: /* SW button 2 */
        break;

     default:
        break;
 8002588:	e005      	b.n	8002596 <HAL_GPIO_EXTI_Callback+0x32>
        UTIL_SEQ_SetTask(TASK_COAP_MSG_BUTTON,CFG_SCH_PRIO_1);
 800258a:	2101      	movs	r1, #1
 800258c:	2008      	movs	r0, #8
 800258e:	f008 fa95 	bl	800aabc <UTIL_SEQ_SetTask>
        break;
 8002592:	e000      	b.n	8002596 <HAL_GPIO_EXTI_Callback+0x32>
        break;
 8002594:	bf00      	nop
  }
}
 8002596:	bf00      	nop
 8002598:	3708      	adds	r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	0800c8c8 	.word	0x0800c8c8

080025a4 <LL_EXTI_EnableIT_0_31>:
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80025ac:	4b06      	ldr	r3, [pc, #24]	; (80025c8 <LL_EXTI_EnableIT_0_31+0x24>)
 80025ae:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80025b2:	4905      	ldr	r1, [pc, #20]	; (80025c8 <LL_EXTI_EnableIT_0_31+0x24>)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 80025bc:	bf00      	nop
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr
 80025c8:	58000800 	.word	0x58000800

080025cc <LL_EXTI_EnableRisingTrig_0_31>:
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80025d4:	4b05      	ldr	r3, [pc, #20]	; (80025ec <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	4904      	ldr	r1, [pc, #16]	; (80025ec <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4313      	orrs	r3, r2
 80025de:	600b      	str	r3, [r1, #0]
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	58000800 	.word	0x58000800

080025f0 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80025f6:	4b0d      	ldr	r3, [pc, #52]	; (800262c <ReadRtcSsrValue+0x3c>)
 80025f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025fa:	b29b      	uxth	r3, r3
 80025fc:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80025fe:	4b0b      	ldr	r3, [pc, #44]	; (800262c <ReadRtcSsrValue+0x3c>)
 8002600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002602:	b29b      	uxth	r3, r3
 8002604:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8002606:	e005      	b.n	8002614 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800260c:	4b07      	ldr	r3, [pc, #28]	; (800262c <ReadRtcSsrValue+0x3c>)
 800260e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002610:	b29b      	uxth	r3, r3
 8002612:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	429a      	cmp	r2, r3
 800261a:	d1f5      	bne.n	8002608 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 800261c:	683b      	ldr	r3, [r7, #0]
}
 800261e:	4618      	mov	r0, r3
 8002620:	370c      	adds	r7, #12
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	40002800 	.word	0x40002800

08002630 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8002630:	b480      	push	{r7}
 8002632:	b085      	sub	sp, #20
 8002634:	af00      	add	r7, sp, #0
 8002636:	4603      	mov	r3, r0
 8002638:	460a      	mov	r2, r1
 800263a:	71fb      	strb	r3, [r7, #7]
 800263c:	4613      	mov	r3, r2
 800263e:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8002640:	79ba      	ldrb	r2, [r7, #6]
 8002642:	491d      	ldr	r1, [pc, #116]	; (80026b8 <LinkTimerAfter+0x88>)
 8002644:	4613      	mov	r3, r2
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	4413      	add	r3, r2
 800264a:	00db      	lsls	r3, r3, #3
 800264c:	440b      	add	r3, r1
 800264e:	3315      	adds	r3, #21
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002654:	7bfb      	ldrb	r3, [r7, #15]
 8002656:	2b06      	cmp	r3, #6
 8002658:	d009      	beq.n	800266e <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 800265a:	7bfa      	ldrb	r2, [r7, #15]
 800265c:	4916      	ldr	r1, [pc, #88]	; (80026b8 <LinkTimerAfter+0x88>)
 800265e:	4613      	mov	r3, r2
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	4413      	add	r3, r2
 8002664:	00db      	lsls	r3, r3, #3
 8002666:	440b      	add	r3, r1
 8002668:	3314      	adds	r3, #20
 800266a:	79fa      	ldrb	r2, [r7, #7]
 800266c:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 800266e:	79fa      	ldrb	r2, [r7, #7]
 8002670:	4911      	ldr	r1, [pc, #68]	; (80026b8 <LinkTimerAfter+0x88>)
 8002672:	4613      	mov	r3, r2
 8002674:	005b      	lsls	r3, r3, #1
 8002676:	4413      	add	r3, r2
 8002678:	00db      	lsls	r3, r3, #3
 800267a:	440b      	add	r3, r1
 800267c:	3315      	adds	r3, #21
 800267e:	7bfa      	ldrb	r2, [r7, #15]
 8002680:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8002682:	79fa      	ldrb	r2, [r7, #7]
 8002684:	490c      	ldr	r1, [pc, #48]	; (80026b8 <LinkTimerAfter+0x88>)
 8002686:	4613      	mov	r3, r2
 8002688:	005b      	lsls	r3, r3, #1
 800268a:	4413      	add	r3, r2
 800268c:	00db      	lsls	r3, r3, #3
 800268e:	440b      	add	r3, r1
 8002690:	3314      	adds	r3, #20
 8002692:	79ba      	ldrb	r2, [r7, #6]
 8002694:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8002696:	79ba      	ldrb	r2, [r7, #6]
 8002698:	4907      	ldr	r1, [pc, #28]	; (80026b8 <LinkTimerAfter+0x88>)
 800269a:	4613      	mov	r3, r2
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	4413      	add	r3, r2
 80026a0:	00db      	lsls	r3, r3, #3
 80026a2:	440b      	add	r3, r1
 80026a4:	3315      	adds	r3, #21
 80026a6:	79fa      	ldrb	r2, [r7, #7]
 80026a8:	701a      	strb	r2, [r3, #0]

  return;
 80026aa:	bf00      	nop
}
 80026ac:	3714      	adds	r7, #20
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	20000260 	.word	0x20000260

080026bc <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	4603      	mov	r3, r0
 80026c4:	460a      	mov	r2, r1
 80026c6:	71fb      	strb	r3, [r7, #7]
 80026c8:	4613      	mov	r3, r2
 80026ca:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 80026cc:	4b29      	ldr	r3, [pc, #164]	; (8002774 <LinkTimerBefore+0xb8>)
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	79ba      	ldrb	r2, [r7, #6]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d032      	beq.n	800273e <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 80026d8:	79ba      	ldrb	r2, [r7, #6]
 80026da:	4927      	ldr	r1, [pc, #156]	; (8002778 <LinkTimerBefore+0xbc>)
 80026dc:	4613      	mov	r3, r2
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	4413      	add	r3, r2
 80026e2:	00db      	lsls	r3, r3, #3
 80026e4:	440b      	add	r3, r1
 80026e6:	3314      	adds	r3, #20
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 80026ec:	7bfa      	ldrb	r2, [r7, #15]
 80026ee:	4922      	ldr	r1, [pc, #136]	; (8002778 <LinkTimerBefore+0xbc>)
 80026f0:	4613      	mov	r3, r2
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	4413      	add	r3, r2
 80026f6:	00db      	lsls	r3, r3, #3
 80026f8:	440b      	add	r3, r1
 80026fa:	3315      	adds	r3, #21
 80026fc:	79fa      	ldrb	r2, [r7, #7]
 80026fe:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8002700:	79fa      	ldrb	r2, [r7, #7]
 8002702:	491d      	ldr	r1, [pc, #116]	; (8002778 <LinkTimerBefore+0xbc>)
 8002704:	4613      	mov	r3, r2
 8002706:	005b      	lsls	r3, r3, #1
 8002708:	4413      	add	r3, r2
 800270a:	00db      	lsls	r3, r3, #3
 800270c:	440b      	add	r3, r1
 800270e:	3315      	adds	r3, #21
 8002710:	79ba      	ldrb	r2, [r7, #6]
 8002712:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8002714:	79fa      	ldrb	r2, [r7, #7]
 8002716:	4918      	ldr	r1, [pc, #96]	; (8002778 <LinkTimerBefore+0xbc>)
 8002718:	4613      	mov	r3, r2
 800271a:	005b      	lsls	r3, r3, #1
 800271c:	4413      	add	r3, r2
 800271e:	00db      	lsls	r3, r3, #3
 8002720:	440b      	add	r3, r1
 8002722:	3314      	adds	r3, #20
 8002724:	7bfa      	ldrb	r2, [r7, #15]
 8002726:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8002728:	79ba      	ldrb	r2, [r7, #6]
 800272a:	4913      	ldr	r1, [pc, #76]	; (8002778 <LinkTimerBefore+0xbc>)
 800272c:	4613      	mov	r3, r2
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	4413      	add	r3, r2
 8002732:	00db      	lsls	r3, r3, #3
 8002734:	440b      	add	r3, r1
 8002736:	3314      	adds	r3, #20
 8002738:	79fa      	ldrb	r2, [r7, #7]
 800273a:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 800273c:	e014      	b.n	8002768 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 800273e:	79fa      	ldrb	r2, [r7, #7]
 8002740:	490d      	ldr	r1, [pc, #52]	; (8002778 <LinkTimerBefore+0xbc>)
 8002742:	4613      	mov	r3, r2
 8002744:	005b      	lsls	r3, r3, #1
 8002746:	4413      	add	r3, r2
 8002748:	00db      	lsls	r3, r3, #3
 800274a:	440b      	add	r3, r1
 800274c:	3315      	adds	r3, #21
 800274e:	79ba      	ldrb	r2, [r7, #6]
 8002750:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8002752:	79ba      	ldrb	r2, [r7, #6]
 8002754:	4908      	ldr	r1, [pc, #32]	; (8002778 <LinkTimerBefore+0xbc>)
 8002756:	4613      	mov	r3, r2
 8002758:	005b      	lsls	r3, r3, #1
 800275a:	4413      	add	r3, r2
 800275c:	00db      	lsls	r3, r3, #3
 800275e:	440b      	add	r3, r1
 8002760:	3314      	adds	r3, #20
 8002762:	79fa      	ldrb	r2, [r7, #7]
 8002764:	701a      	strb	r2, [r3, #0]
  return;
 8002766:	bf00      	nop
}
 8002768:	3714      	adds	r7, #20
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	200002f0 	.word	0x200002f0
 8002778:	20000260 	.word	0x20000260

0800277c <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	4603      	mov	r3, r0
 8002784:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002786:	4b4e      	ldr	r3, [pc, #312]	; (80028c0 <linkTimer+0x144>)
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	b2db      	uxtb	r3, r3
 800278c:	2b06      	cmp	r3, #6
 800278e:	d118      	bne.n	80027c2 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8002790:	4b4b      	ldr	r3, [pc, #300]	; (80028c0 <linkTimer+0x144>)
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	b2da      	uxtb	r2, r3
 8002796:	4b4b      	ldr	r3, [pc, #300]	; (80028c4 <linkTimer+0x148>)
 8002798:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 800279a:	4a49      	ldr	r2, [pc, #292]	; (80028c0 <linkTimer+0x144>)
 800279c:	79fb      	ldrb	r3, [r7, #7]
 800279e:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 80027a0:	79fa      	ldrb	r2, [r7, #7]
 80027a2:	4949      	ldr	r1, [pc, #292]	; (80028c8 <linkTimer+0x14c>)
 80027a4:	4613      	mov	r3, r2
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	4413      	add	r3, r2
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	440b      	add	r3, r1
 80027ae:	3315      	adds	r3, #21
 80027b0:	2206      	movs	r2, #6
 80027b2:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80027b4:	4b45      	ldr	r3, [pc, #276]	; (80028cc <linkTimer+0x150>)
 80027b6:	f04f 32ff 	mov.w	r2, #4294967295
 80027ba:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 80027bc:	2300      	movs	r3, #0
 80027be:	81fb      	strh	r3, [r7, #14]
 80027c0:	e078      	b.n	80028b4 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 80027c2:	f000 f909 	bl	80029d8 <ReturnTimeElapsed>
 80027c6:	4603      	mov	r3, r0
 80027c8:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 80027ca:	79fa      	ldrb	r2, [r7, #7]
 80027cc:	493e      	ldr	r1, [pc, #248]	; (80028c8 <linkTimer+0x14c>)
 80027ce:	4613      	mov	r3, r2
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	4413      	add	r3, r2
 80027d4:	00db      	lsls	r3, r3, #3
 80027d6:	440b      	add	r3, r1
 80027d8:	3308      	adds	r3, #8
 80027da:	6819      	ldr	r1, [r3, #0]
 80027dc:	89fb      	ldrh	r3, [r7, #14]
 80027de:	79fa      	ldrb	r2, [r7, #7]
 80027e0:	4419      	add	r1, r3
 80027e2:	4839      	ldr	r0, [pc, #228]	; (80028c8 <linkTimer+0x14c>)
 80027e4:	4613      	mov	r3, r2
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	4413      	add	r3, r2
 80027ea:	00db      	lsls	r3, r3, #3
 80027ec:	4403      	add	r3, r0
 80027ee:	3308      	adds	r3, #8
 80027f0:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 80027f2:	79fa      	ldrb	r2, [r7, #7]
 80027f4:	4934      	ldr	r1, [pc, #208]	; (80028c8 <linkTimer+0x14c>)
 80027f6:	4613      	mov	r3, r2
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	4413      	add	r3, r2
 80027fc:	00db      	lsls	r3, r3, #3
 80027fe:	440b      	add	r3, r1
 8002800:	3308      	adds	r3, #8
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8002806:	4b2e      	ldr	r3, [pc, #184]	; (80028c0 <linkTimer+0x144>)
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	b2db      	uxtb	r3, r3
 800280c:	4619      	mov	r1, r3
 800280e:	4a2e      	ldr	r2, [pc, #184]	; (80028c8 <linkTimer+0x14c>)
 8002810:	460b      	mov	r3, r1
 8002812:	005b      	lsls	r3, r3, #1
 8002814:	440b      	add	r3, r1
 8002816:	00db      	lsls	r3, r3, #3
 8002818:	4413      	add	r3, r2
 800281a:	3308      	adds	r3, #8
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	68ba      	ldr	r2, [r7, #8]
 8002820:	429a      	cmp	r2, r3
 8002822:	d337      	bcc.n	8002894 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8002824:	4b26      	ldr	r3, [pc, #152]	; (80028c0 <linkTimer+0x144>)
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 800282a:	7b7a      	ldrb	r2, [r7, #13]
 800282c:	4926      	ldr	r1, [pc, #152]	; (80028c8 <linkTimer+0x14c>)
 800282e:	4613      	mov	r3, r2
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	4413      	add	r3, r2
 8002834:	00db      	lsls	r3, r3, #3
 8002836:	440b      	add	r3, r1
 8002838:	3315      	adds	r3, #21
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 800283e:	e013      	b.n	8002868 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8002840:	7b7a      	ldrb	r2, [r7, #13]
 8002842:	4921      	ldr	r1, [pc, #132]	; (80028c8 <linkTimer+0x14c>)
 8002844:	4613      	mov	r3, r2
 8002846:	005b      	lsls	r3, r3, #1
 8002848:	4413      	add	r3, r2
 800284a:	00db      	lsls	r3, r3, #3
 800284c:	440b      	add	r3, r1
 800284e:	3315      	adds	r3, #21
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8002854:	7b7a      	ldrb	r2, [r7, #13]
 8002856:	491c      	ldr	r1, [pc, #112]	; (80028c8 <linkTimer+0x14c>)
 8002858:	4613      	mov	r3, r2
 800285a:	005b      	lsls	r3, r3, #1
 800285c:	4413      	add	r3, r2
 800285e:	00db      	lsls	r3, r3, #3
 8002860:	440b      	add	r3, r1
 8002862:	3315      	adds	r3, #21
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8002868:	7b3b      	ldrb	r3, [r7, #12]
 800286a:	2b06      	cmp	r3, #6
 800286c:	d00b      	beq.n	8002886 <linkTimer+0x10a>
 800286e:	7b3a      	ldrb	r2, [r7, #12]
 8002870:	4915      	ldr	r1, [pc, #84]	; (80028c8 <linkTimer+0x14c>)
 8002872:	4613      	mov	r3, r2
 8002874:	005b      	lsls	r3, r3, #1
 8002876:	4413      	add	r3, r2
 8002878:	00db      	lsls	r3, r3, #3
 800287a:	440b      	add	r3, r1
 800287c:	3308      	adds	r3, #8
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	68ba      	ldr	r2, [r7, #8]
 8002882:	429a      	cmp	r2, r3
 8002884:	d2dc      	bcs.n	8002840 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8002886:	7b7a      	ldrb	r2, [r7, #13]
 8002888:	79fb      	ldrb	r3, [r7, #7]
 800288a:	4611      	mov	r1, r2
 800288c:	4618      	mov	r0, r3
 800288e:	f7ff fecf 	bl	8002630 <LinkTimerAfter>
 8002892:	e00f      	b.n	80028b4 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8002894:	4b0a      	ldr	r3, [pc, #40]	; (80028c0 <linkTimer+0x144>)
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	b2da      	uxtb	r2, r3
 800289a:	79fb      	ldrb	r3, [r7, #7]
 800289c:	4611      	mov	r1, r2
 800289e:	4618      	mov	r0, r3
 80028a0:	f7ff ff0c 	bl	80026bc <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 80028a4:	4b06      	ldr	r3, [pc, #24]	; (80028c0 <linkTimer+0x144>)
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	b2da      	uxtb	r2, r3
 80028aa:	4b06      	ldr	r3, [pc, #24]	; (80028c4 <linkTimer+0x148>)
 80028ac:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 80028ae:	4a04      	ldr	r2, [pc, #16]	; (80028c0 <linkTimer+0x144>)
 80028b0:	79fb      	ldrb	r3, [r7, #7]
 80028b2:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 80028b4:	89fb      	ldrh	r3, [r7, #14]
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3710      	adds	r7, #16
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	200002f0 	.word	0x200002f0
 80028c4:	200002f1 	.word	0x200002f1
 80028c8:	20000260 	.word	0x20000260
 80028cc:	200002f4 	.word	0x200002f4

080028d0 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b085      	sub	sp, #20
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	4603      	mov	r3, r0
 80028d8:	460a      	mov	r2, r1
 80028da:	71fb      	strb	r3, [r7, #7]
 80028dc:	4613      	mov	r3, r2
 80028de:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 80028e0:	4b39      	ldr	r3, [pc, #228]	; (80029c8 <UnlinkTimer+0xf8>)
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	79fa      	ldrb	r2, [r7, #7]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d111      	bne.n	8002910 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 80028ec:	4b36      	ldr	r3, [pc, #216]	; (80029c8 <UnlinkTimer+0xf8>)
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	b2da      	uxtb	r2, r3
 80028f2:	4b36      	ldr	r3, [pc, #216]	; (80029cc <UnlinkTimer+0xfc>)
 80028f4:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 80028f6:	79fa      	ldrb	r2, [r7, #7]
 80028f8:	4935      	ldr	r1, [pc, #212]	; (80029d0 <UnlinkTimer+0x100>)
 80028fa:	4613      	mov	r3, r2
 80028fc:	005b      	lsls	r3, r3, #1
 80028fe:	4413      	add	r3, r2
 8002900:	00db      	lsls	r3, r3, #3
 8002902:	440b      	add	r3, r1
 8002904:	3315      	adds	r3, #21
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	b2da      	uxtb	r2, r3
 800290a:	4b2f      	ldr	r3, [pc, #188]	; (80029c8 <UnlinkTimer+0xf8>)
 800290c:	701a      	strb	r2, [r3, #0]
 800290e:	e03e      	b.n	800298e <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8002910:	79fa      	ldrb	r2, [r7, #7]
 8002912:	492f      	ldr	r1, [pc, #188]	; (80029d0 <UnlinkTimer+0x100>)
 8002914:	4613      	mov	r3, r2
 8002916:	005b      	lsls	r3, r3, #1
 8002918:	4413      	add	r3, r2
 800291a:	00db      	lsls	r3, r3, #3
 800291c:	440b      	add	r3, r1
 800291e:	3314      	adds	r3, #20
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8002924:	79fa      	ldrb	r2, [r7, #7]
 8002926:	492a      	ldr	r1, [pc, #168]	; (80029d0 <UnlinkTimer+0x100>)
 8002928:	4613      	mov	r3, r2
 800292a:	005b      	lsls	r3, r3, #1
 800292c:	4413      	add	r3, r2
 800292e:	00db      	lsls	r3, r3, #3
 8002930:	440b      	add	r3, r1
 8002932:	3315      	adds	r3, #21
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8002938:	79f9      	ldrb	r1, [r7, #7]
 800293a:	7bfa      	ldrb	r2, [r7, #15]
 800293c:	4824      	ldr	r0, [pc, #144]	; (80029d0 <UnlinkTimer+0x100>)
 800293e:	460b      	mov	r3, r1
 8002940:	005b      	lsls	r3, r3, #1
 8002942:	440b      	add	r3, r1
 8002944:	00db      	lsls	r3, r3, #3
 8002946:	4403      	add	r3, r0
 8002948:	3315      	adds	r3, #21
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	b2d8      	uxtb	r0, r3
 800294e:	4920      	ldr	r1, [pc, #128]	; (80029d0 <UnlinkTimer+0x100>)
 8002950:	4613      	mov	r3, r2
 8002952:	005b      	lsls	r3, r3, #1
 8002954:	4413      	add	r3, r2
 8002956:	00db      	lsls	r3, r3, #3
 8002958:	440b      	add	r3, r1
 800295a:	3315      	adds	r3, #21
 800295c:	4602      	mov	r2, r0
 800295e:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002960:	7bbb      	ldrb	r3, [r7, #14]
 8002962:	2b06      	cmp	r3, #6
 8002964:	d013      	beq.n	800298e <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8002966:	79f9      	ldrb	r1, [r7, #7]
 8002968:	7bba      	ldrb	r2, [r7, #14]
 800296a:	4819      	ldr	r0, [pc, #100]	; (80029d0 <UnlinkTimer+0x100>)
 800296c:	460b      	mov	r3, r1
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	440b      	add	r3, r1
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	4403      	add	r3, r0
 8002976:	3314      	adds	r3, #20
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	b2d8      	uxtb	r0, r3
 800297c:	4914      	ldr	r1, [pc, #80]	; (80029d0 <UnlinkTimer+0x100>)
 800297e:	4613      	mov	r3, r2
 8002980:	005b      	lsls	r3, r3, #1
 8002982:	4413      	add	r3, r2
 8002984:	00db      	lsls	r3, r3, #3
 8002986:	440b      	add	r3, r1
 8002988:	3314      	adds	r3, #20
 800298a:	4602      	mov	r2, r0
 800298c:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 800298e:	79fa      	ldrb	r2, [r7, #7]
 8002990:	490f      	ldr	r1, [pc, #60]	; (80029d0 <UnlinkTimer+0x100>)
 8002992:	4613      	mov	r3, r2
 8002994:	005b      	lsls	r3, r3, #1
 8002996:	4413      	add	r3, r2
 8002998:	00db      	lsls	r3, r3, #3
 800299a:	440b      	add	r3, r1
 800299c:	330c      	adds	r3, #12
 800299e:	2201      	movs	r2, #1
 80029a0:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 80029a2:	4b09      	ldr	r3, [pc, #36]	; (80029c8 <UnlinkTimer+0xf8>)
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	2b06      	cmp	r3, #6
 80029aa:	d107      	bne.n	80029bc <UnlinkTimer+0xec>
 80029ac:	79bb      	ldrb	r3, [r7, #6]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d104      	bne.n	80029bc <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80029b2:	4b08      	ldr	r3, [pc, #32]	; (80029d4 <UnlinkTimer+0x104>)
 80029b4:	f04f 32ff 	mov.w	r2, #4294967295
 80029b8:	601a      	str	r2, [r3, #0]
  }

  return;
 80029ba:	bf00      	nop
 80029bc:	bf00      	nop
}
 80029be:	3714      	adds	r7, #20
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr
 80029c8:	200002f0 	.word	0x200002f0
 80029cc:	200002f1 	.word	0x200002f1
 80029d0:	20000260 	.word	0x20000260
 80029d4:	200002f4 	.word	0x200002f4

080029d8 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 80029de:	4b1a      	ldr	r3, [pc, #104]	; (8002a48 <ReturnTimeElapsed+0x70>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029e6:	d026      	beq.n	8002a36 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 80029e8:	f7ff fe02 	bl	80025f0 <ReadRtcSsrValue>
 80029ec:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 80029ee:	4b16      	ldr	r3, [pc, #88]	; (8002a48 <ReturnTimeElapsed+0x70>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d805      	bhi.n	8002a04 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 80029f8:	4b13      	ldr	r3, [pc, #76]	; (8002a48 <ReturnTimeElapsed+0x70>)
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	1ad3      	subs	r3, r2, r3
 8002a00:	607b      	str	r3, [r7, #4]
 8002a02:	e00a      	b.n	8002a1a <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8002a04:	4b11      	ldr	r3, [pc, #68]	; (8002a4c <ReturnTimeElapsed+0x74>)
 8002a06:	881b      	ldrh	r3, [r3, #0]
 8002a08:	461a      	mov	r2, r3
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8002a10:	4b0d      	ldr	r3, [pc, #52]	; (8002a48 <ReturnTimeElapsed+0x70>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	683a      	ldr	r2, [r7, #0]
 8002a16:	4413      	add	r3, r2
 8002a18:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8002a1a:	4b0d      	ldr	r3, [pc, #52]	; (8002a50 <ReturnTimeElapsed+0x78>)
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	461a      	mov	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	fb02 f303 	mul.w	r3, r2, r3
 8002a26:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8002a28:	4b0a      	ldr	r3, [pc, #40]	; (8002a54 <ReturnTimeElapsed+0x7c>)
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	40d3      	lsrs	r3, r2
 8002a32:	607b      	str	r3, [r7, #4]
 8002a34:	e001      	b.n	8002a3a <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8002a36:	2300      	movs	r3, #0
 8002a38:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	b29b      	uxth	r3, r3
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3708      	adds	r7, #8
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	200002f4 	.word	0x200002f4
 8002a4c:	200002fc 	.word	0x200002fc
 8002a50:	200002fa 	.word	0x200002fa
 8002a54:	200002f9 	.word	0x200002f9

08002a58 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8002a62:	88fb      	ldrh	r3, [r7, #6]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d108      	bne.n	8002a7a <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8002a68:	f7ff fdc2 	bl	80025f0 <ReadRtcSsrValue>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	4a21      	ldr	r2, [pc, #132]	; (8002af4 <RestartWakeupCounter+0x9c>)
 8002a70:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002a72:	2003      	movs	r0, #3
 8002a74:	f001 fccb 	bl	800440e <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8002a78:	e039      	b.n	8002aee <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8002a7a:	88fb      	ldrh	r3, [r7, #6]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d803      	bhi.n	8002a88 <RestartWakeupCounter+0x30>
 8002a80:	4b1d      	ldr	r3, [pc, #116]	; (8002af8 <RestartWakeupCounter+0xa0>)
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d002      	beq.n	8002a8e <RestartWakeupCounter+0x36>
      Value -= 1;
 8002a88:	88fb      	ldrh	r3, [r7, #6]
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002a8e:	bf00      	nop
 8002a90:	4b1a      	ldr	r3, [pc, #104]	; (8002afc <RestartWakeupCounter+0xa4>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	f003 0304 	and.w	r3, r3, #4
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d0f8      	beq.n	8002a90 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002a9e:	4b17      	ldr	r3, [pc, #92]	; (8002afc <RestartWakeupCounter+0xa4>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	b2da      	uxtb	r2, r3
 8002aa6:	4b15      	ldr	r3, [pc, #84]	; (8002afc <RestartWakeupCounter+0xa4>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002aae:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002ab0:	4b13      	ldr	r3, [pc, #76]	; (8002b00 <RestartWakeupCounter+0xa8>)
 8002ab2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002ab6:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002ab8:	2003      	movs	r0, #3
 8002aba:	f001 fcb6 	bl	800442a <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8002abe:	4b11      	ldr	r3, [pc, #68]	; (8002b04 <RestartWakeupCounter+0xac>)
 8002ac0:	695b      	ldr	r3, [r3, #20]
 8002ac2:	0c1b      	lsrs	r3, r3, #16
 8002ac4:	041b      	lsls	r3, r3, #16
 8002ac6:	88fa      	ldrh	r2, [r7, #6]
 8002ac8:	490e      	ldr	r1, [pc, #56]	; (8002b04 <RestartWakeupCounter+0xac>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8002ace:	f7ff fd8f 	bl	80025f0 <ReadRtcSsrValue>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	4a07      	ldr	r2, [pc, #28]	; (8002af4 <RestartWakeupCounter+0x9c>)
 8002ad6:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8002ad8:	4b08      	ldr	r3, [pc, #32]	; (8002afc <RestartWakeupCounter+0xa4>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	689a      	ldr	r2, [r3, #8]
 8002ade:	4b07      	ldr	r3, [pc, #28]	; (8002afc <RestartWakeupCounter+0xa4>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002ae6:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8002ae8:	f3af 8000 	nop.w
  return ;
 8002aec:	bf00      	nop
}
 8002aee:	3708      	adds	r7, #8
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	200002f4 	.word	0x200002f4
 8002af8:	200002f9 	.word	0x200002f9
 8002afc:	20000580 	.word	0x20000580
 8002b00:	58000800 	.word	0x58000800
 8002b04:	40002800 	.word	0x40002800

08002b08 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002b0e:	4b45      	ldr	r3, [pc, #276]	; (8002c24 <RescheduleTimerList+0x11c>)
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b1a:	d107      	bne.n	8002b2c <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8002b1c:	bf00      	nop
 8002b1e:	4b42      	ldr	r3, [pc, #264]	; (8002c28 <RescheduleTimerList+0x120>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	f003 0304 	and.w	r3, r3, #4
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d1f8      	bne.n	8002b1e <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8002b2c:	4b3e      	ldr	r3, [pc, #248]	; (8002c28 <RescheduleTimerList+0x120>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	689a      	ldr	r2, [r3, #8]
 8002b32:	4b3d      	ldr	r3, [pc, #244]	; (8002c28 <RescheduleTimerList+0x120>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b3a:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8002b3c:	4b3b      	ldr	r3, [pc, #236]	; (8002c2c <RescheduleTimerList+0x124>)
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8002b42:	7bfa      	ldrb	r2, [r7, #15]
 8002b44:	493a      	ldr	r1, [pc, #232]	; (8002c30 <RescheduleTimerList+0x128>)
 8002b46:	4613      	mov	r3, r2
 8002b48:	005b      	lsls	r3, r3, #1
 8002b4a:	4413      	add	r3, r2
 8002b4c:	00db      	lsls	r3, r3, #3
 8002b4e:	440b      	add	r3, r1
 8002b50:	3308      	adds	r3, #8
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8002b56:	f7ff ff3f 	bl	80029d8 <ReturnTimeElapsed>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8002b5e:	88fb      	ldrh	r3, [r7, #6]
 8002b60:	68ba      	ldr	r2, [r7, #8]
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d205      	bcs.n	8002b72 <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8002b66:	2300      	movs	r3, #0
 8002b68:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002b6a:	4b32      	ldr	r3, [pc, #200]	; (8002c34 <RescheduleTimerList+0x12c>)
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	701a      	strb	r2, [r3, #0]
 8002b70:	e04d      	b.n	8002c0e <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8002b72:	88fb      	ldrh	r3, [r7, #6]
 8002b74:	4a30      	ldr	r2, [pc, #192]	; (8002c38 <RescheduleTimerList+0x130>)
 8002b76:	8812      	ldrh	r2, [r2, #0]
 8002b78:	b292      	uxth	r2, r2
 8002b7a:	4413      	add	r3, r2
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d906      	bls.n	8002b92 <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8002b84:	4b2c      	ldr	r3, [pc, #176]	; (8002c38 <RescheduleTimerList+0x130>)
 8002b86:	881b      	ldrh	r3, [r3, #0]
 8002b88:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8002b8a:	4b2a      	ldr	r3, [pc, #168]	; (8002c34 <RescheduleTimerList+0x12c>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	701a      	strb	r2, [r3, #0]
 8002b90:	e03d      	b.n	8002c0e <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	b29a      	uxth	r2, r3
 8002b96:	88fb      	ldrh	r3, [r7, #6]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002b9c:	4b25      	ldr	r3, [pc, #148]	; (8002c34 <RescheduleTimerList+0x12c>)
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002ba2:	e034      	b.n	8002c0e <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8002ba4:	7bfa      	ldrb	r2, [r7, #15]
 8002ba6:	4922      	ldr	r1, [pc, #136]	; (8002c30 <RescheduleTimerList+0x128>)
 8002ba8:	4613      	mov	r3, r2
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	4413      	add	r3, r2
 8002bae:	00db      	lsls	r3, r3, #3
 8002bb0:	440b      	add	r3, r1
 8002bb2:	3308      	adds	r3, #8
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	88fb      	ldrh	r3, [r7, #6]
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d20a      	bcs.n	8002bd2 <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8002bbc:	7bfa      	ldrb	r2, [r7, #15]
 8002bbe:	491c      	ldr	r1, [pc, #112]	; (8002c30 <RescheduleTimerList+0x128>)
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	005b      	lsls	r3, r3, #1
 8002bc4:	4413      	add	r3, r2
 8002bc6:	00db      	lsls	r3, r3, #3
 8002bc8:	440b      	add	r3, r1
 8002bca:	3308      	adds	r3, #8
 8002bcc:	2200      	movs	r2, #0
 8002bce:	601a      	str	r2, [r3, #0]
 8002bd0:	e013      	b.n	8002bfa <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8002bd2:	7bfa      	ldrb	r2, [r7, #15]
 8002bd4:	4916      	ldr	r1, [pc, #88]	; (8002c30 <RescheduleTimerList+0x128>)
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	005b      	lsls	r3, r3, #1
 8002bda:	4413      	add	r3, r2
 8002bdc:	00db      	lsls	r3, r3, #3
 8002bde:	440b      	add	r3, r1
 8002be0:	3308      	adds	r3, #8
 8002be2:	6819      	ldr	r1, [r3, #0]
 8002be4:	88fb      	ldrh	r3, [r7, #6]
 8002be6:	7bfa      	ldrb	r2, [r7, #15]
 8002be8:	1ac9      	subs	r1, r1, r3
 8002bea:	4811      	ldr	r0, [pc, #68]	; (8002c30 <RescheduleTimerList+0x128>)
 8002bec:	4613      	mov	r3, r2
 8002bee:	005b      	lsls	r3, r3, #1
 8002bf0:	4413      	add	r3, r2
 8002bf2:	00db      	lsls	r3, r3, #3
 8002bf4:	4403      	add	r3, r0
 8002bf6:	3308      	adds	r3, #8
 8002bf8:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8002bfa:	7bfa      	ldrb	r2, [r7, #15]
 8002bfc:	490c      	ldr	r1, [pc, #48]	; (8002c30 <RescheduleTimerList+0x128>)
 8002bfe:	4613      	mov	r3, r2
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	4413      	add	r3, r2
 8002c04:	00db      	lsls	r3, r3, #3
 8002c06:	440b      	add	r3, r1
 8002c08:	3315      	adds	r3, #21
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002c0e:	7bfb      	ldrb	r3, [r7, #15]
 8002c10:	2b06      	cmp	r3, #6
 8002c12:	d1c7      	bne.n	8002ba4 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8002c14:	89bb      	ldrh	r3, [r7, #12]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7ff ff1e 	bl	8002a58 <RestartWakeupCounter>

  return ;
 8002c1c:	bf00      	nop
}
 8002c1e:	3710      	adds	r7, #16
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	40002800 	.word	0x40002800
 8002c28:	20000580 	.word	0x20000580
 8002c2c:	200002f0 	.word	0x200002f0
 8002c30:	20000260 	.word	0x20000260
 8002c34:	200002f8 	.word	0x200002f8
 8002c38:	200002fe 	.word	0x200002fe

08002c3c <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b08a      	sub	sp, #40	; 0x28
 8002c40:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c42:	f3ef 8310 	mrs	r3, PRIMASK
 8002c46:	617b      	str	r3, [r7, #20]
  return(result);
 8002c48:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002c4a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8002c4c:	b672      	cpsid	i
}
 8002c4e:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002c50:	4b59      	ldr	r3, [pc, #356]	; (8002db8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	22ca      	movs	r2, #202	; 0xca
 8002c56:	625a      	str	r2, [r3, #36]	; 0x24
 8002c58:	4b57      	ldr	r3, [pc, #348]	; (8002db8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	2253      	movs	r2, #83	; 0x53
 8002c5e:	625a      	str	r2, [r3, #36]	; 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8002c60:	4b55      	ldr	r3, [pc, #340]	; (8002db8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689a      	ldr	r2, [r3, #8]
 8002c66:	4b54      	ldr	r3, [pc, #336]	; (8002db8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c6e:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8002c70:	4b52      	ldr	r3, [pc, #328]	; (8002dbc <HW_TS_RTC_Wakeup_Handler+0x180>)
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8002c78:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002c7c:	4950      	ldr	r1, [pc, #320]	; (8002dc0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002c7e:	4613      	mov	r3, r2
 8002c80:	005b      	lsls	r3, r3, #1
 8002c82:	4413      	add	r3, r2
 8002c84:	00db      	lsls	r3, r3, #3
 8002c86:	440b      	add	r3, r1
 8002c88:	330c      	adds	r3, #12
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d16e      	bne.n	8002d70 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8002c92:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002c96:	494a      	ldr	r1, [pc, #296]	; (8002dc0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002c98:	4613      	mov	r3, r2
 8002c9a:	005b      	lsls	r3, r3, #1
 8002c9c:	4413      	add	r3, r2
 8002c9e:	00db      	lsls	r3, r3, #3
 8002ca0:	440b      	add	r3, r1
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8002ca6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002caa:	4945      	ldr	r1, [pc, #276]	; (8002dc0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002cac:	4613      	mov	r3, r2
 8002cae:	005b      	lsls	r3, r3, #1
 8002cb0:	4413      	add	r3, r2
 8002cb2:	00db      	lsls	r3, r3, #3
 8002cb4:	440b      	add	r3, r1
 8002cb6:	3310      	adds	r3, #16
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8002cbc:	4b41      	ldr	r3, [pc, #260]	; (8002dc4 <HW_TS_RTC_Wakeup_Handler+0x188>)
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d04c      	beq.n	8002d60 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8002cc6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002cca:	493d      	ldr	r1, [pc, #244]	; (8002dc0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002ccc:	4613      	mov	r3, r2
 8002cce:	005b      	lsls	r3, r3, #1
 8002cd0:	4413      	add	r3, r2
 8002cd2:	00db      	lsls	r3, r3, #3
 8002cd4:	440b      	add	r3, r1
 8002cd6:	330d      	adds	r3, #13
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d124      	bne.n	8002d2a <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8002ce0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002ce4:	2101      	movs	r1, #1
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7ff fdf2 	bl	80028d0 <UnlinkTimer>
 8002cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cee:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	f383 8810 	msr	PRIMASK, r3
}
 8002cf6:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8002cf8:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002cfc:	4930      	ldr	r1, [pc, #192]	; (8002dc0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002cfe:	4613      	mov	r3, r2
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	4413      	add	r3, r2
 8002d04:	00db      	lsls	r3, r3, #3
 8002d06:	440b      	add	r3, r1
 8002d08:	3304      	adds	r3, #4
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002d10:	4611      	mov	r1, r2
 8002d12:	4618      	mov	r0, r3
 8002d14:	f000 fa32 	bl	800317c <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002d18:	4b27      	ldr	r3, [pc, #156]	; (8002db8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	22ca      	movs	r2, #202	; 0xca
 8002d1e:	625a      	str	r2, [r3, #36]	; 0x24
 8002d20:	4b25      	ldr	r3, [pc, #148]	; (8002db8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2253      	movs	r2, #83	; 0x53
 8002d26:	625a      	str	r2, [r3, #36]	; 0x24
 8002d28:	e012      	b.n	8002d50 <HW_TS_RTC_Wakeup_Handler+0x114>
 8002d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	f383 8810 	msr	PRIMASK, r3
}
 8002d34:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8002d36:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f000 f99a 	bl	8003074 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002d40:	4b1d      	ldr	r3, [pc, #116]	; (8002db8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	22ca      	movs	r2, #202	; 0xca
 8002d46:	625a      	str	r2, [r3, #36]	; 0x24
 8002d48:	4b1b      	ldr	r3, [pc, #108]	; (8002db8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2253      	movs	r2, #83	; 0x53
 8002d4e:	625a      	str	r2, [r3, #36]	; 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8002d50:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002d54:	69fa      	ldr	r2, [r7, #28]
 8002d56:	4619      	mov	r1, r3
 8002d58:	69b8      	ldr	r0, [r7, #24]
 8002d5a:	f000 fa95 	bl	8003288 <HW_TS_RTC_Int_AppNot>
 8002d5e:	e022      	b.n	8002da6 <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8002d60:	f7ff fed2 	bl	8002b08 <RescheduleTimerList>
 8002d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d66:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	f383 8810 	msr	PRIMASK, r3
}
 8002d6e:	e01a      	b.n	8002da6 <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002d70:	bf00      	nop
 8002d72:	4b11      	ldr	r3, [pc, #68]	; (8002db8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	f003 0304 	and.w	r3, r3, #4
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d0f8      	beq.n	8002d72 <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002d80:	4b0d      	ldr	r3, [pc, #52]	; (8002db8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	68db      	ldr	r3, [r3, #12]
 8002d86:	b2da      	uxtb	r2, r3
 8002d88:	4b0b      	ldr	r3, [pc, #44]	; (8002db8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002d90:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002d92:	4b0d      	ldr	r3, [pc, #52]	; (8002dc8 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8002d94:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002d98:	60da      	str	r2, [r3, #12]
 8002d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d9c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f383 8810 	msr	PRIMASK, r3
}
 8002da4:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002da6:	4b04      	ldr	r3, [pc, #16]	; (8002db8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	22ff      	movs	r2, #255	; 0xff
 8002dac:	625a      	str	r2, [r3, #36]	; 0x24

  return;
 8002dae:	bf00      	nop
}
 8002db0:	3728      	adds	r7, #40	; 0x28
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	20000580 	.word	0x20000580
 8002dbc:	200002f0 	.word	0x200002f0
 8002dc0:	20000260 	.word	0x20000260
 8002dc4:	200002f8 	.word	0x200002f8
 8002dc8:	58000800 	.word	0x58000800

08002dcc <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b088      	sub	sp, #32
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	6039      	str	r1, [r7, #0]
 8002dd6:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002dd8:	4b5e      	ldr	r3, [pc, #376]	; (8002f54 <HW_TS_Init+0x188>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	22ca      	movs	r2, #202	; 0xca
 8002dde:	625a      	str	r2, [r3, #36]	; 0x24
 8002de0:	4b5c      	ldr	r3, [pc, #368]	; (8002f54 <HW_TS_Init+0x188>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	2253      	movs	r2, #83	; 0x53
 8002de6:	625a      	str	r2, [r3, #36]	; 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002de8:	4b5b      	ldr	r3, [pc, #364]	; (8002f58 <HW_TS_Init+0x18c>)
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	4a5a      	ldr	r2, [pc, #360]	; (8002f58 <HW_TS_Init+0x18c>)
 8002dee:	f043 0320 	orr.w	r3, r3, #32
 8002df2:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8002df4:	4b58      	ldr	r3, [pc, #352]	; (8002f58 <HW_TS_Init+0x18c>)
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	f003 0307 	and.w	r3, r3, #7
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	f1c3 0304 	rsb	r3, r3, #4
 8002e04:	b2da      	uxtb	r2, r3
 8002e06:	4b55      	ldr	r3, [pc, #340]	; (8002f5c <HW_TS_Init+0x190>)
 8002e08:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8002e0a:	4b53      	ldr	r3, [pc, #332]	; (8002f58 <HW_TS_Init+0x18c>)
 8002e0c:	691b      	ldr	r3, [r3, #16]
 8002e0e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002e12:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 8002e16:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e18:	693a      	ldr	r2, [r7, #16]
 8002e1a:	fa92 f2a2 	rbit	r2, r2
 8002e1e:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002e20:	68fa      	ldr	r2, [r7, #12]
 8002e22:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002e24:	697a      	ldr	r2, [r7, #20]
 8002e26:	2a00      	cmp	r2, #0
 8002e28:	d101      	bne.n	8002e2e <HW_TS_Init+0x62>
  {
    return 32U;
 8002e2a:	2220      	movs	r2, #32
 8002e2c:	e003      	b.n	8002e36 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8002e2e:	697a      	ldr	r2, [r7, #20]
 8002e30:	fab2 f282 	clz	r2, r2
 8002e34:	b2d2      	uxtb	r2, r2
 8002e36:	40d3      	lsrs	r3, r2
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	b2da      	uxtb	r2, r3
 8002e3e:	4b48      	ldr	r3, [pc, #288]	; (8002f60 <HW_TS_Init+0x194>)
 8002e40:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8002e42:	4b45      	ldr	r3, [pc, #276]	; (8002f58 <HW_TS_Init+0x18c>)
 8002e44:	691b      	ldr	r3, [r3, #16]
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	3301      	adds	r3, #1
 8002e50:	b29a      	uxth	r2, r3
 8002e52:	4b44      	ldr	r3, [pc, #272]	; (8002f64 <HW_TS_Init+0x198>)
 8002e54:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8002e56:	4b43      	ldr	r3, [pc, #268]	; (8002f64 <HW_TS_Init+0x198>)
 8002e58:	881b      	ldrh	r3, [r3, #0]
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	4a40      	ldr	r2, [pc, #256]	; (8002f60 <HW_TS_Init+0x194>)
 8002e5e:	7812      	ldrb	r2, [r2, #0]
 8002e60:	fb02 f303 	mul.w	r3, r2, r3
 8002e64:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002e68:	4a3c      	ldr	r2, [pc, #240]	; (8002f5c <HW_TS_Init+0x190>)
 8002e6a:	7812      	ldrb	r2, [r2, #0]
 8002e6c:	40d3      	lsrs	r3, r2
 8002e6e:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d904      	bls.n	8002e84 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8002e7a:	4b3b      	ldr	r3, [pc, #236]	; (8002f68 <HW_TS_Init+0x19c>)
 8002e7c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002e80:	801a      	strh	r2, [r3, #0]
 8002e82:	e003      	b.n	8002e8c <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	b29a      	uxth	r2, r3
 8002e88:	4b37      	ldr	r3, [pc, #220]	; (8002f68 <HW_TS_Init+0x19c>)
 8002e8a:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002e8c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002e90:	f7ff fb9c 	bl	80025cc <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002e94:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002e98:	f7ff fb84 	bl	80025a4 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8002e9c:	79fb      	ldrb	r3, [r7, #7]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d13d      	bne.n	8002f1e <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002ea2:	4b32      	ldr	r3, [pc, #200]	; (8002f6c <HW_TS_Init+0x1a0>)
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002ea8:	4b31      	ldr	r3, [pc, #196]	; (8002f70 <HW_TS_Init+0x1a4>)
 8002eaa:	f04f 32ff 	mov.w	r2, #4294967295
 8002eae:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	77fb      	strb	r3, [r7, #31]
 8002eb4:	e00c      	b.n	8002ed0 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8002eb6:	7ffa      	ldrb	r2, [r7, #31]
 8002eb8:	492e      	ldr	r1, [pc, #184]	; (8002f74 <HW_TS_Init+0x1a8>)
 8002eba:	4613      	mov	r3, r2
 8002ebc:	005b      	lsls	r3, r3, #1
 8002ebe:	4413      	add	r3, r2
 8002ec0:	00db      	lsls	r3, r3, #3
 8002ec2:	440b      	add	r3, r1
 8002ec4:	330c      	adds	r3, #12
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002eca:	7ffb      	ldrb	r3, [r7, #31]
 8002ecc:	3301      	adds	r3, #1
 8002ece:	77fb      	strb	r3, [r7, #31]
 8002ed0:	7ffb      	ldrb	r3, [r7, #31]
 8002ed2:	2b05      	cmp	r3, #5
 8002ed4:	d9ef      	bls.n	8002eb6 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8002ed6:	4b28      	ldr	r3, [pc, #160]	; (8002f78 <HW_TS_Init+0x1ac>)
 8002ed8:	2206      	movs	r2, #6
 8002eda:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8002edc:	4b1d      	ldr	r3, [pc, #116]	; (8002f54 <HW_TS_Init+0x188>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	689a      	ldr	r2, [r3, #8]
 8002ee2:	4b1c      	ldr	r3, [pc, #112]	; (8002f54 <HW_TS_Init+0x188>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002eea:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8002eec:	4b19      	ldr	r3, [pc, #100]	; (8002f54 <HW_TS_Init+0x188>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	b2da      	uxtb	r2, r3
 8002ef4:	4b17      	ldr	r3, [pc, #92]	; (8002f54 <HW_TS_Init+0x188>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002efc:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8002efe:	4b1f      	ldr	r3, [pc, #124]	; (8002f7c <HW_TS_Init+0x1b0>)
 8002f00:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002f04:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8002f06:	2003      	movs	r0, #3
 8002f08:	f001 fa8f 	bl	800442a <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8002f0c:	4b11      	ldr	r3, [pc, #68]	; (8002f54 <HW_TS_Init+0x188>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689a      	ldr	r2, [r3, #8]
 8002f12:	4b10      	ldr	r3, [pc, #64]	; (8002f54 <HW_TS_Init+0x188>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f1a:	609a      	str	r2, [r3, #8]
 8002f1c:	e009      	b.n	8002f32 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8002f1e:	4b0d      	ldr	r3, [pc, #52]	; (8002f54 <HW_TS_Init+0x188>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d002      	beq.n	8002f32 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002f2c:	2003      	movs	r0, #3
 8002f2e:	f001 fa6e 	bl	800440e <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002f32:	4b08      	ldr	r3, [pc, #32]	; (8002f54 <HW_TS_Init+0x188>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	22ff      	movs	r2, #255	; 0xff
 8002f38:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	2103      	movs	r1, #3
 8002f3e:	2003      	movs	r0, #3
 8002f40:	f001 fa1f 	bl	8004382 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002f44:	2003      	movs	r0, #3
 8002f46:	f001 fa36 	bl	80043b6 <HAL_NVIC_EnableIRQ>

  return;
 8002f4a:	bf00      	nop
}
 8002f4c:	3720      	adds	r7, #32
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	20000580 	.word	0x20000580
 8002f58:	40002800 	.word	0x40002800
 8002f5c:	200002f9 	.word	0x200002f9
 8002f60:	200002fa 	.word	0x200002fa
 8002f64:	200002fc 	.word	0x200002fc
 8002f68:	200002fe 	.word	0x200002fe
 8002f6c:	200002f8 	.word	0x200002f8
 8002f70:	200002f4 	.word	0x200002f4
 8002f74:	20000260 	.word	0x20000260
 8002f78:	200002f0 	.word	0x200002f0
 8002f7c:	58000800 	.word	0x58000800

08002f80 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b08b      	sub	sp, #44	; 0x2c
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	603b      	str	r3, [r7, #0]
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8002f90:	2300      	movs	r3, #0
 8002f92:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f96:	f3ef 8310 	mrs	r3, PRIMASK
 8002f9a:	61fb      	str	r3, [r7, #28]
  return(result);
 8002f9c:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002f9e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8002fa0:	b672      	cpsid	i
}
 8002fa2:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002fa4:	e004      	b.n	8002fb0 <HW_TS_Create+0x30>
  {
    loop++;
 8002fa6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002faa:	3301      	adds	r3, #1
 8002fac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002fb0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002fb4:	2b05      	cmp	r3, #5
 8002fb6:	d80c      	bhi.n	8002fd2 <HW_TS_Create+0x52>
 8002fb8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002fbc:	492c      	ldr	r1, [pc, #176]	; (8003070 <HW_TS_Create+0xf0>)
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	005b      	lsls	r3, r3, #1
 8002fc2:	4413      	add	r3, r2
 8002fc4:	00db      	lsls	r3, r3, #3
 8002fc6:	440b      	add	r3, r1
 8002fc8:	330c      	adds	r3, #12
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d1e9      	bne.n	8002fa6 <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002fd2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002fd6:	2b06      	cmp	r3, #6
 8002fd8:	d038      	beq.n	800304c <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 8002fda:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002fde:	4924      	ldr	r1, [pc, #144]	; (8003070 <HW_TS_Create+0xf0>)
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	4413      	add	r3, r2
 8002fe6:	00db      	lsls	r3, r3, #3
 8002fe8:	440b      	add	r3, r1
 8002fea:	330c      	adds	r3, #12
 8002fec:	2201      	movs	r2, #1
 8002fee:	701a      	strb	r2, [r3, #0]
 8002ff0:	6a3b      	ldr	r3, [r7, #32]
 8002ff2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	f383 8810 	msr	PRIMASK, r3
}
 8002ffa:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 8002ffc:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003000:	491b      	ldr	r1, [pc, #108]	; (8003070 <HW_TS_Create+0xf0>)
 8003002:	4613      	mov	r3, r2
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	4413      	add	r3, r2
 8003008:	00db      	lsls	r3, r3, #3
 800300a:	440b      	add	r3, r1
 800300c:	3310      	adds	r3, #16
 800300e:	68fa      	ldr	r2, [r7, #12]
 8003010:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 8003012:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003016:	4916      	ldr	r1, [pc, #88]	; (8003070 <HW_TS_Create+0xf0>)
 8003018:	4613      	mov	r3, r2
 800301a:	005b      	lsls	r3, r3, #1
 800301c:	4413      	add	r3, r2
 800301e:	00db      	lsls	r3, r3, #3
 8003020:	440b      	add	r3, r1
 8003022:	330d      	adds	r3, #13
 8003024:	79fa      	ldrb	r2, [r7, #7]
 8003026:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 8003028:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800302c:	4910      	ldr	r1, [pc, #64]	; (8003070 <HW_TS_Create+0xf0>)
 800302e:	4613      	mov	r3, r2
 8003030:	005b      	lsls	r3, r3, #1
 8003032:	4413      	add	r3, r2
 8003034:	00db      	lsls	r3, r3, #3
 8003036:	440b      	add	r3, r1
 8003038:	683a      	ldr	r2, [r7, #0]
 800303a:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003042:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 8003044:	2300      	movs	r3, #0
 8003046:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800304a:	e008      	b.n	800305e <HW_TS_Create+0xde>
 800304c:	6a3b      	ldr	r3, [r7, #32]
 800304e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	f383 8810 	msr	PRIMASK, r3
}
 8003056:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 8003058:	2301      	movs	r3, #1
 800305a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return(localreturnstatus);
 800305e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003062:	4618      	mov	r0, r3
 8003064:	372c      	adds	r7, #44	; 0x2c
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	20000260 	.word	0x20000260

08003074 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b086      	sub	sp, #24
 8003078:	af00      	add	r7, sp, #0
 800307a:	4603      	mov	r3, r0
 800307c:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800307e:	f3ef 8310 	mrs	r3, PRIMASK
 8003082:	60fb      	str	r3, [r7, #12]
  return(result);
 8003084:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003086:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8003088:	b672      	cpsid	i
}
 800308a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800308c:	2003      	movs	r0, #3
 800308e:	f001 f9a0 	bl	80043d2 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8003092:	4b34      	ldr	r3, [pc, #208]	; (8003164 <HW_TS_Stop+0xf0>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	22ca      	movs	r2, #202	; 0xca
 8003098:	625a      	str	r2, [r3, #36]	; 0x24
 800309a:	4b32      	ldr	r3, [pc, #200]	; (8003164 <HW_TS_Stop+0xf0>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	2253      	movs	r2, #83	; 0x53
 80030a0:	625a      	str	r2, [r3, #36]	; 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80030a2:	79fa      	ldrb	r2, [r7, #7]
 80030a4:	4930      	ldr	r1, [pc, #192]	; (8003168 <HW_TS_Stop+0xf4>)
 80030a6:	4613      	mov	r3, r2
 80030a8:	005b      	lsls	r3, r3, #1
 80030aa:	4413      	add	r3, r2
 80030ac:	00db      	lsls	r3, r3, #3
 80030ae:	440b      	add	r3, r1
 80030b0:	330c      	adds	r3, #12
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d142      	bne.n	8003140 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 80030ba:	79fb      	ldrb	r3, [r7, #7]
 80030bc:	2100      	movs	r1, #0
 80030be:	4618      	mov	r0, r3
 80030c0:	f7ff fc06 	bl	80028d0 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 80030c4:	4b29      	ldr	r3, [pc, #164]	; (800316c <HW_TS_Stop+0xf8>)
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80030ca:	7cfb      	ldrb	r3, [r7, #19]
 80030cc:	2b06      	cmp	r3, #6
 80030ce:	d12f      	bne.n	8003130 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80030d0:	4b27      	ldr	r3, [pc, #156]	; (8003170 <HW_TS_Stop+0xfc>)
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030dc:	d107      	bne.n	80030ee <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 80030de:	bf00      	nop
 80030e0:	4b20      	ldr	r3, [pc, #128]	; (8003164 <HW_TS_Stop+0xf0>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	68db      	ldr	r3, [r3, #12]
 80030e6:	f003 0304 	and.w	r3, r3, #4
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d1f8      	bne.n	80030e0 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 80030ee:	4b1d      	ldr	r3, [pc, #116]	; (8003164 <HW_TS_Stop+0xf0>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	689a      	ldr	r2, [r3, #8]
 80030f4:	4b1b      	ldr	r3, [pc, #108]	; (8003164 <HW_TS_Stop+0xf0>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030fc:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80030fe:	bf00      	nop
 8003100:	4b18      	ldr	r3, [pc, #96]	; (8003164 <HW_TS_Stop+0xf0>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	f003 0304 	and.w	r3, r3, #4
 800310a:	2b00      	cmp	r3, #0
 800310c:	d0f8      	beq.n	8003100 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800310e:	4b15      	ldr	r3, [pc, #84]	; (8003164 <HW_TS_Stop+0xf0>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	b2da      	uxtb	r2, r3
 8003116:	4b13      	ldr	r3, [pc, #76]	; (8003164 <HW_TS_Stop+0xf0>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800311e:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8003120:	4b14      	ldr	r3, [pc, #80]	; (8003174 <HW_TS_Stop+0x100>)
 8003122:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003126:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8003128:	2003      	movs	r0, #3
 800312a:	f001 f97e 	bl	800442a <HAL_NVIC_ClearPendingIRQ>
 800312e:	e007      	b.n	8003140 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8003130:	4b11      	ldr	r3, [pc, #68]	; (8003178 <HW_TS_Stop+0x104>)
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	b2db      	uxtb	r3, r3
 8003136:	7cfa      	ldrb	r2, [r7, #19]
 8003138:	429a      	cmp	r2, r3
 800313a:	d001      	beq.n	8003140 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 800313c:	f7ff fce4 	bl	8002b08 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8003140:	4b08      	ldr	r3, [pc, #32]	; (8003164 <HW_TS_Stop+0xf0>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	22ff      	movs	r2, #255	; 0xff
 8003146:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8003148:	2003      	movs	r0, #3
 800314a:	f001 f934 	bl	80043b6 <HAL_NVIC_EnableIRQ>
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	f383 8810 	msr	PRIMASK, r3
}
 8003158:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 800315a:	bf00      	nop
}
 800315c:	3718      	adds	r7, #24
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	20000580 	.word	0x20000580
 8003168:	20000260 	.word	0x20000260
 800316c:	200002f0 	.word	0x200002f0
 8003170:	40002800 	.word	0x40002800
 8003174:	58000800 	.word	0x58000800
 8003178:	200002f1 	.word	0x200002f1

0800317c <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b086      	sub	sp, #24
 8003180:	af00      	add	r7, sp, #0
 8003182:	4603      	mov	r3, r0
 8003184:	6039      	str	r1, [r7, #0]
 8003186:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8003188:	79fa      	ldrb	r2, [r7, #7]
 800318a:	493b      	ldr	r1, [pc, #236]	; (8003278 <HW_TS_Start+0xfc>)
 800318c:	4613      	mov	r3, r2
 800318e:	005b      	lsls	r3, r3, #1
 8003190:	4413      	add	r3, r2
 8003192:	00db      	lsls	r3, r3, #3
 8003194:	440b      	add	r3, r1
 8003196:	330c      	adds	r3, #12
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	b2db      	uxtb	r3, r3
 800319c:	2b02      	cmp	r3, #2
 800319e:	d103      	bne.n	80031a8 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 80031a0:	79fb      	ldrb	r3, [r7, #7]
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7ff ff66 	bl	8003074 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031a8:	f3ef 8310 	mrs	r3, PRIMASK
 80031ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80031ae:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80031b0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80031b2:	b672      	cpsid	i
}
 80031b4:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80031b6:	2003      	movs	r0, #3
 80031b8:	f001 f90b 	bl	80043d2 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80031bc:	4b2f      	ldr	r3, [pc, #188]	; (800327c <HW_TS_Start+0x100>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	22ca      	movs	r2, #202	; 0xca
 80031c2:	625a      	str	r2, [r3, #36]	; 0x24
 80031c4:	4b2d      	ldr	r3, [pc, #180]	; (800327c <HW_TS_Start+0x100>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2253      	movs	r2, #83	; 0x53
 80031ca:	625a      	str	r2, [r3, #36]	; 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 80031cc:	79fa      	ldrb	r2, [r7, #7]
 80031ce:	492a      	ldr	r1, [pc, #168]	; (8003278 <HW_TS_Start+0xfc>)
 80031d0:	4613      	mov	r3, r2
 80031d2:	005b      	lsls	r3, r3, #1
 80031d4:	4413      	add	r3, r2
 80031d6:	00db      	lsls	r3, r3, #3
 80031d8:	440b      	add	r3, r1
 80031da:	330c      	adds	r3, #12
 80031dc:	2202      	movs	r2, #2
 80031de:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 80031e0:	79fa      	ldrb	r2, [r7, #7]
 80031e2:	4925      	ldr	r1, [pc, #148]	; (8003278 <HW_TS_Start+0xfc>)
 80031e4:	4613      	mov	r3, r2
 80031e6:	005b      	lsls	r3, r3, #1
 80031e8:	4413      	add	r3, r2
 80031ea:	00db      	lsls	r3, r3, #3
 80031ec:	440b      	add	r3, r1
 80031ee:	3308      	adds	r3, #8
 80031f0:	683a      	ldr	r2, [r7, #0]
 80031f2:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 80031f4:	79fa      	ldrb	r2, [r7, #7]
 80031f6:	4920      	ldr	r1, [pc, #128]	; (8003278 <HW_TS_Start+0xfc>)
 80031f8:	4613      	mov	r3, r2
 80031fa:	005b      	lsls	r3, r3, #1
 80031fc:	4413      	add	r3, r2
 80031fe:	00db      	lsls	r3, r3, #3
 8003200:	440b      	add	r3, r1
 8003202:	3304      	adds	r3, #4
 8003204:	683a      	ldr	r2, [r7, #0]
 8003206:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8003208:	79fb      	ldrb	r3, [r7, #7]
 800320a:	4618      	mov	r0, r3
 800320c:	f7ff fab6 	bl	800277c <linkTimer>
 8003210:	4603      	mov	r3, r0
 8003212:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8003214:	4b1a      	ldr	r3, [pc, #104]	; (8003280 <HW_TS_Start+0x104>)
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 800321a:	4b1a      	ldr	r3, [pc, #104]	; (8003284 <HW_TS_Start+0x108>)
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	b2db      	uxtb	r3, r3
 8003220:	7c7a      	ldrb	r2, [r7, #17]
 8003222:	429a      	cmp	r2, r3
 8003224:	d002      	beq.n	800322c <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 8003226:	f7ff fc6f 	bl	8002b08 <RescheduleTimerList>
 800322a:	e013      	b.n	8003254 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 800322c:	79fa      	ldrb	r2, [r7, #7]
 800322e:	4912      	ldr	r1, [pc, #72]	; (8003278 <HW_TS_Start+0xfc>)
 8003230:	4613      	mov	r3, r2
 8003232:	005b      	lsls	r3, r3, #1
 8003234:	4413      	add	r3, r2
 8003236:	00db      	lsls	r3, r3, #3
 8003238:	440b      	add	r3, r1
 800323a:	3308      	adds	r3, #8
 800323c:	6819      	ldr	r1, [r3, #0]
 800323e:	8a7b      	ldrh	r3, [r7, #18]
 8003240:	79fa      	ldrb	r2, [r7, #7]
 8003242:	1ac9      	subs	r1, r1, r3
 8003244:	480c      	ldr	r0, [pc, #48]	; (8003278 <HW_TS_Start+0xfc>)
 8003246:	4613      	mov	r3, r2
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	4413      	add	r3, r2
 800324c:	00db      	lsls	r3, r3, #3
 800324e:	4403      	add	r3, r0
 8003250:	3308      	adds	r3, #8
 8003252:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8003254:	4b09      	ldr	r3, [pc, #36]	; (800327c <HW_TS_Start+0x100>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	22ff      	movs	r2, #255	; 0xff
 800325a:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800325c:	2003      	movs	r0, #3
 800325e:	f001 f8aa 	bl	80043b6 <HAL_NVIC_EnableIRQ>
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	f383 8810 	msr	PRIMASK, r3
}
 800326c:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 800326e:	bf00      	nop
}
 8003270:	3718      	adds	r7, #24
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	20000260 	.word	0x20000260
 800327c:	20000580 	.word	0x20000580
 8003280:	200002f0 	.word	0x200002f0
 8003284:	200002f1 	.word	0x200002f1

08003288 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	460b      	mov	r3, r1
 8003292:	607a      	str	r2, [r7, #4]
 8003294:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4798      	blx	r3

  return;
 800329a:	bf00      	nop
}
 800329c:	3710      	adds	r7, #16
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
	...

080032a4 <HW_UART_Transmit_IT>:

    return;
}

void HW_UART_Transmit_IT(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size,  void (*cb)(void))
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60b9      	str	r1, [r7, #8]
 80032ac:	607b      	str	r3, [r7, #4]
 80032ae:	4603      	mov	r3, r0
 80032b0:	73fb      	strb	r3, [r7, #15]
 80032b2:	4613      	mov	r3, r2
 80032b4:	81bb      	strh	r3, [r7, #12]
    switch (hw_uart_id)
 80032b6:	7bfb      	ldrb	r3, [r7, #15]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d002      	beq.n	80032c2 <HW_UART_Transmit_IT+0x1e>
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d00d      	beq.n	80032dc <HW_UART_Transmit_IT+0x38>
            HW_UART_TX_IT(hlpuart1, LPUART1);
            break;
#endif

        default:
            break;
 80032c0:	e019      	b.n	80032f6 <HW_UART_Transmit_IT+0x52>
            HW_UART_TX_IT(huart1, USART1);
 80032c2:	4a0f      	ldr	r2, [pc, #60]	; (8003300 <HW_UART_Transmit_IT+0x5c>)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6013      	str	r3, [r2, #0]
 80032c8:	4b0e      	ldr	r3, [pc, #56]	; (8003304 <HW_UART_Transmit_IT+0x60>)
 80032ca:	4a0f      	ldr	r2, [pc, #60]	; (8003308 <HW_UART_Transmit_IT+0x64>)
 80032cc:	601a      	str	r2, [r3, #0]
 80032ce:	89bb      	ldrh	r3, [r7, #12]
 80032d0:	461a      	mov	r2, r3
 80032d2:	68b9      	ldr	r1, [r7, #8]
 80032d4:	480b      	ldr	r0, [pc, #44]	; (8003304 <HW_UART_Transmit_IT+0x60>)
 80032d6:	f004 faad 	bl	8007834 <HAL_UART_Transmit_IT>
            break;
 80032da:	e00c      	b.n	80032f6 <HW_UART_Transmit_IT+0x52>
            HW_UART_TX_IT(hlpuart1, LPUART1);
 80032dc:	4a0b      	ldr	r2, [pc, #44]	; (800330c <HW_UART_Transmit_IT+0x68>)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6013      	str	r3, [r2, #0]
 80032e2:	4b0b      	ldr	r3, [pc, #44]	; (8003310 <HW_UART_Transmit_IT+0x6c>)
 80032e4:	4a0b      	ldr	r2, [pc, #44]	; (8003314 <HW_UART_Transmit_IT+0x70>)
 80032e6:	601a      	str	r2, [r3, #0]
 80032e8:	89bb      	ldrh	r3, [r7, #12]
 80032ea:	461a      	mov	r2, r3
 80032ec:	68b9      	ldr	r1, [r7, #8]
 80032ee:	4808      	ldr	r0, [pc, #32]	; (8003310 <HW_UART_Transmit_IT+0x6c>)
 80032f0:	f004 faa0 	bl	8007834 <HAL_UART_Transmit_IT>
            break;
 80032f4:	bf00      	nop
    }

    return;
 80032f6:	bf00      	nop
}
 80032f8:	3710      	adds	r7, #16
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	20000300 	.word	0x20000300
 8003304:	200003d8 	.word	0x200003d8
 8003308:	40013800 	.word	0x40013800
 800330c:	20000304 	.word	0x20000304
 8003310:	20000344 	.word	0x20000344
 8003314:	40008000 	.word	0x40008000

08003318 <HAL_UART_TxCpltCallback>:

    return;
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a0f      	ldr	r2, [pc, #60]	; (8003364 <HAL_UART_TxCpltCallback+0x4c>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d00a      	beq.n	8003340 <HAL_UART_TxCpltCallback+0x28>
 800332a:	4a0f      	ldr	r2, [pc, #60]	; (8003368 <HAL_UART_TxCpltCallback+0x50>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d10f      	bne.n	8003350 <HAL_UART_TxCpltCallback+0x38>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1TxCb)
 8003330:	4b0e      	ldr	r3, [pc, #56]	; (800336c <HAL_UART_TxCpltCallback+0x54>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d00d      	beq.n	8003354 <HAL_UART_TxCpltCallback+0x3c>
            {
                HW_huart1TxCb();
 8003338:	4b0c      	ldr	r3, [pc, #48]	; (800336c <HAL_UART_TxCpltCallback+0x54>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4798      	blx	r3
            }
            break;
 800333e:	e009      	b.n	8003354 <HAL_UART_TxCpltCallback+0x3c>
#endif

#if (CFG_HW_LPUART1_ENABLED == 1)
        case (uint32_t)LPUART1:
            if(HW_hlpuart1TxCb)
 8003340:	4b0b      	ldr	r3, [pc, #44]	; (8003370 <HAL_UART_TxCpltCallback+0x58>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d007      	beq.n	8003358 <HAL_UART_TxCpltCallback+0x40>
            {
                HW_hlpuart1TxCb();
 8003348:	4b09      	ldr	r3, [pc, #36]	; (8003370 <HAL_UART_TxCpltCallback+0x58>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4798      	blx	r3
            }
            break;
 800334e:	e003      	b.n	8003358 <HAL_UART_TxCpltCallback+0x40>
#endif

        default:
            break;
 8003350:	bf00      	nop
 8003352:	e002      	b.n	800335a <HAL_UART_TxCpltCallback+0x42>
            break;
 8003354:	bf00      	nop
 8003356:	e000      	b.n	800335a <HAL_UART_TxCpltCallback+0x42>
            break;
 8003358:	bf00      	nop
    }

    return;
 800335a:	bf00      	nop
}
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
 8003362:	bf00      	nop
 8003364:	40008000 	.word	0x40008000
 8003368:	40013800 	.word	0x40013800
 800336c:	20000300 	.word	0x20000300
 8003370:	20000304 	.word	0x20000304

08003374 <LL_RCC_LSE_SetDriveCapability>:
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 800337c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003380:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003384:	f023 0218 	bic.w	r2, r3, #24
 8003388:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	4313      	orrs	r3, r2
 8003390:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003394:	bf00      	nop
 8003396:	370c      	adds	r7, #12
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr

080033a0 <LL_AHB1_GRP1_EnableClock>:
{
 80033a0:	b480      	push	{r7}
 80033a2:	b085      	sub	sp, #20
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80033a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033ac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80033ae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4313      	orrs	r3, r2
 80033b6:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80033b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033bc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4013      	ands	r3, r2
 80033c2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80033c4:	68fb      	ldr	r3, [r7, #12]
}
 80033c6:	bf00      	nop
 80033c8:	3714      	adds	r7, #20
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr

080033d2 <LL_AHB2_GRP1_EnableClock>:
{
 80033d2:	b480      	push	{r7}
 80033d4:	b085      	sub	sp, #20
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80033da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80033e0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80033ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	4013      	ands	r3, r2
 80033f4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80033f6:	68fb      	ldr	r3, [r7, #12]
}
 80033f8:	bf00      	nop
 80033fa:	3714      	adds	r7, #20
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr

08003404 <LL_APB1_GRP1_EnableClock>:
{
 8003404:	b480      	push	{r7}
 8003406:	b085      	sub	sp, #20
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800340c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003410:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003412:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4313      	orrs	r3, r2
 800341a:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800341c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003420:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4013      	ands	r3, r2
 8003426:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003428:	68fb      	ldr	r3, [r7, #12]
}
 800342a:	bf00      	nop
 800342c:	3714      	adds	r7, #20
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr
	...

08003438 <main>:
SensorData_t sensor_data;
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800343c:	f000 fd9e 	bl	8003f7c <HAL_Init>
	/* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
	MX_APPE_Config();
 8003440:	f7fe fef4 	bl	800222c <MX_APPE_Config>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8003444:	f000 f834 	bl	80034b0 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8003448:	f000 f88e 	bl	8003568 <PeriphCommonClock_Config>

	/* IPCC initialisation */
	MX_IPCC_Init();
 800344c:	f000 f8ac 	bl	80035a8 <MX_IPCC_Init>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8003450:	f000 f972 	bl	8003738 <MX_GPIO_Init>
	MX_DMA_Init();
 8003454:	f000 f956 	bl	8003704 <MX_DMA_Init>
	MX_RF_Init();
 8003458:	f000 f918 	bl	800368c <MX_RF_Init>
	MX_RTC_Init();
 800345c:	f000 f91e 	bl	800369c <MX_RTC_Init>
	MX_I2C1_Init();
 8003460:	f000 f8b6 	bl	80035d0 <MX_I2C1_Init>

	/*--[ Scanning Done ]--*/
	/* USER CODE END 2 */

	/* Init code for STM32_WPAN */
	MX_APPE_Init();
 8003464:	f7fe fef0 	bl	8002248 <MX_APPE_Init>


	sensirion_i2c_init(&hi2c1);
 8003468:	480d      	ldr	r0, [pc, #52]	; (80034a0 <main+0x68>)
 800346a:	f7fc ffed 	bl	8000448 <sensirion_i2c_init>

	sht4x_enable_low_power_mode(1);
 800346e:	2001      	movs	r0, #1
 8003470:	f7fd f8d0 	bl	8000614 <sht4x_enable_low_power_mode>
	platform_stts22h_init(&hi2c1);
 8003474:	480a      	ldr	r0, [pc, #40]	; (80034a0 <main+0x68>)
 8003476:	f7fd f8ef 	bl	8000658 <platform_stts22h_init>
	stts22h_temp_data_rate_set(0x01);
 800347a:	2001      	movs	r0, #1
 800347c:	f7fd f97e 	bl	800077c <stts22h_temp_data_rate_set>
	sht4x_measure_blocking_read(&sensor_data.temp_main, &sensor_data.humidity);
 8003480:	4908      	ldr	r1, [pc, #32]	; (80034a4 <main+0x6c>)
 8003482:	4809      	ldr	r0, [pc, #36]	; (80034a8 <main+0x70>)
 8003484:	f7fd f86c 	bl	8000560 <sht4x_measure_blocking_read>
	stts22h_temperature_raw_get(&sensor_data.temp_aux);
 8003488:	4808      	ldr	r0, [pc, #32]	; (80034ac <main+0x74>)
 800348a:	f7fd fa3c 	bl	8000906 <stts22h_temperature_raw_get>
	app_algo_init(sensor_data);
 800348e:	4b05      	ldr	r3, [pc, #20]	; (80034a4 <main+0x6c>)
 8003490:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003494:	f7fe fd5c 	bl	8001f50 <app_algo_init>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		MX_APPE_Process();
 8003498:	f7fe fffd 	bl	8002496 <MX_APPE_Process>
 800349c:	e7fc      	b.n	8003498 <main+0x60>
 800349e:	bf00      	nop
 80034a0:	2000052c 	.word	0x2000052c
 80034a4:	200005a4 	.word	0x200005a4
 80034a8:	200005a8 	.word	0x200005a8
 80034ac:	200005ac 	.word	0x200005ac

080034b0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b09a      	sub	sp, #104	; 0x68
 80034b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034b6:	f107 0320 	add.w	r3, r7, #32
 80034ba:	2248      	movs	r2, #72	; 0x48
 80034bc:	2100      	movs	r1, #0
 80034be:	4618      	mov	r0, r3
 80034c0:	f007 fd12 	bl	800aee8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034c4:	1d3b      	adds	r3, r7, #4
 80034c6:	2200      	movs	r2, #0
 80034c8:	601a      	str	r2, [r3, #0]
 80034ca:	605a      	str	r2, [r3, #4]
 80034cc:	609a      	str	r2, [r3, #8]
 80034ce:	60da      	str	r2, [r3, #12]
 80034d0:	611a      	str	r2, [r3, #16]
 80034d2:	615a      	str	r2, [r3, #20]
 80034d4:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80034d6:	f002 f9eb 	bl	80058b0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80034da:	2000      	movs	r0, #0
 80034dc:	f7ff ff4a 	bl	8003374 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80034e0:	4b20      	ldr	r3, [pc, #128]	; (8003564 <SystemClock_Config+0xb4>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80034e8:	4a1e      	ldr	r2, [pc, #120]	; (8003564 <SystemClock_Config+0xb4>)
 80034ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80034ee:	6013      	str	r3, [r2, #0]
 80034f0:	4b1c      	ldr	r3, [pc, #112]	; (8003564 <SystemClock_Config+0xb4>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80034f8:	603b      	str	r3, [r7, #0]
 80034fa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 80034fc:	2307      	movs	r3, #7
 80034fe:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003500:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003504:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003506:	2301      	movs	r3, #1
 8003508:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800350a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800350e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003510:	2340      	movs	r3, #64	; 0x40
 8003512:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003514:	2300      	movs	r3, #0
 8003516:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003518:	f107 0320 	add.w	r3, r7, #32
 800351c:	4618      	mov	r0, r3
 800351e:	f002 fdc1 	bl	80060a4 <HAL_RCC_OscConfig>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d001      	beq.n	800352c <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8003528:	f000 f930 	bl	800378c <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 800352c:	236f      	movs	r3, #111	; 0x6f
 800352e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8003530:	2302      	movs	r3, #2
 8003532:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003534:	2300      	movs	r3, #0
 8003536:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003538:	2300      	movs	r3, #0
 800353a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800353c:	2300      	movs	r3, #0
 800353e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8003540:	2300      	movs	r3, #0
 8003542:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8003544:	2300      	movs	r3, #0
 8003546:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003548:	1d3b      	adds	r3, r7, #4
 800354a:	2101      	movs	r1, #1
 800354c:	4618      	mov	r0, r3
 800354e:	f003 f91d 	bl	800678c <HAL_RCC_ClockConfig>
 8003552:	4603      	mov	r3, r0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d001      	beq.n	800355c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8003558:	f000 f918 	bl	800378c <Error_Handler>
  }
}
 800355c:	bf00      	nop
 800355e:	3768      	adds	r7, #104	; 0x68
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	58000400 	.word	0x58000400

08003568 <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b094      	sub	sp, #80	; 0x50
 800356c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800356e:	463b      	mov	r3, r7
 8003570:	2250      	movs	r2, #80	; 0x50
 8003572:	2100      	movs	r1, #0
 8003574:	4618      	mov	r0, r3
 8003576:	f007 fcb7 	bl	800aee8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 800357a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800357e:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8003580:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003584:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 8003586:	2302      	movs	r3, #2
 8003588:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 800358a:	2300      	movs	r3, #0
 800358c:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800358e:	463b      	mov	r3, r7
 8003590:	4618      	mov	r0, r3
 8003592:	f003 fd0c 	bl	8006fae <HAL_RCCEx_PeriphCLKConfig>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d001      	beq.n	80035a0 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 800359c:	f000 f8f6 	bl	800378c <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 80035a0:	bf00      	nop
 80035a2:	3750      	adds	r7, #80	; 0x50
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <MX_IPCC_Init>:
/**
 * @brief IPCC Initialization Function
 * @param None
 * @retval None
 */
static void MX_IPCC_Init(void) {
 80035a8:	b580      	push	{r7, lr}
 80035aa:	af00      	add	r7, sp, #0
	/* USER CODE END IPCC_Init 0 */

	/* USER CODE BEGIN IPCC_Init 1 */

	/* USER CODE END IPCC_Init 1 */
	hipcc.Instance = IPCC;
 80035ac:	4b06      	ldr	r3, [pc, #24]	; (80035c8 <MX_IPCC_Init+0x20>)
 80035ae:	4a07      	ldr	r2, [pc, #28]	; (80035cc <MX_IPCC_Init+0x24>)
 80035b0:	601a      	str	r2, [r3, #0]
	if (HAL_IPCC_Init(&hipcc) != HAL_OK) {
 80035b2:	4805      	ldr	r0, [pc, #20]	; (80035c8 <MX_IPCC_Init+0x20>)
 80035b4:	f002 f8f6 	bl	80057a4 <HAL_IPCC_Init>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d001      	beq.n	80035c2 <MX_IPCC_Init+0x1a>
		Error_Handler();
 80035be:	f000 f8e5 	bl	800378c <Error_Handler>
	}
	/* USER CODE BEGIN IPCC_Init 2 */

	/* USER CODE END IPCC_Init 2 */

}
 80035c2:	bf00      	nop
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	20000308 	.word	0x20000308
 80035cc:	58000c00 	.word	0x58000c00

080035d0 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b086      	sub	sp, #24
 80035d4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	// Configure PB8 and PB9 as alternate function pins
	__HAL_RCC_I2C1_CLK_ENABLE();
 80035d6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80035da:	f7ff ff13 	bl	8003404 <LL_APB1_GRP1_EnableClock>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80035de:	2002      	movs	r0, #2
 80035e0:	f7ff fef7 	bl	80033d2 <LL_AHB2_GRP1_EnableClock>
	GPIO_InitTypeDef gpio_init;
	gpio_init.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 80035e4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80035e8:	607b      	str	r3, [r7, #4]
	gpio_init.Mode = GPIO_MODE_AF_OD;
 80035ea:	2312      	movs	r3, #18
 80035ec:	60bb      	str	r3, [r7, #8]
	gpio_init.Pull = GPIO_PULLUP;
 80035ee:	2301      	movs	r3, #1
 80035f0:	60fb      	str	r3, [r7, #12]
	gpio_init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035f2:	2303      	movs	r3, #3
 80035f4:	613b      	str	r3, [r7, #16]
	gpio_init.Alternate = GPIO_AF4_I2C1;
 80035f6:	2304      	movs	r3, #4
 80035f8:	617b      	str	r3, [r7, #20]

	HAL_GPIO_Init(GPIOB, &gpio_init);
 80035fa:	1d3b      	adds	r3, r7, #4
 80035fc:	4619      	mov	r1, r3
 80035fe:	4820      	ldr	r0, [pc, #128]	; (8003680 <MX_I2C1_Init+0xb0>)
 8003600:	f001 f94c 	bl	800489c <HAL_GPIO_Init>
	hi2c1.Instance = I2C1;
 8003604:	4b1f      	ldr	r3, [pc, #124]	; (8003684 <MX_I2C1_Init+0xb4>)
 8003606:	4a20      	ldr	r2, [pc, #128]	; (8003688 <MX_I2C1_Init+0xb8>)
 8003608:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00000E14;
 800360a:	4b1e      	ldr	r3, [pc, #120]	; (8003684 <MX_I2C1_Init+0xb4>)
 800360c:	f640 6214 	movw	r2, #3604	; 0xe14
 8003610:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0x00;
 8003612:	4b1c      	ldr	r3, [pc, #112]	; (8003684 <MX_I2C1_Init+0xb4>)
 8003614:	2200      	movs	r2, #0
 8003616:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003618:	4b1a      	ldr	r3, [pc, #104]	; (8003684 <MX_I2C1_Init+0xb4>)
 800361a:	2201      	movs	r2, #1
 800361c:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800361e:	4b19      	ldr	r3, [pc, #100]	; (8003684 <MX_I2C1_Init+0xb4>)
 8003620:	2200      	movs	r2, #0
 8003622:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8003624:	4b17      	ldr	r3, [pc, #92]	; (8003684 <MX_I2C1_Init+0xb4>)
 8003626:	2200      	movs	r2, #0
 8003628:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800362a:	4b16      	ldr	r3, [pc, #88]	; (8003684 <MX_I2C1_Init+0xb4>)
 800362c:	2200      	movs	r2, #0
 800362e:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003630:	4b14      	ldr	r3, [pc, #80]	; (8003684 <MX_I2C1_Init+0xb4>)
 8003632:	2200      	movs	r2, #0
 8003634:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003636:	4b13      	ldr	r3, [pc, #76]	; (8003684 <MX_I2C1_Init+0xb4>)
 8003638:	2200      	movs	r2, #0
 800363a:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 800363c:	4811      	ldr	r0, [pc, #68]	; (8003684 <MX_I2C1_Init+0xb4>)
 800363e:	f001 fb0b 	bl	8004c58 <HAL_I2C_Init>
 8003642:	4603      	mov	r3, r0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d001      	beq.n	800364c <MX_I2C1_Init+0x7c>
		Error_Handler();
 8003648:	f000 f8a0 	bl	800378c <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 800364c:	2100      	movs	r1, #0
 800364e:	480d      	ldr	r0, [pc, #52]	; (8003684 <MX_I2C1_Init+0xb4>)
 8003650:	f001 fffe 	bl	8005650 <HAL_I2CEx_ConfigAnalogFilter>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d001      	beq.n	800365e <MX_I2C1_Init+0x8e>
			!= HAL_OK) {
		Error_Handler();
 800365a:	f000 f897 	bl	800378c <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 800365e:	2100      	movs	r1, #0
 8003660:	4808      	ldr	r0, [pc, #32]	; (8003684 <MX_I2C1_Init+0xb4>)
 8003662:	f002 f840 	bl	80056e6 <HAL_I2CEx_ConfigDigitalFilter>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d001      	beq.n	8003670 <MX_I2C1_Init+0xa0>
		Error_Handler();
 800366c:	f000 f88e 	bl	800378c <Error_Handler>
	}
	/** I2C Enable Fast Mode Plus
	 */
	HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 8003670:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003674:	f002 f884 	bl	8005780 <HAL_I2CEx_EnableFastModePlus>
}
 8003678:	bf00      	nop
 800367a:	3718      	adds	r7, #24
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}
 8003680:	48000400 	.word	0x48000400
 8003684:	2000052c 	.word	0x2000052c
 8003688:	40005400 	.word	0x40005400

0800368c <MX_RF_Init>:
/**
 * @brief RF Initialization Function
 * @param None
 * @retval None
 */
static void MX_RF_Init(void) {
 800368c:	b480      	push	{r7}
 800368e:	af00      	add	r7, sp, #0
	/* USER CODE END RF_Init 1 */
	/* USER CODE BEGIN RF_Init 2 */

	/* USER CODE END RF_Init 2 */

}
 8003690:	bf00      	nop
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr
	...

0800369c <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 800369c:	b580      	push	{r7, lr}
 800369e:	af00      	add	r7, sp, #0

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 80036a0:	4b16      	ldr	r3, [pc, #88]	; (80036fc <MX_RTC_Init+0x60>)
 80036a2:	4a17      	ldr	r2, [pc, #92]	; (8003700 <MX_RTC_Init+0x64>)
 80036a4:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80036a6:	4b15      	ldr	r3, [pc, #84]	; (80036fc <MX_RTC_Init+0x60>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 80036ac:	4b13      	ldr	r3, [pc, #76]	; (80036fc <MX_RTC_Init+0x60>)
 80036ae:	220f      	movs	r2, #15
 80036b0:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 80036b2:	4b12      	ldr	r3, [pc, #72]	; (80036fc <MX_RTC_Init+0x60>)
 80036b4:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80036b8:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80036ba:	4b10      	ldr	r3, [pc, #64]	; (80036fc <MX_RTC_Init+0x60>)
 80036bc:	2200      	movs	r2, #0
 80036be:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80036c0:	4b0e      	ldr	r3, [pc, #56]	; (80036fc <MX_RTC_Init+0x60>)
 80036c2:	2200      	movs	r2, #0
 80036c4:	619a      	str	r2, [r3, #24]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80036c6:	4b0d      	ldr	r3, [pc, #52]	; (80036fc <MX_RTC_Init+0x60>)
 80036c8:	2200      	movs	r2, #0
 80036ca:	61da      	str	r2, [r3, #28]
	hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80036cc:	4b0b      	ldr	r3, [pc, #44]	; (80036fc <MX_RTC_Init+0x60>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	615a      	str	r2, [r3, #20]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 80036d2:	480a      	ldr	r0, [pc, #40]	; (80036fc <MX_RTC_Init+0x60>)
 80036d4:	f003 fef2 	bl	80074bc <HAL_RTC_Init>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d001      	beq.n	80036e2 <MX_RTC_Init+0x46>
		Error_Handler();
 80036de:	f000 f855 	bl	800378c <Error_Handler>
	}

	/** Enable the WakeUp
	 */
	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16)
 80036e2:	2200      	movs	r2, #0
 80036e4:	2100      	movs	r1, #0
 80036e6:	4805      	ldr	r0, [pc, #20]	; (80036fc <MX_RTC_Init+0x60>)
 80036e8:	f003 ffe8 	bl	80076bc <HAL_RTCEx_SetWakeUpTimer_IT>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d001      	beq.n	80036f6 <MX_RTC_Init+0x5a>
			!= HAL_OK) {
		Error_Handler();
 80036f2:	f000 f84b 	bl	800378c <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 80036f6:	bf00      	nop
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	20000580 	.word	0x20000580
 8003700:	40002800 	.word	0x40002800

08003704 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8003704:	b580      	push	{r7, lr}
 8003706:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003708:	2004      	movs	r0, #4
 800370a:	f7ff fe49 	bl	80033a0 <LL_AHB1_GRP1_EnableClock>
	__HAL_RCC_DMA1_CLK_ENABLE();
 800370e:	2001      	movs	r0, #1
 8003710:	f7ff fe46 	bl	80033a0 <LL_AHB1_GRP1_EnableClock>

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003714:	2200      	movs	r2, #0
 8003716:	2100      	movs	r1, #0
 8003718:	200b      	movs	r0, #11
 800371a:	f000 fe32 	bl	8004382 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800371e:	200b      	movs	r0, #11
 8003720:	f000 fe49 	bl	80043b6 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003724:	2200      	movs	r2, #0
 8003726:	2100      	movs	r1, #0
 8003728:	200c      	movs	r0, #12
 800372a:	f000 fe2a 	bl	8004382 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800372e:	200c      	movs	r0, #12
 8003730:	f000 fe41 	bl	80043b6 <HAL_NVIC_EnableIRQ>

}
 8003734:	bf00      	nop
 8003736:	bd80      	pop	{r7, pc}

08003738 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8003738:	b580      	push	{r7, lr}
 800373a:	b086      	sub	sp, #24
 800373c:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800373e:	2004      	movs	r0, #4
 8003740:	f7ff fe47 	bl	80033d2 <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003744:	2001      	movs	r0, #1
 8003746:	f7ff fe44 	bl	80033d2 <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800374a:	2002      	movs	r0, #2
 800374c:	f7ff fe41 	bl	80033d2 <LL_AHB2_GRP1_EnableClock>
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8003750:	1d3b      	adds	r3, r7, #4
 8003752:	2200      	movs	r2, #0
 8003754:	601a      	str	r2, [r3, #0]
 8003756:	605a      	str	r2, [r3, #4]
 8003758:	609a      	str	r2, [r3, #8]
 800375a:	60da      	str	r2, [r3, #12]
 800375c:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800375e:	2303      	movs	r3, #3
 8003760:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003762:	2301      	movs	r3, #1
 8003764:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003766:	2300      	movs	r3, #0
 8003768:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800376a:	2300      	movs	r3, #0
 800376c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800376e:	1d3b      	adds	r3, r7, #4
 8003770:	4619      	mov	r1, r3
 8003772:	4805      	ldr	r0, [pc, #20]	; (8003788 <MX_GPIO_Init+0x50>)
 8003774:	f001 f892 	bl	800489c <HAL_GPIO_Init>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_1);
 8003778:	2102      	movs	r1, #2
 800377a:	4803      	ldr	r0, [pc, #12]	; (8003788 <MX_GPIO_Init+0x50>)
 800377c:	f001 fa16 	bl	8004bac <HAL_GPIO_TogglePin>

}
 8003780:	bf00      	nop
 8003782:	3718      	adds	r7, #24
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}
 8003788:	48000800 	.word	0x48000800

0800378c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800378c:	b480      	push	{r7}
 800378e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8003790:	bf00      	nop
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr
	...

0800379c <LL_PWR_SetPowerMode>:
{
 800379c:	b480      	push	{r7}
 800379e:	b083      	sub	sp, #12
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, LowPowerMode);
 80037a4:	4b06      	ldr	r3, [pc, #24]	; (80037c0 <LL_PWR_SetPowerMode+0x24>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f023 0207 	bic.w	r2, r3, #7
 80037ac:	4904      	ldr	r1, [pc, #16]	; (80037c0 <LL_PWR_SetPowerMode+0x24>)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	600b      	str	r3, [r1, #0]
}
 80037b4:	bf00      	nop
 80037b6:	370c      	adds	r7, #12
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr
 80037c0:	58000400 	.word	0x58000400

080037c4 <LL_C2_PWR_SetPowerMode>:
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 80037cc:	4b07      	ldr	r3, [pc, #28]	; (80037ec <LL_C2_PWR_SetPowerMode+0x28>)
 80037ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037d2:	f023 0207 	bic.w	r2, r3, #7
 80037d6:	4905      	ldr	r1, [pc, #20]	; (80037ec <LL_C2_PWR_SetPowerMode+0x28>)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	4313      	orrs	r3, r2
 80037dc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 80037e0:	bf00      	nop
 80037e2:	370c      	adds	r7, #12
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr
 80037ec:	58000400 	.word	0x58000400

080037f0 <LL_PWR_ClearFlag_WU>:
  * @brief  Clear Wake-up Flags
  * @rmtoll SCR          CWUF          LL_PWR_ClearFlag_WU
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_WU(void)
{
 80037f0:	b480      	push	{r7}
 80037f2:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWUF);
 80037f4:	4b03      	ldr	r3, [pc, #12]	; (8003804 <LL_PWR_ClearFlag_WU+0x14>)
 80037f6:	221f      	movs	r2, #31
 80037f8:	619a      	str	r2, [r3, #24]
}
 80037fa:	bf00      	nop
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr
 8003804:	58000400 	.word	0x58000400

08003808 <LL_PWR_IsActiveFlag_C2SB>:
  * @brief  System standby flag for CPU2
  * @rmtoll EXTSCR       C2SBF         LL_PWR_IsActiveFlag_C2SB
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_C2SB(void)
{
 8003808:	b480      	push	{r7}
 800380a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->EXTSCR, PWR_EXTSCR_C2SBF) == (PWR_EXTSCR_C2SBF)) ? 1UL : 0UL);
 800380c:	4b07      	ldr	r3, [pc, #28]	; (800382c <LL_PWR_IsActiveFlag_C2SB+0x24>)
 800380e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003812:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003816:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800381a:	d101      	bne.n	8003820 <LL_PWR_IsActiveFlag_C2SB+0x18>
 800381c:	2301      	movs	r3, #1
 800381e:	e000      	b.n	8003822 <LL_PWR_IsActiveFlag_C2SB+0x1a>
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr
 800382c:	58000400 	.word	0x58000400

08003830 <LL_PWR_IsActiveFlag_C2DS>:
  * @brief  Get deepsleep mode for CPU2
  * @rmtoll EXTSCR       C2DS          LL_PWR_IsActiveFlag_C2DS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_C2DS(void)
{
 8003830:	b480      	push	{r7}
 8003832:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->EXTSCR, PWR_EXTSCR_C2DS) == (PWR_EXTSCR_C2DS)) ? 1UL : 0UL);
 8003834:	4b07      	ldr	r3, [pc, #28]	; (8003854 <LL_PWR_IsActiveFlag_C2DS+0x24>)
 8003836:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800383a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800383e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003842:	d101      	bne.n	8003848 <LL_PWR_IsActiveFlag_C2DS+0x18>
 8003844:	2301      	movs	r3, #1
 8003846:	e000      	b.n	800384a <LL_PWR_IsActiveFlag_C2DS+0x1a>
 8003848:	2300      	movs	r3, #0
}
 800384a:	4618      	mov	r0, r3
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr
 8003854:	58000400 	.word	0x58000400

08003858 <LL_RCC_HSE_Enable>:
{
 8003858:	b480      	push	{r7}
 800385a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800385c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003866:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800386a:	6013      	str	r3, [r2, #0]
}
 800386c:	bf00      	nop
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr

08003876 <LL_RCC_HSE_IsReady>:
{
 8003876:	b480      	push	{r7}
 8003878:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800387a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003884:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003888:	d101      	bne.n	800388e <LL_RCC_HSE_IsReady+0x18>
 800388a:	2301      	movs	r3, #1
 800388c:	e000      	b.n	8003890 <LL_RCC_HSE_IsReady+0x1a>
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr

0800389a <LL_RCC_HSI_Enable>:
{
 800389a:	b480      	push	{r7}
 800389c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800389e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80038a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038ac:	6013      	str	r3, [r2, #0]
}
 80038ae:	bf00      	nop
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr

080038b8 <LL_RCC_HSI_IsReady>:
{
 80038b8:	b480      	push	{r7}
 80038ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80038bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038ca:	d101      	bne.n	80038d0 <LL_RCC_HSI_IsReady+0x18>
 80038cc:	2301      	movs	r3, #1
 80038ce:	e000      	b.n	80038d2 <LL_RCC_HSI_IsReady+0x1a>
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr

080038dc <LL_RCC_SetSysClkSource>:
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80038e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	f023 0203 	bic.w	r2, r3, #3
 80038ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4313      	orrs	r3, r2
 80038f6:	608b      	str	r3, [r1, #8]
}
 80038f8:	bf00      	nop
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <LL_RCC_GetSysClkSource>:
{
 8003904:	b480      	push	{r7}
 8003906:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003908:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	f003 030c 	and.w	r3, r3, #12
}
 8003912:	4618      	mov	r0, r3
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr

0800391c <LL_RCC_SetSMPSClockSource>:
  *          clock source when a supported SMPS Step Down converter clock
  *          MSIRANGE is set (LL_RCC_MSIRANGE_8 to LL_RCC_MSIRANGE_11)
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSMPSClockSource(uint32_t SMPSSource)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8003924:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800392a:	f023 0203 	bic.w	r2, r3, #3
 800392e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	4313      	orrs	r3, r2
 8003936:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <LL_LPM_EnableSleep>:
{
 8003944:	b480      	push	{r7}
 8003946:	af00      	add	r7, sp, #0
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003948:	4b05      	ldr	r3, [pc, #20]	; (8003960 <LL_LPM_EnableSleep+0x1c>)
 800394a:	691b      	ldr	r3, [r3, #16]
 800394c:	4a04      	ldr	r2, [pc, #16]	; (8003960 <LL_LPM_EnableSleep+0x1c>)
 800394e:	f023 0304 	bic.w	r3, r3, #4
 8003952:	6113      	str	r3, [r2, #16]
}
 8003954:	bf00      	nop
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	e000ed00 	.word	0xe000ed00

08003964 <LL_LPM_EnableDeepSleep>:
  * @brief  Processor uses deep sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableDeepSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableDeepSleep(void)
{
 8003964:	b480      	push	{r7}
 8003966:	af00      	add	r7, sp, #0
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003968:	4b05      	ldr	r3, [pc, #20]	; (8003980 <LL_LPM_EnableDeepSleep+0x1c>)
 800396a:	691b      	ldr	r3, [r3, #16]
 800396c:	4a04      	ldr	r2, [pc, #16]	; (8003980 <LL_LPM_EnableDeepSleep+0x1c>)
 800396e:	f043 0304 	orr.w	r3, r3, #4
 8003972:	6113      	str	r3, [r2, #16]
}
 8003974:	bf00      	nop
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	e000ed00 	.word	0xe000ed00

08003984 <LL_HSEM_1StepLock>:
  * @param  HSEMx HSEM Instance.
  * @param  Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31
  * @retval 1 lock fail, 0 lock successful or already locked by same core
  */
__STATIC_INLINE uint32_t LL_HSEM_1StepLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore)
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  return ((HSEMx->RLR[Semaphore] != (HSEM_R_LOCK | LL_HSEM_COREID)) ? 1UL : 0UL);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	683a      	ldr	r2, [r7, #0]
 8003992:	3220      	adds	r2, #32
 8003994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003998:	4a05      	ldr	r2, [pc, #20]	; (80039b0 <LL_HSEM_1StepLock+0x2c>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d001      	beq.n	80039a2 <LL_HSEM_1StepLock+0x1e>
 800399e:	2301      	movs	r3, #1
 80039a0:	e000      	b.n	80039a4 <LL_HSEM_1StepLock+0x20>
 80039a2:	2300      	movs	r3, #0
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr
 80039b0:	80000400 	.word	0x80000400

080039b4 <LL_HSEM_ReleaseLock>:
  * @param  Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31
  * @param  process Process number. Value between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_HSEM_ReleaseLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore, uint32_t process)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b085      	sub	sp, #20
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	607a      	str	r2, [r7, #4]
  WRITE_REG(HSEMx->R[Semaphore], (LL_HSEM_COREID | process));
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	f443 6180 	orr.w	r1, r3, #1024	; 0x400
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	68ba      	ldr	r2, [r7, #8]
 80039ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80039ce:	bf00      	nop
 80039d0:	3714      	adds	r7, #20
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr

080039da <PWR_EnterOffMode>:
  * @brief Enters Low Power Off Mode
  * @param none
  * @retval none
  */
void PWR_EnterOffMode(void)
{
 80039da:	b580      	push	{r7, lr}
 80039dc:	af00      	add	r7, sp, #0
/* USER CODE END PWR_EnterOffMode_1 */
  /**
   * The systick should be disabled for the same reason than when the device enters stop mode because
   * at this time, the device may enter either OffMode or StopMode.
   */
  HAL_SuspendTick();
 80039de:	f000 fb5f 	bl	80040a0 <HAL_SuspendTick>

  EnterLowPower();
 80039e2:	f000 f839 	bl	8003a58 <EnterLowPower>
   * in critical section. If an interrupt occurs while in that critical section before that point,
   * the flag is set and will be cleared here but the system will not enter Off Mode
   * because an interrupt is pending in the NVIC. The ISR will be executed when moving out
   * of this critical section
   */
  LL_PWR_ClearFlag_WU();
 80039e6:	f7ff ff03 	bl	80037f0 <LL_PWR_ClearFlag_WU>

  LL_PWR_SetPowerMode(LL_PWR_MODE_STANDBY);
 80039ea:	2003      	movs	r0, #3
 80039ec:	f7ff fed6 	bl	800379c <LL_PWR_SetPowerMode>

  LL_LPM_EnableDeepSleep(); /**< Set SLEEPDEEP bit of Cortex System Control Register */
 80039f0:	f7ff ffb8 	bl	8003964 <LL_LPM_EnableDeepSleep>
   */
#if defined (__CC_ARM)
  __force_stores();
#endif

  __WFI();
 80039f4:	bf30      	wfi

/* USER CODE BEGIN PWR_EnterOffMode_2 */

/* USER CODE END PWR_EnterOffMode_2 */
  return;
 80039f6:	bf00      	nop
}
 80039f8:	bd80      	pop	{r7, pc}

080039fa <PWR_ExitOffMode>:
  * @brief Exits Low Power Off Mode
  * @param none
  * @retval none
  */
void PWR_ExitOffMode(void)
{
 80039fa:	b580      	push	{r7, lr}
 80039fc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN PWR_ExitOffMode_1 */

/* USER CODE END PWR_ExitOffMode_1 */
  HAL_ResumeTick();
 80039fe:	f000 fb5f 	bl	80040c0 <HAL_ResumeTick>
/* USER CODE BEGIN PWR_ExitOffMode_2 */

/* USER CODE END PWR_ExitOffMode_2 */
  return;
 8003a02:	bf00      	nop
}
 8003a04:	bd80      	pop	{r7, pc}

08003a06 <PWR_EnterStopMode>:
  * @note ARM exists the function when waking up
  * @param none
  * @retval none
  */
void PWR_EnterStopMode(void)
{
 8003a06:	b580      	push	{r7, lr}
 8003a08:	af00      	add	r7, sp, #0
   *
   * When in production, the HAL_DBGMCU_EnableDBGStopMode() is not called so that the device can reach best power consumption
   * However, the systick should be disabled anyway to avoid the case when it is about to expire at the same time the device enters
   * stop mode (this will abort the Stop Mode entry).
   */
  HAL_SuspendTick();
 8003a0a:	f000 fb49 	bl	80040a0 <HAL_SuspendTick>

  /**
   * This function is called from CRITICAL SECTION
   */
  EnterLowPower();
 8003a0e:	f000 f823 	bl	8003a58 <EnterLowPower>

  /************************************************************************************
   * ENTER STOP MODE
   ***********************************************************************************/

  LL_PWR_SetPowerMode(LL_PWR_MODE_STOP2);
 8003a12:	2002      	movs	r0, #2
 8003a14:	f7ff fec2 	bl	800379c <LL_PWR_SetPowerMode>

  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8003a18:	2004      	movs	r0, #4
 8003a1a:	f7ff fed3 	bl	80037c4 <LL_C2_PWR_SetPowerMode>
  LL_LPM_EnableDeepSleep(); /**< Set SLEEPDEEP bit of Cortex System Control Register */
 8003a1e:	f7ff ffa1 	bl	8003964 <LL_LPM_EnableDeepSleep>
   */
#if defined (__CC_ARM)
  __force_stores();
#endif

  __WFI();
 8003a22:	bf30      	wfi

/* USER CODE BEGIN PWR_EnterStopMode_2 */

/* USER CODE END PWR_EnterStopMode_2 */
  return;
 8003a24:	bf00      	nop
}
 8003a26:	bd80      	pop	{r7, pc}

08003a28 <PWR_ExitStopMode>:
  * @note Enable the pll at 32MHz
  * @param none
  * @retval none
  */
void PWR_ExitStopMode(void)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	af00      	add	r7, sp, #0

/* USER CODE END PWR_ExitStopMode_1 */
  /**
   * This function is called from CRITICAL SECTION
   */
  ExitLowPower();
 8003a2c:	f000 f850 	bl	8003ad0 <ExitLowPower>

  HAL_ResumeTick();
 8003a30:	f000 fb46 	bl	80040c0 <HAL_ResumeTick>
/* USER CODE BEGIN PWR_ExitStopMode_2 */

/* USER CODE END PWR_ExitStopMode_2 */
  return;
 8003a34:	bf00      	nop
}
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <PWR_EnterSleepMode>:
  * @note ARM exits the function when waking up
  * @param none
  * @retval none
  */
void PWR_EnterSleepMode(void)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0
/* USER CODE BEGIN PWR_EnterSleepMode_1 */

/* USER CODE END PWR_EnterSleepMode_1 */

  HAL_SuspendTick();
 8003a3c:	f000 fb30 	bl	80040a0 <HAL_SuspendTick>

  /************************************************************************************
   * ENTER SLEEP MODE
   ***********************************************************************************/
  LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 8003a40:	f7ff ff80 	bl	8003944 <LL_LPM_EnableSleep>
   */
#if defined (__CC_ARM)
  __force_stores();
#endif

  __WFI();
 8003a44:	bf30      	wfi
/* USER CODE BEGIN PWR_EnterSleepMode_2 */

/* USER CODE END PWR_EnterSleepMode_2 */
  return;
 8003a46:	bf00      	nop
}
 8003a48:	bd80      	pop	{r7, pc}

08003a4a <PWR_ExitSleepMode>:
  * @note ARM exits the function when waking up
  * @param none
  * @retval none
  */
void PWR_ExitSleepMode(void)
{
 8003a4a:	b580      	push	{r7, lr}
 8003a4c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN PWR_ExitSleepMode_1 */

/* USER CODE END PWR_ExitSleepMode_1 */
  HAL_ResumeTick();
 8003a4e:	f000 fb37 	bl	80040c0 <HAL_ResumeTick>
/* USER CODE BEGIN PWR_ExitSleepMode_2 */

/* USER CODE END PWR_ExitSleepMode_2 */
  return;
 8003a52:	bf00      	nop
}
 8003a54:	bd80      	pop	{r7, pc}
	...

08003a58 <EnterLowPower>:
  * @brief Setup the system to enter either stop or off mode
  * @param none
  * @retval none
  */
static void EnterLowPower(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	af00      	add	r7, sp, #0
  /**
   * This function is called from CRITICAL SECTION
   */

  while(LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID));
 8003a5c:	bf00      	nop
 8003a5e:	2103      	movs	r1, #3
 8003a60:	4819      	ldr	r0, [pc, #100]	; (8003ac8 <EnterLowPower+0x70>)
 8003a62:	f7ff ff8f 	bl	8003984 <LL_HSEM_1StepLock>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d1f8      	bne.n	8003a5e <EnterLowPower+0x6>

  if (! LL_HSEM_1StepLock(HSEM, CFG_HW_ENTRY_STOP_MODE_SEMID))
 8003a6c:	2104      	movs	r1, #4
 8003a6e:	4816      	ldr	r0, [pc, #88]	; (8003ac8 <EnterLowPower+0x70>)
 8003a70:	f7ff ff88 	bl	8003984 <LL_HSEM_1StepLock>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d117      	bne.n	8003aaa <EnterLowPower+0x52>
  {
    if(LL_PWR_IsActiveFlag_C2DS() || LL_PWR_IsActiveFlag_C2SB())
 8003a7a:	f7ff fed9 	bl	8003830 <LL_PWR_IsActiveFlag_C2DS>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d104      	bne.n	8003a8e <EnterLowPower+0x36>
 8003a84:	f7ff fec0 	bl	8003808 <LL_PWR_IsActiveFlag_C2SB>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d015      	beq.n	8003aba <EnterLowPower+0x62>
    {
      /* Release ENTRY_STOP_MODE semaphore */
      LL_HSEM_ReleaseLock(HSEM, CFG_HW_ENTRY_STOP_MODE_SEMID, 0);
 8003a8e:	2200      	movs	r2, #0
 8003a90:	2104      	movs	r1, #4
 8003a92:	480d      	ldr	r0, [pc, #52]	; (8003ac8 <EnterLowPower+0x70>)
 8003a94:	f7ff ff8e 	bl	80039b4 <LL_HSEM_ReleaseLock>

      Switch_On_HSI();
 8003a98:	f000 f852 	bl	8003b40 <Switch_On_HSI>
      __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_0);
 8003a9c:	4b0b      	ldr	r3, [pc, #44]	; (8003acc <EnterLowPower+0x74>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a0a      	ldr	r2, [pc, #40]	; (8003acc <EnterLowPower+0x74>)
 8003aa2:	f023 0307 	bic.w	r3, r3, #7
 8003aa6:	6013      	str	r3, [r2, #0]
 8003aa8:	e007      	b.n	8003aba <EnterLowPower+0x62>
    }
  }
  else
  {
    Switch_On_HSI();
 8003aaa:	f000 f849 	bl	8003b40 <Switch_On_HSI>
    __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_0);
 8003aae:	4b07      	ldr	r3, [pc, #28]	; (8003acc <EnterLowPower+0x74>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a06      	ldr	r2, [pc, #24]	; (8003acc <EnterLowPower+0x74>)
 8003ab4:	f023 0307 	bic.w	r3, r3, #7
 8003ab8:	6013      	str	r3, [r2, #0]
  }

  /* Release RCC semaphore */
  LL_HSEM_ReleaseLock(HSEM, CFG_HW_RCC_SEMID, 0);
 8003aba:	2200      	movs	r2, #0
 8003abc:	2103      	movs	r1, #3
 8003abe:	4802      	ldr	r0, [pc, #8]	; (8003ac8 <EnterLowPower+0x70>)
 8003ac0:	f7ff ff78 	bl	80039b4 <LL_HSEM_ReleaseLock>

  return;
 8003ac4:	bf00      	nop
}
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	58001400 	.word	0x58001400
 8003acc:	58004000 	.word	0x58004000

08003ad0 <ExitLowPower>:
  * @brief Restore the system to exit stop mode
  * @param none
  * @retval none
  */
static void ExitLowPower(void)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	af00      	add	r7, sp, #0
  /* Release ENTRY_STOP_MODE semaphore */
  LL_HSEM_ReleaseLock(HSEM, CFG_HW_ENTRY_STOP_MODE_SEMID, 0);
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	2104      	movs	r1, #4
 8003ad8:	4817      	ldr	r0, [pc, #92]	; (8003b38 <ExitLowPower+0x68>)
 8003ada:	f7ff ff6b 	bl	80039b4 <LL_HSEM_ReleaseLock>

  while(LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID));
 8003ade:	bf00      	nop
 8003ae0:	2103      	movs	r1, #3
 8003ae2:	4815      	ldr	r0, [pc, #84]	; (8003b38 <ExitLowPower+0x68>)
 8003ae4:	f7ff ff4e 	bl	8003984 <LL_HSEM_1StepLock>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1f8      	bne.n	8003ae0 <ExitLowPower+0x10>

  if(LL_RCC_GetSysClkSource() == LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8003aee:	f7ff ff09 	bl	8003904 <LL_RCC_GetSysClkSource>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b04      	cmp	r3, #4
 8003af6:	d118      	bne.n	8003b2a <ExitLowPower+0x5a>
  {
/* Restore the clock configuration of the application in this user section */
/* USER CODE BEGIN ExitLowPower_1 */
    LL_RCC_HSE_Enable( );
 8003af8:	f7ff feae 	bl	8003858 <LL_RCC_HSE_Enable>
    __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8003afc:	4b0f      	ldr	r3, [pc, #60]	; (8003b3c <ExitLowPower+0x6c>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f023 0307 	bic.w	r3, r3, #7
 8003b04:	4a0d      	ldr	r2, [pc, #52]	; (8003b3c <ExitLowPower+0x6c>)
 8003b06:	f043 0301 	orr.w	r3, r3, #1
 8003b0a:	6013      	str	r3, [r2, #0]
    while(!LL_RCC_HSE_IsReady( ));
 8003b0c:	bf00      	nop
 8003b0e:	f7ff feb2 	bl	8003876 <LL_RCC_HSE_IsReady>
 8003b12:	4603      	mov	r3, r0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d0fa      	beq.n	8003b0e <ExitLowPower+0x3e>
    LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSE);
 8003b18:	2002      	movs	r0, #2
 8003b1a:	f7ff fedf 	bl	80038dc <LL_RCC_SetSysClkSource>
    while (LL_RCC_GetSysClkSource( ) != LL_RCC_SYS_CLKSOURCE_STATUS_HSE);
 8003b1e:	bf00      	nop
 8003b20:	f7ff fef0 	bl	8003904 <LL_RCC_GetSysClkSource>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b08      	cmp	r3, #8
 8003b28:	d1fa      	bne.n	8003b20 <ExitLowPower+0x50>

/* USER CODE END ExitLowPower_2 */
  }

  /* Release RCC semaphore */
  LL_HSEM_ReleaseLock(HSEM, CFG_HW_RCC_SEMID, 0);
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	2103      	movs	r1, #3
 8003b2e:	4802      	ldr	r0, [pc, #8]	; (8003b38 <ExitLowPower+0x68>)
 8003b30:	f7ff ff40 	bl	80039b4 <LL_HSEM_ReleaseLock>

  return;
 8003b34:	bf00      	nop
}
 8003b36:	bd80      	pop	{r7, pc}
 8003b38:	58001400 	.word	0x58001400
 8003b3c:	58004000 	.word	0x58004000

08003b40 <Switch_On_HSI>:
  * @brief Switch the system clock on HSI
  * @param none
  * @retval none
  */
static void Switch_On_HSI(void)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	af00      	add	r7, sp, #0
  LL_RCC_HSI_Enable();
 8003b44:	f7ff fea9 	bl	800389a <LL_RCC_HSI_Enable>
  while(!LL_RCC_HSI_IsReady());
 8003b48:	bf00      	nop
 8003b4a:	f7ff feb5 	bl	80038b8 <LL_RCC_HSI_IsReady>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d0fa      	beq.n	8003b4a <Switch_On_HSI+0xa>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8003b54:	2001      	movs	r0, #1
 8003b56:	f7ff fec1 	bl	80038dc <LL_RCC_SetSysClkSource>
  LL_RCC_SetSMPSClockSource(LL_RCC_SMPS_CLKSOURCE_HSI);
 8003b5a:	2000      	movs	r0, #0
 8003b5c:	f7ff fede 	bl	800391c <LL_RCC_SetSMPSClockSource>
  while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI);
 8003b60:	bf00      	nop
 8003b62:	f7ff fecf 	bl	8003904 <LL_RCC_GetSysClkSource>
 8003b66:	4603      	mov	r3, r0
 8003b68:	2b04      	cmp	r3, #4
 8003b6a:	d1fa      	bne.n	8003b62 <Switch_On_HSI+0x22>
  return;
 8003b6c:	bf00      	nop
}
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <LL_RCC_SetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b083      	sub	sp, #12
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003b78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b84:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003b90:	bf00      	nop
 8003b92:	370c      	adds	r7, #12
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8003ba0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ba8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003bac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003bb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003bb4:	bf00      	nop
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr

08003bbe <LL_AHB3_GRP1_EnableClock>:
{
 8003bbe:	b480      	push	{r7}
 8003bc0:	b085      	sub	sp, #20
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8003bc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003bcc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8003bd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bda:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	4013      	ands	r3, r2
 8003be0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003be2:	68fb      	ldr	r3, [r7, #12]
}
 8003be4:	bf00      	nop
 8003be6:	3714      	adds	r7, #20
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <LL_APB1_GRP1_EnableClock>:
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003bf8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bfc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003bfe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003c08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c0c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4013      	ands	r3, r2
 8003c12:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003c14:	68fb      	ldr	r3, [r7, #12]
}
 8003c16:	bf00      	nop
 8003c18:	3714      	adds	r7, #20
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr

08003c22 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c22:	b580      	push	{r7, lr}
 8003c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8003c26:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003c2a:	f7ff ffc8 	bl	8003bbe <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_PVM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_PVM_IRQn, 0, 0);
 8003c2e:	2200      	movs	r2, #0
 8003c30:	2100      	movs	r1, #0
 8003c32:	2001      	movs	r0, #1
 8003c34:	f000 fba5 	bl	8004382 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_PVM_IRQn);
 8003c38:	2001      	movs	r0, #1
 8003c3a:	f000 fbbc 	bl	80043b6 <HAL_NVIC_EnableIRQ>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 8003c3e:	2200      	movs	r2, #0
 8003c40:	2100      	movs	r1, #0
 8003c42:	2004      	movs	r0, #4
 8003c44:	f000 fb9d 	bl	8004382 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8003c48:	2004      	movs	r0, #4
 8003c4a:	f000 fbb4 	bl	80043b6 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8003c4e:	2200      	movs	r2, #0
 8003c50:	2100      	movs	r1, #0
 8003c52:	2005      	movs	r0, #5
 8003c54:	f000 fb95 	bl	8004382 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003c58:	2005      	movs	r0, #5
 8003c5a:	f000 fbac 	bl	80043b6 <HAL_NVIC_EnableIRQ>
  /* C2SEV_PWR_C2H_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(C2SEV_PWR_C2H_IRQn, 0, 0);
 8003c5e:	2200      	movs	r2, #0
 8003c60:	2100      	movs	r1, #0
 8003c62:	2015      	movs	r0, #21
 8003c64:	f000 fb8d 	bl	8004382 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(C2SEV_PWR_C2H_IRQn);
 8003c68:	2015      	movs	r0, #21
 8003c6a:	f000 fba4 	bl	80043b6 <HAL_NVIC_EnableIRQ>
  /* PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn, 0, 0);
 8003c6e:	2200      	movs	r2, #0
 8003c70:	2100      	movs	r1, #0
 8003c72:	202b      	movs	r0, #43	; 0x2b
 8003c74:	f000 fb85 	bl	8004382 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn);
 8003c78:	202b      	movs	r0, #43	; 0x2b
 8003c7a:	f000 fb9c 	bl	80043b6 <HAL_NVIC_EnableIRQ>
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8003c7e:	2200      	movs	r2, #0
 8003c80:	2100      	movs	r1, #0
 8003c82:	202e      	movs	r0, #46	; 0x2e
 8003c84:	f000 fb7d 	bl	8004382 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8003c88:	202e      	movs	r0, #46	; 0x2e
 8003c8a:	f000 fb94 	bl	80043b6 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 0, 0);
 8003c8e:	2200      	movs	r2, #0
 8003c90:	2100      	movs	r1, #0
 8003c92:	2036      	movs	r0, #54	; 0x36
 8003c94:	f000 fb75 	bl	8004382 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8003c98:	2036      	movs	r0, #54	; 0x36
 8003c9a:	f000 fb8c 	bl	80043b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003c9e:	bf00      	nop
 8003ca0:	bd80      	pop	{r7, pc}
	...

08003ca4 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b082      	sub	sp, #8
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a0d      	ldr	r2, [pc, #52]	; (8003ce8 <HAL_IPCC_MspInit+0x44>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d113      	bne.n	8003cde <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8003cb6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003cba:	f7ff ff80 	bl	8003bbe <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	2100      	movs	r1, #0
 8003cc2:	202c      	movs	r0, #44	; 0x2c
 8003cc4:	f000 fb5d 	bl	8004382 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8003cc8:	202c      	movs	r0, #44	; 0x2c
 8003cca:	f000 fb74 	bl	80043b6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8003cce:	2200      	movs	r2, #0
 8003cd0:	2100      	movs	r1, #0
 8003cd2:	202d      	movs	r0, #45	; 0x2d
 8003cd4:	f000 fb55 	bl	8004382 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8003cd8:	202d      	movs	r0, #45	; 0x2d
 8003cda:	f000 fb6c 	bl	80043b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 8003cde:	bf00      	nop
 8003ce0:	3708      	adds	r7, #8
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	58000c00 	.word	0x58000c00

08003cec <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b096      	sub	sp, #88	; 0x58
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003cf4:	f107 0308 	add.w	r3, r7, #8
 8003cf8:	2250      	movs	r2, #80	; 0x50
 8003cfa:	2100      	movs	r1, #0
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f007 f8f3 	bl	800aee8 <memset>
  if(hrtc->Instance==RTC)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a19      	ldr	r2, [pc, #100]	; (8003d6c <HAL_RTC_MspInit+0x80>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d12b      	bne.n	8003d64 <HAL_RTC_MspInit+0x78>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 8003d0c:	f001 fdd0 	bl	80058b0 <HAL_PWR_EnableBkUpAccess>

    /**
     *  Write twice the value to flush the APB-AHB bridge
     *  This bit shall be written in the register before writing the next one
     */
    HAL_PWR_EnableBkUpAccess();
 8003d10:	f001 fdce 	bl	80058b0 <HAL_PWR_EnableBkUpAccess>

    __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE); /**< Select LSE as RTC Input */
 8003d14:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003d18:	f7ff ff2a 	bl	8003b70 <LL_RCC_SetRTCClockSource>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003d1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003d20:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003d22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d26:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003d28:	f107 0308 	add.w	r3, r7, #8
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f003 f93e 	bl	8006fae <HAL_RCCEx_PeriphCLKConfig>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d001      	beq.n	8003d3c <HAL_RTC_MspInit+0x50>
    {
      Error_Handler();
 8003d38:	f7ff fd28 	bl	800378c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003d3c:	f7ff ff2e 	bl	8003b9c <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003d40:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003d44:	f7ff ff54 	bl	8003bf0 <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8003d48:	2200      	movs	r2, #0
 8003d4a:	2100      	movs	r1, #0
 8003d4c:	2003      	movs	r0, #3
 8003d4e:	f000 fb18 	bl	8004382 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8003d52:	2003      	movs	r0, #3
 8003d54:	f000 fb2f 	bl	80043b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */
    
    MODIFY_REG(RTC->CR, RTC_CR_WUCKSEL, CFG_RTC_WUCKSEL_DIVIDER);
 8003d58:	4b04      	ldr	r3, [pc, #16]	; (8003d6c <HAL_RTC_MspInit+0x80>)
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	4a03      	ldr	r2, [pc, #12]	; (8003d6c <HAL_RTC_MspInit+0x80>)
 8003d5e:	f023 0307 	bic.w	r3, r3, #7
 8003d62:	6093      	str	r3, [r2, #8]
  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003d64:	bf00      	nop
 8003d66:	3758      	adds	r7, #88	; 0x58
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	40002800 	.word	0x40002800

08003d70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d70:	b480      	push	{r7}
 8003d72:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003d74:	bf00      	nop
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr

08003d7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d7e:	b480      	push	{r7}
 8003d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d82:	e7fe      	b.n	8003d82 <HardFault_Handler+0x4>

08003d84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d84:	b480      	push	{r7}
 8003d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d88:	e7fe      	b.n	8003d88 <MemManage_Handler+0x4>

08003d8a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d8a:	b480      	push	{r7}
 8003d8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d8e:	e7fe      	b.n	8003d8e <BusFault_Handler+0x4>

08003d90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d90:	b480      	push	{r7}
 8003d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d94:	e7fe      	b.n	8003d94 <UsageFault_Handler+0x4>

08003d96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d96:	b480      	push	{r7}
 8003d98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d9a:	bf00      	nop
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr

08003da4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003da4:	b480      	push	{r7}
 8003da6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003da8:	bf00      	nop
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr

08003db2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003db2:	b480      	push	{r7}
 8003db4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003db6:	bf00      	nop
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr

08003dc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003dc4:	f000 f934 	bl	8004030 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003dc8:	bf00      	nop
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <PVD_PVM_IRQHandler>:

/**
  * @brief This function handles PVD/PVM0/PVM2 interrupts through EXTI lines 16/31/33.
  */
void PVD_PVM_IRQHandler(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_PVM_IRQn 0 */

  /* USER CODE END PVD_PVM_IRQn 0 */
  HAL_PWREx_PVD_PVM_IRQHandler();
 8003dd0:	f001 fdd4 	bl	800597c <HAL_PWREx_PVD_PVM_IRQHandler>
  /* USER CODE BEGIN PVD_PVM_IRQn 1 */

  /* USER CODE END PVD_PVM_IRQn 1 */
}
 8003dd4:	bf00      	nop
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8003ddc:	f7fe ff2e 	bl	8002c3c <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8003de0:	bf00      	nop
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8003de8:	f000 fc9a 	bl	8004720 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8003dec:	bf00      	nop
 8003dee:	bd80      	pop	{r7, pc}

08003df0 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8003df0:	b480      	push	{r7}
 8003df2:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8003df4:	bf00      	nop
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr
	...

08003e00 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8003e04:	4802      	ldr	r0, [pc, #8]	; (8003e10 <DMA1_Channel1_IRQHandler+0x10>)
 8003e06:	f000 fbdc 	bl	80045c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003e0a:	bf00      	nop
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	2000046c 	.word	0x2000046c

08003e14 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003e18:	4802      	ldr	r0, [pc, #8]	; (8003e24 <DMA1_Channel2_IRQHandler+0x10>)
 8003e1a:	f000 fbd2 	bl	80045c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003e1e:	bf00      	nop
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	200004cc 	.word	0x200004cc

08003e28 <C2SEV_PWR_C2H_IRQHandler>:

/**
  * @brief This function handles CPU2 SEV interrupt through EXTI line 40 and PWR CPU2 HOLD wake-up interrupt.
  */
void C2SEV_PWR_C2H_IRQHandler(void)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	af00      	add	r7, sp, #0

  /* USER CODE END C2SEV_PWR_C2H_IRQn 0 */
  /* USER CODE BEGIN C2SEV_PWR_C2H_IRQn 1 */

  /* USER CODE END C2SEV_PWR_C2H_IRQn 1 */
}
 8003e2c:	bf00      	nop
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr
	...

08003e38 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003e3c:	4802      	ldr	r0, [pc, #8]	; (8003e48 <USART1_IRQHandler+0x10>)
 8003e3e:	f003 fd8d 	bl	800795c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003e42:	bf00      	nop
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	200003d8 	.word	0x200003d8

08003e4c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8003e50:	4802      	ldr	r0, [pc, #8]	; (8003e5c <LPUART1_IRQHandler+0x10>)
 8003e52:	f003 fd83 	bl	800795c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8003e56:	bf00      	nop
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	20000344 	.word	0x20000344

08003e60 <PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler>:

/**
  * @brief This function handles PWR switching on the fly, end of BLE activity, end of 802.15.4 activity, end of critical radio phase interrupt.
  */
void PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler(void)
{
 8003e60:	b480      	push	{r7}
 8003e62:	af00      	add	r7, sp, #0

  /* USER CODE END PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn 0 */
  /* USER CODE BEGIN PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn 1 */

  /* USER CODE END PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn 1 */
}
 8003e64:	bf00      	nop
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr

08003e6e <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8003e6e:	b580      	push	{r7, lr}
 8003e70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8003e72:	f7fd fe07 	bl	8001a84 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8003e76:	bf00      	nop
 8003e78:	bd80      	pop	{r7, pc}

08003e7a <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8003e7a:	b580      	push	{r7, lr}
 8003e7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8003e7e:	f7fd fe5b 	bl	8001b38 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8003e82:	bf00      	nop
 8003e84:	bd80      	pop	{r7, pc}

08003e86 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8003e86:	b580      	push	{r7, lr}
 8003e88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8003e8a:	f000 fec1 	bl	8004c10 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8003e8e:	bf00      	nop
 8003e90:	bd80      	pop	{r7, pc}

08003e92 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 8003e92:	b480      	push	{r7}
 8003e94:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 8003e96:	bf00      	nop
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <EXTI15_10_IRQHandler>:
  * @brief  This function handles EXTI15_10_IRQ Handler.
  * @param  None
  * @retval None
  */
void EXTI15_10_IRQHandler(void)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(BUTTON_USER1_PIN);
 8003ea4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003ea8:	f000 fe9a 	bl	8004be0 <HAL_GPIO_EXTI_IRQHandler>
}
 8003eac:	bf00      	nop
 8003eae:	bd80      	pop	{r7, pc}

08003eb0 <logApplication>:
 * @param[in]     aFormat     User string format.
 *
 * @returns  Number of bytes successfully written to the log buffer.
 */
void logApplication(appliLogLevel_t aLogLevel, appliLogRegion_t aLogRegion, const char *aFormat, ...)
{
 8003eb0:	b40c      	push	{r2, r3}
 8003eb2:	b480      	push	{r7}
 8003eb4:	b083      	sub	sp, #12
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	4603      	mov	r3, r0
 8003eba:	460a      	mov	r2, r1
 8003ebc:	71fb      	strb	r3, [r7, #7]
 8003ebe:	4613      	mov	r3, r2
 8003ec0:	71bb      	strb	r3, [r7, #6]
  }else
  {
    /* Print nothing */
  }
#endif /* CFG_DEBUG_TRACE */
}
 8003ec2:	bf00      	nop
 8003ec4:	370c      	adds	r7, #12
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	b002      	add	sp, #8
 8003ece:	4770      	bx	lr

08003ed0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8003ed4:	4b26      	ldr	r3, [pc, #152]	; (8003f70 <SystemInit+0xa0>)
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8003eda:	4b25      	ldr	r3, [pc, #148]	; (8003f70 <SystemInit+0xa0>)
 8003edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ee0:	4a23      	ldr	r2, [pc, #140]	; (8003f70 <SystemInit+0xa0>)
 8003ee2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ee6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003eea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003ef4:	f043 0301 	orr.w	r3, r3, #1
 8003ef8:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8003efa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003efe:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8003f02:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8003f04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f0e:	4b19      	ldr	r3, [pc, #100]	; (8003f74 <SystemInit+0xa4>)
 8003f10:	4013      	ands	r3, r2
 8003f12:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8003f14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f1c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003f20:	f023 0305 	bic.w	r3, r3, #5
 8003f24:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003f28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f2c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003f30:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003f34:	f023 0301 	bic.w	r3, r3, #1
 8003f38:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8003f3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f40:	4a0d      	ldr	r2, [pc, #52]	; (8003f78 <SystemInit+0xa8>)
 8003f42:	60da      	str	r2, [r3, #12]

  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8003f44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f48:	4a0b      	ldr	r2, [pc, #44]	; (8003f78 <SystemInit+0xa8>)
 8003f4a:	611a      	str	r2, [r3, #16]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003f4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003f56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f5a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003f5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f60:	2200      	movs	r2, #0
 8003f62:	619a      	str	r2, [r3, #24]
}
 8003f64:	bf00      	nop
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr
 8003f6e:	bf00      	nop
 8003f70:	e000ed00 	.word	0xe000ed00
 8003f74:	faf6fefb 	.word	0xfaf6fefb
 8003f78:	22041000 	.word	0x22041000

08003f7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003f82:	2300      	movs	r3, #0
 8003f84:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f86:	4b0c      	ldr	r3, [pc, #48]	; (8003fb8 <HAL_Init+0x3c>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a0b      	ldr	r2, [pc, #44]	; (8003fb8 <HAL_Init+0x3c>)
 8003f8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f90:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f92:	2003      	movs	r0, #3
 8003f94:	f000 f9ea 	bl	800436c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003f98:	2000      	movs	r0, #0
 8003f9a:	f000 f80f 	bl	8003fbc <HAL_InitTick>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d002      	beq.n	8003faa <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	71fb      	strb	r3, [r7, #7]
 8003fa8:	e001      	b.n	8003fae <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003faa:	f7ff fe3a 	bl	8003c22 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003fae:	79fb      	ldrb	r3, [r7, #7]
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	3708      	adds	r7, #8
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	58004000 	.word	0x58004000

08003fbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8003fc8:	4b17      	ldr	r3, [pc, #92]	; (8004028 <HAL_InitTick+0x6c>)
 8003fca:	781b      	ldrb	r3, [r3, #0]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d024      	beq.n	800401a <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003fd0:	f002 fd88 	bl	8006ae4 <HAL_RCC_GetHCLKFreq>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	4b14      	ldr	r3, [pc, #80]	; (8004028 <HAL_InitTick+0x6c>)
 8003fd8:	781b      	ldrb	r3, [r3, #0]
 8003fda:	4619      	mov	r1, r3
 8003fdc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fe0:	fbb3 f3f1 	udiv	r3, r3, r1
 8003fe4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f000 fa04 	bl	80043f6 <HAL_SYSTICK_Config>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d10f      	bne.n	8004014 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2b0f      	cmp	r3, #15
 8003ff8:	d809      	bhi.n	800400e <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	6879      	ldr	r1, [r7, #4]
 8003ffe:	f04f 30ff 	mov.w	r0, #4294967295
 8004002:	f000 f9be 	bl	8004382 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004006:	4a09      	ldr	r2, [pc, #36]	; (800402c <HAL_InitTick+0x70>)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6013      	str	r3, [r2, #0]
 800400c:	e007      	b.n	800401e <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	73fb      	strb	r3, [r7, #15]
 8004012:	e004      	b.n	800401e <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	73fb      	strb	r3, [r7, #15]
 8004018:	e001      	b.n	800401e <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800401e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004020:	4618      	mov	r0, r3
 8004022:	3710      	adds	r7, #16
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}
 8004028:	20000034 	.word	0x20000034
 800402c:	20000030 	.word	0x20000030

08004030 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004030:	b480      	push	{r7}
 8004032:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004034:	4b06      	ldr	r3, [pc, #24]	; (8004050 <HAL_IncTick+0x20>)
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	461a      	mov	r2, r3
 800403a:	4b06      	ldr	r3, [pc, #24]	; (8004054 <HAL_IncTick+0x24>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4413      	add	r3, r2
 8004040:	4a04      	ldr	r2, [pc, #16]	; (8004054 <HAL_IncTick+0x24>)
 8004042:	6013      	str	r3, [r2, #0]
}
 8004044:	bf00      	nop
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	20000034 	.word	0x20000034
 8004054:	200005b0 	.word	0x200005b0

08004058 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004058:	b480      	push	{r7}
 800405a:	af00      	add	r7, sp, #0
  return uwTick;
 800405c:	4b03      	ldr	r3, [pc, #12]	; (800406c <HAL_GetTick+0x14>)
 800405e:	681b      	ldr	r3, [r3, #0]
}
 8004060:	4618      	mov	r0, r3
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop
 800406c:	200005b0 	.word	0x200005b0

08004070 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8004070:	b480      	push	{r7}
 8004072:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8004074:	4b03      	ldr	r3, [pc, #12]	; (8004084 <HAL_GetTickPrio+0x14>)
 8004076:	681b      	ldr	r3, [r3, #0]
}
 8004078:	4618      	mov	r0, r3
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop
 8004084:	20000030 	.word	0x20000030

08004088 <HAL_GetTickFreq>:
/**
  * @brief Return tick frequency.
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8004088:	b480      	push	{r7}
 800408a:	af00      	add	r7, sp, #0
  return uwTickFreq;
 800408c:	4b03      	ldr	r3, [pc, #12]	; (800409c <HAL_GetTickFreq+0x14>)
 800408e:	781b      	ldrb	r3, [r3, #0]
}
 8004090:	4618      	mov	r0, r3
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr
 800409a:	bf00      	nop
 800409c:	20000034 	.word	0x20000034

080040a0 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80040a0:	b480      	push	{r7}
 80040a2:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80040a4:	4b05      	ldr	r3, [pc, #20]	; (80040bc <HAL_SuspendTick+0x1c>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a04      	ldr	r2, [pc, #16]	; (80040bc <HAL_SuspendTick+0x1c>)
 80040aa:	f023 0302 	bic.w	r3, r3, #2
 80040ae:	6013      	str	r3, [r2, #0]
}
 80040b0:	bf00      	nop
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr
 80040ba:	bf00      	nop
 80040bc:	e000e010 	.word	0xe000e010

080040c0 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80040c0:	b480      	push	{r7}
 80040c2:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80040c4:	4b05      	ldr	r3, [pc, #20]	; (80040dc <HAL_ResumeTick+0x1c>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a04      	ldr	r2, [pc, #16]	; (80040dc <HAL_ResumeTick+0x1c>)
 80040ca:	f043 0302 	orr.w	r3, r3, #2
 80040ce:	6013      	str	r3, [r2, #0]
}
 80040d0:	bf00      	nop
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr
 80040da:	bf00      	nop
 80040dc:	e000e010 	.word	0xe000e010

080040e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b085      	sub	sp, #20
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	f003 0307 	and.w	r3, r3, #7
 80040ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040f0:	4b0c      	ldr	r3, [pc, #48]	; (8004124 <__NVIC_SetPriorityGrouping+0x44>)
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040f6:	68ba      	ldr	r2, [r7, #8]
 80040f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80040fc:	4013      	ands	r3, r2
 80040fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004108:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800410c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004110:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004112:	4a04      	ldr	r2, [pc, #16]	; (8004124 <__NVIC_SetPriorityGrouping+0x44>)
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	60d3      	str	r3, [r2, #12]
}
 8004118:	bf00      	nop
 800411a:	3714      	adds	r7, #20
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr
 8004124:	e000ed00 	.word	0xe000ed00

08004128 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004128:	b480      	push	{r7}
 800412a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800412c:	4b04      	ldr	r3, [pc, #16]	; (8004140 <__NVIC_GetPriorityGrouping+0x18>)
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	0a1b      	lsrs	r3, r3, #8
 8004132:	f003 0307 	and.w	r3, r3, #7
}
 8004136:	4618      	mov	r0, r3
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr
 8004140:	e000ed00 	.word	0xe000ed00

08004144 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	4603      	mov	r3, r0
 800414c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800414e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004152:	2b00      	cmp	r3, #0
 8004154:	db0b      	blt.n	800416e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004156:	79fb      	ldrb	r3, [r7, #7]
 8004158:	f003 021f 	and.w	r2, r3, #31
 800415c:	4907      	ldr	r1, [pc, #28]	; (800417c <__NVIC_EnableIRQ+0x38>)
 800415e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004162:	095b      	lsrs	r3, r3, #5
 8004164:	2001      	movs	r0, #1
 8004166:	fa00 f202 	lsl.w	r2, r0, r2
 800416a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800416e:	bf00      	nop
 8004170:	370c      	adds	r7, #12
 8004172:	46bd      	mov	sp, r7
 8004174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004178:	4770      	bx	lr
 800417a:	bf00      	nop
 800417c:	e000e100 	.word	0xe000e100

08004180 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	4603      	mov	r3, r0
 8004188:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800418a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800418e:	2b00      	cmp	r3, #0
 8004190:	db12      	blt.n	80041b8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004192:	79fb      	ldrb	r3, [r7, #7]
 8004194:	f003 021f 	and.w	r2, r3, #31
 8004198:	490a      	ldr	r1, [pc, #40]	; (80041c4 <__NVIC_DisableIRQ+0x44>)
 800419a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800419e:	095b      	lsrs	r3, r3, #5
 80041a0:	2001      	movs	r0, #1
 80041a2:	fa00 f202 	lsl.w	r2, r0, r2
 80041a6:	3320      	adds	r3, #32
 80041a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80041ac:	f3bf 8f4f 	dsb	sy
}
 80041b0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80041b2:	f3bf 8f6f 	isb	sy
}
 80041b6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80041b8:	bf00      	nop
 80041ba:	370c      	adds	r7, #12
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr
 80041c4:	e000e100 	.word	0xe000e100

080041c8 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	4603      	mov	r3, r0
 80041d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	db0c      	blt.n	80041f4 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041da:	79fb      	ldrb	r3, [r7, #7]
 80041dc:	f003 021f 	and.w	r2, r3, #31
 80041e0:	4907      	ldr	r1, [pc, #28]	; (8004200 <__NVIC_SetPendingIRQ+0x38>)
 80041e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041e6:	095b      	lsrs	r3, r3, #5
 80041e8:	2001      	movs	r0, #1
 80041ea:	fa00 f202 	lsl.w	r2, r0, r2
 80041ee:	3340      	adds	r3, #64	; 0x40
 80041f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80041f4:	bf00      	nop
 80041f6:	370c      	adds	r7, #12
 80041f8:	46bd      	mov	sp, r7
 80041fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fe:	4770      	bx	lr
 8004200:	e000e100 	.word	0xe000e100

08004204 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	4603      	mov	r3, r0
 800420c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800420e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004212:	2b00      	cmp	r3, #0
 8004214:	db0c      	blt.n	8004230 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004216:	79fb      	ldrb	r3, [r7, #7]
 8004218:	f003 021f 	and.w	r2, r3, #31
 800421c:	4907      	ldr	r1, [pc, #28]	; (800423c <__NVIC_ClearPendingIRQ+0x38>)
 800421e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004222:	095b      	lsrs	r3, r3, #5
 8004224:	2001      	movs	r0, #1
 8004226:	fa00 f202 	lsl.w	r2, r0, r2
 800422a:	3360      	adds	r3, #96	; 0x60
 800422c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004230:	bf00      	nop
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr
 800423c:	e000e100 	.word	0xe000e100

08004240 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	4603      	mov	r3, r0
 8004248:	6039      	str	r1, [r7, #0]
 800424a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800424c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004250:	2b00      	cmp	r3, #0
 8004252:	db0a      	blt.n	800426a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	b2da      	uxtb	r2, r3
 8004258:	490c      	ldr	r1, [pc, #48]	; (800428c <__NVIC_SetPriority+0x4c>)
 800425a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800425e:	0112      	lsls	r2, r2, #4
 8004260:	b2d2      	uxtb	r2, r2
 8004262:	440b      	add	r3, r1
 8004264:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004268:	e00a      	b.n	8004280 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	b2da      	uxtb	r2, r3
 800426e:	4908      	ldr	r1, [pc, #32]	; (8004290 <__NVIC_SetPriority+0x50>)
 8004270:	79fb      	ldrb	r3, [r7, #7]
 8004272:	f003 030f 	and.w	r3, r3, #15
 8004276:	3b04      	subs	r3, #4
 8004278:	0112      	lsls	r2, r2, #4
 800427a:	b2d2      	uxtb	r2, r2
 800427c:	440b      	add	r3, r1
 800427e:	761a      	strb	r2, [r3, #24]
}
 8004280:	bf00      	nop
 8004282:	370c      	adds	r7, #12
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr
 800428c:	e000e100 	.word	0xe000e100
 8004290:	e000ed00 	.word	0xe000ed00

08004294 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004294:	b480      	push	{r7}
 8004296:	b089      	sub	sp, #36	; 0x24
 8004298:	af00      	add	r7, sp, #0
 800429a:	60f8      	str	r0, [r7, #12]
 800429c:	60b9      	str	r1, [r7, #8]
 800429e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f003 0307 	and.w	r3, r3, #7
 80042a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042a8:	69fb      	ldr	r3, [r7, #28]
 80042aa:	f1c3 0307 	rsb	r3, r3, #7
 80042ae:	2b04      	cmp	r3, #4
 80042b0:	bf28      	it	cs
 80042b2:	2304      	movcs	r3, #4
 80042b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80042b6:	69fb      	ldr	r3, [r7, #28]
 80042b8:	3304      	adds	r3, #4
 80042ba:	2b06      	cmp	r3, #6
 80042bc:	d902      	bls.n	80042c4 <NVIC_EncodePriority+0x30>
 80042be:	69fb      	ldr	r3, [r7, #28]
 80042c0:	3b03      	subs	r3, #3
 80042c2:	e000      	b.n	80042c6 <NVIC_EncodePriority+0x32>
 80042c4:	2300      	movs	r3, #0
 80042c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042c8:	f04f 32ff 	mov.w	r2, #4294967295
 80042cc:	69bb      	ldr	r3, [r7, #24]
 80042ce:	fa02 f303 	lsl.w	r3, r2, r3
 80042d2:	43da      	mvns	r2, r3
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	401a      	ands	r2, r3
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042dc:	f04f 31ff 	mov.w	r1, #4294967295
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	fa01 f303 	lsl.w	r3, r1, r3
 80042e6:	43d9      	mvns	r1, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042ec:	4313      	orrs	r3, r2
         );
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3724      	adds	r7, #36	; 0x24
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr
	...

080042fc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80042fc:	b480      	push	{r7}
 80042fe:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8004300:	f3bf 8f4f 	dsb	sy
}
 8004304:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004306:	4b06      	ldr	r3, [pc, #24]	; (8004320 <__NVIC_SystemReset+0x24>)
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800430e:	4904      	ldr	r1, [pc, #16]	; (8004320 <__NVIC_SystemReset+0x24>)
 8004310:	4b04      	ldr	r3, [pc, #16]	; (8004324 <__NVIC_SystemReset+0x28>)
 8004312:	4313      	orrs	r3, r2
 8004314:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8004316:	f3bf 8f4f 	dsb	sy
}
 800431a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800431c:	bf00      	nop
 800431e:	e7fd      	b.n	800431c <__NVIC_SystemReset+0x20>
 8004320:	e000ed00 	.word	0xe000ed00
 8004324:	05fa0004 	.word	0x05fa0004

08004328 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	3b01      	subs	r3, #1
 8004334:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004338:	d301      	bcc.n	800433e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800433a:	2301      	movs	r3, #1
 800433c:	e00f      	b.n	800435e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800433e:	4a0a      	ldr	r2, [pc, #40]	; (8004368 <SysTick_Config+0x40>)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	3b01      	subs	r3, #1
 8004344:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004346:	210f      	movs	r1, #15
 8004348:	f04f 30ff 	mov.w	r0, #4294967295
 800434c:	f7ff ff78 	bl	8004240 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004350:	4b05      	ldr	r3, [pc, #20]	; (8004368 <SysTick_Config+0x40>)
 8004352:	2200      	movs	r2, #0
 8004354:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004356:	4b04      	ldr	r3, [pc, #16]	; (8004368 <SysTick_Config+0x40>)
 8004358:	2207      	movs	r2, #7
 800435a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800435c:	2300      	movs	r3, #0
}
 800435e:	4618      	mov	r0, r3
 8004360:	3708      	adds	r7, #8
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
 8004366:	bf00      	nop
 8004368:	e000e010 	.word	0xe000e010

0800436c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b082      	sub	sp, #8
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f7ff feb3 	bl	80040e0 <__NVIC_SetPriorityGrouping>
}
 800437a:	bf00      	nop
 800437c:	3708      	adds	r7, #8
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}

08004382 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004382:	b580      	push	{r7, lr}
 8004384:	b086      	sub	sp, #24
 8004386:	af00      	add	r7, sp, #0
 8004388:	4603      	mov	r3, r0
 800438a:	60b9      	str	r1, [r7, #8]
 800438c:	607a      	str	r2, [r7, #4]
 800438e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004390:	f7ff feca 	bl	8004128 <__NVIC_GetPriorityGrouping>
 8004394:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	68b9      	ldr	r1, [r7, #8]
 800439a:	6978      	ldr	r0, [r7, #20]
 800439c:	f7ff ff7a 	bl	8004294 <NVIC_EncodePriority>
 80043a0:	4602      	mov	r2, r0
 80043a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043a6:	4611      	mov	r1, r2
 80043a8:	4618      	mov	r0, r3
 80043aa:	f7ff ff49 	bl	8004240 <__NVIC_SetPriority>
}
 80043ae:	bf00      	nop
 80043b0:	3718      	adds	r7, #24
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}

080043b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043b6:	b580      	push	{r7, lr}
 80043b8:	b082      	sub	sp, #8
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	4603      	mov	r3, r0
 80043be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043c4:	4618      	mov	r0, r3
 80043c6:	f7ff febd 	bl	8004144 <__NVIC_EnableIRQ>
}
 80043ca:	bf00      	nop
 80043cc:	3708      	adds	r7, #8
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}

080043d2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80043d2:	b580      	push	{r7, lr}
 80043d4:	b082      	sub	sp, #8
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	4603      	mov	r3, r0
 80043da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80043dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043e0:	4618      	mov	r0, r3
 80043e2:	f7ff fecd 	bl	8004180 <__NVIC_DisableIRQ>
}
 80043e6:	bf00      	nop
 80043e8:	3708      	adds	r7, #8
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}

080043ee <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80043ee:	b580      	push	{r7, lr}
 80043f0:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80043f2:	f7ff ff83 	bl	80042fc <__NVIC_SystemReset>

080043f6 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b082      	sub	sp, #8
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f7ff ff92 	bl	8004328 <SysTick_Config>
 8004404:	4603      	mov	r3, r0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3708      	adds	r7, #8
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}

0800440e <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800440e:	b580      	push	{r7, lr}
 8004410:	b082      	sub	sp, #8
 8004412:	af00      	add	r7, sp, #0
 8004414:	4603      	mov	r3, r0
 8004416:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8004418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800441c:	4618      	mov	r0, r3
 800441e:	f7ff fed3 	bl	80041c8 <__NVIC_SetPendingIRQ>
}
 8004422:	bf00      	nop
 8004424:	3708      	adds	r7, #8
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}

0800442a <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800442a:	b580      	push	{r7, lr}
 800442c:	b082      	sub	sp, #8
 800442e:	af00      	add	r7, sp, #0
 8004430:	4603      	mov	r3, r0
 8004432:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8004434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004438:	4618      	mov	r0, r3
 800443a:	f7ff fee3 	bl	8004204 <__NVIC_ClearPendingIRQ>
}
 800443e:	bf00      	nop
 8004440:	3708      	adds	r7, #8
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}

08004446 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004446:	b480      	push	{r7}
 8004448:	b083      	sub	sp, #12
 800444a:	af00      	add	r7, sp, #0
 800444c:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d101      	bne.n	8004458 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e04f      	b.n	80044f8 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800445e:	b2db      	uxtb	r3, r3
 8004460:	2b02      	cmp	r3, #2
 8004462:	d008      	beq.n	8004476 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2204      	movs	r2, #4
 8004468:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e040      	b.n	80044f8 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f022 020e 	bic.w	r2, r2, #14
 8004484:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004490:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004494:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f022 0201 	bic.w	r2, r2, #1
 80044a4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044aa:	f003 021c 	and.w	r2, r3, #28
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b2:	2101      	movs	r1, #1
 80044b4:	fa01 f202 	lsl.w	r2, r1, r2
 80044b8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80044c2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d00c      	beq.n	80044e6 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044da:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80044e4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2201      	movs	r2, #1
 80044ea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 80044f6:	2300      	movs	r3, #0
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	370c      	adds	r7, #12
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr

08004504 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800450c:	2300      	movs	r3, #0
 800450e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004516:	b2db      	uxtb	r3, r3
 8004518:	2b02      	cmp	r3, #2
 800451a:	d005      	beq.n	8004528 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2204      	movs	r2, #4
 8004520:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	73fb      	strb	r3, [r7, #15]
 8004526:	e047      	b.n	80045b8 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f022 020e 	bic.w	r2, r2, #14
 8004536:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f022 0201 	bic.w	r2, r2, #1
 8004546:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004552:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004556:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800455c:	f003 021c 	and.w	r2, r3, #28
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004564:	2101      	movs	r1, #1
 8004566:	fa01 f202 	lsl.w	r2, r1, r2
 800456a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004570:	687a      	ldr	r2, [r7, #4]
 8004572:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004574:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00c      	beq.n	8004598 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004588:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800458c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004596:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d003      	beq.n	80045b8 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	4798      	blx	r3
    }
  }
  return status;
 80045b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3710      	adds	r7, #16
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}

080045c2 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80045c2:	b580      	push	{r7, lr}
 80045c4:	b084      	sub	sp, #16
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045de:	f003 031c 	and.w	r3, r3, #28
 80045e2:	2204      	movs	r2, #4
 80045e4:	409a      	lsls	r2, r3
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	4013      	ands	r3, r2
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d026      	beq.n	800463c <HAL_DMA_IRQHandler+0x7a>
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	f003 0304 	and.w	r3, r3, #4
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d021      	beq.n	800463c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0320 	and.w	r3, r3, #32
 8004602:	2b00      	cmp	r3, #0
 8004604:	d107      	bne.n	8004616 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f022 0204 	bic.w	r2, r2, #4
 8004614:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800461a:	f003 021c 	and.w	r2, r3, #28
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004622:	2104      	movs	r1, #4
 8004624:	fa01 f202 	lsl.w	r2, r1, r2
 8004628:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800462e:	2b00      	cmp	r3, #0
 8004630:	d071      	beq.n	8004716 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800463a:	e06c      	b.n	8004716 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004640:	f003 031c 	and.w	r3, r3, #28
 8004644:	2202      	movs	r2, #2
 8004646:	409a      	lsls	r2, r3
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	4013      	ands	r3, r2
 800464c:	2b00      	cmp	r3, #0
 800464e:	d02e      	beq.n	80046ae <HAL_DMA_IRQHandler+0xec>
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	f003 0302 	and.w	r3, r3, #2
 8004656:	2b00      	cmp	r3, #0
 8004658:	d029      	beq.n	80046ae <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0320 	and.w	r3, r3, #32
 8004664:	2b00      	cmp	r3, #0
 8004666:	d10b      	bne.n	8004680 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f022 020a 	bic.w	r2, r2, #10
 8004676:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004684:	f003 021c 	and.w	r2, r3, #28
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468c:	2102      	movs	r1, #2
 800468e:	fa01 f202 	lsl.w	r2, r1, r2
 8004692:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d038      	beq.n	8004716 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80046ac:	e033      	b.n	8004716 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046b2:	f003 031c 	and.w	r3, r3, #28
 80046b6:	2208      	movs	r2, #8
 80046b8:	409a      	lsls	r2, r3
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	4013      	ands	r3, r2
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d02a      	beq.n	8004718 <HAL_DMA_IRQHandler+0x156>
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	f003 0308 	and.w	r3, r3, #8
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d025      	beq.n	8004718 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f022 020e 	bic.w	r2, r2, #14
 80046da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046e0:	f003 021c 	and.w	r2, r3, #28
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e8:	2101      	movs	r1, #1
 80046ea:	fa01 f202 	lsl.w	r2, r1, r2
 80046ee:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2201      	movs	r2, #1
 80046fa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2200      	movs	r2, #0
 8004702:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800470a:	2b00      	cmp	r3, #0
 800470c:	d004      	beq.n	8004718 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004716:	bf00      	nop
 8004718:	bf00      	nop
}
 800471a:	3710      	adds	r7, #16
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}

08004720 <HAL_FLASH_IRQHandler>:
/**
  * @brief Handle FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b082      	sub	sp, #8
 8004724:	af00      	add	r7, sp, #0
  uint32_t param = 0xFFFFFFFFU;
 8004726:	f04f 33ff 	mov.w	r3, #4294967295
 800472a:	607b      	str	r3, [r7, #4]
  uint32_t error;

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800472c:	4b41      	ldr	r3, [pc, #260]	; (8004834 <HAL_FLASH_IRQHandler+0x114>)
 800472e:	691a      	ldr	r2, [r3, #16]
 8004730:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8004734:	4013      	ands	r3, r2
 8004736:	603b      	str	r3, [r7, #0]

  /* Clear Current operation */
  CLEAR_BIT(FLASH->CR, pFlash.ProcedureOnGoing);
 8004738:	4b3e      	ldr	r3, [pc, #248]	; (8004834 <HAL_FLASH_IRQHandler+0x114>)
 800473a:	695a      	ldr	r2, [r3, #20]
 800473c:	4b3e      	ldr	r3, [pc, #248]	; (8004838 <HAL_FLASH_IRQHandler+0x118>)
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	43db      	mvns	r3, r3
 8004742:	493c      	ldr	r1, [pc, #240]	; (8004834 <HAL_FLASH_IRQHandler+0x114>)
 8004744:	4013      	ands	r3, r2
 8004746:	614b      	str	r3, [r1, #20]

  /* A] Set parameter for user or error callbacks */
  /* check operation was a program or erase */
  if ((pFlash.ProcedureOnGoing & (FLASH_TYPEPROGRAM_DOUBLEWORD | FLASH_TYPEPROGRAM_FAST)) != 0U)
 8004748:	4b3b      	ldr	r3, [pc, #236]	; (8004838 <HAL_FLASH_IRQHandler+0x118>)
 800474a:	689a      	ldr	r2, [r3, #8]
 800474c:	4b3b      	ldr	r3, [pc, #236]	; (800483c <HAL_FLASH_IRQHandler+0x11c>)
 800474e:	4013      	ands	r3, r2
 8004750:	2b00      	cmp	r3, #0
 8004752:	d003      	beq.n	800475c <HAL_FLASH_IRQHandler+0x3c>
  {
    /* return address being programmed */
    param = pFlash.Address;
 8004754:	4b38      	ldr	r3, [pc, #224]	; (8004838 <HAL_FLASH_IRQHandler+0x118>)
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	607b      	str	r3, [r7, #4]
 800475a:	e008      	b.n	800476e <HAL_FLASH_IRQHandler+0x4e>
  }
  else if ((pFlash.ProcedureOnGoing & (FLASH_TYPEERASE_PAGES)) != 0U)
 800475c:	4b36      	ldr	r3, [pc, #216]	; (8004838 <HAL_FLASH_IRQHandler+0x118>)
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	f003 0302 	and.w	r3, r3, #2
 8004764:	2b00      	cmp	r3, #0
 8004766:	d002      	beq.n	800476e <HAL_FLASH_IRQHandler+0x4e>
  {
    /* return page number being erased */
    param = pFlash.Page;
 8004768:	4b33      	ldr	r3, [pc, #204]	; (8004838 <HAL_FLASH_IRQHandler+0x118>)
 800476a:	691b      	ldr	r3, [r3, #16]
 800476c:	607b      	str	r3, [r7, #4]
    /* No Procedure on-going */
    /* Nothing to do, but check error if any */
  }

  /* B] Check errors */
  if (error != 0U)
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d022      	beq.n	80047ba <HAL_FLASH_IRQHandler+0x9a>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8004774:	4b30      	ldr	r3, [pc, #192]	; (8004838 <HAL_FLASH_IRQHandler+0x118>)
 8004776:	685a      	ldr	r2, [r3, #4]
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	4313      	orrs	r3, r2
 800477c:	4a2e      	ldr	r2, [pc, #184]	; (8004838 <HAL_FLASH_IRQHandler+0x118>)
 800477e:	6053      	str	r3, [r2, #4]

    /* clear error flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8004786:	2b00      	cmp	r3, #0
 8004788:	d007      	beq.n	800479a <HAL_FLASH_IRQHandler+0x7a>
 800478a:	4b2a      	ldr	r3, [pc, #168]	; (8004834 <HAL_FLASH_IRQHandler+0x114>)
 800478c:	699a      	ldr	r2, [r3, #24]
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8004794:	4927      	ldr	r1, [pc, #156]	; (8004834 <HAL_FLASH_IRQHandler+0x114>)
 8004796:	4313      	orrs	r3, r2
 8004798:	618b      	str	r3, [r1, #24]
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d004      	beq.n	80047ae <HAL_FLASH_IRQHandler+0x8e>
 80047a4:	4a23      	ldr	r2, [pc, #140]	; (8004834 <HAL_FLASH_IRQHandler+0x114>)
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80047ac:	6113      	str	r3, [r2, #16]

    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_TYPENONE;
 80047ae:	4b22      	ldr	r3, [pc, #136]	; (8004838 <HAL_FLASH_IRQHandler+0x118>)
 80047b0:	2200      	movs	r2, #0
 80047b2:	609a      	str	r2, [r3, #8]

    /* Error callback */
    HAL_FLASH_OperationErrorCallback(param);
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f000 f84d 	bl	8004854 <HAL_FLASH_OperationErrorCallback>
  }

  /* C] Check FLASH End of Operation flag */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80047ba:	4b1e      	ldr	r3, [pc, #120]	; (8004834 <HAL_FLASH_IRQHandler+0x114>)
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	f003 0301 	and.w	r3, r3, #1
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d124      	bne.n	8004810 <HAL_FLASH_IRQHandler+0xf0>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80047c6:	4b1b      	ldr	r3, [pc, #108]	; (8004834 <HAL_FLASH_IRQHandler+0x114>)
 80047c8:	2201      	movs	r2, #1
 80047ca:	611a      	str	r2, [r3, #16]

    if (pFlash.ProcedureOnGoing == FLASH_TYPEERASE_PAGES)
 80047cc:	4b1a      	ldr	r3, [pc, #104]	; (8004838 <HAL_FLASH_IRQHandler+0x118>)
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d117      	bne.n	8004804 <HAL_FLASH_IRQHandler+0xe4>
    {
      /* Nb of pages to erased can be decreased */
      pFlash.NbPagesToErase--;
 80047d4:	4b18      	ldr	r3, [pc, #96]	; (8004838 <HAL_FLASH_IRQHandler+0x118>)
 80047d6:	695b      	ldr	r3, [r3, #20]
 80047d8:	3b01      	subs	r3, #1
 80047da:	4a17      	ldr	r2, [pc, #92]	; (8004838 <HAL_FLASH_IRQHandler+0x118>)
 80047dc:	6153      	str	r3, [r2, #20]

      /* Check if there are still pages to erase*/
      if (pFlash.NbPagesToErase != 0U)
 80047de:	4b16      	ldr	r3, [pc, #88]	; (8004838 <HAL_FLASH_IRQHandler+0x118>)
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d00a      	beq.n	80047fc <HAL_FLASH_IRQHandler+0xdc>
      {
        /* Increment page number */
        pFlash.Page++;
 80047e6:	4b14      	ldr	r3, [pc, #80]	; (8004838 <HAL_FLASH_IRQHandler+0x118>)
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	3301      	adds	r3, #1
 80047ec:	4a12      	ldr	r2, [pc, #72]	; (8004838 <HAL_FLASH_IRQHandler+0x118>)
 80047ee:	6113      	str	r3, [r2, #16]
        FLASH_PageErase(pFlash.Page);
 80047f0:	4b11      	ldr	r3, [pc, #68]	; (8004838 <HAL_FLASH_IRQHandler+0x118>)
 80047f2:	691b      	ldr	r3, [r3, #16]
 80047f4:	4618      	mov	r0, r3
 80047f6:	f000 f837 	bl	8004868 <FLASH_PageErase>
 80047fa:	e006      	b.n	800480a <HAL_FLASH_IRQHandler+0xea>
      }
      else
      {
        /* No more pages to erase: stop erase pages procedure */
        pFlash.ProcedureOnGoing = FLASH_TYPENONE;
 80047fc:	4b0e      	ldr	r3, [pc, #56]	; (8004838 <HAL_FLASH_IRQHandler+0x118>)
 80047fe:	2200      	movs	r2, #0
 8004800:	609a      	str	r2, [r3, #8]
 8004802:	e002      	b.n	800480a <HAL_FLASH_IRQHandler+0xea>
      }
    }
    else
    {
      /*Stop the ongoing procedure */
      pFlash.ProcedureOnGoing = FLASH_TYPENONE;
 8004804:	4b0c      	ldr	r3, [pc, #48]	; (8004838 <HAL_FLASH_IRQHandler+0x118>)
 8004806:	2200      	movs	r2, #0
 8004808:	609a      	str	r2, [r3, #8]
    }

    /* User callback */
    HAL_FLASH_EndOfOperationCallback(param);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f000 f818 	bl	8004840 <HAL_FLASH_EndOfOperationCallback>
  }

  if (pFlash.ProcedureOnGoing == FLASH_TYPENONE)
 8004810:	4b09      	ldr	r3, [pc, #36]	; (8004838 <HAL_FLASH_IRQHandler+0x118>)
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d108      	bne.n	800482a <HAL_FLASH_IRQHandler+0x10a>
  {
    /* Disable End of Operation and Error interrupts */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);
 8004818:	4b06      	ldr	r3, [pc, #24]	; (8004834 <HAL_FLASH_IRQHandler+0x114>)
 800481a:	695b      	ldr	r3, [r3, #20]
 800481c:	4a05      	ldr	r2, [pc, #20]	; (8004834 <HAL_FLASH_IRQHandler+0x114>)
 800481e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8004822:	6153      	str	r3, [r2, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8004824:	4b04      	ldr	r3, [pc, #16]	; (8004838 <HAL_FLASH_IRQHandler+0x118>)
 8004826:	2200      	movs	r2, #0
 8004828:	701a      	strb	r2, [r3, #0]
  }
}
 800482a:	bf00      	nop
 800482c:	3708      	adds	r7, #8
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	58004000 	.word	0x58004000
 8004838:	200005b4 	.word	0x200005b4
 800483c:	00040001 	.word	0x00040001

08004840 <HAL_FLASH_EndOfOperationCallback>:
  *                  Page Erase: Page which has been erased
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8004840:	b480      	push	{r7}
 8004842:	b083      	sub	sp, #12
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */
}
 8004848:	bf00      	nop
 800484a:	370c      	adds	r7, #12
 800484c:	46bd      	mov	sp, r7
 800484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004852:	4770      	bx	lr

08004854 <HAL_FLASH_OperationErrorCallback>:
  *                 Page Erase: Page number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8004854:	b480      	push	{r7}
 8004856:	b083      	sub	sp, #12
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */
}
 800485c:	bf00      	nop
 800485e:	370c      	adds	r7, #12
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8004870:	4b09      	ldr	r3, [pc, #36]	; (8004898 <FLASH_PageErase+0x30>)
 8004872:	695b      	ldr	r3, [r3, #20]
 8004874:	f423 62ff 	bic.w	r2, r3, #2040	; 0x7f8
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	00db      	lsls	r3, r3, #3
 800487c:	4313      	orrs	r3, r2
 800487e:	4a06      	ldr	r2, [pc, #24]	; (8004898 <FLASH_PageErase+0x30>)
 8004880:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004884:	f043 0302 	orr.w	r3, r3, #2
 8004888:	6153      	str	r3, [r2, #20]
}
 800488a:	bf00      	nop
 800488c:	370c      	adds	r7, #12
 800488e:	46bd      	mov	sp, r7
 8004890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004894:	4770      	bx	lr
 8004896:	bf00      	nop
 8004898:	58004000 	.word	0x58004000

0800489c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800489c:	b480      	push	{r7}
 800489e:	b087      	sub	sp, #28
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80048a6:	2300      	movs	r3, #0
 80048a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80048aa:	e14c      	b.n	8004b46 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	2101      	movs	r1, #1
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	fa01 f303 	lsl.w	r3, r1, r3
 80048b8:	4013      	ands	r3, r2
 80048ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	f000 813e 	beq.w	8004b40 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	f003 0303 	and.w	r3, r3, #3
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d005      	beq.n	80048dc <HAL_GPIO_Init+0x40>
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	f003 0303 	and.w	r3, r3, #3
 80048d8:	2b02      	cmp	r3, #2
 80048da:	d130      	bne.n	800493e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	005b      	lsls	r3, r3, #1
 80048e6:	2203      	movs	r2, #3
 80048e8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ec:	43db      	mvns	r3, r3
 80048ee:	693a      	ldr	r2, [r7, #16]
 80048f0:	4013      	ands	r3, r2
 80048f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	68da      	ldr	r2, [r3, #12]
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	005b      	lsls	r3, r3, #1
 80048fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004900:	693a      	ldr	r2, [r7, #16]
 8004902:	4313      	orrs	r3, r2
 8004904:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	693a      	ldr	r2, [r7, #16]
 800490a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004912:	2201      	movs	r2, #1
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	fa02 f303 	lsl.w	r3, r2, r3
 800491a:	43db      	mvns	r3, r3
 800491c:	693a      	ldr	r2, [r7, #16]
 800491e:	4013      	ands	r3, r2
 8004920:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	091b      	lsrs	r3, r3, #4
 8004928:	f003 0201 	and.w	r2, r3, #1
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	fa02 f303 	lsl.w	r3, r2, r3
 8004932:	693a      	ldr	r2, [r7, #16]
 8004934:	4313      	orrs	r3, r2
 8004936:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	693a      	ldr	r2, [r7, #16]
 800493c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	f003 0303 	and.w	r3, r3, #3
 8004946:	2b03      	cmp	r3, #3
 8004948:	d017      	beq.n	800497a <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	005b      	lsls	r3, r3, #1
 8004954:	2203      	movs	r2, #3
 8004956:	fa02 f303 	lsl.w	r3, r2, r3
 800495a:	43db      	mvns	r3, r3
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	4013      	ands	r3, r2
 8004960:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	689a      	ldr	r2, [r3, #8]
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	005b      	lsls	r3, r3, #1
 800496a:	fa02 f303 	lsl.w	r3, r2, r3
 800496e:	693a      	ldr	r2, [r7, #16]
 8004970:	4313      	orrs	r3, r2
 8004972:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	693a      	ldr	r2, [r7, #16]
 8004978:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f003 0303 	and.w	r3, r3, #3
 8004982:	2b02      	cmp	r3, #2
 8004984:	d123      	bne.n	80049ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	08da      	lsrs	r2, r3, #3
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	3208      	adds	r2, #8
 800498e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004992:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	f003 0307 	and.w	r3, r3, #7
 800499a:	009b      	lsls	r3, r3, #2
 800499c:	220f      	movs	r2, #15
 800499e:	fa02 f303 	lsl.w	r3, r2, r3
 80049a2:	43db      	mvns	r3, r3
 80049a4:	693a      	ldr	r2, [r7, #16]
 80049a6:	4013      	ands	r3, r2
 80049a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	691a      	ldr	r2, [r3, #16]
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	f003 0307 	and.w	r3, r3, #7
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ba:	693a      	ldr	r2, [r7, #16]
 80049bc:	4313      	orrs	r3, r2
 80049be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	08da      	lsrs	r2, r3, #3
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	3208      	adds	r2, #8
 80049c8:	6939      	ldr	r1, [r7, #16]
 80049ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	005b      	lsls	r3, r3, #1
 80049d8:	2203      	movs	r2, #3
 80049da:	fa02 f303 	lsl.w	r3, r2, r3
 80049de:	43db      	mvns	r3, r3
 80049e0:	693a      	ldr	r2, [r7, #16]
 80049e2:	4013      	ands	r3, r2
 80049e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	f003 0203 	and.w	r2, r3, #3
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	005b      	lsls	r3, r3, #1
 80049f2:	fa02 f303 	lsl.w	r3, r2, r3
 80049f6:	693a      	ldr	r2, [r7, #16]
 80049f8:	4313      	orrs	r3, r2
 80049fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	693a      	ldr	r2, [r7, #16]
 8004a00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	f000 8098 	beq.w	8004b40 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004a10:	4a54      	ldr	r2, [pc, #336]	; (8004b64 <HAL_GPIO_Init+0x2c8>)
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	089b      	lsrs	r3, r3, #2
 8004a16:	3302      	adds	r3, #2
 8004a18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	f003 0303 	and.w	r3, r3, #3
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	220f      	movs	r2, #15
 8004a28:	fa02 f303 	lsl.w	r3, r2, r3
 8004a2c:	43db      	mvns	r3, r3
 8004a2e:	693a      	ldr	r2, [r7, #16]
 8004a30:	4013      	ands	r3, r2
 8004a32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004a3a:	d019      	beq.n	8004a70 <HAL_GPIO_Init+0x1d4>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	4a4a      	ldr	r2, [pc, #296]	; (8004b68 <HAL_GPIO_Init+0x2cc>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d013      	beq.n	8004a6c <HAL_GPIO_Init+0x1d0>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	4a49      	ldr	r2, [pc, #292]	; (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d00d      	beq.n	8004a68 <HAL_GPIO_Init+0x1cc>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	4a48      	ldr	r2, [pc, #288]	; (8004b70 <HAL_GPIO_Init+0x2d4>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d007      	beq.n	8004a64 <HAL_GPIO_Init+0x1c8>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	4a47      	ldr	r2, [pc, #284]	; (8004b74 <HAL_GPIO_Init+0x2d8>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d101      	bne.n	8004a60 <HAL_GPIO_Init+0x1c4>
 8004a5c:	2304      	movs	r3, #4
 8004a5e:	e008      	b.n	8004a72 <HAL_GPIO_Init+0x1d6>
 8004a60:	2307      	movs	r3, #7
 8004a62:	e006      	b.n	8004a72 <HAL_GPIO_Init+0x1d6>
 8004a64:	2303      	movs	r3, #3
 8004a66:	e004      	b.n	8004a72 <HAL_GPIO_Init+0x1d6>
 8004a68:	2302      	movs	r3, #2
 8004a6a:	e002      	b.n	8004a72 <HAL_GPIO_Init+0x1d6>
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e000      	b.n	8004a72 <HAL_GPIO_Init+0x1d6>
 8004a70:	2300      	movs	r3, #0
 8004a72:	697a      	ldr	r2, [r7, #20]
 8004a74:	f002 0203 	and.w	r2, r2, #3
 8004a78:	0092      	lsls	r2, r2, #2
 8004a7a:	4093      	lsls	r3, r2
 8004a7c:	693a      	ldr	r2, [r7, #16]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004a82:	4938      	ldr	r1, [pc, #224]	; (8004b64 <HAL_GPIO_Init+0x2c8>)
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	089b      	lsrs	r3, r3, #2
 8004a88:	3302      	adds	r3, #2
 8004a8a:	693a      	ldr	r2, [r7, #16]
 8004a8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004a90:	4b39      	ldr	r3, [pc, #228]	; (8004b78 <HAL_GPIO_Init+0x2dc>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	43db      	mvns	r3, r3
 8004a9a:	693a      	ldr	r2, [r7, #16]
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d003      	beq.n	8004ab4 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8004aac:	693a      	ldr	r2, [r7, #16]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004ab4:	4a30      	ldr	r2, [pc, #192]	; (8004b78 <HAL_GPIO_Init+0x2dc>)
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004aba:	4b2f      	ldr	r3, [pc, #188]	; (8004b78 <HAL_GPIO_Init+0x2dc>)
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	43db      	mvns	r3, r3
 8004ac4:	693a      	ldr	r2, [r7, #16]
 8004ac6:	4013      	ands	r3, r2
 8004ac8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d003      	beq.n	8004ade <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8004ad6:	693a      	ldr	r2, [r7, #16]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004ade:	4a26      	ldr	r2, [pc, #152]	; (8004b78 <HAL_GPIO_Init+0x2dc>)
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004ae4:	4b24      	ldr	r3, [pc, #144]	; (8004b78 <HAL_GPIO_Init+0x2dc>)
 8004ae6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004aea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	43db      	mvns	r3, r3
 8004af0:	693a      	ldr	r2, [r7, #16]
 8004af2:	4013      	ands	r3, r2
 8004af4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d003      	beq.n	8004b0a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8004b02:	693a      	ldr	r2, [r7, #16]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004b0a:	4a1b      	ldr	r2, [pc, #108]	; (8004b78 <HAL_GPIO_Init+0x2dc>)
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8004b12:	4b19      	ldr	r3, [pc, #100]	; (8004b78 <HAL_GPIO_Init+0x2dc>)
 8004b14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	43db      	mvns	r3, r3
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	4013      	ands	r3, r2
 8004b22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d003      	beq.n	8004b38 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8004b30:	693a      	ldr	r2, [r7, #16]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	4313      	orrs	r3, r2
 8004b36:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004b38:	4a0f      	ldr	r2, [pc, #60]	; (8004b78 <HAL_GPIO_Init+0x2dc>)
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	3301      	adds	r3, #1
 8004b44:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	fa22 f303 	lsr.w	r3, r2, r3
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	f47f aeab 	bne.w	80048ac <HAL_GPIO_Init+0x10>
  }
}
 8004b56:	bf00      	nop
 8004b58:	bf00      	nop
 8004b5a:	371c      	adds	r7, #28
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr
 8004b64:	40010000 	.word	0x40010000
 8004b68:	48000400 	.word	0x48000400
 8004b6c:	48000800 	.word	0x48000800
 8004b70:	48000c00 	.word	0x48000c00
 8004b74:	48001000 	.word	0x48001000
 8004b78:	58000800 	.word	0x58000800

08004b7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	460b      	mov	r3, r1
 8004b86:	807b      	strh	r3, [r7, #2]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b8c:	787b      	ldrb	r3, [r7, #1]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d003      	beq.n	8004b9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004b92:	887a      	ldrh	r2, [r7, #2]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004b98:	e002      	b.n	8004ba0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004b9a:	887a      	ldrh	r2, [r7, #2]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr

08004bac <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b085      	sub	sp, #20
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	460b      	mov	r3, r1
 8004bb6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	695b      	ldr	r3, [r3, #20]
 8004bbc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004bbe:	887a      	ldrh	r2, [r7, #2]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	041a      	lsls	r2, r3, #16
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	43d9      	mvns	r1, r3
 8004bca:	887b      	ldrh	r3, [r7, #2]
 8004bcc:	400b      	ands	r3, r1
 8004bce:	431a      	orrs	r2, r3
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	619a      	str	r2, [r3, #24]
}
 8004bd4:	bf00      	nop
 8004bd6:	3714      	adds	r7, #20
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr

08004be0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	4603      	mov	r3, r0
 8004be8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004bea:	4b08      	ldr	r3, [pc, #32]	; (8004c0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004bec:	68da      	ldr	r2, [r3, #12]
 8004bee:	88fb      	ldrh	r3, [r7, #6]
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d006      	beq.n	8004c04 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004bf6:	4a05      	ldr	r2, [pc, #20]	; (8004c0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004bf8:	88fb      	ldrh	r3, [r7, #6]
 8004bfa:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004bfc:	88fb      	ldrh	r3, [r7, #6]
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f7fd fcb0 	bl	8002564 <HAL_GPIO_EXTI_Callback>
  }
}
 8004c04:	bf00      	nop
 8004c06:	3708      	adds	r7, #8
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}
 8004c0c:	58000800 	.word	0x58000800

08004c10 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b082      	sub	sp, #8
 8004c14:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8004c16:	4b0a      	ldr	r3, [pc, #40]	; (8004c40 <HAL_HSEM_IRQHandler+0x30>)
 8004c18:	68db      	ldr	r3, [r3, #12]
 8004c1a:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8004c1c:	4b08      	ldr	r3, [pc, #32]	; (8004c40 <HAL_HSEM_IRQHandler+0x30>)
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	43db      	mvns	r3, r3
 8004c24:	4906      	ldr	r1, [pc, #24]	; (8004c40 <HAL_HSEM_IRQHandler+0x30>)
 8004c26:	4013      	ands	r3, r2
 8004c28:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8004c2a:	4a05      	ldr	r2, [pc, #20]	; (8004c40 <HAL_HSEM_IRQHandler+0x30>)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f000 f807 	bl	8004c44 <HAL_HSEM_FreeCallback>
}
 8004c36:	bf00      	nop
 8004c38:	3708      	adds	r7, #8
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	58001500 	.word	0x58001500

08004c44 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b083      	sub	sp, #12
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8004c4c:	bf00      	nop
 8004c4e:	370c      	adds	r7, #12
 8004c50:	46bd      	mov	sp, r7
 8004c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c56:	4770      	bx	lr

08004c58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b082      	sub	sp, #8
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d101      	bne.n	8004c6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e081      	b.n	8004d6e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d106      	bne.n	8004c84 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f000 f879 	bl	8004d76 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2224      	movs	r2, #36	; 0x24
 8004c88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f022 0201 	bic.w	r2, r2, #1
 8004c9a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	685a      	ldr	r2, [r3, #4]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004ca8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	689a      	ldr	r2, [r3, #8]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004cb8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d107      	bne.n	8004cd2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	689a      	ldr	r2, [r3, #8]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004cce:	609a      	str	r2, [r3, #8]
 8004cd0:	e006      	b.n	8004ce0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	689a      	ldr	r2, [r3, #8]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004cde:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	68db      	ldr	r3, [r3, #12]
 8004ce4:	2b02      	cmp	r3, #2
 8004ce6:	d104      	bne.n	8004cf2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004cf0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	687a      	ldr	r2, [r7, #4]
 8004cfa:	6812      	ldr	r2, [r2, #0]
 8004cfc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004d00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d04:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68da      	ldr	r2, [r3, #12]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004d14:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	691a      	ldr	r2, [r3, #16]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	695b      	ldr	r3, [r3, #20]
 8004d1e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	699b      	ldr	r3, [r3, #24]
 8004d26:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	430a      	orrs	r2, r1
 8004d2e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	69d9      	ldr	r1, [r3, #28]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6a1a      	ldr	r2, [r3, #32]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	430a      	orrs	r2, r1
 8004d3e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f042 0201 	orr.w	r2, r2, #1
 8004d4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2200      	movs	r2, #0
 8004d54:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2220      	movs	r2, #32
 8004d5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004d6c:	2300      	movs	r3, #0
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3708      	adds	r7, #8
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}

08004d76 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8004d76:	b480      	push	{r7}
 8004d78:	b083      	sub	sp, #12
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8004d7e:	bf00      	nop
 8004d80:	370c      	adds	r7, #12
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
	...

08004d8c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b088      	sub	sp, #32
 8004d90:	af02      	add	r7, sp, #8
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	607a      	str	r2, [r7, #4]
 8004d96:	461a      	mov	r2, r3
 8004d98:	460b      	mov	r3, r1
 8004d9a:	817b      	strh	r3, [r7, #10]
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	2b20      	cmp	r3, #32
 8004daa:	f040 80da 	bne.w	8004f62 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d101      	bne.n	8004dbc <HAL_I2C_Master_Transmit+0x30>
 8004db8:	2302      	movs	r3, #2
 8004dba:	e0d3      	b.n	8004f64 <HAL_I2C_Master_Transmit+0x1d8>
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004dc4:	f7ff f948 	bl	8004058 <HAL_GetTick>
 8004dc8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	9300      	str	r3, [sp, #0]
 8004dce:	2319      	movs	r3, #25
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004dd6:	68f8      	ldr	r0, [r7, #12]
 8004dd8:	f000 f9e6 	bl	80051a8 <I2C_WaitOnFlagUntilTimeout>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d001      	beq.n	8004de6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e0be      	b.n	8004f64 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2221      	movs	r2, #33	; 0x21
 8004dea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2210      	movs	r2, #16
 8004df2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	893a      	ldrh	r2, [r7, #8]
 8004e06:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	2bff      	cmp	r3, #255	; 0xff
 8004e16:	d90e      	bls.n	8004e36 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	22ff      	movs	r2, #255	; 0xff
 8004e1c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e22:	b2da      	uxtb	r2, r3
 8004e24:	8979      	ldrh	r1, [r7, #10]
 8004e26:	4b51      	ldr	r3, [pc, #324]	; (8004f6c <HAL_I2C_Master_Transmit+0x1e0>)
 8004e28:	9300      	str	r3, [sp, #0]
 8004e2a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004e2e:	68f8      	ldr	r0, [r7, #12]
 8004e30:	f000 fbdc 	bl	80055ec <I2C_TransferConfig>
 8004e34:	e06c      	b.n	8004f10 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e3a:	b29a      	uxth	r2, r3
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e44:	b2da      	uxtb	r2, r3
 8004e46:	8979      	ldrh	r1, [r7, #10]
 8004e48:	4b48      	ldr	r3, [pc, #288]	; (8004f6c <HAL_I2C_Master_Transmit+0x1e0>)
 8004e4a:	9300      	str	r3, [sp, #0]
 8004e4c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004e50:	68f8      	ldr	r0, [r7, #12]
 8004e52:	f000 fbcb 	bl	80055ec <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004e56:	e05b      	b.n	8004f10 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e58:	697a      	ldr	r2, [r7, #20]
 8004e5a:	6a39      	ldr	r1, [r7, #32]
 8004e5c:	68f8      	ldr	r0, [r7, #12]
 8004e5e:	f000 f9e3 	bl	8005228 <I2C_WaitOnTXISFlagUntilTimeout>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d001      	beq.n	8004e6c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e07b      	b.n	8004f64 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e70:	781a      	ldrb	r2, [r3, #0]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e7c:	1c5a      	adds	r2, r3, #1
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	3b01      	subs	r3, #1
 8004e8a:	b29a      	uxth	r2, r3
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e94:	3b01      	subs	r3, #1
 8004e96:	b29a      	uxth	r2, r3
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ea0:	b29b      	uxth	r3, r3
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d034      	beq.n	8004f10 <HAL_I2C_Master_Transmit+0x184>
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d130      	bne.n	8004f10 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	9300      	str	r3, [sp, #0]
 8004eb2:	6a3b      	ldr	r3, [r7, #32]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	2180      	movs	r1, #128	; 0x80
 8004eb8:	68f8      	ldr	r0, [r7, #12]
 8004eba:	f000 f975 	bl	80051a8 <I2C_WaitOnFlagUntilTimeout>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d001      	beq.n	8004ec8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e04d      	b.n	8004f64 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	2bff      	cmp	r3, #255	; 0xff
 8004ed0:	d90e      	bls.n	8004ef0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	22ff      	movs	r2, #255	; 0xff
 8004ed6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004edc:	b2da      	uxtb	r2, r3
 8004ede:	8979      	ldrh	r1, [r7, #10]
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	9300      	str	r3, [sp, #0]
 8004ee4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004ee8:	68f8      	ldr	r0, [r7, #12]
 8004eea:	f000 fb7f 	bl	80055ec <I2C_TransferConfig>
 8004eee:	e00f      	b.n	8004f10 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ef4:	b29a      	uxth	r2, r3
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004efe:	b2da      	uxtb	r2, r3
 8004f00:	8979      	ldrh	r1, [r7, #10]
 8004f02:	2300      	movs	r3, #0
 8004f04:	9300      	str	r3, [sp, #0]
 8004f06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004f0a:	68f8      	ldr	r0, [r7, #12]
 8004f0c:	f000 fb6e 	bl	80055ec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f14:	b29b      	uxth	r3, r3
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d19e      	bne.n	8004e58 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f1a:	697a      	ldr	r2, [r7, #20]
 8004f1c:	6a39      	ldr	r1, [r7, #32]
 8004f1e:	68f8      	ldr	r0, [r7, #12]
 8004f20:	f000 f9c2 	bl	80052a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d001      	beq.n	8004f2e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e01a      	b.n	8004f64 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	2220      	movs	r2, #32
 8004f34:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	6859      	ldr	r1, [r3, #4]
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	4b0b      	ldr	r3, [pc, #44]	; (8004f70 <HAL_I2C_Master_Transmit+0x1e4>)
 8004f42:	400b      	ands	r3, r1
 8004f44:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2220      	movs	r2, #32
 8004f4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	e000      	b.n	8004f64 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8004f62:	2302      	movs	r3, #2
  }
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3718      	adds	r7, #24
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}
 8004f6c:	80002000 	.word	0x80002000
 8004f70:	fe00e800 	.word	0xfe00e800

08004f74 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b088      	sub	sp, #32
 8004f78:	af02      	add	r7, sp, #8
 8004f7a:	60f8      	str	r0, [r7, #12]
 8004f7c:	607a      	str	r2, [r7, #4]
 8004f7e:	461a      	mov	r2, r3
 8004f80:	460b      	mov	r3, r1
 8004f82:	817b      	strh	r3, [r7, #10]
 8004f84:	4613      	mov	r3, r2
 8004f86:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	2b20      	cmp	r3, #32
 8004f92:	f040 80db 	bne.w	800514c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d101      	bne.n	8004fa4 <HAL_I2C_Master_Receive+0x30>
 8004fa0:	2302      	movs	r3, #2
 8004fa2:	e0d4      	b.n	800514e <HAL_I2C_Master_Receive+0x1da>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004fac:	f7ff f854 	bl	8004058 <HAL_GetTick>
 8004fb0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	9300      	str	r3, [sp, #0]
 8004fb6:	2319      	movs	r3, #25
 8004fb8:	2201      	movs	r2, #1
 8004fba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004fbe:	68f8      	ldr	r0, [r7, #12]
 8004fc0:	f000 f8f2 	bl	80051a8 <I2C_WaitOnFlagUntilTimeout>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d001      	beq.n	8004fce <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e0bf      	b.n	800514e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2222      	movs	r2, #34	; 0x22
 8004fd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2210      	movs	r2, #16
 8004fda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	687a      	ldr	r2, [r7, #4]
 8004fe8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	893a      	ldrh	r2, [r7, #8]
 8004fee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	2bff      	cmp	r3, #255	; 0xff
 8004ffe:	d90e      	bls.n	800501e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	22ff      	movs	r2, #255	; 0xff
 8005004:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800500a:	b2da      	uxtb	r2, r3
 800500c:	8979      	ldrh	r1, [r7, #10]
 800500e:	4b52      	ldr	r3, [pc, #328]	; (8005158 <HAL_I2C_Master_Receive+0x1e4>)
 8005010:	9300      	str	r3, [sp, #0]
 8005012:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005016:	68f8      	ldr	r0, [r7, #12]
 8005018:	f000 fae8 	bl	80055ec <I2C_TransferConfig>
 800501c:	e06d      	b.n	80050fa <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005022:	b29a      	uxth	r2, r3
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800502c:	b2da      	uxtb	r2, r3
 800502e:	8979      	ldrh	r1, [r7, #10]
 8005030:	4b49      	ldr	r3, [pc, #292]	; (8005158 <HAL_I2C_Master_Receive+0x1e4>)
 8005032:	9300      	str	r3, [sp, #0]
 8005034:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005038:	68f8      	ldr	r0, [r7, #12]
 800503a:	f000 fad7 	bl	80055ec <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800503e:	e05c      	b.n	80050fa <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005040:	697a      	ldr	r2, [r7, #20]
 8005042:	6a39      	ldr	r1, [r7, #32]
 8005044:	68f8      	ldr	r0, [r7, #12]
 8005046:	f000 f96b 	bl	8005320 <I2C_WaitOnRXNEFlagUntilTimeout>
 800504a:	4603      	mov	r3, r0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d001      	beq.n	8005054 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e07c      	b.n	800514e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800505e:	b2d2      	uxtb	r2, r2
 8005060:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005066:	1c5a      	adds	r2, r3, #1
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005070:	3b01      	subs	r3, #1
 8005072:	b29a      	uxth	r2, r3
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800507c:	b29b      	uxth	r3, r3
 800507e:	3b01      	subs	r3, #1
 8005080:	b29a      	uxth	r2, r3
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800508a:	b29b      	uxth	r3, r3
 800508c:	2b00      	cmp	r3, #0
 800508e:	d034      	beq.n	80050fa <HAL_I2C_Master_Receive+0x186>
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005094:	2b00      	cmp	r3, #0
 8005096:	d130      	bne.n	80050fa <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	9300      	str	r3, [sp, #0]
 800509c:	6a3b      	ldr	r3, [r7, #32]
 800509e:	2200      	movs	r2, #0
 80050a0:	2180      	movs	r1, #128	; 0x80
 80050a2:	68f8      	ldr	r0, [r7, #12]
 80050a4:	f000 f880 	bl	80051a8 <I2C_WaitOnFlagUntilTimeout>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d001      	beq.n	80050b2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e04d      	b.n	800514e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	2bff      	cmp	r3, #255	; 0xff
 80050ba:	d90e      	bls.n	80050da <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	22ff      	movs	r2, #255	; 0xff
 80050c0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050c6:	b2da      	uxtb	r2, r3
 80050c8:	8979      	ldrh	r1, [r7, #10]
 80050ca:	2300      	movs	r3, #0
 80050cc:	9300      	str	r3, [sp, #0]
 80050ce:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80050d2:	68f8      	ldr	r0, [r7, #12]
 80050d4:	f000 fa8a 	bl	80055ec <I2C_TransferConfig>
 80050d8:	e00f      	b.n	80050fa <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050de:	b29a      	uxth	r2, r3
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050e8:	b2da      	uxtb	r2, r3
 80050ea:	8979      	ldrh	r1, [r7, #10]
 80050ec:	2300      	movs	r3, #0
 80050ee:	9300      	str	r3, [sp, #0]
 80050f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80050f4:	68f8      	ldr	r0, [r7, #12]
 80050f6:	f000 fa79 	bl	80055ec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050fe:	b29b      	uxth	r3, r3
 8005100:	2b00      	cmp	r3, #0
 8005102:	d19d      	bne.n	8005040 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005104:	697a      	ldr	r2, [r7, #20]
 8005106:	6a39      	ldr	r1, [r7, #32]
 8005108:	68f8      	ldr	r0, [r7, #12]
 800510a:	f000 f8cd 	bl	80052a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800510e:	4603      	mov	r3, r0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d001      	beq.n	8005118 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	e01a      	b.n	800514e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	2220      	movs	r2, #32
 800511e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	6859      	ldr	r1, [r3, #4]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	4b0c      	ldr	r3, [pc, #48]	; (800515c <HAL_I2C_Master_Receive+0x1e8>)
 800512c:	400b      	ands	r3, r1
 800512e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2220      	movs	r2, #32
 8005134:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2200      	movs	r2, #0
 8005144:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005148:	2300      	movs	r3, #0
 800514a:	e000      	b.n	800514e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800514c:	2302      	movs	r3, #2
  }
}
 800514e:	4618      	mov	r0, r3
 8005150:	3718      	adds	r7, #24
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	80002400 	.word	0x80002400
 800515c:	fe00e800 	.word	0xfe00e800

08005160 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005160:	b480      	push	{r7}
 8005162:	b083      	sub	sp, #12
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	699b      	ldr	r3, [r3, #24]
 800516e:	f003 0302 	and.w	r3, r3, #2
 8005172:	2b02      	cmp	r3, #2
 8005174:	d103      	bne.n	800517e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	2200      	movs	r2, #0
 800517c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	699b      	ldr	r3, [r3, #24]
 8005184:	f003 0301 	and.w	r3, r3, #1
 8005188:	2b01      	cmp	r3, #1
 800518a:	d007      	beq.n	800519c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	699a      	ldr	r2, [r3, #24]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f042 0201 	orr.w	r2, r2, #1
 800519a:	619a      	str	r2, [r3, #24]
  }
}
 800519c:	bf00      	nop
 800519e:	370c      	adds	r7, #12
 80051a0:	46bd      	mov	sp, r7
 80051a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a6:	4770      	bx	lr

080051a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b084      	sub	sp, #16
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	60b9      	str	r1, [r7, #8]
 80051b2:	603b      	str	r3, [r7, #0]
 80051b4:	4613      	mov	r3, r2
 80051b6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051b8:	e022      	b.n	8005200 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051c0:	d01e      	beq.n	8005200 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051c2:	f7fe ff49 	bl	8004058 <HAL_GetTick>
 80051c6:	4602      	mov	r2, r0
 80051c8:	69bb      	ldr	r3, [r7, #24]
 80051ca:	1ad3      	subs	r3, r2, r3
 80051cc:	683a      	ldr	r2, [r7, #0]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d302      	bcc.n	80051d8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d113      	bne.n	8005200 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051dc:	f043 0220 	orr.w	r2, r3, #32
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2220      	movs	r2, #32
 80051e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	e00f      	b.n	8005220 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	699a      	ldr	r2, [r3, #24]
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	4013      	ands	r3, r2
 800520a:	68ba      	ldr	r2, [r7, #8]
 800520c:	429a      	cmp	r2, r3
 800520e:	bf0c      	ite	eq
 8005210:	2301      	moveq	r3, #1
 8005212:	2300      	movne	r3, #0
 8005214:	b2db      	uxtb	r3, r3
 8005216:	461a      	mov	r2, r3
 8005218:	79fb      	ldrb	r3, [r7, #7]
 800521a:	429a      	cmp	r2, r3
 800521c:	d0cd      	beq.n	80051ba <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800521e:	2300      	movs	r3, #0
}
 8005220:	4618      	mov	r0, r3
 8005222:	3710      	adds	r7, #16
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}

08005228 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b084      	sub	sp, #16
 800522c:	af00      	add	r7, sp, #0
 800522e:	60f8      	str	r0, [r7, #12]
 8005230:	60b9      	str	r1, [r7, #8]
 8005232:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005234:	e02c      	b.n	8005290 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	68b9      	ldr	r1, [r7, #8]
 800523a:	68f8      	ldr	r0, [r7, #12]
 800523c:	f000 f8ea 	bl	8005414 <I2C_IsErrorOccurred>
 8005240:	4603      	mov	r3, r0
 8005242:	2b00      	cmp	r3, #0
 8005244:	d001      	beq.n	800524a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	e02a      	b.n	80052a0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005250:	d01e      	beq.n	8005290 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005252:	f7fe ff01 	bl	8004058 <HAL_GetTick>
 8005256:	4602      	mov	r2, r0
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	1ad3      	subs	r3, r2, r3
 800525c:	68ba      	ldr	r2, [r7, #8]
 800525e:	429a      	cmp	r2, r3
 8005260:	d302      	bcc.n	8005268 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d113      	bne.n	8005290 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800526c:	f043 0220 	orr.w	r2, r3, #32
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2220      	movs	r2, #32
 8005278:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2200      	movs	r2, #0
 8005280:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2200      	movs	r2, #0
 8005288:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	e007      	b.n	80052a0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	699b      	ldr	r3, [r3, #24]
 8005296:	f003 0302 	and.w	r3, r3, #2
 800529a:	2b02      	cmp	r3, #2
 800529c:	d1cb      	bne.n	8005236 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800529e:	2300      	movs	r3, #0
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3710      	adds	r7, #16
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}

080052a8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b084      	sub	sp, #16
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	60f8      	str	r0, [r7, #12]
 80052b0:	60b9      	str	r1, [r7, #8]
 80052b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80052b4:	e028      	b.n	8005308 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80052b6:	687a      	ldr	r2, [r7, #4]
 80052b8:	68b9      	ldr	r1, [r7, #8]
 80052ba:	68f8      	ldr	r0, [r7, #12]
 80052bc:	f000 f8aa 	bl	8005414 <I2C_IsErrorOccurred>
 80052c0:	4603      	mov	r3, r0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d001      	beq.n	80052ca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e026      	b.n	8005318 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052ca:	f7fe fec5 	bl	8004058 <HAL_GetTick>
 80052ce:	4602      	mov	r2, r0
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	1ad3      	subs	r3, r2, r3
 80052d4:	68ba      	ldr	r2, [r7, #8]
 80052d6:	429a      	cmp	r2, r3
 80052d8:	d302      	bcc.n	80052e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d113      	bne.n	8005308 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052e4:	f043 0220 	orr.w	r2, r3, #32
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2220      	movs	r2, #32
 80052f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2200      	movs	r2, #0
 80052f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2200      	movs	r2, #0
 8005300:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	e007      	b.n	8005318 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	699b      	ldr	r3, [r3, #24]
 800530e:	f003 0320 	and.w	r3, r3, #32
 8005312:	2b20      	cmp	r3, #32
 8005314:	d1cf      	bne.n	80052b6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005316:	2300      	movs	r3, #0
}
 8005318:	4618      	mov	r0, r3
 800531a:	3710      	adds	r7, #16
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}

08005320 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b084      	sub	sp, #16
 8005324:	af00      	add	r7, sp, #0
 8005326:	60f8      	str	r0, [r7, #12]
 8005328:	60b9      	str	r1, [r7, #8]
 800532a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800532c:	e064      	b.n	80053f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800532e:	687a      	ldr	r2, [r7, #4]
 8005330:	68b9      	ldr	r1, [r7, #8]
 8005332:	68f8      	ldr	r0, [r7, #12]
 8005334:	f000 f86e 	bl	8005414 <I2C_IsErrorOccurred>
 8005338:	4603      	mov	r3, r0
 800533a:	2b00      	cmp	r3, #0
 800533c:	d001      	beq.n	8005342 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e062      	b.n	8005408 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	699b      	ldr	r3, [r3, #24]
 8005348:	f003 0320 	and.w	r3, r3, #32
 800534c:	2b20      	cmp	r3, #32
 800534e:	d138      	bne.n	80053c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	699b      	ldr	r3, [r3, #24]
 8005356:	f003 0304 	and.w	r3, r3, #4
 800535a:	2b04      	cmp	r3, #4
 800535c:	d105      	bne.n	800536a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005362:	2b00      	cmp	r3, #0
 8005364:	d001      	beq.n	800536a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8005366:	2300      	movs	r3, #0
 8005368:	e04e      	b.n	8005408 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	699b      	ldr	r3, [r3, #24]
 8005370:	f003 0310 	and.w	r3, r3, #16
 8005374:	2b10      	cmp	r3, #16
 8005376:	d107      	bne.n	8005388 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	2210      	movs	r2, #16
 800537e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2204      	movs	r2, #4
 8005384:	645a      	str	r2, [r3, #68]	; 0x44
 8005386:	e002      	b.n	800538e <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2200      	movs	r2, #0
 800538c:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2220      	movs	r2, #32
 8005394:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	6859      	ldr	r1, [r3, #4]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	4b1b      	ldr	r3, [pc, #108]	; (8005410 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 80053a2:	400b      	ands	r3, r1
 80053a4:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2220      	movs	r2, #32
 80053aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e022      	b.n	8005408 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053c2:	f7fe fe49 	bl	8004058 <HAL_GetTick>
 80053c6:	4602      	mov	r2, r0
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	1ad3      	subs	r3, r2, r3
 80053cc:	68ba      	ldr	r2, [r7, #8]
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d302      	bcc.n	80053d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d10f      	bne.n	80053f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053dc:	f043 0220 	orr.w	r2, r3, #32
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2220      	movs	r2, #32
 80053e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e007      	b.n	8005408 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	699b      	ldr	r3, [r3, #24]
 80053fe:	f003 0304 	and.w	r3, r3, #4
 8005402:	2b04      	cmp	r3, #4
 8005404:	d193      	bne.n	800532e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005406:	2300      	movs	r3, #0
}
 8005408:	4618      	mov	r0, r3
 800540a:	3710      	adds	r7, #16
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}
 8005410:	fe00e800 	.word	0xfe00e800

08005414 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b08a      	sub	sp, #40	; 0x28
 8005418:	af00      	add	r7, sp, #0
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005420:	2300      	movs	r3, #0
 8005422:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	699b      	ldr	r3, [r3, #24]
 800542c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800542e:	2300      	movs	r3, #0
 8005430:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005436:	69bb      	ldr	r3, [r7, #24]
 8005438:	f003 0310 	and.w	r3, r3, #16
 800543c:	2b00      	cmp	r3, #0
 800543e:	d075      	beq.n	800552c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	2210      	movs	r2, #16
 8005446:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005448:	e056      	b.n	80054f8 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005450:	d052      	beq.n	80054f8 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005452:	f7fe fe01 	bl	8004058 <HAL_GetTick>
 8005456:	4602      	mov	r2, r0
 8005458:	69fb      	ldr	r3, [r7, #28]
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	68ba      	ldr	r2, [r7, #8]
 800545e:	429a      	cmp	r2, r3
 8005460:	d302      	bcc.n	8005468 <I2C_IsErrorOccurred+0x54>
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d147      	bne.n	80054f8 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005472:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800547a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	699b      	ldr	r3, [r3, #24]
 8005482:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005486:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800548a:	d12e      	bne.n	80054ea <I2C_IsErrorOccurred+0xd6>
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005492:	d02a      	beq.n	80054ea <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8005494:	7cfb      	ldrb	r3, [r7, #19]
 8005496:	2b20      	cmp	r3, #32
 8005498:	d027      	beq.n	80054ea <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	685a      	ldr	r2, [r3, #4]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80054a8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80054aa:	f7fe fdd5 	bl	8004058 <HAL_GetTick>
 80054ae:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80054b0:	e01b      	b.n	80054ea <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80054b2:	f7fe fdd1 	bl	8004058 <HAL_GetTick>
 80054b6:	4602      	mov	r2, r0
 80054b8:	69fb      	ldr	r3, [r7, #28]
 80054ba:	1ad3      	subs	r3, r2, r3
 80054bc:	2b19      	cmp	r3, #25
 80054be:	d914      	bls.n	80054ea <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054c4:	f043 0220 	orr.w	r2, r3, #32
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2220      	movs	r2, #32
 80054d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2200      	movs	r2, #0
 80054d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2200      	movs	r2, #0
 80054e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 80054e4:	2301      	movs	r3, #1
 80054e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	699b      	ldr	r3, [r3, #24]
 80054f0:	f003 0320 	and.w	r3, r3, #32
 80054f4:	2b20      	cmp	r3, #32
 80054f6:	d1dc      	bne.n	80054b2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	699b      	ldr	r3, [r3, #24]
 80054fe:	f003 0320 	and.w	r3, r3, #32
 8005502:	2b20      	cmp	r3, #32
 8005504:	d003      	beq.n	800550e <I2C_IsErrorOccurred+0xfa>
 8005506:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800550a:	2b00      	cmp	r3, #0
 800550c:	d09d      	beq.n	800544a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800550e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005512:	2b00      	cmp	r3, #0
 8005514:	d103      	bne.n	800551e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	2220      	movs	r2, #32
 800551c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800551e:	6a3b      	ldr	r3, [r7, #32]
 8005520:	f043 0304 	orr.w	r3, r3, #4
 8005524:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	699b      	ldr	r3, [r3, #24]
 8005532:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005534:	69bb      	ldr	r3, [r7, #24]
 8005536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800553a:	2b00      	cmp	r3, #0
 800553c:	d00b      	beq.n	8005556 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800553e:	6a3b      	ldr	r3, [r7, #32]
 8005540:	f043 0301 	orr.w	r3, r3, #1
 8005544:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800554e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005556:	69bb      	ldr	r3, [r7, #24]
 8005558:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800555c:	2b00      	cmp	r3, #0
 800555e:	d00b      	beq.n	8005578 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005560:	6a3b      	ldr	r3, [r7, #32]
 8005562:	f043 0308 	orr.w	r3, r3, #8
 8005566:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005570:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005578:	69bb      	ldr	r3, [r7, #24]
 800557a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800557e:	2b00      	cmp	r3, #0
 8005580:	d00b      	beq.n	800559a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005582:	6a3b      	ldr	r3, [r7, #32]
 8005584:	f043 0302 	orr.w	r3, r3, #2
 8005588:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005592:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005594:	2301      	movs	r3, #1
 8005596:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800559a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d01c      	beq.n	80055dc <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80055a2:	68f8      	ldr	r0, [r7, #12]
 80055a4:	f7ff fddc 	bl	8005160 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	6859      	ldr	r1, [r3, #4]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	4b0d      	ldr	r3, [pc, #52]	; (80055e8 <I2C_IsErrorOccurred+0x1d4>)
 80055b4:	400b      	ands	r3, r1
 80055b6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055bc:	6a3b      	ldr	r3, [r7, #32]
 80055be:	431a      	orrs	r2, r3
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2220      	movs	r2, #32
 80055c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2200      	movs	r2, #0
 80055d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2200      	movs	r2, #0
 80055d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80055dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	3728      	adds	r7, #40	; 0x28
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	fe00e800 	.word	0xfe00e800

080055ec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b087      	sub	sp, #28
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	607b      	str	r3, [r7, #4]
 80055f6:	460b      	mov	r3, r1
 80055f8:	817b      	strh	r3, [r7, #10]
 80055fa:	4613      	mov	r3, r2
 80055fc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80055fe:	897b      	ldrh	r3, [r7, #10]
 8005600:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005604:	7a7b      	ldrb	r3, [r7, #9]
 8005606:	041b      	lsls	r3, r3, #16
 8005608:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800560c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005612:	6a3b      	ldr	r3, [r7, #32]
 8005614:	4313      	orrs	r3, r2
 8005616:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800561a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	685a      	ldr	r2, [r3, #4]
 8005622:	6a3b      	ldr	r3, [r7, #32]
 8005624:	0d5b      	lsrs	r3, r3, #21
 8005626:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800562a:	4b08      	ldr	r3, [pc, #32]	; (800564c <I2C_TransferConfig+0x60>)
 800562c:	430b      	orrs	r3, r1
 800562e:	43db      	mvns	r3, r3
 8005630:	ea02 0103 	and.w	r1, r2, r3
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	697a      	ldr	r2, [r7, #20]
 800563a:	430a      	orrs	r2, r1
 800563c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800563e:	bf00      	nop
 8005640:	371c      	adds	r7, #28
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr
 800564a:	bf00      	nop
 800564c:	03ff63ff 	.word	0x03ff63ff

08005650 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005660:	b2db      	uxtb	r3, r3
 8005662:	2b20      	cmp	r3, #32
 8005664:	d138      	bne.n	80056d8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800566c:	2b01      	cmp	r3, #1
 800566e:	d101      	bne.n	8005674 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005670:	2302      	movs	r3, #2
 8005672:	e032      	b.n	80056da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2224      	movs	r2, #36	; 0x24
 8005680:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f022 0201 	bic.w	r2, r2, #1
 8005692:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80056a2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	6819      	ldr	r1, [r3, #0]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	683a      	ldr	r2, [r7, #0]
 80056b0:	430a      	orrs	r2, r1
 80056b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f042 0201 	orr.w	r2, r2, #1
 80056c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2220      	movs	r2, #32
 80056c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80056d4:	2300      	movs	r3, #0
 80056d6:	e000      	b.n	80056da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80056d8:	2302      	movs	r3, #2
  }
}
 80056da:	4618      	mov	r0, r3
 80056dc:	370c      	adds	r7, #12
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr

080056e6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80056e6:	b480      	push	{r7}
 80056e8:	b085      	sub	sp, #20
 80056ea:	af00      	add	r7, sp, #0
 80056ec:	6078      	str	r0, [r7, #4]
 80056ee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	2b20      	cmp	r3, #32
 80056fa:	d139      	bne.n	8005770 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005702:	2b01      	cmp	r3, #1
 8005704:	d101      	bne.n	800570a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005706:	2302      	movs	r3, #2
 8005708:	e033      	b.n	8005772 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2201      	movs	r2, #1
 800570e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2224      	movs	r2, #36	; 0x24
 8005716:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	681a      	ldr	r2, [r3, #0]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f022 0201 	bic.w	r2, r2, #1
 8005728:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005738:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	021b      	lsls	r3, r3, #8
 800573e:	68fa      	ldr	r2, [r7, #12]
 8005740:	4313      	orrs	r3, r2
 8005742:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	68fa      	ldr	r2, [r7, #12]
 800574a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f042 0201 	orr.w	r2, r2, #1
 800575a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2220      	movs	r2, #32
 8005760:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2200      	movs	r2, #0
 8005768:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800576c:	2300      	movs	r3, #0
 800576e:	e000      	b.n	8005772 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005770:	2302      	movs	r3, #2
  }
}
 8005772:	4618      	mov	r0, r3
 8005774:	3714      	adds	r7, #20
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr
	...

08005780 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C3 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C3 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8005788:	4b05      	ldr	r3, [pc, #20]	; (80057a0 <HAL_I2CEx_EnableFastModePlus+0x20>)
 800578a:	685a      	ldr	r2, [r3, #4]
 800578c:	4904      	ldr	r1, [pc, #16]	; (80057a0 <HAL_I2CEx_EnableFastModePlus+0x20>)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	4313      	orrs	r3, r2
 8005792:	604b      	str	r3, [r1, #4]
}
 8005794:	bf00      	nop
 8005796:	370c      	adds	r7, #12
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr
 80057a0:	40010000 	.word	0x40010000

080057a4 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b084      	sub	sp, #16
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 80057ac:	2300      	movs	r3, #0
 80057ae:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d01e      	beq.n	80057f4 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 80057b6:	4b13      	ldr	r3, [pc, #76]	; (8005804 <HAL_IPCC_Init+0x60>)
 80057b8:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d102      	bne.n	80057cc <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f7fe fa6c 	bl	8003ca4 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 80057cc:	68b8      	ldr	r0, [r7, #8]
 80057ce:	f000 f85b 	bl	8005888 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f043 1201 	orr.w	r2, r3, #65537	; 0x10001
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 f82c 	bl	800583c <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2200      	movs	r2, #0
 80057e8:	635a      	str	r2, [r3, #52]	; 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2201      	movs	r2, #1
 80057ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80057f2:	e001      	b.n	80057f8 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 80057f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3710      	adds	r7, #16
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop
 8005804:	58000c00 	.word	0x58000c00

08005808 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8005808:	b480      	push	{r7}
 800580a:	b085      	sub	sp, #20
 800580c:	af00      	add	r7, sp, #0
 800580e:	60f8      	str	r0, [r7, #12]
 8005810:	60b9      	str	r1, [r7, #8]
 8005812:	4613      	mov	r3, r2
 8005814:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8005816:	bf00      	nop
 8005818:	3714      	adds	r7, #20
 800581a:	46bd      	mov	sp, r7
 800581c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005820:	4770      	bx	lr

08005822 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8005822:	b480      	push	{r7}
 8005824:	b085      	sub	sp, #20
 8005826:	af00      	add	r7, sp, #0
 8005828:	60f8      	str	r0, [r7, #12]
 800582a:	60b9      	str	r1, [r7, #8]
 800582c:	4613      	mov	r3, r2
 800582e:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8005830:	bf00      	nop
 8005832:	3714      	adds	r7, #20
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 800583c:	b480      	push	{r7}
 800583e:	b085      	sub	sp, #20
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8005844:	2300      	movs	r3, #0
 8005846:	60fb      	str	r3, [r7, #12]
 8005848:	e00f      	b.n	800586a <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 800584a:	687a      	ldr	r2, [r7, #4]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	4413      	add	r3, r2
 8005852:	4a0b      	ldr	r2, [pc, #44]	; (8005880 <IPCC_SetDefaultCallbacks+0x44>)
 8005854:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	3306      	adds	r3, #6
 800585c:	009b      	lsls	r3, r3, #2
 800585e:	4413      	add	r3, r2
 8005860:	4a08      	ldr	r2, [pc, #32]	; (8005884 <IPCC_SetDefaultCallbacks+0x48>)
 8005862:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	3301      	adds	r3, #1
 8005868:	60fb      	str	r3, [r7, #12]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2b05      	cmp	r3, #5
 800586e:	d9ec      	bls.n	800584a <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8005870:	bf00      	nop
 8005872:	bf00      	nop
 8005874:	3714      	adds	r7, #20
 8005876:	46bd      	mov	sp, r7
 8005878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587c:	4770      	bx	lr
 800587e:	bf00      	nop
 8005880:	08005809 	.word	0x08005809
 8005884:	08005823 	.word	0x08005823

08005888 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8005888:	b480      	push	{r7}
 800588a:	b083      	sub	sp, #12
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2200      	movs	r2, #0
 8005894:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f04f 123f 	mov.w	r2, #4128831	; 0x3f003f
 800589c:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	223f      	movs	r2, #63	; 0x3f
 80058a2:	609a      	str	r2, [r3, #8]
}
 80058a4:	bf00      	nop
 80058a6:	370c      	adds	r7, #12
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr

080058b0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80058b0:	b480      	push	{r7}
 80058b2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058b4:	4b05      	ldr	r3, [pc, #20]	; (80058cc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a04      	ldr	r2, [pc, #16]	; (80058cc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80058ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058be:	6013      	str	r3, [r2, #0]
}
 80058c0:	bf00      	nop
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr
 80058ca:	bf00      	nop
 80058cc:	58000400 	.word	0x58000400

080058d0 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 80058d0:	b480      	push	{r7}
 80058d2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_PWR_PVDCallback can be implemented in the user file
  */
}
 80058d4:	bf00      	nop
 80058d6:	46bd      	mov	sp, r7
 80058d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058dc:	4770      	bx	lr
	...

080058e0 <LL_EXTI_ReadFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 80058e8:	4b04      	ldr	r3, [pc, #16]	; (80058fc <LL_EXTI_ReadFlag_0_31+0x1c>)
 80058ea:	68da      	ldr	r2, [r3, #12]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4013      	ands	r3, r2
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	370c      	adds	r7, #12
 80058f4:	46bd      	mov	sp, r7
 80058f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fa:	4770      	bx	lr
 80058fc:	58000800 	.word	0x58000800

08005900 <LL_EXTI_ReadFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_32_63(uint32_t ExtiLine)
{
 8005900:	b480      	push	{r7}
 8005902:	b083      	sub	sp, #12
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(EXTI->PR2, ExtiLine));
 8005908:	4b04      	ldr	r3, [pc, #16]	; (800591c <LL_EXTI_ReadFlag_32_63+0x1c>)
 800590a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	4013      	ands	r3, r2
}
 8005910:	4618      	mov	r0, r3
 8005912:	370c      	adds	r7, #12
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr
 800591c:	58000800 	.word	0x58000800

08005920 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8005920:	b480      	push	{r7}
 8005922:	b083      	sub	sp, #12
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8005928:	4a04      	ldr	r2, [pc, #16]	; (800593c <LL_EXTI_ClearFlag_0_31+0x1c>)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	60d3      	str	r3, [r2, #12]
}
 800592e:	bf00      	nop
 8005930:	370c      	adds	r7, #12
 8005932:	46bd      	mov	sp, r7
 8005934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005938:	4770      	bx	lr
 800593a:	bf00      	nop
 800593c:	58000800 	.word	0x58000800

08005940 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8005940:	b480      	push	{r7}
 8005942:	b083      	sub	sp, #12
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8005948:	4a04      	ldr	r2, [pc, #16]	; (800595c <LL_EXTI_ClearFlag_32_63+0x1c>)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 800594e:	bf00      	nop
 8005950:	370c      	adds	r7, #12
 8005952:	46bd      	mov	sp, r7
 8005954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005958:	4770      	bx	lr
 800595a:	bf00      	nop
 800595c:	58000800 	.word	0x58000800

08005960 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005960:	b480      	push	{r7}
 8005962:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005964:	4b04      	ldr	r3, [pc, #16]	; (8005978 <HAL_PWREx_GetVoltageRange+0x18>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 800596c:	4618      	mov	r0, r3
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop
 8005978:	58000400 	.word	0x58000400

0800597c <HAL_PWREx_PVD_PVM_IRQHandler>:
  * @brief This function handles the PWR PVD/PVMx interrupt request.
  * @note This API should be called under the PVD_PVM_IRQHandler().  
  * @retval None
  */
void HAL_PWREx_PVD_PVM_IRQHandler(void)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	af00      	add	r7, sp, #0
  /* Check PWR exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != 0U)
 8005980:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8005984:	f7ff ffac 	bl	80058e0 <LL_EXTI_ReadFlag_0_31>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d005      	beq.n	800599a <HAL_PWREx_PVD_PVM_IRQHandler+0x1e>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 800598e:	f7ff ff9f 	bl	80058d0 <HAL_PWR_PVDCallback>

    /* Clear PVD exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8005992:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8005996:	f7ff ffc3 	bl	8005920 <LL_EXTI_ClearFlag_0_31>
  }

#if defined(PWR_CR2_PVME1)
  /* Next, successively check PVMx exti flags */
  if(__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0U) 
 800599a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800599e:	f7ff ff9f 	bl	80058e0 <LL_EXTI_ReadFlag_0_31>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d005      	beq.n	80059b4 <HAL_PWREx_PVD_PVM_IRQHandler+0x38>
  {
    /* PWR PVM1 interrupt user callback */
    HAL_PWREx_PVM1Callback();
 80059a8:	f000 f811 	bl	80059ce <HAL_PWREx_PVM1Callback>
   
    /* Clear PVM1 exti pending bit */
    __HAL_PWR_PVM1_EXTI_CLEAR_FLAG();
 80059ac:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80059b0:	f7ff ffb6 	bl	8005920 <LL_EXTI_ClearFlag_0_31>
  }
#endif

  if(__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0U) 
 80059b4:	2002      	movs	r0, #2
 80059b6:	f7ff ffa3 	bl	8005900 <LL_EXTI_ReadFlag_32_63>
 80059ba:	4603      	mov	r3, r0
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d004      	beq.n	80059ca <HAL_PWREx_PVD_PVM_IRQHandler+0x4e>
  {
    /* PWR PVM3 interrupt user callback */
    HAL_PWREx_PVM3Callback();
 80059c0:	f000 f80c 	bl	80059dc <HAL_PWREx_PVM3Callback>
   
    /* Clear PVM3 exti pending bit */
    __HAL_PWR_PVM3_EXTI_CLEAR_FLAG();
 80059c4:	2002      	movs	r0, #2
 80059c6:	f7ff ffbb 	bl	8005940 <LL_EXTI_ClearFlag_32_63>
  }
}
 80059ca:	bf00      	nop
 80059cc:	bd80      	pop	{r7, pc}

080059ce <HAL_PWREx_PVM1Callback>:
/**
  * @brief PWR PVM1 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM1Callback(void)
{
 80059ce:	b480      	push	{r7}
 80059d0:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM1Callback() API can be implemented in the user file
   */
}
 80059d2:	bf00      	nop
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <HAL_PWREx_PVM3Callback>:
/**
  * @brief PWR PVM3 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM3Callback(void)
{
 80059dc:	b480      	push	{r7}
 80059de:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM3Callback() API can be implemented in the user file
   */
}
 80059e0:	bf00      	nop
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr

080059ea <LL_RCC_HSE_IsEnabledDiv2>:
{
 80059ea:	b480      	push	{r7}
 80059ec:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80059ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80059f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80059fc:	d101      	bne.n	8005a02 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80059fe:	2301      	movs	r3, #1
 8005a00:	e000      	b.n	8005a04 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005a02:	2300      	movs	r3, #0
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	46bd      	mov	sp, r7
 8005a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0c:	4770      	bx	lr

08005a0e <LL_RCC_HSE_Enable>:
{
 8005a0e:	b480      	push	{r7}
 8005a10:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005a12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a20:	6013      	str	r3, [r2, #0]
}
 8005a22:	bf00      	nop
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr

08005a2c <LL_RCC_HSE_Disable>:
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005a30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a3e:	6013      	str	r3, [r2, #0]
}
 8005a40:	bf00      	nop
 8005a42:	46bd      	mov	sp, r7
 8005a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a48:	4770      	bx	lr

08005a4a <LL_RCC_HSE_IsReady>:
{
 8005a4a:	b480      	push	{r7}
 8005a4c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005a4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a58:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005a5c:	d101      	bne.n	8005a62 <LL_RCC_HSE_IsReady+0x18>
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e000      	b.n	8005a64 <LL_RCC_HSE_IsReady+0x1a>
 8005a62:	2300      	movs	r3, #0
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	46bd      	mov	sp, r7
 8005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6c:	4770      	bx	lr

08005a6e <LL_RCC_HSI_Enable>:
{
 8005a6e:	b480      	push	{r7}
 8005a70:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005a72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a80:	6013      	str	r3, [r2, #0]
}
 8005a82:	bf00      	nop
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <LL_RCC_HSI_Disable>:
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005a90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a9a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a9e:	6013      	str	r3, [r2, #0]
}
 8005aa0:	bf00      	nop
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa8:	4770      	bx	lr

08005aaa <LL_RCC_HSI_IsReady>:
{
 8005aaa:	b480      	push	{r7}
 8005aac:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005aae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ab8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005abc:	d101      	bne.n	8005ac2 <LL_RCC_HSI_IsReady+0x18>
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e000      	b.n	8005ac4 <LL_RCC_HSI_IsReady+0x1a>
 8005ac2:	2300      	movs	r3, #0
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr

08005ace <LL_RCC_HSI_SetCalibTrimming>:
{
 8005ace:	b480      	push	{r7}
 8005ad0:	b083      	sub	sp, #12
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005ad6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	061b      	lsls	r3, r3, #24
 8005ae4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	604b      	str	r3, [r1, #4]
}
 8005aec:	bf00      	nop
 8005aee:	370c      	adds	r7, #12
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr

08005af8 <LL_RCC_HSI48_Enable>:
{
 8005af8:	b480      	push	{r7}
 8005afa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005afc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b00:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005b04:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b08:	f043 0301 	orr.w	r3, r3, #1
 8005b0c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8005b10:	bf00      	nop
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr

08005b1a <LL_RCC_HSI48_Disable>:
{
 8005b1a:	b480      	push	{r7}
 8005b1c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005b1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b22:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005b26:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b2a:	f023 0301 	bic.w	r3, r3, #1
 8005b2e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8005b32:	bf00      	nop
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr

08005b3c <LL_RCC_HSI48_IsReady>:
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8005b40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b44:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005b48:	f003 0302 	and.w	r3, r3, #2
 8005b4c:	2b02      	cmp	r3, #2
 8005b4e:	d101      	bne.n	8005b54 <LL_RCC_HSI48_IsReady+0x18>
 8005b50:	2301      	movs	r3, #1
 8005b52:	e000      	b.n	8005b56 <LL_RCC_HSI48_IsReady+0x1a>
 8005b54:	2300      	movs	r3, #0
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <LL_RCC_LSE_Enable>:
{
 8005b60:	b480      	push	{r7}
 8005b62:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005b64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b6c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b70:	f043 0301 	orr.w	r3, r3, #1
 8005b74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005b78:	bf00      	nop
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b80:	4770      	bx	lr

08005b82 <LL_RCC_LSE_Disable>:
{
 8005b82:	b480      	push	{r7}
 8005b84:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005b86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b8e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b92:	f023 0301 	bic.w	r3, r3, #1
 8005b96:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005b9a:	bf00      	nop
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba2:	4770      	bx	lr

08005ba4 <LL_RCC_LSE_EnableBypass>:
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005ba8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bb0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005bb4:	f043 0304 	orr.w	r3, r3, #4
 8005bb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005bbc:	bf00      	nop
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc4:	4770      	bx	lr

08005bc6 <LL_RCC_LSE_DisableBypass>:
{
 8005bc6:	b480      	push	{r7}
 8005bc8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005bca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bd2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005bd6:	f023 0304 	bic.w	r3, r3, #4
 8005bda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005bde:	bf00      	nop
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <LL_RCC_LSE_IsReady>:
{
 8005be8:	b480      	push	{r7}
 8005bea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005bec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bf4:	f003 0302 	and.w	r3, r3, #2
 8005bf8:	2b02      	cmp	r3, #2
 8005bfa:	d101      	bne.n	8005c00 <LL_RCC_LSE_IsReady+0x18>
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	e000      	b.n	8005c02 <LL_RCC_LSE_IsReady+0x1a>
 8005c00:	2300      	movs	r3, #0
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr

08005c0c <LL_RCC_LSI1_Enable>:
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005c10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c18:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c1c:	f043 0301 	orr.w	r3, r3, #1
 8005c20:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005c24:	bf00      	nop
 8005c26:	46bd      	mov	sp, r7
 8005c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2c:	4770      	bx	lr

08005c2e <LL_RCC_LSI1_Disable>:
{
 8005c2e:	b480      	push	{r7}
 8005c30:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005c32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c3a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c3e:	f023 0301 	bic.w	r3, r3, #1
 8005c42:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005c46:	bf00      	nop
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr

08005c50 <LL_RCC_LSI1_IsReady>:
{
 8005c50:	b480      	push	{r7}
 8005c52:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8005c54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c5c:	f003 0302 	and.w	r3, r3, #2
 8005c60:	2b02      	cmp	r3, #2
 8005c62:	d101      	bne.n	8005c68 <LL_RCC_LSI1_IsReady+0x18>
 8005c64:	2301      	movs	r3, #1
 8005c66:	e000      	b.n	8005c6a <LL_RCC_LSI1_IsReady+0x1a>
 8005c68:	2300      	movs	r3, #0
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr

08005c74 <LL_RCC_LSI2_Enable>:
{
 8005c74:	b480      	push	{r7}
 8005c76:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005c78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c80:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c84:	f043 0304 	orr.w	r3, r3, #4
 8005c88:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005c8c:	bf00      	nop
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr

08005c96 <LL_RCC_LSI2_Disable>:
{
 8005c96:	b480      	push	{r7}
 8005c98:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005c9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ca2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ca6:	f023 0304 	bic.w	r3, r3, #4
 8005caa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005cae:	bf00      	nop
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr

08005cb8 <LL_RCC_LSI2_IsReady>:
{
 8005cb8:	b480      	push	{r7}
 8005cba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8005cbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cc4:	f003 0308 	and.w	r3, r3, #8
 8005cc8:	2b08      	cmp	r3, #8
 8005cca:	d101      	bne.n	8005cd0 <LL_RCC_LSI2_IsReady+0x18>
 8005ccc:	2301      	movs	r3, #1
 8005cce:	e000      	b.n	8005cd2 <LL_RCC_LSI2_IsReady+0x1a>
 8005cd0:	2300      	movs	r3, #0
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <LL_RCC_LSI2_SetTrimming>:
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8005ce4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ce8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cec:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	021b      	lsls	r3, r3, #8
 8005cf4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8005cfe:	bf00      	nop
 8005d00:	370c      	adds	r7, #12
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr

08005d0a <LL_RCC_MSI_Enable>:
{
 8005d0a:	b480      	push	{r7}
 8005d0c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005d0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d18:	f043 0301 	orr.w	r3, r3, #1
 8005d1c:	6013      	str	r3, [r2, #0]
}
 8005d1e:	bf00      	nop
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr

08005d28 <LL_RCC_MSI_Disable>:
{
 8005d28:	b480      	push	{r7}
 8005d2a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005d2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d36:	f023 0301 	bic.w	r3, r3, #1
 8005d3a:	6013      	str	r3, [r2, #0]
}
 8005d3c:	bf00      	nop
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr

08005d46 <LL_RCC_MSI_IsReady>:
{
 8005d46:	b480      	push	{r7}
 8005d48:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005d4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f003 0302 	and.w	r3, r3, #2
 8005d54:	2b02      	cmp	r3, #2
 8005d56:	d101      	bne.n	8005d5c <LL_RCC_MSI_IsReady+0x16>
 8005d58:	2301      	movs	r3, #1
 8005d5a:	e000      	b.n	8005d5e <LL_RCC_MSI_IsReady+0x18>
 8005d5c:	2300      	movs	r3, #0
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	46bd      	mov	sp, r7
 8005d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d66:	4770      	bx	lr

08005d68 <LL_RCC_MSI_SetRange>:
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b083      	sub	sp, #12
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8005d70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	4313      	orrs	r3, r2
 8005d82:	600b      	str	r3, [r1, #0]
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr

08005d90 <LL_RCC_MSI_GetRange>:
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8005d96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005da0:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2bb0      	cmp	r3, #176	; 0xb0
 8005da6:	d901      	bls.n	8005dac <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8005da8:	23b0      	movs	r3, #176	; 0xb0
 8005daa:	607b      	str	r3, [r7, #4]
  return msiRange;
 8005dac:	687b      	ldr	r3, [r7, #4]
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	370c      	adds	r7, #12
 8005db2:	46bd      	mov	sp, r7
 8005db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db8:	4770      	bx	lr

08005dba <LL_RCC_MSI_SetCalibTrimming>:
{
 8005dba:	b480      	push	{r7}
 8005dbc:	b083      	sub	sp, #12
 8005dbe:	af00      	add	r7, sp, #0
 8005dc0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005dc2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	021b      	lsls	r3, r3, #8
 8005dd0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	604b      	str	r3, [r1, #4]
}
 8005dd8:	bf00      	nop
 8005dda:	370c      	adds	r7, #12
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr

08005de4 <LL_RCC_SetSysClkSource>:
{
 8005de4:	b480      	push	{r7}
 8005de6:	b083      	sub	sp, #12
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005dec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	f023 0203 	bic.w	r2, r3, #3
 8005df6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	608b      	str	r3, [r1, #8]
}
 8005e00:	bf00      	nop
 8005e02:	370c      	adds	r7, #12
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr

08005e0c <LL_RCC_GetSysClkSource>:
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005e10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	f003 030c 	and.w	r3, r3, #12
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e22:	4770      	bx	lr

08005e24 <LL_RCC_SetAHBPrescaler>:
{
 8005e24:	b480      	push	{r7}
 8005e26:	b083      	sub	sp, #12
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005e2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e36:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	608b      	str	r3, [r1, #8]
}
 8005e40:	bf00      	nop
 8005e42:	370c      	adds	r7, #12
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr

08005e4c <LL_C2_RCC_SetAHBPrescaler>:
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b083      	sub	sp, #12
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8005e54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e58:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005e5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e60:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005e6c:	bf00      	nop
 8005e6e:	370c      	adds	r7, #12
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr

08005e78 <LL_RCC_SetAHB4Prescaler>:
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b083      	sub	sp, #12
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005e80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e84:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005e88:	f023 020f 	bic.w	r2, r3, #15
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	091b      	lsrs	r3, r3, #4
 8005e90:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e94:	4313      	orrs	r3, r2
 8005e96:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005e9a:	bf00      	nop
 8005e9c:	370c      	adds	r7, #12
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea4:	4770      	bx	lr

08005ea6 <LL_RCC_SetAPB1Prescaler>:
{
 8005ea6:	b480      	push	{r7}
 8005ea8:	b083      	sub	sp, #12
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005eae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005eb8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	608b      	str	r3, [r1, #8]
}
 8005ec2:	bf00      	nop
 8005ec4:	370c      	adds	r7, #12
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr

08005ece <LL_RCC_SetAPB2Prescaler>:
{
 8005ece:	b480      	push	{r7}
 8005ed0:	b083      	sub	sp, #12
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8005ed6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005ee0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	608b      	str	r3, [r1, #8]
}
 8005eea:	bf00      	nop
 8005eec:	370c      	adds	r7, #12
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr

08005ef6 <LL_RCC_GetAHBPrescaler>:
{
 8005ef6:	b480      	push	{r7}
 8005ef8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005efa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	46bd      	mov	sp, r7
 8005f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0c:	4770      	bx	lr

08005f0e <LL_RCC_GetAHB4Prescaler>:
{
 8005f0e:	b480      	push	{r7}
 8005f10:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8005f12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f16:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005f1a:	011b      	lsls	r3, r3, #4
 8005f1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr

08005f2a <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8005f2a:	b480      	push	{r7}
 8005f2c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005f2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f38:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f3c:	6013      	str	r3, [r2, #0]
}
 8005f3e:	bf00      	nop
 8005f40:	46bd      	mov	sp, r7
 8005f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f46:	4770      	bx	lr

08005f48 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005f4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f5a:	6013      	str	r3, [r2, #0]
}
 8005f5c:	bf00      	nop
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr

08005f66 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8005f66:	b480      	push	{r7}
 8005f68:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005f6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f74:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005f78:	d101      	bne.n	8005f7e <LL_RCC_PLL_IsReady+0x18>
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e000      	b.n	8005f80 <LL_RCC_PLL_IsReady+0x1a>
 8005f7e:	2300      	movs	r3, #0
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	46bd      	mov	sp, r7
 8005f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f88:	4770      	bx	lr

08005f8a <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8005f8a:	b480      	push	{r7}
 8005f8c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005f8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f92:	68db      	ldr	r3, [r3, #12]
 8005f94:	0a1b      	lsrs	r3, r3, #8
 8005f96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8005fa8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fac:	68db      	ldr	r3, [r3, #12]
 8005fae:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005fc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fc4:	68db      	ldr	r3, [r3, #12]
 8005fc6:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd2:	4770      	bx	lr

08005fd4 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005fd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fdc:	68db      	ldr	r3, [r3, #12]
 8005fde:	f003 0303 	and.w	r3, r3, #3
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8005fec:	b480      	push	{r7}
 8005fee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8005ff0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ffa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ffe:	d101      	bne.n	8006004 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8006000:	2301      	movs	r3, #1
 8006002:	e000      	b.n	8006006 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8006004:	2300      	movs	r3, #0
}
 8006006:	4618      	mov	r0, r3
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr

08006010 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8006010:	b480      	push	{r7}
 8006012:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8006014:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006018:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800601c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006020:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006024:	d101      	bne.n	800602a <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8006026:	2301      	movs	r3, #1
 8006028:	e000      	b.n	800602c <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800602a:	2300      	movs	r3, #0
}
 800602c:	4618      	mov	r0, r3
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr

08006036 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8006036:	b480      	push	{r7}
 8006038:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800603a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800603e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8006042:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006046:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800604a:	d101      	bne.n	8006050 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800604c:	2301      	movs	r3, #1
 800604e:	e000      	b.n	8006052 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8006050:	2300      	movs	r3, #0
}
 8006052:	4618      	mov	r0, r3
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr

0800605c <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800605c:	b480      	push	{r7}
 800605e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8006060:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800606a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800606e:	d101      	bne.n	8006074 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8006070:	2301      	movs	r3, #1
 8006072:	e000      	b.n	8006076 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8006080:	b480      	push	{r7}
 8006082:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8006084:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800608e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006092:	d101      	bne.n	8006098 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8006094:	2301      	movs	r3, #1
 8006096:	e000      	b.n	800609a <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8006098:	2300      	movs	r3, #0
}
 800609a:	4618      	mov	r0, r3
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80060a4:	b590      	push	{r4, r7, lr}
 80060a6:	b08d      	sub	sp, #52	; 0x34
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d101      	bne.n	80060b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80060b2:	2301      	movs	r3, #1
 80060b4:	e363      	b.n	800677e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f003 0320 	and.w	r3, r3, #32
 80060be:	2b00      	cmp	r3, #0
 80060c0:	f000 808d 	beq.w	80061de <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80060c4:	f7ff fea2 	bl	8005e0c <LL_RCC_GetSysClkSource>
 80060c8:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80060ca:	f7ff ff83 	bl	8005fd4 <LL_RCC_PLL_GetMainSource>
 80060ce:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80060d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d005      	beq.n	80060e2 <HAL_RCC_OscConfig+0x3e>
 80060d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060d8:	2b0c      	cmp	r3, #12
 80060da:	d147      	bne.n	800616c <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80060dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d144      	bne.n	800616c <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	69db      	ldr	r3, [r3, #28]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d101      	bne.n	80060ee <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80060ea:	2301      	movs	r3, #1
 80060ec:	e347      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80060f2:	f7ff fe4d 	bl	8005d90 <LL_RCC_MSI_GetRange>
 80060f6:	4603      	mov	r3, r0
 80060f8:	429c      	cmp	r4, r3
 80060fa:	d914      	bls.n	8006126 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006100:	4618      	mov	r0, r3
 8006102:	f000 fd03 	bl	8006b0c <RCC_SetFlashLatencyFromMSIRange>
 8006106:	4603      	mov	r3, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	d001      	beq.n	8006110 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800610c:	2301      	movs	r3, #1
 800610e:	e336      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006114:	4618      	mov	r0, r3
 8006116:	f7ff fe27 	bl	8005d68 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6a1b      	ldr	r3, [r3, #32]
 800611e:	4618      	mov	r0, r3
 8006120:	f7ff fe4b 	bl	8005dba <LL_RCC_MSI_SetCalibTrimming>
 8006124:	e013      	b.n	800614e <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800612a:	4618      	mov	r0, r3
 800612c:	f7ff fe1c 	bl	8005d68 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6a1b      	ldr	r3, [r3, #32]
 8006134:	4618      	mov	r0, r3
 8006136:	f7ff fe40 	bl	8005dba <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800613e:	4618      	mov	r0, r3
 8006140:	f000 fce4 	bl	8006b0c <RCC_SetFlashLatencyFromMSIRange>
 8006144:	4603      	mov	r3, r0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d001      	beq.n	800614e <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	e317      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800614e:	f000 fcc9 	bl	8006ae4 <HAL_RCC_GetHCLKFreq>
 8006152:	4603      	mov	r3, r0
 8006154:	4aa4      	ldr	r2, [pc, #656]	; (80063e8 <HAL_RCC_OscConfig+0x344>)
 8006156:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006158:	4ba4      	ldr	r3, [pc, #656]	; (80063ec <HAL_RCC_OscConfig+0x348>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4618      	mov	r0, r3
 800615e:	f7fd ff2d 	bl	8003fbc <HAL_InitTick>
 8006162:	4603      	mov	r3, r0
 8006164:	2b00      	cmp	r3, #0
 8006166:	d039      	beq.n	80061dc <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	e308      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	69db      	ldr	r3, [r3, #28]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d01e      	beq.n	80061b2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006174:	f7ff fdc9 	bl	8005d0a <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006178:	f7fd ff6e 	bl	8004058 <HAL_GetTick>
 800617c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800617e:	e008      	b.n	8006192 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006180:	f7fd ff6a 	bl	8004058 <HAL_GetTick>
 8006184:	4602      	mov	r2, r0
 8006186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006188:	1ad3      	subs	r3, r2, r3
 800618a:	2b02      	cmp	r3, #2
 800618c:	d901      	bls.n	8006192 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800618e:	2303      	movs	r3, #3
 8006190:	e2f5      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8006192:	f7ff fdd8 	bl	8005d46 <LL_RCC_MSI_IsReady>
 8006196:	4603      	mov	r3, r0
 8006198:	2b00      	cmp	r3, #0
 800619a:	d0f1      	beq.n	8006180 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a0:	4618      	mov	r0, r3
 80061a2:	f7ff fde1 	bl	8005d68 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6a1b      	ldr	r3, [r3, #32]
 80061aa:	4618      	mov	r0, r3
 80061ac:	f7ff fe05 	bl	8005dba <LL_RCC_MSI_SetCalibTrimming>
 80061b0:	e015      	b.n	80061de <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80061b2:	f7ff fdb9 	bl	8005d28 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80061b6:	f7fd ff4f 	bl	8004058 <HAL_GetTick>
 80061ba:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80061bc:	e008      	b.n	80061d0 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80061be:	f7fd ff4b 	bl	8004058 <HAL_GetTick>
 80061c2:	4602      	mov	r2, r0
 80061c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061c6:	1ad3      	subs	r3, r2, r3
 80061c8:	2b02      	cmp	r3, #2
 80061ca:	d901      	bls.n	80061d0 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80061cc:	2303      	movs	r3, #3
 80061ce:	e2d6      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 80061d0:	f7ff fdb9 	bl	8005d46 <LL_RCC_MSI_IsReady>
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d1f1      	bne.n	80061be <HAL_RCC_OscConfig+0x11a>
 80061da:	e000      	b.n	80061de <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80061dc:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f003 0301 	and.w	r3, r3, #1
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d047      	beq.n	800627a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80061ea:	f7ff fe0f 	bl	8005e0c <LL_RCC_GetSysClkSource>
 80061ee:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80061f0:	f7ff fef0 	bl	8005fd4 <LL_RCC_PLL_GetMainSource>
 80061f4:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80061f6:	6a3b      	ldr	r3, [r7, #32]
 80061f8:	2b08      	cmp	r3, #8
 80061fa:	d005      	beq.n	8006208 <HAL_RCC_OscConfig+0x164>
 80061fc:	6a3b      	ldr	r3, [r7, #32]
 80061fe:	2b0c      	cmp	r3, #12
 8006200:	d108      	bne.n	8006214 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8006202:	69fb      	ldr	r3, [r7, #28]
 8006204:	2b03      	cmp	r3, #3
 8006206:	d105      	bne.n	8006214 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d134      	bne.n	800627a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8006210:	2301      	movs	r3, #1
 8006212:	e2b4      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800621c:	d102      	bne.n	8006224 <HAL_RCC_OscConfig+0x180>
 800621e:	f7ff fbf6 	bl	8005a0e <LL_RCC_HSE_Enable>
 8006222:	e001      	b.n	8006228 <HAL_RCC_OscConfig+0x184>
 8006224:	f7ff fc02 	bl	8005a2c <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d012      	beq.n	8006256 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006230:	f7fd ff12 	bl	8004058 <HAL_GetTick>
 8006234:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8006236:	e008      	b.n	800624a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006238:	f7fd ff0e 	bl	8004058 <HAL_GetTick>
 800623c:	4602      	mov	r2, r0
 800623e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006240:	1ad3      	subs	r3, r2, r3
 8006242:	2b64      	cmp	r3, #100	; 0x64
 8006244:	d901      	bls.n	800624a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8006246:	2303      	movs	r3, #3
 8006248:	e299      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800624a:	f7ff fbfe 	bl	8005a4a <LL_RCC_HSE_IsReady>
 800624e:	4603      	mov	r3, r0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d0f1      	beq.n	8006238 <HAL_RCC_OscConfig+0x194>
 8006254:	e011      	b.n	800627a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006256:	f7fd feff 	bl	8004058 <HAL_GetTick>
 800625a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800625c:	e008      	b.n	8006270 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800625e:	f7fd fefb 	bl	8004058 <HAL_GetTick>
 8006262:	4602      	mov	r2, r0
 8006264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006266:	1ad3      	subs	r3, r2, r3
 8006268:	2b64      	cmp	r3, #100	; 0x64
 800626a:	d901      	bls.n	8006270 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800626c:	2303      	movs	r3, #3
 800626e:	e286      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8006270:	f7ff fbeb 	bl	8005a4a <LL_RCC_HSE_IsReady>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	d1f1      	bne.n	800625e <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f003 0302 	and.w	r3, r3, #2
 8006282:	2b00      	cmp	r3, #0
 8006284:	d04c      	beq.n	8006320 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006286:	f7ff fdc1 	bl	8005e0c <LL_RCC_GetSysClkSource>
 800628a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800628c:	f7ff fea2 	bl	8005fd4 <LL_RCC_PLL_GetMainSource>
 8006290:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8006292:	69bb      	ldr	r3, [r7, #24]
 8006294:	2b04      	cmp	r3, #4
 8006296:	d005      	beq.n	80062a4 <HAL_RCC_OscConfig+0x200>
 8006298:	69bb      	ldr	r3, [r7, #24]
 800629a:	2b0c      	cmp	r3, #12
 800629c:	d10e      	bne.n	80062bc <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	2b02      	cmp	r3, #2
 80062a2:	d10b      	bne.n	80062bc <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d101      	bne.n	80062b0 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80062ac:	2301      	movs	r3, #1
 80062ae:	e266      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	691b      	ldr	r3, [r3, #16]
 80062b4:	4618      	mov	r0, r3
 80062b6:	f7ff fc0a 	bl	8005ace <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80062ba:	e031      	b.n	8006320 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	68db      	ldr	r3, [r3, #12]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d019      	beq.n	80062f8 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80062c4:	f7ff fbd3 	bl	8005a6e <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062c8:	f7fd fec6 	bl	8004058 <HAL_GetTick>
 80062cc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80062ce:	e008      	b.n	80062e2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062d0:	f7fd fec2 	bl	8004058 <HAL_GetTick>
 80062d4:	4602      	mov	r2, r0
 80062d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062d8:	1ad3      	subs	r3, r2, r3
 80062da:	2b02      	cmp	r3, #2
 80062dc:	d901      	bls.n	80062e2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80062de:	2303      	movs	r3, #3
 80062e0:	e24d      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 80062e2:	f7ff fbe2 	bl	8005aaa <LL_RCC_HSI_IsReady>
 80062e6:	4603      	mov	r3, r0
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d0f1      	beq.n	80062d0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	691b      	ldr	r3, [r3, #16]
 80062f0:	4618      	mov	r0, r3
 80062f2:	f7ff fbec 	bl	8005ace <LL_RCC_HSI_SetCalibTrimming>
 80062f6:	e013      	b.n	8006320 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80062f8:	f7ff fbc8 	bl	8005a8c <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062fc:	f7fd feac 	bl	8004058 <HAL_GetTick>
 8006300:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8006302:	e008      	b.n	8006316 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006304:	f7fd fea8 	bl	8004058 <HAL_GetTick>
 8006308:	4602      	mov	r2, r0
 800630a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800630c:	1ad3      	subs	r3, r2, r3
 800630e:	2b02      	cmp	r3, #2
 8006310:	d901      	bls.n	8006316 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8006312:	2303      	movs	r3, #3
 8006314:	e233      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8006316:	f7ff fbc8 	bl	8005aaa <LL_RCC_HSI_IsReady>
 800631a:	4603      	mov	r3, r0
 800631c:	2b00      	cmp	r3, #0
 800631e:	d1f1      	bne.n	8006304 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f003 0308 	and.w	r3, r3, #8
 8006328:	2b00      	cmp	r3, #0
 800632a:	d106      	bne.n	800633a <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8006334:	2b00      	cmp	r3, #0
 8006336:	f000 80a3 	beq.w	8006480 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	695b      	ldr	r3, [r3, #20]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d076      	beq.n	8006430 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f003 0310 	and.w	r3, r3, #16
 800634a:	2b00      	cmp	r3, #0
 800634c:	d046      	beq.n	80063dc <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800634e:	f7ff fc7f 	bl	8005c50 <LL_RCC_LSI1_IsReady>
 8006352:	4603      	mov	r3, r0
 8006354:	2b00      	cmp	r3, #0
 8006356:	d113      	bne.n	8006380 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8006358:	f7ff fc58 	bl	8005c0c <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800635c:	f7fd fe7c 	bl	8004058 <HAL_GetTick>
 8006360:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8006362:	e008      	b.n	8006376 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006364:	f7fd fe78 	bl	8004058 <HAL_GetTick>
 8006368:	4602      	mov	r2, r0
 800636a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800636c:	1ad3      	subs	r3, r2, r3
 800636e:	2b02      	cmp	r3, #2
 8006370:	d901      	bls.n	8006376 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8006372:	2303      	movs	r3, #3
 8006374:	e203      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8006376:	f7ff fc6b 	bl	8005c50 <LL_RCC_LSI1_IsReady>
 800637a:	4603      	mov	r3, r0
 800637c:	2b00      	cmp	r3, #0
 800637e:	d0f1      	beq.n	8006364 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8006380:	f7ff fc78 	bl	8005c74 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006384:	f7fd fe68 	bl	8004058 <HAL_GetTick>
 8006388:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800638a:	e008      	b.n	800639e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800638c:	f7fd fe64 	bl	8004058 <HAL_GetTick>
 8006390:	4602      	mov	r2, r0
 8006392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006394:	1ad3      	subs	r3, r2, r3
 8006396:	2b03      	cmp	r3, #3
 8006398:	d901      	bls.n	800639e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800639a:	2303      	movs	r3, #3
 800639c:	e1ef      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800639e:	f7ff fc8b 	bl	8005cb8 <LL_RCC_LSI2_IsReady>
 80063a2:	4603      	mov	r3, r0
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d0f1      	beq.n	800638c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	699b      	ldr	r3, [r3, #24]
 80063ac:	4618      	mov	r0, r3
 80063ae:	f7ff fc95 	bl	8005cdc <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80063b2:	f7ff fc3c 	bl	8005c2e <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063b6:	f7fd fe4f 	bl	8004058 <HAL_GetTick>
 80063ba:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80063bc:	e008      	b.n	80063d0 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80063be:	f7fd fe4b 	bl	8004058 <HAL_GetTick>
 80063c2:	4602      	mov	r2, r0
 80063c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c6:	1ad3      	subs	r3, r2, r3
 80063c8:	2b02      	cmp	r3, #2
 80063ca:	d901      	bls.n	80063d0 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80063cc:	2303      	movs	r3, #3
 80063ce:	e1d6      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80063d0:	f7ff fc3e 	bl	8005c50 <LL_RCC_LSI1_IsReady>
 80063d4:	4603      	mov	r3, r0
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d1f1      	bne.n	80063be <HAL_RCC_OscConfig+0x31a>
 80063da:	e051      	b.n	8006480 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80063dc:	f7ff fc16 	bl	8005c0c <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063e0:	f7fd fe3a 	bl	8004058 <HAL_GetTick>
 80063e4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80063e6:	e00c      	b.n	8006402 <HAL_RCC_OscConfig+0x35e>
 80063e8:	2000002c 	.word	0x2000002c
 80063ec:	20000030 	.word	0x20000030
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80063f0:	f7fd fe32 	bl	8004058 <HAL_GetTick>
 80063f4:	4602      	mov	r2, r0
 80063f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f8:	1ad3      	subs	r3, r2, r3
 80063fa:	2b02      	cmp	r3, #2
 80063fc:	d901      	bls.n	8006402 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80063fe:	2303      	movs	r3, #3
 8006400:	e1bd      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8006402:	f7ff fc25 	bl	8005c50 <LL_RCC_LSI1_IsReady>
 8006406:	4603      	mov	r3, r0
 8006408:	2b00      	cmp	r3, #0
 800640a:	d0f1      	beq.n	80063f0 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800640c:	f7ff fc43 	bl	8005c96 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8006410:	e008      	b.n	8006424 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8006412:	f7fd fe21 	bl	8004058 <HAL_GetTick>
 8006416:	4602      	mov	r2, r0
 8006418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800641a:	1ad3      	subs	r3, r2, r3
 800641c:	2b03      	cmp	r3, #3
 800641e:	d901      	bls.n	8006424 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8006420:	2303      	movs	r3, #3
 8006422:	e1ac      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8006424:	f7ff fc48 	bl	8005cb8 <LL_RCC_LSI2_IsReady>
 8006428:	4603      	mov	r3, r0
 800642a:	2b00      	cmp	r3, #0
 800642c:	d1f1      	bne.n	8006412 <HAL_RCC_OscConfig+0x36e>
 800642e:	e027      	b.n	8006480 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8006430:	f7ff fc31 	bl	8005c96 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006434:	f7fd fe10 	bl	8004058 <HAL_GetTick>
 8006438:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800643a:	e008      	b.n	800644e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800643c:	f7fd fe0c 	bl	8004058 <HAL_GetTick>
 8006440:	4602      	mov	r2, r0
 8006442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006444:	1ad3      	subs	r3, r2, r3
 8006446:	2b03      	cmp	r3, #3
 8006448:	d901      	bls.n	800644e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800644a:	2303      	movs	r3, #3
 800644c:	e197      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800644e:	f7ff fc33 	bl	8005cb8 <LL_RCC_LSI2_IsReady>
 8006452:	4603      	mov	r3, r0
 8006454:	2b00      	cmp	r3, #0
 8006456:	d1f1      	bne.n	800643c <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8006458:	f7ff fbe9 	bl	8005c2e <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800645c:	f7fd fdfc 	bl	8004058 <HAL_GetTick>
 8006460:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8006462:	e008      	b.n	8006476 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006464:	f7fd fdf8 	bl	8004058 <HAL_GetTick>
 8006468:	4602      	mov	r2, r0
 800646a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800646c:	1ad3      	subs	r3, r2, r3
 800646e:	2b02      	cmp	r3, #2
 8006470:	d901      	bls.n	8006476 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8006472:	2303      	movs	r3, #3
 8006474:	e183      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8006476:	f7ff fbeb 	bl	8005c50 <LL_RCC_LSI1_IsReady>
 800647a:	4603      	mov	r3, r0
 800647c:	2b00      	cmp	r3, #0
 800647e:	d1f1      	bne.n	8006464 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f003 0304 	and.w	r3, r3, #4
 8006488:	2b00      	cmp	r3, #0
 800648a:	d05b      	beq.n	8006544 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800648c:	4ba7      	ldr	r3, [pc, #668]	; (800672c <HAL_RCC_OscConfig+0x688>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006494:	2b00      	cmp	r3, #0
 8006496:	d114      	bne.n	80064c2 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8006498:	f7ff fa0a 	bl	80058b0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800649c:	f7fd fddc 	bl	8004058 <HAL_GetTick>
 80064a0:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80064a2:	e008      	b.n	80064b6 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064a4:	f7fd fdd8 	bl	8004058 <HAL_GetTick>
 80064a8:	4602      	mov	r2, r0
 80064aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ac:	1ad3      	subs	r3, r2, r3
 80064ae:	2b02      	cmp	r3, #2
 80064b0:	d901      	bls.n	80064b6 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 80064b2:	2303      	movs	r3, #3
 80064b4:	e163      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80064b6:	4b9d      	ldr	r3, [pc, #628]	; (800672c <HAL_RCC_OscConfig+0x688>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d0f0      	beq.n	80064a4 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	d102      	bne.n	80064d0 <HAL_RCC_OscConfig+0x42c>
 80064ca:	f7ff fb49 	bl	8005b60 <LL_RCC_LSE_Enable>
 80064ce:	e00c      	b.n	80064ea <HAL_RCC_OscConfig+0x446>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	2b05      	cmp	r3, #5
 80064d6:	d104      	bne.n	80064e2 <HAL_RCC_OscConfig+0x43e>
 80064d8:	f7ff fb64 	bl	8005ba4 <LL_RCC_LSE_EnableBypass>
 80064dc:	f7ff fb40 	bl	8005b60 <LL_RCC_LSE_Enable>
 80064e0:	e003      	b.n	80064ea <HAL_RCC_OscConfig+0x446>
 80064e2:	f7ff fb4e 	bl	8005b82 <LL_RCC_LSE_Disable>
 80064e6:	f7ff fb6e 	bl	8005bc6 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d014      	beq.n	800651c <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064f2:	f7fd fdb1 	bl	8004058 <HAL_GetTick>
 80064f6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80064f8:	e00a      	b.n	8006510 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064fa:	f7fd fdad 	bl	8004058 <HAL_GetTick>
 80064fe:	4602      	mov	r2, r0
 8006500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006502:	1ad3      	subs	r3, r2, r3
 8006504:	f241 3288 	movw	r2, #5000	; 0x1388
 8006508:	4293      	cmp	r3, r2
 800650a:	d901      	bls.n	8006510 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800650c:	2303      	movs	r3, #3
 800650e:	e136      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8006510:	f7ff fb6a 	bl	8005be8 <LL_RCC_LSE_IsReady>
 8006514:	4603      	mov	r3, r0
 8006516:	2b00      	cmp	r3, #0
 8006518:	d0ef      	beq.n	80064fa <HAL_RCC_OscConfig+0x456>
 800651a:	e013      	b.n	8006544 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800651c:	f7fd fd9c 	bl	8004058 <HAL_GetTick>
 8006520:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8006522:	e00a      	b.n	800653a <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006524:	f7fd fd98 	bl	8004058 <HAL_GetTick>
 8006528:	4602      	mov	r2, r0
 800652a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800652c:	1ad3      	subs	r3, r2, r3
 800652e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006532:	4293      	cmp	r3, r2
 8006534:	d901      	bls.n	800653a <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8006536:	2303      	movs	r3, #3
 8006538:	e121      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800653a:	f7ff fb55 	bl	8005be8 <LL_RCC_LSE_IsReady>
 800653e:	4603      	mov	r3, r0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d1ef      	bne.n	8006524 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800654c:	2b00      	cmp	r3, #0
 800654e:	d02c      	beq.n	80065aa <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006554:	2b00      	cmp	r3, #0
 8006556:	d014      	beq.n	8006582 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006558:	f7ff face 	bl	8005af8 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800655c:	f7fd fd7c 	bl	8004058 <HAL_GetTick>
 8006560:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8006562:	e008      	b.n	8006576 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006564:	f7fd fd78 	bl	8004058 <HAL_GetTick>
 8006568:	4602      	mov	r2, r0
 800656a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800656c:	1ad3      	subs	r3, r2, r3
 800656e:	2b02      	cmp	r3, #2
 8006570:	d901      	bls.n	8006576 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8006572:	2303      	movs	r3, #3
 8006574:	e103      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8006576:	f7ff fae1 	bl	8005b3c <LL_RCC_HSI48_IsReady>
 800657a:	4603      	mov	r3, r0
 800657c:	2b00      	cmp	r3, #0
 800657e:	d0f1      	beq.n	8006564 <HAL_RCC_OscConfig+0x4c0>
 8006580:	e013      	b.n	80065aa <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006582:	f7ff faca 	bl	8005b1a <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006586:	f7fd fd67 	bl	8004058 <HAL_GetTick>
 800658a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800658c:	e008      	b.n	80065a0 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800658e:	f7fd fd63 	bl	8004058 <HAL_GetTick>
 8006592:	4602      	mov	r2, r0
 8006594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006596:	1ad3      	subs	r3, r2, r3
 8006598:	2b02      	cmp	r3, #2
 800659a:	d901      	bls.n	80065a0 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800659c:	2303      	movs	r3, #3
 800659e:	e0ee      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 80065a0:	f7ff facc 	bl	8005b3c <LL_RCC_HSI48_IsReady>
 80065a4:	4603      	mov	r3, r0
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d1f1      	bne.n	800658e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	f000 80e4 	beq.w	800677c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80065b4:	f7ff fc2a 	bl	8005e0c <LL_RCC_GetSysClkSource>
 80065b8:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 80065ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065be:	68db      	ldr	r3, [r3, #12]
 80065c0:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065c6:	2b02      	cmp	r3, #2
 80065c8:	f040 80b4 	bne.w	8006734 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f003 0203 	and.w	r2, r3, #3
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d123      	bne.n	8006622 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d11c      	bne.n	8006622 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	0a1b      	lsrs	r3, r3, #8
 80065ec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80065f4:	429a      	cmp	r2, r3
 80065f6:	d114      	bne.n	8006622 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006602:	429a      	cmp	r2, r3
 8006604:	d10d      	bne.n	8006622 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006610:	429a      	cmp	r2, r3
 8006612:	d106      	bne.n	8006622 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800661e:	429a      	cmp	r2, r3
 8006620:	d05d      	beq.n	80066de <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	2b0c      	cmp	r3, #12
 8006626:	d058      	beq.n	80066da <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006628:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006632:	2b00      	cmp	r3, #0
 8006634:	d001      	beq.n	800663a <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	e0a1      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800663a:	f7ff fc85 	bl	8005f48 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800663e:	f7fd fd0b 	bl	8004058 <HAL_GetTick>
 8006642:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006644:	e008      	b.n	8006658 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006646:	f7fd fd07 	bl	8004058 <HAL_GetTick>
 800664a:	4602      	mov	r2, r0
 800664c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800664e:	1ad3      	subs	r3, r2, r3
 8006650:	2b02      	cmp	r3, #2
 8006652:	d901      	bls.n	8006658 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8006654:	2303      	movs	r3, #3
 8006656:	e092      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006658:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d1ef      	bne.n	8006646 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006666:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800666a:	68da      	ldr	r2, [r3, #12]
 800666c:	4b30      	ldr	r3, [pc, #192]	; (8006730 <HAL_RCC_OscConfig+0x68c>)
 800666e:	4013      	ands	r3, r2
 8006670:	687a      	ldr	r2, [r7, #4]
 8006672:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8006674:	687a      	ldr	r2, [r7, #4]
 8006676:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006678:	4311      	orrs	r1, r2
 800667a:	687a      	ldr	r2, [r7, #4]
 800667c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800667e:	0212      	lsls	r2, r2, #8
 8006680:	4311      	orrs	r1, r2
 8006682:	687a      	ldr	r2, [r7, #4]
 8006684:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006686:	4311      	orrs	r1, r2
 8006688:	687a      	ldr	r2, [r7, #4]
 800668a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800668c:	4311      	orrs	r1, r2
 800668e:	687a      	ldr	r2, [r7, #4]
 8006690:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8006692:	430a      	orrs	r2, r1
 8006694:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006698:	4313      	orrs	r3, r2
 800669a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800669c:	f7ff fc45 	bl	8005f2a <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80066a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066a4:	68db      	ldr	r3, [r3, #12]
 80066a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80066aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066ae:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80066b0:	f7fd fcd2 	bl	8004058 <HAL_GetTick>
 80066b4:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066b6:	e008      	b.n	80066ca <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066b8:	f7fd fcce 	bl	8004058 <HAL_GetTick>
 80066bc:	4602      	mov	r2, r0
 80066be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066c0:	1ad3      	subs	r3, r2, r3
 80066c2:	2b02      	cmp	r3, #2
 80066c4:	d901      	bls.n	80066ca <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 80066c6:	2303      	movs	r3, #3
 80066c8:	e059      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d0ef      	beq.n	80066b8 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80066d8:	e050      	b.n	800677c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80066da:	2301      	movs	r3, #1
 80066dc:	e04f      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d147      	bne.n	800677c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80066ec:	f7ff fc1d 	bl	8005f2a <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80066f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066f4:	68db      	ldr	r3, [r3, #12]
 80066f6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80066fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066fe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006700:	f7fd fcaa 	bl	8004058 <HAL_GetTick>
 8006704:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006706:	e008      	b.n	800671a <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006708:	f7fd fca6 	bl	8004058 <HAL_GetTick>
 800670c:	4602      	mov	r2, r0
 800670e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006710:	1ad3      	subs	r3, r2, r3
 8006712:	2b02      	cmp	r3, #2
 8006714:	d901      	bls.n	800671a <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8006716:	2303      	movs	r3, #3
 8006718:	e031      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800671a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006724:	2b00      	cmp	r3, #0
 8006726:	d0ef      	beq.n	8006708 <HAL_RCC_OscConfig+0x664>
 8006728:	e028      	b.n	800677c <HAL_RCC_OscConfig+0x6d8>
 800672a:	bf00      	nop
 800672c:	58000400 	.word	0x58000400
 8006730:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	2b0c      	cmp	r3, #12
 8006738:	d01e      	beq.n	8006778 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800673a:	f7ff fc05 	bl	8005f48 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800673e:	f7fd fc8b 	bl	8004058 <HAL_GetTick>
 8006742:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006744:	e008      	b.n	8006758 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006746:	f7fd fc87 	bl	8004058 <HAL_GetTick>
 800674a:	4602      	mov	r2, r0
 800674c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800674e:	1ad3      	subs	r3, r2, r3
 8006750:	2b02      	cmp	r3, #2
 8006752:	d901      	bls.n	8006758 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8006754:	2303      	movs	r3, #3
 8006756:	e012      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006758:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006762:	2b00      	cmp	r3, #0
 8006764:	d1ef      	bne.n	8006746 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8006766:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800676a:	68da      	ldr	r2, [r3, #12]
 800676c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006770:	4b05      	ldr	r3, [pc, #20]	; (8006788 <HAL_RCC_OscConfig+0x6e4>)
 8006772:	4013      	ands	r3, r2
 8006774:	60cb      	str	r3, [r1, #12]
 8006776:	e001      	b.n	800677c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006778:	2301      	movs	r3, #1
 800677a:	e000      	b.n	800677e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800677c:	2300      	movs	r3, #0
}
 800677e:	4618      	mov	r0, r3
 8006780:	3734      	adds	r7, #52	; 0x34
 8006782:	46bd      	mov	sp, r7
 8006784:	bd90      	pop	{r4, r7, pc}
 8006786:	bf00      	nop
 8006788:	eefefffc 	.word	0xeefefffc

0800678c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b084      	sub	sp, #16
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d101      	bne.n	80067a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800679c:	2301      	movs	r3, #1
 800679e:	e12d      	b.n	80069fc <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80067a0:	4b98      	ldr	r3, [pc, #608]	; (8006a04 <HAL_RCC_ClockConfig+0x278>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f003 0307 	and.w	r3, r3, #7
 80067a8:	683a      	ldr	r2, [r7, #0]
 80067aa:	429a      	cmp	r2, r3
 80067ac:	d91b      	bls.n	80067e6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067ae:	4b95      	ldr	r3, [pc, #596]	; (8006a04 <HAL_RCC_ClockConfig+0x278>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f023 0207 	bic.w	r2, r3, #7
 80067b6:	4993      	ldr	r1, [pc, #588]	; (8006a04 <HAL_RCC_ClockConfig+0x278>)
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	4313      	orrs	r3, r2
 80067bc:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067be:	f7fd fc4b 	bl	8004058 <HAL_GetTick>
 80067c2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067c4:	e008      	b.n	80067d8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80067c6:	f7fd fc47 	bl	8004058 <HAL_GetTick>
 80067ca:	4602      	mov	r2, r0
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	1ad3      	subs	r3, r2, r3
 80067d0:	2b02      	cmp	r3, #2
 80067d2:	d901      	bls.n	80067d8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80067d4:	2303      	movs	r3, #3
 80067d6:	e111      	b.n	80069fc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067d8:	4b8a      	ldr	r3, [pc, #552]	; (8006a04 <HAL_RCC_ClockConfig+0x278>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 0307 	and.w	r3, r3, #7
 80067e0:	683a      	ldr	r2, [r7, #0]
 80067e2:	429a      	cmp	r2, r3
 80067e4:	d1ef      	bne.n	80067c6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f003 0302 	and.w	r3, r3, #2
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d016      	beq.n	8006820 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	4618      	mov	r0, r3
 80067f8:	f7ff fb14 	bl	8005e24 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80067fc:	f7fd fc2c 	bl	8004058 <HAL_GetTick>
 8006800:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006802:	e008      	b.n	8006816 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006804:	f7fd fc28 	bl	8004058 <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	2b02      	cmp	r3, #2
 8006810:	d901      	bls.n	8006816 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8006812:	2303      	movs	r3, #3
 8006814:	e0f2      	b.n	80069fc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006816:	f7ff fbe9 	bl	8005fec <LL_RCC_IsActiveFlag_HPRE>
 800681a:	4603      	mov	r3, r0
 800681c:	2b00      	cmp	r3, #0
 800681e:	d0f1      	beq.n	8006804 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f003 0320 	and.w	r3, r3, #32
 8006828:	2b00      	cmp	r3, #0
 800682a:	d016      	beq.n	800685a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	695b      	ldr	r3, [r3, #20]
 8006830:	4618      	mov	r0, r3
 8006832:	f7ff fb0b 	bl	8005e4c <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006836:	f7fd fc0f 	bl	8004058 <HAL_GetTick>
 800683a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800683c:	e008      	b.n	8006850 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800683e:	f7fd fc0b 	bl	8004058 <HAL_GetTick>
 8006842:	4602      	mov	r2, r0
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	1ad3      	subs	r3, r2, r3
 8006848:	2b02      	cmp	r3, #2
 800684a:	d901      	bls.n	8006850 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800684c:	2303      	movs	r3, #3
 800684e:	e0d5      	b.n	80069fc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8006850:	f7ff fbde 	bl	8006010 <LL_RCC_IsActiveFlag_C2HPRE>
 8006854:	4603      	mov	r3, r0
 8006856:	2b00      	cmp	r3, #0
 8006858:	d0f1      	beq.n	800683e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006862:	2b00      	cmp	r3, #0
 8006864:	d016      	beq.n	8006894 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	699b      	ldr	r3, [r3, #24]
 800686a:	4618      	mov	r0, r3
 800686c:	f7ff fb04 	bl	8005e78 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006870:	f7fd fbf2 	bl	8004058 <HAL_GetTick>
 8006874:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006876:	e008      	b.n	800688a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006878:	f7fd fbee 	bl	8004058 <HAL_GetTick>
 800687c:	4602      	mov	r2, r0
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	1ad3      	subs	r3, r2, r3
 8006882:	2b02      	cmp	r3, #2
 8006884:	d901      	bls.n	800688a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8006886:	2303      	movs	r3, #3
 8006888:	e0b8      	b.n	80069fc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800688a:	f7ff fbd4 	bl	8006036 <LL_RCC_IsActiveFlag_SHDHPRE>
 800688e:	4603      	mov	r3, r0
 8006890:	2b00      	cmp	r3, #0
 8006892:	d0f1      	beq.n	8006878 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f003 0304 	and.w	r3, r3, #4
 800689c:	2b00      	cmp	r3, #0
 800689e:	d016      	beq.n	80068ce <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	68db      	ldr	r3, [r3, #12]
 80068a4:	4618      	mov	r0, r3
 80068a6:	f7ff fafe 	bl	8005ea6 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80068aa:	f7fd fbd5 	bl	8004058 <HAL_GetTick>
 80068ae:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80068b0:	e008      	b.n	80068c4 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80068b2:	f7fd fbd1 	bl	8004058 <HAL_GetTick>
 80068b6:	4602      	mov	r2, r0
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	1ad3      	subs	r3, r2, r3
 80068bc:	2b02      	cmp	r3, #2
 80068be:	d901      	bls.n	80068c4 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80068c0:	2303      	movs	r3, #3
 80068c2:	e09b      	b.n	80069fc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80068c4:	f7ff fbca 	bl	800605c <LL_RCC_IsActiveFlag_PPRE1>
 80068c8:	4603      	mov	r3, r0
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d0f1      	beq.n	80068b2 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f003 0308 	and.w	r3, r3, #8
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d017      	beq.n	800690a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	691b      	ldr	r3, [r3, #16]
 80068de:	00db      	lsls	r3, r3, #3
 80068e0:	4618      	mov	r0, r3
 80068e2:	f7ff faf4 	bl	8005ece <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80068e6:	f7fd fbb7 	bl	8004058 <HAL_GetTick>
 80068ea:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80068ec:	e008      	b.n	8006900 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80068ee:	f7fd fbb3 	bl	8004058 <HAL_GetTick>
 80068f2:	4602      	mov	r2, r0
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	1ad3      	subs	r3, r2, r3
 80068f8:	2b02      	cmp	r3, #2
 80068fa:	d901      	bls.n	8006900 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80068fc:	2303      	movs	r3, #3
 80068fe:	e07d      	b.n	80069fc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006900:	f7ff fbbe 	bl	8006080 <LL_RCC_IsActiveFlag_PPRE2>
 8006904:	4603      	mov	r3, r0
 8006906:	2b00      	cmp	r3, #0
 8006908:	d0f1      	beq.n	80068ee <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f003 0301 	and.w	r3, r3, #1
 8006912:	2b00      	cmp	r3, #0
 8006914:	d043      	beq.n	800699e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	2b02      	cmp	r3, #2
 800691c:	d106      	bne.n	800692c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800691e:	f7ff f894 	bl	8005a4a <LL_RCC_HSE_IsReady>
 8006922:	4603      	mov	r3, r0
 8006924:	2b00      	cmp	r3, #0
 8006926:	d11e      	bne.n	8006966 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006928:	2301      	movs	r3, #1
 800692a:	e067      	b.n	80069fc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	2b03      	cmp	r3, #3
 8006932:	d106      	bne.n	8006942 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8006934:	f7ff fb17 	bl	8005f66 <LL_RCC_PLL_IsReady>
 8006938:	4603      	mov	r3, r0
 800693a:	2b00      	cmp	r3, #0
 800693c:	d113      	bne.n	8006966 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800693e:	2301      	movs	r3, #1
 8006940:	e05c      	b.n	80069fc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d106      	bne.n	8006958 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800694a:	f7ff f9fc 	bl	8005d46 <LL_RCC_MSI_IsReady>
 800694e:	4603      	mov	r3, r0
 8006950:	2b00      	cmp	r3, #0
 8006952:	d108      	bne.n	8006966 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006954:	2301      	movs	r3, #1
 8006956:	e051      	b.n	80069fc <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006958:	f7ff f8a7 	bl	8005aaa <LL_RCC_HSI_IsReady>
 800695c:	4603      	mov	r3, r0
 800695e:	2b00      	cmp	r3, #0
 8006960:	d101      	bne.n	8006966 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006962:	2301      	movs	r3, #1
 8006964:	e04a      	b.n	80069fc <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	4618      	mov	r0, r3
 800696c:	f7ff fa3a 	bl	8005de4 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006970:	f7fd fb72 	bl	8004058 <HAL_GetTick>
 8006974:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006976:	e00a      	b.n	800698e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006978:	f7fd fb6e 	bl	8004058 <HAL_GetTick>
 800697c:	4602      	mov	r2, r0
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	1ad3      	subs	r3, r2, r3
 8006982:	f241 3288 	movw	r2, #5000	; 0x1388
 8006986:	4293      	cmp	r3, r2
 8006988:	d901      	bls.n	800698e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800698a:	2303      	movs	r3, #3
 800698c:	e036      	b.n	80069fc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800698e:	f7ff fa3d 	bl	8005e0c <LL_RCC_GetSysClkSource>
 8006992:	4602      	mov	r2, r0
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	009b      	lsls	r3, r3, #2
 800699a:	429a      	cmp	r2, r3
 800699c:	d1ec      	bne.n	8006978 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800699e:	4b19      	ldr	r3, [pc, #100]	; (8006a04 <HAL_RCC_ClockConfig+0x278>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f003 0307 	and.w	r3, r3, #7
 80069a6:	683a      	ldr	r2, [r7, #0]
 80069a8:	429a      	cmp	r2, r3
 80069aa:	d21b      	bcs.n	80069e4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069ac:	4b15      	ldr	r3, [pc, #84]	; (8006a04 <HAL_RCC_ClockConfig+0x278>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f023 0207 	bic.w	r2, r3, #7
 80069b4:	4913      	ldr	r1, [pc, #76]	; (8006a04 <HAL_RCC_ClockConfig+0x278>)
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	4313      	orrs	r3, r2
 80069ba:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069bc:	f7fd fb4c 	bl	8004058 <HAL_GetTick>
 80069c0:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069c2:	e008      	b.n	80069d6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80069c4:	f7fd fb48 	bl	8004058 <HAL_GetTick>
 80069c8:	4602      	mov	r2, r0
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	1ad3      	subs	r3, r2, r3
 80069ce:	2b02      	cmp	r3, #2
 80069d0:	d901      	bls.n	80069d6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80069d2:	2303      	movs	r3, #3
 80069d4:	e012      	b.n	80069fc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069d6:	4b0b      	ldr	r3, [pc, #44]	; (8006a04 <HAL_RCC_ClockConfig+0x278>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 0307 	and.w	r3, r3, #7
 80069de:	683a      	ldr	r2, [r7, #0]
 80069e0:	429a      	cmp	r2, r3
 80069e2:	d1ef      	bne.n	80069c4 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80069e4:	f000 f87e 	bl	8006ae4 <HAL_RCC_GetHCLKFreq>
 80069e8:	4603      	mov	r3, r0
 80069ea:	4a07      	ldr	r2, [pc, #28]	; (8006a08 <HAL_RCC_ClockConfig+0x27c>)
 80069ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 80069ee:	f7fd fb3f 	bl	8004070 <HAL_GetTickPrio>
 80069f2:	4603      	mov	r3, r0
 80069f4:	4618      	mov	r0, r3
 80069f6:	f7fd fae1 	bl	8003fbc <HAL_InitTick>
 80069fa:	4603      	mov	r3, r0
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3710      	adds	r7, #16
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}
 8006a04:	58004000 	.word	0x58004000
 8006a08:	2000002c 	.word	0x2000002c

08006a0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a0c:	b590      	push	{r4, r7, lr}
 8006a0e:	b085      	sub	sp, #20
 8006a10:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006a12:	f7ff f9fb 	bl	8005e0c <LL_RCC_GetSysClkSource>
 8006a16:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d10a      	bne.n	8006a34 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8006a1e:	f7ff f9b7 	bl	8005d90 <LL_RCC_MSI_GetRange>
 8006a22:	4603      	mov	r3, r0
 8006a24:	091b      	lsrs	r3, r3, #4
 8006a26:	f003 030f 	and.w	r3, r3, #15
 8006a2a:	4a2b      	ldr	r2, [pc, #172]	; (8006ad8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006a2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a30:	60fb      	str	r3, [r7, #12]
 8006a32:	e04b      	b.n	8006acc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2b04      	cmp	r3, #4
 8006a38:	d102      	bne.n	8006a40 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006a3a:	4b28      	ldr	r3, [pc, #160]	; (8006adc <HAL_RCC_GetSysClockFreq+0xd0>)
 8006a3c:	60fb      	str	r3, [r7, #12]
 8006a3e:	e045      	b.n	8006acc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2b08      	cmp	r3, #8
 8006a44:	d10a      	bne.n	8006a5c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006a46:	f7fe ffd0 	bl	80059ea <LL_RCC_HSE_IsEnabledDiv2>
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d102      	bne.n	8006a56 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006a50:	4b22      	ldr	r3, [pc, #136]	; (8006adc <HAL_RCC_GetSysClockFreq+0xd0>)
 8006a52:	60fb      	str	r3, [r7, #12]
 8006a54:	e03a      	b.n	8006acc <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006a56:	4b22      	ldr	r3, [pc, #136]	; (8006ae0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006a58:	60fb      	str	r3, [r7, #12]
 8006a5a:	e037      	b.n	8006acc <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006a5c:	f7ff faba 	bl	8005fd4 <LL_RCC_PLL_GetMainSource>
 8006a60:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	2b02      	cmp	r3, #2
 8006a66:	d003      	beq.n	8006a70 <HAL_RCC_GetSysClockFreq+0x64>
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	2b03      	cmp	r3, #3
 8006a6c:	d003      	beq.n	8006a76 <HAL_RCC_GetSysClockFreq+0x6a>
 8006a6e:	e00d      	b.n	8006a8c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006a70:	4b1a      	ldr	r3, [pc, #104]	; (8006adc <HAL_RCC_GetSysClockFreq+0xd0>)
 8006a72:	60bb      	str	r3, [r7, #8]
        break;
 8006a74:	e015      	b.n	8006aa2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006a76:	f7fe ffb8 	bl	80059ea <LL_RCC_HSE_IsEnabledDiv2>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	2b01      	cmp	r3, #1
 8006a7e:	d102      	bne.n	8006a86 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006a80:	4b16      	ldr	r3, [pc, #88]	; (8006adc <HAL_RCC_GetSysClockFreq+0xd0>)
 8006a82:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8006a84:	e00d      	b.n	8006aa2 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8006a86:	4b16      	ldr	r3, [pc, #88]	; (8006ae0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006a88:	60bb      	str	r3, [r7, #8]
        break;
 8006a8a:	e00a      	b.n	8006aa2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8006a8c:	f7ff f980 	bl	8005d90 <LL_RCC_MSI_GetRange>
 8006a90:	4603      	mov	r3, r0
 8006a92:	091b      	lsrs	r3, r3, #4
 8006a94:	f003 030f 	and.w	r3, r3, #15
 8006a98:	4a0f      	ldr	r2, [pc, #60]	; (8006ad8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006a9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a9e:	60bb      	str	r3, [r7, #8]
        break;
 8006aa0:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8006aa2:	f7ff fa72 	bl	8005f8a <LL_RCC_PLL_GetN>
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	fb03 f402 	mul.w	r4, r3, r2
 8006aae:	f7ff fa85 	bl	8005fbc <LL_RCC_PLL_GetDivider>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	091b      	lsrs	r3, r3, #4
 8006ab6:	3301      	adds	r3, #1
 8006ab8:	fbb4 f4f3 	udiv	r4, r4, r3
 8006abc:	f7ff fa72 	bl	8005fa4 <LL_RCC_PLL_GetR>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	0f5b      	lsrs	r3, r3, #29
 8006ac4:	3301      	adds	r3, #1
 8006ac6:	fbb4 f3f3 	udiv	r3, r4, r3
 8006aca:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006acc:	68fb      	ldr	r3, [r7, #12]
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3714      	adds	r7, #20
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd90      	pop	{r4, r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	0800c9a4 	.word	0x0800c9a4
 8006adc:	00f42400 	.word	0x00f42400
 8006ae0:	01e84800 	.word	0x01e84800

08006ae4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ae4:	b598      	push	{r3, r4, r7, lr}
 8006ae6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006ae8:	f7ff ff90 	bl	8006a0c <HAL_RCC_GetSysClockFreq>
 8006aec:	4604      	mov	r4, r0
 8006aee:	f7ff fa02 	bl	8005ef6 <LL_RCC_GetAHBPrescaler>
 8006af2:	4603      	mov	r3, r0
 8006af4:	091b      	lsrs	r3, r3, #4
 8006af6:	f003 030f 	and.w	r3, r3, #15
 8006afa:	4a03      	ldr	r2, [pc, #12]	; (8006b08 <HAL_RCC_GetHCLKFreq+0x24>)
 8006afc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b00:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006b04:	4618      	mov	r0, r3
 8006b06:	bd98      	pop	{r3, r4, r7, pc}
 8006b08:	0800c964 	.word	0x0800c964

08006b0c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006b0c:	b590      	push	{r4, r7, lr}
 8006b0e:	b085      	sub	sp, #20
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2bb0      	cmp	r3, #176	; 0xb0
 8006b18:	d903      	bls.n	8006b22 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8006b1a:	4b15      	ldr	r3, [pc, #84]	; (8006b70 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8006b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b1e:	60fb      	str	r3, [r7, #12]
 8006b20:	e007      	b.n	8006b32 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	091b      	lsrs	r3, r3, #4
 8006b26:	f003 030f 	and.w	r3, r3, #15
 8006b2a:	4a11      	ldr	r2, [pc, #68]	; (8006b70 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8006b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b30:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8006b32:	f7ff f9ec 	bl	8005f0e <LL_RCC_GetAHB4Prescaler>
 8006b36:	4603      	mov	r3, r0
 8006b38:	091b      	lsrs	r3, r3, #4
 8006b3a:	f003 030f 	and.w	r3, r3, #15
 8006b3e:	4a0d      	ldr	r2, [pc, #52]	; (8006b74 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8006b40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b44:	68fa      	ldr	r2, [r7, #12]
 8006b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b4a:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	4a0a      	ldr	r2, [pc, #40]	; (8006b78 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8006b50:	fba2 2303 	umull	r2, r3, r2, r3
 8006b54:	0c9c      	lsrs	r4, r3, #18
 8006b56:	f7fe ff03 	bl	8005960 <HAL_PWREx_GetVoltageRange>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	4619      	mov	r1, r3
 8006b5e:	4620      	mov	r0, r4
 8006b60:	f000 f80c 	bl	8006b7c <RCC_SetFlashLatency>
 8006b64:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3714      	adds	r7, #20
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd90      	pop	{r4, r7, pc}
 8006b6e:	bf00      	nop
 8006b70:	0800c9a4 	.word	0x0800c9a4
 8006b74:	0800c964 	.word	0x0800c964
 8006b78:	431bde83 	.word	0x431bde83

08006b7c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006b7c:	b590      	push	{r4, r7, lr}
 8006b7e:	b093      	sub	sp, #76	; 0x4c
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8006b86:	4b37      	ldr	r3, [pc, #220]	; (8006c64 <RCC_SetFlashLatency+0xe8>)
 8006b88:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8006b8c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006b8e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8006b92:	4a35      	ldr	r2, [pc, #212]	; (8006c68 <RCC_SetFlashLatency+0xec>)
 8006b94:	f107 031c 	add.w	r3, r7, #28
 8006b98:	ca07      	ldmia	r2, {r0, r1, r2}
 8006b9a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8006b9e:	4b33      	ldr	r3, [pc, #204]	; (8006c6c <RCC_SetFlashLatency+0xf0>)
 8006ba0:	f107 040c 	add.w	r4, r7, #12
 8006ba4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006ba6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006baa:	2300      	movs	r3, #0
 8006bac:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bb4:	d11a      	bne.n	8006bec <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	643b      	str	r3, [r7, #64]	; 0x40
 8006bba:	e013      	b.n	8006be4 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006bbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bbe:	009b      	lsls	r3, r3, #2
 8006bc0:	3348      	adds	r3, #72	; 0x48
 8006bc2:	443b      	add	r3, r7
 8006bc4:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8006bc8:	687a      	ldr	r2, [r7, #4]
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d807      	bhi.n	8006bde <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006bce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bd0:	009b      	lsls	r3, r3, #2
 8006bd2:	3348      	adds	r3, #72	; 0x48
 8006bd4:	443b      	add	r3, r7
 8006bd6:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8006bda:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8006bdc:	e020      	b.n	8006c20 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006bde:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006be0:	3301      	adds	r3, #1
 8006be2:	643b      	str	r3, [r7, #64]	; 0x40
 8006be4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006be6:	2b03      	cmp	r3, #3
 8006be8:	d9e8      	bls.n	8006bbc <RCC_SetFlashLatency+0x40>
 8006bea:	e019      	b.n	8006c20 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006bec:	2300      	movs	r3, #0
 8006bee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006bf0:	e013      	b.n	8006c1a <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006bf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bf4:	009b      	lsls	r3, r3, #2
 8006bf6:	3348      	adds	r3, #72	; 0x48
 8006bf8:	443b      	add	r3, r7
 8006bfa:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006bfe:	687a      	ldr	r2, [r7, #4]
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d807      	bhi.n	8006c14 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006c04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c06:	009b      	lsls	r3, r3, #2
 8006c08:	3348      	adds	r3, #72	; 0x48
 8006c0a:	443b      	add	r3, r7
 8006c0c:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8006c10:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8006c12:	e005      	b.n	8006c20 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006c14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c16:	3301      	adds	r3, #1
 8006c18:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c1c:	2b02      	cmp	r3, #2
 8006c1e:	d9e8      	bls.n	8006bf2 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8006c20:	4b13      	ldr	r3, [pc, #76]	; (8006c70 <RCC_SetFlashLatency+0xf4>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f023 0207 	bic.w	r2, r3, #7
 8006c28:	4911      	ldr	r1, [pc, #68]	; (8006c70 <RCC_SetFlashLatency+0xf4>)
 8006c2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c2c:	4313      	orrs	r3, r2
 8006c2e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006c30:	f7fd fa12 	bl	8004058 <HAL_GetTick>
 8006c34:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006c36:	e008      	b.n	8006c4a <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006c38:	f7fd fa0e 	bl	8004058 <HAL_GetTick>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	2b02      	cmp	r3, #2
 8006c44:	d901      	bls.n	8006c4a <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8006c46:	2303      	movs	r3, #3
 8006c48:	e007      	b.n	8006c5a <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006c4a:	4b09      	ldr	r3, [pc, #36]	; (8006c70 <RCC_SetFlashLatency+0xf4>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f003 0307 	and.w	r3, r3, #7
 8006c52:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d1ef      	bne.n	8006c38 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8006c58:	2300      	movs	r3, #0
}
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	374c      	adds	r7, #76	; 0x4c
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd90      	pop	{r4, r7, pc}
 8006c62:	bf00      	nop
 8006c64:	0800c8f8 	.word	0x0800c8f8
 8006c68:	0800c908 	.word	0x0800c908
 8006c6c:	0800c914 	.word	0x0800c914
 8006c70:	58004000 	.word	0x58004000

08006c74 <LL_RCC_LSE_IsEnabled>:
{
 8006c74:	b480      	push	{r7}
 8006c76:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8006c78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c80:	f003 0301 	and.w	r3, r3, #1
 8006c84:	2b01      	cmp	r3, #1
 8006c86:	d101      	bne.n	8006c8c <LL_RCC_LSE_IsEnabled+0x18>
 8006c88:	2301      	movs	r3, #1
 8006c8a:	e000      	b.n	8006c8e <LL_RCC_LSE_IsEnabled+0x1a>
 8006c8c:	2300      	movs	r3, #0
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <LL_RCC_LSE_IsReady>:
{
 8006c98:	b480      	push	{r7}
 8006c9a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006c9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ca4:	f003 0302 	and.w	r3, r3, #2
 8006ca8:	2b02      	cmp	r3, #2
 8006caa:	d101      	bne.n	8006cb0 <LL_RCC_LSE_IsReady+0x18>
 8006cac:	2301      	movs	r3, #1
 8006cae:	e000      	b.n	8006cb2 <LL_RCC_LSE_IsReady+0x1a>
 8006cb0:	2300      	movs	r3, #0
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr

08006cbc <LL_RCC_SetRFWKPClockSource>:
{
 8006cbc:	b480      	push	{r7}
 8006cbe:	b083      	sub	sp, #12
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8006cc4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ccc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006cd0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8006cdc:	bf00      	nop
 8006cde:	370c      	adds	r7, #12
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce6:	4770      	bx	lr

08006ce8 <LL_RCC_SetSMPSClockSource>:
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b083      	sub	sp, #12
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8006cf0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cf6:	f023 0203 	bic.w	r2, r3, #3
 8006cfa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	4313      	orrs	r3, r2
 8006d02:	624b      	str	r3, [r1, #36]	; 0x24
}
 8006d04:	bf00      	nop
 8006d06:	370c      	adds	r7, #12
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0e:	4770      	bx	lr

08006d10 <LL_RCC_SetSMPSPrescaler>:
{
 8006d10:	b480      	push	{r7}
 8006d12:	b083      	sub	sp, #12
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8006d18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d1e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006d22:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	624b      	str	r3, [r1, #36]	; 0x24
}
 8006d2c:	bf00      	nop
 8006d2e:	370c      	adds	r7, #12
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr

08006d38 <LL_RCC_SetUSARTClockSource>:
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b083      	sub	sp, #12
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8006d40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d48:	f023 0203 	bic.w	r2, r3, #3
 8006d4c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	4313      	orrs	r3, r2
 8006d54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006d58:	bf00      	nop
 8006d5a:	370c      	adds	r7, #12
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d62:	4770      	bx	lr

08006d64 <LL_RCC_SetLPUARTClockSource>:
{
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006d6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d74:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006d78:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006d84:	bf00      	nop
 8006d86:	370c      	adds	r7, #12
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr

08006d90 <LL_RCC_SetI2CClockSource>:
{
 8006d90:	b480      	push	{r7}
 8006d92:	b083      	sub	sp, #12
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006d98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d9c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	091b      	lsrs	r3, r3, #4
 8006da4:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006da8:	43db      	mvns	r3, r3
 8006daa:	401a      	ands	r2, r3
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	011b      	lsls	r3, r3, #4
 8006db0:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006db4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006db8:	4313      	orrs	r3, r2
 8006dba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006dbe:	bf00      	nop
 8006dc0:	370c      	adds	r7, #12
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc8:	4770      	bx	lr

08006dca <LL_RCC_SetLPTIMClockSource>:
{
 8006dca:	b480      	push	{r7}
 8006dcc:	b083      	sub	sp, #12
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006dd2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006dd6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	0c1b      	lsrs	r3, r3, #16
 8006dde:	041b      	lsls	r3, r3, #16
 8006de0:	43db      	mvns	r3, r3
 8006de2:	401a      	ands	r2, r3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	041b      	lsls	r3, r3, #16
 8006de8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006dec:	4313      	orrs	r3, r2
 8006dee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006df2:	bf00      	nop
 8006df4:	370c      	adds	r7, #12
 8006df6:	46bd      	mov	sp, r7
 8006df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfc:	4770      	bx	lr

08006dfe <LL_RCC_SetSAIClockSource>:
{
 8006dfe:	b480      	push	{r7}
 8006e00:	b083      	sub	sp, #12
 8006e02:	af00      	add	r7, sp, #0
 8006e04:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8006e06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e0e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006e12:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	4313      	orrs	r3, r2
 8006e1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006e1e:	bf00      	nop
 8006e20:	370c      	adds	r7, #12
 8006e22:	46bd      	mov	sp, r7
 8006e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e28:	4770      	bx	lr

08006e2a <LL_RCC_SetRNGClockSource>:
{
 8006e2a:	b480      	push	{r7}
 8006e2c:	b083      	sub	sp, #12
 8006e2e:	af00      	add	r7, sp, #0
 8006e30:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006e32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e3a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8006e3e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	4313      	orrs	r3, r2
 8006e46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006e4a:	bf00      	nop
 8006e4c:	370c      	adds	r7, #12
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e54:	4770      	bx	lr

08006e56 <LL_RCC_SetCLK48ClockSource>:
{
 8006e56:	b480      	push	{r7}
 8006e58:	b083      	sub	sp, #12
 8006e5a:	af00      	add	r7, sp, #0
 8006e5c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8006e5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e66:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006e6a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	4313      	orrs	r3, r2
 8006e72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006e76:	bf00      	nop
 8006e78:	370c      	adds	r7, #12
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e80:	4770      	bx	lr

08006e82 <LL_RCC_SetUSBClockSource>:
{
 8006e82:	b580      	push	{r7, lr}
 8006e84:	b082      	sub	sp, #8
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f7ff ffe3 	bl	8006e56 <LL_RCC_SetCLK48ClockSource>
}
 8006e90:	bf00      	nop
 8006e92:	3708      	adds	r7, #8
 8006e94:	46bd      	mov	sp, r7
 8006e96:	bd80      	pop	{r7, pc}

08006e98 <LL_RCC_SetADCClockSource>:
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b083      	sub	sp, #12
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006ea0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ea8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006eac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006eb8:	bf00      	nop
 8006eba:	370c      	adds	r7, #12
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec2:	4770      	bx	lr

08006ec4 <LL_RCC_SetRTCClockSource>:
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b083      	sub	sp, #12
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8006ecc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ed4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006ed8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006ee4:	bf00      	nop
 8006ee6:	370c      	adds	r7, #12
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eee:	4770      	bx	lr

08006ef0 <LL_RCC_GetRTCClockSource>:
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006ef4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006efc:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	46bd      	mov	sp, r7
 8006f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f08:	4770      	bx	lr

08006f0a <LL_RCC_ForceBackupDomainReset>:
{
 8006f0a:	b480      	push	{r7}
 8006f0c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006f0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f16:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006f1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f1e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006f22:	bf00      	nop
 8006f24:	46bd      	mov	sp, r7
 8006f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2a:	4770      	bx	lr

08006f2c <LL_RCC_ReleaseBackupDomainReset>:
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006f30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f38:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006f3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006f44:	bf00      	nop
 8006f46:	46bd      	mov	sp, r7
 8006f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4c:	4770      	bx	lr

08006f4e <LL_RCC_PLLSAI1_Enable>:
{
 8006f4e:	b480      	push	{r7}
 8006f50:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8006f52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006f5c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006f60:	6013      	str	r3, [r2, #0]
}
 8006f62:	bf00      	nop
 8006f64:	46bd      	mov	sp, r7
 8006f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6a:	4770      	bx	lr

08006f6c <LL_RCC_PLLSAI1_Disable>:
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8006f70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006f7a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006f7e:	6013      	str	r3, [r2, #0]
}
 8006f80:	bf00      	nop
 8006f82:	46bd      	mov	sp, r7
 8006f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f88:	4770      	bx	lr

08006f8a <LL_RCC_PLLSAI1_IsReady>:
{
 8006f8a:	b480      	push	{r7}
 8006f8c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8006f8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f98:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f9c:	d101      	bne.n	8006fa2 <LL_RCC_PLLSAI1_IsReady+0x18>
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	e000      	b.n	8006fa4 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8006fa2:	2300      	movs	r3, #0
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fac:	4770      	bx	lr

08006fae <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006fae:	b580      	push	{r7, lr}
 8006fb0:	b088      	sub	sp, #32
 8006fb2:	af00      	add	r7, sp, #0
 8006fb4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8006fba:	2300      	movs	r3, #0
 8006fbc:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d034      	beq.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fce:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006fd2:	d021      	beq.n	8007018 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8006fd4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006fd8:	d81b      	bhi.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006fda:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006fde:	d01d      	beq.n	800701c <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8006fe0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006fe4:	d815      	bhi.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d00b      	beq.n	8007002 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8006fea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006fee:	d110      	bne.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8006ff0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ff4:	68db      	ldr	r3, [r3, #12]
 8006ff6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006ffa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ffe:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8007000:	e00d      	b.n	800701e <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	3304      	adds	r3, #4
 8007006:	4618      	mov	r0, r3
 8007008:	f000 f947 	bl	800729a <RCCEx_PLLSAI1_ConfigNP>
 800700c:	4603      	mov	r3, r0
 800700e:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8007010:	e005      	b.n	800701e <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8007012:	2301      	movs	r3, #1
 8007014:	77fb      	strb	r3, [r7, #31]
        break;
 8007016:	e002      	b.n	800701e <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8007018:	bf00      	nop
 800701a:	e000      	b.n	800701e <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800701c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800701e:	7ffb      	ldrb	r3, [r7, #31]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d105      	bne.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007028:	4618      	mov	r0, r3
 800702a:	f7ff fee8 	bl	8006dfe <LL_RCC_SetSAIClockSource>
 800702e:	e001      	b.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007030:	7ffb      	ldrb	r3, [r7, #31]
 8007032:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800703c:	2b00      	cmp	r3, #0
 800703e:	d046      	beq.n	80070ce <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8007040:	f7ff ff56 	bl	8006ef0 <LL_RCC_GetRTCClockSource>
 8007044:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800704a:	69ba      	ldr	r2, [r7, #24]
 800704c:	429a      	cmp	r2, r3
 800704e:	d03c      	beq.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8007050:	f7fe fc2e 	bl	80058b0 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8007054:	69bb      	ldr	r3, [r7, #24]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d105      	bne.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800705e:	4618      	mov	r0, r3
 8007060:	f7ff ff30 	bl	8006ec4 <LL_RCC_SetRTCClockSource>
 8007064:	e02e      	b.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8007066:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800706a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800706e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8007070:	f7ff ff4b 	bl	8006f0a <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8007074:	f7ff ff5a 	bl	8006f2c <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007082:	4313      	orrs	r3, r2
 8007084:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8007086:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800708a:	697b      	ldr	r3, [r7, #20]
 800708c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8007090:	f7ff fdf0 	bl	8006c74 <LL_RCC_LSE_IsEnabled>
 8007094:	4603      	mov	r3, r0
 8007096:	2b01      	cmp	r3, #1
 8007098:	d114      	bne.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800709a:	f7fc ffdd 	bl	8004058 <HAL_GetTick>
 800709e:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80070a0:	e00b      	b.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070a2:	f7fc ffd9 	bl	8004058 <HAL_GetTick>
 80070a6:	4602      	mov	r2, r0
 80070a8:	693b      	ldr	r3, [r7, #16]
 80070aa:	1ad3      	subs	r3, r2, r3
 80070ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d902      	bls.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80070b4:	2303      	movs	r3, #3
 80070b6:	77fb      	strb	r3, [r7, #31]
              break;
 80070b8:	e004      	b.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80070ba:	f7ff fded 	bl	8006c98 <LL_RCC_LSE_IsReady>
 80070be:	4603      	mov	r3, r0
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	d1ee      	bne.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80070c4:	7ffb      	ldrb	r3, [r7, #31]
 80070c6:	77bb      	strb	r3, [r7, #30]
 80070c8:	e001      	b.n	80070ce <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070ca:	7ffb      	ldrb	r3, [r7, #31]
 80070cc:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f003 0301 	and.w	r3, r3, #1
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d004      	beq.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	699b      	ldr	r3, [r3, #24]
 80070de:	4618      	mov	r0, r3
 80070e0:	f7ff fe2a 	bl	8006d38 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f003 0302 	and.w	r3, r3, #2
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d004      	beq.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	69db      	ldr	r3, [r3, #28]
 80070f4:	4618      	mov	r0, r3
 80070f6:	f7ff fe35 	bl	8006d64 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f003 0310 	and.w	r3, r3, #16
 8007102:	2b00      	cmp	r3, #0
 8007104:	d004      	beq.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800710a:	4618      	mov	r0, r3
 800710c:	f7ff fe5d 	bl	8006dca <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f003 0320 	and.w	r3, r3, #32
 8007118:	2b00      	cmp	r3, #0
 800711a:	d004      	beq.n	8007126 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007120:	4618      	mov	r0, r3
 8007122:	f7ff fe52 	bl	8006dca <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f003 0304 	and.w	r3, r3, #4
 800712e:	2b00      	cmp	r3, #0
 8007130:	d004      	beq.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6a1b      	ldr	r3, [r3, #32]
 8007136:	4618      	mov	r0, r3
 8007138:	f7ff fe2a 	bl	8006d90 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f003 0308 	and.w	r3, r3, #8
 8007144:	2b00      	cmp	r3, #0
 8007146:	d004      	beq.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800714c:	4618      	mov	r0, r3
 800714e:	f7ff fe1f 	bl	8006d90 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800715a:	2b00      	cmp	r3, #0
 800715c:	d022      	beq.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007162:	4618      	mov	r0, r3
 8007164:	f7ff fe8d 	bl	8006e82 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800716c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007170:	d107      	bne.n	8007182 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8007172:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007176:	68db      	ldr	r3, [r3, #12]
 8007178:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800717c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007180:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007186:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800718a:	d10b      	bne.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	3304      	adds	r3, #4
 8007190:	4618      	mov	r0, r3
 8007192:	f000 f8dd 	bl	8007350 <RCCEx_PLLSAI1_ConfigNQ>
 8007196:	4603      	mov	r3, r0
 8007198:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800719a:	7ffb      	ldrb	r3, [r7, #31]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d001      	beq.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 80071a0:	7ffb      	ldrb	r3, [r7, #31]
 80071a2:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d02b      	beq.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071b8:	d008      	beq.n	80071cc <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80071c2:	d003      	beq.n	80071cc <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d105      	bne.n	80071d8 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071d0:	4618      	mov	r0, r3
 80071d2:	f7ff fe2a 	bl	8006e2a <LL_RCC_SetRNGClockSource>
 80071d6:	e00a      	b.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x240>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80071e0:	60fb      	str	r3, [r7, #12]
 80071e2:	2000      	movs	r0, #0
 80071e4:	f7ff fe21 	bl	8006e2a <LL_RCC_SetRNGClockSource>
 80071e8:	68f8      	ldr	r0, [r7, #12]
 80071ea:	f7ff fe34 	bl	8006e56 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071f2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80071f6:	d107      	bne.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80071f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071fc:	68db      	ldr	r3, [r3, #12]
 80071fe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007202:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007206:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007210:	2b00      	cmp	r3, #0
 8007212:	d022      	beq.n	800725a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007218:	4618      	mov	r0, r3
 800721a:	f7ff fe3d 	bl	8006e98 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007222:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007226:	d107      	bne.n	8007238 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007228:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800722c:	68db      	ldr	r3, [r3, #12]
 800722e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007232:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007236:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800723c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007240:	d10b      	bne.n	800725a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	3304      	adds	r3, #4
 8007246:	4618      	mov	r0, r3
 8007248:	f000 f8dd 	bl	8007406 <RCCEx_PLLSAI1_ConfigNR>
 800724c:	4603      	mov	r3, r0
 800724e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8007250:	7ffb      	ldrb	r3, [r7, #31]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d001      	beq.n	800725a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8007256:	7ffb      	ldrb	r3, [r7, #31]
 8007258:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007262:	2b00      	cmp	r3, #0
 8007264:	d004      	beq.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800726a:	4618      	mov	r0, r3
 800726c:	f7ff fd26 	bl	8006cbc <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007278:	2b00      	cmp	r3, #0
 800727a:	d009      	beq.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007280:	4618      	mov	r0, r3
 8007282:	f7ff fd45 	bl	8006d10 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800728a:	4618      	mov	r0, r3
 800728c:	f7ff fd2c 	bl	8006ce8 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8007290:	7fbb      	ldrb	r3, [r7, #30]
}
 8007292:	4618      	mov	r0, r3
 8007294:	3720      	adds	r7, #32
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}

0800729a <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800729a:	b580      	push	{r7, lr}
 800729c:	b084      	sub	sp, #16
 800729e:	af00      	add	r7, sp, #0
 80072a0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80072a2:	2300      	movs	r3, #0
 80072a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80072a6:	f7ff fe61 	bl	8006f6c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80072aa:	f7fc fed5 	bl	8004058 <HAL_GetTick>
 80072ae:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80072b0:	e009      	b.n	80072c6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80072b2:	f7fc fed1 	bl	8004058 <HAL_GetTick>
 80072b6:	4602      	mov	r2, r0
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	1ad3      	subs	r3, r2, r3
 80072bc:	2b02      	cmp	r3, #2
 80072be:	d902      	bls.n	80072c6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80072c0:	2303      	movs	r3, #3
 80072c2:	73fb      	strb	r3, [r7, #15]
      break;
 80072c4:	e004      	b.n	80072d0 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80072c6:	f7ff fe60 	bl	8006f8a <LL_RCC_PLLSAI1_IsReady>
 80072ca:	4603      	mov	r3, r0
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d1f0      	bne.n	80072b2 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80072d0:	7bfb      	ldrb	r3, [r7, #15]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d137      	bne.n	8007346 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80072d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80072da:	691b      	ldr	r3, [r3, #16]
 80072dc:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	021b      	lsls	r3, r3, #8
 80072e6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80072ea:	4313      	orrs	r3, r2
 80072ec:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80072ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80072f2:	691b      	ldr	r3, [r3, #16]
 80072f4:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007300:	4313      	orrs	r3, r2
 8007302:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8007304:	f7ff fe23 	bl	8006f4e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007308:	f7fc fea6 	bl	8004058 <HAL_GetTick>
 800730c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800730e:	e009      	b.n	8007324 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007310:	f7fc fea2 	bl	8004058 <HAL_GetTick>
 8007314:	4602      	mov	r2, r0
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	1ad3      	subs	r3, r2, r3
 800731a:	2b02      	cmp	r3, #2
 800731c:	d902      	bls.n	8007324 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800731e:	2303      	movs	r3, #3
 8007320:	73fb      	strb	r3, [r7, #15]
        break;
 8007322:	e004      	b.n	800732e <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007324:	f7ff fe31 	bl	8006f8a <LL_RCC_PLLSAI1_IsReady>
 8007328:	4603      	mov	r3, r0
 800732a:	2b01      	cmp	r3, #1
 800732c:	d1f0      	bne.n	8007310 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800732e:	7bfb      	ldrb	r3, [r7, #15]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d108      	bne.n	8007346 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8007334:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007338:	691a      	ldr	r2, [r3, #16]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	691b      	ldr	r3, [r3, #16]
 800733e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007342:	4313      	orrs	r3, r2
 8007344:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8007346:	7bfb      	ldrb	r3, [r7, #15]
}
 8007348:	4618      	mov	r0, r3
 800734a:	3710      	adds	r7, #16
 800734c:	46bd      	mov	sp, r7
 800734e:	bd80      	pop	{r7, pc}

08007350 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b084      	sub	sp, #16
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007358:	2300      	movs	r3, #0
 800735a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800735c:	f7ff fe06 	bl	8006f6c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007360:	f7fc fe7a 	bl	8004058 <HAL_GetTick>
 8007364:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007366:	e009      	b.n	800737c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007368:	f7fc fe76 	bl	8004058 <HAL_GetTick>
 800736c:	4602      	mov	r2, r0
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	1ad3      	subs	r3, r2, r3
 8007372:	2b02      	cmp	r3, #2
 8007374:	d902      	bls.n	800737c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8007376:	2303      	movs	r3, #3
 8007378:	73fb      	strb	r3, [r7, #15]
      break;
 800737a:	e004      	b.n	8007386 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800737c:	f7ff fe05 	bl	8006f8a <LL_RCC_PLLSAI1_IsReady>
 8007380:	4603      	mov	r3, r0
 8007382:	2b00      	cmp	r3, #0
 8007384:	d1f0      	bne.n	8007368 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8007386:	7bfb      	ldrb	r3, [r7, #15]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d137      	bne.n	80073fc <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800738c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007390:	691b      	ldr	r3, [r3, #16]
 8007392:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	021b      	lsls	r3, r3, #8
 800739c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80073a0:	4313      	orrs	r3, r2
 80073a2:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80073a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80073a8:	691b      	ldr	r3, [r3, #16]
 80073aa:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	689b      	ldr	r3, [r3, #8]
 80073b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80073b6:	4313      	orrs	r3, r2
 80073b8:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80073ba:	f7ff fdc8 	bl	8006f4e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80073be:	f7fc fe4b 	bl	8004058 <HAL_GetTick>
 80073c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80073c4:	e009      	b.n	80073da <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80073c6:	f7fc fe47 	bl	8004058 <HAL_GetTick>
 80073ca:	4602      	mov	r2, r0
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	1ad3      	subs	r3, r2, r3
 80073d0:	2b02      	cmp	r3, #2
 80073d2:	d902      	bls.n	80073da <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80073d4:	2303      	movs	r3, #3
 80073d6:	73fb      	strb	r3, [r7, #15]
        break;
 80073d8:	e004      	b.n	80073e4 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80073da:	f7ff fdd6 	bl	8006f8a <LL_RCC_PLLSAI1_IsReady>
 80073de:	4603      	mov	r3, r0
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d1f0      	bne.n	80073c6 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80073e4:	7bfb      	ldrb	r3, [r7, #15]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d108      	bne.n	80073fc <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80073ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80073ee:	691a      	ldr	r2, [r3, #16]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	691b      	ldr	r3, [r3, #16]
 80073f4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80073f8:	4313      	orrs	r3, r2
 80073fa:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80073fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80073fe:	4618      	mov	r0, r3
 8007400:	3710      	adds	r7, #16
 8007402:	46bd      	mov	sp, r7
 8007404:	bd80      	pop	{r7, pc}

08007406 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8007406:	b580      	push	{r7, lr}
 8007408:	b084      	sub	sp, #16
 800740a:	af00      	add	r7, sp, #0
 800740c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800740e:	2300      	movs	r3, #0
 8007410:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8007412:	f7ff fdab 	bl	8006f6c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007416:	f7fc fe1f 	bl	8004058 <HAL_GetTick>
 800741a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800741c:	e009      	b.n	8007432 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800741e:	f7fc fe1b 	bl	8004058 <HAL_GetTick>
 8007422:	4602      	mov	r2, r0
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	1ad3      	subs	r3, r2, r3
 8007428:	2b02      	cmp	r3, #2
 800742a:	d902      	bls.n	8007432 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800742c:	2303      	movs	r3, #3
 800742e:	73fb      	strb	r3, [r7, #15]
      break;
 8007430:	e004      	b.n	800743c <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007432:	f7ff fdaa 	bl	8006f8a <LL_RCC_PLLSAI1_IsReady>
 8007436:	4603      	mov	r3, r0
 8007438:	2b00      	cmp	r3, #0
 800743a:	d1f0      	bne.n	800741e <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800743c:	7bfb      	ldrb	r3, [r7, #15]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d137      	bne.n	80074b2 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8007442:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007446:	691b      	ldr	r3, [r3, #16]
 8007448:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	021b      	lsls	r3, r3, #8
 8007452:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007456:	4313      	orrs	r3, r2
 8007458:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800745a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800745e:	691b      	ldr	r3, [r3, #16]
 8007460:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	68db      	ldr	r3, [r3, #12]
 8007468:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800746c:	4313      	orrs	r3, r2
 800746e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8007470:	f7ff fd6d 	bl	8006f4e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007474:	f7fc fdf0 	bl	8004058 <HAL_GetTick>
 8007478:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800747a:	e009      	b.n	8007490 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800747c:	f7fc fdec 	bl	8004058 <HAL_GetTick>
 8007480:	4602      	mov	r2, r0
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	1ad3      	subs	r3, r2, r3
 8007486:	2b02      	cmp	r3, #2
 8007488:	d902      	bls.n	8007490 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800748a:	2303      	movs	r3, #3
 800748c:	73fb      	strb	r3, [r7, #15]
        break;
 800748e:	e004      	b.n	800749a <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007490:	f7ff fd7b 	bl	8006f8a <LL_RCC_PLLSAI1_IsReady>
 8007494:	4603      	mov	r3, r0
 8007496:	2b01      	cmp	r3, #1
 8007498:	d1f0      	bne.n	800747c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800749a:	7bfb      	ldrb	r3, [r7, #15]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d108      	bne.n	80074b2 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80074a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80074a4:	691a      	ldr	r2, [r3, #16]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	691b      	ldr	r3, [r3, #16]
 80074aa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80074ae:	4313      	orrs	r3, r2
 80074b0:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80074b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3710      	adds	r7, #16
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}

080074bc <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b084      	sub	sp, #16
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d101      	bne.n	80074ce <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80074ca:	2301      	movs	r3, #1
 80074cc:	e09f      	b.n	800760e <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80074d4:	b2db      	uxtb	r3, r3
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d106      	bne.n	80074e8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2200      	movs	r2, #0
 80074de:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f7fc fc02 	bl	8003cec <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2202      	movs	r2, #2
 80074ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80074f0:	4b49      	ldr	r3, [pc, #292]	; (8007618 <HAL_RTC_Init+0x15c>)
 80074f2:	68db      	ldr	r3, [r3, #12]
 80074f4:	f003 0310 	and.w	r3, r3, #16
 80074f8:	2b10      	cmp	r3, #16
 80074fa:	d07e      	beq.n	80075fa <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	22ca      	movs	r2, #202	; 0xca
 8007502:	625a      	str	r2, [r3, #36]	; 0x24
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	2253      	movs	r2, #83	; 0x53
 800750a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f000 f8ab 	bl	8007668 <RTC_EnterInitMode>
 8007512:	4603      	mov	r3, r0
 8007514:	2b00      	cmp	r3, #0
 8007516:	d00a      	beq.n	800752e <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	22ff      	movs	r2, #255	; 0xff
 800751e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2204      	movs	r2, #4
 8007524:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      status = HAL_ERROR;
 8007528:	2301      	movs	r3, #1
 800752a:	73fb      	strb	r3, [r7, #15]
 800752c:	e067      	b.n	80075fe <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	689b      	ldr	r3, [r3, #8]
 8007534:	687a      	ldr	r2, [r7, #4]
 8007536:	6812      	ldr	r2, [r2, #0]
 8007538:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800753c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007540:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	6899      	ldr	r1, [r3, #8]
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	685a      	ldr	r2, [r3, #4]
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	691b      	ldr	r3, [r3, #16]
 8007550:	431a      	orrs	r2, r3
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	699b      	ldr	r3, [r3, #24]
 8007556:	431a      	orrs	r2, r3
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	430a      	orrs	r2, r1
 800755e:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	687a      	ldr	r2, [r7, #4]
 8007566:	68d2      	ldr	r2, [r2, #12]
 8007568:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	6919      	ldr	r1, [r3, #16]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	689b      	ldr	r3, [r3, #8]
 8007574:	041a      	lsls	r2, r3, #16
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	430a      	orrs	r2, r1
 800757c:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	68da      	ldr	r2, [r3, #12]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800758c:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f022 0203 	bic.w	r2, r2, #3
 800759c:	64da      	str	r2, [r3, #76]	; 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	69da      	ldr	r2, [r3, #28]
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	695b      	ldr	r3, [r3, #20]
 80075ac:	431a      	orrs	r2, r3
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	430a      	orrs	r2, r1
 80075b4:	64da      	str	r2, [r3, #76]	; 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	689b      	ldr	r3, [r3, #8]
 80075bc:	f003 0320 	and.w	r3, r3, #32
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d113      	bne.n	80075ec <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80075c4:	6878      	ldr	r0, [r7, #4]
 80075c6:	f000 f829 	bl	800761c <HAL_RTC_WaitForSynchro>
 80075ca:	4603      	mov	r3, r0
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d00d      	beq.n	80075ec <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	22ff      	movs	r2, #255	; 0xff
 80075d6:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2204      	movs	r2, #4
 80075dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2200      	movs	r2, #0
 80075e4:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 80075e8:	2301      	movs	r3, #1
 80075ea:	e010      	b.n	800760e <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	22ff      	movs	r2, #255	; 0xff
 80075f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Set RTC state */
      status = HAL_OK;
 80075f4:	2300      	movs	r3, #0
 80075f6:	73fb      	strb	r3, [r7, #15]
 80075f8:	e001      	b.n	80075fe <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 80075fa:	2300      	movs	r3, #0
 80075fc:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80075fe:	7bfb      	ldrb	r3, [r7, #15]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d103      	bne.n	800760c <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2201      	movs	r2, #1
 8007608:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  return status;
 800760c:	7bfb      	ldrb	r3, [r7, #15]
}
 800760e:	4618      	mov	r0, r3
 8007610:	3710      	adds	r7, #16
 8007612:	46bd      	mov	sp, r7
 8007614:	bd80      	pop	{r7, pc}
 8007616:	bf00      	nop
 8007618:	40002800 	.word	0x40002800

0800761c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b084      	sub	sp, #16
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	68da      	ldr	r2, [r3, #12]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007632:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8007634:	f7fc fd10 	bl	8004058 <HAL_GetTick>
 8007638:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800763a:	e009      	b.n	8007650 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800763c:	f7fc fd0c 	bl	8004058 <HAL_GetTick>
 8007640:	4602      	mov	r2, r0
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	1ad3      	subs	r3, r2, r3
 8007646:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800764a:	d901      	bls.n	8007650 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800764c:	2303      	movs	r3, #3
 800764e:	e007      	b.n	8007660 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	f003 0320 	and.w	r3, r3, #32
 800765a:	2b00      	cmp	r3, #0
 800765c:	d0ee      	beq.n	800763c <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800765e:	2300      	movs	r3, #0
}
 8007660:	4618      	mov	r0, r3
 8007662:	3710      	adds	r7, #16
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}

08007668 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b084      	sub	sp, #16
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	68db      	ldr	r3, [r3, #12]
 8007676:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800767a:	2b00      	cmp	r3, #0
 800767c:	d119      	bne.n	80076b2 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f04f 32ff 	mov.w	r2, #4294967295
 8007686:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007688:	f7fc fce6 	bl	8004058 <HAL_GetTick>
 800768c:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800768e:	e009      	b.n	80076a4 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007690:	f7fc fce2 	bl	8004058 <HAL_GetTick>
 8007694:	4602      	mov	r2, r0
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	1ad3      	subs	r3, r2, r3
 800769a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800769e:	d901      	bls.n	80076a4 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 80076a0:	2303      	movs	r3, #3
 80076a2:	e007      	b.n	80076b4 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	68db      	ldr	r3, [r3, #12]
 80076aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d0ee      	beq.n	8007690 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 80076b2:	2300      	movs	r3, #0
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3710      	adds	r7, #16
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b086      	sub	sp, #24
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	60f8      	str	r0, [r7, #12]
 80076c4:	60b9      	str	r1, [r7, #8]
 80076c6:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80076ce:	2b01      	cmp	r3, #1
 80076d0:	d101      	bne.n	80076d6 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 80076d2:	2302      	movs	r3, #2
 80076d4:	e0a8      	b.n	8007828 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2201      	movs	r2, #1
 80076da:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	2202      	movs	r2, #2
 80076e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	22ca      	movs	r2, #202	; 0xca
 80076ec:	625a      	str	r2, [r3, #36]	; 0x24
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	2253      	movs	r2, #83	; 0x53
 80076f4:	625a      	str	r2, [r3, #36]	; 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	689b      	ldr	r3, [r3, #8]
 80076fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007700:	2b00      	cmp	r3, #0
 8007702:	d020      	beq.n	8007746 <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    tickstart = HAL_GetTick();
 8007704:	f7fc fca8 	bl	8004058 <HAL_GetTick>
 8007708:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 800770a:	e015      	b.n	8007738 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800770c:	f7fc fca4 	bl	8004058 <HAL_GetTick>
 8007710:	4602      	mov	r2, r0
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	1ad3      	subs	r3, r2, r3
 8007716:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800771a:	d90d      	bls.n	8007738 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	22ff      	movs	r2, #255	; 0xff
 8007722:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	2203      	movs	r2, #3
 8007728:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	2200      	movs	r2, #0
 8007730:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8007734:	2303      	movs	r3, #3
 8007736:	e077      	b.n	8007828 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	68db      	ldr	r3, [r3, #12]
 800773e:	f003 0304 	and.w	r3, r3, #4
 8007742:	2b00      	cmp	r3, #0
 8007744:	d1e2      	bne.n	800770c <HAL_RTCEx_SetWakeUpTimer_IT+0x50>
      }
    }
  }
  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	689a      	ldr	r2, [r3, #8]
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007754:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	b2da      	uxtb	r2, r3
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8007766:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8007768:	f7fc fc76 	bl	8004058 <HAL_GetTick>
 800776c:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800776e:	e015      	b.n	800779c <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007770:	f7fc fc72 	bl	8004058 <HAL_GetTick>
 8007774:	4602      	mov	r2, r0
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	1ad3      	subs	r3, r2, r3
 800777a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800777e:	d90d      	bls.n	800779c <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	22ff      	movs	r2, #255	; 0xff
 8007786:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	2203      	movs	r2, #3
 800778c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	2200      	movs	r2, #0
 8007794:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8007798:	2303      	movs	r3, #3
 800779a:	e045      	b.n	8007828 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	68db      	ldr	r3, [r3, #12]
 80077a2:	f003 0304 	and.w	r3, r3, #4
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d0e2      	beq.n	8007770 <HAL_RTCEx_SetWakeUpTimer_IT+0xb4>
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	68ba      	ldr	r2, [r7, #8]
 80077b0:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	689a      	ldr	r2, [r3, #8]
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f022 0207 	bic.w	r2, r2, #7
 80077c0:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	6899      	ldr	r1, [r3, #8]
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	687a      	ldr	r2, [r7, #4]
 80077ce:	430a      	orrs	r2, r1
 80077d0:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80077d2:	4b17      	ldr	r3, [pc, #92]	; (8007830 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80077d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80077d8:	4a15      	ldr	r2, [pc, #84]	; (8007830 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80077da:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80077de:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80077e2:	4b13      	ldr	r3, [pc, #76]	; (8007830 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4a12      	ldr	r2, [pc, #72]	; (8007830 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80077e8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80077ec:	6013      	str	r3, [r2, #0]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	689a      	ldr	r2, [r3, #8]
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80077fc:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	689a      	ldr	r2, [r3, #8]
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800780c:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	22ff      	movs	r2, #255	; 0xff
 8007814:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2201      	movs	r2, #1
 800781a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2200      	movs	r2, #0
 8007822:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8007826:	2300      	movs	r3, #0
}
 8007828:	4618      	mov	r0, r3
 800782a:	3718      	adds	r7, #24
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}
 8007830:	58000800 	.word	0x58000800

08007834 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007834:	b480      	push	{r7}
 8007836:	b091      	sub	sp, #68	; 0x44
 8007838:	af00      	add	r7, sp, #0
 800783a:	60f8      	str	r0, [r7, #12]
 800783c:	60b9      	str	r1, [r7, #8]
 800783e:	4613      	mov	r3, r2
 8007840:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007848:	2b20      	cmp	r3, #32
 800784a:	d178      	bne.n	800793e <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d002      	beq.n	8007858 <HAL_UART_Transmit_IT+0x24>
 8007852:	88fb      	ldrh	r3, [r7, #6]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d101      	bne.n	800785c <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8007858:	2301      	movs	r3, #1
 800785a:	e071      	b.n	8007940 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	68ba      	ldr	r2, [r7, #8]
 8007860:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	88fa      	ldrh	r2, [r7, #6]
 8007866:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	88fa      	ldrh	r2, [r7, #6]
 800786e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	2200      	movs	r2, #0
 8007876:	679a      	str	r2, [r3, #120]	; 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	2200      	movs	r2, #0
 800787c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	2221      	movs	r2, #33	; 0x21
 8007884:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800788c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007890:	d12a      	bne.n	80078e8 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800789a:	d107      	bne.n	80078ac <HAL_UART_Transmit_IT+0x78>
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	691b      	ldr	r3, [r3, #16]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d103      	bne.n	80078ac <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	4a29      	ldr	r2, [pc, #164]	; (800794c <HAL_UART_Transmit_IT+0x118>)
 80078a8:	679a      	str	r2, [r3, #120]	; 0x78
 80078aa:	e002      	b.n	80078b2 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	4a28      	ldr	r2, [pc, #160]	; (8007950 <HAL_UART_Transmit_IT+0x11c>)
 80078b0:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	3308      	adds	r3, #8
 80078b8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078bc:	e853 3f00 	ldrex	r3, [r3]
 80078c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80078c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078c4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80078c8:	63bb      	str	r3, [r7, #56]	; 0x38
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	3308      	adds	r3, #8
 80078d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80078d2:	637a      	str	r2, [r7, #52]	; 0x34
 80078d4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80078d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80078da:	e841 2300 	strex	r3, r2, [r1]
 80078de:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80078e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d1e5      	bne.n	80078b2 <HAL_UART_Transmit_IT+0x7e>
 80078e6:	e028      	b.n	800793a <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	689b      	ldr	r3, [r3, #8]
 80078ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078f0:	d107      	bne.n	8007902 <HAL_UART_Transmit_IT+0xce>
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	691b      	ldr	r3, [r3, #16]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d103      	bne.n	8007902 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	4a15      	ldr	r2, [pc, #84]	; (8007954 <HAL_UART_Transmit_IT+0x120>)
 80078fe:	679a      	str	r2, [r3, #120]	; 0x78
 8007900:	e002      	b.n	8007908 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	4a14      	ldr	r2, [pc, #80]	; (8007958 <HAL_UART_Transmit_IT+0x124>)
 8007906:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800790e:	697b      	ldr	r3, [r7, #20]
 8007910:	e853 3f00 	ldrex	r3, [r3]
 8007914:	613b      	str	r3, [r7, #16]
   return(result);
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800791c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	461a      	mov	r2, r3
 8007924:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007926:	623b      	str	r3, [r7, #32]
 8007928:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800792a:	69f9      	ldr	r1, [r7, #28]
 800792c:	6a3a      	ldr	r2, [r7, #32]
 800792e:	e841 2300 	strex	r3, r2, [r1]
 8007932:	61bb      	str	r3, [r7, #24]
   return(result);
 8007934:	69bb      	ldr	r3, [r7, #24]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d1e6      	bne.n	8007908 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800793a:	2300      	movs	r3, #0
 800793c:	e000      	b.n	8007940 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800793e:	2302      	movs	r3, #2
  }
}
 8007940:	4618      	mov	r0, r3
 8007942:	3744      	adds	r7, #68	; 0x44
 8007944:	46bd      	mov	sp, r7
 8007946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794a:	4770      	bx	lr
 800794c:	08008323 	.word	0x08008323
 8007950:	08008243 	.word	0x08008243
 8007954:	08008181 	.word	0x08008181
 8007958:	080080c9 	.word	0x080080c9

0800795c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b0ba      	sub	sp, #232	; 0xe8
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	69db      	ldr	r3, [r3, #28]
 800796a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	689b      	ldr	r3, [r3, #8]
 800797e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007982:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007986:	f640 030f 	movw	r3, #2063	; 0x80f
 800798a:	4013      	ands	r3, r2
 800798c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007990:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007994:	2b00      	cmp	r3, #0
 8007996:	d11b      	bne.n	80079d0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800799c:	f003 0320 	and.w	r3, r3, #32
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d015      	beq.n	80079d0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80079a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079a8:	f003 0320 	and.w	r3, r3, #32
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d105      	bne.n	80079bc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80079b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80079b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d009      	beq.n	80079d0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	f000 82e3 	beq.w	8007f8c <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	4798      	blx	r3
      }
      return;
 80079ce:	e2dd      	b.n	8007f8c <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80079d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	f000 8123 	beq.w	8007c20 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80079da:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80079de:	4b8d      	ldr	r3, [pc, #564]	; (8007c14 <HAL_UART_IRQHandler+0x2b8>)
 80079e0:	4013      	ands	r3, r2
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d106      	bne.n	80079f4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80079e6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80079ea:	4b8b      	ldr	r3, [pc, #556]	; (8007c18 <HAL_UART_IRQHandler+0x2bc>)
 80079ec:	4013      	ands	r3, r2
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	f000 8116 	beq.w	8007c20 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80079f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079f8:	f003 0301 	and.w	r3, r3, #1
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d011      	beq.n	8007a24 <HAL_UART_IRQHandler+0xc8>
 8007a00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d00b      	beq.n	8007a24 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	2201      	movs	r2, #1
 8007a12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a1a:	f043 0201 	orr.w	r2, r3, #1
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a28:	f003 0302 	and.w	r3, r3, #2
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d011      	beq.n	8007a54 <HAL_UART_IRQHandler+0xf8>
 8007a30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a34:	f003 0301 	and.w	r3, r3, #1
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d00b      	beq.n	8007a54 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	2202      	movs	r2, #2
 8007a42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a4a:	f043 0204 	orr.w	r2, r3, #4
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a58:	f003 0304 	and.w	r3, r3, #4
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d011      	beq.n	8007a84 <HAL_UART_IRQHandler+0x128>
 8007a60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a64:	f003 0301 	and.w	r3, r3, #1
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d00b      	beq.n	8007a84 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	2204      	movs	r2, #4
 8007a72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a7a:	f043 0202 	orr.w	r2, r3, #2
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007a84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a88:	f003 0308 	and.w	r3, r3, #8
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d017      	beq.n	8007ac0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007a90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a94:	f003 0320 	and.w	r3, r3, #32
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d105      	bne.n	8007aa8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007a9c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007aa0:	4b5c      	ldr	r3, [pc, #368]	; (8007c14 <HAL_UART_IRQHandler+0x2b8>)
 8007aa2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d00b      	beq.n	8007ac0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	2208      	movs	r2, #8
 8007aae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ab6:	f043 0208 	orr.w	r2, r3, #8
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007ac0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ac4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d012      	beq.n	8007af2 <HAL_UART_IRQHandler+0x196>
 8007acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ad0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d00c      	beq.n	8007af2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007ae0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ae8:	f043 0220 	orr.w	r2, r3, #32
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	f000 8249 	beq.w	8007f90 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007afe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b02:	f003 0320 	and.w	r3, r3, #32
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d013      	beq.n	8007b32 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007b0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b0e:	f003 0320 	and.w	r3, r3, #32
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d105      	bne.n	8007b22 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007b16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d007      	beq.n	8007b32 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d003      	beq.n	8007b32 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b38:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	689b      	ldr	r3, [r3, #8]
 8007b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b46:	2b40      	cmp	r3, #64	; 0x40
 8007b48:	d005      	beq.n	8007b56 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007b4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007b4e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d054      	beq.n	8007c00 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007b56:	6878      	ldr	r0, [r7, #4]
 8007b58:	f000 fa3a 	bl	8007fd0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	689b      	ldr	r3, [r3, #8]
 8007b62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b66:	2b40      	cmp	r3, #64	; 0x40
 8007b68:	d146      	bne.n	8007bf8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	3308      	adds	r3, #8
 8007b70:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b74:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007b78:	e853 3f00 	ldrex	r3, [r3]
 8007b7c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007b80:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007b84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b88:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	3308      	adds	r3, #8
 8007b92:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007b96:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007b9a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b9e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007ba2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007ba6:	e841 2300 	strex	r3, r2, [r1]
 8007baa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007bae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d1d9      	bne.n	8007b6a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d017      	beq.n	8007bf0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007bc6:	4a15      	ldr	r2, [pc, #84]	; (8007c1c <HAL_UART_IRQHandler+0x2c0>)
 8007bc8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f7fc fc97 	bl	8004504 <HAL_DMA_Abort_IT>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d019      	beq.n	8007c10 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8007bea:	4610      	mov	r0, r2
 8007bec:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bee:	e00f      	b.n	8007c10 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007bf0:	6878      	ldr	r0, [r7, #4]
 8007bf2:	f000 f9d7 	bl	8007fa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bf6:	e00b      	b.n	8007c10 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f000 f9d3 	bl	8007fa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bfe:	e007      	b.n	8007c10 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007c00:	6878      	ldr	r0, [r7, #4]
 8007c02:	f000 f9cf 	bl	8007fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8007c0e:	e1bf      	b.n	8007f90 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c10:	bf00      	nop
    return;
 8007c12:	e1bd      	b.n	8007f90 <HAL_UART_IRQHandler+0x634>
 8007c14:	10000001 	.word	0x10000001
 8007c18:	04000120 	.word	0x04000120
 8007c1c:	0800809d 	.word	0x0800809d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c24:	2b01      	cmp	r3, #1
 8007c26:	f040 8153 	bne.w	8007ed0 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007c2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c2e:	f003 0310 	and.w	r3, r3, #16
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	f000 814c 	beq.w	8007ed0 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007c38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c3c:	f003 0310 	and.w	r3, r3, #16
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	f000 8145 	beq.w	8007ed0 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	2210      	movs	r2, #16
 8007c4c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c58:	2b40      	cmp	r3, #64	; 0x40
 8007c5a:	f040 80bb 	bne.w	8007dd4 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007c6c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	f000 818f 	beq.w	8007f94 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007c7c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007c80:	429a      	cmp	r2, r3
 8007c82:	f080 8187 	bcs.w	8007f94 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007c8c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f003 0320 	and.w	r3, r3, #32
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	f040 8087 	bne.w	8007db2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007cb0:	e853 3f00 	ldrex	r3, [r3]
 8007cb4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007cb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007cbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007cc0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	461a      	mov	r2, r3
 8007cca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007cce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007cd2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cd6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007cda:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007cde:	e841 2300 	strex	r3, r2, [r1]
 8007ce2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007ce6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d1da      	bne.n	8007ca4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	3308      	adds	r3, #8
 8007cf4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007cf8:	e853 3f00 	ldrex	r3, [r3]
 8007cfc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007cfe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007d00:	f023 0301 	bic.w	r3, r3, #1
 8007d04:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	3308      	adds	r3, #8
 8007d0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007d12:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007d16:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d18:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007d1a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007d1e:	e841 2300 	strex	r3, r2, [r1]
 8007d22:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007d24:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d1e1      	bne.n	8007cee <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	3308      	adds	r3, #8
 8007d30:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d32:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007d34:	e853 3f00 	ldrex	r3, [r3]
 8007d38:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007d3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d40:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	3308      	adds	r3, #8
 8007d4a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007d4e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007d50:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d52:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007d54:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007d56:	e841 2300 	strex	r3, r2, [r1]
 8007d5a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007d5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d1e3      	bne.n	8007d2a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2220      	movs	r2, #32
 8007d66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d78:	e853 3f00 	ldrex	r3, [r3]
 8007d7c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007d7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d80:	f023 0310 	bic.w	r3, r3, #16
 8007d84:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	461a      	mov	r2, r3
 8007d8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007d92:	65bb      	str	r3, [r7, #88]	; 0x58
 8007d94:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d96:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007d98:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007d9a:	e841 2300 	strex	r3, r2, [r1]
 8007d9e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007da0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d1e4      	bne.n	8007d70 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007dac:	4618      	mov	r0, r3
 8007dae:	f7fc fb4a 	bl	8004446 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2202      	movs	r2, #2
 8007db6:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007dc4:	b29b      	uxth	r3, r3
 8007dc6:	1ad3      	subs	r3, r2, r3
 8007dc8:	b29b      	uxth	r3, r3
 8007dca:	4619      	mov	r1, r3
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f000 f8f3 	bl	8007fb8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007dd2:	e0df      	b.n	8007f94 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007de0:	b29b      	uxth	r3, r3
 8007de2:	1ad3      	subs	r3, r2, r3
 8007de4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007dee:	b29b      	uxth	r3, r3
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	f000 80d1 	beq.w	8007f98 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8007df6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	f000 80cc 	beq.w	8007f98 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e08:	e853 3f00 	ldrex	r3, [r3]
 8007e0c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007e0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e10:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007e14:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	461a      	mov	r2, r3
 8007e1e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007e22:	647b      	str	r3, [r7, #68]	; 0x44
 8007e24:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e26:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007e28:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007e2a:	e841 2300 	strex	r3, r2, [r1]
 8007e2e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007e30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d1e4      	bne.n	8007e00 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	3308      	adds	r3, #8
 8007e3c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e40:	e853 3f00 	ldrex	r3, [r3]
 8007e44:	623b      	str	r3, [r7, #32]
   return(result);
 8007e46:	6a3b      	ldr	r3, [r7, #32]
 8007e48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e4c:	f023 0301 	bic.w	r3, r3, #1
 8007e50:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	3308      	adds	r3, #8
 8007e5a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007e5e:	633a      	str	r2, [r7, #48]	; 0x30
 8007e60:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007e64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e66:	e841 2300 	strex	r3, r2, [r1]
 8007e6a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d1e1      	bne.n	8007e36 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2220      	movs	r2, #32
 8007e76:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2200      	movs	r2, #0
 8007e84:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e8c:	693b      	ldr	r3, [r7, #16]
 8007e8e:	e853 3f00 	ldrex	r3, [r3]
 8007e92:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f023 0310 	bic.w	r3, r3, #16
 8007e9a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	461a      	mov	r2, r3
 8007ea4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007ea8:	61fb      	str	r3, [r7, #28]
 8007eaa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eac:	69b9      	ldr	r1, [r7, #24]
 8007eae:	69fa      	ldr	r2, [r7, #28]
 8007eb0:	e841 2300 	strex	r3, r2, [r1]
 8007eb4:	617b      	str	r3, [r7, #20]
   return(result);
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d1e4      	bne.n	8007e86 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2202      	movs	r2, #2
 8007ec0:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007ec2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007ec6:	4619      	mov	r1, r3
 8007ec8:	6878      	ldr	r0, [r7, #4]
 8007eca:	f000 f875 	bl	8007fb8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007ece:	e063      	b.n	8007f98 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007ed0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ed4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d00e      	beq.n	8007efa <HAL_UART_IRQHandler+0x59e>
 8007edc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007ee0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d008      	beq.n	8007efa <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007ef0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f000 fab5 	bl	8008462 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007ef8:	e051      	b.n	8007f9e <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007efa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007efe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d014      	beq.n	8007f30 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007f06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d105      	bne.n	8007f1e <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007f12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007f16:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d008      	beq.n	8007f30 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d03a      	beq.n	8007f9c <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	4798      	blx	r3
    }
    return;
 8007f2e:	e035      	b.n	8007f9c <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007f30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d009      	beq.n	8007f50 <HAL_UART_IRQHandler+0x5f4>
 8007f3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d003      	beq.n	8007f50 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8007f48:	6878      	ldr	r0, [r7, #4]
 8007f4a:	f000 fa5f 	bl	800840c <UART_EndTransmit_IT>
    return;
 8007f4e:	e026      	b.n	8007f9e <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007f50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f54:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d009      	beq.n	8007f70 <HAL_UART_IRQHandler+0x614>
 8007f5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f60:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d003      	beq.n	8007f70 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f000 fa8e 	bl	800848a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007f6e:	e016      	b.n	8007f9e <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007f70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d010      	beq.n	8007f9e <HAL_UART_IRQHandler+0x642>
 8007f7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	da0c      	bge.n	8007f9e <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007f84:	6878      	ldr	r0, [r7, #4]
 8007f86:	f000 fa76 	bl	8008476 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007f8a:	e008      	b.n	8007f9e <HAL_UART_IRQHandler+0x642>
      return;
 8007f8c:	bf00      	nop
 8007f8e:	e006      	b.n	8007f9e <HAL_UART_IRQHandler+0x642>
    return;
 8007f90:	bf00      	nop
 8007f92:	e004      	b.n	8007f9e <HAL_UART_IRQHandler+0x642>
      return;
 8007f94:	bf00      	nop
 8007f96:	e002      	b.n	8007f9e <HAL_UART_IRQHandler+0x642>
      return;
 8007f98:	bf00      	nop
 8007f9a:	e000      	b.n	8007f9e <HAL_UART_IRQHandler+0x642>
    return;
 8007f9c:	bf00      	nop
  }
}
 8007f9e:	37e8      	adds	r7, #232	; 0xe8
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bd80      	pop	{r7, pc}

08007fa4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b083      	sub	sp, #12
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007fac:	bf00      	nop
 8007fae:	370c      	adds	r7, #12
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb6:	4770      	bx	lr

08007fb8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b083      	sub	sp, #12
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
 8007fc0:	460b      	mov	r3, r1
 8007fc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007fc4:	bf00      	nop
 8007fc6:	370c      	adds	r7, #12
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fce:	4770      	bx	lr

08007fd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b095      	sub	sp, #84	; 0x54
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fe0:	e853 3f00 	ldrex	r3, [r3]
 8007fe4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fe8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007fec:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	461a      	mov	r2, r3
 8007ff4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ff6:	643b      	str	r3, [r7, #64]	; 0x40
 8007ff8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ffa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007ffc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007ffe:	e841 2300 	strex	r3, r2, [r1]
 8008002:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008006:	2b00      	cmp	r3, #0
 8008008:	d1e6      	bne.n	8007fd8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	3308      	adds	r3, #8
 8008010:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008012:	6a3b      	ldr	r3, [r7, #32]
 8008014:	e853 3f00 	ldrex	r3, [r3]
 8008018:	61fb      	str	r3, [r7, #28]
   return(result);
 800801a:	69fb      	ldr	r3, [r7, #28]
 800801c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008020:	f023 0301 	bic.w	r3, r3, #1
 8008024:	64bb      	str	r3, [r7, #72]	; 0x48
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	3308      	adds	r3, #8
 800802c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800802e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008030:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008032:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008034:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008036:	e841 2300 	strex	r3, r2, [r1]
 800803a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800803c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800803e:	2b00      	cmp	r3, #0
 8008040:	d1e3      	bne.n	800800a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008046:	2b01      	cmp	r3, #1
 8008048:	d118      	bne.n	800807c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	e853 3f00 	ldrex	r3, [r3]
 8008056:	60bb      	str	r3, [r7, #8]
   return(result);
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	f023 0310 	bic.w	r3, r3, #16
 800805e:	647b      	str	r3, [r7, #68]	; 0x44
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	461a      	mov	r2, r3
 8008066:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008068:	61bb      	str	r3, [r7, #24]
 800806a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800806c:	6979      	ldr	r1, [r7, #20]
 800806e:	69ba      	ldr	r2, [r7, #24]
 8008070:	e841 2300 	strex	r3, r2, [r1]
 8008074:	613b      	str	r3, [r7, #16]
   return(result);
 8008076:	693b      	ldr	r3, [r7, #16]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d1e6      	bne.n	800804a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2220      	movs	r2, #32
 8008080:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2200      	movs	r2, #0
 8008088:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2200      	movs	r2, #0
 800808e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8008090:	bf00      	nop
 8008092:	3754      	adds	r7, #84	; 0x54
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr

0800809c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b084      	sub	sp, #16
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2200      	movs	r2, #0
 80080ae:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2200      	movs	r2, #0
 80080b6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80080ba:	68f8      	ldr	r0, [r7, #12]
 80080bc:	f7ff ff72 	bl	8007fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080c0:	bf00      	nop
 80080c2:	3710      	adds	r7, #16
 80080c4:	46bd      	mov	sp, r7
 80080c6:	bd80      	pop	{r7, pc}

080080c8 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b08f      	sub	sp, #60	; 0x3c
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080d6:	2b21      	cmp	r3, #33	; 0x21
 80080d8:	d14c      	bne.n	8008174 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80080e0:	b29b      	uxth	r3, r3
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d132      	bne.n	800814c <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ec:	6a3b      	ldr	r3, [r7, #32]
 80080ee:	e853 3f00 	ldrex	r3, [r3]
 80080f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80080f4:	69fb      	ldr	r3, [r7, #28]
 80080f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80080fa:	637b      	str	r3, [r7, #52]	; 0x34
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	461a      	mov	r2, r3
 8008102:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008104:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008106:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008108:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800810a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800810c:	e841 2300 	strex	r3, r2, [r1]
 8008110:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008114:	2b00      	cmp	r3, #0
 8008116:	d1e6      	bne.n	80080e6 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	e853 3f00 	ldrex	r3, [r3]
 8008124:	60bb      	str	r3, [r7, #8]
   return(result);
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800812c:	633b      	str	r3, [r7, #48]	; 0x30
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	461a      	mov	r2, r3
 8008134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008136:	61bb      	str	r3, [r7, #24]
 8008138:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800813a:	6979      	ldr	r1, [r7, #20]
 800813c:	69ba      	ldr	r2, [r7, #24]
 800813e:	e841 2300 	strex	r3, r2, [r1]
 8008142:	613b      	str	r3, [r7, #16]
   return(result);
 8008144:	693b      	ldr	r3, [r7, #16]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d1e6      	bne.n	8008118 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800814a:	e013      	b.n	8008174 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008150:	781a      	ldrb	r2, [r3, #0]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800815c:	1c5a      	adds	r2, r3, #1
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008168:	b29b      	uxth	r3, r3
 800816a:	3b01      	subs	r3, #1
 800816c:	b29a      	uxth	r2, r3
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8008174:	bf00      	nop
 8008176:	373c      	adds	r7, #60	; 0x3c
 8008178:	46bd      	mov	sp, r7
 800817a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817e:	4770      	bx	lr

08008180 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008180:	b480      	push	{r7}
 8008182:	b091      	sub	sp, #68	; 0x44
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800818e:	2b21      	cmp	r3, #33	; 0x21
 8008190:	d151      	bne.n	8008236 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008198:	b29b      	uxth	r3, r3
 800819a:	2b00      	cmp	r3, #0
 800819c:	d132      	bne.n	8008204 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a6:	e853 3f00 	ldrex	r3, [r3]
 80081aa:	623b      	str	r3, [r7, #32]
   return(result);
 80081ac:	6a3b      	ldr	r3, [r7, #32]
 80081ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80081b2:	63bb      	str	r3, [r7, #56]	; 0x38
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	461a      	mov	r2, r3
 80081ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081bc:	633b      	str	r3, [r7, #48]	; 0x30
 80081be:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80081c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081c4:	e841 2300 	strex	r3, r2, [r1]
 80081c8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80081ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d1e6      	bne.n	800819e <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d6:	693b      	ldr	r3, [r7, #16]
 80081d8:	e853 3f00 	ldrex	r3, [r3]
 80081dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081e4:	637b      	str	r3, [r7, #52]	; 0x34
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	461a      	mov	r2, r3
 80081ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081ee:	61fb      	str	r3, [r7, #28]
 80081f0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081f2:	69b9      	ldr	r1, [r7, #24]
 80081f4:	69fa      	ldr	r2, [r7, #28]
 80081f6:	e841 2300 	strex	r3, r2, [r1]
 80081fa:	617b      	str	r3, [r7, #20]
   return(result);
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d1e6      	bne.n	80081d0 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008202:	e018      	b.n	8008236 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008208:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800820a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800820c:	881b      	ldrh	r3, [r3, #0]
 800820e:	461a      	mov	r2, r3
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008218:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800821e:	1c9a      	adds	r2, r3, #2
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800822a:	b29b      	uxth	r3, r3
 800822c:	3b01      	subs	r3, #1
 800822e:	b29a      	uxth	r2, r3
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8008236:	bf00      	nop
 8008238:	3744      	adds	r7, #68	; 0x44
 800823a:	46bd      	mov	sp, r7
 800823c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008240:	4770      	bx	lr

08008242 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008242:	b480      	push	{r7}
 8008244:	b091      	sub	sp, #68	; 0x44
 8008246:	af00      	add	r7, sp, #0
 8008248:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008250:	2b21      	cmp	r3, #33	; 0x21
 8008252:	d160      	bne.n	8008316 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800825a:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800825c:	e057      	b.n	800830e <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008264:	b29b      	uxth	r3, r3
 8008266:	2b00      	cmp	r3, #0
 8008268:	d133      	bne.n	80082d2 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	3308      	adds	r3, #8
 8008270:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008274:	e853 3f00 	ldrex	r3, [r3]
 8008278:	623b      	str	r3, [r7, #32]
   return(result);
 800827a:	6a3b      	ldr	r3, [r7, #32]
 800827c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008280:	63bb      	str	r3, [r7, #56]	; 0x38
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	3308      	adds	r3, #8
 8008288:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800828a:	633a      	str	r2, [r7, #48]	; 0x30
 800828c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008290:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008292:	e841 2300 	strex	r3, r2, [r1]
 8008296:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800829a:	2b00      	cmp	r3, #0
 800829c:	d1e5      	bne.n	800826a <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	e853 3f00 	ldrex	r3, [r3]
 80082aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082b2:	637b      	str	r3, [r7, #52]	; 0x34
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	461a      	mov	r2, r3
 80082ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082bc:	61fb      	str	r3, [r7, #28]
 80082be:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c0:	69b9      	ldr	r1, [r7, #24]
 80082c2:	69fa      	ldr	r2, [r7, #28]
 80082c4:	e841 2300 	strex	r3, r2, [r1]
 80082c8:	617b      	str	r3, [r7, #20]
   return(result);
 80082ca:	697b      	ldr	r3, [r7, #20]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d1e6      	bne.n	800829e <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80082d0:	e021      	b.n	8008316 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	69db      	ldr	r3, [r3, #28]
 80082d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d013      	beq.n	8008308 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082e4:	781a      	ldrb	r2, [r3, #0]
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082f0:	1c5a      	adds	r2, r3, #1
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80082fc:	b29b      	uxth	r3, r3
 80082fe:	3b01      	subs	r3, #1
 8008300:	b29a      	uxth	r2, r3
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008308:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800830a:	3b01      	subs	r3, #1
 800830c:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800830e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8008310:	2b00      	cmp	r3, #0
 8008312:	d1a4      	bne.n	800825e <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8008314:	e7ff      	b.n	8008316 <UART_TxISR_8BIT_FIFOEN+0xd4>
 8008316:	bf00      	nop
 8008318:	3744      	adds	r7, #68	; 0x44
 800831a:	46bd      	mov	sp, r7
 800831c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008320:	4770      	bx	lr

08008322 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008322:	b480      	push	{r7}
 8008324:	b091      	sub	sp, #68	; 0x44
 8008326:	af00      	add	r7, sp, #0
 8008328:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008330:	2b21      	cmp	r3, #33	; 0x21
 8008332:	d165      	bne.n	8008400 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800833a:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800833c:	e05c      	b.n	80083f8 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008344:	b29b      	uxth	r3, r3
 8008346:	2b00      	cmp	r3, #0
 8008348:	d133      	bne.n	80083b2 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	3308      	adds	r3, #8
 8008350:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008352:	6a3b      	ldr	r3, [r7, #32]
 8008354:	e853 3f00 	ldrex	r3, [r3]
 8008358:	61fb      	str	r3, [r7, #28]
   return(result);
 800835a:	69fb      	ldr	r3, [r7, #28]
 800835c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008360:	637b      	str	r3, [r7, #52]	; 0x34
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	3308      	adds	r3, #8
 8008368:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800836a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800836c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800836e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008370:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008372:	e841 2300 	strex	r3, r2, [r1]
 8008376:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800837a:	2b00      	cmp	r3, #0
 800837c:	d1e5      	bne.n	800834a <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	e853 3f00 	ldrex	r3, [r3]
 800838a:	60bb      	str	r3, [r7, #8]
   return(result);
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008392:	633b      	str	r3, [r7, #48]	; 0x30
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	461a      	mov	r2, r3
 800839a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800839c:	61bb      	str	r3, [r7, #24]
 800839e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083a0:	6979      	ldr	r1, [r7, #20]
 80083a2:	69ba      	ldr	r2, [r7, #24]
 80083a4:	e841 2300 	strex	r3, r2, [r1]
 80083a8:	613b      	str	r3, [r7, #16]
   return(result);
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d1e6      	bne.n	800837e <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80083b0:	e026      	b.n	8008400 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	69db      	ldr	r3, [r3, #28]
 80083b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d018      	beq.n	80083f2 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083c4:	63bb      	str	r3, [r7, #56]	; 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80083c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083c8:	881b      	ldrh	r3, [r3, #0]
 80083ca:	461a      	mov	r2, r3
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80083d4:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083da:	1c9a      	adds	r2, r3, #2
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80083e6:	b29b      	uxth	r3, r3
 80083e8:	3b01      	subs	r3, #1
 80083ea:	b29a      	uxth	r2, r3
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80083f2:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80083f4:	3b01      	subs	r3, #1
 80083f6:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80083f8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d19f      	bne.n	800833e <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80083fe:	e7ff      	b.n	8008400 <UART_TxISR_16BIT_FIFOEN+0xde>
 8008400:	bf00      	nop
 8008402:	3744      	adds	r7, #68	; 0x44
 8008404:	46bd      	mov	sp, r7
 8008406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840a:	4770      	bx	lr

0800840c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b088      	sub	sp, #32
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	e853 3f00 	ldrex	r3, [r3]
 8008420:	60bb      	str	r3, [r7, #8]
   return(result);
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008428:	61fb      	str	r3, [r7, #28]
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	461a      	mov	r2, r3
 8008430:	69fb      	ldr	r3, [r7, #28]
 8008432:	61bb      	str	r3, [r7, #24]
 8008434:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008436:	6979      	ldr	r1, [r7, #20]
 8008438:	69ba      	ldr	r2, [r7, #24]
 800843a:	e841 2300 	strex	r3, r2, [r1]
 800843e:	613b      	str	r3, [r7, #16]
   return(result);
 8008440:	693b      	ldr	r3, [r7, #16]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d1e6      	bne.n	8008414 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2220      	movs	r2, #32
 800844a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2200      	movs	r2, #0
 8008452:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f7fa ff5f 	bl	8003318 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800845a:	bf00      	nop
 800845c:	3720      	adds	r7, #32
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}

08008462 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008462:	b480      	push	{r7}
 8008464:	b083      	sub	sp, #12
 8008466:	af00      	add	r7, sp, #0
 8008468:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800846a:	bf00      	nop
 800846c:	370c      	adds	r7, #12
 800846e:	46bd      	mov	sp, r7
 8008470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008474:	4770      	bx	lr

08008476 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008476:	b480      	push	{r7}
 8008478:	b083      	sub	sp, #12
 800847a:	af00      	add	r7, sp, #0
 800847c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800847e:	bf00      	nop
 8008480:	370c      	adds	r7, #12
 8008482:	46bd      	mov	sp, r7
 8008484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008488:	4770      	bx	lr

0800848a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800848a:	b480      	push	{r7}
 800848c:	b083      	sub	sp, #12
 800848e:	af00      	add	r7, sp, #0
 8008490:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008492:	bf00      	nop
 8008494:	370c      	adds	r7, #12
 8008496:	46bd      	mov	sp, r7
 8008498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849c:	4770      	bx	lr

0800849e <otCoapNewMessage>:
#if OPENTHREAD_CONFIG_COAP_API_ENABLE

extern otCoapRequestHandler defaultCoapRequestHandlerCb;

otMessage *otCoapNewMessage(otInstance *aInstance, const otMessageSettings *aSettings)
{
 800849e:	b580      	push	{r7, lr}
 80084a0:	b084      	sub	sp, #16
 80084a2:	af00      	add	r7, sp, #0
 80084a4:	6078      	str	r0, [r7, #4]
 80084a6:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 80084a8:	f7f9 f93c 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80084ac:	f7f9 f8c0 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 80084b0:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_NEW_MESSAGE;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	2200      	movs	r2, #0
 80084b6:	f062 0208 	orn	r2, r2, #8
 80084ba:	701a      	strb	r2, [r3, #0]
 80084bc:	2200      	movs	r2, #0
 80084be:	705a      	strb	r2, [r3, #1]
 80084c0:	2200      	movs	r2, #0
 80084c2:	709a      	strb	r2, [r3, #2]
 80084c4:	2200      	movs	r2, #0
 80084c6:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	2200      	movs	r2, #0
 80084cc:	f042 0201 	orr.w	r2, r2, #1
 80084d0:	711a      	strb	r2, [r3, #4]
 80084d2:	2200      	movs	r2, #0
 80084d4:	715a      	strb	r2, [r3, #5]
 80084d6:	2200      	movs	r2, #0
 80084d8:	719a      	strb	r2, [r3, #6]
 80084da:	2200      	movs	r2, #0
 80084dc:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aSettings;
 80084de:	683a      	ldr	r2, [r7, #0]
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 80084e4:	f7f9 f8ec 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80084e8:	f7f9 f8ae 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 80084ec:	60f8      	str	r0, [r7, #12]
  return (otMessage *)p_ot_req->Data[0];
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	689b      	ldr	r3, [r3, #8]

}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3710      	adds	r7, #16
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}

080084fa <otCoapMessageInit>:

void otCoapMessageInit(otMessage *aMessage, otCoapType aType, otCoapCode aCode)
{
 80084fa:	b580      	push	{r7, lr}
 80084fc:	b084      	sub	sp, #16
 80084fe:	af00      	add	r7, sp, #0
 8008500:	6078      	str	r0, [r7, #4]
 8008502:	460b      	mov	r3, r1
 8008504:	70fb      	strb	r3, [r7, #3]
 8008506:	4613      	mov	r3, r2
 8008508:	70bb      	strb	r3, [r7, #2]
  Pre_OtCmdProcessing();
 800850a:	f7f9 f90b 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800850e:	f7f9 f88f 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8008512:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_INIT;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	2200      	movs	r2, #0
 8008518:	f062 0228 	orn	r2, r2, #40	; 0x28
 800851c:	701a      	strb	r2, [r3, #0]
 800851e:	2200      	movs	r2, #0
 8008520:	705a      	strb	r2, [r3, #1]
 8008522:	2200      	movs	r2, #0
 8008524:	709a      	strb	r2, [r3, #2]
 8008526:	2200      	movs	r2, #0
 8008528:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=3;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	2200      	movs	r2, #0
 800852e:	f042 0203 	orr.w	r2, r2, #3
 8008532:	711a      	strb	r2, [r3, #4]
 8008534:	2200      	movs	r2, #0
 8008536:	715a      	strb	r2, [r3, #5]
 8008538:	2200      	movs	r2, #0
 800853a:	719a      	strb	r2, [r3, #6]
 800853c:	2200      	movs	r2, #0
 800853e:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008540:	687a      	ldr	r2, [r7, #4]
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aType;
 8008546:	78fa      	ldrb	r2, [r7, #3]
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aCode;
 800854c:	78ba      	ldrb	r2, [r7, #2]
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	611a      	str	r2, [r3, #16]

  Ot_Cmd_Transfer();
 8008552:	f7f9 f8b5 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008556:	f7f9 f877 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 800855a:	60f8      	str	r0, [r7, #12]
}
 800855c:	bf00      	nop
 800855e:	3710      	adds	r7, #16
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}

08008564 <otCoapMessageInitResponse>:

otError otCoapMessageInitResponse(otMessage *aResponse, const otMessage *aRequest, otCoapType aType, otCoapCode aCode)
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b086      	sub	sp, #24
 8008568:	af00      	add	r7, sp, #0
 800856a:	60f8      	str	r0, [r7, #12]
 800856c:	60b9      	str	r1, [r7, #8]
 800856e:	4611      	mov	r1, r2
 8008570:	461a      	mov	r2, r3
 8008572:	460b      	mov	r3, r1
 8008574:	71fb      	strb	r3, [r7, #7]
 8008576:	4613      	mov	r3, r2
 8008578:	71bb      	strb	r3, [r7, #6]
  Pre_OtCmdProcessing();
 800857a:	f7f9 f8d3 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800857e:	f7f9 f857 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8008582:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_INIT_RESPONSE;
 8008584:	697b      	ldr	r3, [r7, #20]
 8008586:	2200      	movs	r2, #0
 8008588:	f062 0227 	orn	r2, r2, #39	; 0x27
 800858c:	701a      	strb	r2, [r3, #0]
 800858e:	2200      	movs	r2, #0
 8008590:	705a      	strb	r2, [r3, #1]
 8008592:	2200      	movs	r2, #0
 8008594:	709a      	strb	r2, [r3, #2]
 8008596:	2200      	movs	r2, #0
 8008598:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=4;
 800859a:	697b      	ldr	r3, [r7, #20]
 800859c:	2200      	movs	r2, #0
 800859e:	f042 0204 	orr.w	r2, r2, #4
 80085a2:	711a      	strb	r2, [r3, #4]
 80085a4:	2200      	movs	r2, #0
 80085a6:	715a      	strb	r2, [r3, #5]
 80085a8:	2200      	movs	r2, #0
 80085aa:	719a      	strb	r2, [r3, #6]
 80085ac:	2200      	movs	r2, #0
 80085ae:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aResponse;
 80085b0:	68fa      	ldr	r2, [r7, #12]
 80085b2:	697b      	ldr	r3, [r7, #20]
 80085b4:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aRequest;
 80085b6:	68ba      	ldr	r2, [r7, #8]
 80085b8:	697b      	ldr	r3, [r7, #20]
 80085ba:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aType;
 80085bc:	79fa      	ldrb	r2, [r7, #7]
 80085be:	697b      	ldr	r3, [r7, #20]
 80085c0:	611a      	str	r2, [r3, #16]
  p_ot_req->Data[3] = (uint32_t) aCode;
 80085c2:	79ba      	ldrb	r2, [r7, #6]
 80085c4:	697b      	ldr	r3, [r7, #20]
 80085c6:	615a      	str	r2, [r3, #20]

  Ot_Cmd_Transfer();
 80085c8:	f7f9 f87a 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80085cc:	f7f9 f83c 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 80085d0:	6178      	str	r0, [r7, #20]
  return (otError) p_ot_req->Data[0];
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	689b      	ldr	r3, [r3, #8]
 80085d6:	b2db      	uxtb	r3, r3
}
 80085d8:	4618      	mov	r0, r3
 80085da:	3718      	adds	r7, #24
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}

080085e0 <otCoapMessageSetToken>:

otError otCoapMessageSetToken(otMessage *aMessage, const uint8_t *aToken, uint8_t aTokenLength)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b086      	sub	sp, #24
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	60f8      	str	r0, [r7, #12]
 80085e8:	60b9      	str	r1, [r7, #8]
 80085ea:	4613      	mov	r3, r2
 80085ec:	71fb      	strb	r3, [r7, #7]
  Pre_OtCmdProcessing();
 80085ee:	f7f9 f899 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80085f2:	f7f9 f81d 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 80085f6:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_SET_TOKEN;
 80085f8:	697b      	ldr	r3, [r7, #20]
 80085fa:	2200      	movs	r2, #0
 80085fc:	f062 0226 	orn	r2, r2, #38	; 0x26
 8008600:	701a      	strb	r2, [r3, #0]
 8008602:	2200      	movs	r2, #0
 8008604:	705a      	strb	r2, [r3, #1]
 8008606:	2200      	movs	r2, #0
 8008608:	709a      	strb	r2, [r3, #2]
 800860a:	2200      	movs	r2, #0
 800860c:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=3;
 800860e:	697b      	ldr	r3, [r7, #20]
 8008610:	2200      	movs	r2, #0
 8008612:	f042 0203 	orr.w	r2, r2, #3
 8008616:	711a      	strb	r2, [r3, #4]
 8008618:	2200      	movs	r2, #0
 800861a:	715a      	strb	r2, [r3, #5]
 800861c:	2200      	movs	r2, #0
 800861e:	719a      	strb	r2, [r3, #6]
 8008620:	2200      	movs	r2, #0
 8008622:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008624:	68fa      	ldr	r2, [r7, #12]
 8008626:	697b      	ldr	r3, [r7, #20]
 8008628:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aToken;
 800862a:	68ba      	ldr	r2, [r7, #8]
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aTokenLength;
 8008630:	79fa      	ldrb	r2, [r7, #7]
 8008632:	697b      	ldr	r3, [r7, #20]
 8008634:	611a      	str	r2, [r3, #16]

  Ot_Cmd_Transfer();
 8008636:	f7f9 f843 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800863a:	f7f9 f805 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 800863e:	6178      	str	r0, [r7, #20]
  return (otError) p_ot_req->Data[0];
 8008640:	697b      	ldr	r3, [r7, #20]
 8008642:	689b      	ldr	r3, [r3, #8]
 8008644:	b2db      	uxtb	r3, r3
}
 8008646:	4618      	mov	r0, r3
 8008648:	3718      	adds	r7, #24
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}

0800864e <otCoapMessageGenerateToken>:

void otCoapMessageGenerateToken(otMessage *aMessage, uint8_t aTokenLength)
{
 800864e:	b580      	push	{r7, lr}
 8008650:	b084      	sub	sp, #16
 8008652:	af00      	add	r7, sp, #0
 8008654:	6078      	str	r0, [r7, #4]
 8008656:	460b      	mov	r3, r1
 8008658:	70fb      	strb	r3, [r7, #3]
  Pre_OtCmdProcessing();
 800865a:	f7f9 f863 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800865e:	f7f8 ffe7 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8008662:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_GENERATE_TOKEN;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2200      	movs	r2, #0
 8008668:	f062 0225 	orn	r2, r2, #37	; 0x25
 800866c:	701a      	strb	r2, [r3, #0]
 800866e:	2200      	movs	r2, #0
 8008670:	705a      	strb	r2, [r3, #1]
 8008672:	2200      	movs	r2, #0
 8008674:	709a      	strb	r2, [r3, #2]
 8008676:	2200      	movs	r2, #0
 8008678:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=2;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	2200      	movs	r2, #0
 800867e:	f042 0202 	orr.w	r2, r2, #2
 8008682:	711a      	strb	r2, [r3, #4]
 8008684:	2200      	movs	r2, #0
 8008686:	715a      	strb	r2, [r3, #5]
 8008688:	2200      	movs	r2, #0
 800868a:	719a      	strb	r2, [r3, #6]
 800868c:	2200      	movs	r2, #0
 800868e:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008690:	687a      	ldr	r2, [r7, #4]
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aTokenLength;
 8008696:	78fa      	ldrb	r2, [r7, #3]
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	60da      	str	r2, [r3, #12]

  Ot_Cmd_Transfer();
 800869c:	f7f9 f810 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80086a0:	f7f8 ffd2 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 80086a4:	60f8      	str	r0, [r7, #12]
}
 80086a6:	bf00      	nop
 80086a8:	3710      	adds	r7, #16
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bd80      	pop	{r7, pc}

080086ae <otCoapMessageAppendUriPathOptions>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError) p_ot_req->Data[0];
}

otError otCoapMessageAppendUriPathOptions(otMessage *aMessage, const char *aUriPath)
{
 80086ae:	b580      	push	{r7, lr}
 80086b0:	b084      	sub	sp, #16
 80086b2:	af00      	add	r7, sp, #0
 80086b4:	6078      	str	r0, [r7, #4]
 80086b6:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 80086b8:	f7f9 f834 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80086bc:	f7f8 ffb8 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 80086c0:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_APPEND_URI_PATH_OPTIONS;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	2200      	movs	r2, #0
 80086c6:	f062 0220 	orn	r2, r2, #32
 80086ca:	701a      	strb	r2, [r3, #0]
 80086cc:	2200      	movs	r2, #0
 80086ce:	705a      	strb	r2, [r3, #1]
 80086d0:	2200      	movs	r2, #0
 80086d2:	709a      	strb	r2, [r3, #2]
 80086d4:	2200      	movs	r2, #0
 80086d6:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=2;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	2200      	movs	r2, #0
 80086dc:	f042 0202 	orr.w	r2, r2, #2
 80086e0:	711a      	strb	r2, [r3, #4]
 80086e2:	2200      	movs	r2, #0
 80086e4:	715a      	strb	r2, [r3, #5]
 80086e6:	2200      	movs	r2, #0
 80086e8:	719a      	strb	r2, [r3, #6]
 80086ea:	2200      	movs	r2, #0
 80086ec:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 80086ee:	687a      	ldr	r2, [r7, #4]
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aUriPath;
 80086f4:	683a      	ldr	r2, [r7, #0]
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	60da      	str	r2, [r3, #12]

  Ot_Cmd_Transfer();
 80086fa:	f7f8 ffe1 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80086fe:	f7f8 ffa3 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008702:	60f8      	str	r0, [r7, #12]
  return (otError) p_ot_req->Data[0];
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	689b      	ldr	r3, [r3, #8]
 8008708:	b2db      	uxtb	r3, r3
}
 800870a:	4618      	mov	r0, r3
 800870c:	3710      	adds	r7, #16
 800870e:	46bd      	mov	sp, r7
 8008710:	bd80      	pop	{r7, pc}

08008712 <otCoapMessageSetPayloadMarker>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError) p_ot_req->Data[0];
}

otError otCoapMessageSetPayloadMarker(otMessage *aMessage)
{
 8008712:	b580      	push	{r7, lr}
 8008714:	b084      	sub	sp, #16
 8008716:	af00      	add	r7, sp, #0
 8008718:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 800871a:	f7f9 f803 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800871e:	f7f8 ff87 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8008722:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_SET_PAYLOAD_MARKER;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2200      	movs	r2, #0
 8008728:	f062 0219 	orn	r2, r2, #25
 800872c:	701a      	strb	r2, [r3, #0]
 800872e:	2200      	movs	r2, #0
 8008730:	705a      	strb	r2, [r3, #1]
 8008732:	2200      	movs	r2, #0
 8008734:	709a      	strb	r2, [r3, #2]
 8008736:	2200      	movs	r2, #0
 8008738:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	2200      	movs	r2, #0
 800873e:	f042 0201 	orr.w	r2, r2, #1
 8008742:	711a      	strb	r2, [r3, #4]
 8008744:	2200      	movs	r2, #0
 8008746:	715a      	strb	r2, [r3, #5]
 8008748:	2200      	movs	r2, #0
 800874a:	719a      	strb	r2, [r3, #6]
 800874c:	2200      	movs	r2, #0
 800874e:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008750:	687a      	ldr	r2, [r7, #4]
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8008756:	f7f8 ffb3 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800875a:	f7f8 ff75 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 800875e:	60f8      	str	r0, [r7, #12]
  return (otError) p_ot_req->Data[0];
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	689b      	ldr	r3, [r3, #8]
 8008764:	b2db      	uxtb	r3, r3
}
 8008766:	4618      	mov	r0, r3
 8008768:	3710      	adds	r7, #16
 800876a:	46bd      	mov	sp, r7
 800876c:	bd80      	pop	{r7, pc}

0800876e <otCoapMessageGetCode>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otCoapType)p_ot_req->Data[0];
}

otCoapCode otCoapMessageGetCode(const otMessage *aMessage)
{
 800876e:	b580      	push	{r7, lr}
 8008770:	b084      	sub	sp, #16
 8008772:	af00      	add	r7, sp, #0
 8008774:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 8008776:	f7f8 ffd5 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800877a:	f7f8 ff59 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 800877e:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_GET_CODE;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	2200      	movs	r2, #0
 8008784:	f062 0217 	orn	r2, r2, #23
 8008788:	701a      	strb	r2, [r3, #0]
 800878a:	2200      	movs	r2, #0
 800878c:	705a      	strb	r2, [r3, #1]
 800878e:	2200      	movs	r2, #0
 8008790:	709a      	strb	r2, [r3, #2]
 8008792:	2200      	movs	r2, #0
 8008794:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	2200      	movs	r2, #0
 800879a:	f042 0201 	orr.w	r2, r2, #1
 800879e:	711a      	strb	r2, [r3, #4]
 80087a0:	2200      	movs	r2, #0
 80087a2:	715a      	strb	r2, [r3, #5]
 80087a4:	2200      	movs	r2, #0
 80087a6:	719a      	strb	r2, [r3, #6]
 80087a8:	2200      	movs	r2, #0
 80087aa:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 80087ac:	687a      	ldr	r2, [r7, #4]
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 80087b2:	f7f8 ff85 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80087b6:	f7f8 ff47 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 80087ba:	60f8      	str	r0, [r7, #12]
  return (otCoapCode)p_ot_req->Data[0];
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	689b      	ldr	r3, [r3, #8]
 80087c0:	b2db      	uxtb	r3, r3
}
 80087c2:	4618      	mov	r0, r3
 80087c4:	3710      	adds	r7, #16
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}

080087ca <otCoapMessageSetCode>:

void otCoapMessageSetCode(otMessage *aMessage, otCoapCode aCode)
{
 80087ca:	b580      	push	{r7, lr}
 80087cc:	b084      	sub	sp, #16
 80087ce:	af00      	add	r7, sp, #0
 80087d0:	6078      	str	r0, [r7, #4]
 80087d2:	460b      	mov	r3, r1
 80087d4:	70fb      	strb	r3, [r7, #3]
  Pre_OtCmdProcessing();
 80087d6:	f7f8 ffa5 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80087da:	f7f8 ff29 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 80087de:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_SET_CODE;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2200      	movs	r2, #0
 80087e4:	f062 0216 	orn	r2, r2, #22
 80087e8:	701a      	strb	r2, [r3, #0]
 80087ea:	2200      	movs	r2, #0
 80087ec:	705a      	strb	r2, [r3, #1]
 80087ee:	2200      	movs	r2, #0
 80087f0:	709a      	strb	r2, [r3, #2]
 80087f2:	2200      	movs	r2, #0
 80087f4:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=2;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	2200      	movs	r2, #0
 80087fa:	f042 0202 	orr.w	r2, r2, #2
 80087fe:	711a      	strb	r2, [r3, #4]
 8008800:	2200      	movs	r2, #0
 8008802:	715a      	strb	r2, [r3, #5]
 8008804:	2200      	movs	r2, #0
 8008806:	719a      	strb	r2, [r3, #6]
 8008808:	2200      	movs	r2, #0
 800880a:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 800880c:	687a      	ldr	r2, [r7, #4]
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aCode;
 8008812:	78fa      	ldrb	r2, [r7, #3]
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	60da      	str	r2, [r3, #12]

  Ot_Cmd_Transfer();
 8008818:	f7f8 ff52 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800881c:	f7f8 ff14 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008820:	60f8      	str	r0, [r7, #12]
}
 8008822:	bf00      	nop
 8008824:	3710      	adds	r7, #16
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}

0800882a <otCoapMessageGetTokenLength>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (uint16_t)p_ot_req->Data[0];
}

uint8_t otCoapMessageGetTokenLength(const otMessage *aMessage)
{
 800882a:	b580      	push	{r7, lr}
 800882c:	b084      	sub	sp, #16
 800882e:	af00      	add	r7, sp, #0
 8008830:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 8008832:	f7f8 ff77 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008836:	f7f8 fefb 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 800883a:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_GET_TOKEN_LENGTH;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2200      	movs	r2, #0
 8008840:	f062 0213 	orn	r2, r2, #19
 8008844:	701a      	strb	r2, [r3, #0]
 8008846:	2200      	movs	r2, #0
 8008848:	705a      	strb	r2, [r3, #1]
 800884a:	2200      	movs	r2, #0
 800884c:	709a      	strb	r2, [r3, #2]
 800884e:	2200      	movs	r2, #0
 8008850:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	2200      	movs	r2, #0
 8008856:	f042 0201 	orr.w	r2, r2, #1
 800885a:	711a      	strb	r2, [r3, #4]
 800885c:	2200      	movs	r2, #0
 800885e:	715a      	strb	r2, [r3, #5]
 8008860:	2200      	movs	r2, #0
 8008862:	719a      	strb	r2, [r3, #6]
 8008864:	2200      	movs	r2, #0
 8008866:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008868:	687a      	ldr	r2, [r7, #4]
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800886e:	f7f8 ff27 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008872:	f7f8 fee9 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008876:	60f8      	str	r0, [r7, #12]
  return (uint8_t)p_ot_req->Data[0];
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	689b      	ldr	r3, [r3, #8]
 800887c:	b2db      	uxtb	r3, r3
}
 800887e:	4618      	mov	r0, r3
 8008880:	3710      	adds	r7, #16
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}

08008886 <otCoapMessageGetToken>:

const uint8_t *otCoapMessageGetToken(const otMessage *aMessage)
{
 8008886:	b580      	push	{r7, lr}
 8008888:	b084      	sub	sp, #16
 800888a:	af00      	add	r7, sp, #0
 800888c:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 800888e:	f7f8 ff49 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008892:	f7f8 fecd 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8008896:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_GET_TOKEN;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	2200      	movs	r2, #0
 800889c:	f062 0212 	orn	r2, r2, #18
 80088a0:	701a      	strb	r2, [r3, #0]
 80088a2:	2200      	movs	r2, #0
 80088a4:	705a      	strb	r2, [r3, #1]
 80088a6:	2200      	movs	r2, #0
 80088a8:	709a      	strb	r2, [r3, #2]
 80088aa:	2200      	movs	r2, #0
 80088ac:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	2200      	movs	r2, #0
 80088b2:	f042 0201 	orr.w	r2, r2, #1
 80088b6:	711a      	strb	r2, [r3, #4]
 80088b8:	2200      	movs	r2, #0
 80088ba:	715a      	strb	r2, [r3, #5]
 80088bc:	2200      	movs	r2, #0
 80088be:	719a      	strb	r2, [r3, #6]
 80088c0:	2200      	movs	r2, #0
 80088c2:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 80088c4:	687a      	ldr	r2, [r7, #4]
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 80088ca:	f7f8 fef9 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80088ce:	f7f8 febb 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 80088d2:	60f8      	str	r0, [r7, #12]
  return (uint8_t *)p_ot_req->Data[0];
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	689b      	ldr	r3, [r3, #8]
}
 80088d8:	4618      	mov	r0, r3
 80088da:	3710      	adds	r7, #16
 80088dc:	46bd      	mov	sp, r7
 80088de:	bd80      	pop	{r7, pc}

080088e0 <otCoapSendRequestWithParameters>:
                                        otMessage *               aMessage,
                                        const otMessageInfo *     aMessageInfo,
                                        otCoapResponseHandler     aHandler,
                                        void *                    aContext,
                                        const otCoapTxParameters *aTxParameters)
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b086      	sub	sp, #24
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	60f8      	str	r0, [r7, #12]
 80088e8:	60b9      	str	r1, [r7, #8]
 80088ea:	607a      	str	r2, [r7, #4]
 80088ec:	603b      	str	r3, [r7, #0]
  Pre_OtCmdProcessing();
 80088ee:	f7f8 ff19 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80088f2:	f7f8 fe9d 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 80088f6:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_SEND_REQUEST_WITH_PARAMETERS;
 80088f8:	697b      	ldr	r3, [r7, #20]
 80088fa:	2200      	movs	r2, #0
 80088fc:	f062 0209 	orn	r2, r2, #9
 8008900:	701a      	strb	r2, [r3, #0]
 8008902:	2200      	movs	r2, #0
 8008904:	705a      	strb	r2, [r3, #1]
 8008906:	2200      	movs	r2, #0
 8008908:	709a      	strb	r2, [r3, #2]
 800890a:	2200      	movs	r2, #0
 800890c:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=5;
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	2200      	movs	r2, #0
 8008912:	f042 0205 	orr.w	r2, r2, #5
 8008916:	711a      	strb	r2, [r3, #4]
 8008918:	2200      	movs	r2, #0
 800891a:	715a      	strb	r2, [r3, #5]
 800891c:	2200      	movs	r2, #0
 800891e:	719a      	strb	r2, [r3, #6]
 8008920:	2200      	movs	r2, #0
 8008922:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008924:	68ba      	ldr	r2, [r7, #8]
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aMessageInfo;
 800892a:	687a      	ldr	r2, [r7, #4]
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aHandler;
 8008930:	683a      	ldr	r2, [r7, #0]
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	611a      	str	r2, [r3, #16]
  p_ot_req->Data[3] = (uint32_t) aContext;
 8008936:	6a3a      	ldr	r2, [r7, #32]
 8008938:	697b      	ldr	r3, [r7, #20]
 800893a:	615a      	str	r2, [r3, #20]
  p_ot_req->Data[4] = (uint32_t) aTxParameters;
 800893c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800893e:	697b      	ldr	r3, [r7, #20]
 8008940:	619a      	str	r2, [r3, #24]

  Ot_Cmd_Transfer();
 8008942:	f7f8 febd 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008946:	f7f8 fe7f 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 800894a:	6178      	str	r0, [r7, #20]
  return (otError)p_ot_req->Data[0];
 800894c:	697b      	ldr	r3, [r7, #20]
 800894e:	689b      	ldr	r3, [r3, #8]
 8008950:	b2db      	uxtb	r3, r3
}
 8008952:	4618      	mov	r0, r3
 8008954:	3718      	adds	r7, #24
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}

0800895a <otCoapStart>:

otError otCoapStart(otInstance *aInstance, uint16_t aPort)
{
 800895a:	b580      	push	{r7, lr}
 800895c:	b084      	sub	sp, #16
 800895e:	af00      	add	r7, sp, #0
 8008960:	6078      	str	r0, [r7, #4]
 8008962:	460b      	mov	r3, r1
 8008964:	807b      	strh	r3, [r7, #2]
  Pre_OtCmdProcessing();
 8008966:	f7f8 fedd 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800896a:	f7f8 fe61 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 800896e:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_START;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	2200      	movs	r2, #0
 8008974:	f062 0207 	orn	r2, r2, #7
 8008978:	701a      	strb	r2, [r3, #0]
 800897a:	2200      	movs	r2, #0
 800897c:	705a      	strb	r2, [r3, #1]
 800897e:	2200      	movs	r2, #0
 8008980:	709a      	strb	r2, [r3, #2]
 8008982:	2200      	movs	r2, #0
 8008984:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	2200      	movs	r2, #0
 800898a:	f042 0201 	orr.w	r2, r2, #1
 800898e:	711a      	strb	r2, [r3, #4]
 8008990:	2200      	movs	r2, #0
 8008992:	715a      	strb	r2, [r3, #5]
 8008994:	2200      	movs	r2, #0
 8008996:	719a      	strb	r2, [r3, #6]
 8008998:	2200      	movs	r2, #0
 800899a:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint16_t) aPort;
 800899c:	887a      	ldrh	r2, [r7, #2]
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 80089a2:	f7f8 fe8d 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80089a6:	f7f8 fe4f 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 80089aa:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	689b      	ldr	r3, [r3, #8]
 80089b0:	b2db      	uxtb	r3, r3
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3710      	adds	r7, #16
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}

080089ba <otCoapAddResource>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
}
#endif

void otCoapAddResource(otInstance *aInstance, otCoapResource *aResource)
{
 80089ba:	b580      	push	{r7, lr}
 80089bc:	b084      	sub	sp, #16
 80089be:	af00      	add	r7, sp, #0
 80089c0:	6078      	str	r0, [r7, #4]
 80089c2:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 80089c4:	f7f8 feae 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80089c8:	f7f8 fe32 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 80089cc:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_ADD_RESOURCE;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2200      	movs	r2, #0
 80089d2:	f062 0203 	orn	r2, r2, #3
 80089d6:	701a      	strb	r2, [r3, #0]
 80089d8:	2200      	movs	r2, #0
 80089da:	705a      	strb	r2, [r3, #1]
 80089dc:	2200      	movs	r2, #0
 80089de:	709a      	strb	r2, [r3, #2]
 80089e0:	2200      	movs	r2, #0
 80089e2:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	2200      	movs	r2, #0
 80089e8:	f042 0201 	orr.w	r2, r2, #1
 80089ec:	711a      	strb	r2, [r3, #4]
 80089ee:	2200      	movs	r2, #0
 80089f0:	715a      	strb	r2, [r3, #5]
 80089f2:	2200      	movs	r2, #0
 80089f4:	719a      	strb	r2, [r3, #6]
 80089f6:	2200      	movs	r2, #0
 80089f8:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aResource;
 80089fa:	683a      	ldr	r2, [r7, #0]
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8008a00:	f7f8 fe5e 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008a04:	f7f8 fe20 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008a08:	60f8      	str	r0, [r7, #12]
}
 8008a0a:	bf00      	nop
 8008a0c:	3710      	adds	r7, #16
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bd80      	pop	{r7, pc}

08008a12 <otCoapSendResponseWithParameters>:

otError otCoapSendResponseWithParameters(otInstance *              aInstance,
                                         otMessage *               aMessage,
                                         const otMessageInfo *     aMessageInfo,
                                         const otCoapTxParameters *aTxParameters)
{
 8008a12:	b580      	push	{r7, lr}
 8008a14:	b086      	sub	sp, #24
 8008a16:	af00      	add	r7, sp, #0
 8008a18:	60f8      	str	r0, [r7, #12]
 8008a1a:	60b9      	str	r1, [r7, #8]
 8008a1c:	607a      	str	r2, [r7, #4]
 8008a1e:	603b      	str	r3, [r7, #0]
  Pre_OtCmdProcessing();
 8008a20:	f7f8 fe80 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008a24:	f7f8 fe04 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8008a28:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_SEND_RESPONSE_WITH_PARAMETERS;
 8008a2a:	697b      	ldr	r3, [r7, #20]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	701a      	strb	r2, [r3, #0]
 8008a30:	2200      	movs	r2, #0
 8008a32:	f042 0201 	orr.w	r2, r2, #1
 8008a36:	705a      	strb	r2, [r3, #1]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	709a      	strb	r2, [r3, #2]
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=3;
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	2200      	movs	r2, #0
 8008a44:	f042 0203 	orr.w	r2, r2, #3
 8008a48:	711a      	strb	r2, [r3, #4]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	715a      	strb	r2, [r3, #5]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	719a      	strb	r2, [r3, #6]
 8008a52:	2200      	movs	r2, #0
 8008a54:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008a56:	68ba      	ldr	r2, [r7, #8]
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aMessageInfo;
 8008a5c:	687a      	ldr	r2, [r7, #4]
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aTxParameters;
 8008a62:	683a      	ldr	r2, [r7, #0]
 8008a64:	697b      	ldr	r3, [r7, #20]
 8008a66:	611a      	str	r2, [r3, #16]

  Ot_Cmd_Transfer();
 8008a68:	f7f8 fe2a 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008a6c:	f7f8 fdec 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008a70:	6178      	str	r0, [r7, #20]
  return (otError)p_ot_req->Data[0];
 8008a72:	697b      	ldr	r3, [r7, #20]
 8008a74:	689b      	ldr	r3, [r3, #8]
 8008a76:	b2db      	uxtb	r3, r3
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	3718      	adds	r7, #24
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}

08008a80 <otDatasetSetActive>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError)p_ot_req->Data[0];
}

otError otDatasetSetActive(otInstance *aInstance, const otOperationalDataset *aDataset)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b084      	sub	sp, #16
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
 8008a88:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 8008a8a:	f7f8 fe4b 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008a8e:	f7f8 fdcf 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8008a92:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_DATASET_SET_ACTIVE;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2200      	movs	r2, #0
 8008a98:	f042 0244 	orr.w	r2, r2, #68	; 0x44
 8008a9c:	701a      	strb	r2, [r3, #0]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	f042 0201 	orr.w	r2, r2, #1
 8008aa4:	705a      	strb	r2, [r3, #1]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	709a      	strb	r2, [r3, #2]
 8008aaa:	2200      	movs	r2, #0
 8008aac:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	f042 0201 	orr.w	r2, r2, #1
 8008ab6:	711a      	strb	r2, [r3, #4]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	715a      	strb	r2, [r3, #5]
 8008abc:	2200      	movs	r2, #0
 8008abe:	719a      	strb	r2, [r3, #6]
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aDataset;
 8008ac4:	683a      	ldr	r2, [r7, #0]
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8008aca:	f7f8 fdf9 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008ace:	f7f8 fdbb 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008ad2:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	689b      	ldr	r3, [r3, #8]
 8008ad8:	b2db      	uxtb	r3, r3
}
 8008ada:	4618      	mov	r0, r3
 8008adc:	3710      	adds	r7, #16
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	bd80      	pop	{r7, pc}

08008ae2 <otInstanceInitSingle>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otInstance *)p_ot_req->Data[0];
}
#else
otInstance *otInstanceInitSingle(void)
{
 8008ae2:	b580      	push	{r7, lr}
 8008ae4:	b082      	sub	sp, #8
 8008ae6:	af00      	add	r7, sp, #0
  Pre_OtCmdProcessing();
 8008ae8:	f7f8 fe1c 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008aec:	f7f8 fda0 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8008af0:	6078      	str	r0, [r7, #4]

  p_ot_req->ID = MSG_M4TOM0_OT_INSTANCE_INIT_SINGLE;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2200      	movs	r2, #0
 8008af6:	f062 0235 	orn	r2, r2, #53	; 0x35
 8008afa:	701a      	strb	r2, [r3, #0]
 8008afc:	2200      	movs	r2, #0
 8008afe:	705a      	strb	r2, [r3, #1]
 8008b00:	2200      	movs	r2, #0
 8008b02:	709a      	strb	r2, [r3, #2]
 8008b04:	2200      	movs	r2, #0
 8008b06:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=0;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	711a      	strb	r2, [r3, #4]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	715a      	strb	r2, [r3, #5]
 8008b12:	2200      	movs	r2, #0
 8008b14:	719a      	strb	r2, [r3, #6]
 8008b16:	2200      	movs	r2, #0
 8008b18:	71da      	strb	r2, [r3, #7]

  Ot_Cmd_Transfer();
 8008b1a:	f7f8 fdd1 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008b1e:	f7f8 fd93 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008b22:	6078      	str	r0, [r7, #4]
  return (otInstance *)p_ot_req->Data[0];
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	689b      	ldr	r3, [r3, #8]
}
 8008b28:	4618      	mov	r0, r3
 8008b2a:	3708      	adds	r7, #8
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bd80      	pop	{r7, pc}

08008b30 <otIp6SetEnabled>:
#if OPENTHREAD_FTD && OPENTHREAD_CONFIG_TMF_PROXY_MLR_ENABLE && OPENTHREAD_CONFIG_COMMISSIONER_ENABLE
extern otIp6RegisterMulticastListenersCallback otIp6RegisterMulticastListenersCb;
#endif // OPENTHREAD_FTD && OPENTHREAD_CONFIG_TMF_PROXY_MLR_ENABLE && OPENTHREAD_CONFIG_COMMISSIONER_ENABLE

otError otIp6SetEnabled(otInstance *aInstance, bool aEnabled)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b084      	sub	sp, #16
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
 8008b38:	460b      	mov	r3, r1
 8008b3a:	70fb      	strb	r3, [r7, #3]
  Pre_OtCmdProcessing();
 8008b3c:	f7f8 fdf2 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008b40:	f7f8 fd76 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8008b44:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_IP6_SET_ENABLED;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	f042 023c 	orr.w	r2, r2, #60	; 0x3c
 8008b4e:	701a      	strb	r2, [r3, #0]
 8008b50:	2200      	movs	r2, #0
 8008b52:	705a      	strb	r2, [r3, #1]
 8008b54:	2200      	movs	r2, #0
 8008b56:	709a      	strb	r2, [r3, #2]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	f042 0201 	orr.w	r2, r2, #1
 8008b64:	711a      	strb	r2, [r3, #4]
 8008b66:	2200      	movs	r2, #0
 8008b68:	715a      	strb	r2, [r3, #5]
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	719a      	strb	r2, [r3, #6]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aEnabled;
 8008b72:	78fa      	ldrb	r2, [r7, #3]
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8008b78:	f7f8 fda2 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008b7c:	f7f8 fd64 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008b80:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	689b      	ldr	r3, [r3, #8]
 8008b86:	b2db      	uxtb	r3, r3
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3710      	adds	r7, #16
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <otLinkGetFactoryAssignedIeeeEui64>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError)p_ot_req->Data[0];
}

void otLinkGetFactoryAssignedIeeeEui64(otInstance *aInstance, otExtAddress *aEui64)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b084      	sub	sp, #16
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
 8008b98:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 8008b9a:	f7f8 fdc3 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008b9e:	f7f8 fd47 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8008ba2:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_LINK_GET_FACTORY_ASSIGNED_EUI64;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	2200      	movs	r2, #0
 8008ba8:	f042 020c 	orr.w	r2, r2, #12
 8008bac:	701a      	strb	r2, [r3, #0]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	705a      	strb	r2, [r3, #1]
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	709a      	strb	r2, [r3, #2]
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	f042 0201 	orr.w	r2, r2, #1
 8008bc2:	711a      	strb	r2, [r3, #4]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	715a      	strb	r2, [r3, #5]
 8008bc8:	2200      	movs	r2, #0
 8008bca:	719a      	strb	r2, [r3, #6]
 8008bcc:	2200      	movs	r2, #0
 8008bce:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aEui64;
 8008bd0:	683a      	ldr	r2, [r7, #0]
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8008bd6:	f7f8 fd73 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008bda:	f7f8 fd35 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008bde:	60f8      	str	r0, [r7, #12]
}
 8008be0:	bf00      	nop
 8008be2:	3710      	adds	r7, #16
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}

08008be8 <otLinkSetPollPeriod>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (uint32_t)p_ot_req->Data[0];
}

otError otLinkSetPollPeriod(otInstance *aInstance, uint32_t aPollPeriod)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b084      	sub	sp, #16
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
 8008bf0:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 8008bf2:	f7f8 fd97 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008bf6:	f7f8 fd1b 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8008bfa:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_LINK_SET_POLL_PERIOD;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	f042 0210 	orr.w	r2, r2, #16
 8008c04:	701a      	strb	r2, [r3, #0]
 8008c06:	2200      	movs	r2, #0
 8008c08:	705a      	strb	r2, [r3, #1]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	709a      	strb	r2, [r3, #2]
 8008c0e:	2200      	movs	r2, #0
 8008c10:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	2200      	movs	r2, #0
 8008c16:	f042 0201 	orr.w	r2, r2, #1
 8008c1a:	711a      	strb	r2, [r3, #4]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	715a      	strb	r2, [r3, #5]
 8008c20:	2200      	movs	r2, #0
 8008c22:	719a      	strb	r2, [r3, #6]
 8008c24:	2200      	movs	r2, #0
 8008c26:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aPollPeriod;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	683a      	ldr	r2, [r7, #0]
 8008c2c:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8008c2e:	f7f8 fd47 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008c32:	f7f8 fd09 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008c36:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	689b      	ldr	r3, [r3, #8]
 8008c3c:	b2db      	uxtb	r3, r3
}
 8008c3e:	4618      	mov	r0, r3
 8008c40:	3710      	adds	r7, #16
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bd80      	pop	{r7, pc}

08008c46 <otMessageFree>:
#include "thread.h"
#include "message.h"


void otMessageFree(otMessage *aMessage)
{
 8008c46:	b580      	push	{r7, lr}
 8008c48:	b084      	sub	sp, #16
 8008c4a:	af00      	add	r7, sp, #0
 8008c4c:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 8008c4e:	f7f8 fd69 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008c52:	f7f8 fced 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8008c56:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_FREE;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	f042 0216 	orr.w	r2, r2, #22
 8008c60:	701a      	strb	r2, [r3, #0]
 8008c62:	2200      	movs	r2, #0
 8008c64:	f042 0201 	orr.w	r2, r2, #1
 8008c68:	705a      	strb	r2, [r3, #1]
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	709a      	strb	r2, [r3, #2]
 8008c6e:	2200      	movs	r2, #0
 8008c70:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	2200      	movs	r2, #0
 8008c76:	f042 0201 	orr.w	r2, r2, #1
 8008c7a:	711a      	strb	r2, [r3, #4]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	715a      	strb	r2, [r3, #5]
 8008c80:	2200      	movs	r2, #0
 8008c82:	719a      	strb	r2, [r3, #6]
 8008c84:	2200      	movs	r2, #0
 8008c86:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008c88:	687a      	ldr	r2, [r7, #4]
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8008c8e:	f7f8 fd17 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008c92:	f7f8 fcd9 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008c96:	60f8      	str	r0, [r7, #12]
}
 8008c98:	bf00      	nop
 8008c9a:	3710      	adds	r7, #16
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bd80      	pop	{r7, pc}

08008ca0 <otMessageGetOffset>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError)p_ot_req->Data[0];
}

uint16_t otMessageGetOffset(const otMessage *aMessage)
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b084      	sub	sp, #16
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 8008ca8:	f7f8 fd3c 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008cac:	f7f8 fcc0 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8008cb0:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_GET_OFFSET;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	f042 0219 	orr.w	r2, r2, #25
 8008cba:	701a      	strb	r2, [r3, #0]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	f042 0201 	orr.w	r2, r2, #1
 8008cc2:	705a      	strb	r2, [r3, #1]
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	709a      	strb	r2, [r3, #2]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	2200      	movs	r2, #0
 8008cd0:	f042 0201 	orr.w	r2, r2, #1
 8008cd4:	711a      	strb	r2, [r3, #4]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	715a      	strb	r2, [r3, #5]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	719a      	strb	r2, [r3, #6]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008ce2:	687a      	ldr	r2, [r7, #4]
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8008ce8:	f7f8 fcea 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008cec:	f7f8 fcac 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008cf0:	60f8      	str	r0, [r7, #12]
  return (uint16_t)p_ot_req->Data[0];
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	689b      	ldr	r3, [r3, #8]
 8008cf6:	b29b      	uxth	r3, r3
}
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	3710      	adds	r7, #16
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}

08008d00 <otMessageAppend>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (int8_t)p_ot_req->Data[0];
}

otError otMessageAppend(otMessage *aMessage, const void *aBuf, uint16_t aLength)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b086      	sub	sp, #24
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	60f8      	str	r0, [r7, #12]
 8008d08:	60b9      	str	r1, [r7, #8]
 8008d0a:	4613      	mov	r3, r2
 8008d0c:	80fb      	strh	r3, [r7, #6]
  Pre_OtCmdProcessing();
 8008d0e:	f7f8 fd09 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008d12:	f7f8 fc8d 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8008d16:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_APPEND;
 8008d18:	697b      	ldr	r3, [r7, #20]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	f042 021e 	orr.w	r2, r2, #30
 8008d20:	701a      	strb	r2, [r3, #0]
 8008d22:	2200      	movs	r2, #0
 8008d24:	f042 0201 	orr.w	r2, r2, #1
 8008d28:	705a      	strb	r2, [r3, #1]
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	709a      	strb	r2, [r3, #2]
 8008d2e:	2200      	movs	r2, #0
 8008d30:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=3;
 8008d32:	697b      	ldr	r3, [r7, #20]
 8008d34:	2200      	movs	r2, #0
 8008d36:	f042 0203 	orr.w	r2, r2, #3
 8008d3a:	711a      	strb	r2, [r3, #4]
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	715a      	strb	r2, [r3, #5]
 8008d40:	2200      	movs	r2, #0
 8008d42:	719a      	strb	r2, [r3, #6]
 8008d44:	2200      	movs	r2, #0
 8008d46:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008d48:	68fa      	ldr	r2, [r7, #12]
 8008d4a:	697b      	ldr	r3, [r7, #20]
 8008d4c:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aBuf;
 8008d4e:	68ba      	ldr	r2, [r7, #8]
 8008d50:	697b      	ldr	r3, [r7, #20]
 8008d52:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aLength;
 8008d54:	88fa      	ldrh	r2, [r7, #6]
 8008d56:	697b      	ldr	r3, [r7, #20]
 8008d58:	611a      	str	r2, [r3, #16]

  Ot_Cmd_Transfer();
 8008d5a:	f7f8 fcb1 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008d5e:	f7f8 fc73 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008d62:	6178      	str	r0, [r7, #20]
  return (otError)p_ot_req->Data[0];
 8008d64:	697b      	ldr	r3, [r7, #20]
 8008d66:	689b      	ldr	r3, [r3, #8]
 8008d68:	b2db      	uxtb	r3, r3
}
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	3718      	adds	r7, #24
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bd80      	pop	{r7, pc}

08008d72 <otMessageRead>:

uint16_t otMessageRead(const otMessage *aMessage, uint16_t aOffset, void *aBuf, uint16_t aLength)
{
 8008d72:	b580      	push	{r7, lr}
 8008d74:	b086      	sub	sp, #24
 8008d76:	af00      	add	r7, sp, #0
 8008d78:	60f8      	str	r0, [r7, #12]
 8008d7a:	607a      	str	r2, [r7, #4]
 8008d7c:	461a      	mov	r2, r3
 8008d7e:	460b      	mov	r3, r1
 8008d80:	817b      	strh	r3, [r7, #10]
 8008d82:	4613      	mov	r3, r2
 8008d84:	813b      	strh	r3, [r7, #8]
  Pre_OtCmdProcessing();
 8008d86:	f7f8 fccd 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008d8a:	f7f8 fc51 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8008d8e:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_READ;
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	2200      	movs	r2, #0
 8008d94:	f042 021f 	orr.w	r2, r2, #31
 8008d98:	701a      	strb	r2, [r3, #0]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	f042 0201 	orr.w	r2, r2, #1
 8008da0:	705a      	strb	r2, [r3, #1]
 8008da2:	2200      	movs	r2, #0
 8008da4:	709a      	strb	r2, [r3, #2]
 8008da6:	2200      	movs	r2, #0
 8008da8:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=4;
 8008daa:	697b      	ldr	r3, [r7, #20]
 8008dac:	2200      	movs	r2, #0
 8008dae:	f042 0204 	orr.w	r2, r2, #4
 8008db2:	711a      	strb	r2, [r3, #4]
 8008db4:	2200      	movs	r2, #0
 8008db6:	715a      	strb	r2, [r3, #5]
 8008db8:	2200      	movs	r2, #0
 8008dba:	719a      	strb	r2, [r3, #6]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008dc0:	68fa      	ldr	r2, [r7, #12]
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aOffset;
 8008dc6:	897a      	ldrh	r2, [r7, #10]
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aBuf;
 8008dcc:	687a      	ldr	r2, [r7, #4]
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	611a      	str	r2, [r3, #16]
  p_ot_req->Data[3] = (uint32_t) aLength;
 8008dd2:	893a      	ldrh	r2, [r7, #8]
 8008dd4:	697b      	ldr	r3, [r7, #20]
 8008dd6:	615a      	str	r2, [r3, #20]

  Ot_Cmd_Transfer();
 8008dd8:	f7f8 fc72 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008ddc:	f7f8 fc34 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008de0:	6178      	str	r0, [r7, #20]
  return (uint16_t)p_ot_req->Data[0];
 8008de2:	697b      	ldr	r3, [r7, #20]
 8008de4:	689b      	ldr	r3, [r3, #8]
 8008de6:	b29b      	uxth	r3, r3
}
 8008de8:	4618      	mov	r0, r3
 8008dea:	3718      	adds	r7, #24
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bd80      	pop	{r7, pc}

08008df0 <OpenThread_CallBack_Processing>:
 * @param  None
 * @retval None
 */

HAL_StatusTypeDef OpenThread_CallBack_Processing(void)
{
 8008df0:	b5b0      	push	{r4, r5, r7, lr}
 8008df2:	b084      	sub	sp, #16
 8008df4:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef status = HAL_OK;
 8008df6:	2300      	movs	r3, #0
 8008df8:	71fb      	strb	r3, [r7, #7]

  /* Get pointer on received event buffer from M0 */
  Thread_OT_Cmd_Request_t* p_notification = THREAD_Get_NotificationPayloadBuffer();
 8008dfa:	f7f8 fc31 	bl	8001660 <THREAD_Get_NotificationPayloadBuffer>
 8008dfe:	6038      	str	r0, [r7, #0]

  switch(p_notification->ID)
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	3b01      	subs	r3, #1
 8008e06:	2b48      	cmp	r3, #72	; 0x48
 8008e08:	f200 850a 	bhi.w	8009820 <OpenThread_CallBack_Processing+0xa30>
 8008e0c:	a201      	add	r2, pc, #4	; (adr r2, 8008e14 <OpenThread_CallBack_Processing+0x24>)
 8008e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e12:	bf00      	nop
 8008e14:	0800914f 	.word	0x0800914f
 8008e18:	080091e9 	.word	0x080091e9
 8008e1c:	08009241 	.word	0x08009241
 8008e20:	080092ed 	.word	0x080092ed
 8008e24:	080092f9 	.word	0x080092f9
 8008e28:	08009317 	.word	0x08009317
 8008e2c:	08009821 	.word	0x08009821
 8008e30:	08009341 	.word	0x08009341
 8008e34:	0800935b 	.word	0x0800935b
 8008e38:	0800938f 	.word	0x0800938f
 8008e3c:	080093ad 	.word	0x080093ad
 8008e40:	080093cb 	.word	0x080093cb
 8008e44:	08009821 	.word	0x08009821
 8008e48:	08009821 	.word	0x08009821
 8008e4c:	080093f5 	.word	0x080093f5
 8008e50:	0800941b 	.word	0x0800941b
 8008e54:	0800947d 	.word	0x0800947d
 8008e58:	0800949b 	.word	0x0800949b
 8008e5c:	08009821 	.word	0x08009821
 8008e60:	080094c3 	.word	0x080094c3
 8008e64:	080094eb 	.word	0x080094eb
 8008e68:	08009821 	.word	0x08009821
 8008e6c:	08009509 	.word	0x08009509
 8008e70:	0800952d 	.word	0x0800952d
 8008e74:	08009557 	.word	0x08009557
 8008e78:	08008fa5 	.word	0x08008fa5
 8008e7c:	08008fc9 	.word	0x08008fc9
 8008e80:	08008fed 	.word	0x08008fed
 8008e84:	08009017 	.word	0x08009017
 8008e88:	08009821 	.word	0x08009821
 8008e8c:	08009577 	.word	0x08009577
 8008e90:	08009821 	.word	0x08009821
 8008e94:	08009821 	.word	0x08009821
 8008e98:	08009821 	.word	0x08009821
 8008e9c:	08009821 	.word	0x08009821
 8008ea0:	08009821 	.word	0x08009821
 8008ea4:	0800921f 	.word	0x0800921f
 8008ea8:	0800927f 	.word	0x0800927f
 8008eac:	080092a5 	.word	0x080092a5
 8008eb0:	080092cb 	.word	0x080092cb
 8008eb4:	08009599 	.word	0x08009599
 8008eb8:	080095d7 	.word	0x080095d7
 8008ebc:	080095ef 	.word	0x080095ef
 8008ec0:	0800916b 	.word	0x0800916b
 8008ec4:	08009189 	.word	0x08009189
 8008ec8:	08009821 	.word	0x08009821
 8008ecc:	0800903f 	.word	0x0800903f
 8008ed0:	0800905d 	.word	0x0800905d
 8008ed4:	0800907b 	.word	0x0800907b
 8008ed8:	08009099 	.word	0x08009099
 8008edc:	080090bb 	.word	0x080090bb
 8008ee0:	080090dd 	.word	0x080090dd
 8008ee4:	08009821 	.word	0x08009821
 8008ee8:	08009821 	.word	0x08009821
 8008eec:	08008f39 	.word	0x08008f39
 8008ef0:	08008f5d 	.word	0x08008f5d
 8008ef4:	08008f81 	.word	0x08008f81
 8008ef8:	08009821 	.word	0x08009821
 8008efc:	08009821 	.word	0x08009821
 8008f00:	080090ff 	.word	0x080090ff
 8008f04:	0800911d 	.word	0x0800911d
 8008f08:	08009821 	.word	0x08009821
 8008f0c:	08009821 	.word	0x08009821
 8008f10:	08009821 	.word	0x08009821
 8008f14:	0800961d 	.word	0x0800961d
 8008f18:	0800963b 	.word	0x0800963b
 8008f1c:	08009659 	.word	0x08009659
 8008f20:	0800968f 	.word	0x0800968f
 8008f24:	08009701 	.word	0x08009701
 8008f28:	08009745 	.word	0x08009745
 8008f2c:	080097af 	.word	0x080097af
 8008f30:	080097ed 	.word	0x080097ed
 8008f34:	08009779 	.word	0x08009779
  {
  case MSG_M0TOM4_BACKBONE_ROUTER_DOMAIN_PREFIX_CB:
    if (otBackboneRouterDomainPrefixCb != NULL)
 8008f38:	4b99      	ldr	r3, [pc, #612]	; (80091a0 <OpenThread_CallBack_Processing+0x3b0>)
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	f000 8472 	beq.w	8009826 <OpenThread_CallBack_Processing+0xa36>
    {
      otBackboneRouterDomainPrefixCb((void*) p_notification->Data[0],
 8008f42:	4b97      	ldr	r3, [pc, #604]	; (80091a0 <OpenThread_CallBack_Processing+0x3b0>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	683a      	ldr	r2, [r7, #0]
 8008f48:	6892      	ldr	r2, [r2, #8]
 8008f4a:	4610      	mov	r0, r2
          (otBackboneRouterDomainPrefixEvent) p_notification->Data[1],
 8008f4c:	683a      	ldr	r2, [r7, #0]
 8008f4e:	68d2      	ldr	r2, [r2, #12]
      otBackboneRouterDomainPrefixCb((void*) p_notification->Data[0],
 8008f50:	b2d1      	uxtb	r1, r2
          (const otIp6Prefix *) p_notification->Data[2]);
 8008f52:	683a      	ldr	r2, [r7, #0]
 8008f54:	6912      	ldr	r2, [r2, #16]
      otBackboneRouterDomainPrefixCb((void*) p_notification->Data[0],
 8008f56:	4798      	blx	r3
    }
    break;
 8008f58:	f000 bc65 	b.w	8009826 <OpenThread_CallBack_Processing+0xa36>
  case MSG_M0TOM4_BACKBONE_ROUTER_MULTICAST_LISTENER_CB:
    if (otBackboneRouterMulticastListenerCb != NULL)
 8008f5c:	4b91      	ldr	r3, [pc, #580]	; (80091a4 <OpenThread_CallBack_Processing+0x3b4>)
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	f000 8462 	beq.w	800982a <OpenThread_CallBack_Processing+0xa3a>
    {
      otBackboneRouterMulticastListenerCb((void*) p_notification->Data[0],
 8008f66:	4b8f      	ldr	r3, [pc, #572]	; (80091a4 <OpenThread_CallBack_Processing+0x3b4>)
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	683a      	ldr	r2, [r7, #0]
 8008f6c:	6892      	ldr	r2, [r2, #8]
 8008f6e:	4610      	mov	r0, r2
          (otBackboneRouterMulticastListenerEvent) p_notification->Data[1],
 8008f70:	683a      	ldr	r2, [r7, #0]
 8008f72:	68d2      	ldr	r2, [r2, #12]
      otBackboneRouterMulticastListenerCb((void*) p_notification->Data[0],
 8008f74:	b2d1      	uxtb	r1, r2
          (const otIp6Address *) p_notification->Data[2]);
 8008f76:	683a      	ldr	r2, [r7, #0]
 8008f78:	6912      	ldr	r2, [r2, #16]
      otBackboneRouterMulticastListenerCb((void*) p_notification->Data[0],
 8008f7a:	4798      	blx	r3
    }
    break;
 8008f7c:	f000 bc55 	b.w	800982a <OpenThread_CallBack_Processing+0xa3a>
  case MSG_M0TOM4_BACKBONE_ROUTER_ND_PROXY_CB:
    if (otBackboneRouterNdProxyCb != NULL)
 8008f80:	4b89      	ldr	r3, [pc, #548]	; (80091a8 <OpenThread_CallBack_Processing+0x3b8>)
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	f000 8452 	beq.w	800982e <OpenThread_CallBack_Processing+0xa3e>
    {
      otBackboneRouterNdProxyCb((void*) p_notification->Data[0],
 8008f8a:	4b87      	ldr	r3, [pc, #540]	; (80091a8 <OpenThread_CallBack_Processing+0x3b8>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	683a      	ldr	r2, [r7, #0]
 8008f90:	6892      	ldr	r2, [r2, #8]
 8008f92:	4610      	mov	r0, r2
          (otBackboneRouterNdProxyEvent) p_notification->Data[1],
 8008f94:	683a      	ldr	r2, [r7, #0]
 8008f96:	68d2      	ldr	r2, [r2, #12]
      otBackboneRouterNdProxyCb((void*) p_notification->Data[0],
 8008f98:	b2d1      	uxtb	r1, r2
          (const otIp6Address *) p_notification->Data[2]);
 8008f9a:	683a      	ldr	r2, [r7, #0]
 8008f9c:	6912      	ldr	r2, [r2, #16]
      otBackboneRouterNdProxyCb((void*) p_notification->Data[0],
 8008f9e:	4798      	blx	r3
    }
    break;
 8008fa0:	f000 bc45 	b.w	800982e <OpenThread_CallBack_Processing+0xa3e>
  case MSG_M0TOM4_LINK_METRICS_MGMT_RESPONSE_ENHACK_PROBING_CB:
    if (otLinkMetricsMgmtResponseCb1 != NULL)
 8008fa4:	4b81      	ldr	r3, [pc, #516]	; (80091ac <OpenThread_CallBack_Processing+0x3bc>)
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	f000 8442 	beq.w	8009832 <OpenThread_CallBack_Processing+0xa42>
    {
      otLinkMetricsMgmtResponseCb1((const otIp6Address *) p_notification->Data[0],
 8008fae:	4b7f      	ldr	r3, [pc, #508]	; (80091ac <OpenThread_CallBack_Processing+0x3bc>)
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	683a      	ldr	r2, [r7, #0]
 8008fb4:	6892      	ldr	r2, [r2, #8]
 8008fb6:	4610      	mov	r0, r2
          (uint8_t) p_notification->Data[1],
 8008fb8:	683a      	ldr	r2, [r7, #0]
 8008fba:	68d2      	ldr	r2, [r2, #12]
      otLinkMetricsMgmtResponseCb1((const otIp6Address *) p_notification->Data[0],
 8008fbc:	b2d1      	uxtb	r1, r2
          (void *) p_notification->Data[2]);
 8008fbe:	683a      	ldr	r2, [r7, #0]
 8008fc0:	6912      	ldr	r2, [r2, #16]
      otLinkMetricsMgmtResponseCb1((const otIp6Address *) p_notification->Data[0],
 8008fc2:	4798      	blx	r3
    }
    break;
 8008fc4:	f000 bc35 	b.w	8009832 <OpenThread_CallBack_Processing+0xa42>
  case MSG_M0TOM4_LINK_METRICS_MGMT_RESPONSE_CB:
    if (otLinkMetricsMgmtResponseCb != NULL)
 8008fc8:	4b79      	ldr	r3, [pc, #484]	; (80091b0 <OpenThread_CallBack_Processing+0x3c0>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	f000 8432 	beq.w	8009836 <OpenThread_CallBack_Processing+0xa46>
    {
      otLinkMetricsMgmtResponseCb((const otIp6Address *) p_notification->Data[0],
 8008fd2:	4b77      	ldr	r3, [pc, #476]	; (80091b0 <OpenThread_CallBack_Processing+0x3c0>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	683a      	ldr	r2, [r7, #0]
 8008fd8:	6892      	ldr	r2, [r2, #8]
 8008fda:	4610      	mov	r0, r2
          (uint8_t) p_notification->Data[1],
 8008fdc:	683a      	ldr	r2, [r7, #0]
 8008fde:	68d2      	ldr	r2, [r2, #12]
      otLinkMetricsMgmtResponseCb((const otIp6Address *) p_notification->Data[0],
 8008fe0:	b2d1      	uxtb	r1, r2
          (void *) p_notification->Data[2]);
 8008fe2:	683a      	ldr	r2, [r7, #0]
 8008fe4:	6912      	ldr	r2, [r2, #16]
      otLinkMetricsMgmtResponseCb((const otIp6Address *) p_notification->Data[0],
 8008fe6:	4798      	blx	r3
    }
    break;
 8008fe8:	f000 bc25 	b.w	8009836 <OpenThread_CallBack_Processing+0xa46>
  case MSG_M0TOM4_LINK_METRICS_ENHACK_PROBING_IE_REPORT_CB:
    if (otLinkMetricsEnhAckProbingIeReportCb != NULL)
 8008fec:	4b71      	ldr	r3, [pc, #452]	; (80091b4 <OpenThread_CallBack_Processing+0x3c4>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	f000 8422 	beq.w	800983a <OpenThread_CallBack_Processing+0xa4a>
    {
      otLinkMetricsEnhAckProbingIeReportCb((otShortAddress) p_notification->Data[0],
 8008ff6:	4b6f      	ldr	r3, [pc, #444]	; (80091b4 <OpenThread_CallBack_Processing+0x3c4>)
 8008ff8:	681c      	ldr	r4, [r3, #0]
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	689b      	ldr	r3, [r3, #8]
 8008ffe:	b298      	uxth	r0, r3
          (const otExtAddress *) p_notification->Data[1],
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	68db      	ldr	r3, [r3, #12]
      otLinkMetricsEnhAckProbingIeReportCb((otShortAddress) p_notification->Data[0],
 8009004:	4619      	mov	r1, r3
          (const otLinkMetricsValues *) p_notification->Data[2],
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	691b      	ldr	r3, [r3, #16]
      otLinkMetricsEnhAckProbingIeReportCb((otShortAddress) p_notification->Data[0],
 800900a:	461a      	mov	r2, r3
          (void *) p_notification->Data[3]);
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	695b      	ldr	r3, [r3, #20]
      otLinkMetricsEnhAckProbingIeReportCb((otShortAddress) p_notification->Data[0],
 8009010:	47a0      	blx	r4
    }
    break;
 8009012:	f000 bc12 	b.w	800983a <OpenThread_CallBack_Processing+0xa4a>
  case MSG_M0TOM4_LINK_METRICS_REPORT_CB:
    if (otLinkMetricsReportCb != NULL)
 8009016:	4b68      	ldr	r3, [pc, #416]	; (80091b8 <OpenThread_CallBack_Processing+0x3c8>)
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	2b00      	cmp	r3, #0
 800901c:	f000 840f 	beq.w	800983e <OpenThread_CallBack_Processing+0xa4e>
    {
      otLinkMetricsReportCb((const otIp6Address *) p_notification->Data[0],
 8009020:	4b65      	ldr	r3, [pc, #404]	; (80091b8 <OpenThread_CallBack_Processing+0x3c8>)
 8009022:	681c      	ldr	r4, [r3, #0]
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	689b      	ldr	r3, [r3, #8]
 8009028:	4618      	mov	r0, r3
          (const otLinkMetricsValues *) p_notification->Data[1],
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	68db      	ldr	r3, [r3, #12]
      otLinkMetricsReportCb((const otIp6Address *) p_notification->Data[0],
 800902e:	4619      	mov	r1, r3
          (uint8_t) p_notification->Data[2],
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	691b      	ldr	r3, [r3, #16]
      otLinkMetricsReportCb((const otIp6Address *) p_notification->Data[0],
 8009034:	b2da      	uxtb	r2, r3
          (void *) p_notification->Data[3]);
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	695b      	ldr	r3, [r3, #20]
      otLinkMetricsReportCb((const otIp6Address *) p_notification->Data[0],
 800903a:	47a0      	blx	r4
    }
    break;
 800903c:	e3ff      	b.n	800983e <OpenThread_CallBack_Processing+0xa4e>
  case MSG_M0TOM4_DATASET_MGMT_SET_CALLBACK_ACTIVE:
    if (otDatasetMgmtSetActiveCb != NULL)
 800903e:	4b5f      	ldr	r3, [pc, #380]	; (80091bc <OpenThread_CallBack_Processing+0x3cc>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	2b00      	cmp	r3, #0
 8009044:	f000 83fd 	beq.w	8009842 <OpenThread_CallBack_Processing+0xa52>
    {
      otDatasetMgmtSetActiveCb((otError) p_notification->Data[0],
 8009048:	4b5c      	ldr	r3, [pc, #368]	; (80091bc <OpenThread_CallBack_Processing+0x3cc>)
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	683a      	ldr	r2, [r7, #0]
 800904e:	6892      	ldr	r2, [r2, #8]
 8009050:	b2d0      	uxtb	r0, r2
          (void *) p_notification->Data[1]);
 8009052:	683a      	ldr	r2, [r7, #0]
 8009054:	68d2      	ldr	r2, [r2, #12]
      otDatasetMgmtSetActiveCb((otError) p_notification->Data[0],
 8009056:	4611      	mov	r1, r2
 8009058:	4798      	blx	r3
    }
    break;
 800905a:	e3f2      	b.n	8009842 <OpenThread_CallBack_Processing+0xa52>
  case MSG_M0TOM4_DATASET_MGMT_SET_CALLBACK_PENDING:
    if (otDatasetMgmtSetPendingCb != NULL)
 800905c:	4b58      	ldr	r3, [pc, #352]	; (80091c0 <OpenThread_CallBack_Processing+0x3d0>)
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	2b00      	cmp	r3, #0
 8009062:	f000 83f0 	beq.w	8009846 <OpenThread_CallBack_Processing+0xa56>
    {
      otDatasetMgmtSetPendingCb((otError) p_notification->Data[0],
 8009066:	4b56      	ldr	r3, [pc, #344]	; (80091c0 <OpenThread_CallBack_Processing+0x3d0>)
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	683a      	ldr	r2, [r7, #0]
 800906c:	6892      	ldr	r2, [r2, #8]
 800906e:	b2d0      	uxtb	r0, r2
          (void *) p_notification->Data[1]);
 8009070:	683a      	ldr	r2, [r7, #0]
 8009072:	68d2      	ldr	r2, [r2, #12]
      otDatasetMgmtSetPendingCb((otError) p_notification->Data[0],
 8009074:	4611      	mov	r1, r2
 8009076:	4798      	blx	r3
    }
    break;
 8009078:	e3e5      	b.n	8009846 <OpenThread_CallBack_Processing+0xa56>
  case MSG_M0TOM4_DATASET_UPDATER_CB:
    if (otDatasetUpdaterCb != NULL)
 800907a:	4b52      	ldr	r3, [pc, #328]	; (80091c4 <OpenThread_CallBack_Processing+0x3d4>)
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	2b00      	cmp	r3, #0
 8009080:	f000 83e3 	beq.w	800984a <OpenThread_CallBack_Processing+0xa5a>
    {
      otDatasetUpdaterCb((otError) p_notification->Data[0],
 8009084:	4b4f      	ldr	r3, [pc, #316]	; (80091c4 <OpenThread_CallBack_Processing+0x3d4>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	683a      	ldr	r2, [r7, #0]
 800908a:	6892      	ldr	r2, [r2, #8]
 800908c:	b2d0      	uxtb	r0, r2
          (void *) p_notification->Data[1]);
 800908e:	683a      	ldr	r2, [r7, #0]
 8009090:	68d2      	ldr	r2, [r2, #12]
      otDatasetUpdaterCb((otError) p_notification->Data[0],
 8009092:	4611      	mov	r1, r2
 8009094:	4798      	blx	r3
    }
    break;
 8009096:	e3d8      	b.n	800984a <OpenThread_CallBack_Processing+0xa5a>
  case MSG_M0TOM4_DNS_BROWSE_CB:
    if (otDnsBrowseCb != NULL)
 8009098:	4b4b      	ldr	r3, [pc, #300]	; (80091c8 <OpenThread_CallBack_Processing+0x3d8>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	2b00      	cmp	r3, #0
 800909e:	f000 83d6 	beq.w	800984e <OpenThread_CallBack_Processing+0xa5e>
    {
      otDnsBrowseCb((otError) p_notification->Data[0],
 80090a2:	4b49      	ldr	r3, [pc, #292]	; (80091c8 <OpenThread_CallBack_Processing+0x3d8>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	683a      	ldr	r2, [r7, #0]
 80090a8:	6892      	ldr	r2, [r2, #8]
 80090aa:	b2d0      	uxtb	r0, r2
          (const otDnsBrowseResponse *) p_notification->Data[1],
 80090ac:	683a      	ldr	r2, [r7, #0]
 80090ae:	68d2      	ldr	r2, [r2, #12]
      otDnsBrowseCb((otError) p_notification->Data[0],
 80090b0:	4611      	mov	r1, r2
          (void *) p_notification->Data[2]);
 80090b2:	683a      	ldr	r2, [r7, #0]
 80090b4:	6912      	ldr	r2, [r2, #16]
      otDnsBrowseCb((otError) p_notification->Data[0],
 80090b6:	4798      	blx	r3
    }
    break;
 80090b8:	e3c9      	b.n	800984e <OpenThread_CallBack_Processing+0xa5e>
  case MSG_M0TOM4_DNS_ADDRESS_CB:
    if (otDnsAddressCb != NULL)
 80090ba:	4b44      	ldr	r3, [pc, #272]	; (80091cc <OpenThread_CallBack_Processing+0x3dc>)
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	f000 83c7 	beq.w	8009852 <OpenThread_CallBack_Processing+0xa62>
    {
      otDnsAddressCb((otError) p_notification->Data[0],
 80090c4:	4b41      	ldr	r3, [pc, #260]	; (80091cc <OpenThread_CallBack_Processing+0x3dc>)
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	683a      	ldr	r2, [r7, #0]
 80090ca:	6892      	ldr	r2, [r2, #8]
 80090cc:	b2d0      	uxtb	r0, r2
          (const otDnsAddressResponse *) p_notification->Data[1],
 80090ce:	683a      	ldr	r2, [r7, #0]
 80090d0:	68d2      	ldr	r2, [r2, #12]
      otDnsAddressCb((otError) p_notification->Data[0],
 80090d2:	4611      	mov	r1, r2
          (void *) p_notification->Data[2]);
 80090d4:	683a      	ldr	r2, [r7, #0]
 80090d6:	6912      	ldr	r2, [r2, #16]
      otDnsAddressCb((otError) p_notification->Data[0],
 80090d8:	4798      	blx	r3
    }
    break;
 80090da:	e3ba      	b.n	8009852 <OpenThread_CallBack_Processing+0xa62>
  case MSG_M0TOM4_DNS_SERVICE_CB:
    if (otDnsAddressCb != NULL)
 80090dc:	4b3b      	ldr	r3, [pc, #236]	; (80091cc <OpenThread_CallBack_Processing+0x3dc>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	f000 83b8 	beq.w	8009856 <OpenThread_CallBack_Processing+0xa66>
    {
      otDnsServiceCb((otError) p_notification->Data[0],
 80090e6:	4b3a      	ldr	r3, [pc, #232]	; (80091d0 <OpenThread_CallBack_Processing+0x3e0>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	683a      	ldr	r2, [r7, #0]
 80090ec:	6892      	ldr	r2, [r2, #8]
 80090ee:	b2d0      	uxtb	r0, r2
          (const otDnsServiceResponse *) p_notification->Data[1],
 80090f0:	683a      	ldr	r2, [r7, #0]
 80090f2:	68d2      	ldr	r2, [r2, #12]
      otDnsServiceCb((otError) p_notification->Data[0],
 80090f4:	4611      	mov	r1, r2
          (void *) p_notification->Data[2]);
 80090f6:	683a      	ldr	r2, [r7, #0]
 80090f8:	6912      	ldr	r2, [r2, #16]
      otDnsServiceCb((otError) p_notification->Data[0],
 80090fa:	4798      	blx	r3
    }
    break;
 80090fc:	e3ab      	b.n	8009856 <OpenThread_CallBack_Processing+0xa66>
#endif // OPENTHREAD_CONFIG_BORDER_ROUTER_ENABLE
#endif // OPENTHREAD_CONFIG_NETDATA_PUBLISHER_ENABLE
#if OPENTHREAD_CONFIG_SRP_CLIENT_ENABLE
#if OPENTHREAD_CONFIG_SRP_CLIENT_AUTO_START_API_ENABLE
  case MSG_M0TOM4_SRP_CLIENT_AUTO_START_CB:
    if (otSrpClientAutoStartCb != NULL)
 80090fe:	4b35      	ldr	r3, [pc, #212]	; (80091d4 <OpenThread_CallBack_Processing+0x3e4>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	2b00      	cmp	r3, #0
 8009104:	f000 83a9 	beq.w	800985a <OpenThread_CallBack_Processing+0xa6a>
    {
      otSrpClientAutoStartCb((const otSockAddr *) p_notification->Data[0],
 8009108:	4b32      	ldr	r3, [pc, #200]	; (80091d4 <OpenThread_CallBack_Processing+0x3e4>)
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	683a      	ldr	r2, [r7, #0]
 800910e:	6892      	ldr	r2, [r2, #8]
 8009110:	4610      	mov	r0, r2
          (void *) p_notification->Data[1]);
 8009112:	683a      	ldr	r2, [r7, #0]
 8009114:	68d2      	ldr	r2, [r2, #12]
      otSrpClientAutoStartCb((const otSockAddr *) p_notification->Data[0],
 8009116:	4611      	mov	r1, r2
 8009118:	4798      	blx	r3
    }
    break;
 800911a:	e39e      	b.n	800985a <OpenThread_CallBack_Processing+0xa6a>
#endif // OPENTHREAD_CONFIG_SRP_CLIENT_AUTO_START_API_ENABLE
#endif // OPENTHREAD_CONFIG_SRP_CLIENT_ENABLE
#if OPENTHREAD_CONFIG_SRP_CLIENT_ENABLE
  case MSG_M0TOM4_SRP_CLIENT_CB:
    if (otSrpClientCb != NULL)
 800911c:	4b2e      	ldr	r3, [pc, #184]	; (80091d8 <OpenThread_CallBack_Processing+0x3e8>)
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	2b00      	cmp	r3, #0
 8009122:	f000 839c 	beq.w	800985e <OpenThread_CallBack_Processing+0xa6e>
    {
      otSrpClientCb((otError) p_notification->Data[0],
 8009126:	4b2c      	ldr	r3, [pc, #176]	; (80091d8 <OpenThread_CallBack_Processing+0x3e8>)
 8009128:	681c      	ldr	r4, [r3, #0]
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	689b      	ldr	r3, [r3, #8]
 800912e:	b2d8      	uxtb	r0, r3
          (const otSrpClientHostInfo *) p_notification->Data[1],
 8009130:	683b      	ldr	r3, [r7, #0]
 8009132:	68db      	ldr	r3, [r3, #12]
      otSrpClientCb((otError) p_notification->Data[0],
 8009134:	4619      	mov	r1, r3
          (const otSrpClientService *) p_notification->Data[2],
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	691b      	ldr	r3, [r3, #16]
      otSrpClientCb((otError) p_notification->Data[0],
 800913a:	461a      	mov	r2, r3
          (const otSrpClientService *) p_notification->Data[3],
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	695b      	ldr	r3, [r3, #20]
      otSrpClientCb((otError) p_notification->Data[0],
 8009140:	461d      	mov	r5, r3
          (void *) p_notification->Data[4]);
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	699b      	ldr	r3, [r3, #24]
      otSrpClientCb((otError) p_notification->Data[0],
 8009146:	9300      	str	r3, [sp, #0]
 8009148:	462b      	mov	r3, r5
 800914a:	47a0      	blx	r4
    }
    break;
 800914c:	e387      	b.n	800985e <OpenThread_CallBack_Processing+0xa6e>
          (void *) p_notification->Data[3]);
    }
    break;
#endif // OPENTHREAD_FTD || OPENTHREAD_CONFIG_TMF_NETWORK_DIAG_MTD_ENABLE
  case MSG_M0TOM4_NOTIFY_STATE_CHANGE:
    if (otStateChangedCb != NULL)
 800914e:	4b23      	ldr	r3, [pc, #140]	; (80091dc <OpenThread_CallBack_Processing+0x3ec>)
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	2b00      	cmp	r3, #0
 8009154:	f000 8385 	beq.w	8009862 <OpenThread_CallBack_Processing+0xa72>
    {
      otStateChangedCb((uint32_t) p_notification->Data[0],
 8009158:	4b20      	ldr	r3, [pc, #128]	; (80091dc <OpenThread_CallBack_Processing+0x3ec>)
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	683a      	ldr	r2, [r7, #0]
 800915e:	6890      	ldr	r0, [r2, #8]
          (void*) p_notification->Data[1]);
 8009160:	683a      	ldr	r2, [r7, #0]
 8009162:	68d2      	ldr	r2, [r2, #12]
      otStateChangedCb((uint32_t) p_notification->Data[0],
 8009164:	4611      	mov	r1, r2
 8009166:	4798      	blx	r3
    }
    break;
 8009168:	e37b      	b.n	8009862 <OpenThread_CallBack_Processing+0xa72>
  case MSG_M0TOM4_THREAD_PARENT_RESPONSE_HANDLER:
    if (otThreadParentResponseCb != NULL)
 800916a:	4b1d      	ldr	r3, [pc, #116]	; (80091e0 <OpenThread_CallBack_Processing+0x3f0>)
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	2b00      	cmp	r3, #0
 8009170:	f000 8379 	beq.w	8009866 <OpenThread_CallBack_Processing+0xa76>
    {
      otThreadParentResponseCb((otThreadParentResponseInfo *) p_notification->Data[0],
 8009174:	4b1a      	ldr	r3, [pc, #104]	; (80091e0 <OpenThread_CallBack_Processing+0x3f0>)
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	683a      	ldr	r2, [r7, #0]
 800917a:	6892      	ldr	r2, [r2, #8]
 800917c:	4610      	mov	r0, r2
          (void *) p_notification->Data[1]);
 800917e:	683a      	ldr	r2, [r7, #0]
 8009180:	68d2      	ldr	r2, [r2, #12]
      otThreadParentResponseCb((otThreadParentResponseInfo *) p_notification->Data[0],
 8009182:	4611      	mov	r1, r2
 8009184:	4798      	blx	r3
    }
    break;
 8009186:	e36e      	b.n	8009866 <OpenThread_CallBack_Processing+0xa76>
  case MSG_M0TOM4_THREAD_DETACH_GRACEFULLY_CB:
    if (otDetachGracefullyCb != NULL)
 8009188:	4b16      	ldr	r3, [pc, #88]	; (80091e4 <OpenThread_CallBack_Processing+0x3f4>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	2b00      	cmp	r3, #0
 800918e:	f000 836c 	beq.w	800986a <OpenThread_CallBack_Processing+0xa7a>
    {
      otDetachGracefullyCb((void *) p_notification->Data[0]);
 8009192:	4b14      	ldr	r3, [pc, #80]	; (80091e4 <OpenThread_CallBack_Processing+0x3f4>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	683a      	ldr	r2, [r7, #0]
 8009198:	6892      	ldr	r2, [r2, #8]
 800919a:	4610      	mov	r0, r2
 800919c:	4798      	blx	r3
    }
    break;
 800919e:	e364      	b.n	800986a <OpenThread_CallBack_Processing+0xa7a>
 80091a0:	20000658 	.word	0x20000658
 80091a4:	20000660 	.word	0x20000660
 80091a8:	2000065c 	.word	0x2000065c
 80091ac:	200005f4 	.word	0x200005f4
 80091b0:	200005f0 	.word	0x200005f0
 80091b4:	200005f8 	.word	0x200005f8
 80091b8:	200005ec 	.word	0x200005ec
 80091bc:	20000664 	.word	0x20000664
 80091c0:	20000668 	.word	0x20000668
 80091c4:	2000066c 	.word	0x2000066c
 80091c8:	20000674 	.word	0x20000674
 80091cc:	20000670 	.word	0x20000670
 80091d0:	20000678 	.word	0x20000678
 80091d4:	20000680 	.word	0x20000680
 80091d8:	2000067c 	.word	0x2000067c
 80091dc:	200005cc 	.word	0x200005cc
 80091e0:	200005fc 	.word	0x200005fc
 80091e4:	20000600 	.word	0x20000600
          (void *) p_notification->Data[1]);
    }
    break;
#endif // OPENTHREAD_FTD
  case MSG_M0TOM4_COAP_REQUEST_HANDLER:
    mySTCoapRequestContext = (STCoapRequestContextType*) p_notification->Data[0];
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	689b      	ldr	r3, [r3, #8]
 80091ec:	461a      	mov	r2, r3
 80091ee:	4b93      	ldr	r3, [pc, #588]	; (800943c <OpenThread_CallBack_Processing+0x64c>)
 80091f0:	601a      	str	r2, [r3, #0]

    coapRequestHandlerCb = mySTCoapRequestContext->mHandler;
 80091f2:	4b92      	ldr	r3, [pc, #584]	; (800943c <OpenThread_CallBack_Processing+0x64c>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	685b      	ldr	r3, [r3, #4]
 80091f8:	4a91      	ldr	r2, [pc, #580]	; (8009440 <OpenThread_CallBack_Processing+0x650>)
 80091fa:	6013      	str	r3, [r2, #0]

    if (coapRequestHandlerCb != NULL)
 80091fc:	4b90      	ldr	r3, [pc, #576]	; (8009440 <OpenThread_CallBack_Processing+0x650>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	2b00      	cmp	r3, #0
 8009202:	f000 8334 	beq.w	800986e <OpenThread_CallBack_Processing+0xa7e>
    {
      coapRequestHandlerCb(mySTCoapRequestContext->mContext,
 8009206:	4b8e      	ldr	r3, [pc, #568]	; (8009440 <OpenThread_CallBack_Processing+0x650>)
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	4a8c      	ldr	r2, [pc, #560]	; (800943c <OpenThread_CallBack_Processing+0x64c>)
 800920c:	6812      	ldr	r2, [r2, #0]
 800920e:	6810      	ldr	r0, [r2, #0]
          (otMessage *) p_notification->Data[1],
 8009210:	683a      	ldr	r2, [r7, #0]
 8009212:	68d2      	ldr	r2, [r2, #12]
      coapRequestHandlerCb(mySTCoapRequestContext->mContext,
 8009214:	4611      	mov	r1, r2
          (otMessageInfo *) p_notification->Data[2]);
 8009216:	683a      	ldr	r2, [r7, #0]
 8009218:	6912      	ldr	r2, [r2, #16]
      coapRequestHandlerCb(mySTCoapRequestContext->mContext,
 800921a:	4798      	blx	r3
    }
    break;
 800921c:	e327      	b.n	800986e <OpenThread_CallBack_Processing+0xa7e>
  case MSG_M0TOM4_DEFAULT_COAP_REQUEST_HANDLER:
    if (defaultCoapRequestHandlerCb != NULL)
 800921e:	4b89      	ldr	r3, [pc, #548]	; (8009444 <OpenThread_CallBack_Processing+0x654>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	2b00      	cmp	r3, #0
 8009224:	f000 8325 	beq.w	8009872 <OpenThread_CallBack_Processing+0xa82>
    {
      defaultCoapRequestHandlerCb((void *) p_notification->Data[0],
 8009228:	4b86      	ldr	r3, [pc, #536]	; (8009444 <OpenThread_CallBack_Processing+0x654>)
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	683a      	ldr	r2, [r7, #0]
 800922e:	6892      	ldr	r2, [r2, #8]
 8009230:	4610      	mov	r0, r2
          (otMessage *) p_notification->Data[1],
 8009232:	683a      	ldr	r2, [r7, #0]
 8009234:	68d2      	ldr	r2, [r2, #12]
      defaultCoapRequestHandlerCb((void *) p_notification->Data[0],
 8009236:	4611      	mov	r1, r2
          (otMessageInfo *) p_notification->Data[2]);
 8009238:	683a      	ldr	r2, [r7, #0]
 800923a:	6912      	ldr	r2, [r2, #16]
      defaultCoapRequestHandlerCb((void *) p_notification->Data[0],
 800923c:	4798      	blx	r3
    }
    break;
 800923e:	e318      	b.n	8009872 <OpenThread_CallBack_Processing+0xa82>
  case MSG_M0TOM4_COAP_RESPONSE_HANDLER:
    mySTCoapResponseContext = (STCoapResponseContextType*) p_notification->Data[0];
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	689b      	ldr	r3, [r3, #8]
 8009244:	461a      	mov	r2, r3
 8009246:	4b80      	ldr	r3, [pc, #512]	; (8009448 <OpenThread_CallBack_Processing+0x658>)
 8009248:	601a      	str	r2, [r3, #0]
    coapResponseHandlerCb = mySTCoapResponseContext->mHandler;
 800924a:	4b7f      	ldr	r3, [pc, #508]	; (8009448 <OpenThread_CallBack_Processing+0x658>)
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	685b      	ldr	r3, [r3, #4]
 8009250:	4a7e      	ldr	r2, [pc, #504]	; (800944c <OpenThread_CallBack_Processing+0x65c>)
 8009252:	6013      	str	r3, [r2, #0]
    if (coapResponseHandlerCb != NULL)
 8009254:	4b7d      	ldr	r3, [pc, #500]	; (800944c <OpenThread_CallBack_Processing+0x65c>)
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	2b00      	cmp	r3, #0
 800925a:	f000 830c 	beq.w	8009876 <OpenThread_CallBack_Processing+0xa86>
    {
      coapResponseHandlerCb(mySTCoapResponseContext->mContext,
 800925e:	4b7b      	ldr	r3, [pc, #492]	; (800944c <OpenThread_CallBack_Processing+0x65c>)
 8009260:	681c      	ldr	r4, [r3, #0]
 8009262:	4b79      	ldr	r3, [pc, #484]	; (8009448 <OpenThread_CallBack_Processing+0x658>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	6818      	ldr	r0, [r3, #0]
          (otMessage *) p_notification->Data[1],
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	68db      	ldr	r3, [r3, #12]
      coapResponseHandlerCb(mySTCoapResponseContext->mContext,
 800926c:	4619      	mov	r1, r3
          (otMessageInfo *) p_notification->Data[2],
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	691b      	ldr	r3, [r3, #16]
      coapResponseHandlerCb(mySTCoapResponseContext->mContext,
 8009272:	461a      	mov	r2, r3
          (otError) p_notification->Data[3]);
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	695b      	ldr	r3, [r3, #20]
      coapResponseHandlerCb(mySTCoapResponseContext->mContext,
 8009278:	b2db      	uxtb	r3, r3
 800927a:	47a0      	blx	r4
    }
    break;
 800927c:	e2fb      	b.n	8009876 <OpenThread_CallBack_Processing+0xa86>
  case MSG_M0TOM4_COAP_SECURE_CLIENT_CONNECT:
    if (coapSecureClientConnectCb != NULL)
 800927e:	4b74      	ldr	r3, [pc, #464]	; (8009450 <OpenThread_CallBack_Processing+0x660>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	2b00      	cmp	r3, #0
 8009284:	f000 82f9 	beq.w	800987a <OpenThread_CallBack_Processing+0xa8a>
    {
      coapSecureClientConnectCb((bool) p_notification->Data[0],
 8009288:	4b71      	ldr	r3, [pc, #452]	; (8009450 <OpenThread_CallBack_Processing+0x660>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	683a      	ldr	r2, [r7, #0]
 800928e:	6892      	ldr	r2, [r2, #8]
 8009290:	2a00      	cmp	r2, #0
 8009292:	bf14      	ite	ne
 8009294:	2201      	movne	r2, #1
 8009296:	2200      	moveq	r2, #0
 8009298:	b2d0      	uxtb	r0, r2
          (void *) p_notification->Data[1]);
 800929a:	683a      	ldr	r2, [r7, #0]
 800929c:	68d2      	ldr	r2, [r2, #12]
      coapSecureClientConnectCb((bool) p_notification->Data[0],
 800929e:	4611      	mov	r1, r2
 80092a0:	4798      	blx	r3
    }
    break;
 80092a2:	e2ea      	b.n	800987a <OpenThread_CallBack_Processing+0xa8a>
  case MSG_M0TOM4_COAP_SECURE_SET_CLIENT_CONNECT:
    if (coapSecureClientConnectCb != NULL)
 80092a4:	4b6a      	ldr	r3, [pc, #424]	; (8009450 <OpenThread_CallBack_Processing+0x660>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	f000 82e8 	beq.w	800987e <OpenThread_CallBack_Processing+0xa8e>
    {
      coapSecureClientConnectCb((bool) p_notification->Data[0],
 80092ae:	4b68      	ldr	r3, [pc, #416]	; (8009450 <OpenThread_CallBack_Processing+0x660>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	683a      	ldr	r2, [r7, #0]
 80092b4:	6892      	ldr	r2, [r2, #8]
 80092b6:	2a00      	cmp	r2, #0
 80092b8:	bf14      	ite	ne
 80092ba:	2201      	movne	r2, #1
 80092bc:	2200      	moveq	r2, #0
 80092be:	b2d0      	uxtb	r0, r2
          (void *) p_notification->Data[1]);
 80092c0:	683a      	ldr	r2, [r7, #0]
 80092c2:	68d2      	ldr	r2, [r2, #12]
      coapSecureClientConnectCb((bool) p_notification->Data[0],
 80092c4:	4611      	mov	r1, r2
 80092c6:	4798      	blx	r3
    }
    break;
 80092c8:	e2d9      	b.n	800987e <OpenThread_CallBack_Processing+0xa8e>
  case MSG_M0TOM4_COAP_SECURE_DEFAULT_REQUEST_HANDLER:
    if (defaultCoapSecureRequestHandlerCb != NULL)
 80092ca:	4b62      	ldr	r3, [pc, #392]	; (8009454 <OpenThread_CallBack_Processing+0x664>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	f000 82d7 	beq.w	8009882 <OpenThread_CallBack_Processing+0xa92>
    {
      defaultCoapSecureRequestHandlerCb((void *) p_notification->Data[0],
 80092d4:	4b5f      	ldr	r3, [pc, #380]	; (8009454 <OpenThread_CallBack_Processing+0x664>)
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	683a      	ldr	r2, [r7, #0]
 80092da:	6892      	ldr	r2, [r2, #8]
 80092dc:	4610      	mov	r0, r2
          (otMessage *) p_notification->Data[1],
 80092de:	683a      	ldr	r2, [r7, #0]
 80092e0:	68d2      	ldr	r2, [r2, #12]
      defaultCoapSecureRequestHandlerCb((void *) p_notification->Data[0],
 80092e2:	4611      	mov	r1, r2
          (otMessageInfo *) p_notification->Data[2]);
 80092e4:	683a      	ldr	r2, [r7, #0]
 80092e6:	6912      	ldr	r2, [r2, #16]
      defaultCoapSecureRequestHandlerCb((void *) p_notification->Data[0],
 80092e8:	4798      	blx	r3
    }
    break;
 80092ea:	e2ca      	b.n	8009882 <OpenThread_CallBack_Processing+0xa92>
  case MSG_M0TOM4_NOTIFY_STACK_RESET:
    /* Store Thread NVM data in Flash*/
    SHCI_C2_FLASH_StoreData(THREAD_IP);
 80092ec:	2001      	movs	r0, #1
 80092ee:	f000 fb5f 	bl	80099b0 <SHCI_C2_FLASH_StoreData>
    /* Perform an NVIC Reset in order to reinitalize the device */
    HAL_NVIC_SystemReset();
 80092f2:	f7fb f87c 	bl	80043ee <HAL_NVIC_SystemReset>
    break;
 80092f6:	e2ff      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
  case MSG_M0TOM4_IP6_RECEIVE:
    if (otIp6ReceiveCb != NULL)
 80092f8:	4b57      	ldr	r3, [pc, #348]	; (8009458 <OpenThread_CallBack_Processing+0x668>)
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	f000 82c2 	beq.w	8009886 <OpenThread_CallBack_Processing+0xa96>
    {
      otIp6ReceiveCb((otMessage*) p_notification->Data[0],
 8009302:	4b55      	ldr	r3, [pc, #340]	; (8009458 <OpenThread_CallBack_Processing+0x668>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	683a      	ldr	r2, [r7, #0]
 8009308:	6892      	ldr	r2, [r2, #8]
 800930a:	4610      	mov	r0, r2
          (void*) p_notification->Data[1]);
 800930c:	683a      	ldr	r2, [r7, #0]
 800930e:	68d2      	ldr	r2, [r2, #12]
      otIp6ReceiveCb((otMessage*) p_notification->Data[0],
 8009310:	4611      	mov	r1, r2
 8009312:	4798      	blx	r3
    }
    break;
 8009314:	e2b7      	b.n	8009886 <OpenThread_CallBack_Processing+0xa96>
  case MSG_M0TOM4_IP6_ADDRESS:
    if (otIp6AddressCb != NULL)
 8009316:	4b51      	ldr	r3, [pc, #324]	; (800945c <OpenThread_CallBack_Processing+0x66c>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	2b00      	cmp	r3, #0
 800931c:	f000 82b5 	beq.w	800988a <OpenThread_CallBack_Processing+0xa9a>
    {
      otIp6AddressCb((const otIp6AddressInfo *) p_notification->Data[0],
 8009320:	4b4e      	ldr	r3, [pc, #312]	; (800945c <OpenThread_CallBack_Processing+0x66c>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	683a      	ldr	r2, [r7, #0]
 8009326:	6892      	ldr	r2, [r2, #8]
 8009328:	4610      	mov	r0, r2
          (bool) p_notification->Data[1],
 800932a:	683a      	ldr	r2, [r7, #0]
 800932c:	68d2      	ldr	r2, [r2, #12]
      otIp6AddressCb((const otIp6AddressInfo *) p_notification->Data[0],
 800932e:	2a00      	cmp	r2, #0
 8009330:	bf14      	ite	ne
 8009332:	2201      	movne	r2, #1
 8009334:	2200      	moveq	r2, #0
 8009336:	b2d1      	uxtb	r1, r2
          (void *) p_notification->Data[2]);
 8009338:	683a      	ldr	r2, [r7, #0]
 800933a:	6912      	ldr	r2, [r2, #16]
      otIp6AddressCb((const otIp6AddressInfo *) p_notification->Data[0],
 800933c:	4798      	blx	r3
    }
    break;
 800933e:	e2a4      	b.n	800988a <OpenThread_CallBack_Processing+0xa9a>
#if OPENTHREAD_CONFIG_IP6_SLAAC_ENABLE
  case MSG_M0TOM4_IP6_SLAAC_PREFIX_FILTER:
    if (otIp6SlaacPrefixFilterCb != NULL)
 8009340:	4b47      	ldr	r3, [pc, #284]	; (8009460 <OpenThread_CallBack_Processing+0x670>)
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	2b00      	cmp	r3, #0
 8009346:	f000 82a2 	beq.w	800988e <OpenThread_CallBack_Processing+0xa9e>
    {
      /* Not passing otInstance as first parameter, because created on M0, passing NULL instead */
      otIp6SlaacPrefixFilterCb(NULL,
 800934a:	4b45      	ldr	r3, [pc, #276]	; (8009460 <OpenThread_CallBack_Processing+0x670>)
 800934c:	681b      	ldr	r3, [r3, #0]
          (const otIp6Prefix *) p_notification->Data[0]);
 800934e:	683a      	ldr	r2, [r7, #0]
 8009350:	6892      	ldr	r2, [r2, #8]
      otIp6SlaacPrefixFilterCb(NULL,
 8009352:	4611      	mov	r1, r2
 8009354:	2000      	movs	r0, #0
 8009356:	4798      	blx	r3
    }
    break;
 8009358:	e299      	b.n	800988e <OpenThread_CallBack_Processing+0xa9e>
#endif // OPENTHREAD_CONFIG_IP6_SLAAC_ENABLE
  case MSG_M0TOM4_IP6_REGISTER_MULTICAST_LISTENERS_CB:
    if (otIp6RegisterMulticastListenersCb != NULL)
 800935a:	4b42      	ldr	r3, [pc, #264]	; (8009464 <OpenThread_CallBack_Processing+0x674>)
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	2b00      	cmp	r3, #0
 8009360:	f000 8297 	beq.w	8009892 <OpenThread_CallBack_Processing+0xaa2>
    {
      otIp6RegisterMulticastListenersCb((void *) p_notification->Data[0],
 8009364:	4b3f      	ldr	r3, [pc, #252]	; (8009464 <OpenThread_CallBack_Processing+0x674>)
 8009366:	681c      	ldr	r4, [r3, #0]
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	689b      	ldr	r3, [r3, #8]
 800936c:	4618      	mov	r0, r3
          (otError) p_notification->Data[1],
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	68db      	ldr	r3, [r3, #12]
      otIp6RegisterMulticastListenersCb((void *) p_notification->Data[0],
 8009372:	b2d9      	uxtb	r1, r3
          (uint8_t) p_notification->Data[2],
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	691b      	ldr	r3, [r3, #16]
      otIp6RegisterMulticastListenersCb((void *) p_notification->Data[0],
 8009378:	b2da      	uxtb	r2, r3
          (const otIp6Address *) p_notification->Data[3],
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	695b      	ldr	r3, [r3, #20]
      otIp6RegisterMulticastListenersCb((void *) p_notification->Data[0],
 800937e:	461d      	mov	r5, r3
          (uint8_t) p_notification->Data[4]);
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	699b      	ldr	r3, [r3, #24]
      otIp6RegisterMulticastListenersCb((void *) p_notification->Data[0],
 8009384:	b2db      	uxtb	r3, r3
 8009386:	9300      	str	r3, [sp, #0]
 8009388:	462b      	mov	r3, r5
 800938a:	47a0      	blx	r4
    }
    break;
 800938c:	e281      	b.n	8009892 <OpenThread_CallBack_Processing+0xaa2>
  case MSG_M0TOM4_HANDLE_ACTIVE_SCAN_RESULT:
    if (otHandleActiveScanResultCb != NULL)
 800938e:	4b36      	ldr	r3, [pc, #216]	; (8009468 <OpenThread_CallBack_Processing+0x678>)
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	2b00      	cmp	r3, #0
 8009394:	f000 827f 	beq.w	8009896 <OpenThread_CallBack_Processing+0xaa6>
    {
      otHandleActiveScanResultCb((otActiveScanResult*) p_notification->Data[0],
 8009398:	4b33      	ldr	r3, [pc, #204]	; (8009468 <OpenThread_CallBack_Processing+0x678>)
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	683a      	ldr	r2, [r7, #0]
 800939e:	6892      	ldr	r2, [r2, #8]
 80093a0:	4610      	mov	r0, r2
          (void*) p_notification->Data[1]);
 80093a2:	683a      	ldr	r2, [r7, #0]
 80093a4:	68d2      	ldr	r2, [r2, #12]
      otHandleActiveScanResultCb((otActiveScanResult*) p_notification->Data[0],
 80093a6:	4611      	mov	r1, r2
 80093a8:	4798      	blx	r3
    }
    break;
 80093aa:	e274      	b.n	8009896 <OpenThread_CallBack_Processing+0xaa6>
  case MSG_M0TOM4_HANDLE_ENERGY_SCAN_RESULT:
    if (otHandleEnergyScanResultCb != NULL)
 80093ac:	4b2f      	ldr	r3, [pc, #188]	; (800946c <OpenThread_CallBack_Processing+0x67c>)
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	f000 8272 	beq.w	800989a <OpenThread_CallBack_Processing+0xaaa>
    {
      otHandleEnergyScanResultCb((otEnergyScanResult*) p_notification->Data[0],
 80093b6:	4b2d      	ldr	r3, [pc, #180]	; (800946c <OpenThread_CallBack_Processing+0x67c>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	683a      	ldr	r2, [r7, #0]
 80093bc:	6892      	ldr	r2, [r2, #8]
 80093be:	4610      	mov	r0, r2
          (void*) p_notification->Data[1]);
 80093c0:	683a      	ldr	r2, [r7, #0]
 80093c2:	68d2      	ldr	r2, [r2, #12]
      otHandleEnergyScanResultCb((otEnergyScanResult*) p_notification->Data[0],
 80093c4:	4611      	mov	r1, r2
 80093c6:	4798      	blx	r3
    }
    break;
 80093c8:	e267      	b.n	800989a <OpenThread_CallBack_Processing+0xaaa>
  case MSG_M0TOM4_HANDLE_LINK_PCAP:
    if (otLinkPcapCb != NULL)
 80093ca:	4b29      	ldr	r3, [pc, #164]	; (8009470 <OpenThread_CallBack_Processing+0x680>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	f000 8265 	beq.w	800989e <OpenThread_CallBack_Processing+0xaae>
    {
      otLinkPcapCb((otRadioFrame*) p_notification->Data[0],
 80093d4:	4b26      	ldr	r3, [pc, #152]	; (8009470 <OpenThread_CallBack_Processing+0x680>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	683a      	ldr	r2, [r7, #0]
 80093da:	6892      	ldr	r2, [r2, #8]
 80093dc:	4610      	mov	r0, r2
          p_notification->Data[1],
 80093de:	683a      	ldr	r2, [r7, #0]
 80093e0:	68d2      	ldr	r2, [r2, #12]
      otLinkPcapCb((otRadioFrame*) p_notification->Data[0],
 80093e2:	2a00      	cmp	r2, #0
 80093e4:	bf14      	ite	ne
 80093e6:	2201      	movne	r2, #1
 80093e8:	2200      	moveq	r2, #0
 80093ea:	b2d1      	uxtb	r1, r2
          (void*) p_notification->Data[2]);
 80093ec:	683a      	ldr	r2, [r7, #0]
 80093ee:	6912      	ldr	r2, [r2, #16]
      otLinkPcapCb((otRadioFrame*) p_notification->Data[0],
 80093f0:	4798      	blx	r3
    }
    break;
 80093f2:	e254      	b.n	800989e <OpenThread_CallBack_Processing+0xaae>
          (const otNeighborTableEntryInfo *)p_notification->Data[1]);
    }
    break;
#endif
  case MSG_M0TOM4_COMMISSIONER_ENERGY_REPORT_CALLBACK:
    if (otCommissionerEnergyReportCb != NULL)
 80093f4:	4b1f      	ldr	r3, [pc, #124]	; (8009474 <OpenThread_CallBack_Processing+0x684>)
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	f000 8252 	beq.w	80098a2 <OpenThread_CallBack_Processing+0xab2>
    {
      otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 80093fe:	4b1d      	ldr	r3, [pc, #116]	; (8009474 <OpenThread_CallBack_Processing+0x684>)
 8009400:	681c      	ldr	r4, [r3, #0]
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	6898      	ldr	r0, [r3, #8]
          (uint8_t*) p_notification->Data[1],
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	68db      	ldr	r3, [r3, #12]
      otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 800940a:	4619      	mov	r1, r3
          (uint8_t) p_notification->Data[2],
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	691b      	ldr	r3, [r3, #16]
      otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 8009410:	b2da      	uxtb	r2, r3
          (void*) p_notification->Data[3]);
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	695b      	ldr	r3, [r3, #20]
      otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 8009416:	47a0      	blx	r4
    }
    break;
 8009418:	e243      	b.n	80098a2 <OpenThread_CallBack_Processing+0xab2>
  case MSG_M0TOM4_COMMISSIONER_PANID_CONFLICT_CALLBACK:
    if (otCommissionerPanIdConflictCb != NULL)
 800941a:	4b17      	ldr	r3, [pc, #92]	; (8009478 <OpenThread_CallBack_Processing+0x688>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	2b00      	cmp	r3, #0
 8009420:	f000 8241 	beq.w	80098a6 <OpenThread_CallBack_Processing+0xab6>
    {
      otCommissionerPanIdConflictCb((uint16_t) p_notification->Data[0],
 8009424:	4b14      	ldr	r3, [pc, #80]	; (8009478 <OpenThread_CallBack_Processing+0x688>)
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	683a      	ldr	r2, [r7, #0]
 800942a:	6892      	ldr	r2, [r2, #8]
 800942c:	b290      	uxth	r0, r2
          (uint32_t) p_notification->Data[1],
 800942e:	683a      	ldr	r2, [r7, #0]
 8009430:	68d1      	ldr	r1, [r2, #12]
          (void*) p_notification->Data[2]);
 8009432:	683a      	ldr	r2, [r7, #0]
 8009434:	6912      	ldr	r2, [r2, #16]
      otCommissionerPanIdConflictCb((uint16_t) p_notification->Data[0],
 8009436:	4798      	blx	r3
    }
    break;
 8009438:	e235      	b.n	80098a6 <OpenThread_CallBack_Processing+0xab6>
 800943a:	bf00      	nop
 800943c:	20000640 	.word	0x20000640
 8009440:	20000634 	.word	0x20000634
 8009444:	20000638 	.word	0x20000638
 8009448:	20000644 	.word	0x20000644
 800944c:	2000063c 	.word	0x2000063c
 8009450:	2000064c 	.word	0x2000064c
 8009454:	20000648 	.word	0x20000648
 8009458:	200005d4 	.word	0x200005d4
 800945c:	200005d8 	.word	0x200005d8
 8009460:	200005d0 	.word	0x200005d0
 8009464:	200005dc 	.word	0x200005dc
 8009468:	200005e0 	.word	0x200005e0
 800946c:	200005e4 	.word	0x200005e4
 8009470:	200005e8 	.word	0x200005e8
 8009474:	2000060c 	.word	0x2000060c
 8009478:	20000610 	.word	0x20000610
  case MSG_M0TOM4_COMMISSIONER_STATE_CALLBACK:
    if (otCommissionerStateCb != NULL)
 800947c:	4b8f      	ldr	r3, [pc, #572]	; (80096bc <OpenThread_CallBack_Processing+0x8cc>)
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	2b00      	cmp	r3, #0
 8009482:	f000 8212 	beq.w	80098aa <OpenThread_CallBack_Processing+0xaba>
    {
      otCommissionerStateCb((otCommissionerState) p_notification->Data[0],
 8009486:	4b8d      	ldr	r3, [pc, #564]	; (80096bc <OpenThread_CallBack_Processing+0x8cc>)
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	683a      	ldr	r2, [r7, #0]
 800948c:	6892      	ldr	r2, [r2, #8]
 800948e:	b2d0      	uxtb	r0, r2
          (void*) p_notification->Data[1]);
 8009490:	683a      	ldr	r2, [r7, #0]
 8009492:	68d2      	ldr	r2, [r2, #12]
      otCommissionerStateCb((otCommissionerState) p_notification->Data[0],
 8009494:	4611      	mov	r1, r2
 8009496:	4798      	blx	r3
    }
    break;
 8009498:	e207      	b.n	80098aa <OpenThread_CallBack_Processing+0xaba>
  case MSG_M0TOM4_COMMISSIONER_JOINER_CALLBACK:
    if (otCommissionerJoinerCb != NULL)
 800949a:	4b89      	ldr	r3, [pc, #548]	; (80096c0 <OpenThread_CallBack_Processing+0x8d0>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	f000 8205 	beq.w	80098ae <OpenThread_CallBack_Processing+0xabe>
    {
      otCommissionerJoinerCb((otCommissionerJoinerEvent) p_notification->Data[0],
 80094a4:	4b86      	ldr	r3, [pc, #536]	; (80096c0 <OpenThread_CallBack_Processing+0x8d0>)
 80094a6:	681c      	ldr	r4, [r3, #0]
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	689b      	ldr	r3, [r3, #8]
 80094ac:	b2d8      	uxtb	r0, r3
          (otJoinerInfo*) p_notification->Data[1],
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	68db      	ldr	r3, [r3, #12]
      otCommissionerJoinerCb((otCommissionerJoinerEvent) p_notification->Data[0],
 80094b2:	4619      	mov	r1, r3
          (otExtAddress*) p_notification->Data[2],
 80094b4:	683b      	ldr	r3, [r7, #0]
 80094b6:	691b      	ldr	r3, [r3, #16]
      otCommissionerJoinerCb((otCommissionerJoinerEvent) p_notification->Data[0],
 80094b8:	461a      	mov	r2, r3
          (void*) p_notification->Data[3]);
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	695b      	ldr	r3, [r3, #20]
      otCommissionerJoinerCb((otCommissionerJoinerEvent) p_notification->Data[0],
 80094be:	47a0      	blx	r4
    }
    break;
 80094c0:	e1f5      	b.n	80098ae <OpenThread_CallBack_Processing+0xabe>
  case MSG_M0TOM4_ICMP6_RECEIVE_CALLBACK:
    if (otIcmp6ReceiveCb != NULL)
 80094c2:	4b80      	ldr	r3, [pc, #512]	; (80096c4 <OpenThread_CallBack_Processing+0x8d4>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	f000 81f3 	beq.w	80098b2 <OpenThread_CallBack_Processing+0xac2>
    {
      otIcmp6ReceiveCb((void*) p_notification->Data[0],
 80094cc:	4b7d      	ldr	r3, [pc, #500]	; (80096c4 <OpenThread_CallBack_Processing+0x8d4>)
 80094ce:	681c      	ldr	r4, [r3, #0]
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	689b      	ldr	r3, [r3, #8]
 80094d4:	4618      	mov	r0, r3
          (otMessage*) p_notification->Data[1],
 80094d6:	683b      	ldr	r3, [r7, #0]
 80094d8:	68db      	ldr	r3, [r3, #12]
      otIcmp6ReceiveCb((void*) p_notification->Data[0],
 80094da:	4619      	mov	r1, r3
          (otMessageInfo*) p_notification->Data[2],
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	691b      	ldr	r3, [r3, #16]
      otIcmp6ReceiveCb((void*) p_notification->Data[0],
 80094e0:	461a      	mov	r2, r3
          (otIcmp6Header*) p_notification->Data[3]);
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	695b      	ldr	r3, [r3, #20]
      otIcmp6ReceiveCb((void*) p_notification->Data[0],
 80094e6:	47a0      	blx	r4
    }
    break;
 80094e8:	e1e3      	b.n	80098b2 <OpenThread_CallBack_Processing+0xac2>
  case MSG_M0TOM4_JOINER_CALLBACK:
    if (otJoinerCb != NULL)
 80094ea:	4b77      	ldr	r3, [pc, #476]	; (80096c8 <OpenThread_CallBack_Processing+0x8d8>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	f000 81e1 	beq.w	80098b6 <OpenThread_CallBack_Processing+0xac6>
    {
      otJoinerCb((otError) p_notification->Data[0],
 80094f4:	4b74      	ldr	r3, [pc, #464]	; (80096c8 <OpenThread_CallBack_Processing+0x8d8>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	683a      	ldr	r2, [r7, #0]
 80094fa:	6892      	ldr	r2, [r2, #8]
 80094fc:	b2d0      	uxtb	r0, r2
          (void*) p_notification->Data[1]);
 80094fe:	683a      	ldr	r2, [r7, #0]
 8009500:	68d2      	ldr	r2, [r2, #12]
      otJoinerCb((otError) p_notification->Data[0],
 8009502:	4611      	mov	r1, r2
 8009504:	4798      	blx	r3
    }
    break;
 8009506:	e1d6      	b.n	80098b6 <OpenThread_CallBack_Processing+0xac6>
  case MSG_M0TOM4_LINK_RAW_RECEIVE_DONE:
    if (otLinkRawReceiveDoneCb != NULL)
 8009508:	4b70      	ldr	r3, [pc, #448]	; (80096cc <OpenThread_CallBack_Processing+0x8dc>)
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	2b00      	cmp	r3, #0
 800950e:	f000 81d4 	beq.w	80098ba <OpenThread_CallBack_Processing+0xaca>
    {
      otLinkRawReceiveDoneCb((otInstance*) p_notification->Data[0],
 8009512:	4b6e      	ldr	r3, [pc, #440]	; (80096cc <OpenThread_CallBack_Processing+0x8dc>)
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	683a      	ldr	r2, [r7, #0]
 8009518:	6892      	ldr	r2, [r2, #8]
 800951a:	4610      	mov	r0, r2
          (otRadioFrame*) p_notification->Data[1],
 800951c:	683a      	ldr	r2, [r7, #0]
 800951e:	68d2      	ldr	r2, [r2, #12]
      otLinkRawReceiveDoneCb((otInstance*) p_notification->Data[0],
 8009520:	4611      	mov	r1, r2
          (otError) p_notification->Data[2]);
 8009522:	683a      	ldr	r2, [r7, #0]
 8009524:	6912      	ldr	r2, [r2, #16]
      otLinkRawReceiveDoneCb((otInstance*) p_notification->Data[0],
 8009526:	b2d2      	uxtb	r2, r2
 8009528:	4798      	blx	r3
    }
    break;
 800952a:	e1c6      	b.n	80098ba <OpenThread_CallBack_Processing+0xaca>
  case MSG_M0TOM4_LINK_RAW_TRANSMIT_DONE:
    if (otLinkRawTransmitDoneCb != NULL)
 800952c:	4b68      	ldr	r3, [pc, #416]	; (80096d0 <OpenThread_CallBack_Processing+0x8e0>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	2b00      	cmp	r3, #0
 8009532:	f000 81c4 	beq.w	80098be <OpenThread_CallBack_Processing+0xace>
    {
      otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 8009536:	4b66      	ldr	r3, [pc, #408]	; (80096d0 <OpenThread_CallBack_Processing+0x8e0>)
 8009538:	681c      	ldr	r4, [r3, #0]
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	689b      	ldr	r3, [r3, #8]
 800953e:	4618      	mov	r0, r3
          (otRadioFrame*) p_notification->Data[1],
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	68db      	ldr	r3, [r3, #12]
      otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 8009544:	4619      	mov	r1, r3
          (otRadioFrame*) p_notification->Data[2],
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	691b      	ldr	r3, [r3, #16]
      otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 800954a:	461a      	mov	r2, r3
          (otError) p_notification->Data[3]);
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	695b      	ldr	r3, [r3, #20]
      otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 8009550:	b2db      	uxtb	r3, r3
 8009552:	47a0      	blx	r4
    }
    break;
 8009554:	e1b3      	b.n	80098be <OpenThread_CallBack_Processing+0xace>
  case MSG_M0TOM4_LINK_RAW_ENERGY_SCAN_DONE:
    if (otLinkRawEnergyScanDoneCb != NULL)
 8009556:	4b5f      	ldr	r3, [pc, #380]	; (80096d4 <OpenThread_CallBack_Processing+0x8e4>)
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	2b00      	cmp	r3, #0
 800955c:	f000 81b1 	beq.w	80098c2 <OpenThread_CallBack_Processing+0xad2>
    {
      otLinkRawEnergyScanDoneCb((otInstance*) p_notification->Data[0],
 8009560:	4b5c      	ldr	r3, [pc, #368]	; (80096d4 <OpenThread_CallBack_Processing+0x8e4>)
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	683a      	ldr	r2, [r7, #0]
 8009566:	6892      	ldr	r2, [r2, #8]
 8009568:	4610      	mov	r0, r2
          (int8_t) p_notification->Data[1]);
 800956a:	683a      	ldr	r2, [r7, #0]
 800956c:	68d2      	ldr	r2, [r2, #12]
      otLinkRawEnergyScanDoneCb((otInstance*) p_notification->Data[0],
 800956e:	b252      	sxtb	r2, r2
 8009570:	4611      	mov	r1, r2
 8009572:	4798      	blx	r3
    }
    break;
 8009574:	e1a5      	b.n	80098c2 <OpenThread_CallBack_Processing+0xad2>
  case MSG_M0TOM4_UDP_RECEIVE:
    if (otUdpReceiveCb != NULL)
 8009576:	4b58      	ldr	r3, [pc, #352]	; (80096d8 <OpenThread_CallBack_Processing+0x8e8>)
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	2b00      	cmp	r3, #0
 800957c:	f000 81a3 	beq.w	80098c6 <OpenThread_CallBack_Processing+0xad6>
    {
      otUdpReceiveCb((void*) p_notification->Data[0],
 8009580:	4b55      	ldr	r3, [pc, #340]	; (80096d8 <OpenThread_CallBack_Processing+0x8e8>)
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	683a      	ldr	r2, [r7, #0]
 8009586:	6892      	ldr	r2, [r2, #8]
 8009588:	4610      	mov	r0, r2
          (otMessage*) p_notification->Data[1],
 800958a:	683a      	ldr	r2, [r7, #0]
 800958c:	68d2      	ldr	r2, [r2, #12]
      otUdpReceiveCb((void*) p_notification->Data[0],
 800958e:	4611      	mov	r1, r2
          (otMessageInfo*) p_notification->Data[2]);
 8009590:	683a      	ldr	r2, [r7, #0]
 8009592:	6912      	ldr	r2, [r2, #16]
      otUdpReceiveCb((void*) p_notification->Data[0],
 8009594:	4798      	blx	r3
    }
    break;
 8009596:	e196      	b.n	80098c6 <OpenThread_CallBack_Processing+0xad6>
  case MSG_M0TOM4_UDP_HANDLER:
      mySTUdpHandlerContext = (STUdpHandlerContextType*) p_notification->Data[0];
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	689b      	ldr	r3, [r3, #8]
 800959c:	461a      	mov	r2, r3
 800959e:	4b4f      	ldr	r3, [pc, #316]	; (80096dc <OpenThread_CallBack_Processing+0x8ec>)
 80095a0:	601a      	str	r2, [r3, #0]

      otUdpHandlerCb = mySTUdpHandlerContext->mHandler;
 80095a2:	4b4e      	ldr	r3, [pc, #312]	; (80096dc <OpenThread_CallBack_Processing+0x8ec>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	685b      	ldr	r3, [r3, #4]
 80095a8:	4a4d      	ldr	r2, [pc, #308]	; (80096e0 <OpenThread_CallBack_Processing+0x8f0>)
 80095aa:	6013      	str	r3, [r2, #0]

      if (otUdpHandlerCb != NULL)
 80095ac:	4b4c      	ldr	r3, [pc, #304]	; (80096e0 <OpenThread_CallBack_Processing+0x8f0>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	f000 818a 	beq.w	80098ca <OpenThread_CallBack_Processing+0xada>
      {
        p_notification->Data[0] = otUdpHandlerCb(mySTUdpHandlerContext->mContext,
 80095b6:	4b4a      	ldr	r3, [pc, #296]	; (80096e0 <OpenThread_CallBack_Processing+0x8f0>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4a48      	ldr	r2, [pc, #288]	; (80096dc <OpenThread_CallBack_Processing+0x8ec>)
 80095bc:	6812      	ldr	r2, [r2, #0]
 80095be:	6810      	ldr	r0, [r2, #0]
            (otMessage *) p_notification->Data[1],
 80095c0:	683a      	ldr	r2, [r7, #0]
 80095c2:	68d2      	ldr	r2, [r2, #12]
        p_notification->Data[0] = otUdpHandlerCb(mySTUdpHandlerContext->mContext,
 80095c4:	4611      	mov	r1, r2
            (otMessageInfo *) p_notification->Data[2]);
 80095c6:	683a      	ldr	r2, [r7, #0]
 80095c8:	6912      	ldr	r2, [r2, #16]
        p_notification->Data[0] = otUdpHandlerCb(mySTUdpHandlerContext->mContext,
 80095ca:	4798      	blx	r3
 80095cc:	4603      	mov	r3, r0
 80095ce:	461a      	mov	r2, r3
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	609a      	str	r2, [r3, #8]
      }
      break;
 80095d4:	e179      	b.n	80098ca <OpenThread_CallBack_Processing+0xada>
          (void *) p_notification->Data[4]);
    }
    break;
#endif /* OPENTHREAD_CONFIG_UDP_FORWARD_ENABLE */
  case MSG_M0TOM4_NETWORK_TIME_SYNC_CALLBACK_FN:
    if (otNetworkTimeSyncCb != NULL)
 80095d6:	4b43      	ldr	r3, [pc, #268]	; (80096e4 <OpenThread_CallBack_Processing+0x8f4>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	f000 8177 	beq.w	80098ce <OpenThread_CallBack_Processing+0xade>
    {
      otNetworkTimeSyncCb((void *)p_notification->Data[0]);
 80095e0:	4b40      	ldr	r3, [pc, #256]	; (80096e4 <OpenThread_CallBack_Processing+0x8f4>)
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	683a      	ldr	r2, [r7, #0]
 80095e6:	6892      	ldr	r2, [r2, #8]
 80095e8:	4610      	mov	r0, r2
 80095ea:	4798      	blx	r3
    }
    break;
 80095ec:	e16f      	b.n	80098ce <OpenThread_CallBack_Processing+0xade>
  case MSG_M0TOM4_SNTP_RESPONSE_HANDLER:
    if (otSntpResponseHandlerCb != NULL)
 80095ee:	4b3e      	ldr	r3, [pc, #248]	; (80096e8 <OpenThread_CallBack_Processing+0x8f8>)
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	f000 816d 	beq.w	80098d2 <OpenThread_CallBack_Processing+0xae2>
    {
      otSntpResponseHandlerCb((void *)p_notification->Data[0],
 80095f8:	4b3b      	ldr	r3, [pc, #236]	; (80096e8 <OpenThread_CallBack_Processing+0x8f8>)
 80095fa:	6819      	ldr	r1, [r3, #0]
 80095fc:	683b      	ldr	r3, [r7, #0]
 80095fe:	689b      	ldr	r3, [r3, #8]
 8009600:	4618      	mov	r0, r3
          (uint64_t)p_notification->Data[1],
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	68db      	ldr	r3, [r3, #12]
      otSntpResponseHandlerCb((void *)p_notification->Data[0],
 8009606:	2200      	movs	r2, #0
 8009608:	461c      	mov	r4, r3
 800960a:	4615      	mov	r5, r2
          (otError)p_notification->Data[2]);
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	691b      	ldr	r3, [r3, #16]
      otSntpResponseHandlerCb((void *)p_notification->Data[0],
 8009610:	b2db      	uxtb	r3, r3
 8009612:	9300      	str	r3, [sp, #0]
 8009614:	4622      	mov	r2, r4
 8009616:	462b      	mov	r3, r5
 8009618:	4788      	blx	r1
    }
    break;
 800961a:	e15a      	b.n	80098d2 <OpenThread_CallBack_Processing+0xae2>
    }
    break;
#endif
#if OPENTHREAD_CONFIG_PING_SENDER_ENABLE
  case MSG_M0TOM4_PING_SENDER_REPLY_CALLBACK:
    if (otPingSenderReplyCb != NULL)
 800961c:	4b33      	ldr	r3, [pc, #204]	; (80096ec <OpenThread_CallBack_Processing+0x8fc>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	2b00      	cmp	r3, #0
 8009622:	f000 8158 	beq.w	80098d6 <OpenThread_CallBack_Processing+0xae6>
    {
      otPingSenderReplyCb((const otPingSenderReply *) p_notification->Data[0],
 8009626:	4b31      	ldr	r3, [pc, #196]	; (80096ec <OpenThread_CallBack_Processing+0x8fc>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	683a      	ldr	r2, [r7, #0]
 800962c:	6892      	ldr	r2, [r2, #8]
 800962e:	4610      	mov	r0, r2
          (void *) p_notification->Data[1]);
 8009630:	683a      	ldr	r2, [r7, #0]
 8009632:	68d2      	ldr	r2, [r2, #12]
      otPingSenderReplyCb((const otPingSenderReply *) p_notification->Data[0],
 8009634:	4611      	mov	r1, r2
 8009636:	4798      	blx	r3
    }
    break;
 8009638:	e14d      	b.n	80098d6 <OpenThread_CallBack_Processing+0xae6>
  case MSG_M0TOM4_PING_SENDER_STATISTICS_CALLBACK:
    if (otPingSenderStatisticsCb != NULL)
 800963a:	4b2d      	ldr	r3, [pc, #180]	; (80096f0 <OpenThread_CallBack_Processing+0x900>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	2b00      	cmp	r3, #0
 8009640:	f000 814b 	beq.w	80098da <OpenThread_CallBack_Processing+0xaea>
    {
      otPingSenderStatisticsCb((const otPingSenderStatistics *) p_notification->Data[0],
 8009644:	4b2a      	ldr	r3, [pc, #168]	; (80096f0 <OpenThread_CallBack_Processing+0x900>)
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	683a      	ldr	r2, [r7, #0]
 800964a:	6892      	ldr	r2, [r2, #8]
 800964c:	4610      	mov	r0, r2
          (void *) p_notification->Data[1]);
 800964e:	683a      	ldr	r2, [r7, #0]
 8009650:	68d2      	ldr	r2, [r2, #12]
      otPingSenderStatisticsCb((const otPingSenderStatistics *) p_notification->Data[0],
 8009652:	4611      	mov	r1, r2
 8009654:	4798      	blx	r3
    }
    break;
 8009656:	e140      	b.n	80098da <OpenThread_CallBack_Processing+0xaea>
//      otTcpBytesAckedCb((otTcpEndpoint *) p_notification->Data[0],
//          (size_t) p_notification->Data[1]);
//    }
//    break;
  case MSG_M0TOM4_TCP_DISCONNECTED_CALLBACK:
    mySTTcpEndpointHandlerContext = (STTcpEndpointHandlerContextType*) ((otTcpEndpoint *)p_notification->Data[0])->mContext;
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	689b      	ldr	r3, [r3, #8]
 800965c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8009660:	4a24      	ldr	r2, [pc, #144]	; (80096f4 <OpenThread_CallBack_Processing+0x904>)
 8009662:	6013      	str	r3, [r2, #0]

    otTcpDisconnectedCb = mySTTcpEndpointHandlerContext->mDisconnectedCallback;
 8009664:	4b23      	ldr	r3, [pc, #140]	; (80096f4 <OpenThread_CallBack_Processing+0x904>)
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	695b      	ldr	r3, [r3, #20]
 800966a:	4a23      	ldr	r2, [pc, #140]	; (80096f8 <OpenThread_CallBack_Processing+0x908>)
 800966c:	6013      	str	r3, [r2, #0]

    if (otTcpDisconnectedCb != NULL)
 800966e:	4b22      	ldr	r3, [pc, #136]	; (80096f8 <OpenThread_CallBack_Processing+0x908>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	2b00      	cmp	r3, #0
 8009674:	f000 8133 	beq.w	80098de <OpenThread_CallBack_Processing+0xaee>
    {
      otTcpDisconnectedCb((otTcpEndpoint *) p_notification->Data[0],
 8009678:	4b1f      	ldr	r3, [pc, #124]	; (80096f8 <OpenThread_CallBack_Processing+0x908>)
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	683a      	ldr	r2, [r7, #0]
 800967e:	6892      	ldr	r2, [r2, #8]
 8009680:	4610      	mov	r0, r2
          (otTcpDisconnectedReason) p_notification->Data[1]);
 8009682:	683a      	ldr	r2, [r7, #0]
 8009684:	68d2      	ldr	r2, [r2, #12]
      otTcpDisconnectedCb((otTcpEndpoint *) p_notification->Data[0],
 8009686:	b2d2      	uxtb	r2, r2
 8009688:	4611      	mov	r1, r2
 800968a:	4798      	blx	r3
    }
    break;
 800968c:	e127      	b.n	80098de <OpenThread_CallBack_Processing+0xaee>
  case MSG_M0TOM4_TCP_ESTABLISHED_CALLBACK:
    mySTTcpEndpointHandlerContext = (STTcpEndpointHandlerContextType*) ((otTcpEndpoint *)p_notification->Data[0])->mContext;
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	689b      	ldr	r3, [r3, #8]
 8009692:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8009696:	4a17      	ldr	r2, [pc, #92]	; (80096f4 <OpenThread_CallBack_Processing+0x904>)
 8009698:	6013      	str	r3, [r2, #0]

    otTcpEstablishedCb = mySTTcpEndpointHandlerContext->mEstablishedCallback;
 800969a:	4b16      	ldr	r3, [pc, #88]	; (80096f4 <OpenThread_CallBack_Processing+0x904>)
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	685b      	ldr	r3, [r3, #4]
 80096a0:	4a16      	ldr	r2, [pc, #88]	; (80096fc <OpenThread_CallBack_Processing+0x90c>)
 80096a2:	6013      	str	r3, [r2, #0]

    if (otTcpEstablishedCb != NULL)
 80096a4:	4b15      	ldr	r3, [pc, #84]	; (80096fc <OpenThread_CallBack_Processing+0x90c>)
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	f000 811a 	beq.w	80098e2 <OpenThread_CallBack_Processing+0xaf2>
    {
      otTcpEstablishedCb((otTcpEndpoint *) p_notification->Data[0]);
 80096ae:	4b13      	ldr	r3, [pc, #76]	; (80096fc <OpenThread_CallBack_Processing+0x90c>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	683a      	ldr	r2, [r7, #0]
 80096b4:	6892      	ldr	r2, [r2, #8]
 80096b6:	4610      	mov	r0, r2
 80096b8:	4798      	blx	r3
    }
    break;
 80096ba:	e112      	b.n	80098e2 <OpenThread_CallBack_Processing+0xaf2>
 80096bc:	20000604 	.word	0x20000604
 80096c0:	20000608 	.word	0x20000608
 80096c4:	20000614 	.word	0x20000614
 80096c8:	20000618 	.word	0x20000618
 80096cc:	2000061c 	.word	0x2000061c
 80096d0:	20000620 	.word	0x20000620
 80096d4:	20000624 	.word	0x20000624
 80096d8:	20000628 	.word	0x20000628
 80096dc:	20000630 	.word	0x20000630
 80096e0:	2000062c 	.word	0x2000062c
 80096e4:	20000650 	.word	0x20000650
 80096e8:	20000654 	.word	0x20000654
 80096ec:	20000684 	.word	0x20000684
 80096f0:	20000688 	.word	0x20000688
 80096f4:	2000068c 	.word	0x2000068c
 80096f8:	20000694 	.word	0x20000694
 80096fc:	20000698 	.word	0x20000698
  case MSG_M0TOM4_TCP_RECEIVE_AVAILABLE_CALLBACK:
    mySTTcpEndpointHandlerContext = (STTcpEndpointHandlerContextType*) ((otTcpEndpoint *)p_notification->Data[0])->mContext;
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	689b      	ldr	r3, [r3, #8]
 8009704:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8009708:	4a7f      	ldr	r2, [pc, #508]	; (8009908 <OpenThread_CallBack_Processing+0xb18>)
 800970a:	6013      	str	r3, [r2, #0]

    otTcpReceiveAvailableCb = mySTTcpEndpointHandlerContext->mReceiveAvailableCallback;
 800970c:	4b7e      	ldr	r3, [pc, #504]	; (8009908 <OpenThread_CallBack_Processing+0xb18>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	691b      	ldr	r3, [r3, #16]
 8009712:	4a7e      	ldr	r2, [pc, #504]	; (800990c <OpenThread_CallBack_Processing+0xb1c>)
 8009714:	6013      	str	r3, [r2, #0]

    if (otTcpReceiveAvailableCb != NULL)
 8009716:	4b7d      	ldr	r3, [pc, #500]	; (800990c <OpenThread_CallBack_Processing+0xb1c>)
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	2b00      	cmp	r3, #0
 800971c:	f000 80e3 	beq.w	80098e6 <OpenThread_CallBack_Processing+0xaf6>
    {
      otTcpReceiveAvailableCb((otTcpEndpoint *) p_notification->Data[0],
 8009720:	4b7a      	ldr	r3, [pc, #488]	; (800990c <OpenThread_CallBack_Processing+0xb1c>)
 8009722:	681c      	ldr	r4, [r3, #0]
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	689b      	ldr	r3, [r3, #8]
 8009728:	4618      	mov	r0, r3
          (size_t) p_notification->Data[1],
 800972a:	683b      	ldr	r3, [r7, #0]
 800972c:	68d9      	ldr	r1, [r3, #12]
          (bool) p_notification->Data[2],
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	691b      	ldr	r3, [r3, #16]
      otTcpReceiveAvailableCb((otTcpEndpoint *) p_notification->Data[0],
 8009732:	2b00      	cmp	r3, #0
 8009734:	bf14      	ite	ne
 8009736:	2301      	movne	r3, #1
 8009738:	2300      	moveq	r3, #0
 800973a:	b2da      	uxtb	r2, r3
          (size_t) p_notification->Data[3]);
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	695b      	ldr	r3, [r3, #20]
      otTcpReceiveAvailableCb((otTcpEndpoint *) p_notification->Data[0],
 8009740:	47a0      	blx	r4
    }
    break;
 8009742:	e0d0      	b.n	80098e6 <OpenThread_CallBack_Processing+0xaf6>
  case MSG_M0TOM4_TCP_SEND_DONE_CALLBACK:
    mySTTcpEndpointHandlerContext = (STTcpEndpointHandlerContextType*) ((otTcpEndpoint *)p_notification->Data[0])->mContext;
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	689b      	ldr	r3, [r3, #8]
 8009748:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800974c:	4a6e      	ldr	r2, [pc, #440]	; (8009908 <OpenThread_CallBack_Processing+0xb18>)
 800974e:	6013      	str	r3, [r2, #0]

    otTcpSendDoneCb = mySTTcpEndpointHandlerContext->mSendDoneCallback;
 8009750:	4b6d      	ldr	r3, [pc, #436]	; (8009908 <OpenThread_CallBack_Processing+0xb18>)
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	689b      	ldr	r3, [r3, #8]
 8009756:	4a6e      	ldr	r2, [pc, #440]	; (8009910 <OpenThread_CallBack_Processing+0xb20>)
 8009758:	6013      	str	r3, [r2, #0]

    if (otTcpSendDoneCb != NULL)
 800975a:	4b6d      	ldr	r3, [pc, #436]	; (8009910 <OpenThread_CallBack_Processing+0xb20>)
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	2b00      	cmp	r3, #0
 8009760:	f000 80c3 	beq.w	80098ea <OpenThread_CallBack_Processing+0xafa>
    {
      otTcpSendDoneCb((otTcpEndpoint *) p_notification->Data[0],
 8009764:	4b6a      	ldr	r3, [pc, #424]	; (8009910 <OpenThread_CallBack_Processing+0xb20>)
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	683a      	ldr	r2, [r7, #0]
 800976a:	6892      	ldr	r2, [r2, #8]
 800976c:	4610      	mov	r0, r2
          (otLinkedBuffer *) p_notification->Data[1]);
 800976e:	683a      	ldr	r2, [r7, #0]
 8009770:	68d2      	ldr	r2, [r2, #12]
      otTcpSendDoneCb((otTcpEndpoint *) p_notification->Data[0],
 8009772:	4611      	mov	r1, r2
 8009774:	4798      	blx	r3
    }
    break;
 8009776:	e0b8      	b.n	80098ea <OpenThread_CallBack_Processing+0xafa>
//    {
//      otTcpSendReadyCb((otTcpEndpoint *) p_notification->Data[0]);
//    }
//    break;
  case MSG_M0TOM4_TCP_FORWARD_PROGRESS_CALLBACK:
    mySTTcpEndpointHandlerContext = (STTcpEndpointHandlerContextType*) ((otTcpEndpoint *)p_notification->Data[0])->mContext;
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	689b      	ldr	r3, [r3, #8]
 800977c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8009780:	4a61      	ldr	r2, [pc, #388]	; (8009908 <OpenThread_CallBack_Processing+0xb18>)
 8009782:	6013      	str	r3, [r2, #0]

    mForwardProgressCallback = mySTTcpEndpointHandlerContext->mForwardProgressCallback;
 8009784:	4b60      	ldr	r3, [pc, #384]	; (8009908 <OpenThread_CallBack_Processing+0xb18>)
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	68db      	ldr	r3, [r3, #12]
 800978a:	4a62      	ldr	r2, [pc, #392]	; (8009914 <OpenThread_CallBack_Processing+0xb24>)
 800978c:	6013      	str	r3, [r2, #0]

    if (mForwardProgressCallback != NULL)
 800978e:	4b61      	ldr	r3, [pc, #388]	; (8009914 <OpenThread_CallBack_Processing+0xb24>)
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	2b00      	cmp	r3, #0
 8009794:	f000 80ab 	beq.w	80098ee <OpenThread_CallBack_Processing+0xafe>
    {
      mForwardProgressCallback((otTcpEndpoint *)p_notification->Data[0],
 8009798:	4b5e      	ldr	r3, [pc, #376]	; (8009914 <OpenThread_CallBack_Processing+0xb24>)
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	683a      	ldr	r2, [r7, #0]
 800979e:	6892      	ldr	r2, [r2, #8]
 80097a0:	4610      	mov	r0, r2
          (size_t) p_notification->Data[1],
 80097a2:	683a      	ldr	r2, [r7, #0]
 80097a4:	68d1      	ldr	r1, [r2, #12]
          (size_t) p_notification->Data[2]);
 80097a6:	683a      	ldr	r2, [r7, #0]
 80097a8:	6912      	ldr	r2, [r2, #16]
      mForwardProgressCallback((otTcpEndpoint *)p_notification->Data[0],
 80097aa:	4798      	blx	r3
    }
    break;
 80097ac:	e09f      	b.n	80098ee <OpenThread_CallBack_Processing+0xafe>
  case MSG_M0TOM4_TCP_ACCEPT_READY_CALLBACK:
    mySTTcpListenerHandlerContext = (STTcpListenerHandlerContextType*) ((otTcpListener *)p_notification->Data[0])->mContext;
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	689b      	ldr	r3, [r3, #8]
 80097b2:	6a1b      	ldr	r3, [r3, #32]
 80097b4:	4a58      	ldr	r2, [pc, #352]	; (8009918 <OpenThread_CallBack_Processing+0xb28>)
 80097b6:	6013      	str	r3, [r2, #0]

    otTcpAcceptReadyCb = mySTTcpListenerHandlerContext->mAcceptReadyCallback;
 80097b8:	4b57      	ldr	r3, [pc, #348]	; (8009918 <OpenThread_CallBack_Processing+0xb28>)
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	685b      	ldr	r3, [r3, #4]
 80097be:	4a57      	ldr	r2, [pc, #348]	; (800991c <OpenThread_CallBack_Processing+0xb2c>)
 80097c0:	6013      	str	r3, [r2, #0]

    if (otTcpAcceptReadyCb != NULL)
 80097c2:	4b56      	ldr	r3, [pc, #344]	; (800991c <OpenThread_CallBack_Processing+0xb2c>)
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	f000 8093 	beq.w	80098f2 <OpenThread_CallBack_Processing+0xb02>
    {
      p_notification->Data[0] = otTcpAcceptReadyCb((otTcpListener *) p_notification->Data[0],
 80097cc:	4b53      	ldr	r3, [pc, #332]	; (800991c <OpenThread_CallBack_Processing+0xb2c>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	683a      	ldr	r2, [r7, #0]
 80097d2:	6892      	ldr	r2, [r2, #8]
 80097d4:	4610      	mov	r0, r2
          (const otSockAddr *) p_notification->Data[1],
 80097d6:	683a      	ldr	r2, [r7, #0]
 80097d8:	68d2      	ldr	r2, [r2, #12]
      p_notification->Data[0] = otTcpAcceptReadyCb((otTcpListener *) p_notification->Data[0],
 80097da:	4611      	mov	r1, r2
          (otTcpEndpoint **) p_notification->Data[2]);
 80097dc:	683a      	ldr	r2, [r7, #0]
 80097de:	6912      	ldr	r2, [r2, #16]
      p_notification->Data[0] = otTcpAcceptReadyCb((otTcpListener *) p_notification->Data[0],
 80097e0:	4798      	blx	r3
 80097e2:	4603      	mov	r3, r0
 80097e4:	461a      	mov	r2, r3
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	609a      	str	r2, [r3, #8]
    }
    break;
 80097ea:	e082      	b.n	80098f2 <OpenThread_CallBack_Processing+0xb02>
  case MSG_M0TOM4_TCP_ACCEPT_DONE_CALLBACK:
    mySTTcpListenerHandlerContext = (STTcpListenerHandlerContextType*) ((otTcpListener *)p_notification->Data[0])->mContext;
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	689b      	ldr	r3, [r3, #8]
 80097f0:	6a1b      	ldr	r3, [r3, #32]
 80097f2:	4a49      	ldr	r2, [pc, #292]	; (8009918 <OpenThread_CallBack_Processing+0xb28>)
 80097f4:	6013      	str	r3, [r2, #0]

    otTcpAcceptDoneCb = mySTTcpListenerHandlerContext->mAcceptDoneCallback;
 80097f6:	4b48      	ldr	r3, [pc, #288]	; (8009918 <OpenThread_CallBack_Processing+0xb28>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	689b      	ldr	r3, [r3, #8]
 80097fc:	4a48      	ldr	r2, [pc, #288]	; (8009920 <OpenThread_CallBack_Processing+0xb30>)
 80097fe:	6013      	str	r3, [r2, #0]

    if (otTcpAcceptDoneCb != NULL)
 8009800:	4b47      	ldr	r3, [pc, #284]	; (8009920 <OpenThread_CallBack_Processing+0xb30>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d076      	beq.n	80098f6 <OpenThread_CallBack_Processing+0xb06>
    {
      otTcpAcceptDoneCb((otTcpListener *) p_notification->Data[0],
 8009808:	4b45      	ldr	r3, [pc, #276]	; (8009920 <OpenThread_CallBack_Processing+0xb30>)
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	683a      	ldr	r2, [r7, #0]
 800980e:	6892      	ldr	r2, [r2, #8]
 8009810:	4610      	mov	r0, r2
          (otTcpEndpoint *) p_notification->Data[1],
 8009812:	683a      	ldr	r2, [r7, #0]
 8009814:	68d2      	ldr	r2, [r2, #12]
      otTcpAcceptDoneCb((otTcpListener *) p_notification->Data[0],
 8009816:	4611      	mov	r1, r2
          (const otSockAddr *) p_notification->Data[2]);
 8009818:	683a      	ldr	r2, [r7, #0]
 800981a:	6912      	ldr	r2, [r2, #16]
      otTcpAcceptDoneCb((otTcpListener *) p_notification->Data[0],
 800981c:	4798      	blx	r3
    }
    break;
 800981e:	e06a      	b.n	80098f6 <OpenThread_CallBack_Processing+0xb06>
#endif /* OPENTHREAD_CONFIG_TCP_ENABLE */
  default:
    status = HAL_ERROR;
 8009820:	2301      	movs	r3, #1
 8009822:	71fb      	strb	r3, [r7, #7]
    break;
 8009824:	e068      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 8009826:	bf00      	nop
 8009828:	e066      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 800982a:	bf00      	nop
 800982c:	e064      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 800982e:	bf00      	nop
 8009830:	e062      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 8009832:	bf00      	nop
 8009834:	e060      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 8009836:	bf00      	nop
 8009838:	e05e      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 800983a:	bf00      	nop
 800983c:	e05c      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 800983e:	bf00      	nop
 8009840:	e05a      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 8009842:	bf00      	nop
 8009844:	e058      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 8009846:	bf00      	nop
 8009848:	e056      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 800984a:	bf00      	nop
 800984c:	e054      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 800984e:	bf00      	nop
 8009850:	e052      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 8009852:	bf00      	nop
 8009854:	e050      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 8009856:	bf00      	nop
 8009858:	e04e      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 800985a:	bf00      	nop
 800985c:	e04c      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 800985e:	bf00      	nop
 8009860:	e04a      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 8009862:	bf00      	nop
 8009864:	e048      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 8009866:	bf00      	nop
 8009868:	e046      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 800986a:	bf00      	nop
 800986c:	e044      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 800986e:	bf00      	nop
 8009870:	e042      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 8009872:	bf00      	nop
 8009874:	e040      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 8009876:	bf00      	nop
 8009878:	e03e      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 800987a:	bf00      	nop
 800987c:	e03c      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 800987e:	bf00      	nop
 8009880:	e03a      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 8009882:	bf00      	nop
 8009884:	e038      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 8009886:	bf00      	nop
 8009888:	e036      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 800988a:	bf00      	nop
 800988c:	e034      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 800988e:	bf00      	nop
 8009890:	e032      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 8009892:	bf00      	nop
 8009894:	e030      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 8009896:	bf00      	nop
 8009898:	e02e      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 800989a:	bf00      	nop
 800989c:	e02c      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 800989e:	bf00      	nop
 80098a0:	e02a      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098a2:	bf00      	nop
 80098a4:	e028      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098a6:	bf00      	nop
 80098a8:	e026      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098aa:	bf00      	nop
 80098ac:	e024      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098ae:	bf00      	nop
 80098b0:	e022      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098b2:	bf00      	nop
 80098b4:	e020      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098b6:	bf00      	nop
 80098b8:	e01e      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098ba:	bf00      	nop
 80098bc:	e01c      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098be:	bf00      	nop
 80098c0:	e01a      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098c2:	bf00      	nop
 80098c4:	e018      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098c6:	bf00      	nop
 80098c8:	e016      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
      break;
 80098ca:	bf00      	nop
 80098cc:	e014      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098ce:	bf00      	nop
 80098d0:	e012      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098d2:	bf00      	nop
 80098d4:	e010      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098d6:	bf00      	nop
 80098d8:	e00e      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098da:	bf00      	nop
 80098dc:	e00c      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098de:	bf00      	nop
 80098e0:	e00a      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098e2:	bf00      	nop
 80098e4:	e008      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098e6:	bf00      	nop
 80098e8:	e006      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098ea:	bf00      	nop
 80098ec:	e004      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098ee:	bf00      	nop
 80098f0:	e002      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098f2:	bf00      	nop
 80098f4:	e000      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb08>
    break;
 80098f6:	bf00      	nop
  }

  TL_THREAD_SendAck();
 80098f8:	f000 fdbc 	bl	800a474 <TL_THREAD_SendAck>
  return status;
 80098fc:	79fb      	ldrb	r3, [r7, #7]

}
 80098fe:	4618      	mov	r0, r3
 8009900:	3708      	adds	r7, #8
 8009902:	46bd      	mov	sp, r7
 8009904:	bdb0      	pop	{r4, r5, r7, pc}
 8009906:	bf00      	nop
 8009908:	2000068c 	.word	0x2000068c
 800990c:	2000069c 	.word	0x2000069c
 8009910:	200006a0 	.word	0x200006a0
 8009914:	200006ac 	.word	0x200006ac
 8009918:	20000690 	.word	0x20000690
 800991c:	200006a4 	.word	0x200006a4
 8009920:	200006a8 	.word	0x200006a8

08009924 <otPlatRadioSetTransmitPower>:
 * @retval OT_ERROR_NONE             Successfully set the transmit power.
 * @retval OT_ERROR_NOT_IMPLEMENTED  Transmit power configuration via dBm is not implemented.
 *
 */
otError otPlatRadioSetTransmitPower(otInstance *aInstance, int8_t aPower)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	b084      	sub	sp, #16
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
 800992c:	460b      	mov	r3, r1
 800992e:	70fb      	strb	r3, [r7, #3]
    Pre_OtCmdProcessing();
 8009930:	f7f7 fef8 	bl	8001724 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009934:	f7f7 fe7c 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8009938:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_RADIO_SET_TRANSMIT_POWER;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	2200      	movs	r2, #0
 800993e:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8009942:	701a      	strb	r2, [r3, #0]
 8009944:	2200      	movs	r2, #0
 8009946:	f042 0202 	orr.w	r2, r2, #2
 800994a:	705a      	strb	r2, [r3, #1]
 800994c:	2200      	movs	r2, #0
 800994e:	709a      	strb	r2, [r3, #2]
 8009950:	2200      	movs	r2, #0
 8009952:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=1;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	2200      	movs	r2, #0
 8009958:	f042 0201 	orr.w	r2, r2, #1
 800995c:	711a      	strb	r2, [r3, #4]
 800995e:	2200      	movs	r2, #0
 8009960:	715a      	strb	r2, [r3, #5]
 8009962:	2200      	movs	r2, #0
 8009964:	719a      	strb	r2, [r3, #6]
 8009966:	2200      	movs	r2, #0
 8009968:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aPower;
 800996a:	f997 2003 	ldrsb.w	r2, [r7, #3]
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	609a      	str	r2, [r3, #8]

    Ot_Cmd_Transfer();
 8009972:	f7f7 fea5 	bl	80016c0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009976:	f7f7 fe67 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 800997a:	60f8      	str	r0, [r7, #12]
    return (otError) p_ot_req->Data[0];
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	689b      	ldr	r3, [r3, #8]
 8009980:	b2db      	uxtb	r3, r3
}
 8009982:	4618      	mov	r0, r3
 8009984:	3710      	adds	r7, #16
 8009986:	46bd      	mov	sp, r7
 8009988:	bd80      	pop	{r7, pc}

0800998a <SHCI_C2_THREAD_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_THREAD_Init( void )
{
 800998a:	b580      	push	{r7, lr}
 800998c:	b086      	sub	sp, #24
 800998e:	af00      	add	r7, sp, #0
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8009990:	1d3b      	adds	r3, r7, #4
 8009992:	617b      	str	r3, [r7, #20]

  shci_send( SHCI_OPCODE_C2_THREAD_INIT,
 8009994:	697b      	ldr	r3, [r7, #20]
 8009996:	2200      	movs	r2, #0
 8009998:	2100      	movs	r1, #0
 800999a:	f64f 4067 	movw	r0, #64615	; 0xfc67
 800999e:	f000 f957 	bl	8009c50 <shci_send>
             0,
             0,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80099a2:	697b      	ldr	r3, [r7, #20]
 80099a4:	330b      	adds	r3, #11
 80099a6:	78db      	ldrb	r3, [r3, #3]
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	3718      	adds	r7, #24
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd80      	pop	{r7, pc}

080099b0 <SHCI_C2_FLASH_StoreData>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_FLASH_StoreData( SHCI_C2_FLASH_Ip_t Ip )
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b088      	sub	sp, #32
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	4603      	mov	r3, r0
 80099b8:	71fb      	strb	r3, [r7, #7]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 80099ba:	f107 030c 	add.w	r3, r7, #12
 80099be:	61fb      	str	r3, [r7, #28]

  local_buffer[0] = Ip;
 80099c0:	79fb      	ldrb	r3, [r7, #7]
 80099c2:	733b      	strb	r3, [r7, #12]

  shci_send( SHCI_OPCODE_C2_FLASH_STORE_DATA,
 80099c4:	f107 020c 	add.w	r2, r7, #12
 80099c8:	69fb      	ldr	r3, [r7, #28]
 80099ca:	2101      	movs	r1, #1
 80099cc:	f64f 406b 	movw	r0, #64619	; 0xfc6b
 80099d0:	f000 f93e 	bl	8009c50 <shci_send>
             1,
             local_buffer,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80099d4:	69fb      	ldr	r3, [r7, #28]
 80099d6:	330b      	adds	r3, #11
 80099d8:	78db      	ldrb	r3, [r3, #3]
}
 80099da:	4618      	mov	r0, r3
 80099dc:	3720      	adds	r7, #32
 80099de:	46bd      	mov	sp, r7
 80099e0:	bd80      	pop	{r7, pc}

080099e2 <SHCI_C2_RADIO_AllowLowPower>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_RADIO_AllowLowPower( SHCI_C2_FLASH_Ip_t Ip,uint8_t  FlagRadioLowPowerOn)
{
 80099e2:	b580      	push	{r7, lr}
 80099e4:	b088      	sub	sp, #32
 80099e6:	af00      	add	r7, sp, #0
 80099e8:	4603      	mov	r3, r0
 80099ea:	460a      	mov	r2, r1
 80099ec:	71fb      	strb	r3, [r7, #7]
 80099ee:	4613      	mov	r3, r2
 80099f0:	71bb      	strb	r3, [r7, #6]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 80099f2:	f107 030c 	add.w	r3, r7, #12
 80099f6:	61fb      	str	r3, [r7, #28]

  local_buffer[0] = Ip;
 80099f8:	79fb      	ldrb	r3, [r7, #7]
 80099fa:	733b      	strb	r3, [r7, #12]
  local_buffer[1] = FlagRadioLowPowerOn;
 80099fc:	79bb      	ldrb	r3, [r7, #6]
 80099fe:	737b      	strb	r3, [r7, #13]

  shci_send( SHCI_OPCODE_C2_RADIO_ALLOW_LOW_POWER,
 8009a00:	f107 020c 	add.w	r2, r7, #12
 8009a04:	69fb      	ldr	r3, [r7, #28]
 8009a06:	2102      	movs	r1, #2
 8009a08:	f64f 406d 	movw	r0, #64621	; 0xfc6d
 8009a0c:	f000 f920 	bl	8009c50 <shci_send>
             2,
             local_buffer,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8009a10:	69fb      	ldr	r3, [r7, #28]
 8009a12:	330b      	adds	r3, #11
 8009a14:	78db      	ldrb	r3, [r3, #3]
}
 8009a16:	4618      	mov	r0, r3
 8009a18:	3720      	adds	r7, #32
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	bd80      	pop	{r7, pc}
	...

08009a20 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8009a20:	b480      	push	{r7}
 8009a22:	b08b      	sub	sp, #44	; 0x2c
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 8009a28:	2300      	movs	r3, #0
 8009a2a:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8009a30:	2300      	movs	r3, #0
 8009a32:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8009a34:	2300      	movs	r3, #0
 8009a36:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 8009a38:	2300      	movs	r3, #0
 8009a3a:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8009a40:	2300      	movs	r3, #0
 8009a42:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8009a44:	2300      	movs	r3, #0
 8009a46:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8009a48:	4b4a      	ldr	r3, [pc, #296]	; (8009b74 <SHCI_GetWirelessFwInfo+0x154>)
 8009a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a4c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8009a50:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8009a52:	693b      	ldr	r3, [r7, #16]
 8009a54:	009b      	lsls	r3, r3, #2
 8009a56:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8009a5a:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8009a62:	68bb      	ldr	r3, [r7, #8]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	4a44      	ldr	r2, [pc, #272]	; (8009b78 <SHCI_GetWirelessFwInfo+0x158>)
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d10f      	bne.n	8009a8c <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 8009a6c:	68bb      	ldr	r3, [r7, #8]
 8009a6e:	695b      	ldr	r3, [r3, #20]
 8009a70:	627b      	str	r3, [r7, #36]	; 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 8009a72:	68bb      	ldr	r3, [r7, #8]
 8009a74:	699b      	ldr	r3, [r3, #24]
 8009a76:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 8009a78:	68bb      	ldr	r3, [r7, #8]
 8009a7a:	69db      	ldr	r3, [r3, #28]
 8009a7c:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 8009a7e:	68bb      	ldr	r3, [r7, #8]
 8009a80:	68db      	ldr	r3, [r3, #12]
 8009a82:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 8009a84:	68bb      	ldr	r3, [r7, #8]
 8009a86:	691b      	ldr	r3, [r3, #16]
 8009a88:	617b      	str	r3, [r7, #20]
 8009a8a:	e01a      	b.n	8009ac2 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 8009a8c:	693b      	ldr	r3, [r7, #16]
 8009a8e:	009b      	lsls	r3, r3, #2
 8009a90:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8009a94:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 8009a98:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	691b      	ldr	r3, [r3, #16]
 8009aa0:	627b      	str	r3, [r7, #36]	; 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	695b      	ldr	r3, [r3, #20]
 8009aa8:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	699b      	ldr	r3, [r3, #24]
 8009ab0:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	685b      	ldr	r3, [r3, #4]
 8009ab8:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	689b      	ldr	r3, [r3, #8]
 8009ac0:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8009ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ac4:	0e1b      	lsrs	r3, r3, #24
 8009ac6:	b2da      	uxtb	r2, r3
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8009acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ace:	0c1b      	lsrs	r3, r3, #16
 8009ad0:	b2da      	uxtb	r2, r3
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8009ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ad8:	0a1b      	lsrs	r3, r3, #8
 8009ada:	b2da      	uxtb	r2, r3
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 8009ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ae2:	091b      	lsrs	r3, r3, #4
 8009ae4:	b2db      	uxtb	r3, r3
 8009ae6:	f003 030f 	and.w	r3, r3, #15
 8009aea:	b2da      	uxtb	r2, r3
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 8009af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009af2:	b2db      	uxtb	r3, r3
 8009af4:	f003 030f 	and.w	r3, r3, #15
 8009af8:	b2da      	uxtb	r2, r3
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8009afe:	6a3b      	ldr	r3, [r7, #32]
 8009b00:	0e1b      	lsrs	r3, r3, #24
 8009b02:	b2da      	uxtb	r2, r3
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8009b08:	6a3b      	ldr	r3, [r7, #32]
 8009b0a:	0c1b      	lsrs	r3, r3, #16
 8009b0c:	b2da      	uxtb	r2, r3
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 8009b12:	6a3b      	ldr	r3, [r7, #32]
 8009b14:	0a1b      	lsrs	r3, r3, #8
 8009b16:	b2da      	uxtb	r2, r3
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8009b1c:	6a3b      	ldr	r3, [r7, #32]
 8009b1e:	b2da      	uxtb	r2, r3
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 8009b24:	69fb      	ldr	r3, [r7, #28]
 8009b26:	b2da      	uxtb	r2, r3
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8009b2c:	69bb      	ldr	r3, [r7, #24]
 8009b2e:	0e1b      	lsrs	r3, r3, #24
 8009b30:	b2da      	uxtb	r2, r3
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8009b36:	69bb      	ldr	r3, [r7, #24]
 8009b38:	0c1b      	lsrs	r3, r3, #16
 8009b3a:	b2da      	uxtb	r2, r3
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8009b40:	69bb      	ldr	r3, [r7, #24]
 8009b42:	0a1b      	lsrs	r3, r3, #8
 8009b44:	b2da      	uxtb	r2, r3
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8009b4a:	697b      	ldr	r3, [r7, #20]
 8009b4c:	0e1b      	lsrs	r3, r3, #24
 8009b4e:	b2da      	uxtb	r2, r3
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8009b54:	697b      	ldr	r3, [r7, #20]
 8009b56:	0c1b      	lsrs	r3, r3, #16
 8009b58:	b2da      	uxtb	r2, r3
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8009b5e:	697b      	ldr	r3, [r7, #20]
 8009b60:	b2da      	uxtb	r2, r3
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 8009b66:	2300      	movs	r3, #0
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	372c      	adds	r7, #44	; 0x2c
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b72:	4770      	bx	lr
 8009b74:	58004000 	.word	0x58004000
 8009b78:	a94656b9 	.word	0xa94656b9

08009b7c <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	b082      	sub	sp, #8
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
 8009b84:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8009b86:	683b      	ldr	r3, [r7, #0]
 8009b88:	685b      	ldr	r3, [r3, #4]
 8009b8a:	4a08      	ldr	r2, [pc, #32]	; (8009bac <shci_init+0x30>)
 8009b8c:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 8009b8e:	4a08      	ldr	r2, [pc, #32]	; (8009bb0 <shci_init+0x34>)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 8009b94:	4806      	ldr	r0, [pc, #24]	; (8009bb0 <shci_init+0x34>)
 8009b96:	f000 f911 	bl	8009dbc <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	f000 f894 	bl	8009ccc <TlInit>

  return;
 8009ba4:	bf00      	nop
}
 8009ba6:	3708      	adds	r7, #8
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	bd80      	pop	{r7, pc}
 8009bac:	200006d0 	.word	0x200006d0
 8009bb0:	200006b0 	.word	0x200006b0

08009bb4 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b084      	sub	sp, #16
 8009bb8:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8009bba:	4822      	ldr	r0, [pc, #136]	; (8009c44 <shci_user_evt_proc+0x90>)
 8009bbc:	f001 f86e 	bl	800ac9c <LST_is_empty>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d12b      	bne.n	8009c1e <shci_user_evt_proc+0x6a>
 8009bc6:	4b20      	ldr	r3, [pc, #128]	; (8009c48 <shci_user_evt_proc+0x94>)
 8009bc8:	781b      	ldrb	r3, [r3, #0]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d027      	beq.n	8009c1e <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8009bce:	f107 030c 	add.w	r3, r7, #12
 8009bd2:	4619      	mov	r1, r3
 8009bd4:	481b      	ldr	r0, [pc, #108]	; (8009c44 <shci_user_evt_proc+0x90>)
 8009bd6:	f001 f8f0 	bl	800adba <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 8009bda:	4b1c      	ldr	r3, [pc, #112]	; (8009c4c <shci_user_evt_proc+0x98>)
 8009bdc:	69db      	ldr	r3, [r3, #28]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d00c      	beq.n	8009bfc <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 8009be6:	2301      	movs	r3, #1
 8009be8:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 8009bea:	4b18      	ldr	r3, [pc, #96]	; (8009c4c <shci_user_evt_proc+0x98>)
 8009bec:	69db      	ldr	r3, [r3, #28]
 8009bee:	1d3a      	adds	r2, r7, #4
 8009bf0:	4610      	mov	r0, r2
 8009bf2:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 8009bf4:	793a      	ldrb	r2, [r7, #4]
 8009bf6:	4b14      	ldr	r3, [pc, #80]	; (8009c48 <shci_user_evt_proc+0x94>)
 8009bf8:	701a      	strb	r2, [r3, #0]
 8009bfa:	e002      	b.n	8009c02 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8009bfc:	4b12      	ldr	r3, [pc, #72]	; (8009c48 <shci_user_evt_proc+0x94>)
 8009bfe:	2201      	movs	r2, #1
 8009c00:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 8009c02:	4b11      	ldr	r3, [pc, #68]	; (8009c48 <shci_user_evt_proc+0x94>)
 8009c04:	781b      	ldrb	r3, [r3, #0]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d004      	beq.n	8009c14 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	f000 fcad 	bl	800a56c <TL_MM_EvtDone>
 8009c12:	e004      	b.n	8009c1e <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	4619      	mov	r1, r3
 8009c18:	480a      	ldr	r0, [pc, #40]	; (8009c44 <shci_user_evt_proc+0x90>)
 8009c1a:	f001 f861 	bl	800ace0 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8009c1e:	4809      	ldr	r0, [pc, #36]	; (8009c44 <shci_user_evt_proc+0x90>)
 8009c20:	f001 f83c 	bl	800ac9c <LST_is_empty>
 8009c24:	4603      	mov	r3, r0
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d107      	bne.n	8009c3a <shci_user_evt_proc+0x86>
 8009c2a:	4b07      	ldr	r3, [pc, #28]	; (8009c48 <shci_user_evt_proc+0x94>)
 8009c2c:	781b      	ldrb	r3, [r3, #0]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d003      	beq.n	8009c3a <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 8009c32:	4804      	ldr	r0, [pc, #16]	; (8009c44 <shci_user_evt_proc+0x90>)
 8009c34:	f7f8 fc68 	bl	8002508 <shci_notify_asynch_evt>
  }


  return;
 8009c38:	bf00      	nop
 8009c3a:	bf00      	nop
}
 8009c3c:	3710      	adds	r7, #16
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}
 8009c42:	bf00      	nop
 8009c44:	200000a4 	.word	0x200000a4
 8009c48:	200000b4 	.word	0x200000b4
 8009c4c:	200006b0 	.word	0x200006b0

08009c50 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b084      	sub	sp, #16
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	60ba      	str	r2, [r7, #8]
 8009c58:	607b      	str	r3, [r7, #4]
 8009c5a:	4603      	mov	r3, r0
 8009c5c:	81fb      	strh	r3, [r7, #14]
 8009c5e:	460b      	mov	r3, r1
 8009c60:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 8009c62:	2000      	movs	r0, #0
 8009c64:	f000 f864 	bl	8009d30 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 8009c68:	4b16      	ldr	r3, [pc, #88]	; (8009cc4 <shci_send+0x74>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	89fa      	ldrh	r2, [r7, #14]
 8009c6e:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 8009c72:	4b14      	ldr	r3, [pc, #80]	; (8009cc4 <shci_send+0x74>)
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	7b7a      	ldrb	r2, [r7, #13]
 8009c78:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 8009c7a:	4b12      	ldr	r3, [pc, #72]	; (8009cc4 <shci_send+0x74>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	330c      	adds	r3, #12
 8009c80:	7b7a      	ldrb	r2, [r7, #13]
 8009c82:	68b9      	ldr	r1, [r7, #8]
 8009c84:	4618      	mov	r0, r3
 8009c86:	f001 f921 	bl	800aecc <memcpy>

  shciContext.io.Send(0,0);
 8009c8a:	4b0f      	ldr	r3, [pc, #60]	; (8009cc8 <shci_send+0x78>)
 8009c8c:	691b      	ldr	r3, [r3, #16]
 8009c8e:	2100      	movs	r1, #0
 8009c90:	2000      	movs	r0, #0
 8009c92:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 8009c94:	f248 00e8 	movw	r0, #33000	; 0x80e8
 8009c98:	f7f8 fc4d 	bl	8002536 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f103 0008 	add.w	r0, r3, #8
 8009ca2:	4b08      	ldr	r3, [pc, #32]	; (8009cc4 <shci_send+0x74>)
 8009ca4:	6819      	ldr	r1, [r3, #0]
 8009ca6:	4b07      	ldr	r3, [pc, #28]	; (8009cc4 <shci_send+0x74>)
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	789b      	ldrb	r3, [r3, #2]
 8009cac:	3303      	adds	r3, #3
 8009cae:	461a      	mov	r2, r3
 8009cb0:	f001 f90c 	bl	800aecc <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8009cb4:	2001      	movs	r0, #1
 8009cb6:	f000 f83b 	bl	8009d30 <Cmd_SetStatus>

  return;
 8009cba:	bf00      	nop
}
 8009cbc:	3710      	adds	r7, #16
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bd80      	pop	{r7, pc}
 8009cc2:	bf00      	nop
 8009cc4:	200000b0 	.word	0x200000b0
 8009cc8:	200006b0 	.word	0x200006b0

08009ccc <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8009ccc:	b580      	push	{r7, lr}
 8009cce:	b086      	sub	sp, #24
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 8009cd4:	4a10      	ldr	r2, [pc, #64]	; (8009d18 <TlInit+0x4c>)
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 8009cda:	4810      	ldr	r0, [pc, #64]	; (8009d1c <TlInit+0x50>)
 8009cdc:	f000 ffce 	bl	800ac7c <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8009ce0:	2001      	movs	r0, #1
 8009ce2:	f000 f825 	bl	8009d30 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8009ce6:	4b0e      	ldr	r3, [pc, #56]	; (8009d20 <TlInit+0x54>)
 8009ce8:	2201      	movs	r2, #1
 8009cea:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 8009cec:	4b0d      	ldr	r3, [pc, #52]	; (8009d24 <TlInit+0x58>)
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d00c      	beq.n	8009d0e <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 8009cf8:	4b0b      	ldr	r3, [pc, #44]	; (8009d28 <TlInit+0x5c>)
 8009cfa:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 8009cfc:	4b0b      	ldr	r3, [pc, #44]	; (8009d2c <TlInit+0x60>)
 8009cfe:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 8009d00:	4b08      	ldr	r3, [pc, #32]	; (8009d24 <TlInit+0x58>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	f107 020c 	add.w	r2, r7, #12
 8009d08:	4610      	mov	r0, r2
 8009d0a:	4798      	blx	r3
  }

  return;
 8009d0c:	bf00      	nop
 8009d0e:	bf00      	nop
}
 8009d10:	3718      	adds	r7, #24
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd80      	pop	{r7, pc}
 8009d16:	bf00      	nop
 8009d18:	200000b0 	.word	0x200000b0
 8009d1c:	200000a4 	.word	0x200000a4
 8009d20:	200000b4 	.word	0x200000b4
 8009d24:	200006b0 	.word	0x200006b0
 8009d28:	08009d81 	.word	0x08009d81
 8009d2c:	08009d99 	.word	0x08009d99

08009d30 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b082      	sub	sp, #8
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	4603      	mov	r3, r0
 8009d38:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 8009d3a:	79fb      	ldrb	r3, [r7, #7]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d10b      	bne.n	8009d58 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 8009d40:	4b0d      	ldr	r3, [pc, #52]	; (8009d78 <Cmd_SetStatus+0x48>)
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d003      	beq.n	8009d50 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 8009d48:	4b0b      	ldr	r3, [pc, #44]	; (8009d78 <Cmd_SetStatus+0x48>)
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	2000      	movs	r0, #0
 8009d4e:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 8009d50:	4b0a      	ldr	r3, [pc, #40]	; (8009d7c <Cmd_SetStatus+0x4c>)
 8009d52:	2200      	movs	r2, #0
 8009d54:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 8009d56:	e00b      	b.n	8009d70 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 8009d58:	4b08      	ldr	r3, [pc, #32]	; (8009d7c <Cmd_SetStatus+0x4c>)
 8009d5a:	2201      	movs	r2, #1
 8009d5c:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 8009d5e:	4b06      	ldr	r3, [pc, #24]	; (8009d78 <Cmd_SetStatus+0x48>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d004      	beq.n	8009d70 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 8009d66:	4b04      	ldr	r3, [pc, #16]	; (8009d78 <Cmd_SetStatus+0x48>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	2001      	movs	r0, #1
 8009d6c:	4798      	blx	r3
  return;
 8009d6e:	bf00      	nop
 8009d70:	bf00      	nop
}
 8009d72:	3708      	adds	r7, #8
 8009d74:	46bd      	mov	sp, r7
 8009d76:	bd80      	pop	{r7, pc}
 8009d78:	200006d0 	.word	0x200006d0
 8009d7c:	200000ac 	.word	0x200000ac

08009d80 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b082      	sub	sp, #8
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 8009d88:	2000      	movs	r0, #0
 8009d8a:	f7f8 fbc9 	bl	8002520 <shci_cmd_resp_release>

  return;
 8009d8e:	bf00      	nop
}
 8009d90:	3708      	adds	r7, #8
 8009d92:	46bd      	mov	sp, r7
 8009d94:	bd80      	pop	{r7, pc}
	...

08009d98 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b082      	sub	sp, #8
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8009da0:	6879      	ldr	r1, [r7, #4]
 8009da2:	4805      	ldr	r0, [pc, #20]	; (8009db8 <TlUserEvtReceived+0x20>)
 8009da4:	f000 ffc2 	bl	800ad2c <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8009da8:	4803      	ldr	r0, [pc, #12]	; (8009db8 <TlUserEvtReceived+0x20>)
 8009daa:	f7f8 fbad 	bl	8002508 <shci_notify_asynch_evt>

  return;
 8009dae:	bf00      	nop
}
 8009db0:	3708      	adds	r7, #8
 8009db2:	46bd      	mov	sp, r7
 8009db4:	bd80      	pop	{r7, pc}
 8009db6:	bf00      	nop
 8009db8:	200000a4 	.word	0x200000a4

08009dbc <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 8009dbc:	b480      	push	{r7}
 8009dbe:	b083      	sub	sp, #12
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	4a05      	ldr	r2, [pc, #20]	; (8009ddc <shci_register_io_bus+0x20>)
 8009dc8:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	4a04      	ldr	r2, [pc, #16]	; (8009de0 <shci_register_io_bus+0x24>)
 8009dce:	611a      	str	r2, [r3, #16]

  return;
 8009dd0:	bf00      	nop
}
 8009dd2:	370c      	adds	r7, #12
 8009dd4:	46bd      	mov	sp, r7
 8009dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dda:	4770      	bx	lr
 8009ddc:	0800a31d 	.word	0x0800a31d
 8009de0:	0800a371 	.word	0x0800a371

08009de4 <otSrpClientEnableAutoStartMode>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
}


void otSrpClientEnableAutoStartMode(otInstance *aInstance, otSrpClientAutoStartCallback aCallback, void *aContext)
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b086      	sub	sp, #24
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	60f8      	str	r0, [r7, #12]
 8009dec:	60b9      	str	r1, [r7, #8]
 8009dee:	607a      	str	r2, [r7, #4]
  Pre_OtCmdProcessing();
 8009df0:	f7f7 fc98 	bl	8001724 <Pre_OtCmdProcessing>

  otSrpClientAutoStartCb = aCallback;
 8009df4:	4a14      	ldr	r2, [pc, #80]	; (8009e48 <otSrpClientEnableAutoStartMode+0x64>)
 8009df6:	68bb      	ldr	r3, [r7, #8]
 8009df8:	6013      	str	r3, [r2, #0]

  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009dfa:	f7f7 fc19 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8009dfe:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_SRP_CLIENT_ENABLE_AUTO_START_MODE;
 8009e00:	697b      	ldr	r3, [r7, #20]
 8009e02:	2200      	movs	r2, #0
 8009e04:	f062 0234 	orn	r2, r2, #52	; 0x34
 8009e08:	701a      	strb	r2, [r3, #0]
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	f042 0201 	orr.w	r2, r2, #1
 8009e10:	705a      	strb	r2, [r3, #1]
 8009e12:	2200      	movs	r2, #0
 8009e14:	709a      	strb	r2, [r3, #2]
 8009e16:	2200      	movs	r2, #0
 8009e18:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8009e1a:	697b      	ldr	r3, [r7, #20]
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	f042 0201 	orr.w	r2, r2, #1
 8009e22:	711a      	strb	r2, [r3, #4]
 8009e24:	2200      	movs	r2, #0
 8009e26:	715a      	strb	r2, [r3, #5]
 8009e28:	2200      	movs	r2, #0
 8009e2a:	719a      	strb	r2, [r3, #6]
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aContext;
 8009e30:	687a      	ldr	r2, [r7, #4]
 8009e32:	697b      	ldr	r3, [r7, #20]
 8009e34:	609a      	str	r2, [r3, #8]

  Ot_Cmd_TransferWithNotif();
 8009e36:	f7f7 fc49 	bl	80016cc <Ot_Cmd_TransferWithNotif>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009e3a:	f7f7 fc05 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 8009e3e:	6178      	str	r0, [r7, #20]
}
 8009e40:	bf00      	nop
 8009e42:	3718      	adds	r7, #24
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}
 8009e48:	20000680 	.word	0x20000680

08009e4c <otSrpClientSetHostName>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otSrpClientHostInfo*)p_ot_req->Data[0];
}

otError otSrpClientSetHostName(otInstance *aInstance, const char *aName)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b084      	sub	sp, #16
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
 8009e54:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 8009e56:	f7f7 fc65 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009e5a:	f7f7 fbe9 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8009e5e:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_SRP_CLIENT_SET_HOST_NAME;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	2200      	movs	r2, #0
 8009e64:	f062 022a 	orn	r2, r2, #42	; 0x2a
 8009e68:	701a      	strb	r2, [r3, #0]
 8009e6a:	2200      	movs	r2, #0
 8009e6c:	f042 0201 	orr.w	r2, r2, #1
 8009e70:	705a      	strb	r2, [r3, #1]
 8009e72:	2200      	movs	r2, #0
 8009e74:	709a      	strb	r2, [r3, #2]
 8009e76:	2200      	movs	r2, #0
 8009e78:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	f042 0201 	orr.w	r2, r2, #1
 8009e82:	711a      	strb	r2, [r3, #4]
 8009e84:	2200      	movs	r2, #0
 8009e86:	715a      	strb	r2, [r3, #5]
 8009e88:	2200      	movs	r2, #0
 8009e8a:	719a      	strb	r2, [r3, #6]
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aName;
 8009e90:	683a      	ldr	r2, [r7, #0]
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8009e96:	f7f7 fc13 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009e9a:	f7f7 fbd5 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 8009e9e:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	689b      	ldr	r3, [r3, #8]
 8009ea4:	b2db      	uxtb	r3, r3
}
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	3710      	adds	r7, #16
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	bd80      	pop	{r7, pc}

08009eae <otSrpClientEnableAutoHostAddress>:

otError otSrpClientEnableAutoHostAddress(otInstance *aInstance)
{
 8009eae:	b580      	push	{r7, lr}
 8009eb0:	b084      	sub	sp, #16
 8009eb2:	af00      	add	r7, sp, #0
 8009eb4:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 8009eb6:	f7f7 fc35 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009eba:	f7f7 fbb9 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8009ebe:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_SRP_CLIENT_ENABLE_AUTO_HOST_ADDRESS;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	f062 0229 	orn	r2, r2, #41	; 0x29
 8009ec8:	701a      	strb	r2, [r3, #0]
 8009eca:	2200      	movs	r2, #0
 8009ecc:	f042 0201 	orr.w	r2, r2, #1
 8009ed0:	705a      	strb	r2, [r3, #1]
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	709a      	strb	r2, [r3, #2]
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=0;
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	2200      	movs	r2, #0
 8009ede:	711a      	strb	r2, [r3, #4]
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	715a      	strb	r2, [r3, #5]
 8009ee4:	2200      	movs	r2, #0
 8009ee6:	719a      	strb	r2, [r3, #6]
 8009ee8:	2200      	movs	r2, #0
 8009eea:	71da      	strb	r2, [r3, #7]

  Ot_Cmd_Transfer();
 8009eec:	f7f7 fbe8 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009ef0:	f7f7 fbaa 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 8009ef4:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	689b      	ldr	r3, [r3, #8]
 8009efa:	b2db      	uxtb	r3, r3
}
 8009efc:	4618      	mov	r0, r3
 8009efe:	3710      	adds	r7, #16
 8009f00:	46bd      	mov	sp, r7
 8009f02:	bd80      	pop	{r7, pc}

08009f04 <otSrpClientAddService>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError)p_ot_req->Data[0];
}

otError otSrpClientAddService(otInstance *aInstance, otSrpClientService *aService)
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b084      	sub	sp, #16
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
 8009f0c:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 8009f0e:	f7f7 fc09 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009f12:	f7f7 fb8d 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8009f16:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_SRP_CLIENT_ADD_SERVICE;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	f062 0227 	orn	r2, r2, #39	; 0x27
 8009f20:	701a      	strb	r2, [r3, #0]
 8009f22:	2200      	movs	r2, #0
 8009f24:	f042 0201 	orr.w	r2, r2, #1
 8009f28:	705a      	strb	r2, [r3, #1]
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	709a      	strb	r2, [r3, #2]
 8009f2e:	2200      	movs	r2, #0
 8009f30:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	2200      	movs	r2, #0
 8009f36:	f042 0201 	orr.w	r2, r2, #1
 8009f3a:	711a      	strb	r2, [r3, #4]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	715a      	strb	r2, [r3, #5]
 8009f40:	2200      	movs	r2, #0
 8009f42:	719a      	strb	r2, [r3, #6]
 8009f44:	2200      	movs	r2, #0
 8009f46:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aService;
 8009f48:	683a      	ldr	r2, [r7, #0]
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8009f4e:	f7f7 fbb7 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009f52:	f7f7 fb79 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 8009f56:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	689b      	ldr	r3, [r3, #8]
 8009f5c:	b2db      	uxtb	r3, r3
}
 8009f5e:	4618      	mov	r0, r3
 8009f60:	3710      	adds	r7, #16
 8009f62:	46bd      	mov	sp, r7
 8009f64:	bd80      	pop	{r7, pc}

08009f66 <otSrpClientBuffersGetHostNameString>:
#ifdef OPENTHREAD_CONFIG_SRP_CLIENT_BUFFERS_ENABLE

#include "srp_client_buffers.h"

char *otSrpClientBuffersGetHostNameString(otInstance *aInstance, uint16_t *aSize)
{
 8009f66:	b580      	push	{r7, lr}
 8009f68:	b084      	sub	sp, #16
 8009f6a:	af00      	add	r7, sp, #0
 8009f6c:	6078      	str	r0, [r7, #4]
 8009f6e:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 8009f70:	f7f7 fbd8 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009f74:	f7f7 fb5c 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8009f78:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_SRP_CLIENT_BUFFERS_GET_HOST_NAME_STRING;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	f062 021c 	orn	r2, r2, #28
 8009f82:	701a      	strb	r2, [r3, #0]
 8009f84:	2200      	movs	r2, #0
 8009f86:	f042 0201 	orr.w	r2, r2, #1
 8009f8a:	705a      	strb	r2, [r3, #1]
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	709a      	strb	r2, [r3, #2]
 8009f90:	2200      	movs	r2, #0
 8009f92:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	2200      	movs	r2, #0
 8009f98:	f042 0201 	orr.w	r2, r2, #1
 8009f9c:	711a      	strb	r2, [r3, #4]
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	715a      	strb	r2, [r3, #5]
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	719a      	strb	r2, [r3, #6]
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aSize;
 8009faa:	683a      	ldr	r2, [r7, #0]
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8009fb0:	f7f7 fb86 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009fb4:	f7f7 fb48 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 8009fb8:	60f8      	str	r0, [r7, #12]
  return (char*)p_ot_req->Data[0];
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	689b      	ldr	r3, [r3, #8]
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	3710      	adds	r7, #16
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}

08009fc6 <otSrpClientBuffersAllocateService>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otIp6Address*)p_ot_req->Data[0];
}

otSrpClientBuffersServiceEntry *otSrpClientBuffersAllocateService(otInstance *aInstance)
{
 8009fc6:	b580      	push	{r7, lr}
 8009fc8:	b084      	sub	sp, #16
 8009fca:	af00      	add	r7, sp, #0
 8009fcc:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 8009fce:	f7f7 fba9 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009fd2:	f7f7 fb2d 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 8009fd6:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_SRP_CLIENT_BUFFERS_ALLOCATE_SERVICE;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	2200      	movs	r2, #0
 8009fdc:	f062 021a 	orn	r2, r2, #26
 8009fe0:	701a      	strb	r2, [r3, #0]
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	f042 0201 	orr.w	r2, r2, #1
 8009fe8:	705a      	strb	r2, [r3, #1]
 8009fea:	2200      	movs	r2, #0
 8009fec:	709a      	strb	r2, [r3, #2]
 8009fee:	2200      	movs	r2, #0
 8009ff0:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=0;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	711a      	strb	r2, [r3, #4]
 8009ff8:	2200      	movs	r2, #0
 8009ffa:	715a      	strb	r2, [r3, #5]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	719a      	strb	r2, [r3, #6]
 800a000:	2200      	movs	r2, #0
 800a002:	71da      	strb	r2, [r3, #7]

  Ot_Cmd_Transfer();
 800a004:	f7f7 fb5c 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a008:	f7f7 fb1e 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a00c:	60f8      	str	r0, [r7, #12]
  return (otSrpClientBuffersServiceEntry*)p_ot_req->Data[0];
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	689b      	ldr	r3, [r3, #8]
}
 800a012:	4618      	mov	r0, r3
 800a014:	3710      	adds	r7, #16
 800a016:	46bd      	mov	sp, r7
 800a018:	bd80      	pop	{r7, pc}

0800a01a <otSrpClientBuffersGetServiceEntryServiceNameString>:

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
}

char *otSrpClientBuffersGetServiceEntryServiceNameString(otSrpClientBuffersServiceEntry *aEntry, uint16_t *aSize)
{
 800a01a:	b580      	push	{r7, lr}
 800a01c:	b084      	sub	sp, #16
 800a01e:	af00      	add	r7, sp, #0
 800a020:	6078      	str	r0, [r7, #4]
 800a022:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 800a024:	f7f7 fb7e 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a028:	f7f7 fb02 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 800a02c:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_SRP_CLIENT_BUFFERS_GET_SERVICE_ENTRY_SERVICE_NAME_STRING;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	2200      	movs	r2, #0
 800a032:	f062 0217 	orn	r2, r2, #23
 800a036:	701a      	strb	r2, [r3, #0]
 800a038:	2200      	movs	r2, #0
 800a03a:	f042 0201 	orr.w	r2, r2, #1
 800a03e:	705a      	strb	r2, [r3, #1]
 800a040:	2200      	movs	r2, #0
 800a042:	709a      	strb	r2, [r3, #2]
 800a044:	2200      	movs	r2, #0
 800a046:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=2;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	2200      	movs	r2, #0
 800a04c:	f042 0202 	orr.w	r2, r2, #2
 800a050:	711a      	strb	r2, [r3, #4]
 800a052:	2200      	movs	r2, #0
 800a054:	715a      	strb	r2, [r3, #5]
 800a056:	2200      	movs	r2, #0
 800a058:	719a      	strb	r2, [r3, #6]
 800a05a:	2200      	movs	r2, #0
 800a05c:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aEntry;
 800a05e:	687a      	ldr	r2, [r7, #4]
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aSize;
 800a064:	683a      	ldr	r2, [r7, #0]
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	60da      	str	r2, [r3, #12]

  Ot_Cmd_Transfer();
 800a06a:	f7f7 fb29 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a06e:	f7f7 faeb 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a072:	60f8      	str	r0, [r7, #12]
  return (char*)p_ot_req->Data[0];
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	689b      	ldr	r3, [r3, #8]
}
 800a078:	4618      	mov	r0, r3
 800a07a:	3710      	adds	r7, #16
 800a07c:	46bd      	mov	sp, r7
 800a07e:	bd80      	pop	{r7, pc}

0800a080 <otSrpClientBuffersGetServiceEntryInstanceNameString>:

char *otSrpClientBuffersGetServiceEntryInstanceNameString(otSrpClientBuffersServiceEntry *aEntry, uint16_t *aSize)
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b084      	sub	sp, #16
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
 800a088:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 800a08a:	f7f7 fb4b 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a08e:	f7f7 facf 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 800a092:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_SRP_CLIENT_BUFFERS_GET_SERVICE_ENTRY_INSTANCE_NAME_STRING;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	2200      	movs	r2, #0
 800a098:	f062 0216 	orn	r2, r2, #22
 800a09c:	701a      	strb	r2, [r3, #0]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	f042 0201 	orr.w	r2, r2, #1
 800a0a4:	705a      	strb	r2, [r3, #1]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	709a      	strb	r2, [r3, #2]
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=2;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	f042 0202 	orr.w	r2, r2, #2
 800a0b6:	711a      	strb	r2, [r3, #4]
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	715a      	strb	r2, [r3, #5]
 800a0bc:	2200      	movs	r2, #0
 800a0be:	719a      	strb	r2, [r3, #6]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aEntry;
 800a0c4:	687a      	ldr	r2, [r7, #4]
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aSize;
 800a0ca:	683a      	ldr	r2, [r7, #0]
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	60da      	str	r2, [r3, #12]

  Ot_Cmd_Transfer();
 800a0d0:	f7f7 faf6 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a0d4:	f7f7 fab8 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a0d8:	60f8      	str	r0, [r7, #12]
  return (char*)p_ot_req->Data[0];
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	689b      	ldr	r3, [r3, #8]
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	3710      	adds	r7, #16
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}

0800a0e6 <otThreadSetEnabled>:
#if OPENTHREAD_CONFIG_TMF_ANYCAST_LOCATOR_ENABLE
extern otThreadAnycastLocatorCallback otThreadAnycastLocatorCb;
#endif // OPENTHREAD_CONFIG_TMF_ANYCAST_LOCATOR_ENABLE

otError otThreadSetEnabled(otInstance *aInstance, bool aEnabled)
{
 800a0e6:	b580      	push	{r7, lr}
 800a0e8:	b084      	sub	sp, #16
 800a0ea:	af00      	add	r7, sp, #0
 800a0ec:	6078      	str	r0, [r7, #4]
 800a0ee:	460b      	mov	r3, r1
 800a0f0:	70fb      	strb	r3, [r7, #3]
  Pre_OtCmdProcessing();
 800a0f2:	f7f7 fb17 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a0f6:	f7f7 fa9b 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 800a0fa:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_ENABLED;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	2200      	movs	r2, #0
 800a100:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800a104:	701a      	strb	r2, [r3, #0]
 800a106:	2200      	movs	r2, #0
 800a108:	705a      	strb	r2, [r3, #1]
 800a10a:	2200      	movs	r2, #0
 800a10c:	709a      	strb	r2, [r3, #2]
 800a10e:	2200      	movs	r2, #0
 800a110:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	2200      	movs	r2, #0
 800a116:	f042 0201 	orr.w	r2, r2, #1
 800a11a:	711a      	strb	r2, [r3, #4]
 800a11c:	2200      	movs	r2, #0
 800a11e:	715a      	strb	r2, [r3, #5]
 800a120:	2200      	movs	r2, #0
 800a122:	719a      	strb	r2, [r3, #6]
 800a124:	2200      	movs	r2, #0
 800a126:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aEnabled;
 800a128:	78fa      	ldrb	r2, [r7, #3]
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a12e:	f7f7 fac7 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a132:	f7f7 fa89 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a136:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	689b      	ldr	r3, [r3, #8]
 800a13c:	b2db      	uxtb	r3, r3
}
 800a13e:	4618      	mov	r0, r3
 800a140:	3710      	adds	r7, #16
 800a142:	46bd      	mov	sp, r7
 800a144:	bd80      	pop	{r7, pc}

0800a146 <otThreadSetLinkMode>:

  return otLinkModeConfig_received;
}

otError otThreadSetLinkMode(otInstance *aInstance, otLinkModeConfig aConfig)
{
 800a146:	b580      	push	{r7, lr}
 800a148:	b084      	sub	sp, #16
 800a14a:	af00      	add	r7, sp, #0
 800a14c:	6078      	str	r0, [r7, #4]
 800a14e:	7039      	strb	r1, [r7, #0]
  Pre_OtCmdProcessing();
 800a150:	f7f7 fae8 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a154:	f7f7 fa6c 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 800a158:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_LINK_MODE;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	2200      	movs	r2, #0
 800a15e:	f042 026c 	orr.w	r2, r2, #108	; 0x6c
 800a162:	701a      	strb	r2, [r3, #0]
 800a164:	2200      	movs	r2, #0
 800a166:	705a      	strb	r2, [r3, #1]
 800a168:	2200      	movs	r2, #0
 800a16a:	709a      	strb	r2, [r3, #2]
 800a16c:	2200      	movs	r2, #0
 800a16e:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=3;
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	2200      	movs	r2, #0
 800a174:	f042 0203 	orr.w	r2, r2, #3
 800a178:	711a      	strb	r2, [r3, #4]
 800a17a:	2200      	movs	r2, #0
 800a17c:	715a      	strb	r2, [r3, #5]
 800a17e:	2200      	movs	r2, #0
 800a180:	719a      	strb	r2, [r3, #6]
 800a182:	2200      	movs	r2, #0
 800a184:	71da      	strb	r2, [r3, #7]

  /* Workaround for passing otLinkModeConfig, should return pointer instead of instance... */
  p_ot_req->Data[0] = (uint32_t) aConfig.mRxOnWhenIdle;
 800a186:	783b      	ldrb	r3, [r7, #0]
 800a188:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a18c:	b2db      	uxtb	r3, r3
 800a18e:	461a      	mov	r2, r3
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aConfig.mDeviceType;
 800a194:	783b      	ldrb	r3, [r7, #0]
 800a196:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800a19a:	b2db      	uxtb	r3, r3
 800a19c:	461a      	mov	r2, r3
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aConfig.mNetworkData;
 800a1a2:	783b      	ldrb	r3, [r7, #0]
 800a1a4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a1a8:	b2db      	uxtb	r3, r3
 800a1aa:	461a      	mov	r2, r3
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	611a      	str	r2, [r3, #16]

  Ot_Cmd_Transfer();
 800a1b0:	f7f7 fa86 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a1b4:	f7f7 fa48 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a1b8:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	689b      	ldr	r3, [r3, #8]
 800a1be:	b2db      	uxtb	r3, r3
}
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	3710      	adds	r7, #16
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	bd80      	pop	{r7, pc}

0800a1c8 <otThreadGetParentLastRssi>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError)p_ot_req->Data[0];
}

otError otThreadGetParentLastRssi(otInstance *aInstance, int8_t *aLastRssi)
{
 800a1c8:	b580      	push	{r7, lr}
 800a1ca:	b084      	sub	sp, #16
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
 800a1d0:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 800a1d2:	f7f7 faa7 	bl	8001724 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a1d6:	f7f7 fa2b 	bl	8001630 <THREAD_Get_OTCmdPayloadBuffer>
 800a1da:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_GET_PARENT_LAST_RSSI;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	2200      	movs	r2, #0
 800a1e0:	f062 0270 	orn	r2, r2, #112	; 0x70
 800a1e4:	701a      	strb	r2, [r3, #0]
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	705a      	strb	r2, [r3, #1]
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	709a      	strb	r2, [r3, #2]
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	f042 0201 	orr.w	r2, r2, #1
 800a1fa:	711a      	strb	r2, [r3, #4]
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	715a      	strb	r2, [r3, #5]
 800a200:	2200      	movs	r2, #0
 800a202:	719a      	strb	r2, [r3, #6]
 800a204:	2200      	movs	r2, #0
 800a206:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aLastRssi;
 800a208:	683a      	ldr	r2, [r7, #0]
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a20e:	f7f7 fa57 	bl	80016c0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a212:	f7f7 fa19 	bl	8001648 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a216:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	689b      	ldr	r3, [r3, #8]
 800a21c:	b2db      	uxtb	r3, r3
}
 800a21e:	4618      	mov	r0, r3
 800a220:	3710      	adds	r7, #16
 800a222:	46bd      	mov	sp, r7
 800a224:	bd80      	pop	{r7, pc}

0800a226 <TL_Enable>:

/******************************************************************************
 * GENERAL
 ******************************************************************************/
void TL_Enable( void )
{
 800a226:	b580      	push	{r7, lr}
 800a228:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800a22a:	f7f7 fccf 	bl	8001bcc <HW_IPCC_Enable>

  return;
 800a22e:	bf00      	nop
}
 800a230:	bd80      	pop	{r7, pc}
	...

0800a234 <TL_Init>:


void TL_Init( void )
{
 800a234:	b580      	push	{r7, lr}
 800a236:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800a238:	4b10      	ldr	r3, [pc, #64]	; (800a27c <TL_Init+0x48>)
 800a23a:	4a11      	ldr	r2, [pc, #68]	; (800a280 <TL_Init+0x4c>)
 800a23c:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800a23e:	4b0f      	ldr	r3, [pc, #60]	; (800a27c <TL_Init+0x48>)
 800a240:	4a10      	ldr	r2, [pc, #64]	; (800a284 <TL_Init+0x50>)
 800a242:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800a244:	4b0d      	ldr	r3, [pc, #52]	; (800a27c <TL_Init+0x48>)
 800a246:	4a10      	ldr	r2, [pc, #64]	; (800a288 <TL_Init+0x54>)
 800a248:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800a24a:	4b0c      	ldr	r3, [pc, #48]	; (800a27c <TL_Init+0x48>)
 800a24c:	4a0f      	ldr	r2, [pc, #60]	; (800a28c <TL_Init+0x58>)
 800a24e:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800a250:	4b0a      	ldr	r3, [pc, #40]	; (800a27c <TL_Init+0x48>)
 800a252:	4a0f      	ldr	r2, [pc, #60]	; (800a290 <TL_Init+0x5c>)
 800a254:	625a      	str	r2, [r3, #36]	; 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800a256:	4b09      	ldr	r3, [pc, #36]	; (800a27c <TL_Init+0x48>)
 800a258:	4a0e      	ldr	r2, [pc, #56]	; (800a294 <TL_Init+0x60>)
 800a25a:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800a25c:	4b07      	ldr	r3, [pc, #28]	; (800a27c <TL_Init+0x48>)
 800a25e:	4a0e      	ldr	r2, [pc, #56]	; (800a298 <TL_Init+0x64>)
 800a260:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800a262:	4b06      	ldr	r3, [pc, #24]	; (800a27c <TL_Init+0x48>)
 800a264:	4a0d      	ldr	r2, [pc, #52]	; (800a29c <TL_Init+0x68>)
 800a266:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800a268:	4b04      	ldr	r3, [pc, #16]	; (800a27c <TL_Init+0x48>)
 800a26a:	4a0d      	ldr	r2, [pc, #52]	; (800a2a0 <TL_Init+0x6c>)
 800a26c:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800a26e:	4b03      	ldr	r3, [pc, #12]	; (800a27c <TL_Init+0x48>)
 800a270:	4a0c      	ldr	r2, [pc, #48]	; (800a2a4 <TL_Init+0x70>)
 800a272:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800a274:	f7f7 fcbe 	bl	8001bf4 <HW_IPCC_Init>

  return;
 800a278:	bf00      	nop
}
 800a27a:	bd80      	pop	{r7, pc}
 800a27c:	20030000 	.word	0x20030000
 800a280:	20030038 	.word	0x20030038
 800a284:	20030058 	.word	0x20030058
 800a288:	20030068 	.word	0x20030068
 800a28c:	20030078 	.word	0x20030078
 800a290:	20030080 	.word	0x20030080
 800a294:	20030088 	.word	0x20030088
 800a298:	20030090 	.word	0x20030090
 800a29c:	200300ac 	.word	0x200300ac
 800a2a0:	200300b0 	.word	0x200300b0
 800a2a4:	200300bc 	.word	0x200300bc

0800a2a8 <HW_IPCC_BLE_RxEvtNot>:

  return 0;
}

void HW_IPCC_BLE_RxEvtNot(void)
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b082      	sub	sp, #8
 800a2ac:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800a2ae:	e01c      	b.n	800a2ea <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800a2b0:	1d3b      	adds	r3, r7, #4
 800a2b2:	4619      	mov	r1, r3
 800a2b4:	4812      	ldr	r0, [pc, #72]	; (800a300 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800a2b6:	f000 fd80 	bl	800adba <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	7a5b      	ldrb	r3, [r3, #9]
 800a2be:	2b0f      	cmp	r3, #15
 800a2c0:	d003      	beq.n	800a2ca <HW_IPCC_BLE_RxEvtNot+0x22>
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	7a5b      	ldrb	r3, [r3, #9]
 800a2c6:	2b0e      	cmp	r3, #14
 800a2c8:	d105      	bne.n	800a2d6 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	4619      	mov	r1, r3
 800a2ce:	2002      	movs	r0, #2
 800a2d0:	f000 f9b0 	bl	800a634 <OutputDbgTrace>
 800a2d4:	e004      	b.n	800a2e0 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	4619      	mov	r1, r3
 800a2da:	2003      	movs	r0, #3
 800a2dc:	f000 f9aa 	bl	800a634 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800a2e0:	4b08      	ldr	r3, [pc, #32]	; (800a304 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	687a      	ldr	r2, [r7, #4]
 800a2e6:	4610      	mov	r0, r2
 800a2e8:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800a2ea:	4805      	ldr	r0, [pc, #20]	; (800a300 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800a2ec:	f000 fcd6 	bl	800ac9c <LST_is_empty>
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d0dc      	beq.n	800a2b0 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800a2f6:	bf00      	nop
}
 800a2f8:	3708      	adds	r7, #8
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}
 800a2fe:	bf00      	nop
 800a300:	200300d8 	.word	0x200300d8
 800a304:	200006dc 	.word	0x200006dc

0800a308 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 800a30c:	4b02      	ldr	r3, [pc, #8]	; (800a318 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	4798      	blx	r3

  return;
 800a312:	bf00      	nop
}
 800a314:	bd80      	pop	{r7, pc}
 800a316:	bf00      	nop
 800a318:	200006e0 	.word	0x200006e0

0800a31c <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800a31c:	b580      	push	{r7, lr}
 800a31e:	b084      	sub	sp, #16
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800a328:	480d      	ldr	r0, [pc, #52]	; (800a360 <TL_SYS_Init+0x44>)
 800a32a:	f000 fca7 	bl	800ac7c <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800a32e:	4b0d      	ldr	r3, [pc, #52]	; (800a364 <TL_SYS_Init+0x48>)
 800a330:	68db      	ldr	r3, [r3, #12]
 800a332:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	689a      	ldr	r2, [r3, #8]
 800a338:	68bb      	ldr	r3, [r7, #8]
 800a33a:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800a33c:	68bb      	ldr	r3, [r7, #8]
 800a33e:	4a08      	ldr	r2, [pc, #32]	; (800a360 <TL_SYS_Init+0x44>)
 800a340:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800a342:	f7f7 fc85 	bl	8001c50 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	4a07      	ldr	r2, [pc, #28]	; (800a368 <TL_SYS_Init+0x4c>)
 800a34c:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	685b      	ldr	r3, [r3, #4]
 800a352:	4a06      	ldr	r2, [pc, #24]	; (800a36c <TL_SYS_Init+0x50>)
 800a354:	6013      	str	r3, [r2, #0]

  return 0;
 800a356:	2300      	movs	r3, #0
}
 800a358:	4618      	mov	r0, r3
 800a35a:	3710      	adds	r7, #16
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}
 800a360:	200300e0 	.word	0x200300e0
 800a364:	20030000 	.word	0x20030000
 800a368:	200006e4 	.word	0x200006e4
 800a36c:	200006e8 	.word	0x200006e8

0800a370 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b082      	sub	sp, #8
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
 800a378:	460b      	mov	r3, r1
 800a37a:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800a37c:	4b09      	ldr	r3, [pc, #36]	; (800a3a4 <TL_SYS_SendCmd+0x34>)
 800a37e:	68db      	ldr	r3, [r3, #12]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	2210      	movs	r2, #16
 800a384:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800a386:	4b07      	ldr	r3, [pc, #28]	; (800a3a4 <TL_SYS_SendCmd+0x34>)
 800a388:	68db      	ldr	r3, [r3, #12]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	4619      	mov	r1, r3
 800a38e:	2004      	movs	r0, #4
 800a390:	f000 f950 	bl	800a634 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800a394:	f7f7 fc66 	bl	8001c64 <HW_IPCC_SYS_SendCmd>

  return 0;
 800a398:	2300      	movs	r3, #0
}
 800a39a:	4618      	mov	r0, r3
 800a39c:	3708      	adds	r7, #8
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	bd80      	pop	{r7, pc}
 800a3a2:	bf00      	nop
 800a3a4:	20030000 	.word	0x20030000

0800a3a8 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800a3ac:	4b07      	ldr	r3, [pc, #28]	; (800a3cc <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800a3ae:	68db      	ldr	r3, [r3, #12]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	4619      	mov	r1, r3
 800a3b4:	2005      	movs	r0, #5
 800a3b6:	f000 f93d 	bl	800a634 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800a3ba:	4b05      	ldr	r3, [pc, #20]	; (800a3d0 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	4a03      	ldr	r2, [pc, #12]	; (800a3cc <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800a3c0:	68d2      	ldr	r2, [r2, #12]
 800a3c2:	6812      	ldr	r2, [r2, #0]
 800a3c4:	4610      	mov	r0, r2
 800a3c6:	4798      	blx	r3

  return;
 800a3c8:	bf00      	nop
}
 800a3ca:	bd80      	pop	{r7, pc}
 800a3cc:	20030000 	.word	0x20030000
 800a3d0:	200006e4 	.word	0x200006e4

0800a3d4 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b082      	sub	sp, #8
 800a3d8:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800a3da:	e00e      	b.n	800a3fa <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800a3dc:	1d3b      	adds	r3, r7, #4
 800a3de:	4619      	mov	r1, r3
 800a3e0:	480b      	ldr	r0, [pc, #44]	; (800a410 <HW_IPCC_SYS_EvtNot+0x3c>)
 800a3e2:	f000 fcea 	bl	800adba <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	4619      	mov	r1, r3
 800a3ea:	2006      	movs	r0, #6
 800a3ec:	f000 f922 	bl	800a634 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800a3f0:	4b08      	ldr	r3, [pc, #32]	; (800a414 <HW_IPCC_SYS_EvtNot+0x40>)
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	687a      	ldr	r2, [r7, #4]
 800a3f6:	4610      	mov	r0, r2
 800a3f8:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800a3fa:	4805      	ldr	r0, [pc, #20]	; (800a410 <HW_IPCC_SYS_EvtNot+0x3c>)
 800a3fc:	f000 fc4e 	bl	800ac9c <LST_is_empty>
 800a400:	4603      	mov	r3, r0
 800a402:	2b00      	cmp	r3, #0
 800a404:	d0ea      	beq.n	800a3dc <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800a406:	bf00      	nop
}
 800a408:	3708      	adds	r7, #8
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}
 800a40e:	bf00      	nop
 800a410:	200300e0 	.word	0x200300e0
 800a414:	200006e8 	.word	0x200006e8

0800a418 <TL_THREAD_Init>:
/******************************************************************************
 * THREAD
 ******************************************************************************/
#ifdef THREAD_WB
void TL_THREAD_Init( TL_TH_Config_t *p_Config )
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b084      	sub	sp, #16
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
  MB_ThreadTable_t  * p_thread_table;

  p_thread_table = TL_RefTable.p_thread_table;
 800a420:	4b0c      	ldr	r3, [pc, #48]	; (800a454 <TL_THREAD_Init+0x3c>)
 800a422:	689b      	ldr	r3, [r3, #8]
 800a424:	60fb      	str	r3, [r7, #12]

  p_thread_table->clicmdrsp_buffer = p_Config->p_ThreadCliRspBuffer;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	685a      	ldr	r2, [r3, #4]
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	605a      	str	r2, [r3, #4]
  p_thread_table->otcmdrsp_buffer = p_Config->p_ThreadOtCmdRspBuffer;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681a      	ldr	r2, [r3, #0]
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	609a      	str	r2, [r3, #8]
  p_thread_table->notack_buffer = p_Config->p_ThreadNotAckBuffer;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	689a      	ldr	r2, [r3, #8]
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	601a      	str	r2, [r3, #0]
  p_thread_table->clinot_buffer = p_Config->p_ThreadCliNotBuffer;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	68da      	ldr	r2, [r3, #12]
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	60da      	str	r2, [r3, #12]

  HW_IPCC_THREAD_Init();
 800a446:	f7f7 fc33 	bl	8001cb0 <HW_IPCC_THREAD_Init>

  return;
 800a44a:	bf00      	nop
}
 800a44c:	3710      	adds	r7, #16
 800a44e:	46bd      	mov	sp, r7
 800a450:	bd80      	pop	{r7, pc}
 800a452:	bf00      	nop
 800a454:	20030000 	.word	0x20030000

0800a458 <TL_OT_SendCmd>:

void TL_OT_SendCmd( void )
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->otcmdrsp_buffer))->cmdserial.type = TL_OTCMD_PKT_TYPE;
 800a45c:	4b04      	ldr	r3, [pc, #16]	; (800a470 <TL_OT_SendCmd+0x18>)
 800a45e:	689b      	ldr	r3, [r3, #8]
 800a460:	689b      	ldr	r3, [r3, #8]
 800a462:	2208      	movs	r2, #8
 800a464:	721a      	strb	r2, [r3, #8]

  HW_IPCC_OT_SendCmd();
 800a466:	f7f7 fc31 	bl	8001ccc <HW_IPCC_OT_SendCmd>

  return;
 800a46a:	bf00      	nop
}
 800a46c:	bd80      	pop	{r7, pc}
 800a46e:	bf00      	nop
 800a470:	20030000 	.word	0x20030000

0800a474 <TL_THREAD_SendAck>:

  return;
}

void TL_THREAD_SendAck ( void )
{
 800a474:	b580      	push	{r7, lr}
 800a476:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->notack_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 800a478:	4b04      	ldr	r3, [pc, #16]	; (800a48c <TL_THREAD_SendAck+0x18>)
 800a47a:	689b      	ldr	r3, [r3, #8]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	220d      	movs	r2, #13
 800a480:	721a      	strb	r2, [r3, #8]

  HW_IPCC_THREAD_SendAck();
 800a482:	f7f7 fc31 	bl	8001ce8 <HW_IPCC_THREAD_SendAck>

  return;
 800a486:	bf00      	nop
}
 800a488:	bd80      	pop	{r7, pc}
 800a48a:	bf00      	nop
 800a48c:	20030000 	.word	0x20030000

0800a490 <TL_THREAD_CliSendAck>:

void TL_THREAD_CliSendAck ( void )
{
 800a490:	b580      	push	{r7, lr}
 800a492:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->notack_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 800a494:	4b04      	ldr	r3, [pc, #16]	; (800a4a8 <TL_THREAD_CliSendAck+0x18>)
 800a496:	689b      	ldr	r3, [r3, #8]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	220d      	movs	r2, #13
 800a49c:	721a      	strb	r2, [r3, #8]

  HW_IPCC_THREAD_CliSendAck();
 800a49e:	f7f7 fc31 	bl	8001d04 <HW_IPCC_THREAD_CliSendAck>

  return;
 800a4a2:	bf00      	nop
}
 800a4a4:	bd80      	pop	{r7, pc}
 800a4a6:	bf00      	nop
 800a4a8:	20030000 	.word	0x20030000

0800a4ac <HW_IPCC_OT_CmdEvtNot>:

void HW_IPCC_OT_CmdEvtNot(void)
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	af00      	add	r7, sp, #0
  TL_OT_CmdEvtReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->otcmdrsp_buffer) );
 800a4b0:	4b03      	ldr	r3, [pc, #12]	; (800a4c0 <HW_IPCC_OT_CmdEvtNot+0x14>)
 800a4b2:	689b      	ldr	r3, [r3, #8]
 800a4b4:	689b      	ldr	r3, [r3, #8]
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	f7f7 f914 	bl	80016e4 <TL_OT_CmdEvtReceived>

  return;
 800a4bc:	bf00      	nop
}
 800a4be:	bd80      	pop	{r7, pc}
 800a4c0:	20030000 	.word	0x20030000

0800a4c4 <HW_IPCC_THREAD_EvtNot>:

void HW_IPCC_THREAD_EvtNot( void )
{
 800a4c4:	b580      	push	{r7, lr}
 800a4c6:	af00      	add	r7, sp, #0
  TL_THREAD_NotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->notack_buffer) );
 800a4c8:	4b03      	ldr	r3, [pc, #12]	; (800a4d8 <HW_IPCC_THREAD_EvtNot+0x14>)
 800a4ca:	689b      	ldr	r3, [r3, #8]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	f7f7 f918 	bl	8001704 <TL_THREAD_NotReceived>

  return;
 800a4d4:	bf00      	nop
}
 800a4d6:	bd80      	pop	{r7, pc}
 800a4d8:	20030000 	.word	0x20030000

0800a4dc <HW_IPCC_THREAD_CliEvtNot>:

void HW_IPCC_THREAD_CliEvtNot( void )
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	af00      	add	r7, sp, #0
  TL_THREAD_CliNotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->clinot_buffer) );
 800a4e0:	4b03      	ldr	r3, [pc, #12]	; (800a4f0 <HW_IPCC_THREAD_CliEvtNot+0x14>)
 800a4e2:	689b      	ldr	r3, [r3, #8]
 800a4e4:	68db      	ldr	r3, [r3, #12]
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	f7f7 f96e 	bl	80017c8 <TL_THREAD_CliNotReceived>

  return;
 800a4ec:	bf00      	nop
}
 800a4ee:	bd80      	pop	{r7, pc}
 800a4f0:	20030000 	.word	0x20030000

0800a4f4 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b082      	sub	sp, #8
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800a4fc:	4817      	ldr	r0, [pc, #92]	; (800a55c <TL_MM_Init+0x68>)
 800a4fe:	f000 fbbd 	bl	800ac7c <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800a502:	4817      	ldr	r0, [pc, #92]	; (800a560 <TL_MM_Init+0x6c>)
 800a504:	f000 fbba 	bl	800ac7c <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800a508:	4b16      	ldr	r3, [pc, #88]	; (800a564 <TL_MM_Init+0x70>)
 800a50a:	691b      	ldr	r3, [r3, #16]
 800a50c:	4a16      	ldr	r2, [pc, #88]	; (800a568 <TL_MM_Init+0x74>)
 800a50e:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800a510:	4b15      	ldr	r3, [pc, #84]	; (800a568 <TL_MM_Init+0x74>)
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	687a      	ldr	r2, [r7, #4]
 800a516:	6892      	ldr	r2, [r2, #8]
 800a518:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800a51a:	4b13      	ldr	r3, [pc, #76]	; (800a568 <TL_MM_Init+0x74>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	687a      	ldr	r2, [r7, #4]
 800a520:	68d2      	ldr	r2, [r2, #12]
 800a522:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800a524:	4b10      	ldr	r3, [pc, #64]	; (800a568 <TL_MM_Init+0x74>)
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	4a0c      	ldr	r2, [pc, #48]	; (800a55c <TL_MM_Init+0x68>)
 800a52a:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800a52c:	4b0e      	ldr	r3, [pc, #56]	; (800a568 <TL_MM_Init+0x74>)
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	687a      	ldr	r2, [r7, #4]
 800a532:	6812      	ldr	r2, [r2, #0]
 800a534:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800a536:	4b0c      	ldr	r3, [pc, #48]	; (800a568 <TL_MM_Init+0x74>)
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	687a      	ldr	r2, [r7, #4]
 800a53c:	6852      	ldr	r2, [r2, #4]
 800a53e:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800a540:	4b09      	ldr	r3, [pc, #36]	; (800a568 <TL_MM_Init+0x74>)
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	687a      	ldr	r2, [r7, #4]
 800a546:	6912      	ldr	r2, [r2, #16]
 800a548:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800a54a:	4b07      	ldr	r3, [pc, #28]	; (800a568 <TL_MM_Init+0x74>)
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	687a      	ldr	r2, [r7, #4]
 800a550:	6952      	ldr	r2, [r2, #20]
 800a552:	619a      	str	r2, [r3, #24]

  return;
 800a554:	bf00      	nop
}
 800a556:	3708      	adds	r7, #8
 800a558:	46bd      	mov	sp, r7
 800a55a:	bd80      	pop	{r7, pc}
 800a55c:	200300c8 	.word	0x200300c8
 800a560:	200006d4 	.word	0x200006d4
 800a564:	20030000 	.word	0x20030000
 800a568:	200006ec 	.word	0x200006ec

0800a56c <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b082      	sub	sp, #8
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800a574:	6879      	ldr	r1, [r7, #4]
 800a576:	4807      	ldr	r0, [pc, #28]	; (800a594 <TL_MM_EvtDone+0x28>)
 800a578:	f000 fbd8 	bl	800ad2c <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800a57c:	6879      	ldr	r1, [r7, #4]
 800a57e:	2000      	movs	r0, #0
 800a580:	f000 f858 	bl	800a634 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800a584:	4804      	ldr	r0, [pc, #16]	; (800a598 <TL_MM_EvtDone+0x2c>)
 800a586:	f7f7 fbef 	bl	8001d68 <HW_IPCC_MM_SendFreeBuf>

  return;
 800a58a:	bf00      	nop
}
 800a58c:	3708      	adds	r7, #8
 800a58e:	46bd      	mov	sp, r7
 800a590:	bd80      	pop	{r7, pc}
 800a592:	bf00      	nop
 800a594:	200006d4 	.word	0x200006d4
 800a598:	0800a59d 	.word	0x0800a59d

0800a59c <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b082      	sub	sp, #8
 800a5a0:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800a5a2:	e00c      	b.n	800a5be <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800a5a4:	1d3b      	adds	r3, r7, #4
 800a5a6:	4619      	mov	r1, r3
 800a5a8:	480a      	ldr	r0, [pc, #40]	; (800a5d4 <SendFreeBuf+0x38>)
 800a5aa:	f000 fc06 	bl	800adba <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800a5ae:	4b0a      	ldr	r3, [pc, #40]	; (800a5d8 <SendFreeBuf+0x3c>)
 800a5b0:	691b      	ldr	r3, [r3, #16]
 800a5b2:	691b      	ldr	r3, [r3, #16]
 800a5b4:	687a      	ldr	r2, [r7, #4]
 800a5b6:	4611      	mov	r1, r2
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	f000 fbb7 	bl	800ad2c <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800a5be:	4805      	ldr	r0, [pc, #20]	; (800a5d4 <SendFreeBuf+0x38>)
 800a5c0:	f000 fb6c 	bl	800ac9c <LST_is_empty>
 800a5c4:	4603      	mov	r3, r0
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d0ec      	beq.n	800a5a4 <SendFreeBuf+0x8>
  }

  return;
 800a5ca:	bf00      	nop
}
 800a5cc:	3708      	adds	r7, #8
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	bd80      	pop	{r7, pc}
 800a5d2:	bf00      	nop
 800a5d4:	200006d4 	.word	0x200006d4
 800a5d8:	20030000 	.word	0x20030000

0800a5dc <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800a5e0:	4805      	ldr	r0, [pc, #20]	; (800a5f8 <TL_TRACES_Init+0x1c>)
 800a5e2:	f000 fb4b 	bl	800ac7c <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800a5e6:	4b05      	ldr	r3, [pc, #20]	; (800a5fc <TL_TRACES_Init+0x20>)
 800a5e8:	695b      	ldr	r3, [r3, #20]
 800a5ea:	4a03      	ldr	r2, [pc, #12]	; (800a5f8 <TL_TRACES_Init+0x1c>)
 800a5ec:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800a5ee:	f7f7 fbf1 	bl	8001dd4 <HW_IPCC_TRACES_Init>

  return;
 800a5f2:	bf00      	nop
}
 800a5f4:	bd80      	pop	{r7, pc}
 800a5f6:	bf00      	nop
 800a5f8:	200300d0 	.word	0x200300d0
 800a5fc:	20030000 	.word	0x20030000

0800a600 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b082      	sub	sp, #8
 800a604:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800a606:	e008      	b.n	800a61a <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800a608:	1d3b      	adds	r3, r7, #4
 800a60a:	4619      	mov	r1, r3
 800a60c:	4808      	ldr	r0, [pc, #32]	; (800a630 <HW_IPCC_TRACES_EvtNot+0x30>)
 800a60e:	f000 fbd4 	bl	800adba <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	4618      	mov	r0, r3
 800a616:	f7f7 ff99 	bl	800254c <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800a61a:	4805      	ldr	r0, [pc, #20]	; (800a630 <HW_IPCC_TRACES_EvtNot+0x30>)
 800a61c:	f000 fb3e 	bl	800ac9c <LST_is_empty>
 800a620:	4603      	mov	r3, r0
 800a622:	2b00      	cmp	r3, #0
 800a624:	d0f0      	beq.n	800a608 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800a626:	bf00      	nop
}
 800a628:	3708      	adds	r7, #8
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}
 800a62e:	bf00      	nop
 800a630:	200300d0 	.word	0x200300d0

0800a634 <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800a634:	b480      	push	{r7}
 800a636:	b085      	sub	sp, #20
 800a638:	af00      	add	r7, sp, #0
 800a63a:	4603      	mov	r3, r0
 800a63c:	6039      	str	r1, [r7, #0]
 800a63e:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 800a640:	79fb      	ldrb	r3, [r7, #7]
 800a642:	2b06      	cmp	r3, #6
 800a644:	d845      	bhi.n	800a6d2 <OutputDbgTrace+0x9e>
 800a646:	a201      	add	r2, pc, #4	; (adr r2, 800a64c <OutputDbgTrace+0x18>)
 800a648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a64c:	0800a669 	.word	0x0800a669
 800a650:	0800a68d 	.word	0x0800a68d
 800a654:	0800a693 	.word	0x0800a693
 800a658:	0800a6a7 	.word	0x0800a6a7
 800a65c:	0800a6b3 	.word	0x0800a6b3
 800a660:	0800a6b9 	.word	0x0800a6b9
 800a664:	0800a6c7 	.word	0x0800a6c7
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	7a5b      	ldrb	r3, [r3, #9]
 800a670:	2bff      	cmp	r3, #255	; 0xff
 800a672:	d005      	beq.n	800a680 <OutputDbgTrace+0x4c>
 800a674:	2bff      	cmp	r3, #255	; 0xff
 800a676:	dc05      	bgt.n	800a684 <OutputDbgTrace+0x50>
 800a678:	2b0e      	cmp	r3, #14
 800a67a:	d005      	beq.n	800a688 <OutputDbgTrace+0x54>
 800a67c:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 800a67e:	e001      	b.n	800a684 <OutputDbgTrace+0x50>
          break;
 800a680:	bf00      	nop
 800a682:	e027      	b.n	800a6d4 <OutputDbgTrace+0xa0>
          break;
 800a684:	bf00      	nop
 800a686:	e025      	b.n	800a6d4 <OutputDbgTrace+0xa0>
          break;
 800a688:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 800a68a:	e023      	b.n	800a6d4 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800a68c:	683b      	ldr	r3, [r7, #0]
 800a68e:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800a690:	e020      	b.n	800a6d4 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800a692:	683b      	ldr	r3, [r7, #0]
 800a694:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	7a5b      	ldrb	r3, [r3, #9]
 800a69a:	2b0e      	cmp	r3, #14
 800a69c:	d001      	beq.n	800a6a2 <OutputDbgTrace+0x6e>
 800a69e:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800a6a0:	e000      	b.n	800a6a4 <OutputDbgTrace+0x70>
          break;
 800a6a2:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800a6a4:	e016      	b.n	800a6d4 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800a6a6:	683b      	ldr	r3, [r7, #0]
 800a6a8:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	7a5b      	ldrb	r3, [r3, #9]
 800a6ae:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800a6b0:	e010      	b.n	800a6d4 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800a6b6:	e00d      	b.n	800a6d4 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800a6b8:	683b      	ldr	r3, [r7, #0]
 800a6ba:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	7a5b      	ldrb	r3, [r3, #9]
 800a6c0:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800a6c2:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800a6c4:	e006      	b.n	800a6d4 <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	7a5b      	ldrb	r3, [r3, #9]
 800a6ce:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800a6d0:	e000      	b.n	800a6d4 <OutputDbgTrace+0xa0>

    default:
      break;
 800a6d2:	bf00      	nop
  }

  return;
 800a6d4:	bf00      	nop
}
 800a6d6:	3714      	adds	r7, #20
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6de:	4770      	bx	lr

0800a6e0 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800a6e0:	b480      	push	{r7}
 800a6e2:	b085      	sub	sp, #20
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800a6ea:	4b0f      	ldr	r3, [pc, #60]	; (800a728 <OTP_Read+0x48>)
 800a6ec:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800a6ee:	e002      	b.n	800a6f6 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	3b08      	subs	r3, #8
 800a6f4:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	3307      	adds	r3, #7
 800a6fa:	781b      	ldrb	r3, [r3, #0]
 800a6fc:	79fa      	ldrb	r2, [r7, #7]
 800a6fe:	429a      	cmp	r2, r3
 800a700:	d003      	beq.n	800a70a <OTP_Read+0x2a>
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	4a09      	ldr	r2, [pc, #36]	; (800a72c <OTP_Read+0x4c>)
 800a706:	4293      	cmp	r3, r2
 800a708:	d1f2      	bne.n	800a6f0 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	3307      	adds	r3, #7
 800a70e:	781b      	ldrb	r3, [r3, #0]
 800a710:	79fa      	ldrb	r2, [r7, #7]
 800a712:	429a      	cmp	r2, r3
 800a714:	d001      	beq.n	800a71a <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800a716:	2300      	movs	r3, #0
 800a718:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800a71a:	68fb      	ldr	r3, [r7, #12]
}
 800a71c:	4618      	mov	r0, r3
 800a71e:	3714      	adds	r7, #20
 800a720:	46bd      	mov	sp, r7
 800a722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a726:	4770      	bx	lr
 800a728:	1fff73f8 	.word	0x1fff73f8
 800a72c:	1fff7000 	.word	0x1fff7000

0800a730 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800a730:	b480      	push	{r7}
 800a732:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800a734:	4b05      	ldr	r3, [pc, #20]	; (800a74c <UTIL_LPM_Init+0x1c>)
 800a736:	2200      	movs	r2, #0
 800a738:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800a73a:	4b05      	ldr	r3, [pc, #20]	; (800a750 <UTIL_LPM_Init+0x20>)
 800a73c:	2200      	movs	r2, #0
 800a73e:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800a740:	bf00      	nop
 800a742:	46bd      	mov	sp, r7
 800a744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a748:	4770      	bx	lr
 800a74a:	bf00      	nop
 800a74c:	200006f0 	.word	0x200006f0
 800a750:	200006f4 	.word	0x200006f4

0800a754 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800a754:	b480      	push	{r7}
 800a756:	b087      	sub	sp, #28
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
 800a75c:	460b      	mov	r3, r1
 800a75e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a760:	f3ef 8310 	mrs	r3, PRIMASK
 800a764:	613b      	str	r3, [r7, #16]
  return(result);
 800a766:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800a768:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a76a:	b672      	cpsid	i
}
 800a76c:	bf00      	nop

  switch( state )
 800a76e:	78fb      	ldrb	r3, [r7, #3]
 800a770:	2b00      	cmp	r3, #0
 800a772:	d008      	beq.n	800a786 <UTIL_LPM_SetStopMode+0x32>
 800a774:	2b01      	cmp	r3, #1
 800a776:	d10e      	bne.n	800a796 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 800a778:	4b0d      	ldr	r3, [pc, #52]	; (800a7b0 <UTIL_LPM_SetStopMode+0x5c>)
 800a77a:	681a      	ldr	r2, [r3, #0]
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	4313      	orrs	r3, r2
 800a780:	4a0b      	ldr	r2, [pc, #44]	; (800a7b0 <UTIL_LPM_SetStopMode+0x5c>)
 800a782:	6013      	str	r3, [r2, #0]
      break;
 800a784:	e008      	b.n	800a798 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	43da      	mvns	r2, r3
 800a78a:	4b09      	ldr	r3, [pc, #36]	; (800a7b0 <UTIL_LPM_SetStopMode+0x5c>)
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	4013      	ands	r3, r2
 800a790:	4a07      	ldr	r2, [pc, #28]	; (800a7b0 <UTIL_LPM_SetStopMode+0x5c>)
 800a792:	6013      	str	r3, [r2, #0]
      break;
 800a794:	e000      	b.n	800a798 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 800a796:	bf00      	nop
 800a798:	697b      	ldr	r3, [r7, #20]
 800a79a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	f383 8810 	msr	PRIMASK, r3
}
 800a7a2:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800a7a4:	bf00      	nop
 800a7a6:	371c      	adds	r7, #28
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ae:	4770      	bx	lr
 800a7b0:	200006f0 	.word	0x200006f0

0800a7b4 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	b087      	sub	sp, #28
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
 800a7bc:	460b      	mov	r3, r1
 800a7be:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a7c0:	f3ef 8310 	mrs	r3, PRIMASK
 800a7c4:	613b      	str	r3, [r7, #16]
  return(result);
 800a7c6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800a7c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a7ca:	b672      	cpsid	i
}
 800a7cc:	bf00      	nop
  
  switch(state)
 800a7ce:	78fb      	ldrb	r3, [r7, #3]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d008      	beq.n	800a7e6 <UTIL_LPM_SetOffMode+0x32>
 800a7d4:	2b01      	cmp	r3, #1
 800a7d6:	d10e      	bne.n	800a7f6 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800a7d8:	4b0d      	ldr	r3, [pc, #52]	; (800a810 <UTIL_LPM_SetOffMode+0x5c>)
 800a7da:	681a      	ldr	r2, [r3, #0]
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	4313      	orrs	r3, r2
 800a7e0:	4a0b      	ldr	r2, [pc, #44]	; (800a810 <UTIL_LPM_SetOffMode+0x5c>)
 800a7e2:	6013      	str	r3, [r2, #0]
      break;
 800a7e4:	e008      	b.n	800a7f8 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	43da      	mvns	r2, r3
 800a7ea:	4b09      	ldr	r3, [pc, #36]	; (800a810 <UTIL_LPM_SetOffMode+0x5c>)
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	4013      	ands	r3, r2
 800a7f0:	4a07      	ldr	r2, [pc, #28]	; (800a810 <UTIL_LPM_SetOffMode+0x5c>)
 800a7f2:	6013      	str	r3, [r2, #0]
      break;
 800a7f4:	e000      	b.n	800a7f8 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800a7f6:	bf00      	nop
 800a7f8:	697b      	ldr	r3, [r7, #20]
 800a7fa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	f383 8810 	msr	PRIMASK, r3
}
 800a802:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800a804:	bf00      	nop
 800a806:	371c      	adds	r7, #28
 800a808:	46bd      	mov	sp, r7
 800a80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80e:	4770      	bx	lr
 800a810:	200006f4 	.word	0x200006f4

0800a814 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b084      	sub	sp, #16
 800a818:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a81a:	f3ef 8310 	mrs	r3, PRIMASK
 800a81e:	60bb      	str	r3, [r7, #8]
  return(result);
 800a820:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 800a822:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800a824:	b672      	cpsid	i
}
 800a826:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 800a828:	4b12      	ldr	r3, [pc, #72]	; (800a874 <UTIL_LPM_EnterLowPower+0x60>)
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d006      	beq.n	800a83e <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 800a830:	4b11      	ldr	r3, [pc, #68]	; (800a878 <UTIL_LPM_EnterLowPower+0x64>)
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 800a836:	4b10      	ldr	r3, [pc, #64]	; (800a878 <UTIL_LPM_EnterLowPower+0x64>)
 800a838:	685b      	ldr	r3, [r3, #4]
 800a83a:	4798      	blx	r3
 800a83c:	e010      	b.n	800a860 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 800a83e:	4b0f      	ldr	r3, [pc, #60]	; (800a87c <UTIL_LPM_EnterLowPower+0x68>)
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d006      	beq.n	800a854 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 800a846:	4b0c      	ldr	r3, [pc, #48]	; (800a878 <UTIL_LPM_EnterLowPower+0x64>)
 800a848:	689b      	ldr	r3, [r3, #8]
 800a84a:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 800a84c:	4b0a      	ldr	r3, [pc, #40]	; (800a878 <UTIL_LPM_EnterLowPower+0x64>)
 800a84e:	68db      	ldr	r3, [r3, #12]
 800a850:	4798      	blx	r3
 800a852:	e005      	b.n	800a860 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 800a854:	4b08      	ldr	r3, [pc, #32]	; (800a878 <UTIL_LPM_EnterLowPower+0x64>)
 800a856:	691b      	ldr	r3, [r3, #16]
 800a858:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 800a85a:	4b07      	ldr	r3, [pc, #28]	; (800a878 <UTIL_LPM_EnterLowPower+0x64>)
 800a85c:	695b      	ldr	r3, [r3, #20]
 800a85e:	4798      	blx	r3
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	f383 8810 	msr	PRIMASK, r3
}
 800a86a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 800a86c:	bf00      	nop
 800a86e:	3710      	adds	r7, #16
 800a870:	46bd      	mov	sp, r7
 800a872:	bd80      	pop	{r7, pc}
 800a874:	200006f0 	.word	0x200006f0
 800a878:	0800c94c 	.word	0x0800c94c
 800a87c:	200006f4 	.word	0x200006f4

0800a880 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b090      	sub	sp, #64	; 0x40
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800a888:	4b73      	ldr	r3, [pc, #460]	; (800aa58 <UTIL_SEQ_Run+0x1d8>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 800a88e:	4b72      	ldr	r3, [pc, #456]	; (800aa58 <UTIL_SEQ_Run+0x1d8>)
 800a890:	681a      	ldr	r2, [r3, #0]
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	4013      	ands	r3, r2
 800a896:	4a70      	ldr	r2, [pc, #448]	; (800aa58 <UTIL_SEQ_Run+0x1d8>)
 800a898:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800a89a:	4b70      	ldr	r3, [pc, #448]	; (800aa5c <UTIL_SEQ_Run+0x1dc>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	63bb      	str	r3, [r7, #56]	; 0x38
  local_evtset = EvtSet;
 800a8a0:	4b6f      	ldr	r3, [pc, #444]	; (800aa60 <UTIL_SEQ_Run+0x1e0>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	637b      	str	r3, [r7, #52]	; 0x34
  local_taskmask = TaskMask;
 800a8a6:	4b6f      	ldr	r3, [pc, #444]	; (800aa64 <UTIL_SEQ_Run+0x1e4>)
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	633b      	str	r3, [r7, #48]	; 0x30
  local_evtwaited =  EvtWaited;
 800a8ac:	4b6e      	ldr	r3, [pc, #440]	; (800aa68 <UTIL_SEQ_Run+0x1e8>)
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800a8b2:	e08d      	b.n	800a9d0 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	63fb      	str	r3, [r7, #60]	; 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800a8b8:	e002      	b.n	800a8c0 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 800a8ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a8bc:	3301      	adds	r3, #1
 800a8be:	63fb      	str	r3, [r7, #60]	; 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800a8c0:	4a6a      	ldr	r2, [pc, #424]	; (800aa6c <UTIL_SEQ_Run+0x1ec>)
 800a8c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a8c4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800a8c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8ca:	401a      	ands	r2, r3
 800a8cc:	4b62      	ldr	r3, [pc, #392]	; (800aa58 <UTIL_SEQ_Run+0x1d8>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	4013      	ands	r3, r2
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d0f1      	beq.n	800a8ba <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800a8d6:	4a65      	ldr	r2, [pc, #404]	; (800aa6c <UTIL_SEQ_Run+0x1ec>)
 800a8d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a8da:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800a8de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8e0:	401a      	ands	r2, r3
 800a8e2:	4b5d      	ldr	r3, [pc, #372]	; (800aa58 <UTIL_SEQ_Run+0x1d8>)
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	4013      	ands	r3, r2
 800a8e8:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800a8ea:	4a60      	ldr	r2, [pc, #384]	; (800aa6c <UTIL_SEQ_Run+0x1ec>)
 800a8ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a8ee:	00db      	lsls	r3, r3, #3
 800a8f0:	4413      	add	r3, r2
 800a8f2:	685a      	ldr	r2, [r3, #4]
 800a8f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8f6:	4013      	ands	r3, r2
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d106      	bne.n	800a90a <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800a8fc:	4a5b      	ldr	r2, [pc, #364]	; (800aa6c <UTIL_SEQ_Run+0x1ec>)
 800a8fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a900:	00db      	lsls	r3, r3, #3
 800a902:	4413      	add	r3, r2
 800a904:	f04f 32ff 	mov.w	r2, #4294967295
 800a908:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800a90a:	4a58      	ldr	r2, [pc, #352]	; (800aa6c <UTIL_SEQ_Run+0x1ec>)
 800a90c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a90e:	00db      	lsls	r3, r3, #3
 800a910:	4413      	add	r3, r2
 800a912:	685a      	ldr	r2, [r3, #4]
 800a914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a916:	4013      	ands	r3, r2
 800a918:	4618      	mov	r0, r3
 800a91a:	f000 f973 	bl	800ac04 <SEQ_BitPosition>
 800a91e:	4603      	mov	r3, r0
 800a920:	461a      	mov	r2, r3
 800a922:	4b53      	ldr	r3, [pc, #332]	; (800aa70 <UTIL_SEQ_Run+0x1f0>)
 800a924:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800a926:	4a51      	ldr	r2, [pc, #324]	; (800aa6c <UTIL_SEQ_Run+0x1ec>)
 800a928:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a92a:	00db      	lsls	r3, r3, #3
 800a92c:	4413      	add	r3, r2
 800a92e:	685a      	ldr	r2, [r3, #4]
 800a930:	4b4f      	ldr	r3, [pc, #316]	; (800aa70 <UTIL_SEQ_Run+0x1f0>)
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	2101      	movs	r1, #1
 800a936:	fa01 f303 	lsl.w	r3, r1, r3
 800a93a:	43db      	mvns	r3, r3
 800a93c:	401a      	ands	r2, r3
 800a93e:	494b      	ldr	r1, [pc, #300]	; (800aa6c <UTIL_SEQ_Run+0x1ec>)
 800a940:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a942:	00db      	lsls	r3, r3, #3
 800a944:	440b      	add	r3, r1
 800a946:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a948:	f3ef 8310 	mrs	r3, PRIMASK
 800a94c:	61bb      	str	r3, [r7, #24]
  return(result);
 800a94e:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800a950:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800a952:	b672      	cpsid	i
}
 800a954:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800a956:	4b46      	ldr	r3, [pc, #280]	; (800aa70 <UTIL_SEQ_Run+0x1f0>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	2201      	movs	r2, #1
 800a95c:	fa02 f303 	lsl.w	r3, r2, r3
 800a960:	43da      	mvns	r2, r3
 800a962:	4b3e      	ldr	r3, [pc, #248]	; (800aa5c <UTIL_SEQ_Run+0x1dc>)
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	4013      	ands	r3, r2
 800a968:	4a3c      	ldr	r2, [pc, #240]	; (800aa5c <UTIL_SEQ_Run+0x1dc>)
 800a96a:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800a96c:	2302      	movs	r3, #2
 800a96e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a970:	e013      	b.n	800a99a <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800a972:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a974:	3b01      	subs	r3, #1
 800a976:	4a3d      	ldr	r2, [pc, #244]	; (800aa6c <UTIL_SEQ_Run+0x1ec>)
 800a978:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800a97c:	4b3c      	ldr	r3, [pc, #240]	; (800aa70 <UTIL_SEQ_Run+0x1f0>)
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	2201      	movs	r2, #1
 800a982:	fa02 f303 	lsl.w	r3, r2, r3
 800a986:	43da      	mvns	r2, r3
 800a988:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a98a:	3b01      	subs	r3, #1
 800a98c:	400a      	ands	r2, r1
 800a98e:	4937      	ldr	r1, [pc, #220]	; (800aa6c <UTIL_SEQ_Run+0x1ec>)
 800a990:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800a994:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a996:	3b01      	subs	r3, #1
 800a998:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a99a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d1e8      	bne.n	800a972 <UTIL_SEQ_Run+0xf2>
 800a9a0:	6a3b      	ldr	r3, [r7, #32]
 800a9a2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a9a4:	697b      	ldr	r3, [r7, #20]
 800a9a6:	f383 8810 	msr	PRIMASK, r3
}
 800a9aa:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800a9ac:	4b30      	ldr	r3, [pc, #192]	; (800aa70 <UTIL_SEQ_Run+0x1f0>)
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	4a30      	ldr	r2, [pc, #192]	; (800aa74 <UTIL_SEQ_Run+0x1f4>)
 800a9b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a9b6:	4798      	blx	r3

    local_taskset = TaskSet;
 800a9b8:	4b28      	ldr	r3, [pc, #160]	; (800aa5c <UTIL_SEQ_Run+0x1dc>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	63bb      	str	r3, [r7, #56]	; 0x38
    local_evtset = EvtSet;
 800a9be:	4b28      	ldr	r3, [pc, #160]	; (800aa60 <UTIL_SEQ_Run+0x1e0>)
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	637b      	str	r3, [r7, #52]	; 0x34
    local_taskmask = TaskMask;
 800a9c4:	4b27      	ldr	r3, [pc, #156]	; (800aa64 <UTIL_SEQ_Run+0x1e4>)
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	633b      	str	r3, [r7, #48]	; 0x30
    local_evtwaited = EvtWaited;
 800a9ca:	4b27      	ldr	r3, [pc, #156]	; (800aa68 <UTIL_SEQ_Run+0x1e8>)
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800a9d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a9d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9d4:	401a      	ands	r2, r3
 800a9d6:	4b20      	ldr	r3, [pc, #128]	; (800aa58 <UTIL_SEQ_Run+0x1d8>)
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	4013      	ands	r3, r2
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d005      	beq.n	800a9ec <UTIL_SEQ_Run+0x16c>
 800a9e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a9e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9e4:	4013      	ands	r3, r2
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	f43f af64 	beq.w	800a8b4 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800a9ec:	4b20      	ldr	r3, [pc, #128]	; (800aa70 <UTIL_SEQ_Run+0x1f0>)
 800a9ee:	f04f 32ff 	mov.w	r2, #4294967295
 800a9f2:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800a9f4:	f000 f8f8 	bl	800abe8 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a9f8:	f3ef 8310 	mrs	r3, PRIMASK
 800a9fc:	613b      	str	r3, [r7, #16]
  return(result);
 800a9fe:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800aa00:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800aa02:	b672      	cpsid	i
}
 800aa04:	bf00      	nop
  local_taskset = TaskSet;
 800aa06:	4b15      	ldr	r3, [pc, #84]	; (800aa5c <UTIL_SEQ_Run+0x1dc>)
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	63bb      	str	r3, [r7, #56]	; 0x38
  local_evtset = EvtSet;
 800aa0c:	4b14      	ldr	r3, [pc, #80]	; (800aa60 <UTIL_SEQ_Run+0x1e0>)
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	637b      	str	r3, [r7, #52]	; 0x34
  local_taskmask = TaskMask;
 800aa12:	4b14      	ldr	r3, [pc, #80]	; (800aa64 <UTIL_SEQ_Run+0x1e4>)
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	633b      	str	r3, [r7, #48]	; 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800aa18:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aa1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa1c:	401a      	ands	r2, r3
 800aa1e:	4b0e      	ldr	r3, [pc, #56]	; (800aa58 <UTIL_SEQ_Run+0x1d8>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	4013      	ands	r3, r2
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d107      	bne.n	800aa38 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 800aa28:	4b0f      	ldr	r3, [pc, #60]	; (800aa68 <UTIL_SEQ_Run+0x1e8>)
 800aa2a:	681a      	ldr	r2, [r3, #0]
 800aa2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa2e:	4013      	ands	r3, r2
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d101      	bne.n	800aa38 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 800aa34:	f7f7 fd37 	bl	80024a6 <UTIL_SEQ_Idle>
 800aa38:	69fb      	ldr	r3, [r7, #28]
 800aa3a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	f383 8810 	msr	PRIMASK, r3
}
 800aa42:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 800aa44:	f000 f8d7 	bl	800abf6 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800aa48:	4a03      	ldr	r2, [pc, #12]	; (800aa58 <UTIL_SEQ_Run+0x1d8>)
 800aa4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa4c:	6013      	str	r3, [r2, #0]

  return;
 800aa4e:	bf00      	nop
}
 800aa50:	3740      	adds	r7, #64	; 0x40
 800aa52:	46bd      	mov	sp, r7
 800aa54:	bd80      	pop	{r7, pc}
 800aa56:	bf00      	nop
 800aa58:	2000003c 	.word	0x2000003c
 800aa5c:	200006f8 	.word	0x200006f8
 800aa60:	200006fc 	.word	0x200006fc
 800aa64:	20000038 	.word	0x20000038
 800aa68:	20000700 	.word	0x20000700
 800aa6c:	20000788 	.word	0x20000788
 800aa70:	20000704 	.word	0x20000704
 800aa74:	20000708 	.word	0x20000708

0800aa78 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b088      	sub	sp, #32
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	60f8      	str	r0, [r7, #12]
 800aa80:	60b9      	str	r1, [r7, #8]
 800aa82:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aa84:	f3ef 8310 	mrs	r3, PRIMASK
 800aa88:	617b      	str	r3, [r7, #20]
  return(result);
 800aa8a:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800aa8c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800aa8e:	b672      	cpsid	i
}
 800aa90:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800aa92:	68f8      	ldr	r0, [r7, #12]
 800aa94:	f000 f8b6 	bl	800ac04 <SEQ_BitPosition>
 800aa98:	4603      	mov	r3, r0
 800aa9a:	4619      	mov	r1, r3
 800aa9c:	4a06      	ldr	r2, [pc, #24]	; (800aab8 <UTIL_SEQ_RegTask+0x40>)
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800aaa4:	69fb      	ldr	r3, [r7, #28]
 800aaa6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aaa8:	69bb      	ldr	r3, [r7, #24]
 800aaaa:	f383 8810 	msr	PRIMASK, r3
}
 800aaae:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 800aab0:	bf00      	nop
}
 800aab2:	3720      	adds	r7, #32
 800aab4:	46bd      	mov	sp, r7
 800aab6:	bd80      	pop	{r7, pc}
 800aab8:	20000708 	.word	0x20000708

0800aabc <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 800aabc:	b480      	push	{r7}
 800aabe:	b087      	sub	sp, #28
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
 800aac4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aac6:	f3ef 8310 	mrs	r3, PRIMASK
 800aaca:	60fb      	str	r3, [r7, #12]
  return(result);
 800aacc:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800aace:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800aad0:	b672      	cpsid	i
}
 800aad2:	bf00      	nop

  TaskSet |= TaskId_bm;
 800aad4:	4b0d      	ldr	r3, [pc, #52]	; (800ab0c <UTIL_SEQ_SetTask+0x50>)
 800aad6:	681a      	ldr	r2, [r3, #0]
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	4313      	orrs	r3, r2
 800aadc:	4a0b      	ldr	r2, [pc, #44]	; (800ab0c <UTIL_SEQ_SetTask+0x50>)
 800aade:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 800aae0:	4a0b      	ldr	r2, [pc, #44]	; (800ab10 <UTIL_SEQ_SetTask+0x54>)
 800aae2:	683b      	ldr	r3, [r7, #0]
 800aae4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	431a      	orrs	r2, r3
 800aaec:	4908      	ldr	r1, [pc, #32]	; (800ab10 <UTIL_SEQ_SetTask+0x54>)
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800aaf4:	697b      	ldr	r3, [r7, #20]
 800aaf6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aaf8:	693b      	ldr	r3, [r7, #16]
 800aafa:	f383 8810 	msr	PRIMASK, r3
}
 800aafe:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800ab00:	bf00      	nop
}
 800ab02:	371c      	adds	r7, #28
 800ab04:	46bd      	mov	sp, r7
 800ab06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0a:	4770      	bx	lr
 800ab0c:	200006f8 	.word	0x200006f8
 800ab10:	20000788 	.word	0x20000788

0800ab14 <UTIL_SEQ_SetEvt>:

  return;
}

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800ab14:	b480      	push	{r7}
 800ab16:	b087      	sub	sp, #28
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ab1c:	f3ef 8310 	mrs	r3, PRIMASK
 800ab20:	60fb      	str	r3, [r7, #12]
  return(result);
 800ab22:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800ab24:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ab26:	b672      	cpsid	i
}
 800ab28:	bf00      	nop

  EvtSet |= EvtId_bm;
 800ab2a:	4b09      	ldr	r3, [pc, #36]	; (800ab50 <UTIL_SEQ_SetEvt+0x3c>)
 800ab2c:	681a      	ldr	r2, [r3, #0]
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	4313      	orrs	r3, r2
 800ab32:	4a07      	ldr	r2, [pc, #28]	; (800ab50 <UTIL_SEQ_SetEvt+0x3c>)
 800ab34:	6013      	str	r3, [r2, #0]
 800ab36:	697b      	ldr	r3, [r7, #20]
 800ab38:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab3a:	693b      	ldr	r3, [r7, #16]
 800ab3c:	f383 8810 	msr	PRIMASK, r3
}
 800ab40:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800ab42:	bf00      	nop
}
 800ab44:	371c      	adds	r7, #28
 800ab46:	46bd      	mov	sp, r7
 800ab48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4c:	4770      	bx	lr
 800ab4e:	bf00      	nop
 800ab50:	200006fc 	.word	0x200006fc

0800ab54 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b088      	sub	sp, #32
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 800ab5c:	4b1f      	ldr	r3, [pc, #124]	; (800abdc <UTIL_SEQ_WaitEvt+0x88>)
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800ab62:	4b1e      	ldr	r3, [pc, #120]	; (800abdc <UTIL_SEQ_WaitEvt+0x88>)
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab6a:	d102      	bne.n	800ab72 <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	61fb      	str	r3, [r7, #28]
 800ab70:	e005      	b.n	800ab7e <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 800ab72:	4b1a      	ldr	r3, [pc, #104]	; (800abdc <UTIL_SEQ_WaitEvt+0x88>)
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	2201      	movs	r2, #1
 800ab78:	fa02 f303 	lsl.w	r3, r2, r3
 800ab7c:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 800ab7e:	4b18      	ldr	r3, [pc, #96]	; (800abe0 <UTIL_SEQ_WaitEvt+0x8c>)
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 800ab84:	4a16      	ldr	r2, [pc, #88]	; (800abe0 <UTIL_SEQ_WaitEvt+0x8c>)
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 800ab8a:	e003      	b.n	800ab94 <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 800ab8c:	6879      	ldr	r1, [r7, #4]
 800ab8e:	69f8      	ldr	r0, [r7, #28]
 800ab90:	f7f7 fc90 	bl	80024b4 <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 800ab94:	4b13      	ldr	r3, [pc, #76]	; (800abe4 <UTIL_SEQ_WaitEvt+0x90>)
 800ab96:	681a      	ldr	r2, [r3, #0]
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	4013      	ands	r3, r2
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d0f5      	beq.n	800ab8c <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 800aba0:	4a0e      	ldr	r2, [pc, #56]	; (800abdc <UTIL_SEQ_WaitEvt+0x88>)
 800aba2:	69bb      	ldr	r3, [r7, #24]
 800aba4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aba6:	f3ef 8310 	mrs	r3, PRIMASK
 800abaa:	60bb      	str	r3, [r7, #8]
  return(result);
 800abac:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800abae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800abb0:	b672      	cpsid	i
}
 800abb2:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	43da      	mvns	r2, r3
 800abb8:	4b0a      	ldr	r3, [pc, #40]	; (800abe4 <UTIL_SEQ_WaitEvt+0x90>)
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	4013      	ands	r3, r2
 800abbe:	4a09      	ldr	r2, [pc, #36]	; (800abe4 <UTIL_SEQ_WaitEvt+0x90>)
 800abc0:	6013      	str	r3, [r2, #0]
 800abc2:	693b      	ldr	r3, [r7, #16]
 800abc4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	f383 8810 	msr	PRIMASK, r3
}
 800abcc:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 800abce:	4a04      	ldr	r2, [pc, #16]	; (800abe0 <UTIL_SEQ_WaitEvt+0x8c>)
 800abd0:	697b      	ldr	r3, [r7, #20]
 800abd2:	6013      	str	r3, [r2, #0]
  return;
 800abd4:	bf00      	nop
}
 800abd6:	3720      	adds	r7, #32
 800abd8:	46bd      	mov	sp, r7
 800abda:	bd80      	pop	{r7, pc}
 800abdc:	20000704 	.word	0x20000704
 800abe0:	20000700 	.word	0x20000700
 800abe4:	200006fc 	.word	0x200006fc

0800abe8 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800abe8:	b480      	push	{r7}
 800abea:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800abec:	bf00      	nop
}
 800abee:	46bd      	mov	sp, r7
 800abf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf4:	4770      	bx	lr

0800abf6 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800abf6:	b480      	push	{r7}
 800abf8:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800abfa:	bf00      	nop
}
 800abfc:	46bd      	mov	sp, r7
 800abfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac02:	4770      	bx	lr

0800ac04 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800ac04:	b480      	push	{r7}
 800ac06:	b085      	sub	sp, #20
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 800ac14:	68bb      	ldr	r3, [r7, #8]
 800ac16:	0c1b      	lsrs	r3, r3, #16
 800ac18:	041b      	lsls	r3, r3, #16
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d104      	bne.n	800ac28 <SEQ_BitPosition+0x24>
 800ac1e:	2310      	movs	r3, #16
 800ac20:	73fb      	strb	r3, [r7, #15]
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	041b      	lsls	r3, r3, #16
 800ac26:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 800ac28:	68bb      	ldr	r3, [r7, #8]
 800ac2a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d105      	bne.n	800ac3e <SEQ_BitPosition+0x3a>
 800ac32:	7bfb      	ldrb	r3, [r7, #15]
 800ac34:	3308      	adds	r3, #8
 800ac36:	73fb      	strb	r3, [r7, #15]
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	021b      	lsls	r3, r3, #8
 800ac3c:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 800ac3e:	68bb      	ldr	r3, [r7, #8]
 800ac40:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d105      	bne.n	800ac54 <SEQ_BitPosition+0x50>
 800ac48:	7bfb      	ldrb	r3, [r7, #15]
 800ac4a:	3304      	adds	r3, #4
 800ac4c:	73fb      	strb	r3, [r7, #15]
 800ac4e:	68bb      	ldr	r3, [r7, #8]
 800ac50:	011b      	lsls	r3, r3, #4
 800ac52:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 800ac54:	68bb      	ldr	r3, [r7, #8]
 800ac56:	0f1b      	lsrs	r3, r3, #28
 800ac58:	4a07      	ldr	r2, [pc, #28]	; (800ac78 <SEQ_BitPosition+0x74>)
 800ac5a:	5cd2      	ldrb	r2, [r2, r3]
 800ac5c:	7bfb      	ldrb	r3, [r7, #15]
 800ac5e:	4413      	add	r3, r2
 800ac60:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 800ac62:	7bfb      	ldrb	r3, [r7, #15]
 800ac64:	f1c3 031f 	rsb	r3, r3, #31
 800ac68:	b2db      	uxtb	r3, r3
}
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	3714      	adds	r7, #20
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac74:	4770      	bx	lr
 800ac76:	bf00      	nop
 800ac78:	0800c9e4 	.word	0x0800c9e4

0800ac7c <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800ac7c:	b480      	push	{r7}
 800ac7e:	b083      	sub	sp, #12
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	687a      	ldr	r2, [r7, #4]
 800ac88:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	687a      	ldr	r2, [r7, #4]
 800ac8e:	605a      	str	r2, [r3, #4]
}
 800ac90:	bf00      	nop
 800ac92:	370c      	adds	r7, #12
 800ac94:	46bd      	mov	sp, r7
 800ac96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9a:	4770      	bx	lr

0800ac9c <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800ac9c:	b480      	push	{r7}
 800ac9e:	b087      	sub	sp, #28
 800aca0:	af00      	add	r7, sp, #0
 800aca2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aca4:	f3ef 8310 	mrs	r3, PRIMASK
 800aca8:	60fb      	str	r3, [r7, #12]
  return(result);
 800acaa:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800acac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800acae:	b672      	cpsid	i
}
 800acb0:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	687a      	ldr	r2, [r7, #4]
 800acb8:	429a      	cmp	r2, r3
 800acba:	d102      	bne.n	800acc2 <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800acbc:	2301      	movs	r3, #1
 800acbe:	75fb      	strb	r3, [r7, #23]
 800acc0:	e001      	b.n	800acc6 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800acc2:	2300      	movs	r3, #0
 800acc4:	75fb      	strb	r3, [r7, #23]
 800acc6:	693b      	ldr	r3, [r7, #16]
 800acc8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800acca:	68bb      	ldr	r3, [r7, #8]
 800accc:	f383 8810 	msr	PRIMASK, r3
}
 800acd0:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800acd2:	7dfb      	ldrb	r3, [r7, #23]
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	371c      	adds	r7, #28
 800acd8:	46bd      	mov	sp, r7
 800acda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acde:	4770      	bx	lr

0800ace0 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800ace0:	b480      	push	{r7}
 800ace2:	b087      	sub	sp, #28
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
 800ace8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800acea:	f3ef 8310 	mrs	r3, PRIMASK
 800acee:	60fb      	str	r3, [r7, #12]
  return(result);
 800acf0:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800acf2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800acf4:	b672      	cpsid	i
}
 800acf6:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681a      	ldr	r2, [r3, #0]
 800acfc:	683b      	ldr	r3, [r7, #0]
 800acfe:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800ad00:	683b      	ldr	r3, [r7, #0]
 800ad02:	687a      	ldr	r2, [r7, #4]
 800ad04:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	683a      	ldr	r2, [r7, #0]
 800ad0a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800ad0c:	683b      	ldr	r3, [r7, #0]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	683a      	ldr	r2, [r7, #0]
 800ad12:	605a      	str	r2, [r3, #4]
 800ad14:	697b      	ldr	r3, [r7, #20]
 800ad16:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ad18:	693b      	ldr	r3, [r7, #16]
 800ad1a:	f383 8810 	msr	PRIMASK, r3
}
 800ad1e:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ad20:	bf00      	nop
 800ad22:	371c      	adds	r7, #28
 800ad24:	46bd      	mov	sp, r7
 800ad26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2a:	4770      	bx	lr

0800ad2c <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800ad2c:	b480      	push	{r7}
 800ad2e:	b087      	sub	sp, #28
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	6078      	str	r0, [r7, #4]
 800ad34:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ad36:	f3ef 8310 	mrs	r3, PRIMASK
 800ad3a:	60fb      	str	r3, [r7, #12]
  return(result);
 800ad3c:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ad3e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ad40:	b672      	cpsid	i
}
 800ad42:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	687a      	ldr	r2, [r7, #4]
 800ad48:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	685a      	ldr	r2, [r3, #4]
 800ad4e:	683b      	ldr	r3, [r7, #0]
 800ad50:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	683a      	ldr	r2, [r7, #0]
 800ad56:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800ad58:	683b      	ldr	r3, [r7, #0]
 800ad5a:	685b      	ldr	r3, [r3, #4]
 800ad5c:	683a      	ldr	r2, [r7, #0]
 800ad5e:	601a      	str	r2, [r3, #0]
 800ad60:	697b      	ldr	r3, [r7, #20]
 800ad62:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ad64:	693b      	ldr	r3, [r7, #16]
 800ad66:	f383 8810 	msr	PRIMASK, r3
}
 800ad6a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ad6c:	bf00      	nop
 800ad6e:	371c      	adds	r7, #28
 800ad70:	46bd      	mov	sp, r7
 800ad72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad76:	4770      	bx	lr

0800ad78 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800ad78:	b480      	push	{r7}
 800ad7a:	b087      	sub	sp, #28
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ad80:	f3ef 8310 	mrs	r3, PRIMASK
 800ad84:	60fb      	str	r3, [r7, #12]
  return(result);
 800ad86:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ad88:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ad8a:	b672      	cpsid	i
}
 800ad8c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	685b      	ldr	r3, [r3, #4]
 800ad92:	687a      	ldr	r2, [r7, #4]
 800ad94:	6812      	ldr	r2, [r2, #0]
 800ad96:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	687a      	ldr	r2, [r7, #4]
 800ad9e:	6852      	ldr	r2, [r2, #4]
 800ada0:	605a      	str	r2, [r3, #4]
 800ada2:	697b      	ldr	r3, [r7, #20]
 800ada4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ada6:	693b      	ldr	r3, [r7, #16]
 800ada8:	f383 8810 	msr	PRIMASK, r3
}
 800adac:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800adae:	bf00      	nop
 800adb0:	371c      	adds	r7, #28
 800adb2:	46bd      	mov	sp, r7
 800adb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb8:	4770      	bx	lr

0800adba <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800adba:	b580      	push	{r7, lr}
 800adbc:	b086      	sub	sp, #24
 800adbe:	af00      	add	r7, sp, #0
 800adc0:	6078      	str	r0, [r7, #4]
 800adc2:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800adc4:	f3ef 8310 	mrs	r3, PRIMASK
 800adc8:	60fb      	str	r3, [r7, #12]
  return(result);
 800adca:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800adcc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800adce:	b672      	cpsid	i
}
 800add0:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681a      	ldr	r2, [r3, #0]
 800add6:	683b      	ldr	r3, [r7, #0]
 800add8:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	4618      	mov	r0, r3
 800ade0:	f7ff ffca 	bl	800ad78 <LST_remove_node>
 800ade4:	697b      	ldr	r3, [r7, #20]
 800ade6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ade8:	693b      	ldr	r3, [r7, #16]
 800adea:	f383 8810 	msr	PRIMASK, r3
}
 800adee:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800adf0:	bf00      	nop
 800adf2:	3718      	adds	r7, #24
 800adf4:	46bd      	mov	sp, r7
 800adf6:	bd80      	pop	{r7, pc}

0800adf8 <__assert_func>:
 800adf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800adfa:	4614      	mov	r4, r2
 800adfc:	461a      	mov	r2, r3
 800adfe:	4b09      	ldr	r3, [pc, #36]	; (800ae24 <__assert_func+0x2c>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	4605      	mov	r5, r0
 800ae04:	68d8      	ldr	r0, [r3, #12]
 800ae06:	b14c      	cbz	r4, 800ae1c <__assert_func+0x24>
 800ae08:	4b07      	ldr	r3, [pc, #28]	; (800ae28 <__assert_func+0x30>)
 800ae0a:	9100      	str	r1, [sp, #0]
 800ae0c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ae10:	4906      	ldr	r1, [pc, #24]	; (800ae2c <__assert_func+0x34>)
 800ae12:	462b      	mov	r3, r5
 800ae14:	f000 f814 	bl	800ae40 <fiprintf>
 800ae18:	f000 fd40 	bl	800b89c <abort>
 800ae1c:	4b04      	ldr	r3, [pc, #16]	; (800ae30 <__assert_func+0x38>)
 800ae1e:	461c      	mov	r4, r3
 800ae20:	e7f3      	b.n	800ae0a <__assert_func+0x12>
 800ae22:	bf00      	nop
 800ae24:	20000040 	.word	0x20000040
 800ae28:	0800c9f4 	.word	0x0800c9f4
 800ae2c:	0800ca01 	.word	0x0800ca01
 800ae30:	0800ca2f 	.word	0x0800ca2f

0800ae34 <__errno>:
 800ae34:	4b01      	ldr	r3, [pc, #4]	; (800ae3c <__errno+0x8>)
 800ae36:	6818      	ldr	r0, [r3, #0]
 800ae38:	4770      	bx	lr
 800ae3a:	bf00      	nop
 800ae3c:	20000040 	.word	0x20000040

0800ae40 <fiprintf>:
 800ae40:	b40e      	push	{r1, r2, r3}
 800ae42:	b503      	push	{r0, r1, lr}
 800ae44:	4601      	mov	r1, r0
 800ae46:	ab03      	add	r3, sp, #12
 800ae48:	4805      	ldr	r0, [pc, #20]	; (800ae60 <fiprintf+0x20>)
 800ae4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae4e:	6800      	ldr	r0, [r0, #0]
 800ae50:	9301      	str	r3, [sp, #4]
 800ae52:	f000 f95b 	bl	800b10c <_vfiprintf_r>
 800ae56:	b002      	add	sp, #8
 800ae58:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae5c:	b003      	add	sp, #12
 800ae5e:	4770      	bx	lr
 800ae60:	20000040 	.word	0x20000040

0800ae64 <__libc_init_array>:
 800ae64:	b570      	push	{r4, r5, r6, lr}
 800ae66:	4d0d      	ldr	r5, [pc, #52]	; (800ae9c <__libc_init_array+0x38>)
 800ae68:	4c0d      	ldr	r4, [pc, #52]	; (800aea0 <__libc_init_array+0x3c>)
 800ae6a:	1b64      	subs	r4, r4, r5
 800ae6c:	10a4      	asrs	r4, r4, #2
 800ae6e:	2600      	movs	r6, #0
 800ae70:	42a6      	cmp	r6, r4
 800ae72:	d109      	bne.n	800ae88 <__libc_init_array+0x24>
 800ae74:	4d0b      	ldr	r5, [pc, #44]	; (800aea4 <__libc_init_array+0x40>)
 800ae76:	4c0c      	ldr	r4, [pc, #48]	; (800aea8 <__libc_init_array+0x44>)
 800ae78:	f001 f9e0 	bl	800c23c <_init>
 800ae7c:	1b64      	subs	r4, r4, r5
 800ae7e:	10a4      	asrs	r4, r4, #2
 800ae80:	2600      	movs	r6, #0
 800ae82:	42a6      	cmp	r6, r4
 800ae84:	d105      	bne.n	800ae92 <__libc_init_array+0x2e>
 800ae86:	bd70      	pop	{r4, r5, r6, pc}
 800ae88:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae8c:	4798      	blx	r3
 800ae8e:	3601      	adds	r6, #1
 800ae90:	e7ee      	b.n	800ae70 <__libc_init_array+0xc>
 800ae92:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae96:	4798      	blx	r3
 800ae98:	3601      	adds	r6, #1
 800ae9a:	e7f2      	b.n	800ae82 <__libc_init_array+0x1e>
 800ae9c:	0800cac8 	.word	0x0800cac8
 800aea0:	0800cac8 	.word	0x0800cac8
 800aea4:	0800cac8 	.word	0x0800cac8
 800aea8:	0800cacc 	.word	0x0800cacc

0800aeac <malloc>:
 800aeac:	4b02      	ldr	r3, [pc, #8]	; (800aeb8 <malloc+0xc>)
 800aeae:	4601      	mov	r1, r0
 800aeb0:	6818      	ldr	r0, [r3, #0]
 800aeb2:	f000 b88d 	b.w	800afd0 <_malloc_r>
 800aeb6:	bf00      	nop
 800aeb8:	20000040 	.word	0x20000040

0800aebc <free>:
 800aebc:	4b02      	ldr	r3, [pc, #8]	; (800aec8 <free+0xc>)
 800aebe:	4601      	mov	r1, r0
 800aec0:	6818      	ldr	r0, [r3, #0]
 800aec2:	f000 b819 	b.w	800aef8 <_free_r>
 800aec6:	bf00      	nop
 800aec8:	20000040 	.word	0x20000040

0800aecc <memcpy>:
 800aecc:	440a      	add	r2, r1
 800aece:	4291      	cmp	r1, r2
 800aed0:	f100 33ff 	add.w	r3, r0, #4294967295
 800aed4:	d100      	bne.n	800aed8 <memcpy+0xc>
 800aed6:	4770      	bx	lr
 800aed8:	b510      	push	{r4, lr}
 800aeda:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aede:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aee2:	4291      	cmp	r1, r2
 800aee4:	d1f9      	bne.n	800aeda <memcpy+0xe>
 800aee6:	bd10      	pop	{r4, pc}

0800aee8 <memset>:
 800aee8:	4402      	add	r2, r0
 800aeea:	4603      	mov	r3, r0
 800aeec:	4293      	cmp	r3, r2
 800aeee:	d100      	bne.n	800aef2 <memset+0xa>
 800aef0:	4770      	bx	lr
 800aef2:	f803 1b01 	strb.w	r1, [r3], #1
 800aef6:	e7f9      	b.n	800aeec <memset+0x4>

0800aef8 <_free_r>:
 800aef8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aefa:	2900      	cmp	r1, #0
 800aefc:	d044      	beq.n	800af88 <_free_r+0x90>
 800aefe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af02:	9001      	str	r0, [sp, #4]
 800af04:	2b00      	cmp	r3, #0
 800af06:	f1a1 0404 	sub.w	r4, r1, #4
 800af0a:	bfb8      	it	lt
 800af0c:	18e4      	addlt	r4, r4, r3
 800af0e:	f000 ff07 	bl	800bd20 <__malloc_lock>
 800af12:	4a1e      	ldr	r2, [pc, #120]	; (800af8c <_free_r+0x94>)
 800af14:	9801      	ldr	r0, [sp, #4]
 800af16:	6813      	ldr	r3, [r2, #0]
 800af18:	b933      	cbnz	r3, 800af28 <_free_r+0x30>
 800af1a:	6063      	str	r3, [r4, #4]
 800af1c:	6014      	str	r4, [r2, #0]
 800af1e:	b003      	add	sp, #12
 800af20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800af24:	f000 bf02 	b.w	800bd2c <__malloc_unlock>
 800af28:	42a3      	cmp	r3, r4
 800af2a:	d908      	bls.n	800af3e <_free_r+0x46>
 800af2c:	6825      	ldr	r5, [r4, #0]
 800af2e:	1961      	adds	r1, r4, r5
 800af30:	428b      	cmp	r3, r1
 800af32:	bf01      	itttt	eq
 800af34:	6819      	ldreq	r1, [r3, #0]
 800af36:	685b      	ldreq	r3, [r3, #4]
 800af38:	1949      	addeq	r1, r1, r5
 800af3a:	6021      	streq	r1, [r4, #0]
 800af3c:	e7ed      	b.n	800af1a <_free_r+0x22>
 800af3e:	461a      	mov	r2, r3
 800af40:	685b      	ldr	r3, [r3, #4]
 800af42:	b10b      	cbz	r3, 800af48 <_free_r+0x50>
 800af44:	42a3      	cmp	r3, r4
 800af46:	d9fa      	bls.n	800af3e <_free_r+0x46>
 800af48:	6811      	ldr	r1, [r2, #0]
 800af4a:	1855      	adds	r5, r2, r1
 800af4c:	42a5      	cmp	r5, r4
 800af4e:	d10b      	bne.n	800af68 <_free_r+0x70>
 800af50:	6824      	ldr	r4, [r4, #0]
 800af52:	4421      	add	r1, r4
 800af54:	1854      	adds	r4, r2, r1
 800af56:	42a3      	cmp	r3, r4
 800af58:	6011      	str	r1, [r2, #0]
 800af5a:	d1e0      	bne.n	800af1e <_free_r+0x26>
 800af5c:	681c      	ldr	r4, [r3, #0]
 800af5e:	685b      	ldr	r3, [r3, #4]
 800af60:	6053      	str	r3, [r2, #4]
 800af62:	4421      	add	r1, r4
 800af64:	6011      	str	r1, [r2, #0]
 800af66:	e7da      	b.n	800af1e <_free_r+0x26>
 800af68:	d902      	bls.n	800af70 <_free_r+0x78>
 800af6a:	230c      	movs	r3, #12
 800af6c:	6003      	str	r3, [r0, #0]
 800af6e:	e7d6      	b.n	800af1e <_free_r+0x26>
 800af70:	6825      	ldr	r5, [r4, #0]
 800af72:	1961      	adds	r1, r4, r5
 800af74:	428b      	cmp	r3, r1
 800af76:	bf04      	itt	eq
 800af78:	6819      	ldreq	r1, [r3, #0]
 800af7a:	685b      	ldreq	r3, [r3, #4]
 800af7c:	6063      	str	r3, [r4, #4]
 800af7e:	bf04      	itt	eq
 800af80:	1949      	addeq	r1, r1, r5
 800af82:	6021      	streq	r1, [r4, #0]
 800af84:	6054      	str	r4, [r2, #4]
 800af86:	e7ca      	b.n	800af1e <_free_r+0x26>
 800af88:	b003      	add	sp, #12
 800af8a:	bd30      	pop	{r4, r5, pc}
 800af8c:	20000798 	.word	0x20000798

0800af90 <sbrk_aligned>:
 800af90:	b570      	push	{r4, r5, r6, lr}
 800af92:	4e0e      	ldr	r6, [pc, #56]	; (800afcc <sbrk_aligned+0x3c>)
 800af94:	460c      	mov	r4, r1
 800af96:	6831      	ldr	r1, [r6, #0]
 800af98:	4605      	mov	r5, r0
 800af9a:	b911      	cbnz	r1, 800afa2 <sbrk_aligned+0x12>
 800af9c:	f000 fb7a 	bl	800b694 <_sbrk_r>
 800afa0:	6030      	str	r0, [r6, #0]
 800afa2:	4621      	mov	r1, r4
 800afa4:	4628      	mov	r0, r5
 800afa6:	f000 fb75 	bl	800b694 <_sbrk_r>
 800afaa:	1c43      	adds	r3, r0, #1
 800afac:	d00a      	beq.n	800afc4 <sbrk_aligned+0x34>
 800afae:	1cc4      	adds	r4, r0, #3
 800afb0:	f024 0403 	bic.w	r4, r4, #3
 800afb4:	42a0      	cmp	r0, r4
 800afb6:	d007      	beq.n	800afc8 <sbrk_aligned+0x38>
 800afb8:	1a21      	subs	r1, r4, r0
 800afba:	4628      	mov	r0, r5
 800afbc:	f000 fb6a 	bl	800b694 <_sbrk_r>
 800afc0:	3001      	adds	r0, #1
 800afc2:	d101      	bne.n	800afc8 <sbrk_aligned+0x38>
 800afc4:	f04f 34ff 	mov.w	r4, #4294967295
 800afc8:	4620      	mov	r0, r4
 800afca:	bd70      	pop	{r4, r5, r6, pc}
 800afcc:	2000079c 	.word	0x2000079c

0800afd0 <_malloc_r>:
 800afd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afd4:	1ccd      	adds	r5, r1, #3
 800afd6:	f025 0503 	bic.w	r5, r5, #3
 800afda:	3508      	adds	r5, #8
 800afdc:	2d0c      	cmp	r5, #12
 800afde:	bf38      	it	cc
 800afe0:	250c      	movcc	r5, #12
 800afe2:	2d00      	cmp	r5, #0
 800afe4:	4607      	mov	r7, r0
 800afe6:	db01      	blt.n	800afec <_malloc_r+0x1c>
 800afe8:	42a9      	cmp	r1, r5
 800afea:	d905      	bls.n	800aff8 <_malloc_r+0x28>
 800afec:	230c      	movs	r3, #12
 800afee:	603b      	str	r3, [r7, #0]
 800aff0:	2600      	movs	r6, #0
 800aff2:	4630      	mov	r0, r6
 800aff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aff8:	4e2e      	ldr	r6, [pc, #184]	; (800b0b4 <_malloc_r+0xe4>)
 800affa:	f000 fe91 	bl	800bd20 <__malloc_lock>
 800affe:	6833      	ldr	r3, [r6, #0]
 800b000:	461c      	mov	r4, r3
 800b002:	bb34      	cbnz	r4, 800b052 <_malloc_r+0x82>
 800b004:	4629      	mov	r1, r5
 800b006:	4638      	mov	r0, r7
 800b008:	f7ff ffc2 	bl	800af90 <sbrk_aligned>
 800b00c:	1c43      	adds	r3, r0, #1
 800b00e:	4604      	mov	r4, r0
 800b010:	d14d      	bne.n	800b0ae <_malloc_r+0xde>
 800b012:	6834      	ldr	r4, [r6, #0]
 800b014:	4626      	mov	r6, r4
 800b016:	2e00      	cmp	r6, #0
 800b018:	d140      	bne.n	800b09c <_malloc_r+0xcc>
 800b01a:	6823      	ldr	r3, [r4, #0]
 800b01c:	4631      	mov	r1, r6
 800b01e:	4638      	mov	r0, r7
 800b020:	eb04 0803 	add.w	r8, r4, r3
 800b024:	f000 fb36 	bl	800b694 <_sbrk_r>
 800b028:	4580      	cmp	r8, r0
 800b02a:	d13a      	bne.n	800b0a2 <_malloc_r+0xd2>
 800b02c:	6821      	ldr	r1, [r4, #0]
 800b02e:	3503      	adds	r5, #3
 800b030:	1a6d      	subs	r5, r5, r1
 800b032:	f025 0503 	bic.w	r5, r5, #3
 800b036:	3508      	adds	r5, #8
 800b038:	2d0c      	cmp	r5, #12
 800b03a:	bf38      	it	cc
 800b03c:	250c      	movcc	r5, #12
 800b03e:	4629      	mov	r1, r5
 800b040:	4638      	mov	r0, r7
 800b042:	f7ff ffa5 	bl	800af90 <sbrk_aligned>
 800b046:	3001      	adds	r0, #1
 800b048:	d02b      	beq.n	800b0a2 <_malloc_r+0xd2>
 800b04a:	6823      	ldr	r3, [r4, #0]
 800b04c:	442b      	add	r3, r5
 800b04e:	6023      	str	r3, [r4, #0]
 800b050:	e00e      	b.n	800b070 <_malloc_r+0xa0>
 800b052:	6822      	ldr	r2, [r4, #0]
 800b054:	1b52      	subs	r2, r2, r5
 800b056:	d41e      	bmi.n	800b096 <_malloc_r+0xc6>
 800b058:	2a0b      	cmp	r2, #11
 800b05a:	d916      	bls.n	800b08a <_malloc_r+0xba>
 800b05c:	1961      	adds	r1, r4, r5
 800b05e:	42a3      	cmp	r3, r4
 800b060:	6025      	str	r5, [r4, #0]
 800b062:	bf18      	it	ne
 800b064:	6059      	strne	r1, [r3, #4]
 800b066:	6863      	ldr	r3, [r4, #4]
 800b068:	bf08      	it	eq
 800b06a:	6031      	streq	r1, [r6, #0]
 800b06c:	5162      	str	r2, [r4, r5]
 800b06e:	604b      	str	r3, [r1, #4]
 800b070:	4638      	mov	r0, r7
 800b072:	f104 060b 	add.w	r6, r4, #11
 800b076:	f000 fe59 	bl	800bd2c <__malloc_unlock>
 800b07a:	f026 0607 	bic.w	r6, r6, #7
 800b07e:	1d23      	adds	r3, r4, #4
 800b080:	1af2      	subs	r2, r6, r3
 800b082:	d0b6      	beq.n	800aff2 <_malloc_r+0x22>
 800b084:	1b9b      	subs	r3, r3, r6
 800b086:	50a3      	str	r3, [r4, r2]
 800b088:	e7b3      	b.n	800aff2 <_malloc_r+0x22>
 800b08a:	6862      	ldr	r2, [r4, #4]
 800b08c:	42a3      	cmp	r3, r4
 800b08e:	bf0c      	ite	eq
 800b090:	6032      	streq	r2, [r6, #0]
 800b092:	605a      	strne	r2, [r3, #4]
 800b094:	e7ec      	b.n	800b070 <_malloc_r+0xa0>
 800b096:	4623      	mov	r3, r4
 800b098:	6864      	ldr	r4, [r4, #4]
 800b09a:	e7b2      	b.n	800b002 <_malloc_r+0x32>
 800b09c:	4634      	mov	r4, r6
 800b09e:	6876      	ldr	r6, [r6, #4]
 800b0a0:	e7b9      	b.n	800b016 <_malloc_r+0x46>
 800b0a2:	230c      	movs	r3, #12
 800b0a4:	603b      	str	r3, [r7, #0]
 800b0a6:	4638      	mov	r0, r7
 800b0a8:	f000 fe40 	bl	800bd2c <__malloc_unlock>
 800b0ac:	e7a1      	b.n	800aff2 <_malloc_r+0x22>
 800b0ae:	6025      	str	r5, [r4, #0]
 800b0b0:	e7de      	b.n	800b070 <_malloc_r+0xa0>
 800b0b2:	bf00      	nop
 800b0b4:	20000798 	.word	0x20000798

0800b0b8 <__sfputc_r>:
 800b0b8:	6893      	ldr	r3, [r2, #8]
 800b0ba:	3b01      	subs	r3, #1
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	b410      	push	{r4}
 800b0c0:	6093      	str	r3, [r2, #8]
 800b0c2:	da08      	bge.n	800b0d6 <__sfputc_r+0x1e>
 800b0c4:	6994      	ldr	r4, [r2, #24]
 800b0c6:	42a3      	cmp	r3, r4
 800b0c8:	db01      	blt.n	800b0ce <__sfputc_r+0x16>
 800b0ca:	290a      	cmp	r1, #10
 800b0cc:	d103      	bne.n	800b0d6 <__sfputc_r+0x1e>
 800b0ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b0d2:	f000 bb23 	b.w	800b71c <__swbuf_r>
 800b0d6:	6813      	ldr	r3, [r2, #0]
 800b0d8:	1c58      	adds	r0, r3, #1
 800b0da:	6010      	str	r0, [r2, #0]
 800b0dc:	7019      	strb	r1, [r3, #0]
 800b0de:	4608      	mov	r0, r1
 800b0e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b0e4:	4770      	bx	lr

0800b0e6 <__sfputs_r>:
 800b0e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0e8:	4606      	mov	r6, r0
 800b0ea:	460f      	mov	r7, r1
 800b0ec:	4614      	mov	r4, r2
 800b0ee:	18d5      	adds	r5, r2, r3
 800b0f0:	42ac      	cmp	r4, r5
 800b0f2:	d101      	bne.n	800b0f8 <__sfputs_r+0x12>
 800b0f4:	2000      	movs	r0, #0
 800b0f6:	e007      	b.n	800b108 <__sfputs_r+0x22>
 800b0f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0fc:	463a      	mov	r2, r7
 800b0fe:	4630      	mov	r0, r6
 800b100:	f7ff ffda 	bl	800b0b8 <__sfputc_r>
 800b104:	1c43      	adds	r3, r0, #1
 800b106:	d1f3      	bne.n	800b0f0 <__sfputs_r+0xa>
 800b108:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b10c <_vfiprintf_r>:
 800b10c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b110:	460d      	mov	r5, r1
 800b112:	b09d      	sub	sp, #116	; 0x74
 800b114:	4614      	mov	r4, r2
 800b116:	4698      	mov	r8, r3
 800b118:	4606      	mov	r6, r0
 800b11a:	b118      	cbz	r0, 800b124 <_vfiprintf_r+0x18>
 800b11c:	6983      	ldr	r3, [r0, #24]
 800b11e:	b90b      	cbnz	r3, 800b124 <_vfiprintf_r+0x18>
 800b120:	f000 fcde 	bl	800bae0 <__sinit>
 800b124:	4b89      	ldr	r3, [pc, #548]	; (800b34c <_vfiprintf_r+0x240>)
 800b126:	429d      	cmp	r5, r3
 800b128:	d11b      	bne.n	800b162 <_vfiprintf_r+0x56>
 800b12a:	6875      	ldr	r5, [r6, #4]
 800b12c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b12e:	07d9      	lsls	r1, r3, #31
 800b130:	d405      	bmi.n	800b13e <_vfiprintf_r+0x32>
 800b132:	89ab      	ldrh	r3, [r5, #12]
 800b134:	059a      	lsls	r2, r3, #22
 800b136:	d402      	bmi.n	800b13e <_vfiprintf_r+0x32>
 800b138:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b13a:	f000 fd6f 	bl	800bc1c <__retarget_lock_acquire_recursive>
 800b13e:	89ab      	ldrh	r3, [r5, #12]
 800b140:	071b      	lsls	r3, r3, #28
 800b142:	d501      	bpl.n	800b148 <_vfiprintf_r+0x3c>
 800b144:	692b      	ldr	r3, [r5, #16]
 800b146:	b9eb      	cbnz	r3, 800b184 <_vfiprintf_r+0x78>
 800b148:	4629      	mov	r1, r5
 800b14a:	4630      	mov	r0, r6
 800b14c:	f000 fb38 	bl	800b7c0 <__swsetup_r>
 800b150:	b1c0      	cbz	r0, 800b184 <_vfiprintf_r+0x78>
 800b152:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b154:	07dc      	lsls	r4, r3, #31
 800b156:	d50e      	bpl.n	800b176 <_vfiprintf_r+0x6a>
 800b158:	f04f 30ff 	mov.w	r0, #4294967295
 800b15c:	b01d      	add	sp, #116	; 0x74
 800b15e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b162:	4b7b      	ldr	r3, [pc, #492]	; (800b350 <_vfiprintf_r+0x244>)
 800b164:	429d      	cmp	r5, r3
 800b166:	d101      	bne.n	800b16c <_vfiprintf_r+0x60>
 800b168:	68b5      	ldr	r5, [r6, #8]
 800b16a:	e7df      	b.n	800b12c <_vfiprintf_r+0x20>
 800b16c:	4b79      	ldr	r3, [pc, #484]	; (800b354 <_vfiprintf_r+0x248>)
 800b16e:	429d      	cmp	r5, r3
 800b170:	bf08      	it	eq
 800b172:	68f5      	ldreq	r5, [r6, #12]
 800b174:	e7da      	b.n	800b12c <_vfiprintf_r+0x20>
 800b176:	89ab      	ldrh	r3, [r5, #12]
 800b178:	0598      	lsls	r0, r3, #22
 800b17a:	d4ed      	bmi.n	800b158 <_vfiprintf_r+0x4c>
 800b17c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b17e:	f000 fd4e 	bl	800bc1e <__retarget_lock_release_recursive>
 800b182:	e7e9      	b.n	800b158 <_vfiprintf_r+0x4c>
 800b184:	2300      	movs	r3, #0
 800b186:	9309      	str	r3, [sp, #36]	; 0x24
 800b188:	2320      	movs	r3, #32
 800b18a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b18e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b192:	2330      	movs	r3, #48	; 0x30
 800b194:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b358 <_vfiprintf_r+0x24c>
 800b198:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b19c:	f04f 0901 	mov.w	r9, #1
 800b1a0:	4623      	mov	r3, r4
 800b1a2:	469a      	mov	sl, r3
 800b1a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1a8:	b10a      	cbz	r2, 800b1ae <_vfiprintf_r+0xa2>
 800b1aa:	2a25      	cmp	r2, #37	; 0x25
 800b1ac:	d1f9      	bne.n	800b1a2 <_vfiprintf_r+0x96>
 800b1ae:	ebba 0b04 	subs.w	fp, sl, r4
 800b1b2:	d00b      	beq.n	800b1cc <_vfiprintf_r+0xc0>
 800b1b4:	465b      	mov	r3, fp
 800b1b6:	4622      	mov	r2, r4
 800b1b8:	4629      	mov	r1, r5
 800b1ba:	4630      	mov	r0, r6
 800b1bc:	f7ff ff93 	bl	800b0e6 <__sfputs_r>
 800b1c0:	3001      	adds	r0, #1
 800b1c2:	f000 80aa 	beq.w	800b31a <_vfiprintf_r+0x20e>
 800b1c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b1c8:	445a      	add	r2, fp
 800b1ca:	9209      	str	r2, [sp, #36]	; 0x24
 800b1cc:	f89a 3000 	ldrb.w	r3, [sl]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	f000 80a2 	beq.w	800b31a <_vfiprintf_r+0x20e>
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	f04f 32ff 	mov.w	r2, #4294967295
 800b1dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1e0:	f10a 0a01 	add.w	sl, sl, #1
 800b1e4:	9304      	str	r3, [sp, #16]
 800b1e6:	9307      	str	r3, [sp, #28]
 800b1e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b1ec:	931a      	str	r3, [sp, #104]	; 0x68
 800b1ee:	4654      	mov	r4, sl
 800b1f0:	2205      	movs	r2, #5
 800b1f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1f6:	4858      	ldr	r0, [pc, #352]	; (800b358 <_vfiprintf_r+0x24c>)
 800b1f8:	f7f4 ffda 	bl	80001b0 <memchr>
 800b1fc:	9a04      	ldr	r2, [sp, #16]
 800b1fe:	b9d8      	cbnz	r0, 800b238 <_vfiprintf_r+0x12c>
 800b200:	06d1      	lsls	r1, r2, #27
 800b202:	bf44      	itt	mi
 800b204:	2320      	movmi	r3, #32
 800b206:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b20a:	0713      	lsls	r3, r2, #28
 800b20c:	bf44      	itt	mi
 800b20e:	232b      	movmi	r3, #43	; 0x2b
 800b210:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b214:	f89a 3000 	ldrb.w	r3, [sl]
 800b218:	2b2a      	cmp	r3, #42	; 0x2a
 800b21a:	d015      	beq.n	800b248 <_vfiprintf_r+0x13c>
 800b21c:	9a07      	ldr	r2, [sp, #28]
 800b21e:	4654      	mov	r4, sl
 800b220:	2000      	movs	r0, #0
 800b222:	f04f 0c0a 	mov.w	ip, #10
 800b226:	4621      	mov	r1, r4
 800b228:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b22c:	3b30      	subs	r3, #48	; 0x30
 800b22e:	2b09      	cmp	r3, #9
 800b230:	d94e      	bls.n	800b2d0 <_vfiprintf_r+0x1c4>
 800b232:	b1b0      	cbz	r0, 800b262 <_vfiprintf_r+0x156>
 800b234:	9207      	str	r2, [sp, #28]
 800b236:	e014      	b.n	800b262 <_vfiprintf_r+0x156>
 800b238:	eba0 0308 	sub.w	r3, r0, r8
 800b23c:	fa09 f303 	lsl.w	r3, r9, r3
 800b240:	4313      	orrs	r3, r2
 800b242:	9304      	str	r3, [sp, #16]
 800b244:	46a2      	mov	sl, r4
 800b246:	e7d2      	b.n	800b1ee <_vfiprintf_r+0xe2>
 800b248:	9b03      	ldr	r3, [sp, #12]
 800b24a:	1d19      	adds	r1, r3, #4
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	9103      	str	r1, [sp, #12]
 800b250:	2b00      	cmp	r3, #0
 800b252:	bfbb      	ittet	lt
 800b254:	425b      	neglt	r3, r3
 800b256:	f042 0202 	orrlt.w	r2, r2, #2
 800b25a:	9307      	strge	r3, [sp, #28]
 800b25c:	9307      	strlt	r3, [sp, #28]
 800b25e:	bfb8      	it	lt
 800b260:	9204      	strlt	r2, [sp, #16]
 800b262:	7823      	ldrb	r3, [r4, #0]
 800b264:	2b2e      	cmp	r3, #46	; 0x2e
 800b266:	d10c      	bne.n	800b282 <_vfiprintf_r+0x176>
 800b268:	7863      	ldrb	r3, [r4, #1]
 800b26a:	2b2a      	cmp	r3, #42	; 0x2a
 800b26c:	d135      	bne.n	800b2da <_vfiprintf_r+0x1ce>
 800b26e:	9b03      	ldr	r3, [sp, #12]
 800b270:	1d1a      	adds	r2, r3, #4
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	9203      	str	r2, [sp, #12]
 800b276:	2b00      	cmp	r3, #0
 800b278:	bfb8      	it	lt
 800b27a:	f04f 33ff 	movlt.w	r3, #4294967295
 800b27e:	3402      	adds	r4, #2
 800b280:	9305      	str	r3, [sp, #20]
 800b282:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b368 <_vfiprintf_r+0x25c>
 800b286:	7821      	ldrb	r1, [r4, #0]
 800b288:	2203      	movs	r2, #3
 800b28a:	4650      	mov	r0, sl
 800b28c:	f7f4 ff90 	bl	80001b0 <memchr>
 800b290:	b140      	cbz	r0, 800b2a4 <_vfiprintf_r+0x198>
 800b292:	2340      	movs	r3, #64	; 0x40
 800b294:	eba0 000a 	sub.w	r0, r0, sl
 800b298:	fa03 f000 	lsl.w	r0, r3, r0
 800b29c:	9b04      	ldr	r3, [sp, #16]
 800b29e:	4303      	orrs	r3, r0
 800b2a0:	3401      	adds	r4, #1
 800b2a2:	9304      	str	r3, [sp, #16]
 800b2a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2a8:	482c      	ldr	r0, [pc, #176]	; (800b35c <_vfiprintf_r+0x250>)
 800b2aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b2ae:	2206      	movs	r2, #6
 800b2b0:	f7f4 ff7e 	bl	80001b0 <memchr>
 800b2b4:	2800      	cmp	r0, #0
 800b2b6:	d03f      	beq.n	800b338 <_vfiprintf_r+0x22c>
 800b2b8:	4b29      	ldr	r3, [pc, #164]	; (800b360 <_vfiprintf_r+0x254>)
 800b2ba:	bb1b      	cbnz	r3, 800b304 <_vfiprintf_r+0x1f8>
 800b2bc:	9b03      	ldr	r3, [sp, #12]
 800b2be:	3307      	adds	r3, #7
 800b2c0:	f023 0307 	bic.w	r3, r3, #7
 800b2c4:	3308      	adds	r3, #8
 800b2c6:	9303      	str	r3, [sp, #12]
 800b2c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2ca:	443b      	add	r3, r7
 800b2cc:	9309      	str	r3, [sp, #36]	; 0x24
 800b2ce:	e767      	b.n	800b1a0 <_vfiprintf_r+0x94>
 800b2d0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b2d4:	460c      	mov	r4, r1
 800b2d6:	2001      	movs	r0, #1
 800b2d8:	e7a5      	b.n	800b226 <_vfiprintf_r+0x11a>
 800b2da:	2300      	movs	r3, #0
 800b2dc:	3401      	adds	r4, #1
 800b2de:	9305      	str	r3, [sp, #20]
 800b2e0:	4619      	mov	r1, r3
 800b2e2:	f04f 0c0a 	mov.w	ip, #10
 800b2e6:	4620      	mov	r0, r4
 800b2e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b2ec:	3a30      	subs	r2, #48	; 0x30
 800b2ee:	2a09      	cmp	r2, #9
 800b2f0:	d903      	bls.n	800b2fa <_vfiprintf_r+0x1ee>
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d0c5      	beq.n	800b282 <_vfiprintf_r+0x176>
 800b2f6:	9105      	str	r1, [sp, #20]
 800b2f8:	e7c3      	b.n	800b282 <_vfiprintf_r+0x176>
 800b2fa:	fb0c 2101 	mla	r1, ip, r1, r2
 800b2fe:	4604      	mov	r4, r0
 800b300:	2301      	movs	r3, #1
 800b302:	e7f0      	b.n	800b2e6 <_vfiprintf_r+0x1da>
 800b304:	ab03      	add	r3, sp, #12
 800b306:	9300      	str	r3, [sp, #0]
 800b308:	462a      	mov	r2, r5
 800b30a:	4b16      	ldr	r3, [pc, #88]	; (800b364 <_vfiprintf_r+0x258>)
 800b30c:	a904      	add	r1, sp, #16
 800b30e:	4630      	mov	r0, r6
 800b310:	f3af 8000 	nop.w
 800b314:	4607      	mov	r7, r0
 800b316:	1c78      	adds	r0, r7, #1
 800b318:	d1d6      	bne.n	800b2c8 <_vfiprintf_r+0x1bc>
 800b31a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b31c:	07d9      	lsls	r1, r3, #31
 800b31e:	d405      	bmi.n	800b32c <_vfiprintf_r+0x220>
 800b320:	89ab      	ldrh	r3, [r5, #12]
 800b322:	059a      	lsls	r2, r3, #22
 800b324:	d402      	bmi.n	800b32c <_vfiprintf_r+0x220>
 800b326:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b328:	f000 fc79 	bl	800bc1e <__retarget_lock_release_recursive>
 800b32c:	89ab      	ldrh	r3, [r5, #12]
 800b32e:	065b      	lsls	r3, r3, #25
 800b330:	f53f af12 	bmi.w	800b158 <_vfiprintf_r+0x4c>
 800b334:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b336:	e711      	b.n	800b15c <_vfiprintf_r+0x50>
 800b338:	ab03      	add	r3, sp, #12
 800b33a:	9300      	str	r3, [sp, #0]
 800b33c:	462a      	mov	r2, r5
 800b33e:	4b09      	ldr	r3, [pc, #36]	; (800b364 <_vfiprintf_r+0x258>)
 800b340:	a904      	add	r1, sp, #16
 800b342:	4630      	mov	r0, r6
 800b344:	f000 f880 	bl	800b448 <_printf_i>
 800b348:	e7e4      	b.n	800b314 <_vfiprintf_r+0x208>
 800b34a:	bf00      	nop
 800b34c:	0800ca88 	.word	0x0800ca88
 800b350:	0800caa8 	.word	0x0800caa8
 800b354:	0800ca68 	.word	0x0800ca68
 800b358:	0800ca34 	.word	0x0800ca34
 800b35c:	0800ca3e 	.word	0x0800ca3e
 800b360:	00000000 	.word	0x00000000
 800b364:	0800b0e7 	.word	0x0800b0e7
 800b368:	0800ca3a 	.word	0x0800ca3a

0800b36c <_printf_common>:
 800b36c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b370:	4616      	mov	r6, r2
 800b372:	4699      	mov	r9, r3
 800b374:	688a      	ldr	r2, [r1, #8]
 800b376:	690b      	ldr	r3, [r1, #16]
 800b378:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b37c:	4293      	cmp	r3, r2
 800b37e:	bfb8      	it	lt
 800b380:	4613      	movlt	r3, r2
 800b382:	6033      	str	r3, [r6, #0]
 800b384:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b388:	4607      	mov	r7, r0
 800b38a:	460c      	mov	r4, r1
 800b38c:	b10a      	cbz	r2, 800b392 <_printf_common+0x26>
 800b38e:	3301      	adds	r3, #1
 800b390:	6033      	str	r3, [r6, #0]
 800b392:	6823      	ldr	r3, [r4, #0]
 800b394:	0699      	lsls	r1, r3, #26
 800b396:	bf42      	ittt	mi
 800b398:	6833      	ldrmi	r3, [r6, #0]
 800b39a:	3302      	addmi	r3, #2
 800b39c:	6033      	strmi	r3, [r6, #0]
 800b39e:	6825      	ldr	r5, [r4, #0]
 800b3a0:	f015 0506 	ands.w	r5, r5, #6
 800b3a4:	d106      	bne.n	800b3b4 <_printf_common+0x48>
 800b3a6:	f104 0a19 	add.w	sl, r4, #25
 800b3aa:	68e3      	ldr	r3, [r4, #12]
 800b3ac:	6832      	ldr	r2, [r6, #0]
 800b3ae:	1a9b      	subs	r3, r3, r2
 800b3b0:	42ab      	cmp	r3, r5
 800b3b2:	dc26      	bgt.n	800b402 <_printf_common+0x96>
 800b3b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b3b8:	1e13      	subs	r3, r2, #0
 800b3ba:	6822      	ldr	r2, [r4, #0]
 800b3bc:	bf18      	it	ne
 800b3be:	2301      	movne	r3, #1
 800b3c0:	0692      	lsls	r2, r2, #26
 800b3c2:	d42b      	bmi.n	800b41c <_printf_common+0xb0>
 800b3c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b3c8:	4649      	mov	r1, r9
 800b3ca:	4638      	mov	r0, r7
 800b3cc:	47c0      	blx	r8
 800b3ce:	3001      	adds	r0, #1
 800b3d0:	d01e      	beq.n	800b410 <_printf_common+0xa4>
 800b3d2:	6823      	ldr	r3, [r4, #0]
 800b3d4:	68e5      	ldr	r5, [r4, #12]
 800b3d6:	6832      	ldr	r2, [r6, #0]
 800b3d8:	f003 0306 	and.w	r3, r3, #6
 800b3dc:	2b04      	cmp	r3, #4
 800b3de:	bf08      	it	eq
 800b3e0:	1aad      	subeq	r5, r5, r2
 800b3e2:	68a3      	ldr	r3, [r4, #8]
 800b3e4:	6922      	ldr	r2, [r4, #16]
 800b3e6:	bf0c      	ite	eq
 800b3e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b3ec:	2500      	movne	r5, #0
 800b3ee:	4293      	cmp	r3, r2
 800b3f0:	bfc4      	itt	gt
 800b3f2:	1a9b      	subgt	r3, r3, r2
 800b3f4:	18ed      	addgt	r5, r5, r3
 800b3f6:	2600      	movs	r6, #0
 800b3f8:	341a      	adds	r4, #26
 800b3fa:	42b5      	cmp	r5, r6
 800b3fc:	d11a      	bne.n	800b434 <_printf_common+0xc8>
 800b3fe:	2000      	movs	r0, #0
 800b400:	e008      	b.n	800b414 <_printf_common+0xa8>
 800b402:	2301      	movs	r3, #1
 800b404:	4652      	mov	r2, sl
 800b406:	4649      	mov	r1, r9
 800b408:	4638      	mov	r0, r7
 800b40a:	47c0      	blx	r8
 800b40c:	3001      	adds	r0, #1
 800b40e:	d103      	bne.n	800b418 <_printf_common+0xac>
 800b410:	f04f 30ff 	mov.w	r0, #4294967295
 800b414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b418:	3501      	adds	r5, #1
 800b41a:	e7c6      	b.n	800b3aa <_printf_common+0x3e>
 800b41c:	18e1      	adds	r1, r4, r3
 800b41e:	1c5a      	adds	r2, r3, #1
 800b420:	2030      	movs	r0, #48	; 0x30
 800b422:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b426:	4422      	add	r2, r4
 800b428:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b42c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b430:	3302      	adds	r3, #2
 800b432:	e7c7      	b.n	800b3c4 <_printf_common+0x58>
 800b434:	2301      	movs	r3, #1
 800b436:	4622      	mov	r2, r4
 800b438:	4649      	mov	r1, r9
 800b43a:	4638      	mov	r0, r7
 800b43c:	47c0      	blx	r8
 800b43e:	3001      	adds	r0, #1
 800b440:	d0e6      	beq.n	800b410 <_printf_common+0xa4>
 800b442:	3601      	adds	r6, #1
 800b444:	e7d9      	b.n	800b3fa <_printf_common+0x8e>
	...

0800b448 <_printf_i>:
 800b448:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b44c:	7e0f      	ldrb	r7, [r1, #24]
 800b44e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b450:	2f78      	cmp	r7, #120	; 0x78
 800b452:	4691      	mov	r9, r2
 800b454:	4680      	mov	r8, r0
 800b456:	460c      	mov	r4, r1
 800b458:	469a      	mov	sl, r3
 800b45a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b45e:	d807      	bhi.n	800b470 <_printf_i+0x28>
 800b460:	2f62      	cmp	r7, #98	; 0x62
 800b462:	d80a      	bhi.n	800b47a <_printf_i+0x32>
 800b464:	2f00      	cmp	r7, #0
 800b466:	f000 80d8 	beq.w	800b61a <_printf_i+0x1d2>
 800b46a:	2f58      	cmp	r7, #88	; 0x58
 800b46c:	f000 80a3 	beq.w	800b5b6 <_printf_i+0x16e>
 800b470:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b474:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b478:	e03a      	b.n	800b4f0 <_printf_i+0xa8>
 800b47a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b47e:	2b15      	cmp	r3, #21
 800b480:	d8f6      	bhi.n	800b470 <_printf_i+0x28>
 800b482:	a101      	add	r1, pc, #4	; (adr r1, 800b488 <_printf_i+0x40>)
 800b484:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b488:	0800b4e1 	.word	0x0800b4e1
 800b48c:	0800b4f5 	.word	0x0800b4f5
 800b490:	0800b471 	.word	0x0800b471
 800b494:	0800b471 	.word	0x0800b471
 800b498:	0800b471 	.word	0x0800b471
 800b49c:	0800b471 	.word	0x0800b471
 800b4a0:	0800b4f5 	.word	0x0800b4f5
 800b4a4:	0800b471 	.word	0x0800b471
 800b4a8:	0800b471 	.word	0x0800b471
 800b4ac:	0800b471 	.word	0x0800b471
 800b4b0:	0800b471 	.word	0x0800b471
 800b4b4:	0800b601 	.word	0x0800b601
 800b4b8:	0800b525 	.word	0x0800b525
 800b4bc:	0800b5e3 	.word	0x0800b5e3
 800b4c0:	0800b471 	.word	0x0800b471
 800b4c4:	0800b471 	.word	0x0800b471
 800b4c8:	0800b623 	.word	0x0800b623
 800b4cc:	0800b471 	.word	0x0800b471
 800b4d0:	0800b525 	.word	0x0800b525
 800b4d4:	0800b471 	.word	0x0800b471
 800b4d8:	0800b471 	.word	0x0800b471
 800b4dc:	0800b5eb 	.word	0x0800b5eb
 800b4e0:	682b      	ldr	r3, [r5, #0]
 800b4e2:	1d1a      	adds	r2, r3, #4
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	602a      	str	r2, [r5, #0]
 800b4e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b4ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b4f0:	2301      	movs	r3, #1
 800b4f2:	e0a3      	b.n	800b63c <_printf_i+0x1f4>
 800b4f4:	6820      	ldr	r0, [r4, #0]
 800b4f6:	6829      	ldr	r1, [r5, #0]
 800b4f8:	0606      	lsls	r6, r0, #24
 800b4fa:	f101 0304 	add.w	r3, r1, #4
 800b4fe:	d50a      	bpl.n	800b516 <_printf_i+0xce>
 800b500:	680e      	ldr	r6, [r1, #0]
 800b502:	602b      	str	r3, [r5, #0]
 800b504:	2e00      	cmp	r6, #0
 800b506:	da03      	bge.n	800b510 <_printf_i+0xc8>
 800b508:	232d      	movs	r3, #45	; 0x2d
 800b50a:	4276      	negs	r6, r6
 800b50c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b510:	485e      	ldr	r0, [pc, #376]	; (800b68c <_printf_i+0x244>)
 800b512:	230a      	movs	r3, #10
 800b514:	e019      	b.n	800b54a <_printf_i+0x102>
 800b516:	680e      	ldr	r6, [r1, #0]
 800b518:	602b      	str	r3, [r5, #0]
 800b51a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b51e:	bf18      	it	ne
 800b520:	b236      	sxthne	r6, r6
 800b522:	e7ef      	b.n	800b504 <_printf_i+0xbc>
 800b524:	682b      	ldr	r3, [r5, #0]
 800b526:	6820      	ldr	r0, [r4, #0]
 800b528:	1d19      	adds	r1, r3, #4
 800b52a:	6029      	str	r1, [r5, #0]
 800b52c:	0601      	lsls	r1, r0, #24
 800b52e:	d501      	bpl.n	800b534 <_printf_i+0xec>
 800b530:	681e      	ldr	r6, [r3, #0]
 800b532:	e002      	b.n	800b53a <_printf_i+0xf2>
 800b534:	0646      	lsls	r6, r0, #25
 800b536:	d5fb      	bpl.n	800b530 <_printf_i+0xe8>
 800b538:	881e      	ldrh	r6, [r3, #0]
 800b53a:	4854      	ldr	r0, [pc, #336]	; (800b68c <_printf_i+0x244>)
 800b53c:	2f6f      	cmp	r7, #111	; 0x6f
 800b53e:	bf0c      	ite	eq
 800b540:	2308      	moveq	r3, #8
 800b542:	230a      	movne	r3, #10
 800b544:	2100      	movs	r1, #0
 800b546:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b54a:	6865      	ldr	r5, [r4, #4]
 800b54c:	60a5      	str	r5, [r4, #8]
 800b54e:	2d00      	cmp	r5, #0
 800b550:	bfa2      	ittt	ge
 800b552:	6821      	ldrge	r1, [r4, #0]
 800b554:	f021 0104 	bicge.w	r1, r1, #4
 800b558:	6021      	strge	r1, [r4, #0]
 800b55a:	b90e      	cbnz	r6, 800b560 <_printf_i+0x118>
 800b55c:	2d00      	cmp	r5, #0
 800b55e:	d04d      	beq.n	800b5fc <_printf_i+0x1b4>
 800b560:	4615      	mov	r5, r2
 800b562:	fbb6 f1f3 	udiv	r1, r6, r3
 800b566:	fb03 6711 	mls	r7, r3, r1, r6
 800b56a:	5dc7      	ldrb	r7, [r0, r7]
 800b56c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b570:	4637      	mov	r7, r6
 800b572:	42bb      	cmp	r3, r7
 800b574:	460e      	mov	r6, r1
 800b576:	d9f4      	bls.n	800b562 <_printf_i+0x11a>
 800b578:	2b08      	cmp	r3, #8
 800b57a:	d10b      	bne.n	800b594 <_printf_i+0x14c>
 800b57c:	6823      	ldr	r3, [r4, #0]
 800b57e:	07de      	lsls	r6, r3, #31
 800b580:	d508      	bpl.n	800b594 <_printf_i+0x14c>
 800b582:	6923      	ldr	r3, [r4, #16]
 800b584:	6861      	ldr	r1, [r4, #4]
 800b586:	4299      	cmp	r1, r3
 800b588:	bfde      	ittt	le
 800b58a:	2330      	movle	r3, #48	; 0x30
 800b58c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b590:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b594:	1b52      	subs	r2, r2, r5
 800b596:	6122      	str	r2, [r4, #16]
 800b598:	f8cd a000 	str.w	sl, [sp]
 800b59c:	464b      	mov	r3, r9
 800b59e:	aa03      	add	r2, sp, #12
 800b5a0:	4621      	mov	r1, r4
 800b5a2:	4640      	mov	r0, r8
 800b5a4:	f7ff fee2 	bl	800b36c <_printf_common>
 800b5a8:	3001      	adds	r0, #1
 800b5aa:	d14c      	bne.n	800b646 <_printf_i+0x1fe>
 800b5ac:	f04f 30ff 	mov.w	r0, #4294967295
 800b5b0:	b004      	add	sp, #16
 800b5b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5b6:	4835      	ldr	r0, [pc, #212]	; (800b68c <_printf_i+0x244>)
 800b5b8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b5bc:	6829      	ldr	r1, [r5, #0]
 800b5be:	6823      	ldr	r3, [r4, #0]
 800b5c0:	f851 6b04 	ldr.w	r6, [r1], #4
 800b5c4:	6029      	str	r1, [r5, #0]
 800b5c6:	061d      	lsls	r5, r3, #24
 800b5c8:	d514      	bpl.n	800b5f4 <_printf_i+0x1ac>
 800b5ca:	07df      	lsls	r7, r3, #31
 800b5cc:	bf44      	itt	mi
 800b5ce:	f043 0320 	orrmi.w	r3, r3, #32
 800b5d2:	6023      	strmi	r3, [r4, #0]
 800b5d4:	b91e      	cbnz	r6, 800b5de <_printf_i+0x196>
 800b5d6:	6823      	ldr	r3, [r4, #0]
 800b5d8:	f023 0320 	bic.w	r3, r3, #32
 800b5dc:	6023      	str	r3, [r4, #0]
 800b5de:	2310      	movs	r3, #16
 800b5e0:	e7b0      	b.n	800b544 <_printf_i+0xfc>
 800b5e2:	6823      	ldr	r3, [r4, #0]
 800b5e4:	f043 0320 	orr.w	r3, r3, #32
 800b5e8:	6023      	str	r3, [r4, #0]
 800b5ea:	2378      	movs	r3, #120	; 0x78
 800b5ec:	4828      	ldr	r0, [pc, #160]	; (800b690 <_printf_i+0x248>)
 800b5ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b5f2:	e7e3      	b.n	800b5bc <_printf_i+0x174>
 800b5f4:	0659      	lsls	r1, r3, #25
 800b5f6:	bf48      	it	mi
 800b5f8:	b2b6      	uxthmi	r6, r6
 800b5fa:	e7e6      	b.n	800b5ca <_printf_i+0x182>
 800b5fc:	4615      	mov	r5, r2
 800b5fe:	e7bb      	b.n	800b578 <_printf_i+0x130>
 800b600:	682b      	ldr	r3, [r5, #0]
 800b602:	6826      	ldr	r6, [r4, #0]
 800b604:	6961      	ldr	r1, [r4, #20]
 800b606:	1d18      	adds	r0, r3, #4
 800b608:	6028      	str	r0, [r5, #0]
 800b60a:	0635      	lsls	r5, r6, #24
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	d501      	bpl.n	800b614 <_printf_i+0x1cc>
 800b610:	6019      	str	r1, [r3, #0]
 800b612:	e002      	b.n	800b61a <_printf_i+0x1d2>
 800b614:	0670      	lsls	r0, r6, #25
 800b616:	d5fb      	bpl.n	800b610 <_printf_i+0x1c8>
 800b618:	8019      	strh	r1, [r3, #0]
 800b61a:	2300      	movs	r3, #0
 800b61c:	6123      	str	r3, [r4, #16]
 800b61e:	4615      	mov	r5, r2
 800b620:	e7ba      	b.n	800b598 <_printf_i+0x150>
 800b622:	682b      	ldr	r3, [r5, #0]
 800b624:	1d1a      	adds	r2, r3, #4
 800b626:	602a      	str	r2, [r5, #0]
 800b628:	681d      	ldr	r5, [r3, #0]
 800b62a:	6862      	ldr	r2, [r4, #4]
 800b62c:	2100      	movs	r1, #0
 800b62e:	4628      	mov	r0, r5
 800b630:	f7f4 fdbe 	bl	80001b0 <memchr>
 800b634:	b108      	cbz	r0, 800b63a <_printf_i+0x1f2>
 800b636:	1b40      	subs	r0, r0, r5
 800b638:	6060      	str	r0, [r4, #4]
 800b63a:	6863      	ldr	r3, [r4, #4]
 800b63c:	6123      	str	r3, [r4, #16]
 800b63e:	2300      	movs	r3, #0
 800b640:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b644:	e7a8      	b.n	800b598 <_printf_i+0x150>
 800b646:	6923      	ldr	r3, [r4, #16]
 800b648:	462a      	mov	r2, r5
 800b64a:	4649      	mov	r1, r9
 800b64c:	4640      	mov	r0, r8
 800b64e:	47d0      	blx	sl
 800b650:	3001      	adds	r0, #1
 800b652:	d0ab      	beq.n	800b5ac <_printf_i+0x164>
 800b654:	6823      	ldr	r3, [r4, #0]
 800b656:	079b      	lsls	r3, r3, #30
 800b658:	d413      	bmi.n	800b682 <_printf_i+0x23a>
 800b65a:	68e0      	ldr	r0, [r4, #12]
 800b65c:	9b03      	ldr	r3, [sp, #12]
 800b65e:	4298      	cmp	r0, r3
 800b660:	bfb8      	it	lt
 800b662:	4618      	movlt	r0, r3
 800b664:	e7a4      	b.n	800b5b0 <_printf_i+0x168>
 800b666:	2301      	movs	r3, #1
 800b668:	4632      	mov	r2, r6
 800b66a:	4649      	mov	r1, r9
 800b66c:	4640      	mov	r0, r8
 800b66e:	47d0      	blx	sl
 800b670:	3001      	adds	r0, #1
 800b672:	d09b      	beq.n	800b5ac <_printf_i+0x164>
 800b674:	3501      	adds	r5, #1
 800b676:	68e3      	ldr	r3, [r4, #12]
 800b678:	9903      	ldr	r1, [sp, #12]
 800b67a:	1a5b      	subs	r3, r3, r1
 800b67c:	42ab      	cmp	r3, r5
 800b67e:	dcf2      	bgt.n	800b666 <_printf_i+0x21e>
 800b680:	e7eb      	b.n	800b65a <_printf_i+0x212>
 800b682:	2500      	movs	r5, #0
 800b684:	f104 0619 	add.w	r6, r4, #25
 800b688:	e7f5      	b.n	800b676 <_printf_i+0x22e>
 800b68a:	bf00      	nop
 800b68c:	0800ca45 	.word	0x0800ca45
 800b690:	0800ca56 	.word	0x0800ca56

0800b694 <_sbrk_r>:
 800b694:	b538      	push	{r3, r4, r5, lr}
 800b696:	4d06      	ldr	r5, [pc, #24]	; (800b6b0 <_sbrk_r+0x1c>)
 800b698:	2300      	movs	r3, #0
 800b69a:	4604      	mov	r4, r0
 800b69c:	4608      	mov	r0, r1
 800b69e:	602b      	str	r3, [r5, #0]
 800b6a0:	f7f5 fa28 	bl	8000af4 <_sbrk>
 800b6a4:	1c43      	adds	r3, r0, #1
 800b6a6:	d102      	bne.n	800b6ae <_sbrk_r+0x1a>
 800b6a8:	682b      	ldr	r3, [r5, #0]
 800b6aa:	b103      	cbz	r3, 800b6ae <_sbrk_r+0x1a>
 800b6ac:	6023      	str	r3, [r4, #0]
 800b6ae:	bd38      	pop	{r3, r4, r5, pc}
 800b6b0:	200007a4 	.word	0x200007a4

0800b6b4 <sniprintf>:
 800b6b4:	b40c      	push	{r2, r3}
 800b6b6:	b530      	push	{r4, r5, lr}
 800b6b8:	4b17      	ldr	r3, [pc, #92]	; (800b718 <sniprintf+0x64>)
 800b6ba:	1e0c      	subs	r4, r1, #0
 800b6bc:	681d      	ldr	r5, [r3, #0]
 800b6be:	b09d      	sub	sp, #116	; 0x74
 800b6c0:	da08      	bge.n	800b6d4 <sniprintf+0x20>
 800b6c2:	238b      	movs	r3, #139	; 0x8b
 800b6c4:	602b      	str	r3, [r5, #0]
 800b6c6:	f04f 30ff 	mov.w	r0, #4294967295
 800b6ca:	b01d      	add	sp, #116	; 0x74
 800b6cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b6d0:	b002      	add	sp, #8
 800b6d2:	4770      	bx	lr
 800b6d4:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b6d8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b6dc:	bf14      	ite	ne
 800b6de:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b6e2:	4623      	moveq	r3, r4
 800b6e4:	9304      	str	r3, [sp, #16]
 800b6e6:	9307      	str	r3, [sp, #28]
 800b6e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b6ec:	9002      	str	r0, [sp, #8]
 800b6ee:	9006      	str	r0, [sp, #24]
 800b6f0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b6f4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b6f6:	ab21      	add	r3, sp, #132	; 0x84
 800b6f8:	a902      	add	r1, sp, #8
 800b6fa:	4628      	mov	r0, r5
 800b6fc:	9301      	str	r3, [sp, #4]
 800b6fe:	f000 fba5 	bl	800be4c <_svfiprintf_r>
 800b702:	1c43      	adds	r3, r0, #1
 800b704:	bfbc      	itt	lt
 800b706:	238b      	movlt	r3, #139	; 0x8b
 800b708:	602b      	strlt	r3, [r5, #0]
 800b70a:	2c00      	cmp	r4, #0
 800b70c:	d0dd      	beq.n	800b6ca <sniprintf+0x16>
 800b70e:	9b02      	ldr	r3, [sp, #8]
 800b710:	2200      	movs	r2, #0
 800b712:	701a      	strb	r2, [r3, #0]
 800b714:	e7d9      	b.n	800b6ca <sniprintf+0x16>
 800b716:	bf00      	nop
 800b718:	20000040 	.word	0x20000040

0800b71c <__swbuf_r>:
 800b71c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b71e:	460e      	mov	r6, r1
 800b720:	4614      	mov	r4, r2
 800b722:	4605      	mov	r5, r0
 800b724:	b118      	cbz	r0, 800b72e <__swbuf_r+0x12>
 800b726:	6983      	ldr	r3, [r0, #24]
 800b728:	b90b      	cbnz	r3, 800b72e <__swbuf_r+0x12>
 800b72a:	f000 f9d9 	bl	800bae0 <__sinit>
 800b72e:	4b21      	ldr	r3, [pc, #132]	; (800b7b4 <__swbuf_r+0x98>)
 800b730:	429c      	cmp	r4, r3
 800b732:	d12b      	bne.n	800b78c <__swbuf_r+0x70>
 800b734:	686c      	ldr	r4, [r5, #4]
 800b736:	69a3      	ldr	r3, [r4, #24]
 800b738:	60a3      	str	r3, [r4, #8]
 800b73a:	89a3      	ldrh	r3, [r4, #12]
 800b73c:	071a      	lsls	r2, r3, #28
 800b73e:	d52f      	bpl.n	800b7a0 <__swbuf_r+0x84>
 800b740:	6923      	ldr	r3, [r4, #16]
 800b742:	b36b      	cbz	r3, 800b7a0 <__swbuf_r+0x84>
 800b744:	6923      	ldr	r3, [r4, #16]
 800b746:	6820      	ldr	r0, [r4, #0]
 800b748:	1ac0      	subs	r0, r0, r3
 800b74a:	6963      	ldr	r3, [r4, #20]
 800b74c:	b2f6      	uxtb	r6, r6
 800b74e:	4283      	cmp	r3, r0
 800b750:	4637      	mov	r7, r6
 800b752:	dc04      	bgt.n	800b75e <__swbuf_r+0x42>
 800b754:	4621      	mov	r1, r4
 800b756:	4628      	mov	r0, r5
 800b758:	f000 f92e 	bl	800b9b8 <_fflush_r>
 800b75c:	bb30      	cbnz	r0, 800b7ac <__swbuf_r+0x90>
 800b75e:	68a3      	ldr	r3, [r4, #8]
 800b760:	3b01      	subs	r3, #1
 800b762:	60a3      	str	r3, [r4, #8]
 800b764:	6823      	ldr	r3, [r4, #0]
 800b766:	1c5a      	adds	r2, r3, #1
 800b768:	6022      	str	r2, [r4, #0]
 800b76a:	701e      	strb	r6, [r3, #0]
 800b76c:	6963      	ldr	r3, [r4, #20]
 800b76e:	3001      	adds	r0, #1
 800b770:	4283      	cmp	r3, r0
 800b772:	d004      	beq.n	800b77e <__swbuf_r+0x62>
 800b774:	89a3      	ldrh	r3, [r4, #12]
 800b776:	07db      	lsls	r3, r3, #31
 800b778:	d506      	bpl.n	800b788 <__swbuf_r+0x6c>
 800b77a:	2e0a      	cmp	r6, #10
 800b77c:	d104      	bne.n	800b788 <__swbuf_r+0x6c>
 800b77e:	4621      	mov	r1, r4
 800b780:	4628      	mov	r0, r5
 800b782:	f000 f919 	bl	800b9b8 <_fflush_r>
 800b786:	b988      	cbnz	r0, 800b7ac <__swbuf_r+0x90>
 800b788:	4638      	mov	r0, r7
 800b78a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b78c:	4b0a      	ldr	r3, [pc, #40]	; (800b7b8 <__swbuf_r+0x9c>)
 800b78e:	429c      	cmp	r4, r3
 800b790:	d101      	bne.n	800b796 <__swbuf_r+0x7a>
 800b792:	68ac      	ldr	r4, [r5, #8]
 800b794:	e7cf      	b.n	800b736 <__swbuf_r+0x1a>
 800b796:	4b09      	ldr	r3, [pc, #36]	; (800b7bc <__swbuf_r+0xa0>)
 800b798:	429c      	cmp	r4, r3
 800b79a:	bf08      	it	eq
 800b79c:	68ec      	ldreq	r4, [r5, #12]
 800b79e:	e7ca      	b.n	800b736 <__swbuf_r+0x1a>
 800b7a0:	4621      	mov	r1, r4
 800b7a2:	4628      	mov	r0, r5
 800b7a4:	f000 f80c 	bl	800b7c0 <__swsetup_r>
 800b7a8:	2800      	cmp	r0, #0
 800b7aa:	d0cb      	beq.n	800b744 <__swbuf_r+0x28>
 800b7ac:	f04f 37ff 	mov.w	r7, #4294967295
 800b7b0:	e7ea      	b.n	800b788 <__swbuf_r+0x6c>
 800b7b2:	bf00      	nop
 800b7b4:	0800ca88 	.word	0x0800ca88
 800b7b8:	0800caa8 	.word	0x0800caa8
 800b7bc:	0800ca68 	.word	0x0800ca68

0800b7c0 <__swsetup_r>:
 800b7c0:	4b32      	ldr	r3, [pc, #200]	; (800b88c <__swsetup_r+0xcc>)
 800b7c2:	b570      	push	{r4, r5, r6, lr}
 800b7c4:	681d      	ldr	r5, [r3, #0]
 800b7c6:	4606      	mov	r6, r0
 800b7c8:	460c      	mov	r4, r1
 800b7ca:	b125      	cbz	r5, 800b7d6 <__swsetup_r+0x16>
 800b7cc:	69ab      	ldr	r3, [r5, #24]
 800b7ce:	b913      	cbnz	r3, 800b7d6 <__swsetup_r+0x16>
 800b7d0:	4628      	mov	r0, r5
 800b7d2:	f000 f985 	bl	800bae0 <__sinit>
 800b7d6:	4b2e      	ldr	r3, [pc, #184]	; (800b890 <__swsetup_r+0xd0>)
 800b7d8:	429c      	cmp	r4, r3
 800b7da:	d10f      	bne.n	800b7fc <__swsetup_r+0x3c>
 800b7dc:	686c      	ldr	r4, [r5, #4]
 800b7de:	89a3      	ldrh	r3, [r4, #12]
 800b7e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b7e4:	0719      	lsls	r1, r3, #28
 800b7e6:	d42c      	bmi.n	800b842 <__swsetup_r+0x82>
 800b7e8:	06dd      	lsls	r5, r3, #27
 800b7ea:	d411      	bmi.n	800b810 <__swsetup_r+0x50>
 800b7ec:	2309      	movs	r3, #9
 800b7ee:	6033      	str	r3, [r6, #0]
 800b7f0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b7f4:	81a3      	strh	r3, [r4, #12]
 800b7f6:	f04f 30ff 	mov.w	r0, #4294967295
 800b7fa:	e03e      	b.n	800b87a <__swsetup_r+0xba>
 800b7fc:	4b25      	ldr	r3, [pc, #148]	; (800b894 <__swsetup_r+0xd4>)
 800b7fe:	429c      	cmp	r4, r3
 800b800:	d101      	bne.n	800b806 <__swsetup_r+0x46>
 800b802:	68ac      	ldr	r4, [r5, #8]
 800b804:	e7eb      	b.n	800b7de <__swsetup_r+0x1e>
 800b806:	4b24      	ldr	r3, [pc, #144]	; (800b898 <__swsetup_r+0xd8>)
 800b808:	429c      	cmp	r4, r3
 800b80a:	bf08      	it	eq
 800b80c:	68ec      	ldreq	r4, [r5, #12]
 800b80e:	e7e6      	b.n	800b7de <__swsetup_r+0x1e>
 800b810:	0758      	lsls	r0, r3, #29
 800b812:	d512      	bpl.n	800b83a <__swsetup_r+0x7a>
 800b814:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b816:	b141      	cbz	r1, 800b82a <__swsetup_r+0x6a>
 800b818:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b81c:	4299      	cmp	r1, r3
 800b81e:	d002      	beq.n	800b826 <__swsetup_r+0x66>
 800b820:	4630      	mov	r0, r6
 800b822:	f7ff fb69 	bl	800aef8 <_free_r>
 800b826:	2300      	movs	r3, #0
 800b828:	6363      	str	r3, [r4, #52]	; 0x34
 800b82a:	89a3      	ldrh	r3, [r4, #12]
 800b82c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b830:	81a3      	strh	r3, [r4, #12]
 800b832:	2300      	movs	r3, #0
 800b834:	6063      	str	r3, [r4, #4]
 800b836:	6923      	ldr	r3, [r4, #16]
 800b838:	6023      	str	r3, [r4, #0]
 800b83a:	89a3      	ldrh	r3, [r4, #12]
 800b83c:	f043 0308 	orr.w	r3, r3, #8
 800b840:	81a3      	strh	r3, [r4, #12]
 800b842:	6923      	ldr	r3, [r4, #16]
 800b844:	b94b      	cbnz	r3, 800b85a <__swsetup_r+0x9a>
 800b846:	89a3      	ldrh	r3, [r4, #12]
 800b848:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b84c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b850:	d003      	beq.n	800b85a <__swsetup_r+0x9a>
 800b852:	4621      	mov	r1, r4
 800b854:	4630      	mov	r0, r6
 800b856:	f000 fa09 	bl	800bc6c <__smakebuf_r>
 800b85a:	89a0      	ldrh	r0, [r4, #12]
 800b85c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b860:	f010 0301 	ands.w	r3, r0, #1
 800b864:	d00a      	beq.n	800b87c <__swsetup_r+0xbc>
 800b866:	2300      	movs	r3, #0
 800b868:	60a3      	str	r3, [r4, #8]
 800b86a:	6963      	ldr	r3, [r4, #20]
 800b86c:	425b      	negs	r3, r3
 800b86e:	61a3      	str	r3, [r4, #24]
 800b870:	6923      	ldr	r3, [r4, #16]
 800b872:	b943      	cbnz	r3, 800b886 <__swsetup_r+0xc6>
 800b874:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b878:	d1ba      	bne.n	800b7f0 <__swsetup_r+0x30>
 800b87a:	bd70      	pop	{r4, r5, r6, pc}
 800b87c:	0781      	lsls	r1, r0, #30
 800b87e:	bf58      	it	pl
 800b880:	6963      	ldrpl	r3, [r4, #20]
 800b882:	60a3      	str	r3, [r4, #8]
 800b884:	e7f4      	b.n	800b870 <__swsetup_r+0xb0>
 800b886:	2000      	movs	r0, #0
 800b888:	e7f7      	b.n	800b87a <__swsetup_r+0xba>
 800b88a:	bf00      	nop
 800b88c:	20000040 	.word	0x20000040
 800b890:	0800ca88 	.word	0x0800ca88
 800b894:	0800caa8 	.word	0x0800caa8
 800b898:	0800ca68 	.word	0x0800ca68

0800b89c <abort>:
 800b89c:	b508      	push	{r3, lr}
 800b89e:	2006      	movs	r0, #6
 800b8a0:	f000 fbfc 	bl	800c09c <raise>
 800b8a4:	2001      	movs	r0, #1
 800b8a6:	f7f5 f8ae 	bl	8000a06 <_exit>
	...

0800b8ac <__sflush_r>:
 800b8ac:	898a      	ldrh	r2, [r1, #12]
 800b8ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8b2:	4605      	mov	r5, r0
 800b8b4:	0710      	lsls	r0, r2, #28
 800b8b6:	460c      	mov	r4, r1
 800b8b8:	d458      	bmi.n	800b96c <__sflush_r+0xc0>
 800b8ba:	684b      	ldr	r3, [r1, #4]
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	dc05      	bgt.n	800b8cc <__sflush_r+0x20>
 800b8c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	dc02      	bgt.n	800b8cc <__sflush_r+0x20>
 800b8c6:	2000      	movs	r0, #0
 800b8c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b8ce:	2e00      	cmp	r6, #0
 800b8d0:	d0f9      	beq.n	800b8c6 <__sflush_r+0x1a>
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b8d8:	682f      	ldr	r7, [r5, #0]
 800b8da:	602b      	str	r3, [r5, #0]
 800b8dc:	d032      	beq.n	800b944 <__sflush_r+0x98>
 800b8de:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b8e0:	89a3      	ldrh	r3, [r4, #12]
 800b8e2:	075a      	lsls	r2, r3, #29
 800b8e4:	d505      	bpl.n	800b8f2 <__sflush_r+0x46>
 800b8e6:	6863      	ldr	r3, [r4, #4]
 800b8e8:	1ac0      	subs	r0, r0, r3
 800b8ea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b8ec:	b10b      	cbz	r3, 800b8f2 <__sflush_r+0x46>
 800b8ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b8f0:	1ac0      	subs	r0, r0, r3
 800b8f2:	2300      	movs	r3, #0
 800b8f4:	4602      	mov	r2, r0
 800b8f6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b8f8:	6a21      	ldr	r1, [r4, #32]
 800b8fa:	4628      	mov	r0, r5
 800b8fc:	47b0      	blx	r6
 800b8fe:	1c43      	adds	r3, r0, #1
 800b900:	89a3      	ldrh	r3, [r4, #12]
 800b902:	d106      	bne.n	800b912 <__sflush_r+0x66>
 800b904:	6829      	ldr	r1, [r5, #0]
 800b906:	291d      	cmp	r1, #29
 800b908:	d82c      	bhi.n	800b964 <__sflush_r+0xb8>
 800b90a:	4a2a      	ldr	r2, [pc, #168]	; (800b9b4 <__sflush_r+0x108>)
 800b90c:	40ca      	lsrs	r2, r1
 800b90e:	07d6      	lsls	r6, r2, #31
 800b910:	d528      	bpl.n	800b964 <__sflush_r+0xb8>
 800b912:	2200      	movs	r2, #0
 800b914:	6062      	str	r2, [r4, #4]
 800b916:	04d9      	lsls	r1, r3, #19
 800b918:	6922      	ldr	r2, [r4, #16]
 800b91a:	6022      	str	r2, [r4, #0]
 800b91c:	d504      	bpl.n	800b928 <__sflush_r+0x7c>
 800b91e:	1c42      	adds	r2, r0, #1
 800b920:	d101      	bne.n	800b926 <__sflush_r+0x7a>
 800b922:	682b      	ldr	r3, [r5, #0]
 800b924:	b903      	cbnz	r3, 800b928 <__sflush_r+0x7c>
 800b926:	6560      	str	r0, [r4, #84]	; 0x54
 800b928:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b92a:	602f      	str	r7, [r5, #0]
 800b92c:	2900      	cmp	r1, #0
 800b92e:	d0ca      	beq.n	800b8c6 <__sflush_r+0x1a>
 800b930:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b934:	4299      	cmp	r1, r3
 800b936:	d002      	beq.n	800b93e <__sflush_r+0x92>
 800b938:	4628      	mov	r0, r5
 800b93a:	f7ff fadd 	bl	800aef8 <_free_r>
 800b93e:	2000      	movs	r0, #0
 800b940:	6360      	str	r0, [r4, #52]	; 0x34
 800b942:	e7c1      	b.n	800b8c8 <__sflush_r+0x1c>
 800b944:	6a21      	ldr	r1, [r4, #32]
 800b946:	2301      	movs	r3, #1
 800b948:	4628      	mov	r0, r5
 800b94a:	47b0      	blx	r6
 800b94c:	1c41      	adds	r1, r0, #1
 800b94e:	d1c7      	bne.n	800b8e0 <__sflush_r+0x34>
 800b950:	682b      	ldr	r3, [r5, #0]
 800b952:	2b00      	cmp	r3, #0
 800b954:	d0c4      	beq.n	800b8e0 <__sflush_r+0x34>
 800b956:	2b1d      	cmp	r3, #29
 800b958:	d001      	beq.n	800b95e <__sflush_r+0xb2>
 800b95a:	2b16      	cmp	r3, #22
 800b95c:	d101      	bne.n	800b962 <__sflush_r+0xb6>
 800b95e:	602f      	str	r7, [r5, #0]
 800b960:	e7b1      	b.n	800b8c6 <__sflush_r+0x1a>
 800b962:	89a3      	ldrh	r3, [r4, #12]
 800b964:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b968:	81a3      	strh	r3, [r4, #12]
 800b96a:	e7ad      	b.n	800b8c8 <__sflush_r+0x1c>
 800b96c:	690f      	ldr	r7, [r1, #16]
 800b96e:	2f00      	cmp	r7, #0
 800b970:	d0a9      	beq.n	800b8c6 <__sflush_r+0x1a>
 800b972:	0793      	lsls	r3, r2, #30
 800b974:	680e      	ldr	r6, [r1, #0]
 800b976:	bf08      	it	eq
 800b978:	694b      	ldreq	r3, [r1, #20]
 800b97a:	600f      	str	r7, [r1, #0]
 800b97c:	bf18      	it	ne
 800b97e:	2300      	movne	r3, #0
 800b980:	eba6 0807 	sub.w	r8, r6, r7
 800b984:	608b      	str	r3, [r1, #8]
 800b986:	f1b8 0f00 	cmp.w	r8, #0
 800b98a:	dd9c      	ble.n	800b8c6 <__sflush_r+0x1a>
 800b98c:	6a21      	ldr	r1, [r4, #32]
 800b98e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b990:	4643      	mov	r3, r8
 800b992:	463a      	mov	r2, r7
 800b994:	4628      	mov	r0, r5
 800b996:	47b0      	blx	r6
 800b998:	2800      	cmp	r0, #0
 800b99a:	dc06      	bgt.n	800b9aa <__sflush_r+0xfe>
 800b99c:	89a3      	ldrh	r3, [r4, #12]
 800b99e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9a2:	81a3      	strh	r3, [r4, #12]
 800b9a4:	f04f 30ff 	mov.w	r0, #4294967295
 800b9a8:	e78e      	b.n	800b8c8 <__sflush_r+0x1c>
 800b9aa:	4407      	add	r7, r0
 800b9ac:	eba8 0800 	sub.w	r8, r8, r0
 800b9b0:	e7e9      	b.n	800b986 <__sflush_r+0xda>
 800b9b2:	bf00      	nop
 800b9b4:	20400001 	.word	0x20400001

0800b9b8 <_fflush_r>:
 800b9b8:	b538      	push	{r3, r4, r5, lr}
 800b9ba:	690b      	ldr	r3, [r1, #16]
 800b9bc:	4605      	mov	r5, r0
 800b9be:	460c      	mov	r4, r1
 800b9c0:	b913      	cbnz	r3, 800b9c8 <_fflush_r+0x10>
 800b9c2:	2500      	movs	r5, #0
 800b9c4:	4628      	mov	r0, r5
 800b9c6:	bd38      	pop	{r3, r4, r5, pc}
 800b9c8:	b118      	cbz	r0, 800b9d2 <_fflush_r+0x1a>
 800b9ca:	6983      	ldr	r3, [r0, #24]
 800b9cc:	b90b      	cbnz	r3, 800b9d2 <_fflush_r+0x1a>
 800b9ce:	f000 f887 	bl	800bae0 <__sinit>
 800b9d2:	4b14      	ldr	r3, [pc, #80]	; (800ba24 <_fflush_r+0x6c>)
 800b9d4:	429c      	cmp	r4, r3
 800b9d6:	d11b      	bne.n	800ba10 <_fflush_r+0x58>
 800b9d8:	686c      	ldr	r4, [r5, #4]
 800b9da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d0ef      	beq.n	800b9c2 <_fflush_r+0xa>
 800b9e2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b9e4:	07d0      	lsls	r0, r2, #31
 800b9e6:	d404      	bmi.n	800b9f2 <_fflush_r+0x3a>
 800b9e8:	0599      	lsls	r1, r3, #22
 800b9ea:	d402      	bmi.n	800b9f2 <_fflush_r+0x3a>
 800b9ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b9ee:	f000 f915 	bl	800bc1c <__retarget_lock_acquire_recursive>
 800b9f2:	4628      	mov	r0, r5
 800b9f4:	4621      	mov	r1, r4
 800b9f6:	f7ff ff59 	bl	800b8ac <__sflush_r>
 800b9fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b9fc:	07da      	lsls	r2, r3, #31
 800b9fe:	4605      	mov	r5, r0
 800ba00:	d4e0      	bmi.n	800b9c4 <_fflush_r+0xc>
 800ba02:	89a3      	ldrh	r3, [r4, #12]
 800ba04:	059b      	lsls	r3, r3, #22
 800ba06:	d4dd      	bmi.n	800b9c4 <_fflush_r+0xc>
 800ba08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba0a:	f000 f908 	bl	800bc1e <__retarget_lock_release_recursive>
 800ba0e:	e7d9      	b.n	800b9c4 <_fflush_r+0xc>
 800ba10:	4b05      	ldr	r3, [pc, #20]	; (800ba28 <_fflush_r+0x70>)
 800ba12:	429c      	cmp	r4, r3
 800ba14:	d101      	bne.n	800ba1a <_fflush_r+0x62>
 800ba16:	68ac      	ldr	r4, [r5, #8]
 800ba18:	e7df      	b.n	800b9da <_fflush_r+0x22>
 800ba1a:	4b04      	ldr	r3, [pc, #16]	; (800ba2c <_fflush_r+0x74>)
 800ba1c:	429c      	cmp	r4, r3
 800ba1e:	bf08      	it	eq
 800ba20:	68ec      	ldreq	r4, [r5, #12]
 800ba22:	e7da      	b.n	800b9da <_fflush_r+0x22>
 800ba24:	0800ca88 	.word	0x0800ca88
 800ba28:	0800caa8 	.word	0x0800caa8
 800ba2c:	0800ca68 	.word	0x0800ca68

0800ba30 <std>:
 800ba30:	2300      	movs	r3, #0
 800ba32:	b510      	push	{r4, lr}
 800ba34:	4604      	mov	r4, r0
 800ba36:	e9c0 3300 	strd	r3, r3, [r0]
 800ba3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ba3e:	6083      	str	r3, [r0, #8]
 800ba40:	8181      	strh	r1, [r0, #12]
 800ba42:	6643      	str	r3, [r0, #100]	; 0x64
 800ba44:	81c2      	strh	r2, [r0, #14]
 800ba46:	6183      	str	r3, [r0, #24]
 800ba48:	4619      	mov	r1, r3
 800ba4a:	2208      	movs	r2, #8
 800ba4c:	305c      	adds	r0, #92	; 0x5c
 800ba4e:	f7ff fa4b 	bl	800aee8 <memset>
 800ba52:	4b05      	ldr	r3, [pc, #20]	; (800ba68 <std+0x38>)
 800ba54:	6263      	str	r3, [r4, #36]	; 0x24
 800ba56:	4b05      	ldr	r3, [pc, #20]	; (800ba6c <std+0x3c>)
 800ba58:	62a3      	str	r3, [r4, #40]	; 0x28
 800ba5a:	4b05      	ldr	r3, [pc, #20]	; (800ba70 <std+0x40>)
 800ba5c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ba5e:	4b05      	ldr	r3, [pc, #20]	; (800ba74 <std+0x44>)
 800ba60:	6224      	str	r4, [r4, #32]
 800ba62:	6323      	str	r3, [r4, #48]	; 0x30
 800ba64:	bd10      	pop	{r4, pc}
 800ba66:	bf00      	nop
 800ba68:	0800c0d5 	.word	0x0800c0d5
 800ba6c:	0800c0f7 	.word	0x0800c0f7
 800ba70:	0800c12f 	.word	0x0800c12f
 800ba74:	0800c153 	.word	0x0800c153

0800ba78 <_cleanup_r>:
 800ba78:	4901      	ldr	r1, [pc, #4]	; (800ba80 <_cleanup_r+0x8>)
 800ba7a:	f000 b8af 	b.w	800bbdc <_fwalk_reent>
 800ba7e:	bf00      	nop
 800ba80:	0800b9b9 	.word	0x0800b9b9

0800ba84 <__sfmoreglue>:
 800ba84:	b570      	push	{r4, r5, r6, lr}
 800ba86:	2268      	movs	r2, #104	; 0x68
 800ba88:	1e4d      	subs	r5, r1, #1
 800ba8a:	4355      	muls	r5, r2
 800ba8c:	460e      	mov	r6, r1
 800ba8e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ba92:	f7ff fa9d 	bl	800afd0 <_malloc_r>
 800ba96:	4604      	mov	r4, r0
 800ba98:	b140      	cbz	r0, 800baac <__sfmoreglue+0x28>
 800ba9a:	2100      	movs	r1, #0
 800ba9c:	e9c0 1600 	strd	r1, r6, [r0]
 800baa0:	300c      	adds	r0, #12
 800baa2:	60a0      	str	r0, [r4, #8]
 800baa4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800baa8:	f7ff fa1e 	bl	800aee8 <memset>
 800baac:	4620      	mov	r0, r4
 800baae:	bd70      	pop	{r4, r5, r6, pc}

0800bab0 <__sfp_lock_acquire>:
 800bab0:	4801      	ldr	r0, [pc, #4]	; (800bab8 <__sfp_lock_acquire+0x8>)
 800bab2:	f000 b8b3 	b.w	800bc1c <__retarget_lock_acquire_recursive>
 800bab6:	bf00      	nop
 800bab8:	200007a1 	.word	0x200007a1

0800babc <__sfp_lock_release>:
 800babc:	4801      	ldr	r0, [pc, #4]	; (800bac4 <__sfp_lock_release+0x8>)
 800babe:	f000 b8ae 	b.w	800bc1e <__retarget_lock_release_recursive>
 800bac2:	bf00      	nop
 800bac4:	200007a1 	.word	0x200007a1

0800bac8 <__sinit_lock_acquire>:
 800bac8:	4801      	ldr	r0, [pc, #4]	; (800bad0 <__sinit_lock_acquire+0x8>)
 800baca:	f000 b8a7 	b.w	800bc1c <__retarget_lock_acquire_recursive>
 800bace:	bf00      	nop
 800bad0:	200007a2 	.word	0x200007a2

0800bad4 <__sinit_lock_release>:
 800bad4:	4801      	ldr	r0, [pc, #4]	; (800badc <__sinit_lock_release+0x8>)
 800bad6:	f000 b8a2 	b.w	800bc1e <__retarget_lock_release_recursive>
 800bada:	bf00      	nop
 800badc:	200007a2 	.word	0x200007a2

0800bae0 <__sinit>:
 800bae0:	b510      	push	{r4, lr}
 800bae2:	4604      	mov	r4, r0
 800bae4:	f7ff fff0 	bl	800bac8 <__sinit_lock_acquire>
 800bae8:	69a3      	ldr	r3, [r4, #24]
 800baea:	b11b      	cbz	r3, 800baf4 <__sinit+0x14>
 800baec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800baf0:	f7ff bff0 	b.w	800bad4 <__sinit_lock_release>
 800baf4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800baf8:	6523      	str	r3, [r4, #80]	; 0x50
 800bafa:	4b13      	ldr	r3, [pc, #76]	; (800bb48 <__sinit+0x68>)
 800bafc:	4a13      	ldr	r2, [pc, #76]	; (800bb4c <__sinit+0x6c>)
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	62a2      	str	r2, [r4, #40]	; 0x28
 800bb02:	42a3      	cmp	r3, r4
 800bb04:	bf04      	itt	eq
 800bb06:	2301      	moveq	r3, #1
 800bb08:	61a3      	streq	r3, [r4, #24]
 800bb0a:	4620      	mov	r0, r4
 800bb0c:	f000 f820 	bl	800bb50 <__sfp>
 800bb10:	6060      	str	r0, [r4, #4]
 800bb12:	4620      	mov	r0, r4
 800bb14:	f000 f81c 	bl	800bb50 <__sfp>
 800bb18:	60a0      	str	r0, [r4, #8]
 800bb1a:	4620      	mov	r0, r4
 800bb1c:	f000 f818 	bl	800bb50 <__sfp>
 800bb20:	2200      	movs	r2, #0
 800bb22:	60e0      	str	r0, [r4, #12]
 800bb24:	2104      	movs	r1, #4
 800bb26:	6860      	ldr	r0, [r4, #4]
 800bb28:	f7ff ff82 	bl	800ba30 <std>
 800bb2c:	68a0      	ldr	r0, [r4, #8]
 800bb2e:	2201      	movs	r2, #1
 800bb30:	2109      	movs	r1, #9
 800bb32:	f7ff ff7d 	bl	800ba30 <std>
 800bb36:	68e0      	ldr	r0, [r4, #12]
 800bb38:	2202      	movs	r2, #2
 800bb3a:	2112      	movs	r1, #18
 800bb3c:	f7ff ff78 	bl	800ba30 <std>
 800bb40:	2301      	movs	r3, #1
 800bb42:	61a3      	str	r3, [r4, #24]
 800bb44:	e7d2      	b.n	800baec <__sinit+0xc>
 800bb46:	bf00      	nop
 800bb48:	0800ca30 	.word	0x0800ca30
 800bb4c:	0800ba79 	.word	0x0800ba79

0800bb50 <__sfp>:
 800bb50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb52:	4607      	mov	r7, r0
 800bb54:	f7ff ffac 	bl	800bab0 <__sfp_lock_acquire>
 800bb58:	4b1e      	ldr	r3, [pc, #120]	; (800bbd4 <__sfp+0x84>)
 800bb5a:	681e      	ldr	r6, [r3, #0]
 800bb5c:	69b3      	ldr	r3, [r6, #24]
 800bb5e:	b913      	cbnz	r3, 800bb66 <__sfp+0x16>
 800bb60:	4630      	mov	r0, r6
 800bb62:	f7ff ffbd 	bl	800bae0 <__sinit>
 800bb66:	3648      	adds	r6, #72	; 0x48
 800bb68:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bb6c:	3b01      	subs	r3, #1
 800bb6e:	d503      	bpl.n	800bb78 <__sfp+0x28>
 800bb70:	6833      	ldr	r3, [r6, #0]
 800bb72:	b30b      	cbz	r3, 800bbb8 <__sfp+0x68>
 800bb74:	6836      	ldr	r6, [r6, #0]
 800bb76:	e7f7      	b.n	800bb68 <__sfp+0x18>
 800bb78:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bb7c:	b9d5      	cbnz	r5, 800bbb4 <__sfp+0x64>
 800bb7e:	4b16      	ldr	r3, [pc, #88]	; (800bbd8 <__sfp+0x88>)
 800bb80:	60e3      	str	r3, [r4, #12]
 800bb82:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bb86:	6665      	str	r5, [r4, #100]	; 0x64
 800bb88:	f000 f847 	bl	800bc1a <__retarget_lock_init_recursive>
 800bb8c:	f7ff ff96 	bl	800babc <__sfp_lock_release>
 800bb90:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bb94:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bb98:	6025      	str	r5, [r4, #0]
 800bb9a:	61a5      	str	r5, [r4, #24]
 800bb9c:	2208      	movs	r2, #8
 800bb9e:	4629      	mov	r1, r5
 800bba0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bba4:	f7ff f9a0 	bl	800aee8 <memset>
 800bba8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bbac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bbb0:	4620      	mov	r0, r4
 800bbb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bbb4:	3468      	adds	r4, #104	; 0x68
 800bbb6:	e7d9      	b.n	800bb6c <__sfp+0x1c>
 800bbb8:	2104      	movs	r1, #4
 800bbba:	4638      	mov	r0, r7
 800bbbc:	f7ff ff62 	bl	800ba84 <__sfmoreglue>
 800bbc0:	4604      	mov	r4, r0
 800bbc2:	6030      	str	r0, [r6, #0]
 800bbc4:	2800      	cmp	r0, #0
 800bbc6:	d1d5      	bne.n	800bb74 <__sfp+0x24>
 800bbc8:	f7ff ff78 	bl	800babc <__sfp_lock_release>
 800bbcc:	230c      	movs	r3, #12
 800bbce:	603b      	str	r3, [r7, #0]
 800bbd0:	e7ee      	b.n	800bbb0 <__sfp+0x60>
 800bbd2:	bf00      	nop
 800bbd4:	0800ca30 	.word	0x0800ca30
 800bbd8:	ffff0001 	.word	0xffff0001

0800bbdc <_fwalk_reent>:
 800bbdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbe0:	4606      	mov	r6, r0
 800bbe2:	4688      	mov	r8, r1
 800bbe4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bbe8:	2700      	movs	r7, #0
 800bbea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bbee:	f1b9 0901 	subs.w	r9, r9, #1
 800bbf2:	d505      	bpl.n	800bc00 <_fwalk_reent+0x24>
 800bbf4:	6824      	ldr	r4, [r4, #0]
 800bbf6:	2c00      	cmp	r4, #0
 800bbf8:	d1f7      	bne.n	800bbea <_fwalk_reent+0xe>
 800bbfa:	4638      	mov	r0, r7
 800bbfc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc00:	89ab      	ldrh	r3, [r5, #12]
 800bc02:	2b01      	cmp	r3, #1
 800bc04:	d907      	bls.n	800bc16 <_fwalk_reent+0x3a>
 800bc06:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bc0a:	3301      	adds	r3, #1
 800bc0c:	d003      	beq.n	800bc16 <_fwalk_reent+0x3a>
 800bc0e:	4629      	mov	r1, r5
 800bc10:	4630      	mov	r0, r6
 800bc12:	47c0      	blx	r8
 800bc14:	4307      	orrs	r7, r0
 800bc16:	3568      	adds	r5, #104	; 0x68
 800bc18:	e7e9      	b.n	800bbee <_fwalk_reent+0x12>

0800bc1a <__retarget_lock_init_recursive>:
 800bc1a:	4770      	bx	lr

0800bc1c <__retarget_lock_acquire_recursive>:
 800bc1c:	4770      	bx	lr

0800bc1e <__retarget_lock_release_recursive>:
 800bc1e:	4770      	bx	lr

0800bc20 <__swhatbuf_r>:
 800bc20:	b570      	push	{r4, r5, r6, lr}
 800bc22:	460e      	mov	r6, r1
 800bc24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc28:	2900      	cmp	r1, #0
 800bc2a:	b096      	sub	sp, #88	; 0x58
 800bc2c:	4614      	mov	r4, r2
 800bc2e:	461d      	mov	r5, r3
 800bc30:	da08      	bge.n	800bc44 <__swhatbuf_r+0x24>
 800bc32:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bc36:	2200      	movs	r2, #0
 800bc38:	602a      	str	r2, [r5, #0]
 800bc3a:	061a      	lsls	r2, r3, #24
 800bc3c:	d410      	bmi.n	800bc60 <__swhatbuf_r+0x40>
 800bc3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bc42:	e00e      	b.n	800bc62 <__swhatbuf_r+0x42>
 800bc44:	466a      	mov	r2, sp
 800bc46:	f000 faab 	bl	800c1a0 <_fstat_r>
 800bc4a:	2800      	cmp	r0, #0
 800bc4c:	dbf1      	blt.n	800bc32 <__swhatbuf_r+0x12>
 800bc4e:	9a01      	ldr	r2, [sp, #4]
 800bc50:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bc54:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bc58:	425a      	negs	r2, r3
 800bc5a:	415a      	adcs	r2, r3
 800bc5c:	602a      	str	r2, [r5, #0]
 800bc5e:	e7ee      	b.n	800bc3e <__swhatbuf_r+0x1e>
 800bc60:	2340      	movs	r3, #64	; 0x40
 800bc62:	2000      	movs	r0, #0
 800bc64:	6023      	str	r3, [r4, #0]
 800bc66:	b016      	add	sp, #88	; 0x58
 800bc68:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bc6c <__smakebuf_r>:
 800bc6c:	898b      	ldrh	r3, [r1, #12]
 800bc6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bc70:	079d      	lsls	r5, r3, #30
 800bc72:	4606      	mov	r6, r0
 800bc74:	460c      	mov	r4, r1
 800bc76:	d507      	bpl.n	800bc88 <__smakebuf_r+0x1c>
 800bc78:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bc7c:	6023      	str	r3, [r4, #0]
 800bc7e:	6123      	str	r3, [r4, #16]
 800bc80:	2301      	movs	r3, #1
 800bc82:	6163      	str	r3, [r4, #20]
 800bc84:	b002      	add	sp, #8
 800bc86:	bd70      	pop	{r4, r5, r6, pc}
 800bc88:	ab01      	add	r3, sp, #4
 800bc8a:	466a      	mov	r2, sp
 800bc8c:	f7ff ffc8 	bl	800bc20 <__swhatbuf_r>
 800bc90:	9900      	ldr	r1, [sp, #0]
 800bc92:	4605      	mov	r5, r0
 800bc94:	4630      	mov	r0, r6
 800bc96:	f7ff f99b 	bl	800afd0 <_malloc_r>
 800bc9a:	b948      	cbnz	r0, 800bcb0 <__smakebuf_r+0x44>
 800bc9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bca0:	059a      	lsls	r2, r3, #22
 800bca2:	d4ef      	bmi.n	800bc84 <__smakebuf_r+0x18>
 800bca4:	f023 0303 	bic.w	r3, r3, #3
 800bca8:	f043 0302 	orr.w	r3, r3, #2
 800bcac:	81a3      	strh	r3, [r4, #12]
 800bcae:	e7e3      	b.n	800bc78 <__smakebuf_r+0xc>
 800bcb0:	4b0d      	ldr	r3, [pc, #52]	; (800bce8 <__smakebuf_r+0x7c>)
 800bcb2:	62b3      	str	r3, [r6, #40]	; 0x28
 800bcb4:	89a3      	ldrh	r3, [r4, #12]
 800bcb6:	6020      	str	r0, [r4, #0]
 800bcb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bcbc:	81a3      	strh	r3, [r4, #12]
 800bcbe:	9b00      	ldr	r3, [sp, #0]
 800bcc0:	6163      	str	r3, [r4, #20]
 800bcc2:	9b01      	ldr	r3, [sp, #4]
 800bcc4:	6120      	str	r0, [r4, #16]
 800bcc6:	b15b      	cbz	r3, 800bce0 <__smakebuf_r+0x74>
 800bcc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bccc:	4630      	mov	r0, r6
 800bcce:	f000 fa79 	bl	800c1c4 <_isatty_r>
 800bcd2:	b128      	cbz	r0, 800bce0 <__smakebuf_r+0x74>
 800bcd4:	89a3      	ldrh	r3, [r4, #12]
 800bcd6:	f023 0303 	bic.w	r3, r3, #3
 800bcda:	f043 0301 	orr.w	r3, r3, #1
 800bcde:	81a3      	strh	r3, [r4, #12]
 800bce0:	89a0      	ldrh	r0, [r4, #12]
 800bce2:	4305      	orrs	r5, r0
 800bce4:	81a5      	strh	r5, [r4, #12]
 800bce6:	e7cd      	b.n	800bc84 <__smakebuf_r+0x18>
 800bce8:	0800ba79 	.word	0x0800ba79

0800bcec <memmove>:
 800bcec:	4288      	cmp	r0, r1
 800bcee:	b510      	push	{r4, lr}
 800bcf0:	eb01 0402 	add.w	r4, r1, r2
 800bcf4:	d902      	bls.n	800bcfc <memmove+0x10>
 800bcf6:	4284      	cmp	r4, r0
 800bcf8:	4623      	mov	r3, r4
 800bcfa:	d807      	bhi.n	800bd0c <memmove+0x20>
 800bcfc:	1e43      	subs	r3, r0, #1
 800bcfe:	42a1      	cmp	r1, r4
 800bd00:	d008      	beq.n	800bd14 <memmove+0x28>
 800bd02:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bd06:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bd0a:	e7f8      	b.n	800bcfe <memmove+0x12>
 800bd0c:	4402      	add	r2, r0
 800bd0e:	4601      	mov	r1, r0
 800bd10:	428a      	cmp	r2, r1
 800bd12:	d100      	bne.n	800bd16 <memmove+0x2a>
 800bd14:	bd10      	pop	{r4, pc}
 800bd16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bd1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bd1e:	e7f7      	b.n	800bd10 <memmove+0x24>

0800bd20 <__malloc_lock>:
 800bd20:	4801      	ldr	r0, [pc, #4]	; (800bd28 <__malloc_lock+0x8>)
 800bd22:	f7ff bf7b 	b.w	800bc1c <__retarget_lock_acquire_recursive>
 800bd26:	bf00      	nop
 800bd28:	200007a0 	.word	0x200007a0

0800bd2c <__malloc_unlock>:
 800bd2c:	4801      	ldr	r0, [pc, #4]	; (800bd34 <__malloc_unlock+0x8>)
 800bd2e:	f7ff bf76 	b.w	800bc1e <__retarget_lock_release_recursive>
 800bd32:	bf00      	nop
 800bd34:	200007a0 	.word	0x200007a0

0800bd38 <_realloc_r>:
 800bd38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd3c:	4680      	mov	r8, r0
 800bd3e:	4614      	mov	r4, r2
 800bd40:	460e      	mov	r6, r1
 800bd42:	b921      	cbnz	r1, 800bd4e <_realloc_r+0x16>
 800bd44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd48:	4611      	mov	r1, r2
 800bd4a:	f7ff b941 	b.w	800afd0 <_malloc_r>
 800bd4e:	b92a      	cbnz	r2, 800bd5c <_realloc_r+0x24>
 800bd50:	f7ff f8d2 	bl	800aef8 <_free_r>
 800bd54:	4625      	mov	r5, r4
 800bd56:	4628      	mov	r0, r5
 800bd58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd5c:	f000 fa54 	bl	800c208 <_malloc_usable_size_r>
 800bd60:	4284      	cmp	r4, r0
 800bd62:	4607      	mov	r7, r0
 800bd64:	d802      	bhi.n	800bd6c <_realloc_r+0x34>
 800bd66:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bd6a:	d812      	bhi.n	800bd92 <_realloc_r+0x5a>
 800bd6c:	4621      	mov	r1, r4
 800bd6e:	4640      	mov	r0, r8
 800bd70:	f7ff f92e 	bl	800afd0 <_malloc_r>
 800bd74:	4605      	mov	r5, r0
 800bd76:	2800      	cmp	r0, #0
 800bd78:	d0ed      	beq.n	800bd56 <_realloc_r+0x1e>
 800bd7a:	42bc      	cmp	r4, r7
 800bd7c:	4622      	mov	r2, r4
 800bd7e:	4631      	mov	r1, r6
 800bd80:	bf28      	it	cs
 800bd82:	463a      	movcs	r2, r7
 800bd84:	f7ff f8a2 	bl	800aecc <memcpy>
 800bd88:	4631      	mov	r1, r6
 800bd8a:	4640      	mov	r0, r8
 800bd8c:	f7ff f8b4 	bl	800aef8 <_free_r>
 800bd90:	e7e1      	b.n	800bd56 <_realloc_r+0x1e>
 800bd92:	4635      	mov	r5, r6
 800bd94:	e7df      	b.n	800bd56 <_realloc_r+0x1e>

0800bd96 <__ssputs_r>:
 800bd96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd9a:	688e      	ldr	r6, [r1, #8]
 800bd9c:	429e      	cmp	r6, r3
 800bd9e:	4682      	mov	sl, r0
 800bda0:	460c      	mov	r4, r1
 800bda2:	4690      	mov	r8, r2
 800bda4:	461f      	mov	r7, r3
 800bda6:	d838      	bhi.n	800be1a <__ssputs_r+0x84>
 800bda8:	898a      	ldrh	r2, [r1, #12]
 800bdaa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bdae:	d032      	beq.n	800be16 <__ssputs_r+0x80>
 800bdb0:	6825      	ldr	r5, [r4, #0]
 800bdb2:	6909      	ldr	r1, [r1, #16]
 800bdb4:	eba5 0901 	sub.w	r9, r5, r1
 800bdb8:	6965      	ldr	r5, [r4, #20]
 800bdba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bdbe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bdc2:	3301      	adds	r3, #1
 800bdc4:	444b      	add	r3, r9
 800bdc6:	106d      	asrs	r5, r5, #1
 800bdc8:	429d      	cmp	r5, r3
 800bdca:	bf38      	it	cc
 800bdcc:	461d      	movcc	r5, r3
 800bdce:	0553      	lsls	r3, r2, #21
 800bdd0:	d531      	bpl.n	800be36 <__ssputs_r+0xa0>
 800bdd2:	4629      	mov	r1, r5
 800bdd4:	f7ff f8fc 	bl	800afd0 <_malloc_r>
 800bdd8:	4606      	mov	r6, r0
 800bdda:	b950      	cbnz	r0, 800bdf2 <__ssputs_r+0x5c>
 800bddc:	230c      	movs	r3, #12
 800bdde:	f8ca 3000 	str.w	r3, [sl]
 800bde2:	89a3      	ldrh	r3, [r4, #12]
 800bde4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bde8:	81a3      	strh	r3, [r4, #12]
 800bdea:	f04f 30ff 	mov.w	r0, #4294967295
 800bdee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdf2:	6921      	ldr	r1, [r4, #16]
 800bdf4:	464a      	mov	r2, r9
 800bdf6:	f7ff f869 	bl	800aecc <memcpy>
 800bdfa:	89a3      	ldrh	r3, [r4, #12]
 800bdfc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800be00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800be04:	81a3      	strh	r3, [r4, #12]
 800be06:	6126      	str	r6, [r4, #16]
 800be08:	6165      	str	r5, [r4, #20]
 800be0a:	444e      	add	r6, r9
 800be0c:	eba5 0509 	sub.w	r5, r5, r9
 800be10:	6026      	str	r6, [r4, #0]
 800be12:	60a5      	str	r5, [r4, #8]
 800be14:	463e      	mov	r6, r7
 800be16:	42be      	cmp	r6, r7
 800be18:	d900      	bls.n	800be1c <__ssputs_r+0x86>
 800be1a:	463e      	mov	r6, r7
 800be1c:	6820      	ldr	r0, [r4, #0]
 800be1e:	4632      	mov	r2, r6
 800be20:	4641      	mov	r1, r8
 800be22:	f7ff ff63 	bl	800bcec <memmove>
 800be26:	68a3      	ldr	r3, [r4, #8]
 800be28:	1b9b      	subs	r3, r3, r6
 800be2a:	60a3      	str	r3, [r4, #8]
 800be2c:	6823      	ldr	r3, [r4, #0]
 800be2e:	4433      	add	r3, r6
 800be30:	6023      	str	r3, [r4, #0]
 800be32:	2000      	movs	r0, #0
 800be34:	e7db      	b.n	800bdee <__ssputs_r+0x58>
 800be36:	462a      	mov	r2, r5
 800be38:	f7ff ff7e 	bl	800bd38 <_realloc_r>
 800be3c:	4606      	mov	r6, r0
 800be3e:	2800      	cmp	r0, #0
 800be40:	d1e1      	bne.n	800be06 <__ssputs_r+0x70>
 800be42:	6921      	ldr	r1, [r4, #16]
 800be44:	4650      	mov	r0, sl
 800be46:	f7ff f857 	bl	800aef8 <_free_r>
 800be4a:	e7c7      	b.n	800bddc <__ssputs_r+0x46>

0800be4c <_svfiprintf_r>:
 800be4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be50:	4698      	mov	r8, r3
 800be52:	898b      	ldrh	r3, [r1, #12]
 800be54:	061b      	lsls	r3, r3, #24
 800be56:	b09d      	sub	sp, #116	; 0x74
 800be58:	4607      	mov	r7, r0
 800be5a:	460d      	mov	r5, r1
 800be5c:	4614      	mov	r4, r2
 800be5e:	d50e      	bpl.n	800be7e <_svfiprintf_r+0x32>
 800be60:	690b      	ldr	r3, [r1, #16]
 800be62:	b963      	cbnz	r3, 800be7e <_svfiprintf_r+0x32>
 800be64:	2140      	movs	r1, #64	; 0x40
 800be66:	f7ff f8b3 	bl	800afd0 <_malloc_r>
 800be6a:	6028      	str	r0, [r5, #0]
 800be6c:	6128      	str	r0, [r5, #16]
 800be6e:	b920      	cbnz	r0, 800be7a <_svfiprintf_r+0x2e>
 800be70:	230c      	movs	r3, #12
 800be72:	603b      	str	r3, [r7, #0]
 800be74:	f04f 30ff 	mov.w	r0, #4294967295
 800be78:	e0d1      	b.n	800c01e <_svfiprintf_r+0x1d2>
 800be7a:	2340      	movs	r3, #64	; 0x40
 800be7c:	616b      	str	r3, [r5, #20]
 800be7e:	2300      	movs	r3, #0
 800be80:	9309      	str	r3, [sp, #36]	; 0x24
 800be82:	2320      	movs	r3, #32
 800be84:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800be88:	f8cd 800c 	str.w	r8, [sp, #12]
 800be8c:	2330      	movs	r3, #48	; 0x30
 800be8e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c038 <_svfiprintf_r+0x1ec>
 800be92:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800be96:	f04f 0901 	mov.w	r9, #1
 800be9a:	4623      	mov	r3, r4
 800be9c:	469a      	mov	sl, r3
 800be9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bea2:	b10a      	cbz	r2, 800bea8 <_svfiprintf_r+0x5c>
 800bea4:	2a25      	cmp	r2, #37	; 0x25
 800bea6:	d1f9      	bne.n	800be9c <_svfiprintf_r+0x50>
 800bea8:	ebba 0b04 	subs.w	fp, sl, r4
 800beac:	d00b      	beq.n	800bec6 <_svfiprintf_r+0x7a>
 800beae:	465b      	mov	r3, fp
 800beb0:	4622      	mov	r2, r4
 800beb2:	4629      	mov	r1, r5
 800beb4:	4638      	mov	r0, r7
 800beb6:	f7ff ff6e 	bl	800bd96 <__ssputs_r>
 800beba:	3001      	adds	r0, #1
 800bebc:	f000 80aa 	beq.w	800c014 <_svfiprintf_r+0x1c8>
 800bec0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bec2:	445a      	add	r2, fp
 800bec4:	9209      	str	r2, [sp, #36]	; 0x24
 800bec6:	f89a 3000 	ldrb.w	r3, [sl]
 800beca:	2b00      	cmp	r3, #0
 800becc:	f000 80a2 	beq.w	800c014 <_svfiprintf_r+0x1c8>
 800bed0:	2300      	movs	r3, #0
 800bed2:	f04f 32ff 	mov.w	r2, #4294967295
 800bed6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800beda:	f10a 0a01 	add.w	sl, sl, #1
 800bede:	9304      	str	r3, [sp, #16]
 800bee0:	9307      	str	r3, [sp, #28]
 800bee2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bee6:	931a      	str	r3, [sp, #104]	; 0x68
 800bee8:	4654      	mov	r4, sl
 800beea:	2205      	movs	r2, #5
 800beec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bef0:	4851      	ldr	r0, [pc, #324]	; (800c038 <_svfiprintf_r+0x1ec>)
 800bef2:	f7f4 f95d 	bl	80001b0 <memchr>
 800bef6:	9a04      	ldr	r2, [sp, #16]
 800bef8:	b9d8      	cbnz	r0, 800bf32 <_svfiprintf_r+0xe6>
 800befa:	06d0      	lsls	r0, r2, #27
 800befc:	bf44      	itt	mi
 800befe:	2320      	movmi	r3, #32
 800bf00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf04:	0711      	lsls	r1, r2, #28
 800bf06:	bf44      	itt	mi
 800bf08:	232b      	movmi	r3, #43	; 0x2b
 800bf0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf0e:	f89a 3000 	ldrb.w	r3, [sl]
 800bf12:	2b2a      	cmp	r3, #42	; 0x2a
 800bf14:	d015      	beq.n	800bf42 <_svfiprintf_r+0xf6>
 800bf16:	9a07      	ldr	r2, [sp, #28]
 800bf18:	4654      	mov	r4, sl
 800bf1a:	2000      	movs	r0, #0
 800bf1c:	f04f 0c0a 	mov.w	ip, #10
 800bf20:	4621      	mov	r1, r4
 800bf22:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf26:	3b30      	subs	r3, #48	; 0x30
 800bf28:	2b09      	cmp	r3, #9
 800bf2a:	d94e      	bls.n	800bfca <_svfiprintf_r+0x17e>
 800bf2c:	b1b0      	cbz	r0, 800bf5c <_svfiprintf_r+0x110>
 800bf2e:	9207      	str	r2, [sp, #28]
 800bf30:	e014      	b.n	800bf5c <_svfiprintf_r+0x110>
 800bf32:	eba0 0308 	sub.w	r3, r0, r8
 800bf36:	fa09 f303 	lsl.w	r3, r9, r3
 800bf3a:	4313      	orrs	r3, r2
 800bf3c:	9304      	str	r3, [sp, #16]
 800bf3e:	46a2      	mov	sl, r4
 800bf40:	e7d2      	b.n	800bee8 <_svfiprintf_r+0x9c>
 800bf42:	9b03      	ldr	r3, [sp, #12]
 800bf44:	1d19      	adds	r1, r3, #4
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	9103      	str	r1, [sp, #12]
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	bfbb      	ittet	lt
 800bf4e:	425b      	neglt	r3, r3
 800bf50:	f042 0202 	orrlt.w	r2, r2, #2
 800bf54:	9307      	strge	r3, [sp, #28]
 800bf56:	9307      	strlt	r3, [sp, #28]
 800bf58:	bfb8      	it	lt
 800bf5a:	9204      	strlt	r2, [sp, #16]
 800bf5c:	7823      	ldrb	r3, [r4, #0]
 800bf5e:	2b2e      	cmp	r3, #46	; 0x2e
 800bf60:	d10c      	bne.n	800bf7c <_svfiprintf_r+0x130>
 800bf62:	7863      	ldrb	r3, [r4, #1]
 800bf64:	2b2a      	cmp	r3, #42	; 0x2a
 800bf66:	d135      	bne.n	800bfd4 <_svfiprintf_r+0x188>
 800bf68:	9b03      	ldr	r3, [sp, #12]
 800bf6a:	1d1a      	adds	r2, r3, #4
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	9203      	str	r2, [sp, #12]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	bfb8      	it	lt
 800bf74:	f04f 33ff 	movlt.w	r3, #4294967295
 800bf78:	3402      	adds	r4, #2
 800bf7a:	9305      	str	r3, [sp, #20]
 800bf7c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c048 <_svfiprintf_r+0x1fc>
 800bf80:	7821      	ldrb	r1, [r4, #0]
 800bf82:	2203      	movs	r2, #3
 800bf84:	4650      	mov	r0, sl
 800bf86:	f7f4 f913 	bl	80001b0 <memchr>
 800bf8a:	b140      	cbz	r0, 800bf9e <_svfiprintf_r+0x152>
 800bf8c:	2340      	movs	r3, #64	; 0x40
 800bf8e:	eba0 000a 	sub.w	r0, r0, sl
 800bf92:	fa03 f000 	lsl.w	r0, r3, r0
 800bf96:	9b04      	ldr	r3, [sp, #16]
 800bf98:	4303      	orrs	r3, r0
 800bf9a:	3401      	adds	r4, #1
 800bf9c:	9304      	str	r3, [sp, #16]
 800bf9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfa2:	4826      	ldr	r0, [pc, #152]	; (800c03c <_svfiprintf_r+0x1f0>)
 800bfa4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bfa8:	2206      	movs	r2, #6
 800bfaa:	f7f4 f901 	bl	80001b0 <memchr>
 800bfae:	2800      	cmp	r0, #0
 800bfb0:	d038      	beq.n	800c024 <_svfiprintf_r+0x1d8>
 800bfb2:	4b23      	ldr	r3, [pc, #140]	; (800c040 <_svfiprintf_r+0x1f4>)
 800bfb4:	bb1b      	cbnz	r3, 800bffe <_svfiprintf_r+0x1b2>
 800bfb6:	9b03      	ldr	r3, [sp, #12]
 800bfb8:	3307      	adds	r3, #7
 800bfba:	f023 0307 	bic.w	r3, r3, #7
 800bfbe:	3308      	adds	r3, #8
 800bfc0:	9303      	str	r3, [sp, #12]
 800bfc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bfc4:	4433      	add	r3, r6
 800bfc6:	9309      	str	r3, [sp, #36]	; 0x24
 800bfc8:	e767      	b.n	800be9a <_svfiprintf_r+0x4e>
 800bfca:	fb0c 3202 	mla	r2, ip, r2, r3
 800bfce:	460c      	mov	r4, r1
 800bfd0:	2001      	movs	r0, #1
 800bfd2:	e7a5      	b.n	800bf20 <_svfiprintf_r+0xd4>
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	3401      	adds	r4, #1
 800bfd8:	9305      	str	r3, [sp, #20]
 800bfda:	4619      	mov	r1, r3
 800bfdc:	f04f 0c0a 	mov.w	ip, #10
 800bfe0:	4620      	mov	r0, r4
 800bfe2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bfe6:	3a30      	subs	r2, #48	; 0x30
 800bfe8:	2a09      	cmp	r2, #9
 800bfea:	d903      	bls.n	800bff4 <_svfiprintf_r+0x1a8>
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d0c5      	beq.n	800bf7c <_svfiprintf_r+0x130>
 800bff0:	9105      	str	r1, [sp, #20]
 800bff2:	e7c3      	b.n	800bf7c <_svfiprintf_r+0x130>
 800bff4:	fb0c 2101 	mla	r1, ip, r1, r2
 800bff8:	4604      	mov	r4, r0
 800bffa:	2301      	movs	r3, #1
 800bffc:	e7f0      	b.n	800bfe0 <_svfiprintf_r+0x194>
 800bffe:	ab03      	add	r3, sp, #12
 800c000:	9300      	str	r3, [sp, #0]
 800c002:	462a      	mov	r2, r5
 800c004:	4b0f      	ldr	r3, [pc, #60]	; (800c044 <_svfiprintf_r+0x1f8>)
 800c006:	a904      	add	r1, sp, #16
 800c008:	4638      	mov	r0, r7
 800c00a:	f3af 8000 	nop.w
 800c00e:	1c42      	adds	r2, r0, #1
 800c010:	4606      	mov	r6, r0
 800c012:	d1d6      	bne.n	800bfc2 <_svfiprintf_r+0x176>
 800c014:	89ab      	ldrh	r3, [r5, #12]
 800c016:	065b      	lsls	r3, r3, #25
 800c018:	f53f af2c 	bmi.w	800be74 <_svfiprintf_r+0x28>
 800c01c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c01e:	b01d      	add	sp, #116	; 0x74
 800c020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c024:	ab03      	add	r3, sp, #12
 800c026:	9300      	str	r3, [sp, #0]
 800c028:	462a      	mov	r2, r5
 800c02a:	4b06      	ldr	r3, [pc, #24]	; (800c044 <_svfiprintf_r+0x1f8>)
 800c02c:	a904      	add	r1, sp, #16
 800c02e:	4638      	mov	r0, r7
 800c030:	f7ff fa0a 	bl	800b448 <_printf_i>
 800c034:	e7eb      	b.n	800c00e <_svfiprintf_r+0x1c2>
 800c036:	bf00      	nop
 800c038:	0800ca34 	.word	0x0800ca34
 800c03c:	0800ca3e 	.word	0x0800ca3e
 800c040:	00000000 	.word	0x00000000
 800c044:	0800bd97 	.word	0x0800bd97
 800c048:	0800ca3a 	.word	0x0800ca3a

0800c04c <_raise_r>:
 800c04c:	291f      	cmp	r1, #31
 800c04e:	b538      	push	{r3, r4, r5, lr}
 800c050:	4604      	mov	r4, r0
 800c052:	460d      	mov	r5, r1
 800c054:	d904      	bls.n	800c060 <_raise_r+0x14>
 800c056:	2316      	movs	r3, #22
 800c058:	6003      	str	r3, [r0, #0]
 800c05a:	f04f 30ff 	mov.w	r0, #4294967295
 800c05e:	bd38      	pop	{r3, r4, r5, pc}
 800c060:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c062:	b112      	cbz	r2, 800c06a <_raise_r+0x1e>
 800c064:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c068:	b94b      	cbnz	r3, 800c07e <_raise_r+0x32>
 800c06a:	4620      	mov	r0, r4
 800c06c:	f000 f830 	bl	800c0d0 <_getpid_r>
 800c070:	462a      	mov	r2, r5
 800c072:	4601      	mov	r1, r0
 800c074:	4620      	mov	r0, r4
 800c076:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c07a:	f000 b817 	b.w	800c0ac <_kill_r>
 800c07e:	2b01      	cmp	r3, #1
 800c080:	d00a      	beq.n	800c098 <_raise_r+0x4c>
 800c082:	1c59      	adds	r1, r3, #1
 800c084:	d103      	bne.n	800c08e <_raise_r+0x42>
 800c086:	2316      	movs	r3, #22
 800c088:	6003      	str	r3, [r0, #0]
 800c08a:	2001      	movs	r0, #1
 800c08c:	e7e7      	b.n	800c05e <_raise_r+0x12>
 800c08e:	2400      	movs	r4, #0
 800c090:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c094:	4628      	mov	r0, r5
 800c096:	4798      	blx	r3
 800c098:	2000      	movs	r0, #0
 800c09a:	e7e0      	b.n	800c05e <_raise_r+0x12>

0800c09c <raise>:
 800c09c:	4b02      	ldr	r3, [pc, #8]	; (800c0a8 <raise+0xc>)
 800c09e:	4601      	mov	r1, r0
 800c0a0:	6818      	ldr	r0, [r3, #0]
 800c0a2:	f7ff bfd3 	b.w	800c04c <_raise_r>
 800c0a6:	bf00      	nop
 800c0a8:	20000040 	.word	0x20000040

0800c0ac <_kill_r>:
 800c0ac:	b538      	push	{r3, r4, r5, lr}
 800c0ae:	4d07      	ldr	r5, [pc, #28]	; (800c0cc <_kill_r+0x20>)
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	4604      	mov	r4, r0
 800c0b4:	4608      	mov	r0, r1
 800c0b6:	4611      	mov	r1, r2
 800c0b8:	602b      	str	r3, [r5, #0]
 800c0ba:	f7f4 fc94 	bl	80009e6 <_kill>
 800c0be:	1c43      	adds	r3, r0, #1
 800c0c0:	d102      	bne.n	800c0c8 <_kill_r+0x1c>
 800c0c2:	682b      	ldr	r3, [r5, #0]
 800c0c4:	b103      	cbz	r3, 800c0c8 <_kill_r+0x1c>
 800c0c6:	6023      	str	r3, [r4, #0]
 800c0c8:	bd38      	pop	{r3, r4, r5, pc}
 800c0ca:	bf00      	nop
 800c0cc:	200007a4 	.word	0x200007a4

0800c0d0 <_getpid_r>:
 800c0d0:	f7f4 bc81 	b.w	80009d6 <_getpid>

0800c0d4 <__sread>:
 800c0d4:	b510      	push	{r4, lr}
 800c0d6:	460c      	mov	r4, r1
 800c0d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0dc:	f000 f89c 	bl	800c218 <_read_r>
 800c0e0:	2800      	cmp	r0, #0
 800c0e2:	bfab      	itete	ge
 800c0e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c0e6:	89a3      	ldrhlt	r3, [r4, #12]
 800c0e8:	181b      	addge	r3, r3, r0
 800c0ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c0ee:	bfac      	ite	ge
 800c0f0:	6563      	strge	r3, [r4, #84]	; 0x54
 800c0f2:	81a3      	strhlt	r3, [r4, #12]
 800c0f4:	bd10      	pop	{r4, pc}

0800c0f6 <__swrite>:
 800c0f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0fa:	461f      	mov	r7, r3
 800c0fc:	898b      	ldrh	r3, [r1, #12]
 800c0fe:	05db      	lsls	r3, r3, #23
 800c100:	4605      	mov	r5, r0
 800c102:	460c      	mov	r4, r1
 800c104:	4616      	mov	r6, r2
 800c106:	d505      	bpl.n	800c114 <__swrite+0x1e>
 800c108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c10c:	2302      	movs	r3, #2
 800c10e:	2200      	movs	r2, #0
 800c110:	f000 f868 	bl	800c1e4 <_lseek_r>
 800c114:	89a3      	ldrh	r3, [r4, #12]
 800c116:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c11a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c11e:	81a3      	strh	r3, [r4, #12]
 800c120:	4632      	mov	r2, r6
 800c122:	463b      	mov	r3, r7
 800c124:	4628      	mov	r0, r5
 800c126:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c12a:	f000 b817 	b.w	800c15c <_write_r>

0800c12e <__sseek>:
 800c12e:	b510      	push	{r4, lr}
 800c130:	460c      	mov	r4, r1
 800c132:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c136:	f000 f855 	bl	800c1e4 <_lseek_r>
 800c13a:	1c43      	adds	r3, r0, #1
 800c13c:	89a3      	ldrh	r3, [r4, #12]
 800c13e:	bf15      	itete	ne
 800c140:	6560      	strne	r0, [r4, #84]	; 0x54
 800c142:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c146:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c14a:	81a3      	strheq	r3, [r4, #12]
 800c14c:	bf18      	it	ne
 800c14e:	81a3      	strhne	r3, [r4, #12]
 800c150:	bd10      	pop	{r4, pc}

0800c152 <__sclose>:
 800c152:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c156:	f000 b813 	b.w	800c180 <_close_r>
	...

0800c15c <_write_r>:
 800c15c:	b538      	push	{r3, r4, r5, lr}
 800c15e:	4d07      	ldr	r5, [pc, #28]	; (800c17c <_write_r+0x20>)
 800c160:	4604      	mov	r4, r0
 800c162:	4608      	mov	r0, r1
 800c164:	4611      	mov	r1, r2
 800c166:	2200      	movs	r2, #0
 800c168:	602a      	str	r2, [r5, #0]
 800c16a:	461a      	mov	r2, r3
 800c16c:	f7f4 fc72 	bl	8000a54 <_write>
 800c170:	1c43      	adds	r3, r0, #1
 800c172:	d102      	bne.n	800c17a <_write_r+0x1e>
 800c174:	682b      	ldr	r3, [r5, #0]
 800c176:	b103      	cbz	r3, 800c17a <_write_r+0x1e>
 800c178:	6023      	str	r3, [r4, #0]
 800c17a:	bd38      	pop	{r3, r4, r5, pc}
 800c17c:	200007a4 	.word	0x200007a4

0800c180 <_close_r>:
 800c180:	b538      	push	{r3, r4, r5, lr}
 800c182:	4d06      	ldr	r5, [pc, #24]	; (800c19c <_close_r+0x1c>)
 800c184:	2300      	movs	r3, #0
 800c186:	4604      	mov	r4, r0
 800c188:	4608      	mov	r0, r1
 800c18a:	602b      	str	r3, [r5, #0]
 800c18c:	f7f4 fc7e 	bl	8000a8c <_close>
 800c190:	1c43      	adds	r3, r0, #1
 800c192:	d102      	bne.n	800c19a <_close_r+0x1a>
 800c194:	682b      	ldr	r3, [r5, #0]
 800c196:	b103      	cbz	r3, 800c19a <_close_r+0x1a>
 800c198:	6023      	str	r3, [r4, #0]
 800c19a:	bd38      	pop	{r3, r4, r5, pc}
 800c19c:	200007a4 	.word	0x200007a4

0800c1a0 <_fstat_r>:
 800c1a0:	b538      	push	{r3, r4, r5, lr}
 800c1a2:	4d07      	ldr	r5, [pc, #28]	; (800c1c0 <_fstat_r+0x20>)
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	4604      	mov	r4, r0
 800c1a8:	4608      	mov	r0, r1
 800c1aa:	4611      	mov	r1, r2
 800c1ac:	602b      	str	r3, [r5, #0]
 800c1ae:	f7f4 fc79 	bl	8000aa4 <_fstat>
 800c1b2:	1c43      	adds	r3, r0, #1
 800c1b4:	d102      	bne.n	800c1bc <_fstat_r+0x1c>
 800c1b6:	682b      	ldr	r3, [r5, #0]
 800c1b8:	b103      	cbz	r3, 800c1bc <_fstat_r+0x1c>
 800c1ba:	6023      	str	r3, [r4, #0]
 800c1bc:	bd38      	pop	{r3, r4, r5, pc}
 800c1be:	bf00      	nop
 800c1c0:	200007a4 	.word	0x200007a4

0800c1c4 <_isatty_r>:
 800c1c4:	b538      	push	{r3, r4, r5, lr}
 800c1c6:	4d06      	ldr	r5, [pc, #24]	; (800c1e0 <_isatty_r+0x1c>)
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	4604      	mov	r4, r0
 800c1cc:	4608      	mov	r0, r1
 800c1ce:	602b      	str	r3, [r5, #0]
 800c1d0:	f7f4 fc78 	bl	8000ac4 <_isatty>
 800c1d4:	1c43      	adds	r3, r0, #1
 800c1d6:	d102      	bne.n	800c1de <_isatty_r+0x1a>
 800c1d8:	682b      	ldr	r3, [r5, #0]
 800c1da:	b103      	cbz	r3, 800c1de <_isatty_r+0x1a>
 800c1dc:	6023      	str	r3, [r4, #0]
 800c1de:	bd38      	pop	{r3, r4, r5, pc}
 800c1e0:	200007a4 	.word	0x200007a4

0800c1e4 <_lseek_r>:
 800c1e4:	b538      	push	{r3, r4, r5, lr}
 800c1e6:	4d07      	ldr	r5, [pc, #28]	; (800c204 <_lseek_r+0x20>)
 800c1e8:	4604      	mov	r4, r0
 800c1ea:	4608      	mov	r0, r1
 800c1ec:	4611      	mov	r1, r2
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	602a      	str	r2, [r5, #0]
 800c1f2:	461a      	mov	r2, r3
 800c1f4:	f7f4 fc71 	bl	8000ada <_lseek>
 800c1f8:	1c43      	adds	r3, r0, #1
 800c1fa:	d102      	bne.n	800c202 <_lseek_r+0x1e>
 800c1fc:	682b      	ldr	r3, [r5, #0]
 800c1fe:	b103      	cbz	r3, 800c202 <_lseek_r+0x1e>
 800c200:	6023      	str	r3, [r4, #0]
 800c202:	bd38      	pop	{r3, r4, r5, pc}
 800c204:	200007a4 	.word	0x200007a4

0800c208 <_malloc_usable_size_r>:
 800c208:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c20c:	1f18      	subs	r0, r3, #4
 800c20e:	2b00      	cmp	r3, #0
 800c210:	bfbc      	itt	lt
 800c212:	580b      	ldrlt	r3, [r1, r0]
 800c214:	18c0      	addlt	r0, r0, r3
 800c216:	4770      	bx	lr

0800c218 <_read_r>:
 800c218:	b538      	push	{r3, r4, r5, lr}
 800c21a:	4d07      	ldr	r5, [pc, #28]	; (800c238 <_read_r+0x20>)
 800c21c:	4604      	mov	r4, r0
 800c21e:	4608      	mov	r0, r1
 800c220:	4611      	mov	r1, r2
 800c222:	2200      	movs	r2, #0
 800c224:	602a      	str	r2, [r5, #0]
 800c226:	461a      	mov	r2, r3
 800c228:	f7f4 fbf7 	bl	8000a1a <_read>
 800c22c:	1c43      	adds	r3, r0, #1
 800c22e:	d102      	bne.n	800c236 <_read_r+0x1e>
 800c230:	682b      	ldr	r3, [r5, #0]
 800c232:	b103      	cbz	r3, 800c236 <_read_r+0x1e>
 800c234:	6023      	str	r3, [r4, #0]
 800c236:	bd38      	pop	{r3, r4, r5, pc}
 800c238:	200007a4 	.word	0x200007a4

0800c23c <_init>:
 800c23c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c23e:	bf00      	nop
 800c240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c242:	bc08      	pop	{r3}
 800c244:	469e      	mov	lr, r3
 800c246:	4770      	bx	lr

0800c248 <_fini>:
 800c248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c24a:	bf00      	nop
 800c24c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c24e:	bc08      	pop	{r3}
 800c250:	469e      	mov	lr, r3
 800c252:	4770      	bx	lr
