{"d": {"Conference": null, "Domain": null, "Publication": {"StartIdx": 1, "TotalItem": 1006, "__type": "PublicationResponse:http://research.microsoft.com", "Result": [{"Conference": null, "DOI": "10.1109/TCAD.1987.1270347", "Keyword": [{"Name": "Language Use", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 22055}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Time Constraint", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42092}, {"Name": "Timing Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42203}, {"Name": "Input Output", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 58281}], "Author": [{"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Richard", "MiddleName": "L.", "LastName": "Rudell", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 916566}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "Albert", "MiddleName": "R.", "LastName": "Wang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 52761255}], "Abstract": "MIS is both an interactive and a batch-oriented multilevel logic synthesis and minimization system. MIS starts from the combinational logic extracted, typically, from a high-level description of a macrocell. It produces a multilevel set of optimized logic equations preserving the input-output behavior. The system includes both fast and slower (but more optimal) versions of algorithms for minimizing the area, and", "Title": "MIS: A Multiple-Level Logic Optimization System", "CitationCount": 688, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=28444&arnumber=1270347&count=16&index=12", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1270347", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad6.html#BraytonRSW87"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1987, "ReferenceCount": 0, "Type": 1, "ID": 1122036, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": null, "DOI": "", "Keyword": [], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "G.", "MiddleName": "", "LastName": "Hachtel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "C.", "MiddleName": "", "LastName": "Mcmullen", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 765855}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "Logic Minimization Algorithms for VLSI Synthesis", "CitationCount": 676, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1985, "ReferenceCount": 0, "Type": 1, "ID": 3338985, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "C.", "MiddleName": "", "LastName": "Mcmullen", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 765855}, {"FirstName": "G.", "MiddleName": "D.", "LastName": "Hachtel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "Logic minimization algorithms for vl$i synthesis", "CitationCount": 556, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1984, "ReferenceCount": 0, "Type": 1, "ID": 1265987, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Design", "PublicationCount": 0, "HomepageURL": null, "ID": 15, "CFP": null}, "DOI": "10.1109/ICCD.1992.276282", "Keyword": [{"Name": "Optimization Technique", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29417}, {"Name": "Sequential Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37150}, {"Name": "State Transition", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39761}, {"Name": "Input Output", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 58281}], "Author": [{"FirstName": "Ellen", "MiddleName": "M.", "LastName": "Sentovich", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 153172}, {"FirstName": "Kanwar", "MiddleName": "Jit Singh", "LastName": "Gill", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 472996}, {"FirstName": "Cho", "MiddleName": "W.", "LastName": "Moon", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 399467}, {"FirstName": "Hamid", "MiddleName": "", "LastName": "Savoj", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1235400}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "A description is given of SIS, an interactive tool for synthesis and optimization of sequential circuits. Given a state transition table or a logic-level description of a sequential circuit, SIS produces an optimized net-list in the target technology while preserving the sequential input-output behavior. Many different programs and algorithms have been integrated into SIS, allowing the user to choose among", "Title": "Sequential Circuit Design Using Synthesis and Optimization", "CitationCount": 464, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=276282", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00276282", "http://www.informatik.uni-trier.de/~ley/db/conf/iccd/iccd1992.html#SentovichSMSBS92"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1992, "ReferenceCount": 9, "Type": 1, "ID": 520680, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "Sequential Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37150}], "Author": [{"FirstName": "E.", "MiddleName": "", "LastName": "Sentovich", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 153172}, {"FirstName": "K.", "MiddleName": "", "LastName": "Singh", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 472996}, {"FirstName": "L.", "MiddleName": "", "LastName": "Lavagno", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 461487}, {"FirstName": "C.", "MiddleName": "", "LastName": "Moon", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 399467}, {"FirstName": "R.", "MiddleName": "", "LastName": "Murgai", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 136670}, {"FirstName": "A.", "MiddleName": "", "LastName": "Saldanha", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1607111}, {"FirstName": "H.", "MiddleName": "", "LastName": "Savoj", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1235400}, {"FirstName": "P.", "MiddleName": "", "LastName": "Stephan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1709907}, {"FirstName": "R.", "MiddleName": "", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "SIS: A system for sequential circuit synthesis", "CitationCount": 447, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1995, "ReferenceCount": 0, "Type": 1, "ID": 3750723, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "CAV", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Computer Aided Verification", "PublicationCount": 0, "HomepageURL": null, "ID": 555, "CFP": null}, "DOI": "10.1007/3-540-61474-5_95", "Keyword": [{"Name": "Model Checking", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 25723}], "Author": [{"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Gary", "MiddleName": "D.", "LastName": "Hachtel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "Fabio", "MiddleName": "", "LastName": "Somenzi", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 961931}, {"FirstName": "Adnan", "MiddleName": "", "LastName": "Aziz", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 468017}, {"FirstName": "Szu-tsung", "MiddleName": "", "LastName": "Cheng", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 186348}, {"FirstName": "Stephen", "MiddleName": "A.", "LastName": "Edwards", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 300707}, {"FirstName": "Sunil", "MiddleName": "P.", "LastName": "Khatri", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 474407}, {"FirstName": "Yuji", "MiddleName": "", "LastName": "Kukimoto", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1646972}, {"FirstName": "Abelardo", "MiddleName": "", "LastName": "Pardo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 768346}, {"FirstName": "Shaz", "MiddleName": "", "LastName": "Qadeer", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 52002}, {"FirstName": "Rajeev", "MiddleName": "K.", "LastName": "Ranjan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 889744}, {"FirstName": "Shaker", "MiddleName": "", "LastName": "Sarwary", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 951196}, {"FirstName": "Thomas", "MiddleName": "R.", "LastName": "Shiple", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1066770}, {"FirstName": "Gitanjali", "MiddleName": "", "LastName": "Swamy", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 614071}, {"FirstName": "Tiziano", "MiddleName": "", "LastName": "Villa", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1522610}], "Abstract": " ion Manual abstraction can be performed by giving a file containing the names of variables to abstract. For each variable appearing in the file, a new primary input node is created to drive all the nodes that were previously driven by the variable. Abstracting a net effectively allows it to take any value in its range, at every clock cycle.", "Title": "VIS: A System for Verification and Synthesis", "CitationCount": 394, "FullVersionURL": ["http://reference.kfupm.edu.sa/content/v/i/vis__a_system_for_verification_and_synth_112822.pdf", "http://www.springerlink.com/content/p45x530572840110", "http://www.springerlink.com/index/p45x530572840110.pdf", "https://eprints.kfupm.edu.sa/75683/1/75683.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1996, "ReferenceCount": 10, "Type": 1, "ID": 321, "Journal": null}, {"Conference": null, "DOI": "10.1109/43.736561", "Keyword": [{"Name": "Comparative Modeling", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6752}, {"Name": "Concurrent Process", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7273}, {"Name": "Discrete Event System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 10302}, {"Name": "meta model", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 24996}, {"Name": "Model of Computation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 25751}, {"Name": "Total Order", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42426}, {"Name": "Kahn Process Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 59282}, {"Name": "petri net", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 65918}, {"Name": "Partial Order", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 65963}], "Author": [{"FirstName": "Edward", "MiddleName": "A.", "LastName": "Lee", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1726667}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "We give a denotational framework (a \u201cmeta model\u201d) within which certain properties of models of computation can be compared. It describes concurrent processes in general terms as sets of possible behaviors. A process is determinate if, given the constraints imposed by the inputs, there are exactly one or exactly zero behaviors. Compositions of processes are processes with behaviors in the", "Title": "A framework for comparing models of computation", "CitationCount": 354, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=736561", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00736561", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad17.html#LeeS98", "http://doi.ieeecomputersociety.org/10.1109/43.736561"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1998, "ReferenceCount": 39, "Type": 1, "ID": 1175248, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "IEEE International Conference on Computer-Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 3411, "CFP": null}, "DOI": "10.1109/ICCAD.1988.122451", "Keyword": [{"Name": "Binary Decision Diagram", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3378}, {"Name": "Boolean Function", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3836}, {"Name": "Canonical Representation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4637}, {"Name": "Formal Logic", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14915}, {"Name": "Formal Verification", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14938}, {"Name": "Functional Equivalence", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 15362}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Network Topology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 27457}], "Author": [{"FirstName": "S.", "MiddleName": "", "LastName": "Malik", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 751872}, {"FirstName": "A.", "MiddleName": "R.", "LastName": "Wang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 53505236}, {"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The results of a formal logic verification system implemented as part of the multilevel logic synthesis system MIS are discussed. Combinational logic verification involves checking two networks for functional equivalence. Techniques that flatten networks or use cube enumeration and simulation cannot be used with functions that have very large cube covers. Binary decision diagrams (BDDs) are canonical representations for Boolean", "Title": "Logic verification using binary decision diagrams in a logic synthesis environment", "CitationCount": 341, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00122451", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=122451"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1988, "ReferenceCount": 0, "Type": 1, "ID": 1302254, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.1990.129860", "Keyword": [{"Name": "Binary Decision Diagram", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3378}, {"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}], "Author": [{"FirstName": "Herv\u00e9", "MiddleName": "J.", "LastName": "Touati", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 157238}, {"FirstName": "Hamid", "MiddleName": "", "LastName": "Savoj", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1235400}, {"FirstName": "Bill", "MiddleName": "", "LastName": "Lin", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 10542462}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The authors propose a novel method based on transition relations that only requires the ability to compute the BDD (binary decision diagram) for fi and outperforms O. Coudert's (1990) algorithm for most examples. The method offers a simple notational framework to express the basic operations used in BDD-based state enumeration algorithms in a unified way and a set of techniques", "Title": "Implicit State Enumeration of Finite State Machines Using BDDs", "CitationCount": 323, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=129860", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00129860", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1990.html#TouatiSLBS90"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1990, "ReferenceCount": 5, "Type": 1, "ID": 604893, "Journal": null}, {"Conference": null, "DOI": "10.1109/43.898830", "Keyword": [{"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Design Process", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9603}, {"Name": "Design Tool", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9626}, {"Name": "Information Appliance", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 19819}, {"Name": "Integrated Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20231}, {"Name": "Levels of Abstraction", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 22641}, {"Name": "Platform Based Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 31498}, {"Name": "System Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41199}, {"Name": "System Level Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41214}, {"Name": "Wireless Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 45379}, {"Name": "Time To Market", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 72036}], "Author": [{"FirstName": "Kurt", "MiddleName": "", "LastName": "Keutzer", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1969488}, {"FirstName": "A.", "MiddleName": "Richard", "LastName": "Newton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 188225}, {"FirstName": "Jan", "MiddleName": "M.", "LastName": "Rabaey", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 905626}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Abstract: System-level design issues become,critical as implementation technology evolves towards increasingly complex integrated circuits and the time-to-market pressure continues relentlessly. To cope with these issues, new methodologies that emphasize re-use at all levels of abstraction are a \u201cmust\u201d, and this is a major focus of our work in the Gigascale Silicon Research Center (GSRC). We present some important concepts for", "Title": "System-level design: orthogonalization of concerns andplatform-based design", "CitationCount": 320, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/43.898830", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=898830", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00898830", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad19.html#KeutzerNRS00"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2000, "ReferenceCount": 22, "Type": 1, "ID": 1328301, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": null, "DOI": "", "Keyword": [], "Author": [{"FirstName": "C.", "MiddleName": "", "LastName": "Sechen", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2433942}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "The timberwolf placement and routing package", "CitationCount": 308, "FullVersionURL": ["http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=1052337"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1984, "ReferenceCount": 0, "Type": 1, "ID": 1260024, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "IEEE J SOLID-STATE CIRCUITS", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Journal of Solid-state Circuits", "PublicationCount": 0, "HomepageURL": null, "ID": 5320}}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "Microwave Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 25245}, {"Name": "Steady State", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39895}], "Author": [{"FirstName": "K.", "MiddleName": "", "LastName": "Kundert", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246578}, {"FirstName": "J.", "MiddleName": "", "LastName": "White", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 377213}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "Steady state methods for simulating analog and microwave circuits", "CitationCount": 288, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1990, "ReferenceCount": 0, "Type": 1, "ID": 1292071, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "Embedded System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12111}, {"Name": "hardware-software codesign", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17425}], "Author": [{"FirstName": "F.", "MiddleName": "", "LastName": "Balarin", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 156476}, {"FirstName": "M.", "MiddleName": "", "LastName": "Chiodo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1401546}, {"FirstName": "P.", "MiddleName": "", "LastName": "Giusto", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1559537}, {"FirstName": "H.", "MiddleName": "", "LastName": "Hsieh", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 85364}, {"FirstName": "A", "MiddleName": "", "LastName": "Jurecska", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 986571}, {"FirstName": "L.", "MiddleName": "", "LastName": "Lavagno", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 461487}, {"FirstName": "C.", "MiddleName": "", "LastName": "Passerone", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1131515}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "E.", "MiddleName": "", "LastName": "Sentovich", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 153172}, {"FirstName": "K.", "MiddleName": "", "LastName": "Suzuki", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 553645}, {"FirstName": "B.", "MiddleName": "", "LastName": "Tabbara", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1862809}], "Abstract": "", "Title": "Hardware-software codesign of embedded systems: the polis approach", "CitationCount": 279, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1997, "ReferenceCount": 0, "Type": 1, "ID": 1269301, "Journal": null}, {"Conference": null, "DOI": "10.1109/TCAD.1982.1270004", "Keyword": [{"Name": "Digital Integrated Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 10015}, {"Name": "Iteration Method", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 21235}, {"Name": "Nonlinear Dynamic System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 28159}, {"Name": "Time Domain Analysis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42107}, {"Name": "Waveform Relaxation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 44839}, {"Name": "Large Scale Integration", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 60427}, {"Name": "Time Domain", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 71126}], "Author": [{"FirstName": "Ekachai", "MiddleName": "", "LastName": "Lelarasmee", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2234568}, {"FirstName": "Albert", "MiddleName": "E.", "LastName": "Ruehli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 931178}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The Waveform Relaxation (WR) method is an iterative method for analyzing nonlinear dynamical systems in the time domain. The method, at each iteration, decomposes the system into several dynamical subsystems each of which is analyzed for the entire given time interval. Sufficient conditions for convergence of the WR method are proposed and examples in MOS digital integrated circuits are given", "Title": "The Waveform Relaxation Method for Time-Domain Analysis of Large Scale Integrated Circuits", "CitationCount": 271, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1270004", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad1.html#LelarasmeeRS82", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=28421&arnumber=1270004&count=5&index=4"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1982, "ReferenceCount": 0, "Type": 1, "ID": 1262433, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": null, "DOI": "10.1109/5.558710", "Keyword": [{"Name": "Design Process", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9603}, {"Name": "Embedded Software", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12109}, {"Name": "Embedded System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12111}, {"Name": "Formal Model", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14919}, {"Name": "Real-time Embedded System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 34614}, {"Name": "Application Specific Integrated Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 47370}], "Author": [{"FirstName": "Stephen", "MiddleName": "", "LastName": "Edwards", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 300707}, {"FirstName": "Luciano", "MiddleName": "", "LastName": "Lavagno", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 461487}, {"FirstName": "Edward", "MiddleName": "A.", "LastName": "Lee", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1726667}, {"FirstName": "Alberto", "MiddleName": "", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "This paper addresses the design of reactive real-time embedded systems. Such systems are often heterogeneous in implementation technologies and design styles, for example by combining hardware application-specific integrated circuits (ASICs) with embedded software. The concurrent design process for such embedded systems involves solving the specification, validation, and synthesis problems. We review the variety of approaches to these problems that have", "Title": "Design of embedded systems: formal models, validation, and synthesis", "CitationCount": 254, "FullVersionURL": ["http://www.cs.columbia.edu/~sedwards/papers/edwards1997design.pdf", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00558710", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=558710", "http://www.ee.hawaii.edu/~xrzhou/ee693e/readings/formalmodels.pdf", "http://www.imec.be/elela/HK19/background/background.pdf", "http://ptolemy.eecs.berkeley.edu/papers/97/codesign/codesign.pdf", "http://www-micrel.deis.unibo.it/MPHS/doc/DesofEmbsys.pdf", "http://bears.ece.ucsb.edu/class/ece253/papers/edwards97.pdf", "http://ziyang.eecs.umich.edu/~dickrp/esds/papers/edwards-embedded-model-lang.pdf", "http://www.ece.ucsb.edu/~kastner/ece253/reader/edwards97.pdf", "http://www1.cs.columbia.edu/~sedwards/papers/edwards1997design.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1997, "ReferenceCount": 162, "Type": 1, "ID": 364235, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "PIEEE", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "Proceedings of The IEEE", "PublicationCount": 0, "HomepageURL": null, "ID": 416}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/266021.266060", "Keyword": [{"Name": "Performance Improvement", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30635}, {"Name": "System Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41199}, {"Name": "Verification Model", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 73079}], "Author": [{"FirstName": "James", "MiddleName": "A.", "LastName": "Rowson", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 464108}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "A new system design methodology is proposed that separates communicationfrom behavior. To demonstrate the methodology weapplied it to a simple ATM design. Since verification is clearly amajor stumbling block for large system design, we focussed on theverification aspects of our methodology.In particular, a simulator was developed that is based on the communicationparadigm typical of our methodology. The simulatorgives substantial performance", "Title": "Interface-based design", "CitationCount": 241, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=266060", "http://portal.acm.org/ft_gateway.cfm?id=266060&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://doi.acm.org/10.1145/266021.266060", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac97.html#RowsonS97", "http://portal.acm.org/citation.cfm?id=266021.266060"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1997, "ReferenceCount": 18, "Type": 1, "ID": 453218, "Journal": null}, {"Conference": null, "DOI": "10.1109/5.52213", "Keyword": [{"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Technology Mapping", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41520}], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "G.", "MiddleName": "D.", "LastName": "Hachtel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "A.", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "A survey of logic synthesis techniques for multilevel combinational logic is presented. The goal is to provide more in-depth background and perspective for people interested in pursuing or assessing some of the topics in this emerging field. Introductions, capsule summaries, and, in some cases, detailed analysis of the synthesis methods that have become established as practically significant are provided. Also", "Title": "Multilevel logic synthesis", "CitationCount": 235, "FullVersionURL": ["http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=52213", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=52213", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00052213"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1990, "ReferenceCount": 56, "Type": 1, "ID": 1400373, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "PIEEE", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "Proceedings of The IEEE", "PublicationCount": 0, "HomepageURL": null, "ID": 416}}, {"Conference": null, "DOI": "10.1109/TCAD.1987.1270318", "Keyword": [{"Name": "Exact Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13184}, {"Name": "Heuristic Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17963}, {"Name": "Large Classes", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 22075}, {"Name": "Programmable Logic Array", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32922}, {"Name": "Multiple Valued", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 62549}], "Author": [{"FirstName": "Richard", "MiddleName": "L.", "LastName": "Rudell", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 916566}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "This paper describes both a heuristic algorithm, Espresso-MV, and an exact algorithm, Espresso-EXACT, for minimization of multiple-valued input, binary-valued output logic functions. Minimization of these functions is an important step in the optimization of programmable logic arrays (PLA's). In particular, the problems of two-level multiple-output minimization, minimization of PLA's with input decoders and solutions to the input encoding problem rely", "Title": "Multiple-Valued Minimization for PLA Optimization", "CitationCount": 228, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad6.html#RudellS87", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1270318", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=28443&arnumber=1270318&count=19&index=3"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1987, "ReferenceCount": 0, "Type": 1, "ID": 1330574, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": null, "DOI": "10.1109/43.536723", "Keyword": [{"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Test Generation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41691}, {"Name": "Branch Point", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4065}, {"Name": "Characteristic Equation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 5398}, {"Name": "Depth First Search", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9530}, {"Name": "Efficient Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11657}, {"Name": "Fault Simulation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13813}, {"Name": "Greedy Heuristic", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 16939}, {"Name": "Random Testing", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 34285}], "Author": [{"FirstName": "Paul", "MiddleName": "R.", "LastName": "Stephan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1709907}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "We present a robust, efficient algorithm for combinational test generation using a reduction to satisfiability (SAT). The algorithm, Test Generation Using Satisfiability (TEGUS), solves a simplified test set characteristic equation using straightforward but powerful greedy heuristics, ordering the variables using depth-first search and selecting a variable from the next unsatisfied clause at each branching point. For difficult faults, the computation", "Title": "Combinational test generation using satisfiability", "CitationCount": 219, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/43.536723", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=536723", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00536723", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad15.html#StephanBS96"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1996, "ReferenceCount": 68, "Type": 1, "ID": 1286493, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": null, "DOI": "10.1109/TCAD.1985.1270123", "Keyword": [{"Name": "Computer Aided Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7053}, {"Name": "Computer Program", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7132}, {"Name": "Design Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9595}, {"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}, {"Name": "Heuristic Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17963}, {"Name": "Programmable Logic Array", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32922}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Symbolic Representation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41076}], "Author": [{"FirstName": "Giovanni", "MiddleName": "De", "LastName": "Micheli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 63609}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Computer-Aided synthesis of sequential functions of VLSI systems, such as microprocessor control units, must include design optimization procedures to yield area-effective circuits. We model sequential functions as deterministic synchronous Finite State Machines (FSM's), and we consider a regular and structured implementation by means of Programmable Logic Arrays (PLA's) and feedback registers. State assignment, i.e., binary encoding of the internal states", "Title": "Optimal State Assignment for Finite State Machines", "CitationCount": 200, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1270123", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad4.html#MicheliBS85", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=28433&arnumber=1270123&count=20&index=11"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1985, "ReferenceCount": 0, "Type": 1, "ID": 1390539, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": null, "DOI": "10.1109/43.945302", "Keyword": [{"Name": "Complex System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6880}, {"Name": "Distributed System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 10677}], "Author": [{"FirstName": "Luca", "MiddleName": "P.", "LastName": "Carloni", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1513640}, {"FirstName": "Kenneth", "MiddleName": "L.", "LastName": "Mcmillan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 671394}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": " The theory of latency insensitive design is presentedas the foundation of a new correct by constructionmethodology to design complex systems by assembling IntellectualProperty components. Latency insensitive designsare synchronous distributed systems and are realized bycomposing functional modules that exchange data on communicationchannels according to an appropriate protocol.The protocol works on the assumption that the modules arestallable, a weak condition to ask", "Title": "Theory of latency-insensitive design", "CitationCount": 198, "FullVersionURL": ["http://www.cs.columbia.edu/~luca/research/lipTransactions.pdf", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=945302", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00945302", "http://www1.cs.columbia.edu/%7Eluca/research/lipTransactions.pdf", "http://embedded.eecs.berkeley.edu/Respep/Research/asves/journal2001/Carloni_ieee_cad01.pdf", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad20.html#CarloniMS01", "http://www.gigascale.org/pubs/430/carloniTCad01.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2001, "ReferenceCount": 56, "Type": 1, "ID": 1059297, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": null, "DOI": "10.1109/43.3185", "Keyword": [{"Name": "Circuit Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 5764}, {"Name": "Computer Aided Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7053}, {"Name": "Digital Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9976}, {"Name": "Integrated Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20231}, {"Name": "Man-machine Interaction", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23994}, {"Name": "Multiple Constraints", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 26642}, {"Name": "Power Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32190}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}], "Author": [{"FirstName": "William", "MiddleName": "", "LastName": "Nye", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 10636726}, {"FirstName": "David", "MiddleName": "C.", "LastName": "Riley", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 12797025}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "DELIGHT.SPICE is the union of the DELIGHT interactive optimization-based computer-aided-design system and the SPICE circuit analysis program. With the DELIGHT.SPICE tool, circuit designers can take advantage of recent powerful optimization algorithms and a methodology that emphasizes designer intuition and man-machine interaction. Designer and computer are complementary in adjusting parameters of electronic circuits automatically to improve their performance criteria and to", "Title": "DELIGHT.SPICE: an optimization-based system for the design of integrated circuits", "CitationCount": 194, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/43.3185", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00003185", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=3185", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad7.html#NyeRST88"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1988, "ReferenceCount": 28, "Type": 1, "ID": 1080610, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": null, "DOI": "10.1109/MC.2003.1193228", "Keyword": [{"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Embedded Software", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12109}, {"Name": "System Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41199}, {"Name": "System Level Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41214}, {"Name": "Intermediate Format", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 57880}], "Author": [{"FirstName": "Felice", "MiddleName": "", "LastName": "Balarin", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 156476}, {"FirstName": "Yosinori", "MiddleName": "", "LastName": "Watanabe", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 47203156}, {"FirstName": "Harry", "MiddleName": "", "LastName": "Hsieh", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 85364}, {"FirstName": "Luciano", "MiddleName": "", "LastName": "Lavagno", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 461487}, {"FirstName": "Claudio", "MiddleName": "", "LastName": "Passerone", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1131515}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Today, the design chain lacks adequate support. Most system-level designers use a collection of unlinked tools. The implementation then proceeds with informal techniques that involve numerous human-language interactions that create unnecessary and unwanted iterations among groups of designers in different companies or different divisions. These groups share little understanding of their respective knowledge domains. Developers thus cannot be sure that", "Title": "Metropolis: An Integrated Electronic System Design Environment", "CitationCount": 177, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01193228", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1193228", "http://www.informatik.uni-trier.de/~ley/db/journals/computer/computer36.html#BalarinWHLPS03", "http://computer.org/computer/co2003/r4045abs.htm", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=1193228", "http://www.cadence.com/cadence/cadence_labs/documents/luciano_computer_2003_metropolis.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2003, "ReferenceCount": 9, "Type": 1, "ID": 847635, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "COMPUTER", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Computer", "PublicationCount": 0, "HomepageURL": null, "ID": 11}}, {"Conference": null, "DOI": "10.1109/TCAD.1986.1270223", "Keyword": [{"Name": "Differential Equation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9859}, {"Name": "Frequency Domain", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 15199}, {"Name": "Harmonic Balance", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17447}, {"Name": "Microwave Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 25245}, {"Name": "Nonlinear Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 28134}, {"Name": "Nonlinear Differential Equation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 28149}, {"Name": "Steady State", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39895}, {"Name": "System of Equations", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41218}, {"Name": "Monolithic Microwave Integrated Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 61793}, {"Name": "Time Domain", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 71126}], "Author": [{"FirstName": "Kenneth", "MiddleName": "S.", "LastName": "Kundert", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 12522476}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Simulation in the frequency domain avoids many of the severe problems experienced when trying to use traditional time-domain simulators such as SPICE to find the steady-state behavior of analog and microwave circuits. In particular, frequency-domain simulation eliminates problems from distributed components and high-Q circuits by foregoing a nonlinear differential equation representation of the circuit in favor of a complex algebraic", "Title": "Simulation of Nonlinear Circuits in the Frequency Domain", "CitationCount": 175, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=28438&arnumber=1270223&count=22&index=7", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1270223", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad5.html#KundertS86"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1986, "ReferenceCount": 0, "Type": 1, "ID": 1393040, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "Simulated Annealing", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37802}], "Author": [{"FirstName": "D.", "MiddleName": "", "LastName": "Mitra", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2486782}, {"FirstName": "F.", "MiddleName": "", "LastName": "Romeo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 56641025}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "Convergence and finite- time behavior of simulated annealing", "CitationCount": 174, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1986, "ReferenceCount": 0, "Type": 1, "ID": 1321952, "Journal": null}, {"Conference": null, "DOI": "10.1109/43.59068", "Keyword": [{"Name": "Combinatorial Optimization Problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6537}, {"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}, {"Name": "Multiple Valued Logic", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 26750}, {"Name": "Theoretical Framework", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41791}], "Author": [{"FirstName": "Tiziano", "MiddleName": "", "LastName": "Villa", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1522610}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The problem of encoding the states of a synchronous finite state machine (FSM) so that the area of a two-level implementation of the combinational logic is minimized is addressed. As in previous approaches, the problem is reduced to the solution of the combinatorial optimization problems defined by the translation of the cover obtained by a multiple-valued logic minimization or by", "Title": "NOVA: state assignment of finite state machines for optimal two-level logic implementation", "CitationCount": 165, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad9.html#VillaS90", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00059068", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=59068", "http://doi.ieeecomputersociety.org/10.1109/43.59068"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1990, "ReferenceCount": 11, "Type": 1, "ID": 1339818, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.1991.185333", "Keyword": [{"Name": "combinational circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6515}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Lookup Table", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23488}], "Author": [{"FirstName": "Rajeev", "MiddleName": "", "LastName": "Murgai", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 136670}, {"FirstName": "Narendra", "MiddleName": "V.", "LastName": "Shenoy", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2237059}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The authors address the problem of synthesis for a popular class of programmable gate array architecture-the table look-up architectures. These use lookup table memories to implement logic functions. The authors present improved techniques for minimizing the number of table look up blocks used to implement a combinational circuit. On average, the results obtained on a set of benchmarks are 15-29%", "Title": "Improved Logic Synthesis Algorithms for Table Look Up Architectures", "CitationCount": 154, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00185333", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=185333", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1991.html#MurgaiSBS91"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 8, "Type": 1, "ID": 604446, "Journal": null}, {"Conference": null, "DOI": "10.1109/5.231340", "Keyword": [{"Name": "Field Programmable Gate Array", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14095}, {"Name": "fpga architecture", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 15025}], "Author": [{"FirstName": "JONATHAN", "MiddleName": "", "LastName": "ROSE", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 272608}, {"FirstName": "ABBAS", "MiddleName": "EL", "LastName": "GAMAL", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 894127}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "A survey of field-programmable gate array (FPGA) architectures and the programming technologies used to customize them is presented. Programming technologies are compared on the basis of their volatility, size parasitic capacitance, resistance, and process technology complexity. FPGA architectures are divided into two constituents: logic block architectures and routing architectures. A classification of logic blocks based on their granularity is proposed,", "Title": "Architecture of field-programmable gate arrays", "CitationCount": 148, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=231340", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00231340"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1993, "ReferenceCount": 26, "Type": 1, "ID": 2738357, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "PIEEE", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "Proceedings of The IEEE", "PublicationCount": 0, "HomepageURL": null, "ID": 416}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/123186.123421", "Keyword": [{"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}], "Author": [{"FirstName": "Rajeev", "MiddleName": "", "LastName": "Murgai", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 136670}, {"FirstName": "Yoshihito", "MiddleName": "", "LastName": "Nishizaki", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1364185}, {"FirstName": "Narendra", "MiddleName": "V.", "LastName": "Shenoy", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2237059}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The problem of combinational logic synthesis is addressed for two interesting and popular classes of programmable gate array architectures: table-look-up and multiplexor-based. The constraints imposed by some of these architectures require new algorithms for minimization of the number of basic blocks of the target architecture, taking into account the wiring resources.", "Title": "Logic Synthesis for Programmable Gate Arrays", "CitationCount": 145, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=123421", "http://doi.acm.org/10.1145/123186.123421", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac90.html#MurgaiNSBS90"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1990, "ReferenceCount": 0, "Type": 1, "ID": 452969, "Journal": null}, {"Conference": null, "DOI": "10.1109/43.62793", "Keyword": [{"Name": "Optimization Technique", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29417}, {"Name": "Sliding Window", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38091}, {"Name": "Separation Logic", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37114}], "Author": [{"FirstName": "Sharad", "MiddleName": "", "LastName": "Malik", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 751872}, {"FirstName": "Ellen", "MiddleName": "M.", "LastName": "Sentovich", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 153172}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Sequential networks contain combinational logic blocks separated by registers. Application of combinational logic minimization techniques to the separate logic block results in improvement that is restricted by the placement of the registers; information about logical dependencies between blocks separated by registers is not utilized. Temporarily moving all the registers to the periphery of a network provides the combinational logic minimization", "Title": "Retiming and resynthesis: optimizing sequential networks with combinational techniques", "CitationCount": 142, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/43.62793", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=62793", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00062793", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=205140", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00205140", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad10.html#MalikSBS91"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 13, "Type": 1, "ID": 1422915, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "Platform Based Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 31498}], "Author": [{"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "Defining platform-based design", "CitationCount": 141, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2002, "ReferenceCount": 0, "Type": 1, "ID": 1307550, "Journal": null}, {"Conference": null, "DOI": "10.1109/TCAD.1984.1270089", "Keyword": [{"Name": "Circuit Simulation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 5766}, {"Name": "Cost Effectiveness Analysis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8254}, {"Name": "Ordinary Differential Equation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29487}, {"Name": "Sparse Matrix", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39030}, {"Name": "Transient Analysis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42697}, {"Name": "Time Domain", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 71126}, {"Name": "Computer Aided Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7053}, {"Name": "Integrated Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20231}], "Author": [{"FirstName": "A.", "MiddleName": "Richard", "LastName": "Newton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 188225}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Circuit simulation programs have proven to be most important computer-aided design tools for the analysis of the electrical performance of integrated circuits. One of the most common analyses performed by circuit simulators and the most expensive in terms of computer time is nonlinear time-domain transient analysis. Conventional circuit simulators were designed initially for the cost-effective analysis of circuits containing a", "Title": "Relaxation-Based Electrical Simulation", "CitationCount": 141, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=28430&arnumber=1270089&count=7&index=5", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1270089", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=1483176", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad3.html#NewtonS84", "http://reference.kfupm.edu.sa/content/r/e/relaxation_based_electrical_simulation_67308.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1984, "ReferenceCount": 25, "Type": 1, "ID": 1333402, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "IEEE International Conference on Computer-Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 3411, "CFP": null}, "DOI": "10.1109/ICCAD.1988.122511", "Keyword": [{"Name": "Critical Path", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8498}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Timing Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42203}], "Author": [{"FirstName": "K.", "MiddleName": "J.", "LastName": "Singh", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 472996}, {"FirstName": "A.", "MiddleName": "R.", "LastName": "Wang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 53505236}, {"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "An algorithm for speeding up combinational logic with minimal area increase is presented. A static timing analyzer is used to identify the critical paths. Then a weighted min-cut algorithm is used to determine the subset of nodes to be resynthesized. This subset is selected so that the speedup is achieved with minimal area increase. Resynthesis is done by selectively collapsing", "Title": "Timing optimization of combinational logic", "CitationCount": 132, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=122511"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1988, "ReferenceCount": 0, "Type": 1, "ID": 1295166, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [], "Author": [{"FirstName": "Jacob", "MiddleName": "K.", "LastName": "White", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 377213}, {"FirstName": "Alberto", "MiddleName": "", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "Relaxation techniques for the simulation of VLSI circuits", "CitationCount": 132, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1987, "ReferenceCount": 0, "Type": 1, "ID": 1382738, "Journal": null}, {"Conference": null, "DOI": "10.1109/54.970421", "Keyword": [{"Name": "Development Time", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9675}, {"Name": "Embedded System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12111}, {"Name": "Embedded System Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12112}, {"Name": "Platform Based Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 31498}, {"Name": "Power Consumption", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32149}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Software Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38537}], "Author": [{"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "Grant", "MiddleName": "", "LastName": "Martin", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 47433721}], "Abstract": "THE ESSENCE OF embedded-systems design is implementing a specific set of functions while satisfying constraints on characteristics such as per-formance, cost, emissions, power consumption, and weight. The choice of implementation archi-tecture determines whether designers will imple-ment a function as a hardware component or as software running on a programmable component. In recent years, the functions demanded for embedded systems have", "Title": "Platform-Based Design and Software Design Methodology for Embedded Systems", "CitationCount": 131, "FullVersionURL": ["http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=970421", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=970421", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00970421", "http://www.informatik.uni-trier.de/~ley/db/journals/dt/dt18.html#Sangiovanni-VincentelliM01", "http://doi.ieeecomputersociety.org/10.1109/54.970421"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2001, "ReferenceCount": 8, "Type": 1, "ID": 1200962, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "IEEE D&ToC", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Design & Test of Computers", "PublicationCount": 0, "HomepageURL": null, "ID": 847}}, {"Conference": null, "DOI": "10.1109/40.296155", "Keyword": [{"Name": "Embedded System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12111}, {"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}, {"Name": "Formal Verification", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14938}, {"Name": "hardware-software codesign", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17425}, {"Name": "Real Time Application", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 34578}, {"Name": "Software Implementation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38564}, {"Name": "System Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41199}], "Author": [{"FirstName": "Massimiliano", "MiddleName": "", "LastName": "Chiodo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1401546}, {"FirstName": "P.", "MiddleName": "", "LastName": "Giusto", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1559537}, {"FirstName": "Attila", "MiddleName": "", "LastName": "Jurecska", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 986571}, {"FirstName": "H.", "MiddleName": "C.", "LastName": "Hsieh", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 85364}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "L.", "MiddleName": "", "LastName": "Lavagno", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 461487}], "Abstract": "Designers generally implement embedded controllers for reactive real-time applications as mixed software-hardware systems. In our formal methodology for specifying, modeling, automatically synthesizing, and verifying such systems, design takes place within a unified framework that prejudices neither hardware nor software implementation. After interactive partitioning, this approach automatically synthesizes the entire design, including hardware-software interfaces. Maintaining a finite-state machine model throughout, it", "Title": "Hardware-software codesign of embedded systems", "CitationCount": 127, "FullVersionURL": ["http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=296155", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00296155", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=296155"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1994, "ReferenceCount": 11, "Type": 1, "ID": 930691, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "MICRO", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Micro", "PublicationCount": 0, "HomepageURL": null, "ID": 401}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/277044.277047", "Keyword": [{"Name": "High Level Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18091}, {"Name": "Intellectual Property", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20283}, {"Name": "Regular Expression", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 34951}], "Author": [{"FirstName": "Roberto", "MiddleName": "", "LastName": "Passerone", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 818154}, {"FirstName": "James", "MiddleName": "A.", "LastName": "Rowson", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 464108}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "A t the system level, reusable Intellectual Property (or IP) blo cks can be represented abstractly as blocks that exchange messages. The concrete implementations of these IP blocks m ust exc hange the messages through complex signaling protocols. Interfacing bet ween IP that use different signaling protocols is a tedious and error prone design task. We propose using regular expression", "Title": "Automatic synthesis of interfaces between incompatible protocols", "CitationCount": 124, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=277047", "http://portal.acm.org/citation.cfm?id=277044.277047", "http://doi.acm.org/10.1145/277044.277047"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1998, "ReferenceCount": 13, "Type": 1, "ID": 185110, "Journal": null}, {"Conference": null, "DOI": "10.1109/43.7807", "Keyword": [{"Name": "Fault Coverage", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13797}, {"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}, {"Name": "Generic Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 16127}, {"Name": "Sequential Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37150}, {"Name": "Sequential Test", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37180}, {"Name": "Test Generation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41691}, {"Name": "Test Pattern Generator", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41695}], "Author": [{"FirstName": "Hi-keung", "MiddleName": "Tony", "LastName": "Ma", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 626833}, {"FirstName": "Srinivas", "MiddleName": "", "LastName": "Devadas", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2406204}, {"FirstName": "A.", "MiddleName": "Richard", "LastName": "Newton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 188225}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "An approach to test-pattern generation for synchronous sequential circuits is presented. The deterministic sequential test-generation algorithm, based on extensions to the PODEM justification algorithm, is effective for midsized sequential circuits and can be used in conjunction with an incomplete scan design approach to generate tests for very large sequential circuits. Tests for finite-state machines with a large number of states", "Title": "Test generation for sequential circuits", "CitationCount": 124, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/43.7807", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=7807", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00007807", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad7.html#MaDNS88"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1988, "ReferenceCount": 12, "Type": 1, "ID": 1085445, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": null, "DOI": "10.1109/PROC.1981.12170", "Keyword": [{"Name": "Integrated Circuit Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20233}, {"Name": "Optimization Technique", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29417}], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "G.", "MiddleName": "D.", "LastName": "Hachtel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "A.", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "A survey of optimization techniques for integrated-circuit design", "CitationCount": 124, "FullVersionURL": ["http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=1456438"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1981, "ReferenceCount": 0, "Type": 1, "ID": 1341538, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "PIEEE", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "Proceedings of The IEEE", "PublicationCount": 0, "HomepageURL": null, "ID": 416}}, {"Conference": null, "DOI": "", "Keyword": [], "Author": [{"FirstName": "B.", "MiddleName": "", "LastName": "Johnson", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 365}, {"FirstName": "T.", "MiddleName": "", "LastName": "Quarles", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 44723047}, {"FirstName": "A.", "MiddleName": "R.", "LastName": "Newton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 188225}, {"FirstName": "D.", "MiddleName": "O.", "LastName": "Pederson", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 10562101}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "Spice3 version 3e user's manual", "CitationCount": 122, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 0, "Type": 1, "ID": 1329850, "Journal": null}, {"Conference": null, "DOI": "10.1109/TCAD.1987.1270327", "Keyword": [{"Name": "Multiprocessor Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 26770}, {"Name": "Parallel Simulated Annealing", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30077}, {"Name": "Shared Memory", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37484}, {"Name": "Simulated Annealing Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37804}], "Author": [{"FirstName": "Andrea", "MiddleName": "", "LastName": "Casotto", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2339708}, {"FirstName": "Fabio", "MiddleName": "", "LastName": "Romeo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 56641025}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "A modification of the classical Simulated Annealing algorithm for the macro-cell placement problem is proposed for implementation on multiprocessor systems. The algorithm has been implemented on the Sequent Balance 8000, a multiprocessor system with a shared-memory architecture. Experimental results show that the new algorithm obtains results comparable in quality to those of the single processor version; processor utilization is greater", "Title": "A Parallel Simulated Annealing Algorithm for the Placement of Macro-Cells", "CitationCount": 117, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=28443&arnumber=1270327&count=19&index=12", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1270327", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad6.html#CasottoRS87"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1987, "ReferenceCount": 0, "Type": 1, "ID": 1120655, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/309847.310093", "Keyword": [{"Name": "Design Guideline", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9580}, {"Name": "Electromigration", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 11875}, {"Name": "Electrostatic Discharge", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12002}, {"Name": "High Performance", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18101}, {"Name": "Interconnected System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20464}, {"Name": "Scale Effect", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36284}, {"Name": "Thermal Effects", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41846}, {"Name": "Deep Sub Micron", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 52366}], "Author": [{"FirstName": "Kaustav", "MiddleName": "", "LastName": "Banerjee", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1647142}, {"FirstName": "Amit", "MiddleName": "", "LastName": "Mehrotra", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1806920}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "Chenming", "MiddleName": "", "LastName": "Hu", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 536842}], "Abstract": "This paper presents a comprehensive analysis of the themal effects in advanced high performance interconnect systems arising due to self- heating under various circuit conditions, including electrostatic discharge. Technology (Cu, low-k etc) and scaling effects on the thermal characteristics of the interconnects, and on their electromigration reliability has been analyzed simultaneously, which will have important implications for providing robust and", "Title": "On thermal effects in deep sub-micron VLSI interconnects", "CitationCount": 114, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac99.html#BanerjeeMSH99", "http://portal.acm.org/ft_gateway.cfm?id=310093&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=310093", "http://doi.acm.org/10.1145/309847.310093", "http://www.ece.ucsb.edu/Faculty/Banerjee/pubs/DAC_1999.pdf", "http://embedded.eecs.berkeley.edu/Respep/Research/asves/paper1999/Banerjee_dac99.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1999, "ReferenceCount": 25, "Type": 1, "ID": 17708, "Journal": null}, {"Conference": null, "DOI": "10.1109/43.285252", "Keyword": [{"Name": "Analog Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 1486}, {"Name": "Fault Coverage", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13797}, {"Name": "Fault Model", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13809}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Specification Tests", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39263}], "Author": [{"FirstName": "Linda", "MiddleName": "S.", "LastName": "Milor", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 53316684}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Analog testing is a difficult task without a clearcut methodology. Analog circuits are tested for satisfying their specifications, not for faults. Given the high cost of testing analog specifications, it is proposed that tests for analog circuits should be designed to detect faults. Therefore analog fault modeling is discussed. Based on an analysis of the types of tests needed for", "Title": "Minimizing production test time to detect faults in analog circuits", "CitationCount": 111, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/43.285252", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=285252", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00285252", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad13.html#MilorS94"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1994, "ReferenceCount": 13, "Type": 1, "ID": 1278055, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": null, "DOI": "10.1109/4.1000", "Keyword": [], "Author": [{"FirstName": "J.-M.", "MiddleName": "", "LastName": "Shyu", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 21810161}, {"FirstName": "A.", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "J.", "MiddleName": "P.", "LastName": "Fishburn", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1674794}, {"FirstName": "A.", "MiddleName": "E.", "LastName": "Dunlop", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1967558}], "Abstract": "", "Title": "Optimization-based transistor sizing", "CitationCount": 111, "FullVersionURL": ["http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=1000"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1988, "ReferenceCount": 0, "Type": 1, "ID": 1252369, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "IEEE J SOLID-STATE CIRCUITS", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Journal of Solid-state Circuits", "PublicationCount": 0, "HomepageURL": null, "ID": 5320}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Hybrid Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 744, "CFP": null}, "DOI": "10.1007/3-540-45873-5_9", "Keyword": [{"Name": "Hybrid System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18767}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}], "Author": [{"FirstName": "Andrea", "MiddleName": "", "LastName": "Balluchi", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1099892}, {"FirstName": "Luca", "MiddleName": "", "LastName": "Benvenuti", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 520119}, {"FirstName": "Maria", "MiddleName": "Domenica Di", "LastName": "Benedetto", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 953185}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": " A methodology for the design of dynamical observers forhybrid plants is proposed. The hybrid observer consists of two parts:a location observer and a continuous observer. The former identifies thecurrent location of the hybrid plant, while the latter produces an estimateof the evolution of the continuous state of the hybrid plant. A synthesisprocedure is offered when a set of properties on", "Title": "Design of Observers for Hybrid Systems", "CitationCount": 110, "FullVersionURL": ["http://www.springerlink.com/index/mh671fwg2ptpwyye.pdf", "http://www.springerlink.com/content/mh671fwg2ptpwyye", "http://www.informatik.uni-trier.de/~ley/db/conf/hybrid/hscc2002.html#BalluchiBBS02"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2002, "ReferenceCount": 17, "Type": 1, "ID": 13412, "Journal": null}, {"Conference": null, "DOI": "10.1109/43.766731", "Keyword": [{"Name": "Boolean Function", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3836}, {"Name": "Code Size", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6191}, {"Name": "Control Application", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7862}, {"Name": "Embedded System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12111}, {"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}, {"Name": "Hardware Implementation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17419}, {"Name": "High Level Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18091}, {"Name": "Indexing Terms", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 19482}, {"Name": "Intermediate Representation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20578}, {"Name": "Optimizing Compiler", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29420}, {"Name": "Real Time Application", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 34578}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Software Component", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38529}, {"Name": "Software Performance", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38586}, {"Name": "Specification Language", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39259}, {"Name": "Time Constraint", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42092}, {"Name": "Control Data Flow Graph", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 49345}, {"Name": "Intermediate Format", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 57880}, {"Name": "Real Time", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 68078}], "Author": [{"FirstName": "Felice", "MiddleName": "", "LastName": "Balarin", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 156476}, {"FirstName": "Massimiliano", "MiddleName": "", "LastName": "Chiodo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1401546}, {"FirstName": "Paolo", "MiddleName": "", "LastName": "Giusto", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1559537}, {"FirstName": "Harry", "MiddleName": "", "LastName": "Hsieh", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 85364}, {"FirstName": "Attila", "MiddleName": "", "LastName": "Jurecska", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 986571}, {"FirstName": "Luciano", "MiddleName": "", "LastName": "Lavagno", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 461487}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "Ellen", "MiddleName": "M.", "LastName": "Sentovich", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 153172}, {"FirstName": "Kei", "MiddleName": "", "LastName": "Suzuki", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 553645}], "Abstract": "Software components for embedded reactive real-time applications must satisfy tight code size and run- time constraints. Cooperating finite state machines provide a convenient intermediate format for embedded system co-synthesis, between high-level specification languages and software or hardware implementations. We propose a software generation methodology that takes advantage of a restricted class of specifications and allows for tight control over the", "Title": "Synthesis of software programs for embedded control applications", "CitationCount": 107, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=766731", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00766731", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad18.html#BalarinCGHJLSSS99", "http://camars.kaist.ac.kr/~maeng/cs710/esd07/software-synthesis.pdf", "http://www.cs.ucr.edu/~harry/research_files/publications/tcad99.pdf", "http://doi.ieeecomputersociety.org/10.1109/43.766731"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1999, "ReferenceCount": 38, "Type": 1, "ID": 1039257, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/74382.74437", "Keyword": [{"Name": "Combinatorial Optimization Problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6537}, {"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}, {"Name": "Multiple Valued Logic", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 26750}, {"Name": "Theoretical Framework", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41791}], "Author": [{"FirstName": "Tiziano", "MiddleName": "", "LastName": "Villa", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1522610}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The problem of encoding the states of a synchronous Finite State Machine (FSM), so that the area of a two-level implementation of the combinational logic is minimized, is addressed. As in previous approaches, the problem is reduced to the solution of the combinatorial optimization problems defined by the translation of the cover obtained by a multiple-valued logic minimization or by", "Title": "NOVA: state assignment of finite state machines for optimal two-level logic implementations", "CitationCount": 102, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=74437", "http://portal.acm.org/ft_gateway.cfm?id=74437&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://doi.acm.org/10.1145/74382.74437", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac89.html#VillaS89", "http://portal.acm.org/citation.cfm?id=74382.74437"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1989, "ReferenceCount": 7, "Type": 1, "ID": 452821, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1145/224841.225072", "Keyword": [{"Name": "Decision Theory", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9218}, {"Name": "Digital Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9976}, {"Name": "Evaluation Function", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13019}, {"Name": "Logic Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23364}, {"Name": "Memory Bandwidth", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 24868}, {"Name": "Memory Hierarchy", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 24876}, {"Name": "Simulation Methods", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37821}, {"Name": "Decision Diagram", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 51439}], "Author": [{"FirstName": "Patrick", "MiddleName": "C.", "LastName": "McGeer", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 52154}, {"FirstName": "Kenneth", "MiddleName": "L.", "LastName": "McMillan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 671394}, {"FirstName": "Alexander", "MiddleName": "", "LastName": "Saldanha", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1607111}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "Patrick", "MiddleName": "", "LastName": "Scaglia", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3382267}], "Abstract": "Abstract: An approach for fast discrete function evaluation based on multi-valued decision diagrams (MDD) is proposed. The MDD for a logic function is translated into a table on, which function evaluation is performed by a sequence of address lookups. The value of a function for a given input assignment is obtained with at most one lookup per input. The main", "Title": "Fast discrete function evaluation using decision diagrams", "CitationCount": 100, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1995.html#McGeerMSSS95", "http://portal.acm.org/citation.cfm?id=225072", "http://portal.acm.org/ft_gateway.cfm?id=225072&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://doi.acm.org/10.1145/224841.225072", "http://portal.acm.org/citation.cfm?id=224841.225072"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1995, "ReferenceCount": 7, "Type": 1, "ID": 905579, "Journal": null}, {"Conference": null, "DOI": "10.1109/TCAD.1985.1270117", "Keyword": [], "Author": [{"FirstName": "James", "MiddleName": "", "LastName": "Reed", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 48769738}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "Mauro", "MiddleName": "", "LastName": "Santomauro", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 42215000}], "Abstract": "YACR2 is a channel router that minimizes the number of through vias in addition to the area used to complete the routing in a two-layer channel. It can route channels with cyclic constraints and uses a virtual grid. YACR2 uses preferably one layer for the horizontal segments of the nets and the other for the vertical ones but it may", "Title": "A New Symbolic Channel Router: YACR2", "CitationCount": 99, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1270117", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=28433&arnumber=1270117&count=20&index=5", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad4.html#ReedSS85"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1985, "ReferenceCount": 0, "Type": 1, "ID": 1259601, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "CAV", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Computer Aided Verification", "PublicationCount": 0, "HomepageURL": null, "ID": 555, "CFP": null}, "DOI": "10.1007/3-540-60045-0_48", "Keyword": [{"Name": "Markov Process", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 24232}, {"Name": "Parametric Model", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30114}, {"Name": "Stochastic System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 40124}], "Author": [{"FirstName": "Adnan", "MiddleName": "", "LastName": "Aziz", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 468017}, {"FirstName": "Vigyan", "MiddleName": "", "LastName": "Singhal", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1333637}, {"FirstName": "Felice", "MiddleName": "", "LastName": "Balarin", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 156476}, {"FirstName": "Robert", "MiddleName": "", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": " . In this paper the branching time logic pCTLis defined.pCTLexpresses quantitative bounds on the probabilities of correct behavior;it can be interpreted over discrete Markov processes. A bisimulationrelation is defined on finite Markov processes, and shown to besound and complete with respect to pCTL. We extend the universe ofmodels to generalized Markov processes in order to support notions of refinement,abstraction, and", "Title": "It Usually Works: The Temporal Logic of Stochastic Systems", "CitationCount": 98, "FullVersionURL": ["http://www.springerlink.com/content/f1u7842722177282", "http://www.informatik.uni-trier.de/~ley/db/conf/cav/cav95.html#AzizSB95"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1995, "ReferenceCount": 12, "Type": 1, "ID": 190920, "Journal": null}, {"Conference": null, "DOI": "10.1109/43.511572", "Keyword": [{"Name": "Design Environment", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9562}, {"Name": "Design Flow", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9565}, {"Name": "Industrial Application", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 19641}, {"Name": "Sensitivity Analysis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37055}], "Author": [{"FirstName": "Enrico", "MiddleName": "", "LastName": "Malavasi", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1904578}, {"FirstName": "Edoardo", "MiddleName": "", "LastName": "Charbon", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 410813}, {"FirstName": "Eric", "MiddleName": "", "LastName": "Felt", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 571336}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "A methodology for the automatic synthesis of full-custom IC layout with analog constraints is presented. The methodology guarantees that all performance constraints are met when feasible, or otherwise, infeasibility is detected as soon as possible, thus providing a robust and efficient design environment. In the proposed approach, performance specifications are translated into lower-level bounds on parasitics or geometric parameters, using", "Title": "Automation of IC layout with analog constraints", "CitationCount": 94, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad15.html#MalavasiCFS96", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00511572", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=511572", "http://doi.ieeecomputersociety.org/10.1109/43.511572"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1996, "ReferenceCount": 49, "Type": 1, "ID": 1303205, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/127601.127685", "Keyword": [{"Name": "Asynchronous Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 2338}, {"Name": "Signal Transition Graph", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 70551}], "Author": [{"FirstName": "Luciano", "MiddleName": "", "LastName": "Lavagno", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 461487}, {"FirstName": "Kurt", "MiddleName": "", "LastName": "Keutzer", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1969488}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": " A technique for the synthesis of asynchronous sequentialcircuits from a Signal Transition Graph (STG) specificationis described. We give algorithms for synthesisand hazard removal, able to produce hazard-free circuitswith the bounded wire-delay model, requiring theSTG to be live, safe and to have the unique state codingproperty. A proof that, contrary to previous beliefs,STG persistency is not necessary for hazard-free implementationis given.1", "Title": "Algorithms for synthesis of hazard-free asynchronous circuits", "CitationCount": 94, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=127685", "http://portal.acm.org/ft_gateway.cfm?id=127685&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00979733", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=979733", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac91.html#LavagnoKS91"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 16, "Type": 1, "ID": 331707, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.1991.185335", "Keyword": [{"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}], "Author": [{"FirstName": "Rajeev", "MiddleName": "", "LastName": "Murgai", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 136670}, {"FirstName": "Narendra", "MiddleName": "V.", "LastName": "Shenoy", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2237059}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The authors address the problem of delay optimization for programmable gate arrays. The main considerations are the number of levels in the circuit and the wiring delay. The authors propose a two-phase approach: the first phase involves delay optimizations during logic synthesis before placement, while the second uses logic resynthesis in the case of a timing-driven placement technique. Results and", "Title": "Performance Directed Synthesis for Table Look Up Programmable Gate Arrays", "CitationCount": 94, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=185335", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00185335", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1991.html#MurgaiSBS91a"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 9, "Type": 1, "ID": 605049, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Design", "PublicationCount": 0, "HomepageURL": null, "ID": 15, "CFP": null}, "DOI": "10.1109/ICCD.2003.1240887", "Keyword": [{"Name": "Analytical Model", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 1535}, {"Name": "Community Networks", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6693}, {"Name": "Cost Function", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8257}, {"Name": "Exact Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13184}, {"Name": "Quadratic Program", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 33600}, {"Name": "Network On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63554}], "Author": [{"FirstName": "Alessandro", "MiddleName": "", "LastName": "Pinto", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 131153}, {"FirstName": "Luca", "MiddleName": "P.", "LastName": "Carloni", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1513640}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "We propose an efficient heuristic for the constraint-driven communica- tion synthesis (CDCS) of on-chip communication networks. The complex- ity of the synthesis problems comes from the number of constraints that have to be considered. In this paper we propose to cluster constraints to reduce the number that needs to be considered by the optimization algo- rithm. Then a quadratic programming", "Title": "Efficient Synthesis of Networks On Chip", "CitationCount": 93, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1240887", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01240887", "http://www.informatik.uni-trier.de/~ley/db/conf/iccd/iccd2003.html#PintoCS03", "http://www.scarpaz.com/2100-papers/systemonchip/cdcsiccd03.pdf", "http://www.cs.columbia.edu/~luca/research/cdcsICCD03.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2003, "ReferenceCount": 11, "Type": 1, "ID": 521200, "Journal": null}, {"Conference": null, "DOI": "10.1109/MM.2002.1044297", "Keyword": [{"Name": "Complex System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6880}, {"Name": "Design Process", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9603}, {"Name": "Intellectual Property", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20283}], "Author": [{"FirstName": "Luca", "MiddleName": "P.", "LastName": "Carloni", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1513640}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Latency-insensitive design is the foundation of a correct-by-construction methodology for SOC design. This approach can handle latency's increasing impact on deep-submicron technologies and facilitate the reuse of intellectual-property cores for building complex systems on chips, reducing the number of costly iterations in the design process", "Title": "Coping with Latency in SOC Design", "CitationCount": 91, "FullVersionURL": ["http://csdl.computer.org/comp/mags/mi/2002/05/m5024abs.htm", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01044297", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1044297", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=1044297", "http://www.informatik.uni-trier.de/~ley/db/journals/micro/micro22.html#CarloniS02"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2002, "ReferenceCount": 16, "Type": 1, "ID": 835497, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "MICRO", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Micro", "PublicationCount": 0, "HomepageURL": null, "ID": 401}}, {"Conference": null, "DOI": "10.1109/43.3211", "Keyword": [{"Name": "Boolean Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 48327}], "Author": [{"FirstName": "Karen", "MiddleName": "A.", "LastName": "Bartlett", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 378577}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Gary", "MiddleName": "D.", "LastName": "Hachtel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "Reily", "MiddleName": "M.", "LastName": "Jacoby", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3460431}, {"FirstName": "Christopher", "MiddleName": "R.", "LastName": "Morrison", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3460432}, {"FirstName": "Richard", "MiddleName": "L.", "LastName": "Rudell", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 916566}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "Albert", "MiddleName": "R.", "LastName": "Wang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 52761255}], "Abstract": "An approach is described for the minimization of multilevel logic circuits. A multilevel representation of a block of combinational logic is defined, called a Boolean network. A procedure is then proposed, called ESPRESSOMLD, to transform a given Boolean network into a prime, irredundant, and R-minimal form. This procedure rests on the extension of the notions of primality and irredundancy, previously", "Title": "Multilevel logic minimization using implicit don't cares", "CitationCount": 90, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/43.3211", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00003211", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=3211", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad7.html#BartlettBHJMRSW88"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1988, "ReferenceCount": 16, "Type": 1, "ID": 1422564, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/318013.318083", "Keyword": [{"Name": "Combinatorial Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6536}, {"Name": "Global Routing", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 16539}, {"Name": "Simulated Annealing", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37802}], "Author": [{"FirstName": "Carl", "MiddleName": "", "LastName": "Sechen", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2433942}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "TimberWolf3.2 is a new standard cell placement and global routing package. The placement and global routing proceed over 3 distinct stages. The general combinatorial optimization technique known as simulated annealing is used during the first two stages of the placement. In the first stage, TimberWolf3.2 places the cells such that the total estimated interconnect cost is minimized. During the second", "Title": "TimberWolf3.2: a new standard cell placement and global routing package", "CitationCount": 89, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=318083", "http://portal.acm.org/ft_gateway.cfm?id=318083&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=318013.318083", "http://homepages.cae.wisc.edu/~ece556/spring2001/hw5/timberwolf.pdf", "http://doi.acm.org/10.1145/318013.318083", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac1986.html#SechenS86"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1986, "ReferenceCount": 11, "Type": 1, "ID": 452384, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1145/266388.266513", "Keyword": [{"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}, {"Name": "reachability analysis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 34502}, {"Name": "State Space", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39753}], "Author": [{"FirstName": "Amit", "MiddleName": "", "LastName": "Narayan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2398450}, {"FirstName": "Adrian", "MiddleName": "J.", "LastName": "Isles", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3185551}, {"FirstName": "Jawahar", "MiddleName": "", "LastName": "Jain", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 533861}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "In this paper, we address the problem of finite state machine (FSM) traversal, a key step in most sequential verification and synthesis algorithms. We propose the use of partitioned-ROBDDs to reduce the memory explosion problem associated with symbolic state space exploration techniques. In our technique, the reachable state set is represented as a partitioned-ROBDD Different partitions of the Boolean space", "Title": "Reachability analysis using partitioned-ROBDDs", "CitationCount": 88, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=266388.266513", "http://portal.acm.org/citation.cfm?id=266513", "http://portal.acm.org/ft_gateway.cfm?id=266513&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1997.html#NarayanIJBS97", "http://www.cecs.uci.edu/~papers/compendium94-03/papers/1997/iccad97/pdffiles/07a_1.pdf", "http://doi.acm.org/10.1145/266388.266513"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1997, "ReferenceCount": 40, "Type": 1, "ID": 604749, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Design", "PublicationCount": 0, "HomepageURL": null, "ID": 15, "CFP": null}, "DOI": "10.1109/ICCD.1999.808256", "Keyword": [{"Name": "Hardware Architecture", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17414}, {"Name": "System Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41199}], "Author": [{"FirstName": "Alberto", "MiddleName": "", "LastName": "Ferrari", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 12518518}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Recent advances in system design are presented. The shift towards flexible hardware architectures that can support a variety of applications via programmability and re-configurability is underlined. Essential to this process is the definition and use of platforms. We give an abstract definition of platform and show its use in system design drawing examples from the automotive system design field.", "Title": "System Design: Traditional Concepts and New Paradigms", "CitationCount": 87, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=808256", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00808256", "http://embedded.eecs.berkeley.edu/Respep/Research/asves/paper1999/Ferrari_iccd99.pdf", "http://reference.kfupm.edu.sa/content/s/y/system_design__traditional_concepts_and__47276.pdf", "http://embedded.eecs.berkeley.edu/research/hsc/class.F02/ee249/discussions/Ferrari_iccd99.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1999, "ReferenceCount": 10, "Type": 1, "ID": 20322, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.1991.185225", "Keyword": [{"Name": "Fault Model", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13809}, {"Name": "Functional Form", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 15367}, {"Name": "Path Analysis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30353}, {"Name": "Path Delay Fault", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30354}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Test Generation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41691}, {"Name": "Timing Analysis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42192}, {"Name": "Boolean Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 48327}], "Author": [{"FirstName": "Patrick", "MiddleName": "C.", "LastName": "Mcgeer", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 52154}, {"FirstName": "Alexander", "MiddleName": "", "LastName": "Saldanha", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1607111}, {"FirstName": "Paul", "MiddleName": "R.", "LastName": "Stephan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1709907}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The authors introduce an efficient method for generating the functional forms of path analysis problems. They demonstrate that the resulting function is linear in the size of the circuit. The functions are then tested for satisfiability either using a Boolean network satisfiability algorithm suggested by T. Larrabee (1989) or through the construction of BDDs. The effectiveness of the proposed approach", "Title": "Timing Analysis and Delay-Fault Test Generation using Path-Recursive Functions", "CitationCount": 82, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00185225", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=185225", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1991.html#McGeerSSBS91"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 9, "Type": 1, "ID": 604707, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/309847.310073", "Keyword": [{"Name": "Embedded Software", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12109}, {"Name": "Embedded System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12111}, {"Name": "Software Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38621}, {"Name": "petri net", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 65918}], "Author": [{"FirstName": "Marco", "MiddleName": "", "LastName": "Sgroi", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 53503702}, {"FirstName": "Luciano", "MiddleName": "", "LastName": "Lavagno", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 461487}, {"FirstName": "Yosinori", "MiddleName": "", "LastName": "Watanabe", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 47203156}, {"FirstName": "Alberto", "MiddleName": "", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": " Software synthesis from a concurrent functional specification is akey problem in the design of embedded systems. A concurrentspecification is well-suited for medium-grained partitioning. However,in order to be implemented in software, concurrent tasks needto be scheduled on a shared resource (the processor). The choiceof the scheduling policy mainly depends on the specification of thesystem. For pure dataflow specifications, it is possible", "Title": "Synthesis of embedded software using free-choice Petri nets", "CitationCount": 80, "FullVersionURL": ["http://portal.acm.org/ft_gateway.cfm?id=310073&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=310073"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1999, "ReferenceCount": 8, "Type": 1, "ID": 15083, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/196244.196360", "Keyword": [{"Name": "Heuristic Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17963}], "Author": [{"FirstName": "Thomas", "MiddleName": "R.", "LastName": "Shiple", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1066770}, {"FirstName": "Ramin", "MiddleName": "", "LastName": "Hojati", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 409351}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}], "Abstract": "We present heuristic algorithms for finding a minimum BDD size cover of an incompletely specified function, assuming the variable ordering is fixed. In some algorithms based on BDDs, incompletely specified functions arise for which any cover of the function will suffice. Choosing a cover that has a small BDD representation may yield significant performance gains. We present a systematic study", "Title": "Heuristic minimization of BDDs using don't cares", "CitationCount": 80, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=196244.196360", "http://portal.acm.org/citation.cfm?id=196360", "http://portal.acm.org/ft_gateway.cfm?id=196360&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac94.html#ShipleHSB94", "http://doi.acm.org/10.1145/196244.196360", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/1994/dac94/pdffiles/15_3.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1994, "ReferenceCount": 11, "Type": 1, "ID": 407092, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [], "Author": [{"FirstName": "Thomas", "MiddleName": "", "LastName": "Quarles", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1079855}, {"FirstName": "A.", "MiddleName": "R.", "LastName": "Newton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 188225}, {"FirstName": "D.", "MiddleName": "O.", "LastName": "Pederson", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 10562101}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "SPICE 3 Version 3F5 User''s Manual", "CitationCount": 80, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1994, "ReferenceCount": 0, "Type": 1, "ID": 3784069, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/240518.240633", "Keyword": [{"Name": "Code Size", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6191}, {"Name": "Estimation Method", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12903}, {"Name": "hardware-software codesign", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17425}, {"Name": "Levels of Abstraction", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 22641}, {"Name": "Performance Estimation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30631}, {"Name": "Software Performance", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38586}], "Author": [{"FirstName": "Kei", "MiddleName": "", "LastName": "Suzuki", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 553645}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The performance estimation of a target system at a higher level of abstraction is very important in hardware/software codesign. In this paper, we focus on software performance es- timation, including both the execution time and the code size. We present two estimation methods at different l evels of ab- straction for use in the POLIS hardware/software codesign system. The experimental", "Title": "Efficient software performance estimation methods for hardware/software codesign", "CitationCount": 79, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=240633", "http://portal.acm.org/ft_gateway.cfm?id=240633&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://doi.acm.org/10.1145/240518.240633", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac96.html#SuzukiS96", "http://portal.acm.org/citation.cfm?id=240518.240633", "http://www.cecs.uci.edu/~papers/compendium94-03/papers/1996/dac96/pdffiles/39_4.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1996, "ReferenceCount": 16, "Type": 1, "ID": 452732, "Journal": null}, {"Conference": null, "DOI": "10.1109/54.655185", "Keyword": [{"Name": "Embedded Real-time Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12107}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}], "Author": [{"FirstName": "Felice", "MiddleName": "", "LastName": "Balarin", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 156476}, {"FirstName": "Luciano", "MiddleName": "", "LastName": "Lavagno", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 461487}, {"FirstName": "Praveen", "MiddleName": "K.", "LastName": "Murthy", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 244872}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The authors review several approaches to control-oriented and dataflow-oriented software scheduling to determine whether a given technique can satisfy deadlines, throughput, and other constraints for embedded real-time systems", "Title": "Scheduling for Embedded Real-Time Systems", "CitationCount": 76, "FullVersionURL": ["http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=655185", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00655185", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=655185", "http://doi.ieeecomputersociety.org/10.1109/54.655185", "http://www.informatik.uni-trier.de/~ley/db/journals/dt/dt15.html#BalarinLMS98"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1998, "ReferenceCount": 15, "Type": 1, "ID": 1020614, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "IEEE D&ToC", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Design & Test of Computers", "PublicationCount": 0, "HomepageURL": null, "ID": 847}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/309847.309985", "Keyword": [{"Name": "Distributed Networks", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 10626}, {"Name": "Integrated Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20231}, {"Name": "Integrated Circuit Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20233}, {"Name": "Public Domain", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 33365}, {"Name": "Vlsi Layout", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 44509}, {"Name": "Deep Sub Micron", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 52366}], "Author": [{"FirstName": "Sunil", "MiddleName": "P.", "LastName": "Khatri", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 474407}, {"FirstName": "Amit", "MiddleName": "", "LastName": "Mehrotra", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1806920}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Ralph", "MiddleName": "H. J. M.", "LastName": "Otten", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 391285}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "We propose a new VLSI layout methodology which addresses the main problems faced in Deep Sub-Micron (DSM) integrated circuit design. Our layout \"fabric\" scheme eliminates the conventional no- tion of power and ground routing on the integrated circuit die. In- stead, power and ground are essentially \"pre-routed\" all over the die. By a clever arrangement of power/ground and signal pins,", "Title": "A novel VLSI layout fabric for deep sub-micron applications", "CitationCount": 75, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=309985", "http://portal.acm.org/ft_gateway.cfm?id=309985&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://doi.acm.org/10.1145/309847.309985", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac99.html#KhatriMBOS99", "http://portal.acm.org/citation.cfm?id=309847.309985", "http://embedded.eecs.berkeley.edu/Respep/Research/asves/paper1999/Khatri_dac99.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1999, "ReferenceCount": 17, "Type": 1, "ID": 452455, "Journal": null}, {"Conference": null, "DOI": "10.1145/157485.165069", "Keyword": [{"Name": "Covering Problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8361}], "Author": [{"FirstName": "Patrick", "MiddleName": "C.", "LastName": "McGeer", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 52154}, {"FirstName": "Jagesh", "MiddleName": "V.", "LastName": "Sanghavi", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 313072}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "We present a new algorithm for exact two-level logic optimization. We represent a set of primes by the cube of their intersection. Therefore, the unique set of set s of primes which forms the covering problem can be implicitly represented by a set of cubes which forms a minimum canonical cover. We obtain the minimum canonical cover starting from any", "Title": "Espresso-signature: a new exact minimizer for logic functions", "CitationCount": 74, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/journals/tvlsi/tvlsi1.html#McGeerSBS93", "http://portal.acm.org/ft_gateway.cfm?id=165069&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=165069"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1993, "ReferenceCount": 17, "Type": 1, "ID": 304777, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "VLSI", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Very Large Scale Integration Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 694}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "CAV", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Computer Aided Verification", "PublicationCount": 0, "HomepageURL": null, "ID": 555, "CFP": null}, "DOI": "10.1007/3-540-56922-7_4", "Keyword": [{"Name": "Formal Verification", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14938}, {"Name": "Iterative Refinement", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 21251}], "Author": [{"FirstName": "Felice", "MiddleName": "", "LastName": "Balarin", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 156476}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "We propose an iterative approach to formal verification by language containment. We start with some initial abstraction and then iteratively refine it, guided by the failure report from the verification tool. We show that the procedure will terminate, propose a series of heuristic aimed at reducing the size of BDD's used in the computation, and formulate several open problems that", "Title": "An Iterative Approach to Language Containment", "CitationCount": 74, "FullVersionURL": ["http://www.springerlink.com/content/f8467572018w082n", "http://www.springerlink.com/index/f8467572018w082n.pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/cav/cav93.html#BalarinS93"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1993, "ReferenceCount": 4, "Type": 1, "ID": 448154, "Journal": null}, {"Conference": null, "DOI": "10.1109/43.16807", "Keyword": [{"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}, {"Name": "Programmable Logic Array", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 32922}], "Author": [{"FirstName": "Srinivas", "MiddleName": "", "LastName": "Devadas", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2406204}, {"FirstName": "Hi-keung", "MiddleName": "Tony", "LastName": "Ma", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 626833}, {"FirstName": "A.", "MiddleName": "Richard", "LastName": "Newton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 188225}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "In this paper, we address the problem of the state assign- ment for synchronous finite state machines (FSM), targeted towards multilevel combinational logic and feedback register implementations. Optimal state assignment aims at a minimum area implementation. All previous work in automatic FSM state assignment has been directed at programmable logic array (PLA) i.e., two-level logic implementations. In practice, most large", "Title": "MUSTANG: state assignment of finite state machines targeting multilevel logic implementations", "CitationCount": 74, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/43.16807", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=16807", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00016807", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad7.html#DevadasMNS88", "http://www.ee.bgu.ac.il/~kushnero/asynchronous/FSM targeting MVL implementation.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1988, "ReferenceCount": 12, "Type": 1, "ID": 1422347, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/513918.514114", "Keyword": [{"Name": "Communication Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6650}, {"Name": "Complex System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6880}, {"Name": "Constrained Optimization Problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7561}, {"Name": "Graph Matching", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 16824}, {"Name": "Intellectual Property", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20283}, {"Name": "Network Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 27372}, {"Name": "Optimum Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29424}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Theoretical Foundation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41789}, {"Name": "Point To Point", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 66526}, {"Name": "System On Chip", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69851}], "Author": [{"FirstName": "Alessandro", "MiddleName": "", "LastName": "Pinto", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 131153}, {"FirstName": "Luca", "MiddleName": "P.", "LastName": "Carloni", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1513640}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Constraint-driven Communication Synthesis enables the automatic design of the communication architecture of a complex system from a library of pre-defined Intellectual Property (IP) components. The key communication parameters that govern all the point-to-point interactions among system modules are captured as a set of arc constraints in the communication constraint graph. Similarly, the communication features offered by each of the components", "Title": "Constraint-driven communication synthesis", "CitationCount": 71, "FullVersionURL": ["http://portal.acm.org/ft_gateway.cfm?id=514114&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=514114", "http://embedded.eecs.berkeley.edu/Respep/Research/asves/paper2002/Pinto_cdcsDAC02.pdf", "http://www2.dac.com/39th/39acceptedpapers.nsf/0c4c09c6ffa905c487256b7b007afb72/eadd34eeefac952987256b7b0078dc16/$file/49_2.pdf", "http://www1.cs.columbia.edu/%7Eluca/research/cdcsDAC02.pdf", "http://www.cs.columbia.edu/~luca/research/cdcsDAC02.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2002, "ReferenceCount": 18, "Type": 1, "ID": 29493, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [], "Author": [{"FirstName": "A.", "MiddleName": "", "LastName": "Demir", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1141901}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "Analysis and Simulation of Noise in Nonlinear Electronic Circuits and Systems", "CitationCount": 70, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1998, "ReferenceCount": 0, "Type": 1, "ID": 2131483, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1145/266388.266604", "Keyword": [{"Name": "Circuit Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 5764}, {"Name": "Circuit Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 5765}, {"Name": "Heuristic Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17963}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Deep Sub Micron", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 52366}, {"Name": "Pass Transistor Logic", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 66516}], "Author": [{"FirstName": "Premal", "MiddleName": "", "LastName": "Buch", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3320896}, {"FirstName": "Amit", "MiddleName": "", "LastName": "Narayan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2398450}, {"FirstName": "A.", "MiddleName": "Richard", "LastName": "Newton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 188225}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Pass transistor logic (PTL) can be a promising alternative to static CMOS for deep sub-micron design. In this work, we motivate the need for CAD algorithms for PTL circuit design and propose decomposed BDDs as a suitable logic level representation for synthesis of PTL networks. Decomposed BDDs can represent large, arbitrary functions as a multi-stage circuit and can exploit the", "Title": "Logic synthesis for large pass transistor circuits", "CitationCount": 70, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=266604", "http://portal.acm.org/ft_gateway.cfm?id=266604&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=266388.266604", "http://www.cecs.uci.edu/~papers/compendium94-03/papers/1997/iccad97/pdffiles/11a_2.pdf", "http://doi.acm.org/10.1145/266388.266604"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1997, "ReferenceCount": 20, "Type": 1, "ID": 604700, "Journal": null}, {"Conference": null, "DOI": "10.1007/BF01759049", "Keyword": [{"Name": "Combinatorial Optimization", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6536}, {"Name": "Combinatorial Optimization Problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6537}, {"Name": "Generic Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 16127}, {"Name": "Integrated Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20231}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Resource Allocation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 35373}, {"Name": "Simulated Annealing", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37802}, {"Name": "Theoretical Framework", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41791}, {"Name": "Markov Chain", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 60967}], "Author": [{"FirstName": "Fabio", "MiddleName": "", "LastName": "Romeo", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 56641025}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Simulated Annealing has been a very successful general algorithm for the solution of large, complex combinatorial optimization\n problems. Since its introduction, several applications in different fields of engineering, such as integrated circuit placement,\n optimal encoding, resource allocation, logic synthesis, have been developed. In parallel, theoretical studies have been focusing\n on the reasons for the excellent behavior of the algorithm. This", "Title": "A Theoretical Framework for Simulated Annealing", "CitationCount": 70, "FullVersionURL": ["http://www.informatik.uni-trier.de/~ley/db/journals/algorithmica/algorithmica6.html#RomeoS91", "http://www.springerlink.com/content/m7n3277m762kv216", "http://www.springerlink.com/index/m7n3277m762kv216.pdf", "http://www.springerlink.com/index/10.1007/BF01759049", "http://www.springerlink.com/index/pdf/10.1007/BF01759049"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 41, "Type": 1, "ID": 859980, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "Algorithmica", "PublicationCount": 0, "HomepageURL": null, "ID": 234}}, {"Conference": null, "DOI": "10.1109/TCAD.1982.1269996", "Keyword": [{"Name": "Heuristic Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17963}, {"Name": "Necessary and Sufficient Condition", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 27228}, {"Name": "Optimization Problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29413}], "Author": [{"FirstName": "Gary", "MiddleName": "D.", "LastName": "Hachtel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "A.", "MiddleName": "Richard", "LastName": "Newton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 188225}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "In this paper we present a graph-theoretic formulation of the optimal PLA folding problem. The class of admissible PLA foldings is defined. Necessary and sufficient conditions for obtaining the optimal folding are given. A subproblem of the optimal problem is shown to be NP-complete, and a heuristic algorithm is given which has proven to be effective on a number of", "Title": "An Algorithm for Optimal PLA Folding", "CitationCount": 70, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=28420&arnumber=1269996&count=5&index=1", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1269996", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad1.html#HachtelNS82"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1982, "ReferenceCount": 0, "Type": 1, "ID": 1388365, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.1999.810667", "Keyword": [{"Name": "Physical Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 31123}, {"Name": "Speculative Execution", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39355}, {"Name": "Synchronous System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41159}, {"Name": "Deep Sub Micron", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 52366}, {"Name": "Out of Order", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 64428}], "Author": [{"FirstName": "Luca", "MiddleName": "P.", "LastName": "Carlonit", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 53533427}, {"FirstName": "Kenneth", "MiddleName": "L.", "LastName": "McMillan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 671394}, {"FirstName": "Alexander", "MiddleName": "", "LastName": "Saldanha", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1607111}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "In Deep Sub-Micron (DSM) designs, performance will depend critically on the latency of long wires. We propose a new synthesis methodology for synchronous systems that makes the design functionally insensitive to the latency of long wires. Given a synchronous specification of a design, we generate a functionaly equivalent synchronous implementation that can tolerate arbitrary communication latency between latches. By using", "Title": "A methodology for correct-by-construction latency insensitive design", "CitationCount": 69, "FullVersionURL": ["http://www.cadence.com/cadence/cadence_labs/Documents/mcmillan_ICCAD_1999_Methodology.pdf", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=810667", "http://portal.acm.org/citation.cfm?id=340032", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00810667", "http://portal.acm.org/ft_gateway.cfm?id=340032&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://embedded.eecs.berkeley.edu/asves/dsm/lid/papers/lidICCAD99.pdf", "http://www.cs.columbia.edu/~luca/research/lidICCAD99.pdf", "http://www.kenmcmil.com/pubs/ICCAD99.pdf", "http://embedded.eecs.berkeley.edu/Respep/Research/asves/paper1999/Carloni_iccad99.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1999, "ReferenceCount": 38, "Type": 1, "ID": 236864, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [], "Author": [{"FirstName": "Ps.", "MiddleName": "", "LastName": "Bartlett", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 56394802}, {"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "G.", "MiddleName": "D.", "LastName": "Hachtel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "R.", "MiddleName": "M.", "LastName": "Jacoby", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3460431}, {"FirstName": "C.", "MiddleName": "R.", "LastName": "Morrison", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3460432}, {"FirstName": "R.", "MiddleName": "L.", "LastName": "Rudell", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 916566}, {"FirstName": "A.", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "A.", "MiddleName": "R.", "LastName": "Wang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 53505236}], "Abstract": "", "Title": "Multilevel Logic Minimization Using Implicit Don''t Cares", "CitationCount": 69, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1996, "ReferenceCount": 0, "Type": 1, "ID": 3424935, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "NIPS", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Neural Information Processing Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 187, "CFP": null}, "DOI": "", "Keyword": [{"Name": "Learning Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 22409}, {"Name": "Neural Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 63512}], "Author": [{"FirstName": "Alan", "MiddleName": "H.", "LastName": "Kramer", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 17928770}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "Efficient Parallel Learning Algorithms for Neural Networks", "CitationCount": 69, "FullVersionURL": ["http://nips.djvuzone.org/djvu/nips01/0040.djvu", "http://www.informatik.uni-trier.de/~ley/db/conf/nips/nips1988.html#KramerS88"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1988, "ReferenceCount": 0, "Type": 1, "ID": 560505, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1145/191326.191587", "Keyword": [{"Name": "Digital Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 10068}, {"Name": "Heuristic Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17963}, {"Name": "High Performance", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18101}, {"Name": "Physical Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 31123}], "Author": [{"FirstName": "Desmond", "MiddleName": "A.", "LastName": "Kirkpatrick", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 617}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Interconnect performance does not scale well into deep submicron dimensions, and the rising number of analog effects erodes the digital abstraction necessary for high levels of integration. In particular, crosstalk is an analog phenomenon of increasing relevance. To cope with the increasingly analog nature of high-performance digital system design, we propose using a constraint-driven methodology. In this paper we describe", "Title": "Techniques for crosstalk avoidance in the physical design of high-performance digital systems", "CitationCount": 68, "FullVersionURL": ["http://doi.acm.org/10.1145/191326.191587", "http://portal.acm.org/ft_gateway.cfm?id=191587&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=191587", "http://portal.acm.org/citation.cfm?id=191326.191587", "http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/1994/iccad94/pdffiles/09d_3.pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1994.html#KirkpatrickS94"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1994, "ReferenceCount": 5, "Type": 1, "ID": 905693, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "SENSORS", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "IEEE", "PublicationCount": 0, "HomepageURL": null, "ID": 4939, "CFP": null}, "DOI": "10.1109/ICSENS.2002.1037343", "Keyword": [{"Name": "Fault Tolerant", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13816}, {"Name": "High Energy", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18075}, {"Name": "Sensor Fusion", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37062}, {"Name": "Sensor Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37067}, {"Name": "Sensor System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37076}, {"Name": "Spectrum", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 39344}, {"Name": "Wireless Sensor Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 73892}], "Author": [{"FirstName": "Farinaz", "MiddleName": "", "LastName": "Koushanfar", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 843959}, {"FirstName": "Miodrag", "MiddleName": "", "LastName": "Potkonjak", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 286199}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-Vincentell", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Embedded sensor network is a system of nodes, each equipped with a certain amount of sensing, actuating, computation, communication, and storage resources. One of the key prerequisites for effective and efficient embedded sensor systems is development of low cost, low overhead, high resilient fault-tolerance techniques. Cost sensitivity implies that traditional double and triple redundancies are not adequate solutions for embedded", "Title": "Fault tolerance techniques for wireless ad hoc sensor networks", "CitationCount": 67, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01037343", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1037343", "http://embedded.eecs.berkeley.edu/Respep/Research/asves/paper2002/Farinaz_ieee_sensors02.pdf", "http://www.it.iitb.ac.in/~annanda/seminar%20course/Farinaz_ieee_sensors02.pdf", "http://www.it.iitb.ac.in/~annanda/seminar%20course/fault%20tolerant%20technique%20for%20WASN.pdf", "http://idea.engr.uky.edu/wiki/lib/exe/fetch.php?id=classes%3A06c%3A585%3Adefault&cache=cache&media=classes:06c:585:farinaz_ieee_sensors02.pdf", "http://www.it.iitb.ac.in/~annanda/seminar%20course/selection_papers/fault%20tolerant%20technique%20for%20WASN.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2002, "ReferenceCount": 16, "Type": 1, "ID": 50108, "Journal": null}, {"Conference": null, "DOI": "10.1109/54.844330", "Keyword": [{"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Embedded System Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12112}, {"Name": "Formal Model", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14919}, {"Name": "Model of Computation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 25751}, {"Name": "System Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41199}], "Author": [{"FirstName": "Marco", "MiddleName": "", "LastName": "Sgroi", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 53503702}, {"FirstName": "Luciano", "MiddleName": "", "LastName": "Lavagno", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 461487}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The authors give an overview of models of computation for embedded system design and propose a new model that supports communication-based design. An essential component of a new system design paradigm is the orthogonalization of concerns (i.e., the separation of the various aspects of design to allow more effective exploration of alternative solutions). The pillars of the design methodology that", "Title": "Formal Models for Embedded System Design", "CitationCount": 66, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/54.844330", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=844330", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00844330", "http://www.informatik.uni-trier.de/~ley/db/journals/dt/dt17.html#SgroiLL00", "http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=844330"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2000, "ReferenceCount": 11, "Type": 1, "ID": 1606588, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "IEEE D&ToC", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Design & Test of Computers", "PublicationCount": 0, "HomepageURL": null, "ID": 847}}, {"Conference": null, "DOI": "10.1109/43.506137", "Keyword": [{"Name": "Circuit Simulation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 5766}, {"Name": "Computer Simulation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7139}, {"Name": "Flicker Noise", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14551}, {"Name": "Integrated Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20231}, {"Name": "Monte Carlo", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 26084}, {"Name": "Monte Carlo Method", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 26096}, {"Name": "Nonlinear Dynamics", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 28163}, {"Name": "Simulation Methods", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37821}, {"Name": "Stochastic Differential Equation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 40018}, {"Name": "Transient Analysis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42697}, {"Name": "Time Domain", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 71126}], "Author": [{"FirstName": "Alper", "MiddleName": "", "LastName": "Demir", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1141901}, {"FirstName": "Edward", "MiddleName": "W. Y.", "LastName": "Liu", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 88087}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "A time-domain, non-Monte Carlo method for computer simulation of electrical noise in nonlinear dynamic circuits with arbitrary excitations and arbitrary large-signal waveforms is presented. This time-domain noise simulation method is based on results from the theory of stochastic differential equations. The noise simulation method is general in the following sense. Any nonlinear dynamic circuit with any kind of excitation, which", "Title": "Time-domain non-Monte Carlo noise simulation for nonlinear dynamic circuits with arbitrary excitations", "CitationCount": 66, "FullVersionURL": ["http://doi.ieeecomputersociety.org/10.1109/43.506137", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=506137", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00506137", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad15.html#DemirLS96"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1996, "ReferenceCount": 18, "Type": 1, "ID": 1149438, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/123186.123303", "Keyword": [{"Name": "Heuristic Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 17963}, {"Name": "Time Constraint", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 42092}, {"Name": "High Density", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 56451}], "Author": [{"FirstName": "Kanwar", "MiddleName": "Jit", "LastName": "Singh", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 472996}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "We present an algorithm to optimally distribute a signal to its required destinations. The choice of the buffers and the topology of the distribution tree depends on the availability of different strength gates and on the load and the required times at the destinations. The general problem is to construct a fanout-tree for a signal so that the required time", "Title": "A Heuristic Algorithm for the Fanout Problem", "CitationCount": 65, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=123303", "http://doi.acm.org/10.1145/123186.123303", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac90.html#SinghS90"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1990, "ReferenceCount": 0, "Type": 1, "ID": 453204, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ISCAS", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "IEEE International Symposium on Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 1223, "CFP": null}, "DOI": "", "Keyword": [{"Name": "Cluster Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6066}, {"Name": "Large Scale", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 22113}], "Author": [{"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "L.", "MiddleName": "", "LastName": "Chen", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 12703971}, {"FirstName": "L.", "MiddleName": "", "LastName": "Chua", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 56719999}], "Abstract": "", "Title": "An efficient heuristic cluster algorithm for tearing large-scale networks", "CitationCount": 65, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1977, "ReferenceCount": 0, "Type": 1, "ID": 1393013, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "CODES", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Hardware Software Codesign", "PublicationCount": 0, "HomepageURL": null, "ID": 1651, "CFP": null}, "DOI": "10.1145/774789.774820", "Keyword": [{"Name": "Code Generation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6179}, {"Name": "Control Application", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7862}, {"Name": "Extended Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13435}, {"Name": "hw/sw co-design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18716}, {"Name": "Model of Computation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 25751}, {"Name": "reconfigurable architecture", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 34690}, {"Name": "General Purpose Processor", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 55940}, {"Name": "reconfigurable functional unit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 67430}, {"Name": "Real Time", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 68078}], "Author": [{"FirstName": "Massimo", "MiddleName": "", "LastName": "Baleani", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2335502}, {"FirstName": "Frank", "MiddleName": "", "LastName": "Gennari", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 3314085}, {"FirstName": "Yunjian", "MiddleName": "", "LastName": "Jiang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 52491649}, {"FirstName": "Yatish", "MiddleName": "", "LastName": "Patel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2758204}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "This paper studies the use of a reconfigurable architecture platform for embedded control applications aimed at improving real time performance. The hw/sw codesign methodology from POLIS is used. It starts from high-level specifications, optimizes an intermediate model of computation (Extended Finite State Machines) and derives both hardware and software, based on performance constraints. We study a particular architecture platform, which", "Title": "HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform", "CitationCount": 63, "FullVersionURL": ["http://www.eecs.berkeley.edu/~yatish/codes2002.pdf", "http://portal.acm.org/ft_gateway.cfm?id=774820&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=774820", "http://www.cecs.uci.edu/~papers/compendium94-03/papers/2002/codes02/pdffiles/5_6.pdf", "http://www.cs.berkeley.edu/~yatish/codes2002.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2002, "ReferenceCount": 29, "Type": 1, "ID": 27373, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1145/259794.259821", "Keyword": [{"Name": "combinational circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6515}, {"Name": "Cycle Time", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 8802}, {"Name": "Greedy Heuristic", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 16939}, {"Name": "Longest Path", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23469}, {"Name": "Optimization Technique", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29417}, {"Name": "Performance Metric", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30649}, {"Name": "Satisfiability", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36247}, {"Name": "Upper Bound", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 43568}, {"Name": "Lower Bound", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 59469}], "Author": [{"FirstName": "Narendra", "MiddleName": "V.", "LastName": "Shenoy", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2237059}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Combinational circuits are ojlen embedded in synchronous designs with rnernory elements at the input and output ports. A performance metric for a circuit is the cycle time of the clock signal. Correct circuit operatwn requires that all paths have a delay that lies between an upper bound and a lower bound. Traditional approaches in delay optimizatwn for combinational circuits [9,", "Title": "Minimum padding to satisfy short path constraints", "CitationCount": 63, "FullVersionURL": ["http://doi.acm.org/10.1145/259794.259821", "http://portal.acm.org/ft_gateway.cfm?id=259821&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=259821", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1993.html#ShenoyBS93", "http://portal.acm.org/citation.cfm?id=259794.259821"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1993, "ReferenceCount": 10, "Type": 1, "ID": 905733, "Journal": null}, {"Conference": null, "DOI": "", "Keyword": [], "Author": [{"FirstName": "A.", "MiddleName": "", "LastName": "Vladimirescu", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 54711223}, {"FirstName": "K.", "MiddleName": "", "LastName": "Zhang", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 47765147}, {"FirstName": "A.", "MiddleName": "R.", "LastName": "Newton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 188225}, {"FirstName": "D.", "MiddleName": "O.", "LastName": "Pederson", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 10562101}, {"FirstName": "A.", "MiddleName": "", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "Spice version 2g user's guide", "CitationCount": 63, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1981, "ReferenceCount": 0, "Type": 1, "ID": 1338958, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/996566.996684", "Keyword": [{"Name": "Platform Based Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 31498}], "Author": [{"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "Luca", "MiddleName": "P.", "LastName": "Carloni", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1513640}, {"FirstName": "Fernando", "MiddleName": "De", "LastName": "Bernardinis", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 879699}, {"FirstName": "Marco", "MiddleName": "", "LastName": "Sgroi", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 53503702}], "Abstract": "Platforms have become an important concept in the design of electronic systems. We present here the motivations behind the interest shown and the challenges that we have to face to make the Platform-based Design method a standard. As a generic term, platforms have meant different things to different people. The main challenges are to distill the essence of the method,", "Title": "Benefits and challenges for platform-based design", "CitationCount": 62, "FullVersionURL": ["http://portal.acm.org/ft_gateway.cfm?id=996684&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=996684", "http://www1.cs.columbia.edu/%7Eluca/research/pbdDAC04.pdf", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac2004.html#Sangiovanni-VincentelliCBS04", "http://portal.acm.org/citation.cfm?id=996566.996684", "http://doi.acm.org/10.1145/996566.996684"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2004, "ReferenceCount": 11, "Type": 1, "ID": 899742, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1109/ICCAD.1991.185176", "Keyword": [{"Name": "Capacity Constraint", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4660}, {"Name": "Cluster Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6066}, {"Name": "combinational circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6515}, {"Name": "Number of Clusters", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 28551}], "Author": [{"FirstName": "Rajeev", "MiddleName": "", "LastName": "Murgai", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 136670}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The authors address the problem of clustering a circuit for minimizing its delay, subject to capacity constraints on the clusters. They present an algorithm for combinational circuits and give sufficient conditions under which it is optimum. In addition, they address the problem of minimizing the number of clusters and nodes without increasing the maximum delay found by the algorithm. Finally,", "Title": "On Clustering for Minimum Delay/Area", "CitationCount": 62, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00185176", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=185176", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1991.html#MurgaiBS91"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 2, "Type": 1, "ID": 605023, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/337292.337553", "Keyword": [{"Name": "Code Generation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 6179}, {"Name": "Concurrent Process", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 7273}, {"Name": "Embedded Software", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 12109}, {"Name": "Operating System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29137}, {"Name": "Scheduling Algorithm", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 36356}, {"Name": "Software Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38537}, {"Name": "Software Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 38621}, {"Name": "Theoretical Foundation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41789}, {"Name": "petri net", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 65918}], "Author": [{"FirstName": "Jordi", "MiddleName": "", "LastName": "Cortadella", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 707795}, {"FirstName": "Alex", "MiddleName": "", "LastName": "Kondratyev", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 425311}, {"FirstName": "Luciano", "MiddleName": "", "LastName": "Lavagno", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 461487}, {"FirstName": "Marc", "MiddleName": "", "LastName": "Massot", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1562897}, {"FirstName": "Sandra", "MiddleName": "", "LastName": "Moral", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 50336383}, {"FirstName": "Claudio", "MiddleName": "", "LastName": "Passerone", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1131515}, {"FirstName": "Yosinori", "MiddleName": "", "LastName": "Watanabe", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 47203156}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "The problem of optimal software synthesis for concurrent processes to be implemented on a single processor is addressed. The approach calls for the representation of the concurrent processes with Petri nets that give a theoretical foundation for the scheduling algorithm that sequentializes the concurrent processes and for the code generation step. The approach maximizes the amount of static scheduling to", "Title": "Task generation and compile-time scheduling for mixed data-control embedded software", "CitationCount": 61, "FullVersionURL": ["http://www.cadence.com/cadence/cadence_labs/Documents/watanabe_DAC_2000_task.pdf", "http://portal.acm.org/citation.cfm?id=337553", "http://w2.cadence.com/company/cadence_labs/watanabe_DAC_2000_task.pdf", "http://w2.cadence.com/company/cadence_labs/kalex_DAC_2000_task.pdf", "http://www.cadence.com/cadence/cadence_labs/documents/kalex_dac_2000_task.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2000, "ReferenceCount": 18, "Type": 1, "ID": 141751, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/157485.164970", "Keyword": [{"Name": "Fault Coverage", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13797}], "Author": [{"FirstName": "William", "MiddleName": "K. C.", "LastName": "Lam", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2888112}, {"FirstName": "Alexander", "MiddleName": "", "LastName": "Saldanha", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1607111}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "Delay fault coverage and performance tradeoffs", "CitationCount": 61, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=164970", "http://doi.acm.org/10.1145/157485.164970", "http://portal.acm.org/citation.cfm?id=157485.164970", "http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac93.html#LamSBS93"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1993, "ReferenceCount": 7, "Type": 1, "ID": 452356, "Journal": null}, {"Conference": null, "DOI": "10.1109/43.748160", "Keyword": [{"Name": "High Performance", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 18101}, {"Name": "Indexing Terms", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 19482}, {"Name": "Random Process", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 34261}, {"Name": "Signal Processing", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37671}, {"Name": "Substrate Noise", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 40636}, {"Name": "Switching Activity", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41048}, {"Name": "Technology Mapping", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 41520}, {"Name": "Boolean Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 48327}, {"Name": "Power Spectrum", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 66320}], "Author": [{"FirstName": "Edoardo", "MiddleName": "", "LastName": "Charbon", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 410813}, {"FirstName": "Paolo", "MiddleName": "", "LastName": "Miliozzi", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 799362}, {"FirstName": "Luca", "MiddleName": "P.", "LastName": "Carloni", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1513640}, {"FirstName": "Alberto", "MiddleName": "", "LastName": "Ferrari", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 12518518}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Techniques are presented to compactly represent substrate noise currents injected by digital networks. Using device-level simulation, every gate in a given library is modeled by means of the signal waveform it injects into the substrate, depending on its input transition scheme. For a given sequence of input vectors, the switching activity of every node in the Boolean network is computed.", "Title": "Modeling digital substrate noise injection in mixed-signal IC's", "CitationCount": 60, "FullVersionURL": ["http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00748160", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=748160", "http://doi.ieeecomputersociety.org/10.1109/43.748160"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1999, "ReferenceCount": 19, "Type": 1, "ID": 243016, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": null, "DOI": "", "Keyword": [{"Name": "Integrated Circuit Design", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 20233}, {"Name": "Optimization Technique", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 29417}], "Author": [{"FirstName": "R.", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "G.", "MiddleName": "D.", "LastName": "Hachtel", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 867216}, {"FirstName": "A.", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "", "Title": "A survey of optimization techniques for integrated-circuits design", "CitationCount": 60, "FullVersionURL": [], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1991, "ReferenceCount": 0, "Type": 1, "ID": 1328647, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "PIEEE", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "Proceedings of The IEEE", "PublicationCount": 0, "HomepageURL": null, "ID": 416}}, {"Conference": null, "DOI": "10.1109/43.45852", "Keyword": [{"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}, {"Name": "Logic Synthesis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 23371}, {"Name": "Sequential Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37150}, {"Name": "State Transition Graph", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 70549}], "Author": [{"FirstName": "Srinivas", "MiddleName": "", "LastName": "Devadas", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2406204}, {"FirstName": "Hi-keung", "MiddleName": "Tony", "LastName": "Ma", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 626833}, {"FirstName": "A.", "MiddleName": "Richard", "LastName": "Newton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 188225}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "It is shown that optimal sequential logic synthesis can produce irredundant, fully testable finite-state machines. Synthesizing a sequential circuit from a state transition graph description involves the steps of state minimization, state assignment, and logic optimization. Previous approaches to producing fully and easily testable sequential circuits have involved the use of extra logic and constraints on state assignments and logic", "Title": "Irredundant sequential machines via optimal logic synthesis", "CitationCount": 59, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=45852", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00045852", "http://doi.ieeecomputersociety.org/10.1109/43.45852", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad9.html#DevadasMNS90"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1990, "ReferenceCount": 10, "Type": 1, "ID": 932023, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "CICC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Custom Integrated Circuits Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 3476, "CFP": null}, "DOI": "10.1109/CICC.1994.379684", "Keyword": [{"Name": "Design Methodology", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 9586}, {"Name": "Mixed Mode", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 25522}, {"Name": "Nonlinear Dynamic System", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 28159}, {"Name": "Numerical Simulation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 28611}, {"Name": "Phase Noise", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30926}, {"Name": "Simulation Technique", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37829}, {"Name": "Bottom Up", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 48646}, {"Name": "Top Down", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 71118}], "Author": [{"FirstName": "Alper", "MiddleName": "", "LastName": "Demir", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1141901}, {"FirstName": "Edward", "MiddleName": "", "LastName": "Liu", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 88087}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}, {"FirstName": "Iasson", "MiddleName": "", "LastName": "Vassiliou", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 55728440}], "Abstract": "This paper presents behavioral simulation techniques for phase/delay-locked systems. Numerical simulation algorithms are compared and the issue of numerical noise is discussed. Behavioral phase noise simulation for phase/delay-locked systems is described. The role of behavioral simulation for phase/delay-locked systems in our top-down constraint-driven design methodology, and in bottom-up verification of designs, is explained with examples. Accuracy and efficiency comparisons with", "Title": "Behavioral simulation techniques for phase/delay-locked systems", "CitationCount": 58, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=379684", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00379684"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1994, "ReferenceCount": 4, "Type": 1, "ID": 1292995, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "ICCAD", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "International Conference on Computer Aided Design", "PublicationCount": 0, "HomepageURL": null, "ID": 11, "CFP": null}, "DOI": "10.1145/244522.244894", "Keyword": [{"Name": "Automatic Generation", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 2620}, {"Name": "Boolean Function", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 3836}, {"Name": "Formal Verification", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14938}, {"Name": "Sequential Circuits", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37150}, {"Name": "Reduced Ordered Binary Decision Diagram", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 67755}], "Author": [{"FirstName": "Amit", "MiddleName": "", "LastName": "Narayan", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 2398450}, {"FirstName": "Jawahar", "MiddleName": "", "LastName": "Jain", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 533861}, {"FirstName": "Masahiro", "MiddleName": "", "LastName": "Fujita", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 52723677}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "We present a new representation for Boolean functions called Partitioned- ROBDDs. In this representation we divide the Boolean space into 'k' par- titions and represent a function over each partition as a separate ROBDD. We show that partitioned-ROBDDs are c anonical and can be efficiently ma- nipulated. Further, they can be exponentially more compact than mono lithic ROBDDs and even", "Title": "Partitioned ROBDDs - a compact, canonical and efficiently manipulable representation for Boolean functions", "CitationCount": 57, "FullVersionURL": ["http://www.cecs.uci.edu/~papers/compendium94-03/papers/1996/iccad96/pdffiles/10a_3.pdf", "http://portal.acm.org/citation.cfm?id=244894", "http://portal.acm.org/ft_gateway.cfm?id=244894&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://doi.acm.org/10.1145/244522.244894", "http://www.informatik.uni-trier.de/~ley/db/conf/iccad/iccad1996.html#NarayanJFS96"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1996, "ReferenceCount": 27, "Type": 1, "ID": 604872, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1109/DAC.1992.227821", "Keyword": [{"Name": "Assignment Problem", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 2221}, {"Name": "Asynchronous Circuit", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 2338}, {"Name": "Finite State Machine", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 14292}, {"Name": "Lower Bound", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 59469}, {"Name": "Signal Transition Graph", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 70551}], "Author": [{"FirstName": "Luciano", "MiddleName": "", "LastName": "Lavagno", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 461487}, {"FirstName": "Cho", "MiddleName": "W.", "LastName": "Moon", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 399467}, {"FirstName": "Robert", "MiddleName": "K.", "LastName": "Brayton", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 246992}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Wepropose a novel framework to solve the state assignment problem arising from the signal transition graph (STG) representation of an asynchronous circw\u201dt. Wefirst establish a relation between STGS ad finite state machines (R3ds). Then we solve the STG state assignment problem by minittdzing the number of states in the corresponding F3vl and by using a critical racefree state assignment technique.", "Title": "Solving the state assignment problem for signal transition graphs", "CitationCount": 56, "FullVersionURL": ["http://portal.acm.org/ft_gateway.cfm?id=149631&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://portal.acm.org/citation.cfm?id=149631", "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=227821", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00227821"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1992, "ReferenceCount": 11, "Type": 1, "ID": 452252, "Journal": null}, {"Conference": null, "DOI": "10.1109/TCAD.1987.1270336", "Keyword": [{"Name": "C Programming Language", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 4418}, {"Name": "Shortest Path", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 69965}], "Author": [{"FirstName": "Hyunchul", "MiddleName": "", "LastName": "Shin", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 518402}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "For the macrocell design style and for routing problems in which the routing regions are irregular, two-dimensional routers are often necessary. In this paper, a new routing technique that can be applied for general two-layer detailed routing problems, including switchboxes, channels, and partially routed areas, is presented. The routing regions that can be handled are very general: the boundaries can", "Title": "A Detailed Router Based on Incremental Routing Modifications: Mighty", "CitationCount": 56, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1270336", "http://www.informatik.uni-trier.de/~ley/db/journals/tcad/tcad6.html#ShinS87"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 1987, "ReferenceCount": 0, "Type": 1, "ID": 1355379, "Journal": {"ResearchInterestDomain": null, "StartYear": 0, "ISSN": null, "CitationCount": 0, "ShortName": "", "EndYear": 0, "__type": "Journal:http://research.microsoft.com", "FullName": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems", "PublicationCount": 0, "HomepageURL": null, "ID": 667}}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "SENSORS", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "IEEE", "PublicationCount": 0, "HomepageURL": null, "ID": 4939, "CFP": null}, "DOI": "10.1109/ICSENS.2003.1279088", "Keyword": [{"Name": "Fault Detection", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13799}, {"Name": "Fault Model", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 13809}, {"Name": "linear functionals", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 22924}, {"Name": "Model Based Testing", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 25791}, {"Name": "Nonparametric Statistic", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 28303}, {"Name": "On-line Testing", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 28997}, {"Name": "Random Noise", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 34238}, {"Name": "Sensor Network", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 37067}], "Author": [{"FirstName": "Farinaz", "MiddleName": "", "LastName": "Koushanfar", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 843959}, {"FirstName": "Miodrag", "MiddleName": "", "LastName": "Potkonjak", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 286199}, {"FirstName": "Alberto", "MiddleName": "", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "On-line fault detection in sensor networks is of paramount importance due to the convergence of a variety of challenging technological, application, conceptual, and safety related factors. We introduce a taxonomy for classification of faults in sensor networks and the first on-line model-based testing technique. The approach is generic in the sense that it can be applied on an arbitrary system", "Title": "On-line fault detection of sensor measurements", "CitationCount": 55, "FullVersionURL": ["http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1279088", "http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=01279088", "http://embedded.eecs.berkeley.edu/Respep/Research/asves/journal2003/Koushanfar_ieee_sensors03.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2003, "ReferenceCount": 33, "Type": 1, "ID": 2323676, "Journal": null}, {"Conference": {"StartYear": 0, "ResearchInterestDomain": null, "CitationCount": 0, "ShortName": "DAC", "EndYear": 0, "__type": "Conference:http://research.microsoft.com", "FullName": "Design Automation Conference", "PublicationCount": 0, "HomepageURL": null, "ID": 610, "CFP": null}, "DOI": "10.1145/337292.337441", "Keyword": [{"Name": "Digital Systems", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 10068}, {"Name": "Performance Analysis", "PublicationCount": 0, "__type": "Keyword:http://research.microsoft.com", "CitationCount": 0, "ID": 30623}], "Author": [{"FirstName": "Luca", "MiddleName": "P.", "LastName": "Carloni", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1513640}, {"FirstName": "Alberto", "MiddleName": "L.", "LastName": "Sangiovanni-Vincentelli", "HIndex": 0, "ResearchInterestDomain": null, "CitationCount": 0, "GIndex": 0, "Affiliation": null, "DisplayPhotoURL": null, "__type": "Author:http://research.microsoft.com", "NativeName": null, "PublicationCount": 0, "HomepageURL": null, "ID": 1927673}], "Abstract": "Latency insensitive design has been recently proposed in literature as a way to design complex digital systems, whose functional behavior is robust with respect to arbitrary variations in interconnect latency. However, this approach does not guarantee the same robustness for the performance of the design, which indeed can experience big losses. This paper presents a simple, yet rigorous, method to", "Title": "Performance analysis and optimization of latency insensitive systems", "CitationCount": 54, "FullVersionURL": ["http://portal.acm.org/citation.cfm?id=337441", "http://portal.acm.org/ft_gateway.cfm?id=337441&type=pdf&CFID=29576336&CFTOKEN=51534192", "http://www2.dac.com/37th/37proceedings/21_5.pdf", "http://embedded.eecs.berkeley.edu/asves/dsm/lid/papers/rrrDAC00.pdf", "http://www1.cs.columbia.edu/%7Eluca/research/rrrDAC00.pdf", "https://www.gigascale.org/pubs/433/21_5.pdf"], "CitationContext": [], "__type": "Publication:http://research.microsoft.com", "Year": 2000, "ReferenceCount": 30, "Type": 1, "ID": 245532, "Journal": null}], "EndIdx": 99}, "Keyword": null, "Author": null, "Trend": null, "Journal": null, "Version": "1.1", "__type": "Response:http://research.microsoft.com", "Organization": null, "ResultCode": 0}}