<stg><name>bc_mult_448</name>


<trans_list>

<trans id="318" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="2" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:0  %partial_products_6_s = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_s"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:1  %partial_products_0_5 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_0_5"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:2  %partial_products_0_4 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_0_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:3  %partial_products_0_3 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_0_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:4  %partial_products_0_2 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_0_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:5  %partial_products_6_1 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:6  %partial_products_6_6 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_6"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:7  %partial_products_6_7 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_7"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:8  %partial_products_1_5 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_1_5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:9  %partial_products_1_4 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_1_4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:10  %partial_products_1_3 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_1_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:11  %partial_products_1_2 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_1_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:12  %partial_products_6_8 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_8"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:13  %partial_products_6_9 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_9"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:14  %partial_products_6_10 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_10"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:15  %partial_products_2_5 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_2_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:16  %partial_products_2_4 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_2_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:17  %partial_products_2_3 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_2_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:18  %partial_products_2_2 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_2_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:19  %partial_products_6_11 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_11"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:20  %partial_products_6_12 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_12"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:21  %partial_products_6_13 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_13"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:22  %partial_products_3_5 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_3_5"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:23  %partial_products_3_4 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_3_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:24  %partial_products_3_3 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_3_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:25  %partial_products_3_2 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_3_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:26  %partial_products_6_14 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_14"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:27  %partial_products_6_15 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_15"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:28  %partial_products_6_16 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_16"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:29  %partial_products_4_5 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_4_5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:30  %partial_products_4_4 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_4_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:31  %partial_products_4_3 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_4_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:32  %partial_products_4_2 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_4_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:33  %partial_products_6_17 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_17"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:34  %partial_products_6_18 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_18"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:35  %partial_products_6_19 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_19"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:36  %partial_products_5_5 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_5_5"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:37  %partial_products_5_4 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_5_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:38  %partial_products_5_3 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_5_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:39  %partial_products_5_2 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_5_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:40  %partial_products_6_20 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_20"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:41  %partial_products_6_21 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_21"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:42  %partial_products_6_22 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_22"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:43  %partial_products_6_5 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_5"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:44  %partial_products_6_4 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:45  %partial_products_6_3 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:46  %partial_products_6_2 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:47  %partial_products_6_23 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_23"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="448" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:48  %partial_products_6_24 = alloca i448

]]></Node>
<StgValue><ssdm name="partial_products_6_24"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop4.preheader:49  %b_V_read = call i448 @_ssdm_op_Read.ap_auto.i448(i448 %b_V)

]]></Node>
<StgValue><ssdm name="b_V_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop4.preheader:50  %a_V_read = call i448 @_ssdm_op_Read.ap_auto.i448(i448 %a_V)

]]></Node>
<StgValue><ssdm name="a_V_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="448">
<![CDATA[
arrayctor.loop4.preheader:51  %ai_0_V = trunc i448 %a_V_read to i64

]]></Node>
<StgValue><ssdm name="ai_0_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="448">
<![CDATA[
arrayctor.loop4.preheader:52  %bi_0_V = trunc i448 %b_V_read to i64

]]></Node>
<StgValue><ssdm name="bi_0_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:53  %ai_1_V = call i64 @_ssdm_op_PartSelect.i64.i448.i32.i32(i448 %a_V_read, i32 64, i32 127)

]]></Node>
<StgValue><ssdm name="ai_1_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:54  %bi_1_V = call i64 @_ssdm_op_PartSelect.i64.i448.i32.i32(i448 %b_V_read, i32 64, i32 127)

]]></Node>
<StgValue><ssdm name="bi_1_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:55  %ai_2_V = call i64 @_ssdm_op_PartSelect.i64.i448.i32.i32(i448 %a_V_read, i32 128, i32 191)

]]></Node>
<StgValue><ssdm name="ai_2_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:56  %bi_2_V = call i64 @_ssdm_op_PartSelect.i64.i448.i32.i32(i448 %b_V_read, i32 128, i32 191)

]]></Node>
<StgValue><ssdm name="bi_2_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:57  %ai_3_V = call i64 @_ssdm_op_PartSelect.i64.i448.i32.i32(i448 %a_V_read, i32 192, i32 255)

]]></Node>
<StgValue><ssdm name="ai_3_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:58  %bi_3_V = call i64 @_ssdm_op_PartSelect.i64.i448.i32.i32(i448 %b_V_read, i32 192, i32 255)

]]></Node>
<StgValue><ssdm name="bi_3_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:59  %ai_4_V = call i64 @_ssdm_op_PartSelect.i64.i448.i32.i32(i448 %a_V_read, i32 256, i32 319)

]]></Node>
<StgValue><ssdm name="ai_4_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:60  %bi_4_V = call i64 @_ssdm_op_PartSelect.i64.i448.i32.i32(i448 %b_V_read, i32 256, i32 319)

]]></Node>
<StgValue><ssdm name="bi_4_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:61  %ai_5_V = call i64 @_ssdm_op_PartSelect.i64.i448.i32.i32(i448 %a_V_read, i32 320, i32 383)

]]></Node>
<StgValue><ssdm name="ai_5_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:62  %bi_5_V = call i64 @_ssdm_op_PartSelect.i64.i448.i32.i32(i448 %b_V_read, i32 320, i32 383)

]]></Node>
<StgValue><ssdm name="bi_5_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:63  %ai_6_V = call i64 @_ssdm_op_PartSelect.i64.i448.i32.i32(i448 %a_V_read, i32 384, i32 447)

]]></Node>
<StgValue><ssdm name="ai_6_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:64  %bi_6_V = call i64 @_ssdm_op_PartSelect.i64.i448.i32.i32(i448 %b_V_read, i32 384, i32 447)

]]></Node>
<StgValue><ssdm name="bi_6_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:65  %zext_ln215 = zext i64 %ai_0_V to i128

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:66  %zext_ln215_2 = zext i64 %ai_1_V to i128

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:67  %zext_ln215_3 = zext i64 %ai_2_V to i128

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:68  %zext_ln215_4 = zext i64 %ai_3_V to i128

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:69  %zext_ln215_5 = zext i64 %ai_4_V to i128

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:70  %zext_ln215_6 = zext i64 %ai_5_V to i128

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.preheader:71  br label %.preheader397

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader397:0  %i7_0 = phi i3 [ 0, %arrayctor.loop4.preheader ], [ %i_1, %loopb22_end ]

]]></Node>
<StgValue><ssdm name="i7_0"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader397:1  %icmp_ln28 = icmp eq i3 %i7_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader397:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader397:3  %i_1 = add i3 %i7_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader397:4  br i1 %icmp_ln28, label %.preheader.preheader, label %loopb22_begin

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loopb22_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str1241)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="3">
<![CDATA[
loopb22_begin:3  %tmp_1 = call i64 @_ssdm_op_Mux.ap_auto.7i64.i3(i64 %bi_0_V, i64 %bi_1_V, i64 %bi_2_V, i64 %bi_3_V, i64 %bi_4_V, i64 %bi_5_V, i64 %bi_6_V, i3 %i7_0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
loopb22_begin:23  switch i3 %i7_0, label %branch48 [
    i3 0, label %loopb22_begin.loopb22_end_crit_edge
    i3 1, label %branch43
    i3 2, label %branch44
    i3 3, label %branch45
    i3 -4, label %branch46
    i3 -3, label %branch47
  ]

]]></Node>
<StgValue><ssdm name="switch_ln33"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loopb22_end:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str1241, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
loopb22_end:1  br label %.preheader397

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="128" op_0_bw="64">
<![CDATA[
loopb22_begin:4  %zext_ln215_1 = zext i64 %tmp_1 to i128

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:5  %mul_ln1352 = mul i128 %zext_ln215, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:7  %mul_ln1352_1 = mul i128 %zext_ln215_2, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:10  %mul_ln1352_2 = mul i128 %zext_ln215_3, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:13  %mul_ln1352_3 = mul i128 %zext_ln215_4, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_3"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:16  %mul_ln1352_4 = mul i128 %zext_ln215_5, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_4"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:19  %mul_ln1352_5 = mul i128 %zext_ln215_6, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_5"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loopb22_begin:21  %mul_ln1503 = mul i64 %ai_6_V, %tmp_1

]]></Node>
<StgValue><ssdm name="mul_ln1503"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="104" st_id="4" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:5  %mul_ln1352 = mul i128 %zext_ln215, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:7  %mul_ln1352_1 = mul i128 %zext_ln215_2, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:10  %mul_ln1352_2 = mul i128 %zext_ln215_3, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_2"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:13  %mul_ln1352_3 = mul i128 %zext_ln215_4, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_3"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:16  %mul_ln1352_4 = mul i128 %zext_ln215_5, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_4"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:19  %mul_ln1352_5 = mul i128 %zext_ln215_6, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_5"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loopb22_begin:21  %mul_ln1503 = mul i64 %ai_6_V, %tmp_1

]]></Node>
<StgValue><ssdm name="mul_ln1503"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="111" st_id="5" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:5  %mul_ln1352 = mul i128 %zext_ln215, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:7  %mul_ln1352_1 = mul i128 %zext_ln215_2, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_1"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:10  %mul_ln1352_2 = mul i128 %zext_ln215_3, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_2"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:13  %mul_ln1352_3 = mul i128 %zext_ln215_4, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_3"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:16  %mul_ln1352_4 = mul i128 %zext_ln215_5, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_4"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:19  %mul_ln1352_5 = mul i128 %zext_ln215_6, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_5"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loopb22_begin:21  %mul_ln1503 = mul i64 %ai_6_V, %tmp_1

]]></Node>
<StgValue><ssdm name="mul_ln1503"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="118" st_id="6" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:5  %mul_ln1352 = mul i128 %zext_ln215, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:7  %mul_ln1352_1 = mul i128 %zext_ln215_2, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_1"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:10  %mul_ln1352_2 = mul i128 %zext_ln215_3, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_2"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:13  %mul_ln1352_3 = mul i128 %zext_ln215_4, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_3"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:16  %mul_ln1352_4 = mul i128 %zext_ln215_5, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_4"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:19  %mul_ln1352_5 = mul i128 %zext_ln215_6, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_5"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loopb22_begin:21  %mul_ln1503 = mul i64 %ai_6_V, %tmp_1

]]></Node>
<StgValue><ssdm name="mul_ln1503"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loopb22_begin:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str1241) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loopb22_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str938) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln29"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:5  %mul_ln1352 = mul i128 %zext_ln215, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="448" op_0_bw="128">
<![CDATA[
loopb22_begin:6  %partial_products_0_s = zext i128 %mul_ln1352 to i448

]]></Node>
<StgValue><ssdm name="partial_products_0_s"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:7  %mul_ln1352_1 = mul i128 %zext_ln215_2, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_1"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="192" op_0_bw="192" op_1_bw="128" op_2_bw="64">
<![CDATA[
loopb22_begin:8  %partial_products_0_1 = call i192 @_ssdm_op_BitConcatenate.i192.i128.i64(i128 %mul_ln1352_1, i64 0)

]]></Node>
<StgValue><ssdm name="partial_products_0_1"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="448" op_0_bw="192">
<![CDATA[
loopb22_begin:9  %zext_ln1503 = zext i192 %partial_products_0_1 to i448

]]></Node>
<StgValue><ssdm name="zext_ln1503"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:10  %mul_ln1352_2 = mul i128 %zext_ln215_3, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_2"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="256" op_0_bw="256" op_1_bw="128" op_2_bw="128">
<![CDATA[
loopb22_begin:11  %partial_products_0_6 = call i256 @_ssdm_op_BitConcatenate.i256.i128.i128(i128 %mul_ln1352_2, i128 0)

]]></Node>
<StgValue><ssdm name="partial_products_0_6"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="448" op_0_bw="256">
<![CDATA[
loopb22_begin:12  %zext_ln1503_1 = zext i256 %partial_products_0_6 to i448

]]></Node>
<StgValue><ssdm name="zext_ln1503_1"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:13  %mul_ln1352_3 = mul i128 %zext_ln215_4, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_3"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="320" op_0_bw="320" op_1_bw="128" op_2_bw="192">
<![CDATA[
loopb22_begin:14  %partial_products_0_7 = call i320 @_ssdm_op_BitConcatenate.i320.i128.i192(i128 %mul_ln1352_3, i192 0)

]]></Node>
<StgValue><ssdm name="partial_products_0_7"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="448" op_0_bw="320">
<![CDATA[
loopb22_begin:15  %zext_ln1503_2 = zext i320 %partial_products_0_7 to i448

]]></Node>
<StgValue><ssdm name="zext_ln1503_2"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:16  %mul_ln1352_4 = mul i128 %zext_ln215_5, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_4"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="384" op_0_bw="384" op_1_bw="128" op_2_bw="256">
<![CDATA[
loopb22_begin:17  %partial_products_0_8 = call i384 @_ssdm_op_BitConcatenate.i384.i128.i256(i128 %mul_ln1352_4, i256 0)

]]></Node>
<StgValue><ssdm name="partial_products_0_8"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="448" op_0_bw="384">
<![CDATA[
loopb22_begin:18  %zext_ln1503_3 = zext i384 %partial_products_0_8 to i448

]]></Node>
<StgValue><ssdm name="zext_ln1503_3"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
loopb22_begin:19  %mul_ln1352_5 = mul i128 %zext_ln215_6, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_5"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="448" op_0_bw="448" op_1_bw="128" op_2_bw="320">
<![CDATA[
loopb22_begin:20  %partial_products_0_9 = call i448 @_ssdm_op_BitConcatenate.i448.i128.i320(i128 %mul_ln1352_5, i320 0)

]]></Node>
<StgValue><ssdm name="partial_products_0_9"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loopb22_begin:21  %mul_ln1503 = mul i64 %ai_6_V, %tmp_1

]]></Node>
<StgValue><ssdm name="mul_ln1503"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="448" op_0_bw="448" op_1_bw="64" op_2_bw="384">
<![CDATA[
loopb22_begin:22  %partial_products_0_10 = call i448 @_ssdm_op_BitConcatenate.i448.i64.i384(i64 %mul_ln1503, i384 0)

]]></Node>
<StgValue><ssdm name="partial_products_0_10"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch47:0  store i448 %partial_products_0_10, i448* %partial_products_6_21

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch47:1  store i448 %partial_products_0_9, i448* %partial_products_6_20

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch47:2  store i448 %zext_ln1503_3, i448* %partial_products_5_2

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch47:3  store i448 %zext_ln1503_2, i448* %partial_products_5_3

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch47:4  store i448 %zext_ln1503_1, i448* %partial_products_5_4

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch47:5  store i448 %zext_ln1503, i448* %partial_products_5_5

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch47:6  store i448 %partial_products_0_s, i448* %partial_products_6_19

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch47:7  br label %loopb22_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch46:0  store i448 %partial_products_0_10, i448* %partial_products_6_18

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch46:1  store i448 %partial_products_0_9, i448* %partial_products_6_17

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch46:2  store i448 %zext_ln1503_3, i448* %partial_products_4_2

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch46:3  store i448 %zext_ln1503_2, i448* %partial_products_4_3

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch46:4  store i448 %zext_ln1503_1, i448* %partial_products_4_4

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch46:5  store i448 %zext_ln1503, i448* %partial_products_4_5

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch46:6  store i448 %partial_products_0_s, i448* %partial_products_6_16

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch46:7  br label %loopb22_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch45:0  store i448 %partial_products_0_10, i448* %partial_products_6_15

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch45:1  store i448 %partial_products_0_9, i448* %partial_products_6_14

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch45:2  store i448 %zext_ln1503_3, i448* %partial_products_3_2

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch45:3  store i448 %zext_ln1503_2, i448* %partial_products_3_3

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch45:4  store i448 %zext_ln1503_1, i448* %partial_products_3_4

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch45:5  store i448 %zext_ln1503, i448* %partial_products_3_5

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch45:6  store i448 %partial_products_0_s, i448* %partial_products_6_13

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch45:7  br label %loopb22_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch44:0  store i448 %partial_products_0_10, i448* %partial_products_6_12

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch44:1  store i448 %partial_products_0_9, i448* %partial_products_6_11

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch44:2  store i448 %zext_ln1503_3, i448* %partial_products_2_2

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch44:3  store i448 %zext_ln1503_2, i448* %partial_products_2_3

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch44:4  store i448 %zext_ln1503_1, i448* %partial_products_2_4

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch44:5  store i448 %zext_ln1503, i448* %partial_products_2_5

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch44:6  store i448 %partial_products_0_s, i448* %partial_products_6_10

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch44:7  br label %loopb22_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch43:0  store i448 %partial_products_0_10, i448* %partial_products_6_9

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch43:1  store i448 %partial_products_0_9, i448* %partial_products_6_8

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch43:2  store i448 %zext_ln1503_3, i448* %partial_products_1_2

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch43:3  store i448 %zext_ln1503_2, i448* %partial_products_1_3

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch43:4  store i448 %zext_ln1503_1, i448* %partial_products_1_4

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch43:5  store i448 %zext_ln1503, i448* %partial_products_1_5

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch43:6  store i448 %partial_products_0_s, i448* %partial_products_6_7

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch43:7  br label %loopb22_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
loopb22_begin.loopb22_end_crit_edge:0  store i448 %partial_products_0_10, i448* %partial_products_6_6

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
loopb22_begin.loopb22_end_crit_edge:1  store i448 %partial_products_0_9, i448* %partial_products_6_1

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
loopb22_begin.loopb22_end_crit_edge:2  store i448 %zext_ln1503_3, i448* %partial_products_0_2

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
loopb22_begin.loopb22_end_crit_edge:3  store i448 %zext_ln1503_2, i448* %partial_products_0_3

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
loopb22_begin.loopb22_end_crit_edge:4  store i448 %zext_ln1503_1, i448* %partial_products_0_4

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
loopb22_begin.loopb22_end_crit_edge:5  store i448 %zext_ln1503, i448* %partial_products_0_5

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
loopb22_begin.loopb22_end_crit_edge:6  store i448 %partial_products_0_s, i448* %partial_products_6_s

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
loopb22_begin.loopb22_end_crit_edge:7  br label %loopb22_end

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-1"/>
</and_exp><and_exp><literal name="i7_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch48:0  store i448 %partial_products_0_10, i448* %partial_products_6_24

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-1"/>
</and_exp><and_exp><literal name="i7_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch48:1  store i448 %partial_products_0_9, i448* %partial_products_6_23

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-1"/>
</and_exp><and_exp><literal name="i7_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch48:2  store i448 %zext_ln1503_3, i448* %partial_products_6_2

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-1"/>
</and_exp><and_exp><literal name="i7_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch48:3  store i448 %zext_ln1503_2, i448* %partial_products_6_3

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-1"/>
</and_exp><and_exp><literal name="i7_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch48:4  store i448 %zext_ln1503_1, i448* %partial_products_6_4

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-1"/>
</and_exp><and_exp><literal name="i7_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch48:5  store i448 %zext_ln1503, i448* %partial_products_6_5

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-1"/>
</and_exp><and_exp><literal name="i7_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="448" op_1_bw="448">
<![CDATA[
branch48:6  store i448 %partial_products_0_s, i448* %partial_products_6_22

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i7_0" val="-1"/>
</and_exp><and_exp><literal name="i7_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch48:7  br label %loopb22_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="451" op_0_bw="451" op_1_bw="0" op_2_bw="451" op_3_bw="0">
<![CDATA[
.preheader:0  %sum_V_0_0 = phi i451 [ %sum_0_V, %_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="sum_V_0_0"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="515" op_0_bw="515" op_1_bw="0" op_2_bw="515" op_3_bw="0">
<![CDATA[
.preheader:1  %sum_V_1_0 = phi i515 [ %sum_1_V, %_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="sum_V_1_0"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="579" op_0_bw="579" op_1_bw="0" op_2_bw="579" op_3_bw="0">
<![CDATA[
.preheader:2  %sum_V_2_0 = phi i579 [ %sum_2_V, %_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="sum_V_2_0"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="643" op_0_bw="643" op_1_bw="0" op_2_bw="643" op_3_bw="0">
<![CDATA[
.preheader:3  %sum_V_3_0 = phi i643 [ %sum_3_V, %_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="sum_V_3_0"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="707" op_0_bw="707" op_1_bw="0" op_2_bw="707" op_3_bw="0">
<![CDATA[
.preheader:4  %sum_V_4_0 = phi i707 [ %sum_4_V, %_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="sum_V_4_0"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="771" op_0_bw="771" op_1_bw="0" op_2_bw="771" op_3_bw="0">
<![CDATA[
.preheader:5  %sum_V_5_0 = phi i771 [ %sum_5_V, %_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="sum_V_5_0"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="835" op_0_bw="835" op_1_bw="0" op_2_bw="835" op_3_bw="0">
<![CDATA[
.preheader:6  %sum_V_6_0 = phi i835 [ %sum_6_V, %_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="sum_V_6_0"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:7  %i8_0 = phi i3 [ %i, %_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i8_0"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:8  %icmp_ln41 = icmp eq i3 %i8_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:9  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:10  %i = add i3 %i8_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:11  br i1 %icmp_ln41, label %0, label %_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:0  %partial_products_6_25 = load i448* %partial_products_6_s

]]></Node>
<StgValue><ssdm name="partial_products_6_25"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:1  %partial_products_0_11 = load i448* %partial_products_0_5

]]></Node>
<StgValue><ssdm name="partial_products_0_11"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:2  %partial_products_0_12 = load i448* %partial_products_0_4

]]></Node>
<StgValue><ssdm name="partial_products_0_12"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:3  %partial_products_0_13 = load i448* %partial_products_0_3

]]></Node>
<StgValue><ssdm name="partial_products_0_13"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:4  %partial_products_0_14 = load i448* %partial_products_0_2

]]></Node>
<StgValue><ssdm name="partial_products_0_14"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:5  %partial_products_6_26 = load i448* %partial_products_6_1

]]></Node>
<StgValue><ssdm name="partial_products_6_26"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:6  %partial_products_6_27 = load i448* %partial_products_6_6

]]></Node>
<StgValue><ssdm name="partial_products_6_27"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:7  %partial_products_6_28 = load i448* %partial_products_6_7

]]></Node>
<StgValue><ssdm name="partial_products_6_28"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:8  %partial_products_1_s = load i448* %partial_products_1_5

]]></Node>
<StgValue><ssdm name="partial_products_1_s"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:9  %partial_products_1_1 = load i448* %partial_products_1_4

]]></Node>
<StgValue><ssdm name="partial_products_1_1"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:10  %partial_products_1_6 = load i448* %partial_products_1_3

]]></Node>
<StgValue><ssdm name="partial_products_1_6"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:11  %partial_products_1_7 = load i448* %partial_products_1_2

]]></Node>
<StgValue><ssdm name="partial_products_1_7"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:12  %partial_products_6_29 = load i448* %partial_products_6_8

]]></Node>
<StgValue><ssdm name="partial_products_6_29"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:13  %partial_products_6_30 = load i448* %partial_products_6_9

]]></Node>
<StgValue><ssdm name="partial_products_6_30"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:14  %partial_products_6_31 = load i448* %partial_products_6_10

]]></Node>
<StgValue><ssdm name="partial_products_6_31"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:15  %partial_products_2_s = load i448* %partial_products_2_5

]]></Node>
<StgValue><ssdm name="partial_products_2_s"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:16  %partial_products_2_1 = load i448* %partial_products_2_4

]]></Node>
<StgValue><ssdm name="partial_products_2_1"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:17  %partial_products_2_6 = load i448* %partial_products_2_3

]]></Node>
<StgValue><ssdm name="partial_products_2_6"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:18  %partial_products_2_7 = load i448* %partial_products_2_2

]]></Node>
<StgValue><ssdm name="partial_products_2_7"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:19  %partial_products_6_32 = load i448* %partial_products_6_11

]]></Node>
<StgValue><ssdm name="partial_products_6_32"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:20  %partial_products_6_33 = load i448* %partial_products_6_12

]]></Node>
<StgValue><ssdm name="partial_products_6_33"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:21  %partial_products_6_34 = load i448* %partial_products_6_13

]]></Node>
<StgValue><ssdm name="partial_products_6_34"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:22  %partial_products_3_s = load i448* %partial_products_3_5

]]></Node>
<StgValue><ssdm name="partial_products_3_s"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:23  %partial_products_3_1 = load i448* %partial_products_3_4

]]></Node>
<StgValue><ssdm name="partial_products_3_1"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:24  %partial_products_3_6 = load i448* %partial_products_3_3

]]></Node>
<StgValue><ssdm name="partial_products_3_6"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:25  %partial_products_3_7 = load i448* %partial_products_3_2

]]></Node>
<StgValue><ssdm name="partial_products_3_7"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:26  %partial_products_6_35 = load i448* %partial_products_6_14

]]></Node>
<StgValue><ssdm name="partial_products_6_35"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:27  %partial_products_6_36 = load i448* %partial_products_6_15

]]></Node>
<StgValue><ssdm name="partial_products_6_36"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:28  %partial_products_6_37 = load i448* %partial_products_6_16

]]></Node>
<StgValue><ssdm name="partial_products_6_37"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:29  %partial_products_4_s = load i448* %partial_products_4_5

]]></Node>
<StgValue><ssdm name="partial_products_4_s"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:30  %partial_products_4_1 = load i448* %partial_products_4_4

]]></Node>
<StgValue><ssdm name="partial_products_4_1"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:31  %partial_products_4_6 = load i448* %partial_products_4_3

]]></Node>
<StgValue><ssdm name="partial_products_4_6"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:32  %partial_products_4_7 = load i448* %partial_products_4_2

]]></Node>
<StgValue><ssdm name="partial_products_4_7"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:33  %partial_products_6_38 = load i448* %partial_products_6_17

]]></Node>
<StgValue><ssdm name="partial_products_6_38"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:34  %partial_products_6_39 = load i448* %partial_products_6_18

]]></Node>
<StgValue><ssdm name="partial_products_6_39"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:35  %partial_products_6_40 = load i448* %partial_products_6_19

]]></Node>
<StgValue><ssdm name="partial_products_6_40"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:36  %partial_products_5_s = load i448* %partial_products_5_5

]]></Node>
<StgValue><ssdm name="partial_products_5_s"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:37  %partial_products_5_1 = load i448* %partial_products_5_4

]]></Node>
<StgValue><ssdm name="partial_products_5_1"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:38  %partial_products_5_6 = load i448* %partial_products_5_3

]]></Node>
<StgValue><ssdm name="partial_products_5_6"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:39  %partial_products_5_7 = load i448* %partial_products_5_2

]]></Node>
<StgValue><ssdm name="partial_products_5_7"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:40  %partial_products_6_41 = load i448* %partial_products_6_20

]]></Node>
<StgValue><ssdm name="partial_products_6_41"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:41  %partial_products_6_42 = load i448* %partial_products_6_21

]]></Node>
<StgValue><ssdm name="partial_products_6_42"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:42  %partial_products_6_43 = load i448* %partial_products_6_22

]]></Node>
<StgValue><ssdm name="partial_products_6_43"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:43  %partial_products_6_44 = load i448* %partial_products_6_5

]]></Node>
<StgValue><ssdm name="partial_products_6_44"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:44  %partial_products_6_45 = load i448* %partial_products_6_4

]]></Node>
<StgValue><ssdm name="partial_products_6_45"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:45  %partial_products_6_46 = load i448* %partial_products_6_3

]]></Node>
<StgValue><ssdm name="partial_products_6_46"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:46  %partial_products_6_47 = load i448* %partial_products_6_2

]]></Node>
<StgValue><ssdm name="partial_products_6_47"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:47  %partial_products_6_48 = load i448* %partial_products_6_23

]]></Node>
<StgValue><ssdm name="partial_products_6_48"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="448" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:48  %partial_products_6_49 = load i448* %partial_products_6_24

]]></Node>
<StgValue><ssdm name="partial_products_6_49"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="448" op_0_bw="448" op_1_bw="448" op_2_bw="448" op_3_bw="448" op_4_bw="448" op_5_bw="448" op_6_bw="448" op_7_bw="448" op_8_bw="3">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:50  %tmp_2 = call i448 @_ssdm_op_Mux.ap_auto.7i448.i3(i448 %partial_products_6_25, i448 %partial_products_0_11, i448 %partial_products_0_12, i448 %partial_products_0_13, i448 %partial_products_0_14, i448 %partial_products_6_26, i448 %partial_products_6_27, i3 %i8_0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="451" op_0_bw="448">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:51  %zext_ln700 = zext i448 %tmp_2 to i451

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="451" op_0_bw="451" op_1_bw="451">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:52  %sum_0_V = add i451 %sum_V_0_0, %zext_ln700

]]></Node>
<StgValue><ssdm name="sum_0_V"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="448" op_0_bw="448" op_1_bw="448" op_2_bw="448" op_3_bw="448" op_4_bw="448" op_5_bw="448" op_6_bw="448" op_7_bw="448" op_8_bw="3">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:53  %tmp_3 = call i448 @_ssdm_op_Mux.ap_auto.7i448.i3(i448 %partial_products_6_28, i448 %partial_products_1_s, i448 %partial_products_1_1, i448 %partial_products_1_6, i448 %partial_products_1_7, i448 %partial_products_6_29, i448 %partial_products_6_30, i3 %i8_0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="512" op_0_bw="512" op_1_bw="448" op_2_bw="64">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:54  %shl_ln = call i512 @_ssdm_op_BitConcatenate.i512.i448.i64(i448 %tmp_3, i64 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="515" op_0_bw="512">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:55  %zext_ln1503_4 = zext i512 %shl_ln to i515

]]></Node>
<StgValue><ssdm name="zext_ln1503_4"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="515" op_0_bw="515" op_1_bw="515">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:56  %sum_1_V = add i515 %sum_V_1_0, %zext_ln1503_4

]]></Node>
<StgValue><ssdm name="sum_1_V"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="448" op_0_bw="448" op_1_bw="448" op_2_bw="448" op_3_bw="448" op_4_bw="448" op_5_bw="448" op_6_bw="448" op_7_bw="448" op_8_bw="3">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:57  %tmp_4 = call i448 @_ssdm_op_Mux.ap_auto.7i448.i3(i448 %partial_products_6_31, i448 %partial_products_2_s, i448 %partial_products_2_1, i448 %partial_products_2_6, i448 %partial_products_2_7, i448 %partial_products_6_32, i448 %partial_products_6_33, i3 %i8_0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="576" op_0_bw="576" op_1_bw="448" op_2_bw="128">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:58  %shl_ln1503_1 = call i576 @_ssdm_op_BitConcatenate.i576.i448.i128(i448 %tmp_4, i128 0)

]]></Node>
<StgValue><ssdm name="shl_ln1503_1"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="579" op_0_bw="576">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:59  %zext_ln1503_5 = zext i576 %shl_ln1503_1 to i579

]]></Node>
<StgValue><ssdm name="zext_ln1503_5"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="579" op_0_bw="579" op_1_bw="579">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:60  %sum_2_V = add i579 %sum_V_2_0, %zext_ln1503_5

]]></Node>
<StgValue><ssdm name="sum_2_V"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="448" op_0_bw="448" op_1_bw="448" op_2_bw="448" op_3_bw="448" op_4_bw="448" op_5_bw="448" op_6_bw="448" op_7_bw="448" op_8_bw="3">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:61  %tmp_5 = call i448 @_ssdm_op_Mux.ap_auto.7i448.i3(i448 %partial_products_6_34, i448 %partial_products_3_s, i448 %partial_products_3_1, i448 %partial_products_3_6, i448 %partial_products_3_7, i448 %partial_products_6_35, i448 %partial_products_6_36, i3 %i8_0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="640" op_0_bw="640" op_1_bw="448" op_2_bw="192">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:62  %shl_ln1503_7 = call i640 @_ssdm_op_BitConcatenate.i640.i448.i192(i448 %tmp_5, i192 0)

]]></Node>
<StgValue><ssdm name="shl_ln1503_7"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="643" op_0_bw="640">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:63  %zext_ln1503_6 = zext i640 %shl_ln1503_7 to i643

]]></Node>
<StgValue><ssdm name="zext_ln1503_6"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="643" op_0_bw="643" op_1_bw="643">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:64  %sum_3_V = add i643 %sum_V_3_0, %zext_ln1503_6

]]></Node>
<StgValue><ssdm name="sum_3_V"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="448" op_0_bw="448" op_1_bw="448" op_2_bw="448" op_3_bw="448" op_4_bw="448" op_5_bw="448" op_6_bw="448" op_7_bw="448" op_8_bw="3">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:65  %tmp_6 = call i448 @_ssdm_op_Mux.ap_auto.7i448.i3(i448 %partial_products_6_37, i448 %partial_products_4_s, i448 %partial_products_4_1, i448 %partial_products_4_6, i448 %partial_products_4_7, i448 %partial_products_6_38, i448 %partial_products_6_39, i3 %i8_0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="704" op_0_bw="704" op_1_bw="448" op_2_bw="256">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:66  %shl_ln1503_8 = call i704 @_ssdm_op_BitConcatenate.i704.i448.i256(i448 %tmp_6, i256 0)

]]></Node>
<StgValue><ssdm name="shl_ln1503_8"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="707" op_0_bw="704">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:67  %zext_ln1503_7 = zext i704 %shl_ln1503_8 to i707

]]></Node>
<StgValue><ssdm name="zext_ln1503_7"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="707" op_0_bw="707" op_1_bw="707">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:68  %sum_4_V = add i707 %sum_V_4_0, %zext_ln1503_7

]]></Node>
<StgValue><ssdm name="sum_4_V"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="448" op_0_bw="448" op_1_bw="448" op_2_bw="448" op_3_bw="448" op_4_bw="448" op_5_bw="448" op_6_bw="448" op_7_bw="448" op_8_bw="3">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:69  %tmp_7 = call i448 @_ssdm_op_Mux.ap_auto.7i448.i3(i448 %partial_products_6_40, i448 %partial_products_5_s, i448 %partial_products_5_1, i448 %partial_products_5_6, i448 %partial_products_5_7, i448 %partial_products_6_41, i448 %partial_products_6_42, i3 %i8_0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="768" op_0_bw="768" op_1_bw="448" op_2_bw="320">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:70  %shl_ln1503_9 = call i768 @_ssdm_op_BitConcatenate.i768.i448.i320(i448 %tmp_7, i320 0)

]]></Node>
<StgValue><ssdm name="shl_ln1503_9"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="771" op_0_bw="768">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:71  %zext_ln1503_8 = zext i768 %shl_ln1503_9 to i771

]]></Node>
<StgValue><ssdm name="zext_ln1503_8"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="771" op_0_bw="771" op_1_bw="771">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:72  %sum_5_V = add i771 %sum_V_5_0, %zext_ln1503_8

]]></Node>
<StgValue><ssdm name="sum_5_V"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="448" op_0_bw="448" op_1_bw="448" op_2_bw="448" op_3_bw="448" op_4_bw="448" op_5_bw="448" op_6_bw="448" op_7_bw="448" op_8_bw="3">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:73  %tmp_8 = call i448 @_ssdm_op_Mux.ap_auto.7i448.i3(i448 %partial_products_6_43, i448 %partial_products_6_44, i448 %partial_products_6_45, i448 %partial_products_6_46, i448 %partial_products_6_47, i448 %partial_products_6_48, i448 %partial_products_6_49, i3 %i8_0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="832" op_0_bw="832" op_1_bw="448" op_2_bw="384">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:74  %shl_ln1503_s = call i832 @_ssdm_op_BitConcatenate.i832.i448.i384(i448 %tmp_8, i384 0)

]]></Node>
<StgValue><ssdm name="shl_ln1503_s"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="835" op_0_bw="832">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:75  %zext_ln1503_9 = zext i832 %shl_ln1503_s to i835

]]></Node>
<StgValue><ssdm name="zext_ln1503_9"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="835" op_0_bw="835" op_1_bw="835">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:76  %sum_6_V = add i835 %sum_V_6_0, %zext_ln1503_9

]]></Node>
<StgValue><ssdm name="sum_6_V"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="579" op_0_bw="451">
<![CDATA[
:0  %zext_ln41 = zext i451 %sum_V_0_0 to i579

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="707" op_0_bw="643">
<![CDATA[
:2  %zext_ln41_2 = zext i643 %sum_V_3_0 to i707

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="835" op_0_bw="771">
<![CDATA[
:3  %zext_ln41_3 = zext i771 %sum_V_5_0 to i835

]]></Node>
<StgValue><ssdm name="zext_ln41_3"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="579" op_0_bw="579" op_1_bw="579">
<![CDATA[
:4  %add_ln209 = add i579 %zext_ln41, %sum_V_2_0

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="707" op_0_bw="707" op_1_bw="707">
<![CDATA[
:7  %add_ln209_14 = add i707 %zext_ln41_2, %sum_V_4_0

]]></Node>
<StgValue><ssdm name="add_ln209_14"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="835" op_0_bw="835" op_1_bw="835">
<![CDATA[
:9  %add_ln209_15 = add i835 %zext_ln41_3, %sum_V_6_0

]]></Node>
<StgValue><ssdm name="add_ln209_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:49  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="451" op_0_bw="451" op_1_bw="451">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:52  %sum_0_V = add i451 %sum_V_0_0, %zext_ln700

]]></Node>
<StgValue><ssdm name="sum_0_V"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="515" op_0_bw="515" op_1_bw="515">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:56  %sum_1_V = add i515 %sum_V_1_0, %zext_ln1503_4

]]></Node>
<StgValue><ssdm name="sum_1_V"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="579" op_0_bw="579" op_1_bw="579">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:60  %sum_2_V = add i579 %sum_V_2_0, %zext_ln1503_5

]]></Node>
<StgValue><ssdm name="sum_2_V"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="643" op_0_bw="643" op_1_bw="643">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:64  %sum_3_V = add i643 %sum_V_3_0, %zext_ln1503_6

]]></Node>
<StgValue><ssdm name="sum_3_V"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="707" op_0_bw="707" op_1_bw="707">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:68  %sum_4_V = add i707 %sum_V_4_0, %zext_ln1503_7

]]></Node>
<StgValue><ssdm name="sum_4_V"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="771" op_0_bw="771" op_1_bw="771">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:72  %sum_5_V = add i771 %sum_V_5_0, %zext_ln1503_8

]]></Node>
<StgValue><ssdm name="sum_5_V"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="835" op_0_bw="835" op_1_bw="835">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:76  %sum_6_V = add i835 %sum_V_6_0, %zext_ln1503_9

]]></Node>
<StgValue><ssdm name="sum_6_V"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
_ZlsILi896ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:77  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="305" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="579" op_0_bw="515">
<![CDATA[
:1  %zext_ln41_1 = zext i515 %sum_V_1_0 to i579

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="579" op_0_bw="579" op_1_bw="579">
<![CDATA[
:4  %add_ln209 = add i579 %zext_ln41, %sum_V_2_0

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="579" op_0_bw="579" op_1_bw="579">
<![CDATA[
:5  %add_ln209_13 = add i579 %add_ln209, %zext_ln41_1

]]></Node>
<StgValue><ssdm name="add_ln209_13"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="707" op_0_bw="707" op_1_bw="707">
<![CDATA[
:7  %add_ln209_14 = add i707 %zext_ln41_2, %sum_V_4_0

]]></Node>
<StgValue><ssdm name="add_ln209_14"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="835" op_0_bw="707">
<![CDATA[
:8  %zext_ln209_1 = zext i707 %add_ln209_14 to i835

]]></Node>
<StgValue><ssdm name="zext_ln209_1"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="835" op_0_bw="835" op_1_bw="835">
<![CDATA[
:9  %add_ln209_15 = add i835 %zext_ln41_3, %sum_V_6_0

]]></Node>
<StgValue><ssdm name="add_ln209_15"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="835" op_0_bw="835" op_1_bw="835">
<![CDATA[
:10  %add_ln209_16 = add i835 %add_ln209_15, %zext_ln209_1

]]></Node>
<StgValue><ssdm name="add_ln209_16"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="312" st_id="12" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="579" op_0_bw="579" op_1_bw="579">
<![CDATA[
:5  %add_ln209_13 = add i579 %add_ln209, %zext_ln41_1

]]></Node>
<StgValue><ssdm name="add_ln209_13"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="835" op_0_bw="579">
<![CDATA[
:6  %zext_ln209 = zext i579 %add_ln209_13 to i835

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="835" op_0_bw="835" op_1_bw="835">
<![CDATA[
:10  %add_ln209_16 = add i835 %add_ln209_15, %zext_ln209_1

]]></Node>
<StgValue><ssdm name="add_ln209_16"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="835" op_0_bw="835" op_1_bw="835">
<![CDATA[
:11  %mult_V = add i835 %add_ln209_16, %zext_ln209

]]></Node>
<StgValue><ssdm name="mult_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="316" st_id="13" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="835" op_0_bw="835" op_1_bw="835">
<![CDATA[
:11  %mult_V = add i835 %add_ln209_16, %zext_ln209

]]></Node>
<StgValue><ssdm name="mult_V"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="835">
<![CDATA[
:12  ret i835 %mult_V

]]></Node>
<StgValue><ssdm name="ret_ln55"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
