fake_mem.v,verilog,xil_defaultlib,../../../ip/fake_mem_1/sim/fake_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
