

================================================================
== Vitis HLS Report for 'k2mm'
================================================================
* Date:           Fri Feb 21 05:27:28 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        k2mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.404 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    45733|    45733|  0.229 ms|  0.229 ms|  45734|  45734|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                        |                             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_k2mm_Pipeline_lprd_1_lprd_2_fu_86   |k2mm_Pipeline_lprd_1_lprd_2  |     4098|     4098|  20.490 us|  20.490 us|   4098|   4098|       no|
        |grp_k2mm_Pipeline_lp1_lp2_fu_112        |k2mm_Pipeline_lp1_lp2        |    16712|    16712|  83.560 us|  83.560 us|  16712|  16712|       no|
        |grp_k2mm_Pipeline_lp4_lp5_fu_121        |k2mm_Pipeline_lp4_lp5        |    16708|    16708|  83.540 us|  83.540 us|  16708|  16708|       no|
        |grp_k2mm_Pipeline_lp7_lp8_fu_128        |k2mm_Pipeline_lp7_lp8        |     4108|     4108|  20.540 us|  20.540 us|   4108|   4108|       no|
        |grp_k2mm_Pipeline_lpwr_1_lpwr_2_fu_137  |k2mm_Pipeline_lpwr_1_lpwr_2  |     4098|     4098|  20.490 us|  20.490 us|   4098|   4098|       no|
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   128|    37882|    22077|    -|
|Memory               |        0|     -|        0|        0|   63|
|Multiplexer          |        -|     -|        -|     2331|    -|
|Register             |        -|     -|       15|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   128|    37897|    24408|   63|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     4|        4|        5|   19|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|        1|        1|    6|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+--------------------------------+---------+----+-------+------+-----+
    |                Instance                |             Module             | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +----------------------------------------+--------------------------------+---------+----+-------+------+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U108     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U109     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U110     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U111     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U112     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U113     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U114     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U115     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U116     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U117     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U118     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U119     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U120     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U121     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U122     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U123     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|   220|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U124      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U125      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U126      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U127      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U128      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U129      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U130      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U131      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U132      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U133      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U134      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U135      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U136      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U137      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U138      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U139      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    78|    0|
    |grp_k2mm_Pipeline_lp1_lp2_fu_112        |k2mm_Pipeline_lp1_lp2           |        0|  48|  19204|  9224|    0|
    |grp_k2mm_Pipeline_lp4_lp5_fu_121        |k2mm_Pipeline_lp4_lp5           |        0|   0|  12772|  7519|    0|
    |grp_k2mm_Pipeline_lp7_lp8_fu_128        |k2mm_Pipeline_lp7_lp8           |        0|   0|    254|   210|    0|
    |grp_k2mm_Pipeline_lprd_1_lprd_2_fu_86   |k2mm_Pipeline_lprd_1_lprd_2     |        0|   0|     42|   178|    0|
    |grp_k2mm_Pipeline_lpwr_1_lpwr_2_fu_137  |k2mm_Pipeline_lpwr_1_lpwr_2     |        0|   0|     42|   178|    0|
    +----------------------------------------+--------------------------------+---------+----+-------+------+-----+
    |Total                                   |                                |        0| 128|  37882| 22077|    0|
    +----------------------------------------+--------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_A_U      |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_B_U      |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_C_U      |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |tmp1_U        |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_D_U      |buff_D_RAM_AUTO_1R1W       |        0|  0|   0|    1|  4096|   32|     1|       131072|
    |buff_E_out_U  |buff_D_RAM_AUTO_1R1W       |        0|  0|   0|    1|  4096|   32|     1|       131072|
    |tmp2_U        |buff_D_RAM_AUTO_1R1W       |        0|  0|   0|    1|  4096|   32|     1|       131072|
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                           |        0|  0|   0|   63| 28672|  224|     7|       917504|
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  59|         11|    1|         11|
    |buff_A_address0      |  14|          3|   12|         36|
    |buff_A_ce0           |  14|          3|    1|          3|
    |buff_A_ce1           |   9|          2|    1|          2|
    |buff_A_ce10          |   9|          2|    1|          2|
    |buff_A_ce11          |   9|          2|    1|          2|
    |buff_A_ce12          |   9|          2|    1|          2|
    |buff_A_ce13          |   9|          2|    1|          2|
    |buff_A_ce14          |   9|          2|    1|          2|
    |buff_A_ce15          |   9|          2|    1|          2|
    |buff_A_ce2           |   9|          2|    1|          2|
    |buff_A_ce3           |   9|          2|    1|          2|
    |buff_A_ce4           |   9|          2|    1|          2|
    |buff_A_ce5           |   9|          2|    1|          2|
    |buff_A_ce6           |   9|          2|    1|          2|
    |buff_A_ce7           |   9|          2|    1|          2|
    |buff_A_ce8           |   9|          2|    1|          2|
    |buff_A_ce9           |   9|          2|    1|          2|
    |buff_A_we0           |   9|          2|    1|          2|
    |buff_B_address0      |  14|          3|   12|         36|
    |buff_B_ce0           |  14|          3|    1|          3|
    |buff_B_ce1           |   9|          2|    1|          2|
    |buff_B_ce10          |   9|          2|    1|          2|
    |buff_B_ce11          |   9|          2|    1|          2|
    |buff_B_ce12          |   9|          2|    1|          2|
    |buff_B_ce13          |   9|          2|    1|          2|
    |buff_B_ce14          |   9|          2|    1|          2|
    |buff_B_ce15          |   9|          2|    1|          2|
    |buff_B_ce2           |   9|          2|    1|          2|
    |buff_B_ce3           |   9|          2|    1|          2|
    |buff_B_ce4           |   9|          2|    1|          2|
    |buff_B_ce5           |   9|          2|    1|          2|
    |buff_B_ce6           |   9|          2|    1|          2|
    |buff_B_ce7           |   9|          2|    1|          2|
    |buff_B_ce8           |   9|          2|    1|          2|
    |buff_B_ce9           |   9|          2|    1|          2|
    |buff_B_we0           |   9|          2|    1|          2|
    |buff_C_address0      |  14|          3|   12|         36|
    |buff_C_ce0           |  14|          3|    1|          3|
    |buff_C_ce1           |   9|          2|    1|          2|
    |buff_C_ce10          |   9|          2|    1|          2|
    |buff_C_ce11          |   9|          2|    1|          2|
    |buff_C_ce12          |   9|          2|    1|          2|
    |buff_C_ce13          |   9|          2|    1|          2|
    |buff_C_ce14          |   9|          2|    1|          2|
    |buff_C_ce15          |   9|          2|    1|          2|
    |buff_C_ce2           |   9|          2|    1|          2|
    |buff_C_ce3           |   9|          2|    1|          2|
    |buff_C_ce4           |   9|          2|    1|          2|
    |buff_C_ce5           |   9|          2|    1|          2|
    |buff_C_ce6           |   9|          2|    1|          2|
    |buff_C_ce7           |   9|          2|    1|          2|
    |buff_C_ce8           |   9|          2|    1|          2|
    |buff_C_ce9           |   9|          2|    1|          2|
    |buff_C_we0           |   9|          2|    1|          2|
    |buff_D_address0      |  14|          3|   12|         36|
    |buff_D_ce0           |  14|          3|    1|          3|
    |buff_D_we0           |   9|          2|    1|          2|
    |buff_E_out_address0  |  20|          4|   12|         48|
    |buff_E_out_ce0       |  20|          4|    1|          4|
    |buff_E_out_d0        |  14|          3|   32|         96|
    |buff_E_out_we0       |  14|          3|    1|          3|
    |grp_fu_154_ce        |  20|          4|    1|          4|
    |grp_fu_154_p0        |  20|          4|   32|        128|
    |grp_fu_154_p1        |  20|          4|   32|        128|
    |grp_fu_158_ce        |  14|          3|    1|          3|
    |grp_fu_158_p0        |  14|          3|   32|         96|
    |grp_fu_158_p1        |  14|          3|   32|         96|
    |grp_fu_162_ce        |  14|          3|    1|          3|
    |grp_fu_162_p0        |  14|          3|   32|         96|
    |grp_fu_162_p1        |  14|          3|   32|         96|
    |grp_fu_166_ce        |  14|          3|    1|          3|
    |grp_fu_166_p0        |  14|          3|   32|         96|
    |grp_fu_166_p1        |  14|          3|   32|         96|
    |grp_fu_170_ce        |  14|          3|    1|          3|
    |grp_fu_170_p0        |  14|          3|   32|         96|
    |grp_fu_170_p1        |  14|          3|   32|         96|
    |grp_fu_174_ce        |  14|          3|    1|          3|
    |grp_fu_174_p0        |  14|          3|   32|         96|
    |grp_fu_174_p1        |  14|          3|   32|         96|
    |grp_fu_178_ce        |  14|          3|    1|          3|
    |grp_fu_178_p0        |  14|          3|   32|         96|
    |grp_fu_178_p1        |  14|          3|   32|         96|
    |grp_fu_182_ce        |  14|          3|    1|          3|
    |grp_fu_182_p0        |  14|          3|   32|         96|
    |grp_fu_182_p1        |  14|          3|   32|         96|
    |grp_fu_186_ce        |  14|          3|    1|          3|
    |grp_fu_186_p0        |  14|          3|   32|         96|
    |grp_fu_186_p1        |  14|          3|   32|         96|
    |grp_fu_190_ce        |  14|          3|    1|          3|
    |grp_fu_190_p0        |  14|          3|   32|         96|
    |grp_fu_190_p1        |  14|          3|   32|         96|
    |grp_fu_194_ce        |  14|          3|    1|          3|
    |grp_fu_194_p0        |  14|          3|   32|         96|
    |grp_fu_194_p1        |  14|          3|   32|         96|
    |grp_fu_198_ce        |  14|          3|    1|          3|
    |grp_fu_198_p0        |  14|          3|   32|         96|
    |grp_fu_198_p1        |  14|          3|   32|         96|
    |grp_fu_202_ce        |  14|          3|    1|          3|
    |grp_fu_202_p0        |  14|          3|   32|         96|
    |grp_fu_202_p1        |  14|          3|   32|         96|
    |grp_fu_206_ce        |  14|          3|    1|          3|
    |grp_fu_206_p0        |  14|          3|   32|         96|
    |grp_fu_206_p1        |  14|          3|   32|         96|
    |grp_fu_210_ce        |  14|          3|    1|          3|
    |grp_fu_210_p0        |  14|          3|   32|         96|
    |grp_fu_210_p1        |  14|          3|   32|         96|
    |grp_fu_214_ce        |  14|          3|    1|          3|
    |grp_fu_214_p0        |  14|          3|   32|         96|
    |grp_fu_214_p1        |  14|          3|   32|         96|
    |grp_fu_218_ce        |  20|          4|    1|          4|
    |grp_fu_218_p0        |  20|          4|   32|        128|
    |grp_fu_218_p1        |  20|          4|   32|        128|
    |grp_fu_222_ce        |  14|          3|    1|          3|
    |grp_fu_222_p0        |  14|          3|   32|         96|
    |grp_fu_222_p1        |  14|          3|   32|         96|
    |grp_fu_226_ce        |  14|          3|    1|          3|
    |grp_fu_226_p0        |  14|          3|   32|         96|
    |grp_fu_226_p1        |  14|          3|   32|         96|
    |grp_fu_230_ce        |  14|          3|    1|          3|
    |grp_fu_230_p0        |  14|          3|   32|         96|
    |grp_fu_230_p1        |  14|          3|   32|         96|
    |grp_fu_234_ce        |  14|          3|    1|          3|
    |grp_fu_234_p0        |  14|          3|   32|         96|
    |grp_fu_234_p1        |  14|          3|   32|         96|
    |grp_fu_238_ce        |  14|          3|    1|          3|
    |grp_fu_238_p0        |  14|          3|   32|         96|
    |grp_fu_238_p1        |  14|          3|   32|         96|
    |grp_fu_242_ce        |  14|          3|    1|          3|
    |grp_fu_242_p0        |  14|          3|   32|         96|
    |grp_fu_242_p1        |  14|          3|   32|         96|
    |grp_fu_246_ce        |  14|          3|    1|          3|
    |grp_fu_246_p0        |  14|          3|   32|         96|
    |grp_fu_246_p1        |  14|          3|   32|         96|
    |grp_fu_250_ce        |  14|          3|    1|          3|
    |grp_fu_250_p0        |  14|          3|   32|         96|
    |grp_fu_250_p1        |  14|          3|   32|         96|
    |grp_fu_254_ce        |  14|          3|    1|          3|
    |grp_fu_254_p0        |  14|          3|   32|         96|
    |grp_fu_254_p1        |  14|          3|   32|         96|
    |grp_fu_258_ce        |  14|          3|    1|          3|
    |grp_fu_258_p0        |  14|          3|   32|         96|
    |grp_fu_258_p1        |  14|          3|   32|         96|
    |grp_fu_262_ce        |  14|          3|    1|          3|
    |grp_fu_262_p0        |  14|          3|   32|         96|
    |grp_fu_262_p1        |  14|          3|   32|         96|
    |grp_fu_266_ce        |  14|          3|    1|          3|
    |grp_fu_266_p0        |  14|          3|   32|         96|
    |grp_fu_266_p1        |  14|          3|   32|         96|
    |grp_fu_270_ce        |  14|          3|    1|          3|
    |grp_fu_270_p0        |  14|          3|   32|         96|
    |grp_fu_270_p1        |  14|          3|   32|         96|
    |grp_fu_274_ce        |  14|          3|    1|          3|
    |grp_fu_274_p0        |  14|          3|   32|         96|
    |grp_fu_274_p1        |  14|          3|   32|         96|
    |grp_fu_278_ce        |  14|          3|    1|          3|
    |grp_fu_278_p0        |  14|          3|   32|         96|
    |grp_fu_278_p1        |  14|          3|   32|         96|
    |tmp1_address0        |  20|          4|   12|         48|
    |tmp1_ce0             |  20|          4|    1|          4|
    |tmp1_ce1             |   9|          2|    1|          2|
    |tmp1_ce10            |   9|          2|    1|          2|
    |tmp1_ce11            |   9|          2|    1|          2|
    |tmp1_ce12            |   9|          2|    1|          2|
    |tmp1_ce13            |   9|          2|    1|          2|
    |tmp1_ce14            |   9|          2|    1|          2|
    |tmp1_ce15            |   9|          2|    1|          2|
    |tmp1_ce2             |   9|          2|    1|          2|
    |tmp1_ce3             |   9|          2|    1|          2|
    |tmp1_ce4             |   9|          2|    1|          2|
    |tmp1_ce5             |   9|          2|    1|          2|
    |tmp1_ce6             |   9|          2|    1|          2|
    |tmp1_ce7             |   9|          2|    1|          2|
    |tmp1_ce8             |   9|          2|    1|          2|
    |tmp1_ce9             |   9|          2|    1|          2|
    |tmp1_d0              |  14|          3|   32|         96|
    |tmp1_we0             |  14|          3|    1|          3|
    |tmp2_address0        |  20|          4|   12|         48|
    |tmp2_ce0             |  20|          4|    1|          4|
    |tmp2_d0              |  14|          3|   32|         96|
    |tmp2_we0             |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                |2331|        499| 2335|       7118|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |  10|   0|   10|          0|
    |grp_k2mm_Pipeline_lp1_lp2_fu_112_ap_start_reg        |   1|   0|    1|          0|
    |grp_k2mm_Pipeline_lp4_lp5_fu_121_ap_start_reg        |   1|   0|    1|          0|
    |grp_k2mm_Pipeline_lp7_lp8_fu_128_ap_start_reg        |   1|   0|    1|          0|
    |grp_k2mm_Pipeline_lprd_1_lprd_2_fu_86_ap_start_reg   |   1|   0|    1|          0|
    |grp_k2mm_Pipeline_lpwr_1_lpwr_2_fu_137_ap_start_reg  |   1|   0|    1|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |  15|   0|   15|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|          k2mm|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|          k2mm|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|          k2mm|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|          k2mm|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|          k2mm|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|          k2mm|  return value|
|alpha           |   in|   32|     ap_none|         alpha|        scalar|
|beta            |   in|   32|     ap_none|          beta|        scalar|
|A_address0      |  out|   12|   ap_memory|             A|         array|
|A_ce0           |  out|    1|   ap_memory|             A|         array|
|A_q0            |   in|   32|   ap_memory|             A|         array|
|B_address0      |  out|   12|   ap_memory|             B|         array|
|B_ce0           |  out|    1|   ap_memory|             B|         array|
|B_q0            |   in|   32|   ap_memory|             B|         array|
|C_address0      |  out|   12|   ap_memory|             C|         array|
|C_ce0           |  out|    1|   ap_memory|             C|         array|
|C_q0            |   in|   32|   ap_memory|             C|         array|
|D_address0      |  out|   12|   ap_memory|             D|         array|
|D_ce0           |  out|    1|   ap_memory|             D|         array|
|D_q0            |   in|   32|   ap_memory|             D|         array|
|E_out_address0  |  out|   12|   ap_memory|         E_out|         array|
|E_out_ce0       |  out|    1|   ap_memory|         E_out|         array|
|E_out_we0       |  out|    1|   ap_memory|         E_out|         array|
|E_out_d0        |  out|   32|   ap_memory|         E_out|         array|
+----------------+-----+-----+------------+--------------+--------------+

