{
  "module_name": "intel_mchbar_regs.h",
  "hash_id": "276882443635e4ffcd41aedc569f1999ab2d98c41f4fe86ad621c378eb0b7715",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/intel_mchbar_regs.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_MCHBAR_REGS__\n#define __INTEL_MCHBAR_REGS__\n\n#include \"i915_reg_defs.h\"\n\n \n\n#define MCHBAR_MIRROR_BASE\t\t\t0x10000\n#define MCHBAR_MIRROR_BASE_SNB\t\t\t0x140000\n\n#define CTG_STOLEN_RESERVED\t\t\t_MMIO(MCHBAR_MIRROR_BASE + 0x34)\n#define ELK_STOLEN_RESERVED\t\t\t_MMIO(MCHBAR_MIRROR_BASE + 0x48)\n#define   G4X_STOLEN_RESERVED_ADDR1_MASK\t(0xFFFF << 16)\n#define   G4X_STOLEN_RESERVED_ADDR2_MASK\t(0xFFF << 4)\n#define   G4X_STOLEN_RESERVED_ENABLE\t\t(1 << 0)\n\n \n#define CSHRDDR3CTL\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE + 0x1a8)\n#define   CSHRDDR3CTL_DDR3\t\t\t(1 << 2)\n\n \n#define DCC\t\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE + 0x200)\n#define   DCC_ADDRESSING_MODE_SINGLE_CHANNEL\t(0 << 0)\n#define   DCC_ADDRESSING_MODE_DUAL_CHANNEL_ASYMMETRIC\t(1 << 0)\n#define   DCC_ADDRESSING_MODE_DUAL_CHANNEL_INTERLEAVED\t(2 << 0)\n#define   DCC_ADDRESSING_MODE_MASK\t\t(3 << 0)\n#define   DCC_CHANNEL_XOR_DISABLE\t\t(1 << 10)\n#define   DCC_CHANNEL_XOR_BIT_17\t\t(1 << 9)\n#define DCC2\t\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE + 0x204)\n#define   DCC2_MODIFIED_ENHANCED_DISABLE\t(1 << 20)\n\n \n#define C0DRB3_BW\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE + 0x206)\n#define C1DRB3_BW\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE + 0x606)\n\n \n#define CLKCFG\t\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE + 0xc00)\n#define CLKCFG_FSB_400\t\t\t\t(0 << 0)\t \n#define CLKCFG_FSB_400_ALT\t\t\t(5 << 0)\t \n#define CLKCFG_FSB_533\t\t\t\t(1 << 0)\t \n#define CLKCFG_FSB_667\t\t\t\t(3 << 0)\t \n#define CLKCFG_FSB_800\t\t\t\t(2 << 0)\t \n#define CLKCFG_FSB_1067\t\t\t\t(6 << 0)\t \n#define CLKCFG_FSB_1067_ALT\t\t\t(0 << 0)\t \n#define CLKCFG_FSB_1333\t\t\t\t(7 << 0)\t \n#define CLKCFG_FSB_1333_ALT\t\t\t(4 << 0)\t \n#define CLKCFG_FSB_1600_ALT\t\t\t(6 << 0)\t \n#define CLKCFG_FSB_MASK\t\t\t\t(7 << 0)\n#define CLKCFG_MEM_533\t\t\t\t(1 << 4)\n#define CLKCFG_MEM_667\t\t\t\t(2 << 4)\n#define CLKCFG_MEM_800\t\t\t\t(3 << 4)\n#define CLKCFG_MEM_MASK\t\t\t\t(7 << 4)\n\n#define HPLLVCO_MOBILE\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE + 0xc0f)\n#define HPLLVCO\t\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE + 0xc38)\n\n#define TSC1\t\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE + 0x1001)\n#define   TSE\t\t\t\t\t(1 << 0)\n#define TR1\t\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE + 0x1006)\n#define TSFS\t\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE + 0x1020)\n#define   TSFS_SLOPE_MASK\t\t\t0x0000ff00\n#define   TSFS_SLOPE_SHIFT\t\t\t8\n#define   TSFS_INTR_MASK\t\t\t0x000000ff\n\n \n#define MLTR_ILK\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE + 0x1222)\n \n#define   MLTR_WM2_MASK\t\t\t\tREG_GENMASK(13, 8)\n#define   MLTR_WM1_MASK\t\t\t\tREG_GENMASK(5, 0)\n\n#define CSIPLL0\t\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE + 0x2c10)\n#define DDRMPLL1\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE + 0x2c20)\n\n#define ILK_GDSR\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE + 0x2ca4)\n#define  ILK_GRDOM_FULL\t\t\t\t(0 << 1)\n#define  ILK_GRDOM_RENDER\t\t\t(1 << 1)\n#define  ILK_GRDOM_MEDIA\t\t\t(3 << 1)\n#define  ILK_GRDOM_MASK\t\t\t\t(3 << 1)\n#define  ILK_GRDOM_RESET_ENABLE\t\t\t(1 << 0)\n\n#define BXT_D_CR_DRP0_DUNIT8\t\t\t0x1000\n#define BXT_D_CR_DRP0_DUNIT9\t\t\t0x1200\n#define   BXT_D_CR_DRP0_DUNIT_START\t\t8\n#define   BXT_D_CR_DRP0_DUNIT_END\t\t11\n#define BXT_D_CR_DRP0_DUNIT(x)\t\t\t_MMIO(MCHBAR_MIRROR_BASE_SNB + \\\n\t\t\t\t\t\t      _PICK_EVEN((x) - 8, BXT_D_CR_DRP0_DUNIT8,\\\n\t\t\t\t\t\t\t\t BXT_D_CR_DRP0_DUNIT9))\n#define   BXT_DRAM_RANK_MASK\t\t\t0x3\n#define   BXT_DRAM_RANK_SINGLE\t\t\t0x1\n#define   BXT_DRAM_RANK_DUAL\t\t\t0x3\n#define   BXT_DRAM_WIDTH_MASK\t\t\t(0x3 << 4)\n#define   BXT_DRAM_WIDTH_SHIFT\t\t\t4\n#define   BXT_DRAM_WIDTH_X8\t\t\t(0x0 << 4)\n#define   BXT_DRAM_WIDTH_X16\t\t\t(0x1 << 4)\n#define   BXT_DRAM_WIDTH_X32\t\t\t(0x2 << 4)\n#define   BXT_DRAM_WIDTH_X64\t\t\t(0x3 << 4)\n#define   BXT_DRAM_SIZE_MASK\t\t\t(0x7 << 6)\n#define   BXT_DRAM_SIZE_SHIFT\t\t\t6\n#define   BXT_DRAM_SIZE_4GBIT\t\t\t(0x0 << 6)\n#define   BXT_DRAM_SIZE_6GBIT\t\t\t(0x1 << 6)\n#define   BXT_DRAM_SIZE_8GBIT\t\t\t(0x2 << 6)\n#define   BXT_DRAM_SIZE_12GBIT\t\t\t(0x3 << 6)\n#define   BXT_DRAM_SIZE_16GBIT\t\t\t(0x4 << 6)\n#define   BXT_DRAM_TYPE_MASK\t\t\t(0x7 << 22)\n#define   BXT_DRAM_TYPE_SHIFT\t\t\t22\n#define   BXT_DRAM_TYPE_DDR3\t\t\t(0x0 << 22)\n#define   BXT_DRAM_TYPE_LPDDR3\t\t\t(0x1 << 22)\n#define   BXT_DRAM_TYPE_LPDDR4\t\t\t(0x2 << 22)\n#define   BXT_DRAM_TYPE_DDR4\t\t\t(0x4 << 22)\n\n#define MCHBAR_CH0_CR_TC_PRE_0_0_0_MCHBAR\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x4000)\n#define   DG1_DRAM_T_RDPRE_MASK\t\t\tREG_GENMASK(16, 11)\n#define   DG1_DRAM_T_RP_MASK\t\t\tREG_GENMASK(6, 0)\n#define MCHBAR_CH0_CR_TC_PRE_0_0_0_MCHBAR_HIGH\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x4004)\n#define   DG1_DRAM_T_RCD_MASK\t\t\tREG_GENMASK(15, 9)\n#define   DG1_DRAM_T_RAS_MASK\t\t\tREG_GENMASK(8, 1)\n\n#define SKL_MAD_INTER_CHANNEL_0_0_0_MCHBAR_MCMAIN\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5000)\n#define   SKL_DRAM_DDR_TYPE_MASK\t\t(0x3 << 0)\n#define   SKL_DRAM_DDR_TYPE_DDR4\t\t(0 << 0)\n#define   SKL_DRAM_DDR_TYPE_DDR3\t\t(1 << 0)\n#define   SKL_DRAM_DDR_TYPE_LPDDR3\t\t(2 << 0)\n#define   SKL_DRAM_DDR_TYPE_LPDDR4\t\t(3 << 0)\n\n \n#define MAD_DIMM_C0\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5004)\n#define MAD_DIMM_C1\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5008)\n#define MAD_DIMM_C2\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x500C)\n#define   MAD_DIMM_ECC_MASK\t\t\t(0x3 << 24)\n#define   MAD_DIMM_ECC_OFF\t\t\t(0x0 << 24)\n#define   MAD_DIMM_ECC_IO_ON_LOGIC_OFF\t\t(0x1 << 24)\n#define   MAD_DIMM_ECC_IO_OFF_LOGIC_ON\t\t(0x2 << 24)\n#define   MAD_DIMM_ECC_ON\t\t\t(0x3 << 24)\n#define   MAD_DIMM_ENH_INTERLEAVE\t\t(0x1 << 22)\n#define   MAD_DIMM_RANK_INTERLEAVE\t\t(0x1 << 21)\n#define   MAD_DIMM_B_WIDTH_X16\t\t\t(0x1 << 20)  \n#define   MAD_DIMM_A_WIDTH_X16\t\t\t(0x1 << 19)  \n#define   MAD_DIMM_B_DUAL_RANK\t\t\t(0x1 << 18)\n#define   MAD_DIMM_A_DUAL_RANK\t\t\t(0x1 << 17)\n#define   MAD_DIMM_A_SELECT\t\t\t(0x1 << 16)\n \n#define   MAD_DIMM_B_SIZE_SHIFT\t\t\t8\n#define   MAD_DIMM_B_SIZE_MASK\t\t\t(0xff << MAD_DIMM_B_SIZE_SHIFT)\n#define   MAD_DIMM_A_SIZE_SHIFT\t\t\t0\n#define   MAD_DIMM_A_SIZE_MASK\t\t\t(0xff << MAD_DIMM_A_SIZE_SHIFT)\n\n#define SKL_MAD_DIMM_CH0_0_0_0_MCHBAR_MCMAIN\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x500C)\n#define SKL_MAD_DIMM_CH1_0_0_0_MCHBAR_MCMAIN\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5010)\n#define   SKL_DRAM_S_SHIFT\t\t\t16\n#define   SKL_DRAM_SIZE_MASK\t\t\t0x3F\n#define   SKL_DRAM_WIDTH_MASK\t\t\t(0x3 << 8)\n#define   SKL_DRAM_WIDTH_SHIFT\t\t\t8\n#define   SKL_DRAM_WIDTH_X8\t\t\t(0x0 << 8)\n#define   SKL_DRAM_WIDTH_X16\t\t\t(0x1 << 8)\n#define   SKL_DRAM_WIDTH_X32\t\t\t(0x2 << 8)\n#define   SKL_DRAM_RANK_MASK\t\t\t(0x1 << 10)\n#define   SKL_DRAM_RANK_SHIFT\t\t\t10\n#define   SKL_DRAM_RANK_1\t\t\t(0x0 << 10)\n#define   SKL_DRAM_RANK_2\t\t\t(0x1 << 10)\n#define   SKL_DRAM_RANK_MASK\t\t\t(0x1 << 10)\n#define   ICL_DRAM_SIZE_MASK\t\t\t0x7F\n#define   ICL_DRAM_WIDTH_MASK\t\t\t(0x3 << 7)\n#define   ICL_DRAM_WIDTH_SHIFT\t\t\t7\n#define   ICL_DRAM_WIDTH_X8\t\t\t(0x0 << 7)\n#define   ICL_DRAM_WIDTH_X16\t\t\t(0x1 << 7)\n#define   ICL_DRAM_WIDTH_X32\t\t\t(0x2 << 7)\n#define   ICL_DRAM_RANK_MASK\t\t\t(0x3 << 9)\n#define   ICL_DRAM_RANK_SHIFT\t\t\t9\n#define   ICL_DRAM_RANK_1\t\t\t(0x0 << 9)\n#define   ICL_DRAM_RANK_2\t\t\t(0x1 << 9)\n#define   ICL_DRAM_RANK_3\t\t\t(0x2 << 9)\n#define   ICL_DRAM_RANK_4\t\t\t(0x3 << 9)\n\n#define SA_PERF_STATUS_0_0_0_MCHBAR_PC\t\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5918)\n#define  DG1_QCLK_RATIO_MASK\t\t\tREG_GENMASK(9, 2)\n#define  DG1_QCLK_REFERENCE\t\t\tREG_BIT(10)\n\n \n#define PCU_PACKAGE_POWER_SKU\t\t\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5930)\n#define   PKG_PKG_TDP\t\t\t\tGENMASK_ULL(14, 0)\n#define   PKG_MIN_PWR\t\t\t\tGENMASK_ULL(30, 16)\n#define   PKG_MAX_PWR\t\t\t\tGENMASK_ULL(46, 32)\n#define   PKG_MAX_WIN\t\t\t\tGENMASK_ULL(54, 48)\n#define     PKG_MAX_WIN_X\t\t\tGENMASK_ULL(54, 53)\n#define     PKG_MAX_WIN_Y\t\t\tGENMASK_ULL(52, 48)\n\n#define PCU_PACKAGE_POWER_SKU_UNIT\t\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5938)\n#define   PKG_PWR_UNIT\t\t\t\tREG_GENMASK(3, 0)\n#define   PKG_ENERGY_UNIT\t\t\tREG_GENMASK(12, 8)\n#define   PKG_TIME_UNIT\t\t\t\tREG_GENMASK(19, 16)\n#define PCU_PACKAGE_ENERGY_STATUS              _MMIO(MCHBAR_MIRROR_BASE_SNB + 0x593c)\n\n#define GEN6_GT_PERF_STATUS\t\t\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5948)\n#define GEN6_RP_STATE_LIMITS\t\t\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5994)\n#define GEN6_RP_STATE_CAP\t\t\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5998)\n#define   RP0_CAP_MASK\t\t\t\tREG_GENMASK(7, 0)\n#define   RP1_CAP_MASK\t\t\t\tREG_GENMASK(15, 8)\n#define   RPN_CAP_MASK\t\t\t\tREG_GENMASK(23, 16)\n\n#define GEN10_FREQ_INFO_REC\t\t\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5ef0)\n#define   RPE_MASK\t\t\t\tREG_GENMASK(15, 8)\n#define PCU_PACKAGE_RAPL_LIMIT\t\t\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x59a0)\n#define   PKG_PWR_LIM_1\t\t\t\tREG_GENMASK(14, 0)\n#define   PKG_PWR_LIM_1_EN\t\t\tREG_BIT(15)\n#define   PKG_PWR_LIM_1_TIME\t\t\tREG_GENMASK(23, 17)\n#define   PKG_PWR_LIM_1_TIME_X\t\t\tREG_GENMASK(23, 22)\n#define   PKG_PWR_LIM_1_TIME_Y\t\t\tREG_GENMASK(21, 17)\n\n \n#define MCH_SSKPD\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5d10)\n#define   SSKPD_NEW_WM0_MASK_HSW\t\tREG_GENMASK64(63, 56)\n#define   SSKPD_WM4_MASK_HSW\t\t\tREG_GENMASK64(40, 32)\n#define   SSKPD_WM3_MASK_HSW\t\t\tREG_GENMASK64(28, 20)\n#define   SSKPD_WM2_MASK_HSW\t\t\tREG_GENMASK64(19, 12)\n#define   SSKPD_WM1_MASK_HSW\t\t\tREG_GENMASK64(11, 4)\n#define   SSKPD_OLD_WM0_MASK_HSW\t\tREG_GENMASK64(3, 0)\n#define   SSKPD_WM3_MASK_SNB\t\t\tREG_GENMASK(29, 24)\n#define   SSKPD_WM2_MASK_SNB\t\t\tREG_GENMASK(21, 16)\n#define   SSKPD_WM1_MASK_SNB\t\t\tREG_GENMASK(13, 8)\n#define   SSKPD_WM0_MASK_SNB\t\t\tREG_GENMASK(5, 0)\n\n \n#define DCLK\t\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5e04)\n#define SKL_MC_BIOS_DATA_0_0_0_MCHBAR_PCU\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5e04)\n#define   DG1_GEAR_TYPE\t\t\t\tREG_BIT(16)\n\n \n#define D_COMP_HSW\t\t\t\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5f0c)\n#define  D_COMP_RCOMP_IN_PROGRESS\t\t(1 << 9)\n#define  D_COMP_COMP_FORCE\t\t\t(1 << 8)\n#define  D_COMP_COMP_DISABLE\t\t\t(1 << 0)\n\n#define BXT_GT_PERF_STATUS\t\t\t_MMIO(MCHBAR_MIRROR_BASE_SNB + 0x7070)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}