0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v,1643996807,verilog,,C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/test_bench.v,,CarrySkipAdder;carrySkip;full_adder;half_adder,,,,,,,,
C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/test_bench.v,1643996863,verilog,,,,test_bench,,,,,,,,
