(S (NP (DT All) (JJ modern) (NNS processors)) (VP (VBP include) (NP (NP (DT a) (NN set)) (PP (IN of) (NP (NN vector) (NNS instructions))))) (. .))
(S (SBAR (IN While) (S (NP (DT this)) (VP (VBZ gives) (NP (DT a) (JJ tremendous) (NN boost)) (PP (TO to) (NP (DT the) (NN performance)))))) (, ,) (NP (PRP it)) (VP (VBZ requires) (NP (NP (DT a) (JJ vectorized) (NN code)) (SBAR (WHNP (WDT that)) (S (VP (MD can) (VP (VB take) (NP (NN advantage)) (PP (IN of) (NP (JJ such) (NNS instructions))))))))) (. .))
(S (SBAR (IN As) (S (NP (DT an) (JJ ideal) (NN vectorization)) (VP (VBZ is) (ADJP (JJ hard) (SBAR (S (VP (TO to) (VP (VB achieve) (PP (IN in) (NP (NN practice))))))))))) (, ,) (NP (CD one)) (VP (VBZ has) (S (VP (TO to) (VP (VB decide) (SBAR (WHADVP (WRB when)) (S (NP (JJ different) (NNS instructions)) (VP (MD may) (VP (VB be) (VP (VBN applied) (PP (TO to) (NP (NP (JJ different) (NNS elements)) (PP (IN of) (NP (DT the) (NN vector) (NN operand)))))))))))))) (. .))
(S (NP (DT This)) (VP (VBZ is) (ADJP (RB especially) (JJ important)) (PP (IN in) (NP (NP (JJ implicit) (NN vectorization)) (PP (IN as) (PP (IN in) (NP (NP (NNP NVIDIA) (NNP CUDA) (NNP Single) (NNP Instruction) (NNP Multiple) (NNP Threads) (PRN (-LRB- -LRB-) (NP (NNP SIMT)) (-RRB- -RRB-)) (NN model)) (, ,) (SBAR (WHADVP (WRB where)) (S (NP (DT the) (NN vectorization) (NNS details)) (VP (VBP are) (VP (VBN hidden) (PP (IN from) (NP (DT the) (NN programmer))))))))))))) (. .))
(S (SBAR (IN In) (NN order) (S (VP (TO to) (VP (VB assess) (NP (NP (DT the) (NNS costs)) (VP (VBN incurred) (PP (IN by) (NP (ADJP (RB incompletely) (JJ vectorized)) (NN code))))))))) (, ,) (NP (PRP we)) (VP (VBP have) (VP (VBN developed) (NP (NP (DT a) (NN micro-benchmark)) (SBAR (WHNP (WDT that)) (S (VP (VBZ measures) (NP (NP (DT the) (NNS characteristics)) (PP (IN of) (NP (DT the) (NNP CUDA) (NN thread) (NN divergence) (NN model))) (PP (IN on) (NP (JJ different) (NNS architectures)))) (S (VP (VBG focusing) (PP (IN on) (NP (DT the) (JJ loops) (NN performance))))))))))) (. .))
