# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab7_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/software/altera/EE310_Lab7/lab7.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:01:50 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work D:/software/altera/EE310_Lab7/lab7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lab7
# -- Compiling architecture bdf_type of lab7
# End time: 00:01:51 on Dec 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/software/altera/EE310_Lab7/MUX2TO1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:01:51 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work D:/software/altera/EE310_Lab7/MUX2TO1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX2TO1
# -- Compiling architecture MUXbhv of MUX2TO1
# End time: 00:01:52 on Dec 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/software/altera/EE310_Lab7/pc.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:01:52 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work D:/software/altera/EE310_Lab7/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behav of pc
# End time: 00:01:53 on Dec 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/software/altera/EE310_Lab7/IR.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:01:53 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work D:/software/altera/EE310_Lab7/IR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IR
# -- Compiling architecture InstructionRegister of IR
# End time: 00:01:53 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/software/altera/EE310_Lab7/alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:01:53 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work D:/software/altera/EE310_Lab7/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Compiling entity alu
# -- Compiling architecture behav of alu
# End time: 00:01:55 on Dec 08,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/software/altera/EE310_Lab7/accu.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:01:55 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work D:/software/altera/EE310_Lab7/accu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity accu
# -- Compiling architecture Accumulator of accu
# End time: 00:01:55 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/software/altera/EE310_Lab7/ramlpm.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:01:55 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work D:/software/altera/EE310_Lab7/ramlpm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ramlpm
# -- Compiling architecture SYN of ramlpm
# End time: 00:01:56 on Dec 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.lab7
add wave -position insertpoint  \
sim:/lab7/store_mem \
sim:/lab7/reset \
sim:/lab7/loadpc \
sim:/lab7/loadac \
sim:/lab7/load_iru \
sim:/lab7/load_irl \
sim:/lab7/incr_pc \
sim:/lab7/fetch \
sim:/lab7/clk \
sim:/lab7/ZFLG \
sim:/lab7/PC_out \
sim:/lab7/NFLG \
sim:/lab7/MDR \
sim:/lab7/IRU \
sim:/lab7/IRL \
sim:/lab7/AC
do lab7.txt
