
Link
==========================================

- [riscv-binutils-gdb](http://github.com/riscv/riscv-binutils-gdb "RISC-V Binutils")<br>
- [riscv-isa-sim](http://github.com/riscv/riscv-isa-sim "RISC-V ISA Simulator")<br>
- [riscv-opcodes](http://github.com/riscv/riscv-opcodes "RISC-V ISA Generate")<br>
- [riscv-llvm](http://github.com/lowRISC/riscv-llvm "RISC-V Backend for LLVM")<br> sync to r317674 <br>
<br>

#### Suspend based on RISC-V ISA design defects, waitting they solve these issues.<br>

------------------------------------------
###### Copyright (c) 2015-2017 Min Chen<br>
###### Contact: Min Chen <chenm003@{163, gmail}.com><br>
