# csci_389_hw
CSCI 389 HW collabs:
### HW1: memoryhierarchy.c Rhody Kaner and Kathy Thompson
#####Disclaimer: We know from our investigation into the CPU cache sizes of our machine that our data is inaccurate. Our graph should show discrete jumps in function at 32 KB(L1 cache), 256 KB(L2 cache), and 3072KB(L3 cache). 
-
