tdma {
    slot0 {
        source = 1;
        destination = 0;
        rate = 0;
        slot_seconds = 2;
        slot_type = MICROMODEM_NARROWBAND_LBL_RANGING;
    } # slot0

    slot1 {
        source = 2;
        destination = 0;
        rate = 0;
        slot_seconds = 2;
        slot_type = MICROMODEM_NARROWBAND_LBL_RANGING;
    } # slot1

    slot2 {
        source = 3;
        destination = 0;
        rate = 0;
        slot_seconds = 2;
        slot_type = MICROMODEM_NARROWBAND_LBL_RANGING;
    } # slot2

    slot3 { # topside support packet
        source = 1;
        destination = 0;
        rate = 0;
        slot_seconds = 12;
        slot_type = DATA;
    } # slot3

    slot4 { # iver28 data packet
        source = 2;
        destination = 0;
        rate = 0;
        slot_seconds = 12;
        slot_type = DATA;
    } # slot4

    slot5 {
        source = 1;
        destination = 0;
        rate = 0;
        slot_seconds = 2;
        slot_type = MICROMODEM_NARROWBAND_LBL_RANGING;
    } # slot5

    slot6 {
        source = 2;
        destination = 0;
        rate = 0;
        slot_seconds = 2;
        slot_type = MICROMODEM_NARROWBAND_LBL_RANGING;
    } # slot6

    slot7 {
        source = 3;
        destination = 0;
        rate = 0;
        slot_seconds = 2;
        slot_type = MICROMODEM_NARROWBAND_LBL_RANGING;
    } # slot7

    slot8 { # topside support packet
        source = 1;
        destination = 0;
        rate = 1;
        slot_seconds = 12;
        slot_type = DATA;
    } # slot8

    slot9 { # iver31 data packet
        source = 3;
        destination = 0;
        rate = 0;
        slot_seconds = 12;
        slot_type = DATA;
    } # slot9
} # tdma
