name: L1CaloGfex
address: 2684420096
address_increment: 4
address_size: 65536
address_width: 32
description: IPbus address table for the L1Calo gFEX zynq FPGA
firmware_path: ../examples
software_path: ../examples
children:
- name: CTEST_REG
  address:
  - 2684420096
  description: A register for testing the AXI interface.
  mask:
  - 4294967295
  permission: rw
  width: 32
- name: N_BCRD_CTRL
  description: Number of BCs read out on specific links, must write before enabling
    data flow.
  children:
  - name: GLBL_LNKS
    address:
    - 2684420108
    description: '[11:0] number of BCs for JET links'
    mask:
    - 261632
    permission: rw
    width: 9
  - name: JET_LNKS
    address:
    - 2684420108
    description: '[23:12] number of BCs for MET links'
    mask:
    - 511
    permission: rw
    width: 9
  - name: TWR_LNKS
    address:
    - 2684420108
    description: '[31:23] reserved. number of BCs for input links (not implemented
      in fw)'
    mask:
    - 4294705152
    permission: rw
    width: 14
- name: GBT_CTRL
  description: GBT control register.
  children:
  - name: SYNC
    address:
    - 2684420112
    description: Synchronization signal. 0=start sync, 1=release sync for data taking.
    mask:
    - 2
    permission: rw
    width: 1
  - name: RST
    address:
    - 2684420112
    description: Software generated system reset bit.
    mask:
    - 4
    permission: rw
    width: 1
- name: ECR_CTRL
  description: '[29] = ECR counter update, [28] = ECR counter clear, [7:0] = ECR counter
    value'
  children:
  - name: VALUE
    address:
    - 2684420116
    description: ECR counter value
    mask:
    - 255
    permission: rw
    width: 8
  - name: CLEAR
    address:
    - 2684420116
    description: ECR counter clear.
    mask:
    - 268435456
    permission: rw
    width: 1
  - name: UPDATE
    address:
    - 2684420116
    description: ECR counter update.
    mask:
    - 536870912
    permission: rw
    width: 1
- name: DATE_TIME
  address:
  - 2684420352
  description: Date and Time Register.
  mask:
  - 4294967295
  permission: r
  width: 32
- name: GIT_HASH
  address:
  - 2684420356
  description: Git hash register.
  mask:
  - 4294967295
  permission: r
  width: 32
- name: FW_VER_CODE
  address:
  - 2684420360
  description: Firmware version of tagged releases
  mask:
  - 4294967295
  permission: r
  width: 32
- name: AIPB_TX_CTRL
  address:
  - 2684420128
  description: pFGPA A SCR transmit control register
  mask:
  - 4294967295
  permission: rw
  width: 32
- name: AIPB_TX_DATA
  address:
  - 2684420132
  description: pFGPA A SCR transmit data register
  mask:
  - 4294967295
  permission: rw
  width: 32
- name: BIPB_TX_CTRL
  address:
  - 2684420136
  description: pFGPA B SCR transmit control register
  mask:
  - 4294967295
  permission: rw
  width: 32
- name: BIPB_TX_DATA
  address:
  - 2684420140
  description: pFGPA B SCR transmit data register
  mask:
  - 4294967295
  permission: rw
  width: 32
- name: CIPB_TX_CTRL
  address:
  - 2684420144
  description: pFGPA C SCR transmit control register
  mask:
  - 4294967295
  permission: rw
  width: 32
- name: CIPB_TX_DATA
  address:
  - 2684420148
  description: pFGPA C SCR transmit data register
  mask:
  - 4294967295
  permission: rw
  width: 32
- name: AIPB_RX_CTRL
  address:
  - 2684420152
  description: pFGPA A SCR receive control register
  mask:
  - 4294967295
  permission: rw
  width: 32
- name: BIPB_RX_CTRL
  address:
  - 2684420156
  description: pFGPA B SCR receive control register
  mask:
  - 4294967295
  permission: rw
  width: 32
- name: CIPB_RX_CTRL
  address:
  - 2684420160
  description: pFGPA C SCR receive control register
  mask:
  - 4294967295
  permission: rw
  width: 32
- name: ZIPB_TX_CTRL
  address:
  - 2684420164
  description: Zynq Streaming SCR transmit control register
  mask:
  - 4294967295
  permission: rw
  width: 32
- name: ZIPB_TX_DATA
  address:
  - 2684420168
  description: Zynq Streaming SCR transmit data register
  mask:
  - 4294967295
  permission: rw
  width: 32
- name: ZIPB_RX_CTRL
  address:
  - 2684420172
  description: Zynq Streaming SCR receive control register
  mask:
  - 4294967295
  permission: rw
  width: 32
- name: AIPB_TX_STAT
  address:
  - 2684420368
  description: pFGPA A SCR transmit status register
  mask:
  - 4294967295
  permission: r
  width: 32
- name: BIPB_TX_STAT
  address:
  - 2684420372
  description: pFGPA B SCR transmit status register
  mask:
  - 4294967295
  permission: r
  width: 32
- name: CIPB_TX_STAT
  address:
  - 2684420376
  description: pFGPA C SCR transmit status register
  mask:
  - 4294967295
  permission: r
  width: 32
- name: AIPB_RX_STAT
  address:
  - 2684420380
  description: pFGPA A SCR receive status register
  mask:
  - 4294967295
  permission: r
  width: 32
- name: AIPB_RX_DATA
  address:
  - 2684420384
  description: pFGPA A SCR receive data register
  mask:
  - 4294967295
  permission: r
  width: 32
- name: BIPB_RX_STAT
  address:
  - 2684420388
  description: pFGPA B SCR receive status register
  mask:
  - 4294967295
  permission: r
  width: 32
- name: BIPB_RX_DATA
  address:
  - 2684420392
  description: pFGPA B SCR receive data register
  mask:
  - 4294967295
  permission: r
  width: 32
- name: CIPB_RX_STAT
  address:
  - 2684420396
  description: pFGPA C SCR receive status register
  mask:
  - 4294967295
  permission: r
  width: 32
- name: CIPB_RX_DATA
  address:
  - 2684420400
  description: pFGPA C SCR receive data register
  mask:
  - 4294967295
  permission: r
  width: 32
- name: ZIPB_TX_STAT
  address:
  - 2684420416
  description: Zynq Streaming SCR transmit status register
  mask:
  - 4294967295
  permission: r
  width: 32
- name: ZIPB_RX_STAT
  address:
  - 2684420420
  description: Zynq Streaming SCR receive status register
  mask:
  - 4294967295
  permission: r
  width: 32
- name: ZIPB_RX_DATA
  address:
  - 2684420424
  description: Zynq Streaming SCR receive data register
  mask:
  - 4294967295
  permission: r
  width: 32
- name: INIT_STAT
  address:
  - 2684420428
  description: Status of global reset, 0x14 on done
  mask:
  - 4294967295
  permission: r
  width: 32
