mpidr	,	V_204
atomic_set	,	F_128
"%s\n"	,	L_3
CCI_PORT_CTRL	,	V_218
pmu_handle_irq	,	F_64
of_match_node	,	F_113
PERF_EF_UPDATE	,	V_137
pmu_event_set_period	,	F_62
del	,	V_175
cci400_get_event_idx	,	F_3
pmu_disable_counter	,	F_36
"ace-lite"	,	L_26
of_get_cpu_node	,	F_146
dev	,	V_2
asmlinkage	,	T_12
bitmap_weight	,	F_74
cpu_online_mask	,	V_185
unlikely	,	F_47
exclude_user	,	V_154
PERF_ATTACH_TASK	,	V_152
match_str	,	V_229
exclude_idle	,	V_157
stop	,	V_177
cci_enable_port_for_self	,	F_151
CCI_PMCR_NCNT_MASK	,	V_88
cci_init_status	,	V_236
__maybe_unused	,	T_4
"DEPRECATED compatible property,"	,	L_13
of_node	,	V_190
cci_nb_ports	,	V_224
CCI_PMU_OVRFLW_FLAG	,	V_124
pmu_free_irq	,	F_50
is_software_event	,	F_87
"event %x:%llx not supported\n"	,	L_9
cci_pmu_hw_events	,	V_11
ssize_t	,	T_1
IRQ_NONE	,	V_121
nr_irqs	,	V_100
free_irq	,	F_52
hw_perf_event	,	V_105
cci5xx_pmu_write_counters	,	F_57
cci_pmu_model	,	V_48
exclude_kernel	,	V_155
format_attrs	,	V_168
"source=?,event=0x%lx\n"	,	L_4
pmu_flags	,	V_132
prev_count	,	V_108
"event=0x%lx,source=0x%x\n"	,	L_2
pmu_save_counters	,	F_40
clear_bit	,	F_85
"node %pOF containing invalid interface-type property, skipping it\n"	,	L_27
pr_info	,	F_131
"unable to request IRQ%d for ARM CCI PMU counters\n"	,	L_7
i	,	V_69
irq	,	V_192
ENOENT	,	V_25
CCI_ENABLE_REQ	,	V_217
EOPNOTSUPP	,	V_153
"node %pOF ACE lite port look-up failure\n"	,	L_22
cp	,	V_228
to_cci_pmu	,	F_44
n	,	V_162
"unable to ioremap CCI port %d\n"	,	L_28
irq_num	,	V_118
pmu_write_counter	,	F_54
event_ranges	,	V_37
perf_invalid_context	,	V_170
platform_device	,	V_49
config	,	V_95
CCI_PMCR_CEN	,	V_82
cci_pmu_alloc	,	F_115
validate_hw_event	,	V_94
platform_has_secure_cci_access	,	F_12
dn	,	V_208
__pmu_write_counters	,	F_55
of_device_is_available	,	F_160
task_ctx_nr	,	V_169
pmu_get_event_idx	,	F_43
CCI_PID2	,	V_42
" the model(%d), truncated."	,	L_12
ret	,	V_126
add	,	V_174
res	,	V_196
rev	,	V_40
count	,	V_117
cpu_port_match	,	F_140
config_base	,	V_91
arm_cci_matches	,	V_231
readl_relaxed	,	F_10
port	,	V_202
cci_ace_get_port	,	F_143
platform_get_resource	,	F_123
CCI_CTRL_STATUS	,	V_219
perf_event	,	V_74
cpuhp_state_add_instance_nocalls	,	F_130
CCI400_R0	,	V_46
CCI400_R1	,	V_47
cci_pmu_get_hw	,	F_68
atomic_dec_and_mutex_lock	,	F_71
hlist_entry_safe	,	F_108
cci_pmu_start	,	F_77
IRQ_RETVAL	,	F_67
pmu_format_attr_group	,	V_167
__cci_control_port_by_device	,	F_154
last_period	,	V_148
__cci_pmu_enable_sync	,	F_27
bitmap_zero	,	F_20
if_type	,	V_23
cci500_validate_hw_event	,	F_14
perf_pmu_register	,	F_106
CCI_IF_SLAVE	,	V_31
pr_debug	,	F_92
ENOMEM	,	V_194
dev_get_drvdata	,	F_101
pmu_disable	,	V_172
period_left	,	V_149
nb_cci_ports	,	V_211
hw_event	,	V_20
CCI_IF_MASTER	,	V_35
cci_pmu_init	,	F_104
CCI_PMU_CNTR_CTRL	,	V_86
hw	,	V_12
raw_spin_unlock_irqrestore	,	F_66
cci_pmu_add	,	F_80
cci_pmu_event_show	,	F_30
model	,	V_36
pmu_attr_groups	,	V_180
ev_code	,	V_22
mapping	,	V_145
cci_portn	,	V_210
CCI_PMU_MAX_HW_CNTRS	,	F_119
CCI_PMU_OVRFLW	,	V_123
index	,	V_203
cpumask_first	,	F_95
__ARMEB__	,	F_152
"ace"	,	L_25
cci_pmu_format_show	,	F_29
IRQ_HANDLED	,	V_125
attrs	,	V_165
event_init	,	V_173
cci_probing	,	V_237
"In-correct number of interrupts: %d, should be %d\n"	,	L_16
hwc	,	V_112
perf_event_update_userpage	,	F_82
irqs	,	V_102
MPIDR_HWID_BITMASK	,	V_206
pmu_event_update	,	F_58
hlist_node	,	V_182
exclude_guest	,	V_159
hw_perf_event_destroy	,	F_70
ACE_LITE_PORT	,	V_213
fixed_hw_cntrs	,	V_131
ACE_PORT	,	V_215
cci5xx_pmu_global_event_show	,	F_13
cpu_port	,	V_201
CCI400_PMU_CNTR0_IDX	,	V_19
pmu_get_max_counters	,	F_42
pmu_map_event	,	F_45
err	,	V_101
max	,	V_39
perf_pmu_disable	,	F_81
fake_pmu	,	V_143
pmu_restore_counters	,	F_41
ACE_INVALID_PORT	,	V_221
pmu_write_register	,	F_34
CCI400_PMU_EVENT_MASK	,	V_24
CCI400_PMU_CYCLE_CNTR_IDX	,	V_16
irq_handler_t	,	T_5
__sync_cache_range_w	,	F_166
nr_cpu_ids	,	V_186
get_event_idx	,	V_92
attach_state	,	V_151
"ARM CCI driver probed\n"	,	L_29
hw_counter	,	V_106
"no irqs for CCI PMUs defined\n"	,	L_5
CCI5xx_INVALID_EVENT	,	V_111
CCI_PMU_CNTR_MASK	,	V_116
of_find_matching_node	,	F_168
CCI_PID2_REV_MASK	,	V_43
CCI_PID2_REV_SHIFT	,	V_44
pdev	,	V_50
pmu_set_event	,	F_39
cci_platform_driver	,	V_200
u32	,	T_3
"ARM %s PMU driver probed"	,	L_17
cpu_logical_map	,	F_148
prev_raw_count	,	V_114
cpumask_test_and_clear_cpu	,	F_109
PERF_EVENT_STATE_OFF	,	V_138
group_leader	,	V_142
CCI_PMU_CNTR_BASE	,	F_33
pmu_cpumask_attr_show	,	F_100
read	,	V_178
local64_add	,	F_60
cpu	,	V_150
__cci_ace_get_port	,	F_141
pmu_fixed_hw_idx	,	F_76
raw_spin_lock_irqsave	,	F_65
plat_device	,	V_98
list_for_each_entry	,	F_90
devm_kzalloc	,	F_117
np	,	V_223
cci_pmu_driver	,	V_199
ENXIO	,	V_235
WARN_ON_ONCE	,	F_78
validate_event	,	F_86
"unable to ioremap CCI ctrl\n"	,	L_30
CCI5xx_PMU_EVENT_SOURCE	,	F_15
"CPU %u does not have an associated CCI port\n"	,	L_21
CCI400_R1_PX	,	V_45
attr	,	V_4
pmu_read_counter	,	F_53
atomic_inc_not_zero	,	F_96
local64_set	,	F_63
CCI_PMU_CNTR_LAST	,	F_5
set_bit	,	F_23
writel	,	F_26
dev_warn	,	F_105
container_of	,	F_2
u64	,	T_6
is_duplicate_irq	,	F_114
pmu_event_attr_group	,	V_164
probe_cci_model	,	F_11
cci_pmu_del	,	F_84
IS_ERR	,	F_121
handler	,	V_96
"CCI PMU version not supported\n"	,	L_15
delta	,	V_113
exclude_hv	,	V_156
writel_relaxed	,	F_35
local64_cmpxchg	,	F_59
validate_group	,	F_88
CCI5xx_PMU_EVENT_CODE	,	F_16
"arm-cci-pmu"	,	L_6
enable_on_exec	,	V_139
CCI_PMU_CNTR	,	V_107
pmu	,	V_90
of_parse_phandle	,	F_142
state	,	V_77
CCI5xx_PORT_GLOBAL	,	V_52
is_sampling_event	,	F_94
events	,	V_76
__naked	,	T_13
request_irq	,	F_49
PORT_VALID	,	V_205
ace_match	,	V_209
"node %pOF missing interface-type property\n"	,	L_24
cci_init	,	F_169
node	,	V_183
get_cci_model	,	F_112
cci_event	,	V_13
CCI5xx_PORT_S4	,	V_58
CCI5xx_PORT_S5	,	V_59
CCI5xx_PORT_S6	,	V_60
saved_mask	,	V_110
GFP_KERNEL	,	V_193
CCI5xx_PORT_S0	,	V_54
device	,	V_1
CCI5xx_PORT_S1	,	V_55
CCI5xx_PORT_S2	,	V_56
nb_ace	,	V_226
CCI5xx_PORT_S3	,	V_57
sample_period	,	V_147
is_ace	,	V_230
mutex_init	,	F_127
of_platform_populate	,	F_134
ports	,	V_212
device_node	,	V_207
probe_cci400_revision	,	F_9
pmu_read_register	,	F_32
mutex_unlock	,	F_72
CCI400_PMU_EVENT_CODE	,	F_8
min	,	V_38
devm_ioremap_resource	,	F_124
u8	,	T_2
atomic_read	,	F_98
CCI400_PORT_M0	,	V_32
CCI400_PORT_M2	,	V_34
CCI400_PORT_M1	,	V_33
kcalloc	,	F_158
num_cntrs	,	V_73
eattr	,	V_7
CCI_IF_GLOBAL	,	V_67
buf	,	V_5
"config=0x%lx\n"	,	L_1
cci_pmu_stop	,	F_79
write_counters	,	V_109
handled	,	V_120
mutex_lock	,	F_97
PERF_HES_ARCH	,	V_79
arm_cci_pmu_matches	,	V_189
smp_processor_id	,	F_129
used_mask	,	V_17
ERR_PTR	,	F_116
active_events	,	V_127
local64_read	,	F_56
__iomem	,	T_11
cci_platform_probe	,	F_132
PERF_HES_UPTODATE	,	V_134
cci_disable_port_by_cpu	,	F_150
cci_probe	,	F_167
__cci_pmu_disable	,	F_28
__hw_perf_event_init	,	F_91
cci_pmu_disable	,	F_75
platform_get_irq	,	F_125
BITS_TO_LONGS	,	F_89
unreachable	,	F_153
cci400_validate_hw_event	,	F_6
pmu_counter_is_enabled	,	F_38
dev_ext_attribute	,	V_6
raw_spin_lock_init	,	F_126
"Missing cpu device node\n"	,	L_20
reserve_mutex	,	V_129
cpumask_pr_args	,	F_103
ioremap	,	F_163
WARN	,	F_147
cci_pmu_put_hw	,	F_69
cci_probe_ports	,	F_157
name	,	V_163
pmu_enable	,	V_171
of_property_read_string	,	F_161
idx	,	V_14
CPUHP_AP_PERF_ARM_CCI_ONLINE	,	V_198
cci550_validate_hw_event	,	F_17
notrace	,	T_10
pmu_enable_counter	,	F_37
dev_err	,	F_48
cci_config	,	V_225
cci_platform_init	,	F_135
pmu_is_valid_counter	,	F_31
of_device_id	,	V_187
new_raw_count	,	V_115
mask	,	V_72
cci_pmu_enable	,	F_73
CCI5xx_PORT_M6	,	V_68
cci_ace_init_ports	,	F_144
CCI5xx_PORT_M2	,	V_63
CCI5xx_PORT_M3	,	V_64
CCI5xx_PORT_M4	,	V_65
CCI5xx_PORT_M5	,	V_66
start	,	V_176
cci_probed	,	F_133
target	,	V_184
cci_pmu_event_init	,	F_93
sibling	,	V_140
CCI5xx_PORT_M0	,	V_61
CCI5xx_PORT_M1	,	V_62
arm_cci_ctrl_if_matches	,	V_232
sync_cache_w	,	F_165
pmu_read	,	F_61
cpumask_any_but	,	F_110
base	,	V_84
pmu_write_counters	,	F_24
leader	,	V_141
cci_pmu_sync_counters	,	F_18
attr_groups	,	V_179
CCI400_PMU_EVENT_SOURCE	,	F_7
cci_pmu	,	V_10
perf_pmu_enable	,	F_83
CCI_PMU_EVT_SEL	,	V_87
CCI_PMCR_NCNT_SHIFT	,	V_89
enable	,	V_216
num_hw_cntrs	,	V_181
CCI400_PORT_S2	,	V_28
val	,	V_80
atomic_t	,	T_8
CCI400_PORT_S1	,	V_27
CCI400_PORT_S4	,	V_30
CCI400_PORT_S3	,	V_29
var	,	V_9
phys	,	V_233
destroy	,	V_161
cpumask_set_cpu	,	F_111
"perf/arm/cci:online"	,	L_18
CCI400_PORT_S0	,	V_26
is_valid	,	V_220
PAGE_SIZE	,	V_8
WARN_ONCE	,	F_155
ENODEV	,	V_99
for_each_possible_cpu	,	F_145
EPERM	,	V_222
of_address_to_resource	,	F_162
"interface-type"	,	L_23
flags	,	V_119
cci_ctrl_base	,	V_41
mutex	,	V_128
enabled	,	V_130
out	,	V_135
for_each_set_bit	,	F_21
pmu_device	,	V_97
"%*pbl"	,	L_10
for_each_child_of_node	,	F_159
event	,	V_75
__cci_pmu_enable_nosync	,	F_25
"requires secure access to CCI registers"	,	L_14
EAGAIN	,	V_18
pmu_lock	,	V_122
event_attrs	,	V_166
EINVAL	,	V_144
cpuhp_setup_state_multi	,	F_136
cci_pmu_models	,	V_51
"Invalid CCI PMU counter %d\n"	,	L_8
test_and_set_bit	,	F_4
devm_kcalloc	,	F_118
init_cpu_port	,	F_138
cci400_pmu_cycle_event_show	,	F_1
__init	,	T_9
PERF_EF_RELOAD	,	V_133
data	,	V_191
atomic_inc	,	F_99
device_attribute	,	V_3
cci_pmu_offline_cpu	,	F_107
cci_hw	,	V_70
cci_ctrl_phys	,	V_234
CCI400_PMU_CYCLES	,	V_15
scnprintf	,	F_102
ev_source	,	V_21
offset	,	V_83
resource	,	V_195
platform_driver_register	,	F_137
__cci_control_port_by_index	,	F_156
cci_port_control	,	F_149
PERF_TYPE_MAX	,	V_93
PTR_ERR	,	F_122
PERF_EF_START	,	V_136
"cci-control-port"	,	L_19
hw_events	,	V_71
exclude_host	,	V_158
cpu_port_is_valid	,	F_139
PERF_HES_STOPPED	,	V_78
"PMU implements more counters(%d) than supported by"	,	L_11
IRQF_SHARED	,	V_103
pmu_request_irq	,	F_46
IORESOURCE_MEM	,	V_197
value	,	V_85
DECLARE_BITMAP	,	F_19
CCI_PMCR	,	V_81
cci_pmu_probe	,	F_120
cpus	,	V_160
irqreturn_t	,	T_7
match	,	V_188
cpun	,	V_214
WARN_ON	,	F_22
CCI5xx_PMU_EVENT_MASK	,	V_53
resource_size	,	F_164
test_and_clear_bit	,	F_51
active_irqs	,	V_104
event_base	,	V_146
nb_ace_lite	,	V_227
