$date
	Tue Nov 04 14:12:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module bus_switch_tb $end
$var wire 16 ! data_out_b [15:0] $end
$var wire 16 " data_out_a [15:0] $end
$var wire 8 # addr_out_b [7:0] $end
$var wire 8 $ addr_out_a [7:0] $end
$var reg 8 % addr_in [7:0] $end
$var reg 1 & clk $end
$var reg 16 ' data_in [15:0] $end
$var reg 1 ( resetn $end
$var reg 1 ) valid $end
$scope module dut $end
$var wire 8 * addr_in [7:0] $end
$var wire 1 & clk $end
$var wire 16 + data_in [15:0] $end
$var wire 1 ( resetn $end
$var wire 1 ) valid $end
$var reg 8 , addr [7:0] $end
$var reg 8 - addr_out_a [7:0] $end
$var reg 8 . addr_out_b [7:0] $end
$var reg 16 / data [15:0] $end
$var reg 16 0 data_out_a [15:0] $end
$var reg 16 1 data_out_b [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
0)
0(
b0 '
0&
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#5000
1&
#10000
0&
1(
#15000
1&
#20000
0&
b1001000110100 '
b1001000110100 +
b10000 %
b10000 *
1)
#25000
b1001000110100 /
b10000 ,
1&
#30000
0&
0)
#35000
b1001000110100 "
b1001000110100 0
b10000 $
b10000 -
1&
#40000
0&
b100001100100001 '
b100001100100001 +
b1000000 %
b1000000 *
1)
#45000
b100001100100001 /
b1000000 ,
1&
#50000
0&
0)
#55000
b100001100100001 !
b100001100100001 1
b1000000 #
b1000000 .
b0 "
b0 0
b0 $
b0 -
1&
#60000
0&
b1010101010101010 '
b1010101010101010 +
b10101010 %
b10101010 *
1)
#65000
b1010101010101010 /
b10101010 ,
1&
#70000
0&
#75000
b1010101010101010 !
b1010101010101010 1
b10101010 #
b10101010 .
1&
#80000
0&
#85000
1&
#90000
0&
#95000
1&
#100000
0&
#105000
1&
#110000
0&
