#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\alial\scoop\apps\iverilog\current\lib\ivl\system.vpi";
:vpi_module "C:\Users\alial\scoop\apps\iverilog\current\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\alial\scoop\apps\iverilog\current\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\alial\scoop\apps\iverilog\current\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\alial\scoop\apps\iverilog\current\lib\ivl\va_math.vpi";
S_00000217cf0f80b0 .scope module, "execute_tb" "execute_tb" 2 3;
 .timescale -9 -12;
v00000217cf16cf30_0 .var "alu_op", 1 0;
v00000217cf16cb70_0 .net "alu_result", 31 0, v00000217cf0f71e0_0;  1 drivers
v00000217cf16cad0_0 .var "alu_src", 0 0;
v00000217cf16db10_0 .var "clk", 0 0;
v00000217cf16d570_0 .var "funct3", 2 0;
v00000217cf16d930_0 .var "funct7_5", 0 0;
v00000217cf16e290_0 .var "imm", 31 0;
v00000217cf16d110_0 .var "rd", 4 0;
v00000217cf16dc50_0 .net "rd1", 31 0, L_00000217cf16df70;  1 drivers
v00000217cf16d250_0 .net "rd2", 31 0, L_00000217cf182e70;  1 drivers
v00000217cf16dd90_0 .var "rs1", 4 0;
v00000217cf16d2f0_0 .var "rs2", 4 0;
v00000217cf16cfd0_0 .var "we", 0 0;
v00000217cf16de30_0 .net "zero", 0 0, L_00000217cf181930;  1 drivers
S_00000217cf107cf0 .scope module, "uut" "execute" 2 18, 3 1 0, S_00000217cf0f80b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 2 "alu_op";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 1 "alu_src";
    .port_info 8 /INPUT 3 "funct3";
    .port_info 9 /INPUT 1 "funct7_5";
    .port_info 10 /OUTPUT 32 "alu_result";
    .port_info 11 /OUTPUT 1 "zero";
    .port_info 12 /OUTPUT 32 "rd1";
    .port_info 13 /OUTPUT 32 "rd2";
v00000217cf16d390_0 .net "alu_control", 3 0, v00000217cf0f75a0_0;  1 drivers
v00000217cf16d9d0_0 .net "alu_op", 1 0, v00000217cf16cf30_0;  1 drivers
v00000217cf16ded0_0 .net "alu_result", 31 0, v00000217cf0f71e0_0;  alias, 1 drivers
v00000217cf16c710_0 .net "alu_src", 0 0, v00000217cf16cad0_0;  1 drivers
v00000217cf16e010_0 .net "clk", 0 0, v00000217cf16db10_0;  1 drivers
v00000217cf16d1b0_0 .net "funct3", 2 0, v00000217cf16d570_0;  1 drivers
v00000217cf16c670_0 .net "funct7_5", 0 0, v00000217cf16d930_0;  1 drivers
v00000217cf16da70_0 .net "imm", 31 0, v00000217cf16e290_0;  1 drivers
v00000217cf16d890_0 .net "op2", 31 0, L_00000217cf182a10;  1 drivers
v00000217cf16c7b0_0 .net "rd", 4 0, v00000217cf16d110_0;  1 drivers
v00000217cf16cd50_0 .net "rd1", 31 0, L_00000217cf16df70;  alias, 1 drivers
v00000217cf16d750_0 .net "rd2", 31 0, L_00000217cf182e70;  alias, 1 drivers
v00000217cf16ce90_0 .net "rs1", 4 0, v00000217cf16dd90_0;  1 drivers
v00000217cf16c850_0 .net "rs2", 4 0, v00000217cf16d2f0_0;  1 drivers
v00000217cf16ca30_0 .net "we", 0 0, v00000217cf16cfd0_0;  1 drivers
v00000217cf16e3d0_0 .net "zero", 0 0, L_00000217cf181930;  alias, 1 drivers
L_00000217cf182a10 .functor MUXZ 32, L_00000217cf182e70, v00000217cf16e290_0, v00000217cf16cad0_0, C4<>;
S_00000217cf107f70 .scope module, "alu_core" "alu" 3 42, 4 1 0, S_00000217cf107cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_00000217cf1b02c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217cf0f7aa0_0 .net/2u *"_ivl_0", 31 0, L_00000217cf1b02c8;  1 drivers
v00000217cf0f7f00_0 .net "a", 31 0, L_00000217cf16df70;  alias, 1 drivers
v00000217cf0f7b40_0 .net "alu_control", 3 0, v00000217cf0f75a0_0;  alias, 1 drivers
v00000217cf0f7d20_0 .net "b", 31 0, L_00000217cf182a10;  alias, 1 drivers
v00000217cf0f71e0_0 .var "result", 31 0;
v00000217cf0f7280_0 .net "zero", 0 0, L_00000217cf181930;  alias, 1 drivers
E_00000217cf0f2570 .event anyedge, v00000217cf0f7b40_0, v00000217cf0f7f00_0, v00000217cf0f7d20_0;
L_00000217cf181930 .cmp/eq 32, v00000217cf0f71e0_0, L_00000217cf1b02c8;
S_00000217cf0c6780 .scope module, "alu_ctl" "alu_control" 3 31, 5 1 0, S_00000217cf107cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_5";
    .port_info 3 /OUTPUT 4 "alu_control";
v00000217cf0f78c0_0 .net "ALUOp", 1 0, v00000217cf16cf30_0;  alias, 1 drivers
v00000217cf0f75a0_0 .var "alu_control", 3 0;
v00000217cf0f7000_0 .net "funct3", 2 0, v00000217cf16d570_0;  alias, 1 drivers
v00000217cf0f7320_0 .net "funct7_5", 0 0, v00000217cf16d930_0;  alias, 1 drivers
E_00000217cf0f25f0 .event anyedge, v00000217cf0f78c0_0, v00000217cf0f7320_0, v00000217cf0f7000_0;
S_00000217cf0c6910 .scope module, "rf" "regfile" 3 19, 6 1 0, S_00000217cf107cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v00000217cf0f70a0_0 .net *"_ivl_0", 31 0, L_00000217cf16d070;  1 drivers
v00000217cf0f7960_0 .net *"_ivl_10", 31 0, L_00000217cf16d430;  1 drivers
v00000217cf0f76e0_0 .net *"_ivl_12", 6 0, L_00000217cf16d610;  1 drivers
L_00000217cf1b0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000217cf0f7dc0_0 .net *"_ivl_15", 1 0, L_00000217cf1b0160;  1 drivers
v00000217cf0f73c0_0 .net *"_ivl_18", 31 0, L_00000217cf16d6b0;  1 drivers
L_00000217cf1b01a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217cf0f7e60_0 .net *"_ivl_21", 26 0, L_00000217cf1b01a8;  1 drivers
L_00000217cf1b01f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217cf0f7820_0 .net/2u *"_ivl_22", 31 0, L_00000217cf1b01f0;  1 drivers
v00000217cf0f7be0_0 .net *"_ivl_24", 0 0, L_00000217cf16d7f0;  1 drivers
L_00000217cf1b0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217cf0f7460_0 .net/2u *"_ivl_26", 31 0, L_00000217cf1b0238;  1 drivers
v00000217cf0f7640_0 .net *"_ivl_28", 31 0, L_00000217cf16e0b0;  1 drivers
L_00000217cf1b0088 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217cf0f7c80_0 .net *"_ivl_3", 26 0, L_00000217cf1b0088;  1 drivers
v00000217cf0f7780_0 .net *"_ivl_30", 6 0, L_00000217cf16c530;  1 drivers
L_00000217cf1b0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000217cf0f7500_0 .net *"_ivl_33", 1 0, L_00000217cf1b0280;  1 drivers
L_00000217cf1b00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217cf0f7a00_0 .net/2u *"_ivl_4", 31 0, L_00000217cf1b00d0;  1 drivers
v00000217cf16cc10_0 .net *"_ivl_6", 0 0, L_00000217cf16e330;  1 drivers
L_00000217cf1b0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217cf16c5d0_0 .net/2u *"_ivl_8", 31 0, L_00000217cf1b0118;  1 drivers
v00000217cf16c8f0_0 .net "clk", 0 0, v00000217cf16db10_0;  alias, 1 drivers
v00000217cf16e150_0 .net "rd", 4 0, v00000217cf16d110_0;  alias, 1 drivers
v00000217cf16ccb0_0 .net "rd1", 31 0, L_00000217cf16df70;  alias, 1 drivers
v00000217cf16e1f0_0 .net "rd2", 31 0, L_00000217cf182e70;  alias, 1 drivers
v00000217cf16cdf0 .array "regs", 31 0, 31 0;
v00000217cf16c990_0 .net "rs1", 4 0, v00000217cf16dd90_0;  alias, 1 drivers
v00000217cf16dcf0_0 .net "rs2", 4 0, v00000217cf16d2f0_0;  alias, 1 drivers
v00000217cf16d4d0_0 .net "wd", 31 0, v00000217cf0f71e0_0;  alias, 1 drivers
v00000217cf16dbb0_0 .net "we", 0 0, v00000217cf16cfd0_0;  alias, 1 drivers
E_00000217cf0f1370 .event posedge, v00000217cf16c8f0_0;
L_00000217cf16d070 .concat [ 5 27 0 0], v00000217cf16dd90_0, L_00000217cf1b0088;
L_00000217cf16e330 .cmp/eq 32, L_00000217cf16d070, L_00000217cf1b00d0;
L_00000217cf16d430 .array/port v00000217cf16cdf0, L_00000217cf16d610;
L_00000217cf16d610 .concat [ 5 2 0 0], v00000217cf16dd90_0, L_00000217cf1b0160;
L_00000217cf16df70 .functor MUXZ 32, L_00000217cf16d430, L_00000217cf1b0118, L_00000217cf16e330, C4<>;
L_00000217cf16d6b0 .concat [ 5 27 0 0], v00000217cf16d2f0_0, L_00000217cf1b01a8;
L_00000217cf16d7f0 .cmp/eq 32, L_00000217cf16d6b0, L_00000217cf1b01f0;
L_00000217cf16e0b0 .array/port v00000217cf16cdf0, L_00000217cf16c530;
L_00000217cf16c530 .concat [ 5 2 0 0], v00000217cf16d2f0_0, L_00000217cf1b0280;
L_00000217cf182e70 .functor MUXZ 32, L_00000217cf16e0b0, L_00000217cf1b0238, L_00000217cf16d7f0, C4<>;
    .scope S_00000217cf0c6910;
T_0 ;
    %wait E_00000217cf0f1370;
    %load/vec4 v00000217cf16dbb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v00000217cf16e150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000217cf16d4d0_0;
    %load/vec4 v00000217cf16e150_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217cf16cdf0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000217cf0c6780;
T_1 ;
    %wait E_00000217cf0f25f0;
    %load/vec4 v00000217cf0f78c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v00000217cf0f7320_0;
    %load/vec4 v00000217cf0f7000_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.17;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.17;
T_1.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.17;
T_1.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.17;
T_1.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.17;
T_1.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.17;
T_1.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.17;
T_1.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.17;
T_1.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.17;
T_1.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.17;
T_1.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.17;
T_1.17 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v00000217cf0f7000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.27;
T_1.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.27;
T_1.19 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.27;
T_1.20 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.27;
T_1.21 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.27;
T_1.22 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.27;
T_1.23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.27;
T_1.24 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.27;
T_1.25 ;
    %load/vec4 v00000217cf0f7320_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.28, 8;
    %pushi/vec4 13, 0, 4;
    %jmp/1 T_1.29, 8;
T_1.28 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_1.29, 8;
 ; End of false expr.
    %blend;
T_1.29;
    %store/vec4 v00000217cf0f75a0_0, 0, 4;
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000217cf107f70;
T_2 ;
    %wait E_00000217cf0f2570;
    %load/vec4 v00000217cf0f7b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000217cf0f71e0_0, 0, 32;
    %jmp T_2.11;
T_2.0 ;
    %load/vec4 v00000217cf0f7f00_0;
    %load/vec4 v00000217cf0f7d20_0;
    %and;
    %store/vec4 v00000217cf0f71e0_0, 0, 32;
    %jmp T_2.11;
T_2.1 ;
    %load/vec4 v00000217cf0f7f00_0;
    %load/vec4 v00000217cf0f7d20_0;
    %or;
    %store/vec4 v00000217cf0f71e0_0, 0, 32;
    %jmp T_2.11;
T_2.2 ;
    %load/vec4 v00000217cf0f7f00_0;
    %load/vec4 v00000217cf0f7d20_0;
    %add;
    %store/vec4 v00000217cf0f71e0_0, 0, 32;
    %jmp T_2.11;
T_2.3 ;
    %load/vec4 v00000217cf0f7f00_0;
    %load/vec4 v00000217cf0f7d20_0;
    %sub;
    %store/vec4 v00000217cf0f71e0_0, 0, 32;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v00000217cf0f7f00_0;
    %load/vec4 v00000217cf0f7d20_0;
    %xor;
    %store/vec4 v00000217cf0f71e0_0, 0, 32;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v00000217cf0f7f00_0;
    %load/vec4 v00000217cf0f7d20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000217cf0f71e0_0, 0, 32;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v00000217cf0f7f00_0;
    %load/vec4 v00000217cf0f7d20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000217cf0f71e0_0, 0, 32;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v00000217cf0f7f00_0;
    %load/vec4 v00000217cf0f7d20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000217cf0f71e0_0, 0, 32;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v00000217cf0f7f00_0;
    %load/vec4 v00000217cf0f7d20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %store/vec4 v00000217cf0f71e0_0, 0, 32;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v00000217cf0f7f00_0;
    %load/vec4 v00000217cf0f7d20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %store/vec4 v00000217cf0f71e0_0, 0, 32;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000217cf0f80b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217cf16db10_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v00000217cf16db10_0;
    %inv;
    %store/vec4 v00000217cf16db10_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_00000217cf0f80b0;
T_4 ;
    %vpi_call 2 43 "$dumpfile", "sim/execute.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000217cf0f80b0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217cf16cfd0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000217cf16cf30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217cf16cad0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000217cf16d570_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217cf16d930_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000217cf16e290_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000217cf16cdf0, 4, 0;
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000217cf16cdf0, 4, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000217cf16dd90_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000217cf16d2f0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000217cf16d110_0, 0, 5;
    %delay 20000, 0;
    %vpi_call 2 64 "$display", "x1 = %d, x2 = %d, ALU result = %d", &A<v00000217cf16cdf0, 1>, &A<v00000217cf16cdf0, 2>, &A<v00000217cf16cdf0, 5> {0 0 0};
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench/execute_tb.v";
    "src/execute.v";
    "src/alu.v";
    "src/alu_control.v";
    "src/regfile.v";
