// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
// Date        : Thu Feb 15 12:15:51 2018
// Host        : goeders-ssh4 running 64-bit Ubuntu 16.04.3 LTS
// Command     : write_verilog ../dt/atahost_dt/atahost_dt_synth.v -force
// Design      : top
// Purpose     : This is a Verilog netlist of the current design or from a specific cell of the design. The output is an
//               IEEE 1364-2001 compliant Verilog HDL file that contains netlist information obtained from the input
//               design files.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* ARST_LVL = "1'b0" *) (* DMA_mode0_Td = "21" *) (* DMA_mode0_Teoc = "21" *) 
(* DMA_mode0_Tm = "4" *) (* ECO_CHECKSUM = "157dd5d4" *) (* NO_IOBUF_INSERTION *) 
(* PIO_mode0_T1 = "6" *) (* PIO_mode0_T2 = "28" *) (* PIO_mode0_T4 = "2" *) 
(* PIO_mode0_Teoc = "23" *) (* STRUCTURAL_NETLIST = "yes" *) (* TWIDTH = "8" *) 
module atahost
   (wb_clk_i,
    arst_i,
    wb_rst_i,
    wb_cyc_i,
    wb_stb_i,
    wb_ack_o,
    wb_rty_o,
    wb_err_o,
    wb_adr_i,
    wb_dat_i,
    wb_dat_o,
    wb_sel_i,
    wb_we_i,
    wb_inta_o,
    DMA_req,
    DMA_Ack,
    resetn_pad_o,
    dd_pad_i,
    dd_pad_o,
    dd_padoe_o,
    da_pad_o,
    cs0n_pad_o,
    cs1n_pad_o,
    diorn_pad_o,
    diown_pad_o,
    iordy_pad_i,
    intrq_pad_i,
    dmarq_pad_i,
    dmackn_pad_o);
  input wb_clk_i;
  input arst_i;
  input wb_rst_i;
  input wb_cyc_i;
  input wb_stb_i;
  output wb_ack_o;
  output wb_rty_o;
  output wb_err_o;
  input [6:2]wb_adr_i;
  input [31:0]wb_dat_i;
  output [31:0]wb_dat_o;
  input [3:0]wb_sel_i;
  input wb_we_i;
  output wb_inta_o;
  output DMA_req;
  input DMA_Ack;
  output resetn_pad_o;
  input [15:0]dd_pad_i;
  output [15:0]dd_pad_o;
  output dd_padoe_o;
  output [2:0]da_pad_o;
  output cs0n_pad_o;
  output cs1n_pad_o;
  output diorn_pad_o;
  output diown_pad_o;
  input iordy_pad_i;
  input intrq_pad_i;
  input dmarq_pad_i;
  output dmackn_pad_o;

  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \<const0>__0__0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \<const1>__0__0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [31:0]D;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire DIOR_i_1__0_n_0;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire DIOR_i_1_n_0;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire DIOW_i_1__0_n_0;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire DIOW_i_1_n_0;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire DMATxFull;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire DMA_Ack;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire DMA_dmarq;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire DMA_req;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Td ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Td[1]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Td[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Td[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Td[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Td[5]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Td[6]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Td[7]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Teoc ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Teoc[1]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Teoc[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Teoc[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Teoc[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Teoc[5]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Teoc[6]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Teoc[7]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Tm ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Tm[1]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Tm[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Tm[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Tm[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Tm[5]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Tm[6]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.Tm[7]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.dTfw_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \DMA_timing_ctrl.igo_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire DMActrl_BeLeC0;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire DMActrl_BeLeC1;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire DMActrl_DMAen;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire DMActrl_dir;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire DMAsel;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire DMAtip;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire IDEctrl_FATR0;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire IDEctrl_FATR1;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire IDEctrl_IDEen;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire IDEctrl_ppen;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire IDEctrl_rst;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire IORDYen_i_1_n_0;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire PIO_cmdport_IORDYen;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire PIO_dport0_IORDYen;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire PIO_dport1_IORDYen;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [2:0]PIO_dport1_T1;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [4:2]PIO_dport1_T2;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire PIO_dport1_T4;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [4:0]PIO_dport1_Teoc0_in;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire PIOpp_full;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire PIOsel;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire PIOtip;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire Q;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[10]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[11]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[12]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[13]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[14]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[15]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[16]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[17]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[18]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[19]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[1]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[20]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[21]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[22]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[23]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[24]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[25]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[26]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[27]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[28]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[29]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[30]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[31]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[31]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[5]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[6]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[7]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[8]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Q[9]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [7:0]Qi;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[0]_i_1__0_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[0]_i_1__1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[0]_i_1__2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[0]_i_1__3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[0]_i_1__4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[0]_i_1__5_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[0]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[1]_i_1__0_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[1]_i_1__1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[1]_i_1__2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[1]_i_1__3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[1]_i_1__4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[1]_i_1__5_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[1]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[2]_i_1__0_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[2]_i_1__1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[2]_i_1__2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[2]_i_1__3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[2]_i_1__4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[2]_i_1__5_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[2]_i_2__0_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[2]_i_2__1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[2]_i_2__2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[2]_i_2__3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[2]_i_2__4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[2]_i_2__5_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[2]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[3]_i_1__0_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[3]_i_1__1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[3]_i_1__2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[3]_i_1__3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[3]_i_1__4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[3]_i_1__5_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[3]_i_2__0_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[3]_i_2__1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[3]_i_2__2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[3]_i_2__3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[3]_i_2__4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[3]_i_2__5_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[3]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[4]_i_1__0_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[4]_i_1__1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[4]_i_1__2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[4]_i_1__3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[4]_i_1__4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[4]_i_1__5_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[4]_i_2__0_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[4]_i_2__1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[4]_i_2__2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[4]_i_2__3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[4]_i_2__4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[4]_i_2__5_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[4]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[5]_i_1__0_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[5]_i_1__1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[5]_i_1__2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[5]_i_1__3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[5]_i_1__4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[5]_i_1__5_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[5]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[6]_i_1__0_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[6]_i_1__1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[6]_i_1__2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[6]_i_1__3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[6]_i_1__4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[6]_i_1__5_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[6]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[6]_i_2__0_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[6]_i_2__1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[6]_i_2__2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[6]_i_2__3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[6]_i_2__4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[6]_i_2__5_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[6]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[7]_i_1__0_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[7]_i_1__1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[7]_i_1__2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[7]_i_1__3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[7]_i_1__4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[7]_i_1__5_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[7]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[7]_i_2__0_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[7]_i_2__1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[7]_i_2__2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[7]_i_2__3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[7]_i_2__4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[7]_i_2__5_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Qi[7]_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire SelDev_i_1_n_0;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire SelDev_i_4_n_0;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [7:0]T1;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T1[0]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T1[1]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T1[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T1[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T1[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T1[5]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T1[6]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T1[7]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T1[7]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T1[7]_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [7:0]T2;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T2[0]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T2[1]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T2[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T2[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T2[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T2[5]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T2[6]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T2[7]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [7:0]T4;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T4[0]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T4[1]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T4[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T4[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T4[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T4[5]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T4[6]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \T4[7]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [7:0]Td;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [7:0]Teoc;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Teoc[0]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Teoc[1]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Teoc[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Teoc[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Teoc[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Teoc[5]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Teoc[6]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \Teoc[7]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [7:0]Tm;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire arst_i;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire busy_i_1_n_0;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire cDMARQ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire cINTRQ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire cIORDY;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire cs0n_pad_o;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire cs1n_pad_o;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [2:0]da_pad_o;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [31:0]data2;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [31:0]data3;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [31:0]data4;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [31:0]data5;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [31:0]data6;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [15:0]dd_pad_i;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [15:0]dd_pad_o;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire dd_padoe_o;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire diorn_pad_o;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire diown_pad_o;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire dmackn_pad_o;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire dmarq_pad_i;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire drd_ptr;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire dstrb;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire dstrb_i_2_n_0;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_req.hgo_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_req.iDMA_req_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_req.iDMA_req_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.RxWr_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.Tfw_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.readDlw ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.readDlw[10]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.readDlw[11]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.readDlw[12]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.readDlw[13]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.readDlw[14]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.readDlw[15]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.readDlw[15]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.readDlw[1]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.readDlw[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.readDlw[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.readDlw[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.readDlw[5]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.readDlw[6]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.readDlw[7]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.readDlw[8]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.readDlw[9]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDfw ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDfw[10]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDfw[11]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDfw[12]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDfw[13]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDfw[14]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDfw[15]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDfw[15]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDfw[1]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDfw[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDfw[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDfw[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDfw[5]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDfw[6]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDfw[7]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDfw[8]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDfw[9]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDlw ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDlw[10]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDlw[11]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDlw[12]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDlw[13]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDlw[14]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDlw[15]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDlw[1]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDlw[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDlw[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDlw[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDlw[5]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDlw[6]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDlw[7]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDlw[8]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_DMA_sigs.writeDlw[9]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.CS0n_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.CS1n_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DA ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DA[1]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DA[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DDo ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DDo[10]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DDo[11]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DDo[12]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DDo[13]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DDo[14]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DDo[15]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DDo[1]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DDo[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DDo[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DDo[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DDo[5]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DDo[6]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DDo[7]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DDo[8]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DDo[9]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DDoe_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DIORn_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DIOWn_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.DMACKn_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.RESETn_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_ata_sigs.RESETn_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_bc_dec.store_pp_full_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_pingpong.dping_valid_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_pingpong.dpong_valid_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_pingpong.dsel_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_pingpong.iack_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_pingpong.iack_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_pingpong.iack_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_pingpong.ping_valid_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_pingpong.ping_we_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_pingpong.pong_a ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \gen_pingpong.pong_valid_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire iQ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \iQ[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \iQ[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \iQ[3]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire iRxEmpty;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire intrq_pad_i;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire iordy_pad_i;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire irq;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire msb_i_1_n_0;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire oe_i_1_n_0;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire p_0_in;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [31:0]p_1_in;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [15:0]ping_d;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [15:0]pong_d;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [15:0]q;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire rci_i_2__0_n_0;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire rci_i_2__1_n_0;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire rci_i_2__2_n_0;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire rci_i_2__4_n_0;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire rci_i_2_n_0;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [15:0]readDfw;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [15:0]readDlw;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \register_block.CtrlReg ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \register_block.CtrlReg[31]_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \register_block.DMA_dev0_Tm ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \register_block.DMA_dev1_Tm ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \register_block.PIO_cmdport_T1 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \register_block.PIO_dport0_T1 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \register_block.PIO_dport1_T1 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \register_block.gen_stat_reg.dirq_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \register_block.gen_stat_reg.int_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \register_block.gen_stat_reg.int_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \register_block.gen_stat_reg.int_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \register_block.gen_stat_reg.int_i_5_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire resetn_pad_o;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \statemachine.DMAgo_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \statemachine.DMAgo_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \statemachine.DMAtip_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \statemachine.DMAtip_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \statemachine.PIOgo_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \statemachine.PIOtip_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \statemachine.PIOtip_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \statemachine.PIOtip_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \statemachine.c_state ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \statemachine.c_state[1]_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/CONsel__1 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/p_30_in ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/p_42_in ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_ ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_[11] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_[12] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_[14] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_[16] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_[17] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_[18] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_[19] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_[20] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_[21] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_[22] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_[23] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_[24] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_[25] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_[26] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_[27] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_[28] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_[29] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_[30] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.CtrlReg_reg_n_0_[31] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/register_block.gen_stat_reg.dirq_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u0/store_pp_full ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DIOR ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DIOW ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/BeLeC__0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_ ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[7] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_ ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[7] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_ ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[7] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_ ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[7] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/DMA_timing_ctrl.dTfw_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/Tfw ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/TxRd ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/dstrb ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMA_req.hgo_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMA_sigs.RxWr_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [1:0]\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_1 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_2 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_3 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_4 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_5 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_1 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_2 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_3 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_4 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_5 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_1 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_2 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_3 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_4 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_5 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_1 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_2 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_3 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_4 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_5 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31_n_1 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_1 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_2 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_3 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_4 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_5 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [2:0]\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_ ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[10] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[11] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[12] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[13] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[14] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[15] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[16] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[17] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[18] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[19] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[20] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[21] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[22] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[23] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[24] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[25] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[26] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[27] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[28] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[29] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[30] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[31] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[7] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[8] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[9] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/go ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMA_control/iDMA_req ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMAdior ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/DMAdiow ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/IORDYen ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/busy_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_ ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[7] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_ ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[7] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/hT2done ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/hT2done_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_ ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[4] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[5] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[6] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[7] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/dir ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/gen_pingpong.dping_valid_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/gen_pingpong.dpong_valid_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/gen_pingpong.dsel_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/gen_pingpong.ping_we_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/gen_pingpong.pong_we_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/gen_pingpong.rpp_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/iack ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [3:0]\u1/PIO_control/ping_a ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/ping_d ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/ping_valid ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [3:0]\u1/PIO_control/pong_a ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/pong_valid ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/rpp ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/sel_strb__3 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/wpp ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIO_control/wpp5_out ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [3:0]\u1/PIOa ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIOoe ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/PIOreq ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/SelDev ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/go ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/iDMAgo__0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/nxt_state0__1 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/nxt_state111_out ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/statemachine.DMAgo_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/statemachine.c_state ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/statemachine.c_state[1]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/statemachine.c_state_reg_n_0_ ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/statemachine.c_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \u1/synch_incoming.sIORDY_reg_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire valid_i_1_n_0;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire wb_ack_o;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [6:2]wb_adr_i;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire wb_clk_i;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire wb_cyc_i;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [31:0]wb_dat_i;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [31:0]wb_dat_o;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[0]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[0]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[0]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[0]_INST_0_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[10]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[10]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[10]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[10]_INST_0_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[11]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[11]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[11]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[11]_INST_0_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[12]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[12]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[12]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[12]_INST_0_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[13]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[13]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[13]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[13]_INST_0_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[14]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[14]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[14]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[14]_INST_0_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[15]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[15]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[15]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[15]_INST_0_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[16]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[16]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[17]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[17]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[18]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[18]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[19]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[19]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[1]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[1]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[1]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[1]_INST_0_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[20]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[20]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[21]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[21]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[22]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[22]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[23]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[23]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[24]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[24]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[24]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[25]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[25]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[25]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[26]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[26]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[26]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[27]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[27]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[27]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[28]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[28]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[28]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[29]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[29]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[29]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[2]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[2]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[2]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[2]_INST_0_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[30]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[30]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[30]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[31]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[31]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[31]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[31]_INST_0_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[31]_INST_0_i_5_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[3]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[3]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[3]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[3]_INST_0_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[4]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[4]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[4]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[4]_INST_0_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[5]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[5]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[5]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[5]_INST_0_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[6]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[6]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[6]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[6]_INST_0_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[7]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[7]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[7]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[7]_INST_0_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[8]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[8]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[8]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[8]_INST_0_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[9]_INST_0_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[9]_INST_0_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[9]_INST_0_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire \wb_dat_o[9]_INST_0_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire wb_err_o;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire wb_inta_o;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire wb_rst_i;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire wb_rty_o;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [3:0]wb_sel_i;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire wb_stb_i;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire wb_we_i;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [15:0]writeDfw;
  (* RTL_KEEP = "yes" *) (* STRUCTURAL_NETLIST = "yes" *) wire [15:0]writeDlw;

  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000222F)) 
    DIOR_i_1
       (.I0(\u1/DIOR ),
        .I1(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .I2(\u1/PIO_control/dir ),
        .I3(rci_i_2_n_0),
        .I4(wb_rst_i),
        .O(DIOR_i_1_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000222F)) 
    DIOR_i_1__0
       (.I0(\u1/DMAdior ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone ),
        .I2(DMActrl_dir),
        .I3(rci_i_2__2_n_0),
        .I4(wb_rst_i),
        .O(DIOR_i_1__0_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h000022F2)) 
    DIOW_i_1
       (.I0(\u1/DIOW ),
        .I1(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .I2(\u1/PIO_control/dir ),
        .I3(rci_i_2_n_0),
        .I4(wb_rst_i),
        .O(DIOW_i_1_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h000022F2)) 
    DIOW_i_1__0
       (.I0(\u1/DMAdiow ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone ),
        .I2(DMActrl_dir),
        .I3(rci_i_2__2_n_0),
        .I4(wb_rst_i),
        .O(DIOW_i_1__0_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Td[0]_i_1 
       (.I0(data6[8]),
        .I1(data5[8]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Td ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Td[1]_i_1 
       (.I0(data6[9]),
        .I1(data5[9]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Td[1]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Td[2]_i_1 
       (.I0(data6[10]),
        .I1(data5[10]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Td[2]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Td[3]_i_1 
       (.I0(data6[11]),
        .I1(data5[11]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Td[3]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Td[4]_i_1 
       (.I0(data6[12]),
        .I1(data5[12]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Td[4]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Td[5]_i_1 
       (.I0(data6[13]),
        .I1(data5[13]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Td[5]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Td[6]_i_1 
       (.I0(data6[14]),
        .I1(data5[14]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Td[6]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Td[7]_i_1 
       (.I0(data6[15]),
        .I1(data5[15]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Td[7]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Teoc[0]_i_1 
       (.I0(data6[24]),
        .I1(data5[24]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Teoc ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Teoc[1]_i_1 
       (.I0(data6[25]),
        .I1(data5[25]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Teoc[1]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Teoc[2]_i_1 
       (.I0(data6[26]),
        .I1(data5[26]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Teoc[2]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Teoc[3]_i_1 
       (.I0(data6[27]),
        .I1(data5[27]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Teoc[3]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Teoc[4]_i_1 
       (.I0(data6[28]),
        .I1(data5[28]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Teoc[4]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Teoc[5]_i_1 
       (.I0(data6[29]),
        .I1(data5[29]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Teoc[5]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Teoc[6]_i_1 
       (.I0(data6[30]),
        .I1(data5[30]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Teoc[6]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Teoc[7]_i_1 
       (.I0(data6[31]),
        .I1(data5[31]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Teoc[7]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Tm[0]_i_1 
       (.I0(data6[0]),
        .I1(data5[0]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Tm ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Tm[1]_i_1 
       (.I0(data6[1]),
        .I1(data5[1]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Tm[1]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Tm[2]_i_1 
       (.I0(data6[2]),
        .I1(data5[2]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Tm[2]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Tm[3]_i_1 
       (.I0(data6[3]),
        .I1(data5[3]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Tm[3]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Tm[4]_i_1 
       (.I0(data6[4]),
        .I1(data5[4]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Tm[4]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Tm[5]_i_1 
       (.I0(data6[5]),
        .I1(data5[5]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Tm[5]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Tm[6]_i_1 
       (.I0(data6[6]),
        .I1(data5[6]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Tm[6]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DMA_timing_ctrl.Tm[7]_i_1 
       (.I0(data6[7]),
        .I1(data5[7]),
        .I2(\u1/SelDev ),
        .O(\DMA_timing_ctrl.Tm[7]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DMA_timing_ctrl.dTfw_i_1 
       (.I0(\u1/DMA_control/Tfw ),
        .I1(wb_rst_i),
        .O(\DMA_timing_ctrl.dTfw_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \DMA_timing_ctrl.igo_i_1 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.dTfw_reg_n_0 ),
        .I1(\u1/DMA_control/Tfw ),
        .I2(\u1/statemachine.DMAgo_reg_n_0 ),
        .I3(wb_rst_i),
        .O(\DMA_timing_ctrl.igo_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GND GND
       (.G(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    IORDYen_i_1
       (.I0(PIO_dport1_IORDYen),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(PIO_dport0_IORDYen),
        .I4(\T1[7]_i_2_n_0 ),
        .I5(PIO_cmdport_IORDYen),
        .O(IORDYen_i_1_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[0]_i_1 
       (.I0(wb_dat_i[0]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(Q));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[10]_i_1 
       (.I0(wb_dat_i[10]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[10]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[11]_i_1 
       (.I0(wb_dat_i[11]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[11]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[12]_i_1 
       (.I0(wb_dat_i[12]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[12]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[13]_i_1 
       (.I0(wb_dat_i[13]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[13]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[14]_i_1 
       (.I0(wb_dat_i[14]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[14]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[15]_i_1 
       (.I0(wb_dat_i[15]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[15]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[16]_i_1 
       (.I0(wb_dat_i[16]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[16]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[17]_i_1 
       (.I0(wb_dat_i[17]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[17]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[18]_i_1 
       (.I0(wb_dat_i[18]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[18]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[19]_i_1 
       (.I0(wb_dat_i[19]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[19]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[1]_i_1 
       (.I0(wb_dat_i[1]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[1]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[20]_i_1 
       (.I0(wb_dat_i[20]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[20]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[21]_i_1 
       (.I0(wb_dat_i[21]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[21]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[22]_i_1 
       (.I0(wb_dat_i[22]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[22]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[23]_i_1 
       (.I0(wb_dat_i[23]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[23]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[24]_i_1 
       (.I0(wb_dat_i[24]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[24]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[25]_i_1 
       (.I0(wb_dat_i[25]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[25]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[26]_i_1 
       (.I0(wb_dat_i[26]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[26]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[27]_i_1 
       (.I0(wb_dat_i[27]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[27]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[28]_i_1 
       (.I0(wb_dat_i[28]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[28]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[29]_i_1 
       (.I0(wb_dat_i[29]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[29]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[2]_i_1 
       (.I0(wb_dat_i[2]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[2]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[30]_i_1 
       (.I0(wb_dat_i[30]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[30]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hEFEEEEEE)) 
    \Q[31]_i_1 
       (.I0(IDEctrl_rst),
        .I1(wb_rst_i),
        .I2(DMATxFull),
        .I3(wb_we_i),
        .I4(DMAsel),
        .O(\Q[31]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[31]_i_2 
       (.I0(wb_dat_i[31]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[31]_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[3]_i_1 
       (.I0(wb_dat_i[3]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[3]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[4]_i_1 
       (.I0(wb_dat_i[4]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[4]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[5]_i_1 
       (.I0(wb_dat_i[5]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[5]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[6]_i_1 
       (.I0(wb_dat_i[6]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[6]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[7]_i_1 
       (.I0(wb_dat_i[7]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[7]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[8]_i_1 
       (.I0(wb_dat_i[8]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[8]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Q[9]_i_1 
       (.I0(wb_dat_i[9]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\Q[9]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h00008DD8)) 
    \Qi[0]_i_1 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out ),
        .I1(T1[0]),
        .I2(Qi[0]),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[0]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hEAEFEFEA)) 
    \Qi[0]_i_1__0 
       (.I0(wb_rst_i),
        .I1(Teoc[0]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_ ),
        .I4(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg_n_0 ),
        .O(\Qi[0]_i_1__0_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h00008DD8)) 
    \Qi[0]_i_1__1 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .I1(T4[0]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_ ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[0]_i_1__1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h00004EE4)) 
    \Qi[0]_i_1__2 
       (.I0(rci_i_2_n_0),
        .I1(T2[0]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_ ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[0]_i_1__2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h00008DD8)) 
    \Qi[0]_i_1__3 
       (.I0(\u1/DMA_control/go ),
        .I1(Tm[0]),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_ ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[0]_i_1__3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAEFEFEAE)) 
    \Qi[0]_i_1__4 
       (.I0(wb_rst_i),
        .I1(Td[0]),
        .I2(rci_i_2__2_n_0),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_ ),
        .I4(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg_n_0 ),
        .O(\Qi[0]_i_1__4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hEAEFEFEA)) 
    \Qi[0]_i_1__5 
       (.I0(wb_rst_i),
        .I1(\u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_ ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_ ),
        .I4(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg_n_0 ),
        .O(\Qi[0]_i_1__5_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hEFEAEAEFEFEAEFEA)) 
    \Qi[1]_i_1 
       (.I0(wb_rst_i),
        .I1(T1[1]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out ),
        .I3(Qi[1]),
        .I4(Qi[0]),
        .I5(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg_n_0 ),
        .O(\Qi[1]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hEFEAEAEFEFEAEFEA)) 
    \Qi[1]_i_1__0 
       (.I0(wb_rst_i),
        .I1(Teoc[1]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[1] ),
        .I4(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_ ),
        .I5(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg_n_0 ),
        .O(\Qi[1]_i_1__0_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hEFEAEAEFEFEAEFEA)) 
    \Qi[1]_i_1__1 
       (.I0(wb_rst_i),
        .I1(T4[1]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[1] ),
        .I4(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_ ),
        .I5(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg_n_0 ),
        .O(\Qi[1]_i_1__1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000E44EE4E4)) 
    \Qi[1]_i_1__2 
       (.I0(rci_i_2_n_0),
        .I1(T2[1]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[1] ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_ ),
        .I4(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg_n_0 ),
        .I5(wb_rst_i),
        .O(\Qi[1]_i_1__2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000D88DD8D8)) 
    \Qi[1]_i_1__3 
       (.I0(\u1/DMA_control/go ),
        .I1(Tm[1]),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[1] ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_ ),
        .I4(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg_n_0 ),
        .I5(wb_rst_i),
        .O(\Qi[1]_i_1__3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000E44EE4E4)) 
    \Qi[1]_i_1__4 
       (.I0(rci_i_2__2_n_0),
        .I1(Td[1]),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[1] ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_ ),
        .I4(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg_n_0 ),
        .I5(wb_rst_i),
        .O(\Qi[1]_i_1__4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000D88DD8D8)) 
    \Qi[1]_i_1__5 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[1] ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[1] ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_ ),
        .I4(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg_n_0 ),
        .I5(wb_rst_i),
        .O(\Qi[1]_i_1__5_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hEFEAEAEF)) 
    \Qi[2]_i_1 
       (.I0(wb_rst_i),
        .I1(T1[2]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out ),
        .I3(Qi[2]),
        .I4(\Qi[2]_i_2_n_0 ),
        .O(\Qi[2]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hEFEAEAEF)) 
    \Qi[2]_i_1__0 
       (.I0(wb_rst_i),
        .I1(Teoc[2]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[2] ),
        .I4(\Qi[2]_i_2__2_n_0 ),
        .O(\Qi[2]_i_1__0_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000D88D)) 
    \Qi[2]_i_1__1 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .I1(T4[2]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[2] ),
        .I3(\Qi[2]_i_2__1_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[2]_i_1__1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hFEAEAEFE)) 
    \Qi[2]_i_1__2 
       (.I0(wb_rst_i),
        .I1(T2[2]),
        .I2(rci_i_2_n_0),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[2] ),
        .I4(\Qi[2]_i_2__0_n_0 ),
        .O(\Qi[2]_i_1__2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hEFEAEAEF)) 
    \Qi[2]_i_1__3 
       (.I0(wb_rst_i),
        .I1(Tm[2]),
        .I2(\u1/DMA_control/go ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[2] ),
        .I4(\Qi[2]_i_2__3_n_0 ),
        .O(\Qi[2]_i_1__3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hFEAEAEFE)) 
    \Qi[2]_i_1__4 
       (.I0(wb_rst_i),
        .I1(Td[2]),
        .I2(rci_i_2__2_n_0),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[2] ),
        .I4(\Qi[2]_i_2__4_n_0 ),
        .O(\Qi[2]_i_1__4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hEFEAEAEF)) 
    \Qi[2]_i_1__5 
       (.I0(wb_rst_i),
        .I1(\u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[2] ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[2] ),
        .I4(\Qi[2]_i_2__5_n_0 ),
        .O(\Qi[2]_i_1__5_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \Qi[2]_i_2 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg_n_0 ),
        .I1(Qi[0]),
        .I2(Qi[1]),
        .O(\Qi[2]_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \Qi[2]_i_2__0 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg_n_0 ),
        .I1(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_ ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[1] ),
        .O(\Qi[2]_i_2__0_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \Qi[2]_i_2__1 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg_n_0 ),
        .I1(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_ ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[1] ),
        .O(\Qi[2]_i_2__1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \Qi[2]_i_2__2 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg_n_0 ),
        .I1(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_ ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[1] ),
        .O(\Qi[2]_i_2__2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \Qi[2]_i_2__3 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg_n_0 ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_ ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[1] ),
        .O(\Qi[2]_i_2__3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \Qi[2]_i_2__4 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg_n_0 ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_ ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[1] ),
        .O(\Qi[2]_i_2__4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \Qi[2]_i_2__5 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg_n_0 ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_ ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[1] ),
        .O(\Qi[2]_i_2__5_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000D88D)) 
    \Qi[3]_i_1 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out ),
        .I1(T1[3]),
        .I2(Qi[3]),
        .I3(\Qi[3]_i_2_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[3]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000D88D)) 
    \Qi[3]_i_1__0 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .I1(Teoc[3]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[3] ),
        .I3(\Qi[3]_i_2__2_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[3]_i_1__0_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000D88D)) 
    \Qi[3]_i_1__1 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .I1(T4[3]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[3] ),
        .I3(\Qi[3]_i_2__1_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[3]_i_1__1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hFEAEAEFE)) 
    \Qi[3]_i_1__2 
       (.I0(wb_rst_i),
        .I1(T2[3]),
        .I2(rci_i_2_n_0),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[3] ),
        .I4(\Qi[3]_i_2__0_n_0 ),
        .O(\Qi[3]_i_1__2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000D88D)) 
    \Qi[3]_i_1__3 
       (.I0(\u1/DMA_control/go ),
        .I1(Tm[3]),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[3] ),
        .I3(\Qi[3]_i_2__3_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[3]_i_1__3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000E44E)) 
    \Qi[3]_i_1__4 
       (.I0(rci_i_2__2_n_0),
        .I1(Td[3]),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[3] ),
        .I3(\Qi[3]_i_2__4_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[3]_i_1__4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000D88D)) 
    \Qi[3]_i_1__5 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[3] ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[3] ),
        .I3(\Qi[3]_i_2__5_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[3]_i_1__5_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \Qi[3]_i_2 
       (.I0(Qi[1]),
        .I1(Qi[0]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg_n_0 ),
        .I3(Qi[2]),
        .O(\Qi[3]_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \Qi[3]_i_2__0 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[1] ),
        .I1(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_ ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg_n_0 ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[2] ),
        .O(\Qi[3]_i_2__0_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \Qi[3]_i_2__1 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[1] ),
        .I1(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_ ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg_n_0 ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[2] ),
        .O(\Qi[3]_i_2__1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \Qi[3]_i_2__2 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[1] ),
        .I1(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_ ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg_n_0 ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[2] ),
        .O(\Qi[3]_i_2__2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \Qi[3]_i_2__3 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[1] ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_ ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg_n_0 ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[2] ),
        .O(\Qi[3]_i_2__3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \Qi[3]_i_2__4 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[1] ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_ ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg_n_0 ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[2] ),
        .O(\Qi[3]_i_2__4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \Qi[3]_i_2__5 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[1] ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_ ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg_n_0 ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[2] ),
        .O(\Qi[3]_i_2__5_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000D88D)) 
    \Qi[4]_i_1 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out ),
        .I1(T1[4]),
        .I2(Qi[4]),
        .I3(\Qi[4]_i_2_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[4]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hEFEAEAEF)) 
    \Qi[4]_i_1__0 
       (.I0(wb_rst_i),
        .I1(Teoc[4]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[4] ),
        .I4(\Qi[4]_i_2__2_n_0 ),
        .O(\Qi[4]_i_1__0_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000D88D)) 
    \Qi[4]_i_1__1 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .I1(T4[4]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[4] ),
        .I3(\Qi[4]_i_2__1_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[4]_i_1__1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hFEAEAEFE)) 
    \Qi[4]_i_1__2 
       (.I0(wb_rst_i),
        .I1(T2[4]),
        .I2(rci_i_2_n_0),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[4] ),
        .I4(\Qi[4]_i_2__0_n_0 ),
        .O(\Qi[4]_i_1__2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000D88D)) 
    \Qi[4]_i_1__3 
       (.I0(\u1/DMA_control/go ),
        .I1(Tm[4]),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[4] ),
        .I3(\Qi[4]_i_2__3_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[4]_i_1__3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hFEAEAEFE)) 
    \Qi[4]_i_1__4 
       (.I0(wb_rst_i),
        .I1(Td[4]),
        .I2(rci_i_2__2_n_0),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[4] ),
        .I4(\Qi[4]_i_2__4_n_0 ),
        .O(\Qi[4]_i_1__4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hEFEAEAEF)) 
    \Qi[4]_i_1__5 
       (.I0(wb_rst_i),
        .I1(\u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[4] ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[4] ),
        .I4(\Qi[4]_i_2__5_n_0 ),
        .O(\Qi[4]_i_1__5_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \Qi[4]_i_2 
       (.I0(Qi[2]),
        .I1(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg_n_0 ),
        .I2(Qi[0]),
        .I3(Qi[1]),
        .I4(Qi[3]),
        .O(\Qi[4]_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \Qi[4]_i_2__0 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[2] ),
        .I1(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg_n_0 ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_ ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[1] ),
        .I4(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[3] ),
        .O(\Qi[4]_i_2__0_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \Qi[4]_i_2__1 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[2] ),
        .I1(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg_n_0 ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_ ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[1] ),
        .I4(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[3] ),
        .O(\Qi[4]_i_2__1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \Qi[4]_i_2__2 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[2] ),
        .I1(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg_n_0 ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_ ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[1] ),
        .I4(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[3] ),
        .O(\Qi[4]_i_2__2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \Qi[4]_i_2__3 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[2] ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg_n_0 ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_ ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[1] ),
        .I4(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[3] ),
        .O(\Qi[4]_i_2__3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \Qi[4]_i_2__4 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[2] ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg_n_0 ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_ ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[1] ),
        .I4(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[3] ),
        .O(\Qi[4]_i_2__4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \Qi[4]_i_2__5 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[2] ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg_n_0 ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_ ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[1] ),
        .I4(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[3] ),
        .O(\Qi[4]_i_2__5_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000D88D)) 
    \Qi[5]_i_1 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out ),
        .I1(T1[5]),
        .I2(Qi[5]),
        .I3(\Qi[6]_i_2_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[5]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000D88D)) 
    \Qi[5]_i_1__0 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .I1(Teoc[5]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[5] ),
        .I3(\Qi[6]_i_2__2_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[5]_i_1__0_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000D88D)) 
    \Qi[5]_i_1__1 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .I1(T4[5]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[5] ),
        .I3(\Qi[6]_i_2__1_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[5]_i_1__1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000E44E)) 
    \Qi[5]_i_1__2 
       (.I0(rci_i_2_n_0),
        .I1(T2[5]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[5] ),
        .I3(\Qi[6]_i_2__0_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[5]_i_1__2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000D88D)) 
    \Qi[5]_i_1__3 
       (.I0(\u1/DMA_control/go ),
        .I1(Tm[5]),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[5] ),
        .I3(\Qi[6]_i_2__3_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[5]_i_1__3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000E44E)) 
    \Qi[5]_i_1__4 
       (.I0(rci_i_2__2_n_0),
        .I1(Td[5]),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[5] ),
        .I3(\Qi[6]_i_2__4_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[5]_i_1__4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000D88D)) 
    \Qi[5]_i_1__5 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[5] ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[5] ),
        .I3(\Qi[6]_i_2__5_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[5]_i_1__5_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000D8D8D88D)) 
    \Qi[6]_i_1 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out ),
        .I1(T1[6]),
        .I2(Qi[6]),
        .I3(\Qi[6]_i_2_n_0 ),
        .I4(Qi[5]),
        .I5(wb_rst_i),
        .O(\Qi[6]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000D8D8D88D)) 
    \Qi[6]_i_1__0 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .I1(Teoc[6]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[6] ),
        .I3(\Qi[6]_i_2__2_n_0 ),
        .I4(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[5] ),
        .I5(wb_rst_i),
        .O(\Qi[6]_i_1__0_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000D8D8D88D)) 
    \Qi[6]_i_1__1 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .I1(T4[6]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[6] ),
        .I3(\Qi[6]_i_2__1_n_0 ),
        .I4(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[5] ),
        .I5(wb_rst_i),
        .O(\Qi[6]_i_1__1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000E4E4E44E)) 
    \Qi[6]_i_1__2 
       (.I0(rci_i_2_n_0),
        .I1(T2[6]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[6] ),
        .I3(\Qi[6]_i_2__0_n_0 ),
        .I4(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[5] ),
        .I5(wb_rst_i),
        .O(\Qi[6]_i_1__2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000D8D8D88D)) 
    \Qi[6]_i_1__3 
       (.I0(\u1/DMA_control/go ),
        .I1(Tm[6]),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[6] ),
        .I3(\Qi[6]_i_2__3_n_0 ),
        .I4(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[5] ),
        .I5(wb_rst_i),
        .O(\Qi[6]_i_1__3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000E4E4E44E)) 
    \Qi[6]_i_1__4 
       (.I0(rci_i_2__2_n_0),
        .I1(Td[6]),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[6] ),
        .I3(\Qi[6]_i_2__4_n_0 ),
        .I4(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[5] ),
        .I5(wb_rst_i),
        .O(\Qi[6]_i_1__4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000D8D8D88D)) 
    \Qi[6]_i_1__5 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[6] ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[6] ),
        .I3(\Qi[6]_i_2__5_n_0 ),
        .I4(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[5] ),
        .I5(wb_rst_i),
        .O(\Qi[6]_i_1__5_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \Qi[6]_i_2 
       (.I0(Qi[3]),
        .I1(Qi[1]),
        .I2(Qi[0]),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg_n_0 ),
        .I4(Qi[2]),
        .I5(Qi[4]),
        .O(\Qi[6]_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \Qi[6]_i_2__0 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[3] ),
        .I1(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[1] ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_ ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg_n_0 ),
        .I4(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[2] ),
        .I5(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[4] ),
        .O(\Qi[6]_i_2__0_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \Qi[6]_i_2__1 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[3] ),
        .I1(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[1] ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_ ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg_n_0 ),
        .I4(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[2] ),
        .I5(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[4] ),
        .O(\Qi[6]_i_2__1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \Qi[6]_i_2__2 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[3] ),
        .I1(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[1] ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_ ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg_n_0 ),
        .I4(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[2] ),
        .I5(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[4] ),
        .O(\Qi[6]_i_2__2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \Qi[6]_i_2__3 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[3] ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[1] ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_ ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg_n_0 ),
        .I4(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[2] ),
        .I5(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[4] ),
        .O(\Qi[6]_i_2__3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \Qi[6]_i_2__4 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[3] ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[1] ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_ ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg_n_0 ),
        .I4(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[2] ),
        .I5(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[4] ),
        .O(\Qi[6]_i_2__4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \Qi[6]_i_2__5 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[3] ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[1] ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_ ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg_n_0 ),
        .I4(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[2] ),
        .I5(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[4] ),
        .O(\Qi[6]_i_2__5_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000D88D)) 
    \Qi[7]_i_1 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out ),
        .I1(T1[7]),
        .I2(Qi[7]),
        .I3(\Qi[7]_i_3_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[7]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000D88D)) 
    \Qi[7]_i_1__0 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .I1(Teoc[7]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[7] ),
        .I3(\Qi[7]_i_2__2_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[7]_i_1__0_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000D88D)) 
    \Qi[7]_i_1__1 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .I1(T4[7]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[7] ),
        .I3(\Qi[7]_i_2__1_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[7]_i_1__1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000E44E)) 
    \Qi[7]_i_1__2 
       (.I0(rci_i_2_n_0),
        .I1(T2[7]),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[7] ),
        .I3(\Qi[7]_i_2__0_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[7]_i_1__2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000D88D)) 
    \Qi[7]_i_1__3 
       (.I0(\u1/DMA_control/go ),
        .I1(Tm[7]),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[7] ),
        .I3(\Qi[7]_i_2__3_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[7]_i_1__3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000E44E)) 
    \Qi[7]_i_1__4 
       (.I0(rci_i_2__2_n_0),
        .I1(Td[7]),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[7] ),
        .I3(\Qi[7]_i_2__4_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[7]_i_1__4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000D88D)) 
    \Qi[7]_i_1__5 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[7] ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[7] ),
        .I3(\Qi[7]_i_2__5_n_0 ),
        .I4(wb_rst_i),
        .O(\Qi[7]_i_1__5_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \Qi[7]_i_2 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/busy_reg_n_0 ),
        .I1(\u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go_reg_n_0 ),
        .I2(\u1/go ),
        .O(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \Qi[7]_i_2__0 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[5] ),
        .I1(\Qi[6]_i_2__0_n_0 ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[6] ),
        .O(\Qi[7]_i_2__0_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \Qi[7]_i_2__1 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[5] ),
        .I1(\Qi[6]_i_2__1_n_0 ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[6] ),
        .O(\Qi[7]_i_2__1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \Qi[7]_i_2__2 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[5] ),
        .I1(\Qi[6]_i_2__2_n_0 ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[6] ),
        .O(\Qi[7]_i_2__2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \Qi[7]_i_2__3 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[5] ),
        .I1(\Qi[6]_i_2__3_n_0 ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[6] ),
        .O(\Qi[7]_i_2__3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \Qi[7]_i_2__4 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[5] ),
        .I1(\Qi[6]_i_2__4_n_0 ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[6] ),
        .O(\Qi[7]_i_2__4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \Qi[7]_i_2__5 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[5] ),
        .I1(\Qi[6]_i_2__5_n_0 ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[6] ),
        .O(\Qi[7]_i_2__5_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \Qi[7]_i_3 
       (.I0(Qi[5]),
        .I1(\Qi[6]_i_2_n_0 ),
        .I2(Qi[6]),
        .O(\Qi[7]_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    SelDev_i_1
       (.I0(p_0_in),
        .I1(\u1/PIOa [0]),
        .I2(SelDev_i_4_n_0),
        .I3(\u1/PIOa [3]),
        .I4(\u1/PIOa [1]),
        .I5(\u1/SelDev ),
        .O(SelDev_i_1_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    SelDev_i_2
       (.I0(ping_d[4]),
        .I1(pong_d[4]),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .O(p_0_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    SelDev_i_3
       (.I0(\u1/PIO_control/ping_a [0]),
        .I1(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I2(\u1/PIO_control/pong_a [0]),
        .O(\u1/PIOa [0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hF3FFF5F5F3FFFFFF)) 
    SelDev_i_4
       (.I0(\u1/PIO_control/pong_a [2]),
        .I1(\u1/PIO_control/ping_a [2]),
        .I2(\statemachine.PIOtip_i_2_n_0 ),
        .I3(\u1/PIO_control/gen_pingpong.ping_we_reg_n_0 ),
        .I4(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I5(\u1/PIO_control/gen_pingpong.pong_we_reg_n_0 ),
        .O(SelDev_i_4_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    SelDev_i_5
       (.I0(\u1/PIO_control/ping_a [3]),
        .I1(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I2(\u1/PIO_control/pong_a [3]),
        .O(\u1/PIOa [3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    SelDev_i_6
       (.I0(\u1/PIO_control/ping_a [1]),
        .I1(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I2(\u1/PIO_control/pong_a [1]),
        .O(\u1/PIOa [1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T1[0]_i_1 
       (.I0(data4[0]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[0]),
        .I4(data2[0]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T1[0]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T1[1]_i_1 
       (.I0(data4[1]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[1]),
        .I4(data2[1]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T1[1]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T1[2]_i_1 
       (.I0(data4[2]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[2]),
        .I4(data2[2]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T1[2]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T1[3]_i_1 
       (.I0(data4[3]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[3]),
        .I4(data2[3]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T1[3]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T1[4]_i_1 
       (.I0(data4[4]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[4]),
        .I4(data2[4]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T1[4]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T1[5]_i_1 
       (.I0(data4[5]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[5]),
        .I4(data2[5]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T1[5]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T1[6]_i_1 
       (.I0(data4[6]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[6]),
        .I4(data2[6]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T1[6]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T1[7]_i_1 
       (.I0(data4[7]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[7]),
        .I4(data2[7]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T1[7]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \T1[7]_i_2 
       (.I0(\u1/PIOa [0]),
        .I1(\u1/PIOa [3]),
        .I2(\T1[7]_i_3_n_0 ),
        .I3(IDEctrl_FATR0),
        .I4(\u1/SelDev ),
        .I5(IDEctrl_FATR1),
        .O(\T1[7]_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \T1[7]_i_3 
       (.I0(\u1/PIO_control/pong_a [1]),
        .I1(\u1/PIO_control/ping_a [1]),
        .I2(\u1/PIO_control/pong_a [2]),
        .I3(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I4(\u1/PIO_control/ping_a [2]),
        .O(\T1[7]_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T2[0]_i_1 
       (.I0(data4[8]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[8]),
        .I4(data2[8]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T2[0]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T2[1]_i_1 
       (.I0(data4[9]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[9]),
        .I4(data2[9]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T2[1]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T2[2]_i_1 
       (.I0(data4[10]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[10]),
        .I4(data2[10]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T2[2]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T2[3]_i_1 
       (.I0(data4[11]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[11]),
        .I4(data2[11]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T2[3]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T2[4]_i_1 
       (.I0(data4[12]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[12]),
        .I4(data2[12]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T2[4]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T2[5]_i_1 
       (.I0(data4[13]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[13]),
        .I4(data2[13]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T2[5]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T2[6]_i_1 
       (.I0(data4[14]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[14]),
        .I4(data2[14]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T2[6]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T2[7]_i_1 
       (.I0(data4[15]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[15]),
        .I4(data2[15]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T2[7]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T4[0]_i_1 
       (.I0(data4[16]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[16]),
        .I4(data2[16]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T4[0]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T4[1]_i_1 
       (.I0(data4[17]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[17]),
        .I4(data2[17]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T4[1]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T4[2]_i_1 
       (.I0(data4[18]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[18]),
        .I4(data2[18]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T4[2]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T4[3]_i_1 
       (.I0(data4[19]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[19]),
        .I4(data2[19]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T4[3]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T4[4]_i_1 
       (.I0(data4[20]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[20]),
        .I4(data2[20]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T4[4]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T4[5]_i_1 
       (.I0(data4[21]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[21]),
        .I4(data2[21]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T4[5]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T4[6]_i_1 
       (.I0(data4[22]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[22]),
        .I4(data2[22]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T4[6]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \T4[7]_i_1 
       (.I0(data4[23]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[23]),
        .I4(data2[23]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\T4[7]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \Teoc[0]_i_1 
       (.I0(data4[24]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[24]),
        .I4(data2[24]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\Teoc[0]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \Teoc[1]_i_1 
       (.I0(data4[25]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[25]),
        .I4(data2[25]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\Teoc[1]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \Teoc[2]_i_1 
       (.I0(data4[26]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[26]),
        .I4(data2[26]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\Teoc[2]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \Teoc[3]_i_1 
       (.I0(data4[27]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[27]),
        .I4(data2[27]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\Teoc[3]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \Teoc[4]_i_1 
       (.I0(data4[28]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[28]),
        .I4(data2[28]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\Teoc[4]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \Teoc[5]_i_1 
       (.I0(data4[29]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[29]),
        .I4(data2[29]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\Teoc[5]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \Teoc[6]_i_1 
       (.I0(data4[30]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[30]),
        .I4(data2[30]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\Teoc[6]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hBF80BF80FFFF0000)) 
    \Teoc[7]_i_1 
       (.I0(data4[31]),
        .I1(\u1/SelDev ),
        .I2(IDEctrl_FATR1),
        .I3(data3[31]),
        .I4(data2[31]),
        .I5(\T1[7]_i_2_n_0 ),
        .O(\Teoc[7]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  VCC VCC
       (.P(\<const1>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h0000AAA8)) 
    busy_i_1
       (.I0(rci_i_2__1_n_0),
        .I1(\u1/go ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go_reg_n_0 ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/busy_reg_n_0 ),
        .I4(wb_rst_i),
        .O(busy_i_1_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    dstrb_i_1
       (.I0(dstrb_i_2_n_0),
        .I1(\u1/PIO_control/PIO_access_control/IORDYen ),
        .I2(\u1/synch_incoming.sIORDY_reg_n_0 ),
        .O(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    dstrb_i_2
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/hT2done_reg_n_0 ),
        .I1(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[7] ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[5] ),
        .I3(\Qi[6]_i_2__0_n_0 ),
        .I4(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[6] ),
        .O(dstrb_i_2_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000FFFF80A0)) 
    \gen_DMA_req.hgo_i_1 
       (.I0(\u1/DMA_control/gen_DMA_req.hgo_reg_n_0 ),
        .I1(\u1/DMA_control/Tfw ),
        .I2(DMActrl_dir),
        .I3(\u1/DMA_control/dstrb ),
        .I4(\u1/statemachine.DMAgo_reg_n_0 ),
        .I5(wb_rst_i),
        .O(\gen_DMA_req.hgo_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h0404040404000404)) 
    \gen_DMA_req.iDMA_req_i_1 
       (.I0(wb_rst_i),
        .I1(DMActrl_DMAen),
        .I2(DMA_Ack),
        .I3(\gen_DMA_req.iDMA_req_i_3_n_0 ),
        .I4(iRxEmpty),
        .I5(DMA_req),
        .O(\u1/DMA_control/iDMA_req ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_DMA_req.iDMA_req_i_2 
       (.I0(arst_i),
        .O(\gen_DMA_req.iDMA_req_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \gen_DMA_req.iDMA_req_i_3 
       (.I0(DMATxFull),
        .I1(\u1/DMA_control/gen_DMA_req.hgo_reg_n_0 ),
        .I2(DMActrl_dir),
        .I3(DMA_dmarq),
        .O(\gen_DMA_req.iDMA_req_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_DMA_req.iDMA_req_i_4 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr ),
        .I1(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr [0]),
        .I2(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr [2]),
        .I3(\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr [1]),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr [1]),
        .I5(\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr [0]),
        .O(iRxEmpty));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \gen_DMA_sigs.RxWr_i_1 
       (.I0(wb_rst_i),
        .I1(\u1/DMA_control/dstrb ),
        .I2(DMActrl_dir),
        .I3(\u1/DMA_control/Tfw ),
        .O(\gen_DMA_sigs.RxWr_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    \gen_DMA_sigs.Tfw_i_1 
       (.I0(rci_i_2__4_n_0),
        .I1(\u1/DMA_control/Tfw ),
        .I2(\u1/statemachine.DMAgo_reg_n_0 ),
        .I3(wb_rst_i),
        .O(\gen_DMA_sigs.Tfw_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \gen_DMA_sigs.TxRd_i_1 
       (.I0(\u1/statemachine.DMAgo_reg_n_0 ),
        .I1(wb_rst_i),
        .I2(DMActrl_dir),
        .O(\u1/DMA_control/TxRd ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.readDlw[0]_i_1 
       (.I0(dd_pad_i[8]),
        .I1(dd_pad_i[0]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.readDlw ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.readDlw[10]_i_1 
       (.I0(dd_pad_i[2]),
        .I1(dd_pad_i[10]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.readDlw[10]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.readDlw[11]_i_1 
       (.I0(dd_pad_i[3]),
        .I1(dd_pad_i[11]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.readDlw[11]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.readDlw[12]_i_1 
       (.I0(dd_pad_i[4]),
        .I1(dd_pad_i[12]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.readDlw[12]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.readDlw[13]_i_1 
       (.I0(dd_pad_i[5]),
        .I1(dd_pad_i[13]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.readDlw[13]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.readDlw[14]_i_1 
       (.I0(dd_pad_i[6]),
        .I1(dd_pad_i[14]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.readDlw[14]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_DMA_sigs.readDlw[15]_i_1 
       (.I0(\u1/DMA_control/dstrb ),
        .I1(DMActrl_dir),
        .O(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.readDlw[15]_i_2 
       (.I0(dd_pad_i[7]),
        .I1(dd_pad_i[15]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.readDlw[15]_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_DMA_sigs.readDlw[15]_i_3 
       (.I0(DMActrl_BeLeC1),
        .I1(\u1/SelDev ),
        .I2(DMActrl_BeLeC0),
        .O(\u1/DMA_control/BeLeC__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.readDlw[1]_i_1 
       (.I0(dd_pad_i[9]),
        .I1(dd_pad_i[1]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.readDlw[1]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.readDlw[2]_i_1 
       (.I0(dd_pad_i[10]),
        .I1(dd_pad_i[2]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.readDlw[2]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.readDlw[3]_i_1 
       (.I0(dd_pad_i[11]),
        .I1(dd_pad_i[3]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.readDlw[3]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.readDlw[4]_i_1 
       (.I0(dd_pad_i[12]),
        .I1(dd_pad_i[4]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.readDlw[4]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.readDlw[5]_i_1 
       (.I0(dd_pad_i[13]),
        .I1(dd_pad_i[5]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.readDlw[5]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.readDlw[6]_i_1 
       (.I0(dd_pad_i[14]),
        .I1(dd_pad_i[6]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.readDlw[6]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.readDlw[7]_i_1 
       (.I0(dd_pad_i[15]),
        .I1(dd_pad_i[7]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.readDlw[7]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.readDlw[8]_i_1 
       (.I0(dd_pad_i[0]),
        .I1(dd_pad_i[8]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.readDlw[8]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.readDlw[9]_i_1 
       (.I0(dd_pad_i[1]),
        .I1(dd_pad_i[9]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.readDlw[9]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \gen_DMA_sigs.writeDfw[0]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[8] ),
        .I1(\u1/DMA_control/BeLeC__0 ),
        .I2(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[16] ),
        .I3(writeDlw[0]),
        .I4(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .O(\gen_DMA_sigs.writeDfw ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \gen_DMA_sigs.writeDfw[10]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[2] ),
        .I1(\u1/DMA_control/BeLeC__0 ),
        .I2(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[26] ),
        .I3(writeDlw[10]),
        .I4(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .O(\gen_DMA_sigs.writeDfw[10]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \gen_DMA_sigs.writeDfw[11]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[3] ),
        .I1(\u1/DMA_control/BeLeC__0 ),
        .I2(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[27] ),
        .I3(writeDlw[11]),
        .I4(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .O(\gen_DMA_sigs.writeDfw[11]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \gen_DMA_sigs.writeDfw[12]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[4] ),
        .I1(\u1/DMA_control/BeLeC__0 ),
        .I2(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[28] ),
        .I3(writeDlw[12]),
        .I4(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .O(\gen_DMA_sigs.writeDfw[12]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \gen_DMA_sigs.writeDfw[13]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[5] ),
        .I1(\u1/DMA_control/BeLeC__0 ),
        .I2(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[29] ),
        .I3(writeDlw[13]),
        .I4(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .O(\gen_DMA_sigs.writeDfw[13]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \gen_DMA_sigs.writeDfw[14]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[6] ),
        .I1(\u1/DMA_control/BeLeC__0 ),
        .I2(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[30] ),
        .I3(writeDlw[14]),
        .I4(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .O(\gen_DMA_sigs.writeDfw[14]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \gen_DMA_sigs.writeDfw[15]_i_1 
       (.I0(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .I1(DMActrl_dir),
        .I2(\u1/DMA_control/dstrb ),
        .O(\gen_DMA_sigs.writeDfw[15]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \gen_DMA_sigs.writeDfw[15]_i_2 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[7] ),
        .I1(\u1/DMA_control/BeLeC__0 ),
        .I2(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[31] ),
        .I3(writeDlw[15]),
        .I4(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .O(\gen_DMA_sigs.writeDfw[15]_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \gen_DMA_sigs.writeDfw[1]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[9] ),
        .I1(\u1/DMA_control/BeLeC__0 ),
        .I2(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[17] ),
        .I3(writeDlw[1]),
        .I4(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .O(\gen_DMA_sigs.writeDfw[1]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \gen_DMA_sigs.writeDfw[2]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[10] ),
        .I1(\u1/DMA_control/BeLeC__0 ),
        .I2(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[18] ),
        .I3(writeDlw[2]),
        .I4(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .O(\gen_DMA_sigs.writeDfw[2]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \gen_DMA_sigs.writeDfw[3]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[11] ),
        .I1(\u1/DMA_control/BeLeC__0 ),
        .I2(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[19] ),
        .I3(writeDlw[3]),
        .I4(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .O(\gen_DMA_sigs.writeDfw[3]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \gen_DMA_sigs.writeDfw[4]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[12] ),
        .I1(\u1/DMA_control/BeLeC__0 ),
        .I2(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[20] ),
        .I3(writeDlw[4]),
        .I4(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .O(\gen_DMA_sigs.writeDfw[4]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \gen_DMA_sigs.writeDfw[5]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[13] ),
        .I1(\u1/DMA_control/BeLeC__0 ),
        .I2(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[21] ),
        .I3(writeDlw[5]),
        .I4(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .O(\gen_DMA_sigs.writeDfw[5]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \gen_DMA_sigs.writeDfw[6]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[14] ),
        .I1(\u1/DMA_control/BeLeC__0 ),
        .I2(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[22] ),
        .I3(writeDlw[6]),
        .I4(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .O(\gen_DMA_sigs.writeDfw[6]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \gen_DMA_sigs.writeDfw[7]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[15] ),
        .I1(\u1/DMA_control/BeLeC__0 ),
        .I2(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[23] ),
        .I3(writeDlw[7]),
        .I4(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .O(\gen_DMA_sigs.writeDfw[7]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \gen_DMA_sigs.writeDfw[8]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_ ),
        .I1(\u1/DMA_control/BeLeC__0 ),
        .I2(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[24] ),
        .I3(writeDlw[8]),
        .I4(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .O(\gen_DMA_sigs.writeDfw[8]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \gen_DMA_sigs.writeDfw[9]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[1] ),
        .I1(\u1/DMA_control/BeLeC__0 ),
        .I2(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[25] ),
        .I3(writeDlw[9]),
        .I4(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .O(\gen_DMA_sigs.writeDfw[9]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.writeDlw[0]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[24] ),
        .I1(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_ ),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.writeDlw ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.writeDlw[10]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[18] ),
        .I1(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[10] ),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.writeDlw[10]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.writeDlw[11]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[19] ),
        .I1(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[11] ),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.writeDlw[11]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.writeDlw[12]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[20] ),
        .I1(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[12] ),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.writeDlw[12]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.writeDlw[13]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[21] ),
        .I1(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[13] ),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.writeDlw[13]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.writeDlw[14]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[22] ),
        .I1(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[14] ),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.writeDlw[14]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.writeDlw[15]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[23] ),
        .I1(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[15] ),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.writeDlw[15]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.writeDlw[1]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[25] ),
        .I1(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[1] ),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.writeDlw[1]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.writeDlw[2]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[26] ),
        .I1(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[2] ),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.writeDlw[2]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.writeDlw[3]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[27] ),
        .I1(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[3] ),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.writeDlw[3]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.writeDlw[4]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[28] ),
        .I1(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[4] ),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.writeDlw[4]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.writeDlw[5]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[29] ),
        .I1(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[5] ),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.writeDlw[5]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.writeDlw[6]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[30] ),
        .I1(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[6] ),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.writeDlw[6]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.writeDlw[7]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[31] ),
        .I1(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[7] ),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.writeDlw[7]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.writeDlw[8]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[16] ),
        .I1(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[8] ),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.writeDlw[8]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \gen_DMA_sigs.writeDlw[9]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[17] ),
        .I1(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[9] ),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(\gen_DMA_sigs.writeDlw[9]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFBFFFBBB)) 
    \gen_ata_sigs.CS0n_i_1 
       (.I0(wb_rst_i),
        .I1(PIOtip),
        .I2(\u1/PIO_control/ping_a [3]),
        .I3(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I4(\u1/PIO_control/pong_a [3]),
        .O(\gen_ata_sigs.CS0n_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hBFBBBFFF)) 
    \gen_ata_sigs.CS1n_i_1 
       (.I0(wb_rst_i),
        .I1(PIOtip),
        .I2(\u1/PIO_control/ping_a [3]),
        .I3(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I4(\u1/PIO_control/pong_a [3]),
        .O(\gen_ata_sigs.CS1n_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \gen_ata_sigs.DA[0]_i_1 
       (.I0(\u1/PIO_control/pong_a [0]),
        .I1(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I2(\u1/PIO_control/ping_a [0]),
        .I3(wb_rst_i),
        .O(\gen_ata_sigs.DA ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \gen_ata_sigs.DA[1]_i_1 
       (.I0(\u1/PIO_control/pong_a [1]),
        .I1(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I2(\u1/PIO_control/ping_a [1]),
        .I3(wb_rst_i),
        .O(\gen_ata_sigs.DA[1]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \gen_ata_sigs.DA[2]_i_1 
       (.I0(\u1/PIO_control/pong_a [2]),
        .I1(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I2(\u1/PIO_control/ping_a [2]),
        .I3(wb_rst_i),
        .O(\gen_ata_sigs.DA[2]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    \gen_ata_sigs.DDo[0]_i_1 
       (.I0(PIOtip),
        .I1(writeDfw[0]),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I3(pong_d[0]),
        .I4(ping_d[0]),
        .I5(wb_rst_i),
        .O(\gen_ata_sigs.DDo ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    \gen_ata_sigs.DDo[10]_i_1 
       (.I0(PIOtip),
        .I1(writeDfw[10]),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I3(pong_d[10]),
        .I4(ping_d[10]),
        .I5(wb_rst_i),
        .O(\gen_ata_sigs.DDo[10]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    \gen_ata_sigs.DDo[11]_i_1 
       (.I0(PIOtip),
        .I1(writeDfw[11]),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I3(pong_d[11]),
        .I4(ping_d[11]),
        .I5(wb_rst_i),
        .O(\gen_ata_sigs.DDo[11]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    \gen_ata_sigs.DDo[12]_i_1 
       (.I0(PIOtip),
        .I1(writeDfw[12]),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I3(pong_d[12]),
        .I4(ping_d[12]),
        .I5(wb_rst_i),
        .O(\gen_ata_sigs.DDo[12]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    \gen_ata_sigs.DDo[13]_i_1 
       (.I0(PIOtip),
        .I1(writeDfw[13]),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I3(pong_d[13]),
        .I4(ping_d[13]),
        .I5(wb_rst_i),
        .O(\gen_ata_sigs.DDo[13]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    \gen_ata_sigs.DDo[14]_i_1 
       (.I0(PIOtip),
        .I1(writeDfw[14]),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I3(pong_d[14]),
        .I4(ping_d[14]),
        .I5(wb_rst_i),
        .O(\gen_ata_sigs.DDo[14]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    \gen_ata_sigs.DDo[15]_i_1 
       (.I0(PIOtip),
        .I1(writeDfw[15]),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I3(pong_d[15]),
        .I4(ping_d[15]),
        .I5(wb_rst_i),
        .O(\gen_ata_sigs.DDo[15]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    \gen_ata_sigs.DDo[1]_i_1 
       (.I0(PIOtip),
        .I1(writeDfw[1]),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I3(pong_d[1]),
        .I4(ping_d[1]),
        .I5(wb_rst_i),
        .O(\gen_ata_sigs.DDo[1]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    \gen_ata_sigs.DDo[2]_i_1 
       (.I0(PIOtip),
        .I1(writeDfw[2]),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I3(pong_d[2]),
        .I4(ping_d[2]),
        .I5(wb_rst_i),
        .O(\gen_ata_sigs.DDo[2]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    \gen_ata_sigs.DDo[3]_i_1 
       (.I0(PIOtip),
        .I1(writeDfw[3]),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I3(pong_d[3]),
        .I4(ping_d[3]),
        .I5(wb_rst_i),
        .O(\gen_ata_sigs.DDo[3]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    \gen_ata_sigs.DDo[4]_i_1 
       (.I0(PIOtip),
        .I1(writeDfw[4]),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I3(pong_d[4]),
        .I4(ping_d[4]),
        .I5(wb_rst_i),
        .O(\gen_ata_sigs.DDo[4]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    \gen_ata_sigs.DDo[5]_i_1 
       (.I0(PIOtip),
        .I1(writeDfw[5]),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I3(pong_d[5]),
        .I4(ping_d[5]),
        .I5(wb_rst_i),
        .O(\gen_ata_sigs.DDo[5]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    \gen_ata_sigs.DDo[6]_i_1 
       (.I0(PIOtip),
        .I1(writeDfw[6]),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I3(pong_d[6]),
        .I4(ping_d[6]),
        .I5(wb_rst_i),
        .O(\gen_ata_sigs.DDo[6]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    \gen_ata_sigs.DDo[7]_i_1 
       (.I0(PIOtip),
        .I1(writeDfw[7]),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I3(pong_d[7]),
        .I4(ping_d[7]),
        .I5(wb_rst_i),
        .O(\gen_ata_sigs.DDo[7]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    \gen_ata_sigs.DDo[8]_i_1 
       (.I0(PIOtip),
        .I1(writeDfw[8]),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I3(pong_d[8]),
        .I4(ping_d[8]),
        .I5(wb_rst_i),
        .O(\gen_ata_sigs.DDo[8]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    \gen_ata_sigs.DDo[9]_i_1 
       (.I0(PIOtip),
        .I1(writeDfw[9]),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I3(pong_d[9]),
        .I4(ping_d[9]),
        .I5(wb_rst_i),
        .O(\gen_ata_sigs.DDo[9]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000F808)) 
    \gen_ata_sigs.DDoe_i_1 
       (.I0(DMAtip),
        .I1(DMActrl_dir),
        .I2(PIOtip),
        .I3(\u1/PIOoe ),
        .I4(wb_rst_i),
        .O(\gen_ata_sigs.DDoe_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \gen_ata_sigs.DIORn_i_1 
       (.I0(wb_rst_i),
        .I1(\u1/DMAdior ),
        .I2(PIOtip),
        .I3(\u1/DIOR ),
        .O(\gen_ata_sigs.DIORn_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \gen_ata_sigs.DIOWn_i_1 
       (.I0(wb_rst_i),
        .I1(\u1/DMAdiow ),
        .I2(PIOtip),
        .I3(\u1/DIOW ),
        .O(\gen_ata_sigs.DIOWn_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_ata_sigs.DMACKn_i_1 
       (.I0(wb_rst_i),
        .I1(DMAtip),
        .O(\gen_ata_sigs.DMACKn_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_ata_sigs.RESETn_i_1 
       (.I0(IDEctrl_rst),
        .I1(wb_rst_i),
        .O(\gen_ata_sigs.RESETn_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_ata_sigs.RESETn_i_2 
       (.I0(arst_i),
        .O(\gen_ata_sigs.RESETn_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hB8B888B8)) 
    \gen_bc_dec.store_pp_full_i_1 
       (.I0(\u0/store_pp_full ),
        .I1(PIOsel),
        .I2(\u1/PIO_control/pong_valid ),
        .I3(IDEctrl_ppen),
        .I4(\u1/PIO_control/ping_valid ),
        .O(\gen_bc_dec.store_pp_full_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pingpong.dping_valid_i_1 
       (.I0(\u1/PIO_control/ping_valid ),
        .I1(wb_rst_i),
        .O(\gen_pingpong.dping_valid_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pingpong.dpong_valid_i_1 
       (.I0(\u1/PIO_control/pong_valid ),
        .I1(wb_rst_i),
        .O(\gen_pingpong.dpong_valid_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    \gen_pingpong.dsel_i_1 
       (.I0(PIOsel),
        .I1(\u1/PIO_control/gen_pingpong.dsel_reg_n_0 ),
        .I2(\u1/PIO_control/sel_strb__3 ),
        .I3(wb_rst_i),
        .O(\gen_pingpong.dsel_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h0000000808080008)) 
    \gen_pingpong.dsel_i_2 
       (.I0(PIOsel),
        .I1(IDEctrl_IDEen),
        .I2(\u1/PIO_control/gen_pingpong.dsel_reg_n_0 ),
        .I3(\u1/PIO_control/pong_valid ),
        .I4(\u1/PIO_control/wpp ),
        .I5(\u1/PIO_control/ping_valid ),
        .O(\u1/PIO_control/sel_strb__3 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hABFBFFFFA8080000)) 
    \gen_pingpong.iack_i_1 
       (.I0(\gen_pingpong.iack_i_2_n_0 ),
        .I1(\u1/PIO_control/gen_pingpong.pong_we_reg_n_0 ),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I3(\u1/PIO_control/gen_pingpong.ping_we_reg_n_0 ),
        .I4(IDEctrl_ppen),
        .I5(\gen_pingpong.iack_i_3_n_0 ),
        .O(\gen_pingpong.iack_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h0020AA2000200020)) 
    \gen_pingpong.iack_i_2 
       (.I0(wb_we_i),
        .I1(\u1/PIO_control/gen_pingpong.dpong_valid_reg_n_0 ),
        .I2(\u1/PIO_control/pong_valid ),
        .I3(\u1/PIO_control/wpp ),
        .I4(\u1/PIO_control/gen_pingpong.dping_valid_reg_n_0 ),
        .I5(\u1/PIO_control/ping_valid ),
        .O(\gen_pingpong.iack_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h20202F20)) 
    \gen_pingpong.iack_i_3 
       (.I0(\u1/PIO_control/gen_pingpong.dping_valid_reg_n_0 ),
        .I1(\u1/PIO_control/ping_valid ),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I3(\u1/PIO_control/gen_pingpong.dpong_valid_reg_n_0 ),
        .I4(\u1/PIO_control/pong_valid ),
        .O(\gen_pingpong.iack_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \gen_pingpong.ping_a[3]_i_1 
       (.I0(\u1/PIO_control/wpp ),
        .I1(\u1/PIO_control/ping_valid ),
        .I2(PIOsel),
        .O(\u1/PIO_control/ping_d ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000EA00EAEA)) 
    \gen_pingpong.ping_valid_i_1 
       (.I0(\u1/PIO_control/ping_valid ),
        .I1(\u1/PIO_control/wpp ),
        .I2(\u1/PIO_control/sel_strb__3 ),
        .I3(\statemachine.PIOtip_i_2_n_0 ),
        .I4(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I5(wb_rst_i),
        .O(\gen_pingpong.ping_valid_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \gen_pingpong.ping_we_i_1 
       (.I0(wb_we_i),
        .I1(PIOsel),
        .I2(\u1/PIO_control/wpp ),
        .I3(\u1/PIO_control/ping_valid ),
        .I4(\u1/PIO_control/gen_pingpong.ping_we_reg_n_0 ),
        .O(\gen_pingpong.ping_we_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pingpong.pong_a[3]_i_1 
       (.I0(\u1/PIO_control/pong_valid ),
        .I1(PIOsel),
        .I2(\u1/PIO_control/wpp ),
        .O(\gen_pingpong.pong_a ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000BABABA00)) 
    \gen_pingpong.pong_valid_i_1 
       (.I0(\u1/PIO_control/pong_valid ),
        .I1(\u1/PIO_control/wpp ),
        .I2(\u1/PIO_control/sel_strb__3 ),
        .I3(\statemachine.PIOtip_i_2_n_0 ),
        .I4(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I5(wb_rst_i),
        .O(\gen_pingpong.pong_valid_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h4400440000404440)) 
    \gen_pingpong.rpp_i_1 
       (.I0(wb_rst_i),
        .I1(IDEctrl_ppen),
        .I2(\u1/PIO_control/gen_pingpong.pong_we_reg_n_0 ),
        .I3(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I4(\u1/PIO_control/gen_pingpong.ping_we_reg_n_0 ),
        .I5(\statemachine.PIOtip_i_2_n_0 ),
        .O(\u1/PIO_control/rpp ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h04444000)) 
    \gen_pingpong.wpp_i_1 
       (.I0(wb_rst_i),
        .I1(IDEctrl_ppen),
        .I2(\u1/PIO_control/iack ),
        .I3(wb_we_i),
        .I4(\u1/PIO_control/wpp ),
        .O(\u1/PIO_control/wpp5_out ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    hT2done_i_1
       (.I0(wb_rst_i),
        .I1(dstrb_i_2_n_0),
        .I2(\u1/PIO_control/PIO_access_control/IORDYen ),
        .I3(\u1/synch_incoming.sIORDY_reg_n_0 ),
        .O(\u1/PIO_control/PIO_access_control/PIO_timing_controller/hT2done ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h00C8)) 
    hold_go_i_1
       (.I0(\u1/go ),
        .I1(\u1/PIO_control/PIO_access_control/PIO_timing_controller/busy_reg_n_0 ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go_reg_n_0 ),
        .I3(wb_rst_i),
        .O(\u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \iQ[1]_i_1 
       (.I0(IDEctrl_rst),
        .I1(wb_rst_i),
        .I2(\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr [0]),
        .I3(\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr [1]),
        .O(iQ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \iQ[2]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr ),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\iQ[2]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hEEEEEFEE)) 
    \iQ[3]_i_1 
       (.I0(IDEctrl_rst),
        .I1(wb_rst_i),
        .I2(iRxEmpty),
        .I3(DMAsel),
        .I4(wb_we_i),
        .O(\iQ[3]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \iQ[3]_i_2 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr [0]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .O(\iQ[3]_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_0_5_i_1
       (.I0(readDfw[1]),
        .I1(readDlw[1]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_0_5_i_2
       (.I0(readDfw[0]),
        .I1(readDlw[0]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_0_5_i_3
       (.I0(readDfw[3]),
        .I1(readDlw[3]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_0_5_i_4
       (.I0(readDfw[2]),
        .I1(readDlw[2]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_0_5_i_5
       (.I0(readDfw[5]),
        .I1(readDlw[5]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_0_5_i_6
       (.I0(readDfw[4]),
        .I1(readDlw[4]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_12_17_i_1
       (.I0(readDfw[13]),
        .I1(readDlw[13]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_12_17_i_2
       (.I0(readDfw[12]),
        .I1(readDlw[12]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_12_17_i_3
       (.I0(readDfw[15]),
        .I1(readDlw[15]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_12_17_i_4
       (.I0(readDfw[14]),
        .I1(readDlw[14]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_12_17_i_5
       (.I0(readDlw[1]),
        .I1(readDfw[1]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_12_17_i_6
       (.I0(readDlw[0]),
        .I1(readDfw[0]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_18_23_i_1
       (.I0(readDlw[3]),
        .I1(readDfw[3]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_18_23_i_2
       (.I0(readDlw[2]),
        .I1(readDfw[2]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_18_23_i_3
       (.I0(readDlw[5]),
        .I1(readDfw[5]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_18_23_i_4
       (.I0(readDlw[4]),
        .I1(readDfw[4]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_18_23_i_5
       (.I0(readDlw[7]),
        .I1(readDfw[7]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_18_23_i_6
       (.I0(readDlw[6]),
        .I1(readDfw[6]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_24_29_i_1
       (.I0(readDlw[9]),
        .I1(readDfw[9]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_24_29_i_2
       (.I0(readDlw[8]),
        .I1(readDfw[8]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_24_29_i_3
       (.I0(readDlw[11]),
        .I1(readDfw[11]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_24_29_i_4
       (.I0(readDlw[10]),
        .I1(readDfw[10]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_24_29_i_5
       (.I0(readDlw[13]),
        .I1(readDfw[13]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_24_29_i_6
       (.I0(readDlw[12]),
        .I1(readDfw[12]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_30_31_i_1
       (.I0(readDlw[15]),
        .I1(readDfw[15]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_30_31_i_2
       (.I0(readDlw[14]),
        .I1(readDfw[14]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_6_11_i_1
       (.I0(readDfw[7]),
        .I1(readDlw[7]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_6_11_i_2
       (.I0(readDfw[6]),
        .I1(readDlw[6]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_6_11_i_3
       (.I0(readDfw[9]),
        .I1(readDlw[9]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_6_11_i_4
       (.I0(readDfw[8]),
        .I1(readDlw[8]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_6_11_i_5
       (.I0(readDfw[11]),
        .I1(readDlw[11]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_7_6_11_i_6
       (.I0(readDfw[10]),
        .I1(readDlw[10]),
        .I2(\u1/DMA_control/BeLeC__0 ),
        .O(D[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    msb_i_1
       (.I0(IDEctrl_rst),
        .I1(wb_rst_i),
        .I2(\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr [1]),
        .O(msb_i_1_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h0000A888)) 
    oe_i_1
       (.I0(\statemachine.PIOtip_i_2_n_0 ),
        .I1(\u1/PIOoe ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go13_out ),
        .I3(\u1/PIO_control/dir ),
        .I4(wb_rst_i),
        .O(oe_i_1_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    oe_i_2
       (.I0(\u1/PIO_control/gen_pingpong.ping_we_reg_n_0 ),
        .I1(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I2(\u1/PIO_control/gen_pingpong.pong_we_reg_n_0 ),
        .O(\u1/PIO_control/dir ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h4055405540554040)) 
    rci_i_1
       (.I0(wb_rst_i),
        .I1(rci_i_2_n_0),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg_n_0 ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/busy_reg_n_0 ),
        .I4(\u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go_reg_n_0 ),
        .I5(\u1/go ),
        .O(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h4055)) 
    rci_i_1__0
       (.I0(wb_rst_i),
        .I1(rci_i_2__0_n_0),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg_n_0 ),
        .I3(rci_i_2_n_0),
        .O(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    rci_i_1__1
       (.I0(wb_rst_i),
        .I1(\statemachine.PIOtip_i_2_n_0 ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg_n_0 ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .O(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    rci_i_1__2
       (.I0(wb_rst_i),
        .I1(rci_i_2__1_n_0),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg_n_0 ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .O(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    rci_i_1__3
       (.I0(wb_rst_i),
        .I1(rci_i_2__2_n_0),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg_n_0 ),
        .I3(\u1/DMA_control/go ),
        .O(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h1055)) 
    rci_i_1__4
       (.I0(wb_rst_i),
        .I1(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg_n_0 ),
        .I3(rci_i_2__2_n_0),
        .O(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    rci_i_1__5
       (.I0(wb_rst_i),
        .I1(rci_i_2__4_n_0),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg_n_0 ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone ),
        .O(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rci_i_2
       (.I0(Qi[6]),
        .I1(\Qi[6]_i_2_n_0 ),
        .I2(Qi[5]),
        .I3(Qi[7]),
        .O(rci_i_2_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rci_i_2__0
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[6] ),
        .I1(\Qi[6]_i_2__0_n_0 ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[5] ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[7] ),
        .O(rci_i_2__0_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rci_i_2__1
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[6] ),
        .I1(\Qi[6]_i_2__2_n_0 ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[5] ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[7] ),
        .O(rci_i_2__1_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rci_i_2__2
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[6] ),
        .I1(\Qi[6]_i_2__3_n_0 ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[5] ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[7] ),
        .O(rci_i_2__2_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    rci_i_2__3
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[6] ),
        .I1(\Qi[6]_i_2__4_n_0 ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[5] ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[7] ),
        .O(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rci_i_2__4
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[6] ),
        .I1(\Qi[6]_i_2__5_n_0 ),
        .I2(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[5] ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[7] ),
        .O(rci_i_2__4_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \register_block.CtrlReg[0]_i_1 
       (.I0(wb_dat_i[0]),
        .I1(wb_rst_i),
        .O(p_1_in[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[10]_i_1 
       (.I0(wb_dat_i[10]),
        .I1(wb_rst_i),
        .O(p_1_in[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[11]_i_1 
       (.I0(wb_dat_i[11]),
        .I1(wb_rst_i),
        .O(p_1_in[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[12]_i_1 
       (.I0(wb_dat_i[12]),
        .I1(wb_rst_i),
        .O(p_1_in[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[13]_i_1 
       (.I0(wb_dat_i[13]),
        .I1(wb_rst_i),
        .O(p_1_in[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[14]_i_1 
       (.I0(wb_dat_i[14]),
        .I1(wb_rst_i),
        .O(p_1_in[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[15]_i_1 
       (.I0(wb_dat_i[15]),
        .I1(wb_rst_i),
        .O(p_1_in[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[16]_i_1 
       (.I0(wb_dat_i[16]),
        .I1(wb_rst_i),
        .O(p_1_in[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[17]_i_1 
       (.I0(wb_dat_i[17]),
        .I1(wb_rst_i),
        .O(p_1_in[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[18]_i_1 
       (.I0(wb_dat_i[18]),
        .I1(wb_rst_i),
        .O(p_1_in[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[19]_i_1 
       (.I0(wb_dat_i[19]),
        .I1(wb_rst_i),
        .O(p_1_in[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[1]_i_1 
       (.I0(wb_dat_i[1]),
        .I1(wb_rst_i),
        .O(p_1_in[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[20]_i_1 
       (.I0(wb_dat_i[20]),
        .I1(wb_rst_i),
        .O(p_1_in[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[21]_i_1 
       (.I0(wb_dat_i[21]),
        .I1(wb_rst_i),
        .O(p_1_in[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[22]_i_1 
       (.I0(wb_dat_i[22]),
        .I1(wb_rst_i),
        .O(p_1_in[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[23]_i_1 
       (.I0(wb_dat_i[23]),
        .I1(wb_rst_i),
        .O(p_1_in[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[24]_i_1 
       (.I0(wb_dat_i[24]),
        .I1(wb_rst_i),
        .O(p_1_in[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[25]_i_1 
       (.I0(wb_dat_i[25]),
        .I1(wb_rst_i),
        .O(p_1_in[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[26]_i_1 
       (.I0(wb_dat_i[26]),
        .I1(wb_rst_i),
        .O(p_1_in[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[27]_i_1 
       (.I0(wb_dat_i[27]),
        .I1(wb_rst_i),
        .O(p_1_in[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[28]_i_1 
       (.I0(wb_dat_i[28]),
        .I1(wb_rst_i),
        .O(p_1_in[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[29]_i_1 
       (.I0(wb_dat_i[29]),
        .I1(wb_rst_i),
        .O(p_1_in[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[2]_i_1 
       (.I0(wb_dat_i[2]),
        .I1(wb_rst_i),
        .O(p_1_in[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[30]_i_1 
       (.I0(wb_dat_i[30]),
        .I1(wb_rst_i),
        .O(p_1_in[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    \register_block.CtrlReg[31]_i_1 
       (.I0(wb_rst_i),
        .I1(\u0/p_30_in ),
        .I2(wb_adr_i[2]),
        .I3(wb_adr_i[5]),
        .I4(wb_adr_i[4]),
        .I5(wb_adr_i[3]),
        .O(\register_block.CtrlReg ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[31]_i_2 
       (.I0(wb_dat_i[31]),
        .I1(wb_rst_i),
        .O(p_1_in[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \register_block.CtrlReg[31]_i_3 
       (.I0(arst_i),
        .O(\register_block.CtrlReg[31]_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[3]_i_1 
       (.I0(wb_dat_i[3]),
        .I1(wb_rst_i),
        .O(p_1_in[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[4]_i_1 
       (.I0(wb_dat_i[4]),
        .I1(wb_rst_i),
        .O(p_1_in[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[5]_i_1 
       (.I0(wb_dat_i[5]),
        .I1(wb_rst_i),
        .O(p_1_in[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[6]_i_1 
       (.I0(wb_dat_i[6]),
        .I1(wb_rst_i),
        .O(p_1_in[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[7]_i_1 
       (.I0(wb_dat_i[7]),
        .I1(wb_rst_i),
        .O(p_1_in[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[8]_i_1 
       (.I0(wb_dat_i[8]),
        .I1(wb_rst_i),
        .O(p_1_in[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.CtrlReg[9]_i_1 
       (.I0(wb_dat_i[9]),
        .I1(wb_rst_i),
        .O(p_1_in[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
    \register_block.DMA_dev0_Tm[7]_i_1 
       (.I0(wb_rst_i),
        .I1(wb_adr_i[2]),
        .I2(\u0/p_30_in ),
        .I3(wb_adr_i[5]),
        .I4(wb_adr_i[4]),
        .I5(wb_adr_i[3]),
        .O(\register_block.DMA_dev0_Tm ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \register_block.DMA_dev1_Tm[7]_i_1 
       (.I0(wb_rst_i),
        .I1(wb_adr_i[5]),
        .I2(wb_adr_i[4]),
        .I3(\u0/p_30_in ),
        .I4(wb_adr_i[2]),
        .I5(wb_adr_i[3]),
        .O(\register_block.DMA_dev1_Tm ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.PIO_cmdport_T1[0]_i_1 
       (.I0(wb_dat_i[0]),
        .I1(wb_rst_i),
        .O(PIO_dport1_T1[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \register_block.PIO_cmdport_T1[1]_i_1 
       (.I0(wb_dat_i[1]),
        .I1(wb_rst_i),
        .O(PIO_dport1_T1[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \register_block.PIO_cmdport_T1[2]_i_1 
       (.I0(wb_dat_i[2]),
        .I1(wb_rst_i),
        .O(PIO_dport1_T1[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAAA)) 
    \register_block.PIO_cmdport_T1[7]_i_1 
       (.I0(wb_rst_i),
        .I1(\u0/p_30_in ),
        .I2(wb_adr_i[2]),
        .I3(wb_adr_i[5]),
        .I4(wb_adr_i[4]),
        .I5(wb_adr_i[3]),
        .O(\register_block.PIO_cmdport_T1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \register_block.PIO_cmdport_T2[2]_i_1 
       (.I0(wb_dat_i[10]),
        .I1(wb_rst_i),
        .O(PIO_dport1_T2[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \register_block.PIO_cmdport_T2[3]_i_1 
       (.I0(wb_dat_i[11]),
        .I1(wb_rst_i),
        .O(PIO_dport1_T2[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \register_block.PIO_cmdport_T2[4]_i_1 
       (.I0(wb_dat_i[12]),
        .I1(wb_rst_i),
        .O(PIO_dport1_T2[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \register_block.PIO_cmdport_T4[1]_i_1 
       (.I0(wb_dat_i[17]),
        .I1(wb_rst_i),
        .O(PIO_dport1_T4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \register_block.PIO_cmdport_Teoc[0]_i_1 
       (.I0(wb_dat_i[24]),
        .I1(wb_rst_i),
        .O(PIO_dport1_Teoc0_in[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \register_block.PIO_cmdport_Teoc[1]_i_1 
       (.I0(wb_dat_i[25]),
        .I1(wb_rst_i),
        .O(PIO_dport1_Teoc0_in[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \register_block.PIO_cmdport_Teoc[2]_i_1 
       (.I0(wb_dat_i[26]),
        .I1(wb_rst_i),
        .O(PIO_dport1_Teoc0_in[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \register_block.PIO_cmdport_Teoc[4]_i_1 
       (.I0(wb_dat_i[28]),
        .I1(wb_rst_i),
        .O(PIO_dport1_Teoc0_in[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \register_block.PIO_dport0_T1[7]_i_1 
       (.I0(wb_rst_i),
        .I1(wb_adr_i[2]),
        .I2(\u0/p_30_in ),
        .I3(wb_adr_i[5]),
        .I4(wb_adr_i[4]),
        .I5(wb_adr_i[3]),
        .O(\register_block.PIO_dport0_T1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    \register_block.PIO_dport1_T1[7]_i_1 
       (.I0(wb_rst_i),
        .I1(\u0/p_30_in ),
        .I2(wb_adr_i[2]),
        .I3(wb_adr_i[5]),
        .I4(wb_adr_i[4]),
        .I5(wb_adr_i[3]),
        .O(\register_block.PIO_dport1_T1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register_block.gen_stat_reg.dirq_i_1 
       (.I0(irq),
        .I1(wb_rst_i),
        .O(\register_block.gen_stat_reg.dirq_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000FF7F0000)) 
    \register_block.gen_stat_reg.int_i_1 
       (.I0(wb_adr_i[2]),
        .I1(\register_block.gen_stat_reg.int_i_3_n_0 ),
        .I2(\u0/p_30_in ),
        .I3(wb_dat_i[0]),
        .I4(\register_block.gen_stat_reg.int_i_5_n_0 ),
        .I5(wb_rst_i),
        .O(\register_block.gen_stat_reg.int_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \register_block.gen_stat_reg.int_i_2 
       (.I0(arst_i),
        .O(\register_block.gen_stat_reg.int_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \register_block.gen_stat_reg.int_i_3 
       (.I0(wb_adr_i[5]),
        .I1(wb_adr_i[4]),
        .I2(wb_adr_i[3]),
        .O(\register_block.gen_stat_reg.int_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \register_block.gen_stat_reg.int_i_4 
       (.I0(\u0/CONsel__1 ),
        .I1(wb_we_i),
        .O(\u0/p_30_in ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \register_block.gen_stat_reg.int_i_5 
       (.I0(wb_inta_o),
        .I1(\u0/register_block.gen_stat_reg.dirq_reg_n_0 ),
        .I2(irq),
        .O(\register_block.gen_stat_reg.int_i_5_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \statemachine.DMAgo_i_1 
       (.I0(\u1/statemachine.c_state_reg_n_0_[1] ),
        .I1(\u1/statemachine.c_state_reg_n_0_ ),
        .I2(DMActrl_DMAen),
        .I3(DMA_dmarq),
        .I4(\u1/nxt_state0__1 ),
        .I5(wb_rst_i),
        .O(\statemachine.DMAgo_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \statemachine.DMAgo_i_2 
       (.I0(DMATxFull),
        .I1(DMActrl_dir),
        .I2(\statemachine.DMAgo_i_3_n_0 ),
        .O(\u1/nxt_state0__1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \statemachine.DMAgo_i_3 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr [0]),
        .I1(\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr [0]),
        .I2(drd_ptr),
        .I3(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr [2]),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr [1]),
        .I5(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr [1]),
        .O(\statemachine.DMAgo_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000FFFF20AA)) 
    \statemachine.DMAtip_i_1 
       (.I0(DMAtip),
        .I1(DMActrl_dir),
        .I2(DMA_dmarq),
        .I3(\statemachine.DMAtip_i_2_n_0 ),
        .I4(\u1/iDMAgo__0 ),
        .I5(wb_rst_i),
        .O(\statemachine.DMAtip_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \statemachine.DMAtip_i_2 
       (.I0(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[7] ),
        .I1(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[5] ),
        .I2(\Qi[6]_i_2__5_n_0 ),
        .I3(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[6] ),
        .I4(\u1/DMA_control/Tfw ),
        .O(\statemachine.DMAtip_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \statemachine.DMAtip_i_3 
       (.I0(\u1/nxt_state0__1 ),
        .I1(DMA_dmarq),
        .I2(DMActrl_DMAen),
        .I3(\u1/statemachine.c_state_reg_n_0_ ),
        .I4(\u1/statemachine.c_state_reg_n_0_[1] ),
        .O(\u1/iDMAgo__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h0000000000101010)) 
    \statemachine.PIOgo_i_1 
       (.I0(\u1/statemachine.c_state_reg_n_0_[1] ),
        .I1(\u1/statemachine.c_state_reg_n_0_ ),
        .I2(\u1/PIOreq ),
        .I3(DMActrl_DMAen),
        .I4(DMA_dmarq),
        .I5(wb_rst_i),
        .O(\statemachine.PIOgo_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \statemachine.PIOgo_i_2 
       (.I0(\statemachine.PIOtip_i_2_n_0 ),
        .I1(\u1/PIO_control/pong_valid ),
        .I2(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I3(\u1/PIO_control/ping_valid ),
        .O(\u1/PIOreq ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000888888F8)) 
    \statemachine.PIOtip_i_1 
       (.I0(\statemachine.PIOtip_i_2_n_0 ),
        .I1(PIOtip),
        .I2(\statemachine.PIOtip_i_3_n_0 ),
        .I3(\u1/statemachine.c_state_reg_n_0_ ),
        .I4(\u1/statemachine.c_state_reg_n_0_[1] ),
        .I5(wb_rst_i),
        .O(\statemachine.PIOtip_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \statemachine.PIOtip_i_2 
       (.I0(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[6] ),
        .I1(\Qi[6]_i_2__1_n_0 ),
        .I2(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[5] ),
        .I3(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[7] ),
        .O(\statemachine.PIOtip_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h0000B800B800B800)) 
    \statemachine.PIOtip_i_3 
       (.I0(\u1/PIO_control/ping_valid ),
        .I1(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I2(\u1/PIO_control/pong_valid ),
        .I3(\statemachine.PIOtip_i_2_n_0 ),
        .I4(DMActrl_DMAen),
        .I5(DMA_dmarq),
        .O(\statemachine.PIOtip_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \statemachine.c_state[1]_i_2 
       (.I0(DMA_dmarq),
        .I1(DMActrl_DMAen),
        .O(\u1/nxt_state111_out ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAAAAAAAA5F4A0A4A)) 
    \statemachine.c_state[1]_i_3 
       (.I0(\u1/statemachine.c_state_reg_n_0_ ),
        .I1(\statemachine.c_state[1]_i_4_n_0 ),
        .I2(\statemachine.PIOtip_i_2_n_0 ),
        .I3(\u1/nxt_state111_out ),
        .I4(\u1/nxt_state0__1 ),
        .I5(\u1/statemachine.c_state_reg_n_0_[1] ),
        .O(\statemachine.c_state ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \statemachine.c_state[1]_i_4 
       (.I0(\u1/PIO_control/ping_valid ),
        .I1(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ),
        .I2(\u1/PIO_control/pong_valid ),
        .O(\statemachine.c_state[1]_i_4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u0/gen_bc_dec.store_pp_full_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\gen_bc_dec.store_pp_full_i_1_n_0 ),
        .Q(\u0/store_pp_full ),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[0] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .D(p_1_in[0]),
        .PRE(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .Q(IDEctrl_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[10] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[10]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_ ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[11] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[11]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_[11] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[12] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[12]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_[12] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[13] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[13]),
        .Q(DMActrl_dir));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[14] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[14]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_[14] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[15] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[15]),
        .Q(DMActrl_DMAen));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[16] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[16]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_[16] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[17] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[17]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_[17] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[18] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[18]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_[18] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[19] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[19]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_[19] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[1] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[1]),
        .Q(PIO_cmdport_IORDYen));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[20] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[20]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_[20] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[21] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[21]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_[21] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[22] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[22]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_[22] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[23] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[23]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_[23] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[24] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[24]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_[24] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[25] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[25]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_[25] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[26] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[26]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_[26] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[27] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[27]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_[27] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[28] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[28]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_[28] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[29] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[29]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_[29] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[2] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[2]),
        .Q(PIO_dport0_IORDYen));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[30] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[30]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_[30] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[31] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[31]),
        .Q(\u0/register_block.CtrlReg_reg_n_0_[31] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[3] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[3]),
        .Q(PIO_dport1_IORDYen));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[4] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[4]),
        .Q(IDEctrl_ppen));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[5] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[5]),
        .Q(IDEctrl_FATR0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[6] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[6]),
        .Q(IDEctrl_FATR1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[7] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[7]),
        .Q(IDEctrl_IDEen));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[8] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[8]),
        .Q(DMActrl_BeLeC0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.CtrlReg_reg[9] 
       (.C(wb_clk_i),
        .CE(\register_block.CtrlReg ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[9]),
        .Q(DMActrl_BeLeC1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Td_reg[0] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[8]),
        .Q(data5[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Td_reg[1] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[9]),
        .Q(data5[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Td_reg[2] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[10]),
        .Q(data5[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Td_reg[3] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[11]),
        .Q(data5[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Td_reg[4] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[12]),
        .Q(data5[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Td_reg[5] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[13]),
        .Q(data5[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Td_reg[6] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[14]),
        .Q(data5[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Td_reg[7] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[15]),
        .Q(data5[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Teoc_reg[0] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[24]),
        .Q(data5[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Teoc_reg[1] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[25]),
        .Q(data5[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Teoc_reg[2] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[26]),
        .Q(data5[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Teoc_reg[3] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[27]),
        .Q(data5[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Teoc_reg[4] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[28]),
        .Q(data5[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Teoc_reg[5] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[29]),
        .Q(data5[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Teoc_reg[6] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[30]),
        .Q(data5[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Teoc_reg[7] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[31]),
        .Q(data5[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Tm_reg[0] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(PIO_dport1_T1[0]),
        .Q(data5[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Tm_reg[1] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[1]),
        .Q(data5[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Tm_reg[2] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[2]),
        .Q(data5[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Tm_reg[3] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[3]),
        .Q(data5[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Tm_reg[4] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[4]),
        .Q(data5[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Tm_reg[5] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[5]),
        .Q(data5[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Tm_reg[6] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[6]),
        .Q(data5[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev0_Tm_reg[7] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev0_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[7]),
        .Q(data5[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Td_reg[0] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[8]),
        .Q(data6[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Td_reg[1] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[9]),
        .Q(data6[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Td_reg[2] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[10]),
        .Q(data6[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Td_reg[3] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[11]),
        .Q(data6[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Td_reg[4] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[12]),
        .Q(data6[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Td_reg[5] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[13]),
        .Q(data6[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Td_reg[6] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[14]),
        .Q(data6[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Td_reg[7] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[15]),
        .Q(data6[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Teoc_reg[0] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[24]),
        .Q(data6[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Teoc_reg[1] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[25]),
        .Q(data6[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Teoc_reg[2] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[26]),
        .Q(data6[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Teoc_reg[3] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[27]),
        .Q(data6[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Teoc_reg[4] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[28]),
        .Q(data6[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Teoc_reg[5] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[29]),
        .Q(data6[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Teoc_reg[6] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[30]),
        .Q(data6[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Teoc_reg[7] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[31]),
        .Q(data6[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Tm_reg[0] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(PIO_dport1_T1[0]),
        .Q(data6[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Tm_reg[1] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[1]),
        .Q(data6[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Tm_reg[2] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[2]),
        .Q(data6[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Tm_reg[3] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[3]),
        .Q(data6[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Tm_reg[4] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[4]),
        .Q(data6[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Tm_reg[5] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[5]),
        .Q(data6[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Tm_reg[6] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[6]),
        .Q(data6[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.DMA_dev1_Tm_reg[7] 
       (.C(wb_clk_i),
        .CE(\register_block.DMA_dev1_Tm ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[7]),
        .Q(data6[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T1_reg[0] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(PIO_dport1_T1[0]),
        .Q(data2[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T1_reg[1] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .D(PIO_dport1_T1[1]),
        .PRE(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .Q(data2[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T1_reg[2] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .D(PIO_dport1_T1[2]),
        .PRE(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .Q(data2[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T1_reg[3] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[3]),
        .Q(data2[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T1_reg[4] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[4]),
        .Q(data2[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T1_reg[5] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[5]),
        .Q(data2[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T1_reg[6] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[6]),
        .Q(data2[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T1_reg[7] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[7]),
        .Q(data2[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T2_reg[0] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[8]),
        .Q(data2[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T2_reg[1] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[9]),
        .Q(data2[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T2_reg[2] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .D(PIO_dport1_T2[2]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data2[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T2_reg[3] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .D(PIO_dport1_T2[3]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data2[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T2_reg[4] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .D(PIO_dport1_T2[4]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data2[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T2_reg[5] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[13]),
        .Q(data2[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T2_reg[6] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[14]),
        .Q(data2[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T2_reg[7] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[15]),
        .Q(data2[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T4_reg[0] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[16]),
        .Q(data2[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T4_reg[1] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .D(PIO_dport1_T4),
        .PRE(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .Q(data2[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T4_reg[2] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[18]),
        .Q(data2[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T4_reg[3] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[19]),
        .Q(data2[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T4_reg[4] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[20]),
        .Q(data2[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T4_reg[5] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[21]),
        .Q(data2[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T4_reg[6] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[22]),
        .Q(data2[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_T4_reg[7] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[23]),
        .Q(data2[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_Teoc_reg[0] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .D(PIO_dport1_Teoc0_in[0]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data2[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_Teoc_reg[1] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .D(PIO_dport1_Teoc0_in[1]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data2[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_Teoc_reg[2] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .D(PIO_dport1_Teoc0_in[2]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data2[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_Teoc_reg[3] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[27]),
        .Q(data2[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_Teoc_reg[4] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .D(PIO_dport1_Teoc0_in[4]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data2[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_Teoc_reg[5] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[29]),
        .Q(data2[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_Teoc_reg[6] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[30]),
        .Q(data2[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_cmdport_Teoc_reg[7] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_cmdport_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[31]),
        .Q(data2[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T1_reg[0] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(PIO_dport1_T1[0]),
        .Q(data3[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T1_reg[1] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .D(PIO_dport1_T1[1]),
        .PRE(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .Q(data3[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T1_reg[2] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .D(PIO_dport1_T1[2]),
        .PRE(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .Q(data3[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T1_reg[3] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[3]),
        .Q(data3[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T1_reg[4] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[4]),
        .Q(data3[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T1_reg[5] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[5]),
        .Q(data3[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T1_reg[6] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[6]),
        .Q(data3[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T1_reg[7] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[7]),
        .Q(data3[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T2_reg[0] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[8]),
        .Q(data3[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T2_reg[1] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[9]),
        .Q(data3[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T2_reg[2] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .D(PIO_dport1_T2[2]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data3[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T2_reg[3] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .D(PIO_dport1_T2[3]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data3[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T2_reg[4] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .D(PIO_dport1_T2[4]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data3[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T2_reg[5] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[13]),
        .Q(data3[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T2_reg[6] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[14]),
        .Q(data3[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T2_reg[7] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[15]),
        .Q(data3[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T4_reg[0] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[16]),
        .Q(data3[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T4_reg[1] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .D(PIO_dport1_T4),
        .PRE(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .Q(data3[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T4_reg[2] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[18]),
        .Q(data3[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T4_reg[3] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[19]),
        .Q(data3[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T4_reg[4] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[20]),
        .Q(data3[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T4_reg[5] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[21]),
        .Q(data3[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T4_reg[6] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[22]),
        .Q(data3[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_T4_reg[7] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[23]),
        .Q(data3[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_Teoc_reg[0] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .D(PIO_dport1_Teoc0_in[0]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data3[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_Teoc_reg[1] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .D(PIO_dport1_Teoc0_in[1]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data3[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_Teoc_reg[2] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .D(PIO_dport1_Teoc0_in[2]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data3[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_Teoc_reg[3] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[27]),
        .Q(data3[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_Teoc_reg[4] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .D(PIO_dport1_Teoc0_in[4]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data3[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_Teoc_reg[5] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[29]),
        .Q(data3[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_Teoc_reg[6] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[30]),
        .Q(data3[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport0_Teoc_reg[7] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport0_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[31]),
        .Q(data3[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T1_reg[0] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(PIO_dport1_T1[0]),
        .Q(data4[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T1_reg[1] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .D(PIO_dport1_T1[1]),
        .PRE(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .Q(data4[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T1_reg[2] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .D(PIO_dport1_T1[2]),
        .PRE(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .Q(data4[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T1_reg[3] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[3]),
        .Q(data4[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T1_reg[4] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[4]),
        .Q(data4[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T1_reg[5] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[5]),
        .Q(data4[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T1_reg[6] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[6]),
        .Q(data4[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T1_reg[7] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[7]),
        .Q(data4[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T2_reg[0] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[8]),
        .Q(data4[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T2_reg[1] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[9]),
        .Q(data4[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T2_reg[2] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .D(PIO_dport1_T2[2]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data4[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T2_reg[3] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .D(PIO_dport1_T2[3]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data4[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T2_reg[4] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .D(PIO_dport1_T2[4]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data4[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T2_reg[5] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[13]),
        .Q(data4[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T2_reg[6] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[14]),
        .Q(data4[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T2_reg[7] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(p_1_in[15]),
        .Q(data4[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T4_reg[0] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[16]),
        .Q(data4[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T4_reg[1] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .D(PIO_dport1_T4),
        .PRE(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .Q(data4[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T4_reg[2] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[18]),
        .Q(data4[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T4_reg[3] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[19]),
        .Q(data4[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T4_reg[4] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[20]),
        .Q(data4[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T4_reg[5] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[21]),
        .Q(data4[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T4_reg[6] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[22]),
        .Q(data4[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_T4_reg[7] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(p_1_in[23]),
        .Q(data4[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_Teoc_reg[0] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .D(PIO_dport1_Teoc0_in[0]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data4[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_Teoc_reg[1] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .D(PIO_dport1_Teoc0_in[1]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data4[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_Teoc_reg[2] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .D(PIO_dport1_Teoc0_in[2]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data4[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_Teoc_reg[3] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[27]),
        .Q(data4[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_Teoc_reg[4] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .D(PIO_dport1_Teoc0_in[4]),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(data4[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_Teoc_reg[5] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[29]),
        .Q(data4[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_Teoc_reg[6] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[30]),
        .Q(data4[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.PIO_dport1_Teoc_reg[7] 
       (.C(wb_clk_i),
        .CE(\register_block.PIO_dport1_T1 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(p_1_in[31]),
        .Q(data4[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.gen_stat_reg.dirq_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\register_block.gen_stat_reg.dirq_i_1_n_0 ),
        .Q(\u0/register_block.gen_stat_reg.dirq_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u0/register_block.gen_stat_reg.int_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\register_block.gen_stat_reg.int_i_1_n_0 ),
        .Q(wb_inta_o));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/DIOR_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(DIOR_i_1__0_n_0),
        .Q(\u1/DMAdior ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/DIOW_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(DIOW_i_1__0_n_0),
        .Q(\u1/DMAdiow ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/dstrb_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/Tddone ),
        .Q(\u1/DMA_control/dstrb ),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[0] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Qi[0]_i_1__5_n_0 ),
        .PRE(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_ ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[1] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[1]_i_1__5_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[1] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[2] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Qi[2]_i_1__5_n_0 ),
        .PRE(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[2] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[3] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[3]_i_1__5_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[3] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[4] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Qi[4]_i_1__5_n_0 ),
        .PRE(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[4] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[5] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Qi[5]_i_1__5_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[5] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[6] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Qi[6]_i_1__5_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[6] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg[7] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Qi[7]_i_1__5_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/cnt/Qi_reg_n_0_[7] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b1),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/eoc_cnt/rci_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[0] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Qi[0]_i_1__4_n_0 ),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_ ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[1] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Qi[1]_i_1__4_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[1] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[2] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Qi[2]_i_1__4_n_0 ),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[2] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[3] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Qi[3]_i_1__4_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[3] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[4] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Qi[4]_i_1__4_n_0 ),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[4] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[5] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[5]_i_1__4_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[5] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[6] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[6]_i_1__4_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[6] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg[7] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[7]_i_1__4_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/cnt/Qi_reg_n_0_[7] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b1),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/td_cnt/rci_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[0] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[0]_i_1__3_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_ ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[1] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[1]_i_1__3_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[1] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[2] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Qi[2]_i_1__3_n_0 ),
        .PRE(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[2] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[3] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[3]_i_1__3_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[3] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[4] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[4]_i_1__3_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[4] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[5] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[5]_i_1__3_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[5] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[6] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[6]_i_1__3_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[6] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg[7] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[7]_i_1__3_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/cnt/Qi_reg_n_0_[7] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b1),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.DMA_timing_ctrl/tm_cnt/rci_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Td_reg[0] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Td ),
        .Q(Td[0]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Td_reg[1] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Td[1]_i_1_n_0 ),
        .Q(Td[1]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Td_reg[2] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Td[2]_i_1_n_0 ),
        .Q(Td[2]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Td_reg[3] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Td[3]_i_1_n_0 ),
        .Q(Td[3]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Td_reg[4] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Td[4]_i_1_n_0 ),
        .Q(Td[4]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Td_reg[5] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Td[5]_i_1_n_0 ),
        .Q(Td[5]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Td_reg[6] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Td[6]_i_1_n_0 ),
        .Q(Td[6]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Td_reg[7] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Td[7]_i_1_n_0 ),
        .Q(Td[7]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Teoc_reg[0] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Teoc ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_ ),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Teoc_reg[1] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Teoc[1]_i_1_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[1] ),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Teoc_reg[2] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Teoc[2]_i_1_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[2] ),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Teoc_reg[3] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Teoc[3]_i_1_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[3] ),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Teoc_reg[4] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Teoc[4]_i_1_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[4] ),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Teoc_reg[5] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Teoc[5]_i_1_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[5] ),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Teoc_reg[6] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Teoc[6]_i_1_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[6] ),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Teoc_reg[7] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Teoc[7]_i_1_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.Teoc_reg_n_0_[7] ),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Tm_reg[0] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Tm ),
        .Q(Tm[0]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Tm_reg[1] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Tm[1]_i_1_n_0 ),
        .Q(Tm[1]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Tm_reg[2] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Tm[2]_i_1_n_0 ),
        .Q(Tm[2]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Tm_reg[3] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Tm[3]_i_1_n_0 ),
        .Q(Tm[3]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Tm_reg[4] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Tm[4]_i_1_n_0 ),
        .Q(Tm[4]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Tm_reg[5] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Tm[5]_i_1_n_0 ),
        .Q(Tm[5]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Tm_reg[6] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Tm[6]_i_1_n_0 ),
        .Q(Tm[6]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.Tm_reg[7] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\DMA_timing_ctrl.Tm[7]_i_1_n_0 ),
        .Q(Tm[7]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.dTfw_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\DMA_timing_ctrl.dTfw_i_1_n_0 ),
        .Q(\u1/DMA_control/DMA_timing_ctrl.dTfw_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/DMA_timing_ctrl.igo_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\DMA_timing_ctrl.igo_i_1_n_0 ),
        .Q(\u1/DMA_control/go ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_req.hgo_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\gen_DMA_req.hgo_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMA_req.hgo_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_req.iDMA_req_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\u1/DMA_control/iDMA_req ),
        .Q(DMA_req));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.RxWr_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\gen_DMA_sigs.RxWr_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMA_sigs.RxWr_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.Tfw_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\gen_DMA_sigs.Tfw_i_1_n_0 ),
        .Q(\u1/DMA_control/Tfw ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.TxRd_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\u1/DMA_control/TxRd ),
        .Q(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDfw_reg[0] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(readDlw[0]),
        .Q(readDfw[0]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDfw_reg[10] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(readDlw[10]),
        .Q(readDfw[10]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDfw_reg[11] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(readDlw[11]),
        .Q(readDfw[11]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDfw_reg[12] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(readDlw[12]),
        .Q(readDfw[12]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDfw_reg[13] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(readDlw[13]),
        .Q(readDfw[13]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDfw_reg[14] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(readDlw[14]),
        .Q(readDfw[14]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDfw_reg[15] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(readDlw[15]),
        .Q(readDfw[15]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDfw_reg[1] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(readDlw[1]),
        .Q(readDfw[1]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDfw_reg[2] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(readDlw[2]),
        .Q(readDfw[2]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDfw_reg[3] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(readDlw[3]),
        .Q(readDfw[3]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDfw_reg[4] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(readDlw[4]),
        .Q(readDfw[4]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDfw_reg[5] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(readDlw[5]),
        .Q(readDfw[5]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDfw_reg[6] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(readDlw[6]),
        .Q(readDfw[6]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDfw_reg[7] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(readDlw[7]),
        .Q(readDfw[7]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDfw_reg[8] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(readDlw[8]),
        .Q(readDfw[8]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDfw_reg[9] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(readDlw[9]),
        .Q(readDfw[9]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDlw_reg[0] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.readDlw ),
        .Q(readDlw[0]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDlw_reg[10] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.readDlw[10]_i_1_n_0 ),
        .Q(readDlw[10]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDlw_reg[11] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.readDlw[11]_i_1_n_0 ),
        .Q(readDlw[11]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDlw_reg[12] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.readDlw[12]_i_1_n_0 ),
        .Q(readDlw[12]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDlw_reg[13] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.readDlw[13]_i_1_n_0 ),
        .Q(readDlw[13]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDlw_reg[14] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.readDlw[14]_i_1_n_0 ),
        .Q(readDlw[14]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDlw_reg[15] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.readDlw[15]_i_2_n_0 ),
        .Q(readDlw[15]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDlw_reg[1] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.readDlw[1]_i_1_n_0 ),
        .Q(readDlw[1]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDlw_reg[2] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.readDlw[2]_i_1_n_0 ),
        .Q(readDlw[2]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDlw_reg[3] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.readDlw[3]_i_1_n_0 ),
        .Q(readDlw[3]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDlw_reg[4] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.readDlw[4]_i_1_n_0 ),
        .Q(readDlw[4]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDlw_reg[5] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.readDlw[5]_i_1_n_0 ),
        .Q(readDlw[5]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDlw_reg[6] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.readDlw[6]_i_1_n_0 ),
        .Q(readDlw[6]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDlw_reg[7] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.readDlw[7]_i_1_n_0 ),
        .Q(readDlw[7]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDlw_reg[8] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.readDlw[8]_i_1_n_0 ),
        .Q(readDlw[8]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.readDlw_reg[9] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.readDlw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.readDlw[9]_i_1_n_0 ),
        .Q(readDlw[9]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDfw_reg[0] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.writeDfw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.writeDfw ),
        .Q(writeDfw[0]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDfw_reg[10] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.writeDfw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.writeDfw[10]_i_1_n_0 ),
        .Q(writeDfw[10]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDfw_reg[11] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.writeDfw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.writeDfw[11]_i_1_n_0 ),
        .Q(writeDfw[11]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDfw_reg[12] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.writeDfw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.writeDfw[12]_i_1_n_0 ),
        .Q(writeDfw[12]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDfw_reg[13] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.writeDfw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.writeDfw[13]_i_1_n_0 ),
        .Q(writeDfw[13]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDfw_reg[14] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.writeDfw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.writeDfw[14]_i_1_n_0 ),
        .Q(writeDfw[14]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDfw_reg[15] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.writeDfw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.writeDfw[15]_i_2_n_0 ),
        .Q(writeDfw[15]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDfw_reg[1] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.writeDfw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.writeDfw[1]_i_1_n_0 ),
        .Q(writeDfw[1]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDfw_reg[2] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.writeDfw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.writeDfw[2]_i_1_n_0 ),
        .Q(writeDfw[2]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDfw_reg[3] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.writeDfw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.writeDfw[3]_i_1_n_0 ),
        .Q(writeDfw[3]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDfw_reg[4] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.writeDfw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.writeDfw[4]_i_1_n_0 ),
        .Q(writeDfw[4]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDfw_reg[5] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.writeDfw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.writeDfw[5]_i_1_n_0 ),
        .Q(writeDfw[5]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDfw_reg[6] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.writeDfw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.writeDfw[6]_i_1_n_0 ),
        .Q(writeDfw[6]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDfw_reg[7] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.writeDfw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.writeDfw[7]_i_1_n_0 ),
        .Q(writeDfw[7]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDfw_reg[8] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.writeDfw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.writeDfw[8]_i_1_n_0 ),
        .Q(writeDfw[8]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDfw_reg[9] 
       (.C(wb_clk_i),
        .CE(\gen_DMA_sigs.writeDfw[15]_i_1_n_0 ),
        .D(\gen_DMA_sigs.writeDfw[9]_i_1_n_0 ),
        .Q(writeDfw[9]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDlw_reg[0] 
       (.C(wb_clk_i),
        .CE(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .D(\gen_DMA_sigs.writeDlw ),
        .Q(writeDlw[0]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDlw_reg[10] 
       (.C(wb_clk_i),
        .CE(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .D(\gen_DMA_sigs.writeDlw[10]_i_1_n_0 ),
        .Q(writeDlw[10]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDlw_reg[11] 
       (.C(wb_clk_i),
        .CE(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .D(\gen_DMA_sigs.writeDlw[11]_i_1_n_0 ),
        .Q(writeDlw[11]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDlw_reg[12] 
       (.C(wb_clk_i),
        .CE(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .D(\gen_DMA_sigs.writeDlw[12]_i_1_n_0 ),
        .Q(writeDlw[12]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDlw_reg[13] 
       (.C(wb_clk_i),
        .CE(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .D(\gen_DMA_sigs.writeDlw[13]_i_1_n_0 ),
        .Q(writeDlw[13]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDlw_reg[14] 
       (.C(wb_clk_i),
        .CE(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .D(\gen_DMA_sigs.writeDlw[14]_i_1_n_0 ),
        .Q(writeDlw[14]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDlw_reg[15] 
       (.C(wb_clk_i),
        .CE(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .D(\gen_DMA_sigs.writeDlw[15]_i_1_n_0 ),
        .Q(writeDlw[15]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDlw_reg[1] 
       (.C(wb_clk_i),
        .CE(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .D(\gen_DMA_sigs.writeDlw[1]_i_1_n_0 ),
        .Q(writeDlw[1]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDlw_reg[2] 
       (.C(wb_clk_i),
        .CE(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .D(\gen_DMA_sigs.writeDlw[2]_i_1_n_0 ),
        .Q(writeDlw[2]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDlw_reg[3] 
       (.C(wb_clk_i),
        .CE(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .D(\gen_DMA_sigs.writeDlw[3]_i_1_n_0 ),
        .Q(writeDlw[3]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDlw_reg[4] 
       (.C(wb_clk_i),
        .CE(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .D(\gen_DMA_sigs.writeDlw[4]_i_1_n_0 ),
        .Q(writeDlw[4]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDlw_reg[5] 
       (.C(wb_clk_i),
        .CE(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .D(\gen_DMA_sigs.writeDlw[5]_i_1_n_0 ),
        .Q(writeDlw[5]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDlw_reg[6] 
       (.C(wb_clk_i),
        .CE(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .D(\gen_DMA_sigs.writeDlw[6]_i_1_n_0 ),
        .Q(writeDlw[6]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDlw_reg[7] 
       (.C(wb_clk_i),
        .CE(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .D(\gen_DMA_sigs.writeDlw[7]_i_1_n_0 ),
        .Q(writeDlw[7]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDlw_reg[8] 
       (.C(wb_clk_i),
        .CE(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .D(\gen_DMA_sigs.writeDlw[8]_i_1_n_0 ),
        .Q(writeDlw[8]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMA_sigs.writeDlw_reg[9] 
       (.C(wb_clk_i),
        .CE(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .D(\gen_DMA_sigs.writeDlw[9]_i_1_n_0 ),
        .Q(writeDlw[9]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5 
       (.ADDRA({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr ,\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr }),
        .ADDRB({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr ,\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr }),
        .ADDRC({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr ,\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr }),
        .ADDRD({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr }),
        .DIA(D[1:0]),
        .DIB(D[3:2]),
        .DIC(D[5:4]),
        .DID({\<const0>__0__0 ,\<const0>__0__0 }),
        .DOA({\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_1 }),
        .DOB({\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_2 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_3 }),
        .DOC({\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_4 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_5 }),
        .WCLK(wb_clk_i),
        .WE(\u1/DMA_control/gen_DMA_sigs.RxWr_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17 
       (.ADDRA({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr ,\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr }),
        .ADDRB({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr ,\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr }),
        .ADDRC({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr ,\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr }),
        .ADDRD({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr }),
        .DIA(D[13:12]),
        .DIB(D[15:14]),
        .DIC(D[17:16]),
        .DID({\<const0>__0__0 ,\<const0>__0__0 }),
        .DOA({\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_1 }),
        .DOB({\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_2 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_3 }),
        .DOC({\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_4 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_5 }),
        .WCLK(wb_clk_i),
        .WE(\u1/DMA_control/gen_DMA_sigs.RxWr_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23 
       (.ADDRA({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr ,\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr }),
        .ADDRB({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr ,\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr }),
        .ADDRC({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr ,\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr }),
        .ADDRD({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr }),
        .DIA(D[19:18]),
        .DIB(D[21:20]),
        .DIC(D[23:22]),
        .DID({\<const0>__0__0 ,\<const0>__0__0 }),
        .DOA({\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_1 }),
        .DOB({\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_2 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_3 }),
        .DOC({\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_4 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_5 }),
        .WCLK(wb_clk_i),
        .WE(\u1/DMA_control/gen_DMA_sigs.RxWr_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29 
       (.ADDRA({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr ,\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr }),
        .ADDRB({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr ,\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr }),
        .ADDRC({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr ,\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr }),
        .ADDRD({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr }),
        .DIA(D[25:24]),
        .DIB(D[27:26]),
        .DIC(D[29:28]),
        .DID({\<const0>__0__0 ,\<const0>__0__0 }),
        .DOA({\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_1 }),
        .DOB({\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_2 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_3 }),
        .DOC({\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_4 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_5 }),
        .WCLK(wb_clk_i),
        .WE(\u1/DMA_control/gen_DMA_sigs.RxWr_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31 
       (.ADDRA({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr ,\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr }),
        .ADDRB({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr ,\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr }),
        .ADDRC({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr ,\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr }),
        .ADDRD({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr }),
        .DIA(D[31:30]),
        .DIB({\<const0>__0__0 ,\<const0>__0__0 }),
        .DIC({\<const0>__0__0 ,\<const0>__0__0 }),
        .DID({\<const0>__0__0 ,\<const0>__0__0 }),
        .DOA({\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31_n_0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31_n_1 }),
        .WCLK(wb_clk_i),
        .WE(\u1/DMA_control/gen_DMA_sigs.RxWr_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11 
       (.ADDRA({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr ,\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr }),
        .ADDRB({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr ,\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr }),
        .ADDRC({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr ,\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr }),
        .ADDRD({\<const0>__0__0 ,\<const0>__0__0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr }),
        .DIA(D[7:6]),
        .DIB(D[9:8]),
        .DIC(D[11:10]),
        .DID({\<const0>__0__0 ,\<const0>__0__0 }),
        .DOA({\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_0 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_1 }),
        .DOB({\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_2 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_3 }),
        .DOC({\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_4 ,\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_5 }),
        .WCLK(wb_clk_i),
        .WE(\u1/DMA_control/gen_DMA_sigs.RxWr_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[1] 
       (.C(wb_clk_i),
        .CE(\iQ[3]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(iQ),
        .Q(\u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[2] 
       (.C(wb_clk_i),
        .CE(\iQ[3]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\iQ[2]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr [0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/iQ_reg[3] 
       (.C(wb_clk_i),
        .CE(\iQ[3]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\iQ[3]_i_2_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Rxbuf/drd_ptr [1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Rxbuf/rd_ptr_lfsr/msb_reg 
       (.C(wb_clk_i),
        .CE(\iQ[3]_i_1_n_0 ),
        .D(msb_i_1_n_0),
        .PRE(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .Q(drd_ptr));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h0009000F00090000)) 
    \u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[1]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr [1]),
        .I1(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr [2]),
        .I2(IDEctrl_rst),
        .I3(wb_rst_i),
        .I4(\u1/DMA_control/gen_DMA_sigs.RxWr_reg_n_0 ),
        .I5(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr [0]),
        .O(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h02030200)) 
    \u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[2]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr [0]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .I3(\u1/DMA_control/gen_DMA_sigs.RxWr_reg_n_0 ),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr [1]),
        .O(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[2]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h02030200)) 
    \u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[3]_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr [1]),
        .I1(IDEctrl_rst),
        .I2(wb_rst_i),
        .I3(\u1/DMA_control/gen_DMA_sigs.RxWr_reg_n_0 ),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr [2]),
        .O(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[3]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[1] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ ),
        .Q(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr [0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[2] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[2]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr [1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ_reg[3] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr_lfsr/iQ[3]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Rxbuf/wr_ptr [2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[0] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(Q),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_ ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[10] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Q[10]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[10] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[11] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Q[11]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[11] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[12] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Q[12]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[12] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[13] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Q[13]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[13] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[14] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[14]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[14] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[15] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[15]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[15] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[16] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Q[16]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[16] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[17] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Q[17]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[17] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[18] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Q[18]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[18] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[19] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Q[19]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[19] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[1] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[1]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[1] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[20] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Q[20]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[20] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[21] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[21]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[21] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[22] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[22]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[22] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[23] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[23]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[23] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[24] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[24]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[24] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[25] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[25]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[25] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[26] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[26]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[26] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[27] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[27]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[27] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[28] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[28]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[28] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[29] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[29]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[29] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[2] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[2]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[2] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[30] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[30]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[30] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[31] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[31]_i_2_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[31] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[3] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[3]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[3] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[4] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[4]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[4] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[5] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[5]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[5] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[6] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[6]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[6] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[7] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\Q[7]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[7] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[8] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Q[8]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[8] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg[9] 
       (.C(wb_clk_i),
        .CE(\Q[31]_i_1_n_0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Q[9]_i_1_n_0 ),
        .Q(\u1/DMA_control/gen_DMAbuf.Txbuf/Q_reg_n_0_[9] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/DMA_control/gen_DMAbuf.Txbuf/valid_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(valid_i_1_n_0),
        .Q(DMATxFull));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/IORDYen_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(IORDYen_i_1_n_0),
        .Q(\u1/PIO_control/PIO_access_control/IORDYen ),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/DIOR_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(DIOR_i_1_n_0),
        .Q(\u1/DIOR ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/DIOW_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(DIOW_i_1_n_0),
        .Q(\u1/DIOW ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/busy_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(busy_i_1_n_0),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/busy_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[0] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Qi[0]_i_1__1_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_ ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[1] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Qi[1]_i_1__1_n_0 ),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[1] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[2] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Qi[2]_i_1__1_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[2] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[3] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Qi[3]_i_1__1_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[3] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[4] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Qi[4]_i_1__1_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[4] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[5] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[5]_i_1__1_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[5] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[6] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[6]_i_1__1_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[6] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg[7] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[7]_i_1__1_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/cnt/Qi_reg_n_0_[7] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b1),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/dhold_cnt/rci_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/dstrb_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\u1/PIO_control/PIO_access_control/PIO_timing_controller/go15_out ),
        .Q(dstrb),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[0] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Qi[0]_i_1__0_n_0 ),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_ ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[1] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Qi[1]_i_1__0_n_0 ),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[1] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[2] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Qi[2]_i_1__0_n_0 ),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[2] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[3] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\Qi[3]_i_1__0_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[3] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[4] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Qi[4]_i_1__0_n_0 ),
        .PRE(\register_block.CtrlReg[31]_i_3_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[4] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[5] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[5]_i_1__0_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[5] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[6] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[6]_i_1__0_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[6] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg[7] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[7]_i_1__0_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/cnt/Qi_reg_n_0_[7] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b1),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.CtrlReg[31]_i_3_n_0 ),
        .D(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/eoc_cnt/rci_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/hT2done_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\u1/PIO_control/PIO_access_control/PIO_timing_controller/hT2done ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/hT2done_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/hold_go_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/oe_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(oe_i_1_n_0),
        .Q(\u1/PIOoe ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[0] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[0]_i_1_n_0 ),
        .Q(Qi[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[1] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Qi[1]_i_1_n_0 ),
        .PRE(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .Q(Qi[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[2] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Qi[2]_i_1_n_0 ),
        .PRE(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .Q(Qi[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[3] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[3]_i_1_n_0 ),
        .Q(Qi[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[4] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[4]_i_1_n_0 ),
        .Q(Qi[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[5] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[5]_i_1_n_0 ),
        .Q(Qi[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[6] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[6]_i_1_n_0 ),
        .Q(Qi[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/cnt/Qi_reg[7] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[7]_i_1_n_0 ),
        .Q(Qi[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b1),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t1_cnt/rci_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[0] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[0]_i_1__2_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_ ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[1] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[1]_i_1__2_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[1] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[2] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Qi[2]_i_1__2_n_0 ),
        .PRE(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[2] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[3] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Qi[3]_i_1__2_n_0 ),
        .PRE(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[3] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[4] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Qi[4]_i_1__2_n_0 ),
        .PRE(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[4] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[5] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[5]_i_1__2_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[5] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[6] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[6]_i_1__2_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[6] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg[7] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\Qi[7]_i_1__2_n_0 ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/cnt/Qi_reg_n_0_[7] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b1),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci ),
        .Q(\u1/PIO_control/PIO_access_control/PIO_timing_controller/t2_cnt/rci_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T1_reg[0] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T1[0]_i_1_n_0 ),
        .Q(T1[0]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T1_reg[1] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T1[1]_i_1_n_0 ),
        .Q(T1[1]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T1_reg[2] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T1[2]_i_1_n_0 ),
        .Q(T1[2]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T1_reg[3] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T1[3]_i_1_n_0 ),
        .Q(T1[3]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T1_reg[4] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T1[4]_i_1_n_0 ),
        .Q(T1[4]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T1_reg[5] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T1[5]_i_1_n_0 ),
        .Q(T1[5]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T1_reg[6] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T1[6]_i_1_n_0 ),
        .Q(T1[6]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T1_reg[7] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T1[7]_i_1_n_0 ),
        .Q(T1[7]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T2_reg[0] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T2[0]_i_1_n_0 ),
        .Q(T2[0]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T2_reg[1] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T2[1]_i_1_n_0 ),
        .Q(T2[1]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T2_reg[2] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T2[2]_i_1_n_0 ),
        .Q(T2[2]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T2_reg[3] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T2[3]_i_1_n_0 ),
        .Q(T2[3]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T2_reg[4] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T2[4]_i_1_n_0 ),
        .Q(T2[4]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T2_reg[5] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T2[5]_i_1_n_0 ),
        .Q(T2[5]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T2_reg[6] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T2[6]_i_1_n_0 ),
        .Q(T2[6]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T2_reg[7] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T2[7]_i_1_n_0 ),
        .Q(T2[7]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T4_reg[0] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T4[0]_i_1_n_0 ),
        .Q(T4[0]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T4_reg[1] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T4[1]_i_1_n_0 ),
        .Q(T4[1]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T4_reg[2] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T4[2]_i_1_n_0 ),
        .Q(T4[2]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T4_reg[3] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T4[3]_i_1_n_0 ),
        .Q(T4[3]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T4_reg[4] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T4[4]_i_1_n_0 ),
        .Q(T4[4]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T4_reg[5] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T4[5]_i_1_n_0 ),
        .Q(T4[5]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T4_reg[6] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T4[6]_i_1_n_0 ),
        .Q(T4[6]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/T4_reg[7] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\T4[7]_i_1_n_0 ),
        .Q(T4[7]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/Teoc_reg[0] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Teoc[0]_i_1_n_0 ),
        .Q(Teoc[0]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/Teoc_reg[1] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Teoc[1]_i_1_n_0 ),
        .Q(Teoc[1]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/Teoc_reg[2] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Teoc[2]_i_1_n_0 ),
        .Q(Teoc[2]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/Teoc_reg[3] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Teoc[3]_i_1_n_0 ),
        .Q(Teoc[3]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/Teoc_reg[4] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Teoc[4]_i_1_n_0 ),
        .Q(Teoc[4]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/Teoc_reg[5] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Teoc[5]_i_1_n_0 ),
        .Q(Teoc[5]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/Teoc_reg[6] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Teoc[6]_i_1_n_0 ),
        .Q(Teoc[6]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/Teoc_reg[7] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\Teoc[7]_i_1_n_0 ),
        .Q(Teoc[7]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/q_reg[0] 
       (.C(wb_clk_i),
        .CE(dstrb),
        .D(dd_pad_i[0]),
        .Q(q[0]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/q_reg[10] 
       (.C(wb_clk_i),
        .CE(dstrb),
        .D(dd_pad_i[10]),
        .Q(q[10]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/q_reg[11] 
       (.C(wb_clk_i),
        .CE(dstrb),
        .D(dd_pad_i[11]),
        .Q(q[11]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/q_reg[12] 
       (.C(wb_clk_i),
        .CE(dstrb),
        .D(dd_pad_i[12]),
        .Q(q[12]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/q_reg[13] 
       (.C(wb_clk_i),
        .CE(dstrb),
        .D(dd_pad_i[13]),
        .Q(q[13]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/q_reg[14] 
       (.C(wb_clk_i),
        .CE(dstrb),
        .D(dd_pad_i[14]),
        .Q(q[14]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/q_reg[15] 
       (.C(wb_clk_i),
        .CE(dstrb),
        .D(dd_pad_i[15]),
        .Q(q[15]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/q_reg[1] 
       (.C(wb_clk_i),
        .CE(dstrb),
        .D(dd_pad_i[1]),
        .Q(q[1]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/q_reg[2] 
       (.C(wb_clk_i),
        .CE(dstrb),
        .D(dd_pad_i[2]),
        .Q(q[2]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/q_reg[3] 
       (.C(wb_clk_i),
        .CE(dstrb),
        .D(dd_pad_i[3]),
        .Q(q[3]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/q_reg[4] 
       (.C(wb_clk_i),
        .CE(dstrb),
        .D(dd_pad_i[4]),
        .Q(q[4]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/q_reg[5] 
       (.C(wb_clk_i),
        .CE(dstrb),
        .D(dd_pad_i[5]),
        .Q(q[5]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/q_reg[6] 
       (.C(wb_clk_i),
        .CE(dstrb),
        .D(dd_pad_i[6]),
        .Q(q[6]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/q_reg[7] 
       (.C(wb_clk_i),
        .CE(dstrb),
        .D(dd_pad_i[7]),
        .Q(q[7]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/q_reg[8] 
       (.C(wb_clk_i),
        .CE(dstrb),
        .D(dd_pad_i[8]),
        .Q(q[8]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/PIO_access_control/q_reg[9] 
       (.C(wb_clk_i),
        .CE(dstrb),
        .D(dd_pad_i[9]),
        .Q(q[9]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/SelDev_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(SelDev_i_1_n_0),
        .Q(\u1/SelDev ),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.dping_valid_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\gen_pingpong.dping_valid_i_1_n_0 ),
        .Q(\u1/PIO_control/gen_pingpong.dping_valid_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.dpong_valid_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\gen_pingpong.dpong_valid_i_1_n_0 ),
        .Q(\u1/PIO_control/gen_pingpong.dpong_valid_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.dsel_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\gen_pingpong.dsel_i_1_n_0 ),
        .Q(\u1/PIO_control/gen_pingpong.dsel_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.iack_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\gen_pingpong.iack_i_1_n_0 ),
        .Q(\u1/PIO_control/iack ),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_a_reg[0] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_adr_i[2]),
        .Q(\u1/PIO_control/ping_a [0]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_a_reg[1] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_adr_i[3]),
        .Q(\u1/PIO_control/ping_a [1]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_a_reg[2] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_adr_i[4]),
        .Q(\u1/PIO_control/ping_a [2]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_a_reg[3] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_adr_i[5]),
        .Q(\u1/PIO_control/ping_a [3]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_d_reg[0] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_dat_i[0]),
        .Q(ping_d[0]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_d_reg[10] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_dat_i[10]),
        .Q(ping_d[10]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_d_reg[11] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_dat_i[11]),
        .Q(ping_d[11]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_d_reg[12] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_dat_i[12]),
        .Q(ping_d[12]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_d_reg[13] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_dat_i[13]),
        .Q(ping_d[13]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_d_reg[14] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_dat_i[14]),
        .Q(ping_d[14]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_d_reg[15] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_dat_i[15]),
        .Q(ping_d[15]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_d_reg[1] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_dat_i[1]),
        .Q(ping_d[1]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_d_reg[2] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_dat_i[2]),
        .Q(ping_d[2]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_d_reg[3] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_dat_i[3]),
        .Q(ping_d[3]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_d_reg[4] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_dat_i[4]),
        .Q(ping_d[4]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_d_reg[5] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_dat_i[5]),
        .Q(ping_d[5]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_d_reg[6] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_dat_i[6]),
        .Q(ping_d[6]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_d_reg[7] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_dat_i[7]),
        .Q(ping_d[7]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_d_reg[8] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_dat_i[8]),
        .Q(ping_d[8]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_d_reg[9] 
       (.C(wb_clk_i),
        .CE(\u1/PIO_control/ping_d ),
        .D(wb_dat_i[9]),
        .Q(ping_d[9]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_valid_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\gen_pingpong.ping_valid_i_1_n_0 ),
        .Q(\u1/PIO_control/ping_valid ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.ping_we_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\gen_pingpong.ping_we_i_1_n_0 ),
        .Q(\u1/PIO_control/gen_pingpong.ping_we_reg_n_0 ),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_a_reg[0] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_adr_i[2]),
        .Q(\u1/PIO_control/pong_a [0]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_a_reg[1] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_adr_i[3]),
        .Q(\u1/PIO_control/pong_a [1]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_a_reg[2] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_adr_i[4]),
        .Q(\u1/PIO_control/pong_a [2]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_a_reg[3] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_adr_i[5]),
        .Q(\u1/PIO_control/pong_a [3]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_d_reg[0] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_dat_i[0]),
        .Q(pong_d[0]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_d_reg[10] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_dat_i[10]),
        .Q(pong_d[10]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_d_reg[11] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_dat_i[11]),
        .Q(pong_d[11]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_d_reg[12] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_dat_i[12]),
        .Q(pong_d[12]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_d_reg[13] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_dat_i[13]),
        .Q(pong_d[13]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_d_reg[14] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_dat_i[14]),
        .Q(pong_d[14]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_d_reg[15] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_dat_i[15]),
        .Q(pong_d[15]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_d_reg[1] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_dat_i[1]),
        .Q(pong_d[1]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_d_reg[2] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_dat_i[2]),
        .Q(pong_d[2]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_d_reg[3] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_dat_i[3]),
        .Q(pong_d[3]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_d_reg[4] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_dat_i[4]),
        .Q(pong_d[4]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_d_reg[5] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_dat_i[5]),
        .Q(pong_d[5]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_d_reg[6] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_dat_i[6]),
        .Q(pong_d[6]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_d_reg[7] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_dat_i[7]),
        .Q(pong_d[7]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_d_reg[8] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_dat_i[8]),
        .Q(pong_d[8]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_d_reg[9] 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_dat_i[9]),
        .Q(pong_d[9]),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_valid_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\gen_pingpong.pong_valid_i_1_n_0 ),
        .Q(\u1/PIO_control/pong_valid ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.pong_we_reg 
       (.C(wb_clk_i),
        .CE(\gen_pingpong.pong_a ),
        .D(wb_we_i),
        .Q(\u1/PIO_control/gen_pingpong.pong_we_reg_n_0 ),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.rpp_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\u1/PIO_control/rpp ),
        .Q(\u1/PIO_control/gen_pingpong.rpp_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/PIO_control/gen_pingpong.wpp_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\u1/PIO_control/wpp5_out ),
        .Q(\u1/PIO_control/wpp ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.CS0n_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\gen_ata_sigs.CS0n_i_1_n_0 ),
        .PRE(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .Q(cs0n_pad_o));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.CS1n_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\gen_ata_sigs.CS1n_i_1_n_0 ),
        .PRE(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .Q(cs1n_pad_o));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DA_reg[0] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DA ),
        .Q(da_pad_o[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DA_reg[1] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DA[1]_i_1_n_0 ),
        .Q(da_pad_o[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DA_reg[2] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DA[2]_i_1_n_0 ),
        .Q(da_pad_o[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DDo_reg[0] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DDo ),
        .Q(dd_pad_o[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DDo_reg[10] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DDo[10]_i_1_n_0 ),
        .Q(dd_pad_o[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DDo_reg[11] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DDo[11]_i_1_n_0 ),
        .Q(dd_pad_o[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DDo_reg[12] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DDo[12]_i_1_n_0 ),
        .Q(dd_pad_o[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DDo_reg[13] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DDo[13]_i_1_n_0 ),
        .Q(dd_pad_o[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DDo_reg[14] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DDo[14]_i_1_n_0 ),
        .Q(dd_pad_o[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DDo_reg[15] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DDo[15]_i_1_n_0 ),
        .Q(dd_pad_o[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DDo_reg[1] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DDo[1]_i_1_n_0 ),
        .Q(dd_pad_o[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DDo_reg[2] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DDo[2]_i_1_n_0 ),
        .Q(dd_pad_o[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DDo_reg[3] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DDo[3]_i_1_n_0 ),
        .Q(dd_pad_o[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DDo_reg[4] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DDo[4]_i_1_n_0 ),
        .Q(dd_pad_o[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DDo_reg[5] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DDo[5]_i_1_n_0 ),
        .Q(dd_pad_o[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DDo_reg[6] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DDo[6]_i_1_n_0 ),
        .Q(dd_pad_o[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DDo_reg[7] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DDo[7]_i_1_n_0 ),
        .Q(dd_pad_o[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DDo_reg[8] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DDo[8]_i_1_n_0 ),
        .Q(dd_pad_o[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DDo_reg[9] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DDo[9]_i_1_n_0 ),
        .Q(dd_pad_o[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DDoe_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.DDoe_i_1_n_0 ),
        .Q(dd_padoe_o));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DIORn_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\gen_ata_sigs.DIORn_i_1_n_0 ),
        .PRE(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .Q(diorn_pad_o));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DIOWn_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\gen_ata_sigs.DIOWn_i_1_n_0 ),
        .PRE(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .Q(diown_pad_o));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDPE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_PRE_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.DMACKn_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(\gen_ata_sigs.DMACKn_i_1_n_0 ),
        .PRE(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .Q(dmackn_pad_o));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/gen_ata_sigs.RESETn_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_ata_sigs.RESETn_i_2_n_0 ),
        .D(\gen_ata_sigs.RESETn_i_1_n_0 ),
        .Q(resetn_pad_o));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/statemachine.DMAgo_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\statemachine.DMAgo_i_1_n_0 ),
        .Q(\u1/statemachine.DMAgo_reg_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/statemachine.DMAtip_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\statemachine.DMAtip_i_1_n_0 ),
        .Q(DMAtip));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/statemachine.PIOgo_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\gen_DMA_req.iDMA_req_i_2_n_0 ),
        .D(\statemachine.PIOgo_i_1_n_0 ),
        .Q(\u1/go ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/statemachine.PIOtip_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\statemachine.PIOtip_i_1_n_0 ),
        .Q(PIOtip));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h0003030300100010)) 
    \u1/statemachine.c_state[0]_i_1 
       (.I0(\u1/nxt_state111_out ),
        .I1(wb_rst_i),
        .I2(\statemachine.c_state ),
        .I3(\u1/statemachine.c_state_reg_n_0_[1] ),
        .I4(\statemachine.DMAtip_i_2_n_0 ),
        .I5(\u1/statemachine.c_state_reg_n_0_ ),
        .O(\u1/statemachine.c_state ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000200000F0200)) 
    \u1/statemachine.c_state[1]_i_1 
       (.I0(\u1/nxt_state111_out ),
        .I1(\u1/statemachine.c_state_reg_n_0_ ),
        .I2(wb_rst_i),
        .I3(\statemachine.c_state ),
        .I4(\u1/statemachine.c_state_reg_n_0_[1] ),
        .I5(\statemachine.DMAtip_i_2_n_0 ),
        .O(\u1/statemachine.c_state[1]_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/statemachine.c_state_reg[0] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\u1/statemachine.c_state ),
        .Q(\u1/statemachine.c_state_reg_n_0_ ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0)) 
    \u1/statemachine.c_state_reg[1] 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .CLR(\register_block.gen_stat_reg.int_i_2_n_0 ),
        .D(\u1/statemachine.c_state[1]_i_1_n_0 ),
        .Q(\u1/statemachine.c_state_reg_n_0_[1] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/synch_incoming.cDMARQ_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(dmarq_pad_i),
        .Q(cDMARQ),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/synch_incoming.cINTRQ_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(intrq_pad_i),
        .Q(cINTRQ),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/synch_incoming.cIORDY_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(iordy_pad_i),
        .Q(cIORDY),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/synch_incoming.irq_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(cINTRQ),
        .Q(irq),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/synch_incoming.sDMARQ_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(cDMARQ),
        .Q(DMA_dmarq),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \u1/synch_incoming.sIORDY_reg 
       (.C(wb_clk_i),
        .CE(\<const1>__0__0 ),
        .D(cIORDY),
        .Q(\u1/synch_incoming.sIORDY_reg_n_0 ),
        .R(\<const0>__0__0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h0111001000100010)) 
    valid_i_1
       (.I0(IDEctrl_rst),
        .I1(wb_rst_i),
        .I2(DMATxFull),
        .I3(\u1/DMA_control/gen_DMA_sigs.TxRd_reg_n_0 ),
        .I4(DMAsel),
        .I5(wb_we_i),
        .O(valid_i_1_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    valid_i_2
       (.I0(wb_adr_i[4]),
        .I1(wb_adr_i[2]),
        .I2(\u0/CONsel__1 ),
        .I3(wb_adr_i[5]),
        .I4(wb_adr_i[3]),
        .O(DMAsel));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    wb_ack_o_INST_0
       (.I0(\u1/PIO_control/iack ),
        .I1(IDEctrl_IDEen),
        .I2(PIOsel),
        .I3(\u0/CONsel__1 ),
        .O(wb_ack_o));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    wb_ack_o_INST_0_i_1
       (.I0(wb_sel_i[1]),
        .I1(wb_sel_i[0]),
        .I2(DMAtip),
        .I3(\u0/store_pp_full ),
        .I4(\u0/p_42_in ),
        .I5(wb_adr_i[6]),
        .O(PIOsel));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    wb_ack_o_INST_0_i_2
       (.I0(wb_adr_i[6]),
        .I1(\u0/p_42_in ),
        .I2(wb_sel_i[2]),
        .I3(wb_sel_i[1]),
        .I4(wb_sel_i[3]),
        .I5(wb_sel_i[0]),
        .O(\u0/CONsel__1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \wb_dat_o[0]_INST_0 
       (.I0(q[0]),
        .I1(\wb_dat_o[0]_INST_0_i_1_n_0 ),
        .I2(wb_adr_i[5]),
        .I3(\wb_dat_o[0]_INST_0_i_2_n_0 ),
        .I4(wb_adr_i[6]),
        .O(wb_dat_o[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wb_dat_o[0]_INST_0_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_1 ),
        .I1(wb_adr_i[2]),
        .I2(wb_adr_i[4]),
        .I3(wb_adr_i[3]),
        .O(\wb_dat_o[0]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[0]_INST_0_i_2 
       (.I0(\wb_dat_o[0]_INST_0_i_3_n_0 ),
        .I1(\wb_dat_o[0]_INST_0_i_4_n_0 ),
        .O(\wb_dat_o[0]_INST_0_i_2_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[0]_INST_0_i_3 
       (.I0(data3[0]),
        .I1(data2[0]),
        .I2(wb_adr_i[3]),
        .I3(wb_inta_o),
        .I4(wb_adr_i[2]),
        .I5(IDEctrl_rst),
        .O(\wb_dat_o[0]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[0]_INST_0_i_4 
       (.I0(data6[0]),
        .I1(wb_adr_i[3]),
        .I2(data5[0]),
        .I3(wb_adr_i[2]),
        .I4(data4[0]),
        .O(\wb_dat_o[0]_INST_0_i_4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \wb_dat_o[10]_INST_0 
       (.I0(q[10]),
        .I1(\wb_dat_o[10]_INST_0_i_1_n_0 ),
        .I2(wb_adr_i[5]),
        .I3(\wb_dat_o[10]_INST_0_i_2_n_0 ),
        .I4(wb_adr_i[6]),
        .O(wb_dat_o[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wb_dat_o[10]_INST_0_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_5 ),
        .I1(wb_adr_i[2]),
        .I2(wb_adr_i[4]),
        .I3(wb_adr_i[3]),
        .O(\wb_dat_o[10]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[10]_INST_0_i_2 
       (.I0(\wb_dat_o[10]_INST_0_i_3_n_0 ),
        .I1(\wb_dat_o[10]_INST_0_i_4_n_0 ),
        .O(\wb_dat_o[10]_INST_0_i_2_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[10]_INST_0_i_3 
       (.I0(data3[10]),
        .I1(data2[10]),
        .I2(wb_adr_i[3]),
        .I3(iRxEmpty),
        .I4(wb_adr_i[2]),
        .I5(\u0/register_block.CtrlReg_reg_n_0_ ),
        .O(\wb_dat_o[10]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[10]_INST_0_i_4 
       (.I0(data6[10]),
        .I1(wb_adr_i[3]),
        .I2(data5[10]),
        .I3(wb_adr_i[2]),
        .I4(data4[10]),
        .O(\wb_dat_o[10]_INST_0_i_4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \wb_dat_o[11]_INST_0 
       (.I0(q[11]),
        .I1(\wb_dat_o[11]_INST_0_i_1_n_0 ),
        .I2(wb_adr_i[5]),
        .I3(\wb_dat_o[11]_INST_0_i_2_n_0 ),
        .I4(wb_adr_i[6]),
        .O(wb_dat_o[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wb_dat_o[11]_INST_0_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_4 ),
        .I1(wb_adr_i[2]),
        .I2(wb_adr_i[4]),
        .I3(wb_adr_i[3]),
        .O(\wb_dat_o[11]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[11]_INST_0_i_2 
       (.I0(\wb_dat_o[11]_INST_0_i_3_n_0 ),
        .I1(\wb_dat_o[11]_INST_0_i_4_n_0 ),
        .O(\wb_dat_o[11]_INST_0_i_2_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[11]_INST_0_i_3 
       (.I0(data3[11]),
        .I1(data2[11]),
        .I2(wb_adr_i[3]),
        .I3(\u0/register_block.CtrlReg_reg_n_0_[11] ),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[11]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[11]_INST_0_i_4 
       (.I0(data6[11]),
        .I1(wb_adr_i[3]),
        .I2(data5[11]),
        .I3(wb_adr_i[2]),
        .I4(data4[11]),
        .O(\wb_dat_o[11]_INST_0_i_4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \wb_dat_o[12]_INST_0 
       (.I0(q[12]),
        .I1(\wb_dat_o[12]_INST_0_i_1_n_0 ),
        .I2(wb_adr_i[5]),
        .I3(\wb_dat_o[12]_INST_0_i_2_n_0 ),
        .I4(wb_adr_i[6]),
        .O(wb_dat_o[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wb_dat_o[12]_INST_0_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_1 ),
        .I1(wb_adr_i[2]),
        .I2(wb_adr_i[4]),
        .I3(wb_adr_i[3]),
        .O(\wb_dat_o[12]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[12]_INST_0_i_2 
       (.I0(\wb_dat_o[12]_INST_0_i_3_n_0 ),
        .I1(\wb_dat_o[12]_INST_0_i_4_n_0 ),
        .O(\wb_dat_o[12]_INST_0_i_2_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[12]_INST_0_i_3 
       (.I0(data3[12]),
        .I1(data2[12]),
        .I2(wb_adr_i[3]),
        .I3(\u0/register_block.CtrlReg_reg_n_0_[12] ),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[12]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[12]_INST_0_i_4 
       (.I0(data6[12]),
        .I1(wb_adr_i[3]),
        .I2(data5[12]),
        .I3(wb_adr_i[2]),
        .I4(data4[12]),
        .O(\wb_dat_o[12]_INST_0_i_4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \wb_dat_o[13]_INST_0 
       (.I0(q[13]),
        .I1(\wb_dat_o[13]_INST_0_i_1_n_0 ),
        .I2(wb_adr_i[5]),
        .I3(\wb_dat_o[13]_INST_0_i_2_n_0 ),
        .I4(wb_adr_i[6]),
        .O(wb_dat_o[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wb_dat_o[13]_INST_0_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_0 ),
        .I1(wb_adr_i[2]),
        .I2(wb_adr_i[4]),
        .I3(wb_adr_i[3]),
        .O(\wb_dat_o[13]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[13]_INST_0_i_2 
       (.I0(\wb_dat_o[13]_INST_0_i_3_n_0 ),
        .I1(\wb_dat_o[13]_INST_0_i_4_n_0 ),
        .O(\wb_dat_o[13]_INST_0_i_2_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[13]_INST_0_i_3 
       (.I0(data3[13]),
        .I1(data2[13]),
        .I2(wb_adr_i[3]),
        .I3(DMActrl_dir),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[13]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[13]_INST_0_i_4 
       (.I0(data6[13]),
        .I1(wb_adr_i[3]),
        .I2(data5[13]),
        .I3(wb_adr_i[2]),
        .I4(data4[13]),
        .O(\wb_dat_o[13]_INST_0_i_4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \wb_dat_o[14]_INST_0 
       (.I0(q[14]),
        .I1(\wb_dat_o[14]_INST_0_i_1_n_0 ),
        .I2(wb_adr_i[5]),
        .I3(\wb_dat_o[14]_INST_0_i_2_n_0 ),
        .I4(wb_adr_i[6]),
        .O(wb_dat_o[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wb_dat_o[14]_INST_0_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_3 ),
        .I1(wb_adr_i[2]),
        .I2(wb_adr_i[4]),
        .I3(wb_adr_i[3]),
        .O(\wb_dat_o[14]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[14]_INST_0_i_2 
       (.I0(\wb_dat_o[14]_INST_0_i_3_n_0 ),
        .I1(\wb_dat_o[14]_INST_0_i_4_n_0 ),
        .O(\wb_dat_o[14]_INST_0_i_2_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[14]_INST_0_i_3 
       (.I0(data3[14]),
        .I1(data2[14]),
        .I2(wb_adr_i[3]),
        .I3(\u0/register_block.CtrlReg_reg_n_0_[14] ),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[14]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[14]_INST_0_i_4 
       (.I0(data6[14]),
        .I1(wb_adr_i[3]),
        .I2(data5[14]),
        .I3(wb_adr_i[2]),
        .I4(data4[14]),
        .O(\wb_dat_o[14]_INST_0_i_4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \wb_dat_o[15]_INST_0 
       (.I0(q[15]),
        .I1(\wb_dat_o[15]_INST_0_i_1_n_0 ),
        .I2(wb_adr_i[5]),
        .I3(\wb_dat_o[15]_INST_0_i_2_n_0 ),
        .I4(wb_adr_i[6]),
        .O(wb_dat_o[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wb_dat_o[15]_INST_0_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_2 ),
        .I1(wb_adr_i[2]),
        .I2(wb_adr_i[4]),
        .I3(wb_adr_i[3]),
        .O(\wb_dat_o[15]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[15]_INST_0_i_2 
       (.I0(\wb_dat_o[15]_INST_0_i_3_n_0 ),
        .I1(\wb_dat_o[15]_INST_0_i_4_n_0 ),
        .O(\wb_dat_o[15]_INST_0_i_2_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[15]_INST_0_i_3 
       (.I0(data3[15]),
        .I1(data2[15]),
        .I2(wb_adr_i[3]),
        .I3(DMAtip),
        .I4(wb_adr_i[2]),
        .I5(DMActrl_DMAen),
        .O(\wb_dat_o[15]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[15]_INST_0_i_4 
       (.I0(data6[15]),
        .I1(wb_adr_i[3]),
        .I2(data5[15]),
        .I3(wb_adr_i[2]),
        .I4(data4[15]),
        .O(\wb_dat_o[15]_INST_0_i_4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \wb_dat_o[16]_INST_0 
       (.I0(\wb_dat_o[16]_INST_0_i_1_n_0 ),
        .I1(wb_adr_i[5]),
        .I2(\wb_dat_o[31]_INST_0_i_2_n_0 ),
        .I3(\wb_dat_o[31]_INST_0_i_3_n_0 ),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_5 ),
        .I5(wb_adr_i[6]),
        .O(wb_dat_o[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \wb_dat_o[16]_INST_0_i_1 
       (.I0(wb_adr_i[2]),
        .I1(data4[16]),
        .I2(wb_adr_i[3]),
        .I3(wb_adr_i[4]),
        .I4(\wb_dat_o[16]_INST_0_i_2_n_0 ),
        .O(\wb_dat_o[16]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[16]_INST_0_i_2 
       (.I0(data3[16]),
        .I1(data2[16]),
        .I2(wb_adr_i[3]),
        .I3(\u0/register_block.CtrlReg_reg_n_0_[16] ),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[16]_INST_0_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \wb_dat_o[17]_INST_0 
       (.I0(\wb_dat_o[17]_INST_0_i_1_n_0 ),
        .I1(wb_adr_i[5]),
        .I2(\wb_dat_o[31]_INST_0_i_2_n_0 ),
        .I3(\wb_dat_o[31]_INST_0_i_3_n_0 ),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_12_17_n_4 ),
        .I5(wb_adr_i[6]),
        .O(wb_dat_o[17]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \wb_dat_o[17]_INST_0_i_1 
       (.I0(wb_adr_i[2]),
        .I1(data4[17]),
        .I2(wb_adr_i[3]),
        .I3(wb_adr_i[4]),
        .I4(\wb_dat_o[17]_INST_0_i_2_n_0 ),
        .O(\wb_dat_o[17]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[17]_INST_0_i_2 
       (.I0(data3[17]),
        .I1(data2[17]),
        .I2(wb_adr_i[3]),
        .I3(\u0/register_block.CtrlReg_reg_n_0_[17] ),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[17]_INST_0_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \wb_dat_o[18]_INST_0 
       (.I0(\wb_dat_o[18]_INST_0_i_1_n_0 ),
        .I1(wb_adr_i[5]),
        .I2(\wb_dat_o[31]_INST_0_i_2_n_0 ),
        .I3(\wb_dat_o[31]_INST_0_i_3_n_0 ),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_1 ),
        .I5(wb_adr_i[6]),
        .O(wb_dat_o[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \wb_dat_o[18]_INST_0_i_1 
       (.I0(wb_adr_i[2]),
        .I1(data4[18]),
        .I2(wb_adr_i[3]),
        .I3(wb_adr_i[4]),
        .I4(\wb_dat_o[18]_INST_0_i_2_n_0 ),
        .O(\wb_dat_o[18]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[18]_INST_0_i_2 
       (.I0(data3[18]),
        .I1(data2[18]),
        .I2(wb_adr_i[3]),
        .I3(\u0/register_block.CtrlReg_reg_n_0_[18] ),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[18]_INST_0_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \wb_dat_o[19]_INST_0 
       (.I0(\wb_dat_o[19]_INST_0_i_1_n_0 ),
        .I1(wb_adr_i[5]),
        .I2(\wb_dat_o[31]_INST_0_i_2_n_0 ),
        .I3(\wb_dat_o[31]_INST_0_i_3_n_0 ),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_0 ),
        .I5(wb_adr_i[6]),
        .O(wb_dat_o[19]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \wb_dat_o[19]_INST_0_i_1 
       (.I0(wb_adr_i[2]),
        .I1(data4[19]),
        .I2(wb_adr_i[3]),
        .I3(wb_adr_i[4]),
        .I4(\wb_dat_o[19]_INST_0_i_2_n_0 ),
        .O(\wb_dat_o[19]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[19]_INST_0_i_2 
       (.I0(data3[19]),
        .I1(data2[19]),
        .I2(wb_adr_i[3]),
        .I3(\u0/register_block.CtrlReg_reg_n_0_[19] ),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[19]_INST_0_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \wb_dat_o[1]_INST_0 
       (.I0(q[1]),
        .I1(\wb_dat_o[1]_INST_0_i_1_n_0 ),
        .I2(wb_adr_i[5]),
        .I3(\wb_dat_o[1]_INST_0_i_2_n_0 ),
        .I4(wb_adr_i[6]),
        .O(wb_dat_o[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wb_dat_o[1]_INST_0_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_0 ),
        .I1(wb_adr_i[2]),
        .I2(wb_adr_i[4]),
        .I3(wb_adr_i[3]),
        .O(\wb_dat_o[1]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[1]_INST_0_i_2 
       (.I0(\wb_dat_o[1]_INST_0_i_3_n_0 ),
        .I1(\wb_dat_o[1]_INST_0_i_4_n_0 ),
        .O(\wb_dat_o[1]_INST_0_i_2_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[1]_INST_0_i_3 
       (.I0(data3[1]),
        .I1(data2[1]),
        .I2(wb_adr_i[3]),
        .I3(PIO_cmdport_IORDYen),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[1]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[1]_INST_0_i_4 
       (.I0(data6[1]),
        .I1(wb_adr_i[3]),
        .I2(data5[1]),
        .I3(wb_adr_i[2]),
        .I4(data4[1]),
        .O(\wb_dat_o[1]_INST_0_i_4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \wb_dat_o[20]_INST_0 
       (.I0(\wb_dat_o[20]_INST_0_i_1_n_0 ),
        .I1(wb_adr_i[5]),
        .I2(\wb_dat_o[31]_INST_0_i_2_n_0 ),
        .I3(\wb_dat_o[31]_INST_0_i_3_n_0 ),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_3 ),
        .I5(wb_adr_i[6]),
        .O(wb_dat_o[20]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \wb_dat_o[20]_INST_0_i_1 
       (.I0(wb_adr_i[2]),
        .I1(data4[20]),
        .I2(wb_adr_i[3]),
        .I3(wb_adr_i[4]),
        .I4(\wb_dat_o[20]_INST_0_i_2_n_0 ),
        .O(\wb_dat_o[20]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[20]_INST_0_i_2 
       (.I0(data3[20]),
        .I1(data2[20]),
        .I2(wb_adr_i[3]),
        .I3(\u0/register_block.CtrlReg_reg_n_0_[20] ),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[20]_INST_0_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \wb_dat_o[21]_INST_0 
       (.I0(\wb_dat_o[21]_INST_0_i_1_n_0 ),
        .I1(wb_adr_i[5]),
        .I2(\wb_dat_o[31]_INST_0_i_2_n_0 ),
        .I3(\wb_dat_o[31]_INST_0_i_3_n_0 ),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_2 ),
        .I5(wb_adr_i[6]),
        .O(wb_dat_o[21]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \wb_dat_o[21]_INST_0_i_1 
       (.I0(wb_adr_i[2]),
        .I1(data4[21]),
        .I2(wb_adr_i[3]),
        .I3(wb_adr_i[4]),
        .I4(\wb_dat_o[21]_INST_0_i_2_n_0 ),
        .O(\wb_dat_o[21]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[21]_INST_0_i_2 
       (.I0(data3[21]),
        .I1(data2[21]),
        .I2(wb_adr_i[3]),
        .I3(\u0/register_block.CtrlReg_reg_n_0_[21] ),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[21]_INST_0_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \wb_dat_o[22]_INST_0 
       (.I0(\wb_dat_o[22]_INST_0_i_1_n_0 ),
        .I1(wb_adr_i[5]),
        .I2(\wb_dat_o[31]_INST_0_i_2_n_0 ),
        .I3(\wb_dat_o[31]_INST_0_i_3_n_0 ),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_5 ),
        .I5(wb_adr_i[6]),
        .O(wb_dat_o[22]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \wb_dat_o[22]_INST_0_i_1 
       (.I0(wb_adr_i[2]),
        .I1(data4[22]),
        .I2(wb_adr_i[3]),
        .I3(wb_adr_i[4]),
        .I4(\wb_dat_o[22]_INST_0_i_2_n_0 ),
        .O(\wb_dat_o[22]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[22]_INST_0_i_2 
       (.I0(data3[22]),
        .I1(data2[22]),
        .I2(wb_adr_i[3]),
        .I3(\u0/register_block.CtrlReg_reg_n_0_[22] ),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[22]_INST_0_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \wb_dat_o[23]_INST_0 
       (.I0(\wb_dat_o[23]_INST_0_i_1_n_0 ),
        .I1(wb_adr_i[5]),
        .I2(\wb_dat_o[31]_INST_0_i_2_n_0 ),
        .I3(\wb_dat_o[31]_INST_0_i_3_n_0 ),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_18_23_n_4 ),
        .I5(wb_adr_i[6]),
        .O(wb_dat_o[23]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \wb_dat_o[23]_INST_0_i_1 
       (.I0(wb_adr_i[2]),
        .I1(data4[23]),
        .I2(wb_adr_i[3]),
        .I3(wb_adr_i[4]),
        .I4(\wb_dat_o[23]_INST_0_i_2_n_0 ),
        .O(\wb_dat_o[23]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[23]_INST_0_i_2 
       (.I0(data3[23]),
        .I1(data2[23]),
        .I2(wb_adr_i[3]),
        .I3(\u0/register_block.CtrlReg_reg_n_0_[23] ),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[23]_INST_0_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \wb_dat_o[24]_INST_0 
       (.I0(\wb_dat_o[24]_INST_0_i_1_n_0 ),
        .I1(wb_adr_i[5]),
        .I2(\wb_dat_o[31]_INST_0_i_2_n_0 ),
        .I3(\wb_dat_o[31]_INST_0_i_3_n_0 ),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_1 ),
        .I5(wb_adr_i[6]),
        .O(wb_dat_o[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[24]_INST_0_i_1 
       (.I0(\wb_dat_o[24]_INST_0_i_2_n_0 ),
        .I1(\wb_dat_o[24]_INST_0_i_3_n_0 ),
        .O(\wb_dat_o[24]_INST_0_i_1_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[24]_INST_0_i_2 
       (.I0(data3[24]),
        .I1(data2[24]),
        .I2(wb_adr_i[3]),
        .I3(\u0/register_block.CtrlReg_reg_n_0_[24] ),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[24]_INST_0_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[24]_INST_0_i_3 
       (.I0(data6[24]),
        .I1(wb_adr_i[3]),
        .I2(data5[24]),
        .I3(wb_adr_i[2]),
        .I4(data4[24]),
        .O(\wb_dat_o[24]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \wb_dat_o[25]_INST_0 
       (.I0(\wb_dat_o[25]_INST_0_i_1_n_0 ),
        .I1(wb_adr_i[5]),
        .I2(\wb_dat_o[31]_INST_0_i_2_n_0 ),
        .I3(\wb_dat_o[31]_INST_0_i_3_n_0 ),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_0 ),
        .I5(wb_adr_i[6]),
        .O(wb_dat_o[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[25]_INST_0_i_1 
       (.I0(\wb_dat_o[25]_INST_0_i_2_n_0 ),
        .I1(\wb_dat_o[25]_INST_0_i_3_n_0 ),
        .O(\wb_dat_o[25]_INST_0_i_1_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[25]_INST_0_i_2 
       (.I0(data3[25]),
        .I1(data2[25]),
        .I2(wb_adr_i[3]),
        .I3(\u0/register_block.CtrlReg_reg_n_0_[25] ),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[25]_INST_0_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[25]_INST_0_i_3 
       (.I0(data6[25]),
        .I1(wb_adr_i[3]),
        .I2(data5[25]),
        .I3(wb_adr_i[2]),
        .I4(data4[25]),
        .O(\wb_dat_o[25]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \wb_dat_o[26]_INST_0 
       (.I0(\wb_dat_o[26]_INST_0_i_1_n_0 ),
        .I1(wb_adr_i[5]),
        .I2(\wb_dat_o[31]_INST_0_i_2_n_0 ),
        .I3(\wb_dat_o[31]_INST_0_i_3_n_0 ),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_3 ),
        .I5(wb_adr_i[6]),
        .O(wb_dat_o[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[26]_INST_0_i_1 
       (.I0(\wb_dat_o[26]_INST_0_i_2_n_0 ),
        .I1(\wb_dat_o[26]_INST_0_i_3_n_0 ),
        .O(\wb_dat_o[26]_INST_0_i_1_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[26]_INST_0_i_2 
       (.I0(data3[26]),
        .I1(data2[26]),
        .I2(wb_adr_i[3]),
        .I3(\u0/register_block.CtrlReg_reg_n_0_[26] ),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[26]_INST_0_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[26]_INST_0_i_3 
       (.I0(data6[26]),
        .I1(wb_adr_i[3]),
        .I2(data5[26]),
        .I3(wb_adr_i[2]),
        .I4(data4[26]),
        .O(\wb_dat_o[26]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \wb_dat_o[27]_INST_0 
       (.I0(\wb_dat_o[27]_INST_0_i_1_n_0 ),
        .I1(wb_adr_i[5]),
        .I2(\wb_dat_o[31]_INST_0_i_2_n_0 ),
        .I3(\wb_dat_o[31]_INST_0_i_3_n_0 ),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_2 ),
        .I5(wb_adr_i[6]),
        .O(wb_dat_o[27]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[27]_INST_0_i_1 
       (.I0(\wb_dat_o[27]_INST_0_i_2_n_0 ),
        .I1(\wb_dat_o[27]_INST_0_i_3_n_0 ),
        .O(\wb_dat_o[27]_INST_0_i_1_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[27]_INST_0_i_2 
       (.I0(data3[27]),
        .I1(data2[27]),
        .I2(wb_adr_i[3]),
        .I3(\u0/register_block.CtrlReg_reg_n_0_[27] ),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[27]_INST_0_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[27]_INST_0_i_3 
       (.I0(data6[27]),
        .I1(wb_adr_i[3]),
        .I2(data5[27]),
        .I3(wb_adr_i[2]),
        .I4(data4[27]),
        .O(\wb_dat_o[27]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \wb_dat_o[28]_INST_0 
       (.I0(\wb_dat_o[28]_INST_0_i_1_n_0 ),
        .I1(wb_adr_i[5]),
        .I2(\wb_dat_o[31]_INST_0_i_2_n_0 ),
        .I3(\wb_dat_o[31]_INST_0_i_3_n_0 ),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_5 ),
        .I5(wb_adr_i[6]),
        .O(wb_dat_o[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[28]_INST_0_i_1 
       (.I0(\wb_dat_o[28]_INST_0_i_2_n_0 ),
        .I1(\wb_dat_o[28]_INST_0_i_3_n_0 ),
        .O(\wb_dat_o[28]_INST_0_i_1_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAFCFAFC0)) 
    \wb_dat_o[28]_INST_0_i_2 
       (.I0(data3[28]),
        .I1(data2[28]),
        .I2(wb_adr_i[3]),
        .I3(wb_adr_i[2]),
        .I4(\u0/register_block.CtrlReg_reg_n_0_[28] ),
        .O(\wb_dat_o[28]_INST_0_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[28]_INST_0_i_3 
       (.I0(data6[28]),
        .I1(wb_adr_i[3]),
        .I2(data5[28]),
        .I3(wb_adr_i[2]),
        .I4(data4[28]),
        .O(\wb_dat_o[28]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \wb_dat_o[29]_INST_0 
       (.I0(\wb_dat_o[29]_INST_0_i_1_n_0 ),
        .I1(wb_adr_i[5]),
        .I2(\wb_dat_o[31]_INST_0_i_2_n_0 ),
        .I3(\wb_dat_o[31]_INST_0_i_3_n_0 ),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_24_29_n_4 ),
        .I5(wb_adr_i[6]),
        .O(wb_dat_o[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[29]_INST_0_i_1 
       (.I0(\wb_dat_o[29]_INST_0_i_2_n_0 ),
        .I1(\wb_dat_o[29]_INST_0_i_3_n_0 ),
        .O(\wb_dat_o[29]_INST_0_i_1_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAFCFAFC0)) 
    \wb_dat_o[29]_INST_0_i_2 
       (.I0(data3[29]),
        .I1(data2[29]),
        .I2(wb_adr_i[3]),
        .I3(wb_adr_i[2]),
        .I4(\u0/register_block.CtrlReg_reg_n_0_[29] ),
        .O(\wb_dat_o[29]_INST_0_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[29]_INST_0_i_3 
       (.I0(data6[29]),
        .I1(wb_adr_i[3]),
        .I2(data5[29]),
        .I3(wb_adr_i[2]),
        .I4(data4[29]),
        .O(\wb_dat_o[29]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \wb_dat_o[2]_INST_0 
       (.I0(q[2]),
        .I1(\wb_dat_o[2]_INST_0_i_1_n_0 ),
        .I2(wb_adr_i[5]),
        .I3(\wb_dat_o[2]_INST_0_i_2_n_0 ),
        .I4(wb_adr_i[6]),
        .O(wb_dat_o[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wb_dat_o[2]_INST_0_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_3 ),
        .I1(wb_adr_i[2]),
        .I2(wb_adr_i[4]),
        .I3(wb_adr_i[3]),
        .O(\wb_dat_o[2]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[2]_INST_0_i_2 
       (.I0(\wb_dat_o[2]_INST_0_i_3_n_0 ),
        .I1(\wb_dat_o[2]_INST_0_i_4_n_0 ),
        .O(\wb_dat_o[2]_INST_0_i_2_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[2]_INST_0_i_3 
       (.I0(data3[2]),
        .I1(data2[2]),
        .I2(wb_adr_i[3]),
        .I3(PIO_dport0_IORDYen),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[2]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[2]_INST_0_i_4 
       (.I0(data6[2]),
        .I1(wb_adr_i[3]),
        .I2(data5[2]),
        .I3(wb_adr_i[2]),
        .I4(data4[2]),
        .O(\wb_dat_o[2]_INST_0_i_4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \wb_dat_o[30]_INST_0 
       (.I0(\wb_dat_o[30]_INST_0_i_1_n_0 ),
        .I1(wb_adr_i[5]),
        .I2(\wb_dat_o[31]_INST_0_i_2_n_0 ),
        .I3(\wb_dat_o[31]_INST_0_i_3_n_0 ),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31_n_1 ),
        .I5(wb_adr_i[6]),
        .O(wb_dat_o[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[30]_INST_0_i_1 
       (.I0(\wb_dat_o[30]_INST_0_i_2_n_0 ),
        .I1(\wb_dat_o[30]_INST_0_i_3_n_0 ),
        .O(\wb_dat_o[30]_INST_0_i_1_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[30]_INST_0_i_2 
       (.I0(data3[30]),
        .I1(data2[30]),
        .I2(wb_adr_i[3]),
        .I3(\u0/register_block.CtrlReg_reg_n_0_[30] ),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[30]_INST_0_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[30]_INST_0_i_3 
       (.I0(data6[30]),
        .I1(wb_adr_i[3]),
        .I2(data5[30]),
        .I3(wb_adr_i[2]),
        .I4(data4[30]),
        .O(\wb_dat_o[30]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \wb_dat_o[31]_INST_0 
       (.I0(\wb_dat_o[31]_INST_0_i_1_n_0 ),
        .I1(wb_adr_i[5]),
        .I2(\wb_dat_o[31]_INST_0_i_2_n_0 ),
        .I3(\wb_dat_o[31]_INST_0_i_3_n_0 ),
        .I4(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_30_31_n_0 ),
        .I5(wb_adr_i[6]),
        .O(wb_dat_o[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[31]_INST_0_i_1 
       (.I0(\wb_dat_o[31]_INST_0_i_4_n_0 ),
        .I1(\wb_dat_o[31]_INST_0_i_5_n_0 ),
        .O(\wb_dat_o[31]_INST_0_i_1_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wb_dat_o[31]_INST_0_i_2 
       (.I0(wb_adr_i[3]),
        .I1(wb_adr_i[4]),
        .O(\wb_dat_o[31]_INST_0_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \wb_dat_o[31]_INST_0_i_3 
       (.I0(wb_adr_i[4]),
        .I1(wb_adr_i[3]),
        .I2(wb_adr_i[2]),
        .O(\wb_dat_o[31]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[31]_INST_0_i_4 
       (.I0(data3[31]),
        .I1(data2[31]),
        .I2(wb_adr_i[3]),
        .I3(\u0/register_block.CtrlReg_reg_n_0_[31] ),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[31]_INST_0_i_4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[31]_INST_0_i_5 
       (.I0(data6[31]),
        .I1(wb_adr_i[3]),
        .I2(data5[31]),
        .I3(wb_adr_i[2]),
        .I4(data4[31]),
        .O(\wb_dat_o[31]_INST_0_i_5_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \wb_dat_o[3]_INST_0 
       (.I0(q[3]),
        .I1(\wb_dat_o[3]_INST_0_i_1_n_0 ),
        .I2(wb_adr_i[5]),
        .I3(\wb_dat_o[3]_INST_0_i_2_n_0 ),
        .I4(wb_adr_i[6]),
        .O(wb_dat_o[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wb_dat_o[3]_INST_0_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_2 ),
        .I1(wb_adr_i[2]),
        .I2(wb_adr_i[4]),
        .I3(wb_adr_i[3]),
        .O(\wb_dat_o[3]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[3]_INST_0_i_2 
       (.I0(\wb_dat_o[3]_INST_0_i_3_n_0 ),
        .I1(\wb_dat_o[3]_INST_0_i_4_n_0 ),
        .O(\wb_dat_o[3]_INST_0_i_2_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[3]_INST_0_i_3 
       (.I0(data3[3]),
        .I1(data2[3]),
        .I2(wb_adr_i[3]),
        .I3(PIO_dport1_IORDYen),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[3]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[3]_INST_0_i_4 
       (.I0(data6[3]),
        .I1(wb_adr_i[3]),
        .I2(data5[3]),
        .I3(wb_adr_i[2]),
        .I4(data4[3]),
        .O(\wb_dat_o[3]_INST_0_i_4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \wb_dat_o[4]_INST_0 
       (.I0(q[4]),
        .I1(\wb_dat_o[4]_INST_0_i_1_n_0 ),
        .I2(wb_adr_i[5]),
        .I3(\wb_dat_o[4]_INST_0_i_2_n_0 ),
        .I4(wb_adr_i[6]),
        .O(wb_dat_o[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wb_dat_o[4]_INST_0_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_5 ),
        .I1(wb_adr_i[2]),
        .I2(wb_adr_i[4]),
        .I3(wb_adr_i[3]),
        .O(\wb_dat_o[4]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[4]_INST_0_i_2 
       (.I0(\wb_dat_o[4]_INST_0_i_3_n_0 ),
        .I1(\wb_dat_o[4]_INST_0_i_4_n_0 ),
        .O(\wb_dat_o[4]_INST_0_i_2_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[4]_INST_0_i_3 
       (.I0(data3[4]),
        .I1(data2[4]),
        .I2(wb_adr_i[3]),
        .I3(IDEctrl_ppen),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[4]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[4]_INST_0_i_4 
       (.I0(data6[4]),
        .I1(wb_adr_i[3]),
        .I2(data5[4]),
        .I3(wb_adr_i[2]),
        .I4(data4[4]),
        .O(\wb_dat_o[4]_INST_0_i_4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \wb_dat_o[5]_INST_0 
       (.I0(q[5]),
        .I1(\wb_dat_o[5]_INST_0_i_1_n_0 ),
        .I2(wb_adr_i[5]),
        .I3(\wb_dat_o[5]_INST_0_i_2_n_0 ),
        .I4(wb_adr_i[6]),
        .O(wb_dat_o[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wb_dat_o[5]_INST_0_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_0_5_n_4 ),
        .I1(wb_adr_i[2]),
        .I2(wb_adr_i[4]),
        .I3(wb_adr_i[3]),
        .O(\wb_dat_o[5]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[5]_INST_0_i_2 
       (.I0(\wb_dat_o[5]_INST_0_i_3_n_0 ),
        .I1(\wb_dat_o[5]_INST_0_i_4_n_0 ),
        .O(\wb_dat_o[5]_INST_0_i_2_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \wb_dat_o[5]_INST_0_i_3 
       (.I0(data3[5]),
        .I1(data2[5]),
        .I2(wb_adr_i[3]),
        .I3(IDEctrl_FATR0),
        .I4(wb_adr_i[2]),
        .O(\wb_dat_o[5]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[5]_INST_0_i_4 
       (.I0(data6[5]),
        .I1(wb_adr_i[3]),
        .I2(data5[5]),
        .I3(wb_adr_i[2]),
        .I4(data4[5]),
        .O(\wb_dat_o[5]_INST_0_i_4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \wb_dat_o[6]_INST_0 
       (.I0(wb_adr_i[6]),
        .I1(q[6]),
        .I2(\wb_dat_o[6]_INST_0_i_1_n_0 ),
        .O(wb_dat_o[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \wb_dat_o[6]_INST_0_i_1 
       (.I0(wb_adr_i[6]),
        .I1(\wb_dat_o[6]_INST_0_i_2_n_0 ),
        .I2(wb_adr_i[4]),
        .I3(\wb_dat_o[6]_INST_0_i_3_n_0 ),
        .I4(wb_adr_i[5]),
        .I5(\wb_dat_o[6]_INST_0_i_4_n_0 ),
        .O(\wb_dat_o[6]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[6]_INST_0_i_2 
       (.I0(data3[6]),
        .I1(data2[6]),
        .I2(wb_adr_i[3]),
        .I3(PIOpp_full),
        .I4(wb_adr_i[2]),
        .I5(IDEctrl_FATR1),
        .O(\wb_dat_o[6]_INST_0_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[6]_INST_0_i_3 
       (.I0(data6[6]),
        .I1(wb_adr_i[3]),
        .I2(data5[6]),
        .I3(wb_adr_i[2]),
        .I4(data4[6]),
        .O(\wb_dat_o[6]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wb_dat_o[6]_INST_0_i_4 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_1 ),
        .I1(wb_adr_i[2]),
        .I2(wb_adr_i[4]),
        .I3(wb_adr_i[3]),
        .O(\wb_dat_o[6]_INST_0_i_4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \wb_dat_o[6]_INST_0_i_5 
       (.I0(\u1/PIO_control/pong_valid ),
        .I1(IDEctrl_ppen),
        .I2(\u1/PIO_control/ping_valid ),
        .O(PIOpp_full));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \wb_dat_o[7]_INST_0 
       (.I0(q[7]),
        .I1(\wb_dat_o[7]_INST_0_i_1_n_0 ),
        .I2(wb_adr_i[5]),
        .I3(\wb_dat_o[7]_INST_0_i_2_n_0 ),
        .I4(wb_adr_i[6]),
        .O(wb_dat_o[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wb_dat_o[7]_INST_0_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_0 ),
        .I1(wb_adr_i[2]),
        .I2(wb_adr_i[4]),
        .I3(wb_adr_i[3]),
        .O(\wb_dat_o[7]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[7]_INST_0_i_2 
       (.I0(\wb_dat_o[7]_INST_0_i_3_n_0 ),
        .I1(\wb_dat_o[7]_INST_0_i_4_n_0 ),
        .O(\wb_dat_o[7]_INST_0_i_2_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[7]_INST_0_i_3 
       (.I0(data3[7]),
        .I1(data2[7]),
        .I2(wb_adr_i[3]),
        .I3(PIOtip),
        .I4(wb_adr_i[2]),
        .I5(IDEctrl_IDEen),
        .O(\wb_dat_o[7]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[7]_INST_0_i_4 
       (.I0(data6[7]),
        .I1(wb_adr_i[3]),
        .I2(data5[7]),
        .I3(wb_adr_i[2]),
        .I4(data4[7]),
        .O(\wb_dat_o[7]_INST_0_i_4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \wb_dat_o[8]_INST_0 
       (.I0(q[8]),
        .I1(\wb_dat_o[8]_INST_0_i_1_n_0 ),
        .I2(wb_adr_i[5]),
        .I3(\wb_dat_o[8]_INST_0_i_2_n_0 ),
        .I4(wb_adr_i[6]),
        .O(wb_dat_o[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wb_dat_o[8]_INST_0_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_3 ),
        .I1(wb_adr_i[2]),
        .I2(wb_adr_i[4]),
        .I3(wb_adr_i[3]),
        .O(\wb_dat_o[8]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[8]_INST_0_i_2 
       (.I0(\wb_dat_o[8]_INST_0_i_3_n_0 ),
        .I1(\wb_dat_o[8]_INST_0_i_4_n_0 ),
        .O(\wb_dat_o[8]_INST_0_i_2_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[8]_INST_0_i_3 
       (.I0(data3[8]),
        .I1(data2[8]),
        .I2(wb_adr_i[3]),
        .I3(DMA_dmarq),
        .I4(wb_adr_i[2]),
        .I5(DMActrl_BeLeC0),
        .O(\wb_dat_o[8]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[8]_INST_0_i_4 
       (.I0(data6[8]),
        .I1(wb_adr_i[3]),
        .I2(data5[8]),
        .I3(wb_adr_i[2]),
        .I4(data4[8]),
        .O(\wb_dat_o[8]_INST_0_i_4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \wb_dat_o[9]_INST_0 
       (.I0(q[9]),
        .I1(\wb_dat_o[9]_INST_0_i_1_n_0 ),
        .I2(wb_adr_i[5]),
        .I3(\wb_dat_o[9]_INST_0_i_2_n_0 ),
        .I4(wb_adr_i[6]),
        .O(wb_dat_o[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wb_dat_o[9]_INST_0_i_1 
       (.I0(\u1/DMA_control/gen_DMAbuf.Rxbuf/mem_reg_0_7_6_11_n_2 ),
        .I1(wb_adr_i[2]),
        .I2(wb_adr_i[4]),
        .I3(wb_adr_i[3]),
        .O(\wb_dat_o[9]_INST_0_i_1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MUXF7 \wb_dat_o[9]_INST_0_i_2 
       (.I0(\wb_dat_o[9]_INST_0_i_3_n_0 ),
        .I1(\wb_dat_o[9]_INST_0_i_4_n_0 ),
        .O(\wb_dat_o[9]_INST_0_i_2_n_0 ),
        .S(wb_adr_i[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_dat_o[9]_INST_0_i_3 
       (.I0(data3[9]),
        .I1(data2[9]),
        .I2(wb_adr_i[3]),
        .I3(DMATxFull),
        .I4(wb_adr_i[2]),
        .I5(DMActrl_BeLeC1),
        .O(\wb_dat_o[9]_INST_0_i_3_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \wb_dat_o[9]_INST_0_i_4 
       (.I0(data6[9]),
        .I1(wb_adr_i[3]),
        .I2(data5[9]),
        .I3(wb_adr_i[2]),
        .I4(data4[9]),
        .O(\wb_dat_o[9]_INST_0_i_4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h0A0AAAAA2AAAAAAA)) 
    wb_err_o_INST_0
       (.I0(\u0/p_42_in ),
        .I1(wb_sel_i[2]),
        .I2(wb_sel_i[1]),
        .I3(wb_sel_i[3]),
        .I4(wb_sel_i[0]),
        .I5(wb_adr_i[6]),
        .O(wb_err_o));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    wb_rty_o_INST_0
       (.I0(wb_sel_i[1]),
        .I1(wb_sel_i[0]),
        .I2(DMAtip),
        .I3(\u0/store_pp_full ),
        .I4(\u0/p_42_in ),
        .I5(wb_adr_i[6]),
        .O(wb_rty_o));
  (* BOX_TYPE = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    wb_rty_o_INST_0_i_1
       (.I0(wb_cyc_i),
        .I1(wb_stb_i),
        .O(\u0/p_42_in ));
endmodule

(* STRUCTURAL_NETLIST = "yes" *)
module top
   (clk_o,
    rst_o,
    userInput_o,
    designOutput_i);
  input clk_o;
  input rst_o;
  input [15:0]userInput_o;
  output [15:0]designOutput_i;

  wire \<const0> ;
  wire \<const1> ;
  wire \FSM_sequential_state[0]_i_10_n_0 ;
  wire \FSM_sequential_state[0]_i_11_n_0 ;
  wire \FSM_sequential_state[0]_i_12_n_0 ;
  wire \FSM_sequential_state[0]_i_13_n_0 ;
  wire \FSM_sequential_state[0]_i_14_n_0 ;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[0]_i_2_n_0 ;
  wire \FSM_sequential_state[0]_i_3_n_0 ;
  wire \FSM_sequential_state[0]_i_4_n_0 ;
  wire \FSM_sequential_state[0]_i_5_n_0 ;
  wire \FSM_sequential_state[0]_i_6_n_0 ;
  wire \FSM_sequential_state[0]_i_7_n_0 ;
  wire \FSM_sequential_state[0]_i_8_n_0 ;
  wire \FSM_sequential_state[0]_i_9_n_0 ;
  wire \FSM_sequential_state[1]_i_11_n_0 ;
  wire \FSM_sequential_state[1]_i_12_n_0 ;
  wire \FSM_sequential_state[1]_i_13_n_0 ;
  wire \FSM_sequential_state[1]_i_14_n_0 ;
  wire \FSM_sequential_state[1]_i_15_n_0 ;
  wire \FSM_sequential_state[1]_i_16_n_0 ;
  wire \FSM_sequential_state[1]_i_17_n_0 ;
  wire \FSM_sequential_state[1]_i_18_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state[1]_i_5_n_0 ;
  wire \FSM_sequential_state[1]_i_6_n_0 ;
  wire \FSM_sequential_state[1]_i_7_n_0 ;
  wire \FSM_sequential_state[1]_i_8_n_0 ;
  wire \FSM_sequential_state[1]_i_9_n_0 ;
  wire \FSM_sequential_state[2]_i_10_n_0 ;
  wire \FSM_sequential_state[2]_i_11_n_0 ;
  wire \FSM_sequential_state[2]_i_12_n_0 ;
  wire \FSM_sequential_state[2]_i_13_n_0 ;
  wire \FSM_sequential_state[2]_i_14_n_0 ;
  wire \FSM_sequential_state[2]_i_15_n_0 ;
  wire \FSM_sequential_state[2]_i_16_n_0 ;
  wire \FSM_sequential_state[2]_i_17_n_0 ;
  wire \FSM_sequential_state[2]_i_18_n_0 ;
  wire \FSM_sequential_state[2]_i_19_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_20_n_0 ;
  wire \FSM_sequential_state[2]_i_21_n_0 ;
  wire \FSM_sequential_state[2]_i_22_n_0 ;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_5_n_0 ;
  wire \FSM_sequential_state[2]_i_6_n_0 ;
  wire \FSM_sequential_state[2]_i_7_n_0 ;
  wire \FSM_sequential_state[2]_i_8_n_0 ;
  wire \FSM_sequential_state[2]_i_9_n_0 ;
  wire \FSM_sequential_state[3]_i_10_n_0 ;
  wire \FSM_sequential_state[3]_i_11_n_0 ;
  wire \FSM_sequential_state[3]_i_12_n_0 ;
  wire \FSM_sequential_state[3]_i_13_n_0 ;
  wire \FSM_sequential_state[3]_i_14_n_0 ;
  wire \FSM_sequential_state[3]_i_15_n_0 ;
  wire \FSM_sequential_state[3]_i_16_n_0 ;
  wire \FSM_sequential_state[3]_i_17_n_0 ;
  wire \FSM_sequential_state[3]_i_18_n_0 ;
  wire \FSM_sequential_state[3]_i_19_n_0 ;
  wire \FSM_sequential_state[3]_i_1_n_0 ;
  wire \FSM_sequential_state[3]_i_20_n_0 ;
  wire \FSM_sequential_state[3]_i_21_n_0 ;
  wire \FSM_sequential_state[3]_i_22_n_0 ;
  wire \FSM_sequential_state[3]_i_23_n_0 ;
  wire \FSM_sequential_state[3]_i_24_n_0 ;
  wire \FSM_sequential_state[3]_i_2_n_0 ;
  wire \FSM_sequential_state[3]_i_3_n_0 ;
  wire \FSM_sequential_state[3]_i_4_n_0 ;
  wire \FSM_sequential_state[3]_i_5_n_0 ;
  wire \FSM_sequential_state[3]_i_6_n_0 ;
  wire \FSM_sequential_state[3]_i_7_n_0 ;
  wire \FSM_sequential_state[3]_i_8_n_0 ;
  wire \FSM_sequential_state[3]_i_9_n_0 ;
  wire \FSM_sequential_state[4]_i_10_n_0 ;
  wire \FSM_sequential_state[4]_i_12_n_0 ;
  wire \FSM_sequential_state[4]_i_15_n_0 ;
  wire \FSM_sequential_state[4]_i_16_n_0 ;
  wire \FSM_sequential_state[4]_i_17_n_0 ;
  wire \FSM_sequential_state[4]_i_18_n_0 ;
  wire \FSM_sequential_state[4]_i_19_n_0 ;
  wire \FSM_sequential_state[4]_i_1_n_0 ;
  wire \FSM_sequential_state[4]_i_20_n_0 ;
  wire \FSM_sequential_state[4]_i_21_n_0 ;
  wire \FSM_sequential_state[4]_i_2_n_0 ;
  wire \FSM_sequential_state[4]_i_3_n_0 ;
  wire \FSM_sequential_state[4]_i_4_n_0 ;
  wire \FSM_sequential_state[4]_i_5_n_0 ;
  wire \FSM_sequential_state[4]_i_6_n_0 ;
  wire \FSM_sequential_state[4]_i_7_n_0 ;
  wire \FSM_sequential_state[4]_i_8_n_0 ;
  wire \FSM_sequential_state[4]_i_9_n_0 ;
  wire \FSM_sequential_state[5]_i_10_n_0 ;
  wire \FSM_sequential_state[5]_i_11_n_0 ;
  wire \FSM_sequential_state[5]_i_12_n_0 ;
  wire \FSM_sequential_state[5]_i_13_n_0 ;
  wire \FSM_sequential_state[5]_i_14_n_0 ;
  wire \FSM_sequential_state[5]_i_15_n_0 ;
  wire \FSM_sequential_state[5]_i_16_n_0 ;
  wire \FSM_sequential_state[5]_i_17_n_0 ;
  wire \FSM_sequential_state[5]_i_18_n_0 ;
  wire \FSM_sequential_state[5]_i_1_n_0 ;
  wire \FSM_sequential_state[5]_i_2_n_0 ;
  wire \FSM_sequential_state[5]_i_3_n_0 ;
  wire \FSM_sequential_state[5]_i_4_n_0 ;
  wire \FSM_sequential_state[5]_i_5_n_0 ;
  wire \FSM_sequential_state[5]_i_6_n_0 ;
  wire \FSM_sequential_state[5]_i_7_n_0 ;
  wire \FSM_sequential_state[5]_i_8_n_0 ;
  wire \FSM_sequential_state[5]_i_9_n_0 ;
  wire \FSM_sequential_state[6]_i_10_n_0 ;
  wire \FSM_sequential_state[6]_i_11_n_0 ;
  wire \FSM_sequential_state[6]_i_12_n_0 ;
  wire \FSM_sequential_state[6]_i_13_n_0 ;
  wire \FSM_sequential_state[6]_i_14_n_0 ;
  wire \FSM_sequential_state[6]_i_15_n_0 ;
  wire \FSM_sequential_state[6]_i_16_n_0 ;
  wire \FSM_sequential_state[6]_i_17_n_0 ;
  wire \FSM_sequential_state[6]_i_18_n_0 ;
  wire \FSM_sequential_state[6]_i_19_n_0 ;
  wire \FSM_sequential_state[6]_i_1_n_0 ;
  wire \FSM_sequential_state[6]_i_20_n_0 ;
  wire \FSM_sequential_state[6]_i_21_n_0 ;
  wire \FSM_sequential_state[6]_i_22_n_0 ;
  wire \FSM_sequential_state[6]_i_23_n_0 ;
  wire \FSM_sequential_state[6]_i_24_n_0 ;
  wire \FSM_sequential_state[6]_i_25_n_0 ;
  wire \FSM_sequential_state[6]_i_26_n_0 ;
  wire \FSM_sequential_state[6]_i_27_n_0 ;
  wire \FSM_sequential_state[6]_i_28_n_0 ;
  wire \FSM_sequential_state[6]_i_29_n_0 ;
  wire \FSM_sequential_state[6]_i_2_n_0 ;
  wire \FSM_sequential_state[6]_i_30_n_0 ;
  wire \FSM_sequential_state[6]_i_31_n_0 ;
  wire \FSM_sequential_state[6]_i_32_n_0 ;
  wire \FSM_sequential_state[6]_i_33_n_0 ;
  wire \FSM_sequential_state[6]_i_34_n_0 ;
  wire \FSM_sequential_state[6]_i_35_n_0 ;
  wire \FSM_sequential_state[6]_i_36_n_0 ;
  wire \FSM_sequential_state[6]_i_3_n_0 ;
  wire \FSM_sequential_state[6]_i_4_n_0 ;
  wire \FSM_sequential_state[6]_i_5_n_0 ;
  wire \FSM_sequential_state[6]_i_6_n_0 ;
  wire \FSM_sequential_state[6]_i_7_n_0 ;
  wire \FSM_sequential_state[6]_i_8_n_0 ;
  wire \FSM_sequential_state[6]_i_9_n_0 ;
  wire [6:6]\ac97_0/cfg ;
  wire \ac97_0/crac_rd_done ;
  wire \ac97_0/crac_wr ;
  wire [22:2]\ac97_0/data4 ;
  wire [29:0]\ac97_0/dout0 ;
  wire [29:0]\ac97_0/dout0__0 ;
  wire [29:0]\ac97_0/dout0__1 ;
  wire [29:0]\ac97_0/i3_dout ;
  wire \ac97_0/i3_empty ;
  wire \ac97_0/i3_full ;
  wire \ac97_0/i3_re ;
  wire [1:0]\ac97_0/i3_status ;
  wire \ac97_0/i3_we ;
  wire [29:0]\ac97_0/i4_dout ;
  wire \ac97_0/i4_empty ;
  wire \ac97_0/i4_full ;
  wire \ac97_0/i4_re ;
  wire [1:0]\ac97_0/i4_status ;
  wire \ac97_0/i4_we ;
  wire [29:0]\ac97_0/i6_dout ;
  wire \ac97_0/i6_empty ;
  wire \ac97_0/i6_full ;
  wire \ac97_0/i6_re ;
  wire [1:0]\ac97_0/i6_status ;
  wire \ac97_0/i6_we ;
  wire [2:0]\ac97_0/ic0_int_set ;
  wire [2:0]\ac97_0/ic1_int_set ;
  wire [2:0]\ac97_0/ic2_int_set ;
  wire [2:0]\ac97_0/in_valid_s ;
  wire \ac97_0/in_valid_s1_reg[0]_srl2_n_0 ;
  wire \ac97_0/in_valid_s1_reg[1]_srl2_n_0 ;
  wire \ac97_0/in_valid_s1_reg[2]_srl2_n_0 ;
  wire [1:0]\ac97_0/mode ;
  wire \ac97_0/o3_empty ;
  wire [1:0]\ac97_0/o3_mode ;
  wire [1:0]\ac97_0/o3_status ;
  wire \ac97_0/o3_we ;
  wire \ac97_0/o4_empty ;
  wire [1:0]\ac97_0/o4_mode ;
  wire [1:0]\ac97_0/o4_status ;
  wire \ac97_0/o4_we ;
  wire \ac97_0/o6_empty ;
  wire [1:0]\ac97_0/o6_mode ;
  wire [1:0]\ac97_0/o6_status ;
  wire \ac97_0/o6_we ;
  wire \ac97_0/o7_empty ;
  wire [1:0]\ac97_0/o7_mode ;
  wire [1:0]\ac97_0/o7_status ;
  wire \ac97_0/o7_we ;
  wire \ac97_0/o8_empty ;
  wire [1:0]\ac97_0/o8_mode ;
  wire [1:0]\ac97_0/o8_status ;
  wire \ac97_0/o8_we ;
  wire \ac97_0/o9_empty ;
  wire [1:0]\ac97_0/o9_mode ;
  wire [1:0]\ac97_0/o9_status ;
  wire \ac97_0/o9_we ;
  wire [2:0]\ac97_0/oc0_int_set ;
  wire [2:0]\ac97_0/oc1_int_set ;
  wire [2:0]\ac97_0/oc2_int_set ;
  wire [2:0]\ac97_0/oc3_int_set ;
  wire [2:0]\ac97_0/oc4_int_set ;
  wire [2:0]\ac97_0/oc5_int_set ;
  wire [12:6]\ac97_0/out_slt0 ;
  wire [19:19]\ac97_0/out_slt1 ;
  wire \ac97_0/p_0_in ;
  wire \ac97_0/p_0_in__0 ;
  wire \ac97_0/p_0_in__1 ;
  wire [5:0]\ac97_0/p_0_in__2 ;
  wire [7:0]\ac97_0/p_0_in__2__0 ;
  wire [3:2]\ac97_0/p_0_in__3 ;
  wire [3:2]\ac97_0/p_0_in__4 ;
  wire [3:2]\ac97_0/p_0_in__5 ;
  wire [3:2]\ac97_0/p_0_in__6 ;
  wire [3:2]\ac97_0/p_0_in__7 ;
  wire [3:2]\ac97_0/p_0_in__8 ;
  wire \ac97_0/re2 ;
  wire \ac97_0/rf_we ;
  wire [1:1]\ac97_0/status0 ;
  wire \ac97_0/to ;
  wire [21:19]\ac97_0/u10/din_tmp ;
  wire \ac97_0/u10/empty0 ;
  wire \ac97_0/u10/full0 ;
  wire \ac97_0/u10/p_0_in ;
  wire [1:0]\ac97_0/u10/p_1_in ;
  wire \ac97_0/u10/rp_reg_n_0_[0] ;
  wire \ac97_0/u10/rp_reg_n_0_[1] ;
  wire [3:3]\ac97_0/u10/wp_reg__0 ;
  wire \ac97_0/u10/wp_reg_n_0_[0] ;
  wire [21:19]\ac97_0/u11/din_tmp ;
  wire \ac97_0/u11/empty0 ;
  wire \ac97_0/u11/full0 ;
  wire \ac97_0/u11/p_0_in ;
  wire [1:0]\ac97_0/u11/p_1_in ;
  wire \ac97_0/u11/rp_reg_n_0_[0] ;
  wire \ac97_0/u11/rp_reg_n_0_[1] ;
  wire [3:3]\ac97_0/u11/wp_reg__0 ;
  wire \ac97_0/u11/wp_reg_n_0_[0] ;
  wire \ac97_0/u12/i3_re0 ;
  wire \ac97_0/u12/i4_re0 ;
  wire \ac97_0/u12/i6_re0 ;
  wire \ac97_0/u12/o3_we0 ;
  wire \ac97_0/u12/o4_we0 ;
  wire \ac97_0/u12/o6_we0 ;
  wire \ac97_0/u12/o7_we0 ;
  wire \ac97_0/u12/o9_we0 ;
  wire \ac97_0/u12/re1 ;
  wire \ac97_0/u12/re10 ;
  wire \ac97_0/u12/re20 ;
  wire \ac97_0/u12/rf_we0 ;
  wire [29:0]\ac97_0/u12/wb_data_o ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[0] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[12] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[13] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[14] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[15] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[16] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[17] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[18] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[19] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[1] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[20] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[21] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[22] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[23] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[24] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[25] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[26] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[27] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[28] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[29] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[2] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[3] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[4] ;
  wire \ac97_0/u12/wb_data_o_reg_n_0_[5] ;
  wire \ac97_0/u12/we1 ;
  wire \ac97_0/u12/we10 ;
  wire \ac97_0/u12/we2 ;
  wire \ac97_0/u12/we20 ;
  wire \ac97_0/u13/icc_r0 ;
  wire \ac97_0/u13/icc_r_reg_n_0_[0] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[10] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[11] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[12] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[13] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[14] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[15] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[16] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[17] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[18] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[19] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[1] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[20] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[21] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[22] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[23] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[4] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[5] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[6] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[7] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[8] ;
  wire \ac97_0/u13/icc_r_reg_n_0_[9] ;
  wire [28:0]\ac97_0/u13/intm ;
  wire \ac97_0/u13/intm_r0 ;
  wire [28:0]\ac97_0/u13/ints ;
  wire \ac97_0/u13/occ00 ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[0] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[12] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[13] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[15] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[16] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[17] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[1] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[20] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[21] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[22] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[23] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[24] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[25] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[28] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[29] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[4] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[5] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[6] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[7] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[8] ;
  wire \ac97_0/u13/occ0_r_reg_n_0_[9] ;
  wire \ac97_0/u13/occ1_r0 ;
  wire \ac97_0/u13/occ1_r_reg_n_0_[0] ;
  wire \ac97_0/u13/occ1_r_reg_n_0_[12] ;
  wire \ac97_0/u13/occ1_r_reg_n_0_[13] ;
  wire \ac97_0/u13/occ1_r_reg_n_0_[14] ;
  wire \ac97_0/u13/occ1_r_reg_n_0_[15] ;
  wire \ac97_0/u13/occ1_r_reg_n_0_[1] ;
  wire \ac97_0/u13/occ1_r_reg_n_0_[4] ;
  wire \ac97_0/u13/occ1_r_reg_n_0_[5] ;
  wire \ac97_0/u13/occ1_r_reg_n_0_[6] ;
  wire \ac97_0/u13/occ1_r_reg_n_0_[7] ;
  wire \ac97_0/u13/occ1_r_reg_n_0_[8] ;
  wire \ac97_0/u13/occ1_r_reg_n_0_[9] ;
  wire \ac97_0/u14/u0/en_out_l20 ;
  wire \ac97_0/u14/u0/en_out_l2_reg_n_0 ;
  wire \ac97_0/u14/u0/full_empty_r ;
  wire \ac97_0/u14/u1/en_out_l20 ;
  wire \ac97_0/u14/u1/en_out_l2_reg_n_0 ;
  wire \ac97_0/u14/u1/full_empty_r ;
  wire \ac97_0/u14/u2/en_out_l20 ;
  wire \ac97_0/u14/u2/en_out_l2_reg_n_0 ;
  wire \ac97_0/u14/u2/full_empty_r ;
  wire \ac97_0/u14/u3/en_out_l20 ;
  wire \ac97_0/u14/u3/en_out_l2_reg_n_0 ;
  wire \ac97_0/u14/u3/full_empty_r ;
  wire \ac97_0/u14/u4/en_out_l20 ;
  wire \ac97_0/u14/u4/en_out_l2_reg_n_0 ;
  wire \ac97_0/u14/u4/full_empty_r ;
  wire \ac97_0/u14/u5/en_out_l20 ;
  wire \ac97_0/u14/u5/en_out_l2_reg_n_0 ;
  wire \ac97_0/u14/u5/full_empty_r ;
  wire \ac97_0/u14/u6/en_out_l20 ;
  wire \ac97_0/u14/u6/en_out_l2_reg_n_0 ;
  wire \ac97_0/u14/u6/en_out_l_reg_n_0 ;
  wire \ac97_0/u14/u6/full_empty_r ;
  wire \ac97_0/u14/u7/en_out_l20 ;
  wire \ac97_0/u14/u7/en_out_l2_reg_n_0 ;
  wire \ac97_0/u14/u7/en_out_l_reg_n_0 ;
  wire \ac97_0/u14/u7/full_empty_r ;
  wire \ac97_0/u14/u8/en_out_l20 ;
  wire \ac97_0/u14/u8/en_out_l2_reg_n_0 ;
  wire \ac97_0/u14/u8/en_out_l_reg_n_0 ;
  wire \ac97_0/u14/u8/full_empty_r ;
  wire \ac97_0/u15/crac_rd ;
  wire \ac97_0/u15/crac_rd_done0 ;
  wire \ac97_0/u15/crac_we_r ;
  wire \ac97_0/u15/rdd1 ;
  wire \ac97_0/u15/rdd2 ;
  wire \ac97_0/u15/rdd3 ;
  wire \ac97_0/u15/valid_r ;
  wire \ac97_0/u17/int_set_reg0 ;
  wire \ac97_0/u17/int_set_reg00_out ;
  wire \ac97_0/u18/int_set_reg0 ;
  wire \ac97_0/u18/int_set_reg00_out ;
  wire \ac97_0/u19/int_set_reg0 ;
  wire \ac97_0/u19/int_set_reg00_out ;
  wire \ac97_0/u2/bit_clk_e ;
  wire \ac97_0/u2/bit_clk_e0 ;
  wire \ac97_0/u2/bit_clk_r ;
  wire \ac97_0/u2/bit_clk_r1 ;
  wire [7:0]\ac97_0/u2/cnt_reg__0 ;
  wire \ac97_0/u2/suspended_reg_n_0 ;
  wire [5:0]\ac97_0/u2/to_cnt_reg__0 ;
  wire \ac97_0/u20/int_set_reg0 ;
  wire \ac97_0/u20/int_set_reg00_out ;
  wire \ac97_0/u21/int_set_reg0 ;
  wire \ac97_0/u21/int_set_reg00_out ;
  wire \ac97_0/u22/int_set_reg0 ;
  wire \ac97_0/u22/int_set_reg00_out ;
  wire \ac97_0/u23/int_set_reg0 ;
  wire \ac97_0/u23/int_set_reg00_out ;
  wire \ac97_0/u24/int_set_reg0 ;
  wire \ac97_0/u24/int_set_reg00_out ;
  wire \ac97_0/u25/int_set_reg0 ;
  wire \ac97_0/u25/int_set_reg00_out ;
  wire \ac97_0/u3/empty0 ;
  wire [3:3]\ac97_0/u3/rp_reg__0 ;
  wire \ac97_0/u3/rp_reg_n_0_[0] ;
  wire \ac97_0/u3/rp_reg_n_0_[1] ;
  wire \ac97_0/u3/rp_reg_n_0_[2] ;
  wire [2:0]\ac97_0/u3/wp ;
  wire \ac97_0/u4/empty0 ;
  wire [3:3]\ac97_0/u4/rp_reg__0 ;
  wire \ac97_0/u4/rp_reg_n_0_[0] ;
  wire \ac97_0/u4/rp_reg_n_0_[1] ;
  wire \ac97_0/u4/rp_reg_n_0_[2] ;
  wire [2:0]\ac97_0/u4/wp ;
  wire \ac97_0/u5/empty0 ;
  wire [3:3]\ac97_0/u5/rp_reg__0 ;
  wire \ac97_0/u5/rp_reg_n_0_[0] ;
  wire \ac97_0/u5/rp_reg_n_0_[1] ;
  wire \ac97_0/u5/rp_reg_n_0_[2] ;
  wire [2:0]\ac97_0/u5/wp ;
  wire \ac97_0/u6/empty0 ;
  wire [3:3]\ac97_0/u6/rp_reg__0 ;
  wire \ac97_0/u6/rp_reg_n_0_[0] ;
  wire \ac97_0/u6/rp_reg_n_0_[1] ;
  wire \ac97_0/u6/rp_reg_n_0_[2] ;
  wire [2:0]\ac97_0/u6/wp ;
  wire \ac97_0/u7/empty0 ;
  wire [3:3]\ac97_0/u7/rp_reg__0 ;
  wire \ac97_0/u7/rp_reg_n_0_[0] ;
  wire \ac97_0/u7/rp_reg_n_0_[1] ;
  wire \ac97_0/u7/rp_reg_n_0_[2] ;
  wire [2:0]\ac97_0/u7/wp ;
  wire \ac97_0/u8/empty0 ;
  wire [3:3]\ac97_0/u8/rp_reg__0 ;
  wire \ac97_0/u8/rp_reg_n_0_[0] ;
  wire \ac97_0/u8/rp_reg_n_0_[1] ;
  wire \ac97_0/u8/rp_reg_n_0_[2] ;
  wire [2:0]\ac97_0/u8/wp ;
  wire [21:19]\ac97_0/u9/din_tmp ;
  wire \ac97_0/u9/empty0 ;
  wire \ac97_0/u9/full0 ;
  wire \ac97_0/u9/p_0_in ;
  wire [1:0]\ac97_0/u9/p_1_in ;
  wire \ac97_0/u9/rp_reg_n_0_[0] ;
  wire \ac97_0/u9/rp_reg_n_0_[1] ;
  wire [3:3]\ac97_0/u9/wp_reg__0 ;
  wire \ac97_0/u9/wp_reg_n_0_[0] ;
  wire \ac97_0/valid_s ;
  wire \ac97_0/valid_s1_reg_srl2_n_0 ;
  wire [31:0]\ac97_0/wb_din ;
  wire [3:2]\ac97_0/wp_p1 ;
  wire [3:2]\ac97_0/wp_p1__0 ;
  wire [3:2]\ac97_0/wp_p1__1 ;
  wire [70:0]ac97_0_i;
  wire [6:6]\ac97_1/cfg ;
  wire \ac97_1/crac_rd_done ;
  wire \ac97_1/crac_we ;
  wire \ac97_1/crac_wr ;
  wire [22:16]\ac97_1/data4 ;
  wire [5:0]\ac97_1/dout0 ;
  wire [5:0]\ac97_1/dout0__0 ;
  wire [5:0]\ac97_1/dout0__1 ;
  wire [5:0]\ac97_1/i3_dout ;
  wire \ac97_1/i3_full ;
  wire [1:0]\ac97_1/i3_status ;
  wire [5:0]\ac97_1/i4_dout ;
  wire \ac97_1/i4_full ;
  wire [1:0]\ac97_1/i4_status ;
  wire [5:0]\ac97_1/i6_dout ;
  wire \ac97_1/i6_full ;
  wire [1:0]\ac97_1/i6_status ;
  wire [2:0]\ac97_1/ic0_int_set ;
  wire [2:0]\ac97_1/ic1_int_set ;
  wire [2:0]\ac97_1/ic2_int_set ;
  wire [2:0]\ac97_1/in_valid_s ;
  wire \ac97_1/in_valid_s1_reg[0]_srl2_n_0 ;
  wire \ac97_1/in_valid_s1_reg[1]_srl2_n_0 ;
  wire \ac97_1/in_valid_s1_reg[2]_srl2_n_0 ;
  wire [1:0]\ac97_1/mode ;
  wire \ac97_1/o3_empty ;
  wire [1:0]\ac97_1/o3_mode ;
  wire [1:0]\ac97_1/o3_status ;
  wire \ac97_1/o3_we ;
  wire \ac97_1/o4_empty ;
  wire [1:0]\ac97_1/o4_mode ;
  wire [1:0]\ac97_1/o4_status ;
  wire \ac97_1/o4_we ;
  wire \ac97_1/o6_empty ;
  wire [1:0]\ac97_1/o6_mode ;
  wire [1:0]\ac97_1/o6_status ;
  wire \ac97_1/o6_we ;
  wire \ac97_1/o7_empty ;
  wire [1:0]\ac97_1/o7_mode ;
  wire [1:0]\ac97_1/o7_status ;
  wire \ac97_1/o7_we ;
  wire \ac97_1/o8_empty ;
  wire [1:0]\ac97_1/o8_mode ;
  wire [1:0]\ac97_1/o8_status ;
  wire \ac97_1/o8_we ;
  wire \ac97_1/o9_empty ;
  wire [1:0]\ac97_1/o9_mode ;
  wire [1:0]\ac97_1/o9_status ;
  wire \ac97_1/o9_we ;
  wire [2:0]\ac97_1/oc0_int_set ;
  wire [2:0]\ac97_1/oc1_int_set ;
  wire [2:0]\ac97_1/oc2_int_set ;
  wire [2:0]\ac97_1/oc3_int_set ;
  wire [2:0]\ac97_1/oc4_int_set ;
  wire [2:0]\ac97_1/oc5_int_set ;
  wire [12:6]\ac97_1/out_slt0 ;
  wire [19:19]\ac97_1/out_slt1 ;
  wire \ac97_1/p_0_in ;
  wire \ac97_1/p_0_in__0 ;
  wire \ac97_1/p_0_in__1 ;
  wire [5:1]\ac97_1/p_0_in__2 ;
  wire [7:1]\ac97_1/p_0_in__2__0 ;
  wire [3:0]\ac97_1/p_0_in__3 ;
  wire [3:0]\ac97_1/p_0_in__4 ;
  wire [3:0]\ac97_1/p_0_in__5 ;
  wire [3:0]\ac97_1/p_0_in__6 ;
  wire [3:0]\ac97_1/p_0_in__7 ;
  wire [3:0]\ac97_1/p_0_in__8 ;
  wire \ac97_1/rf_we ;
  wire [1:0]\ac97_1/status0 ;
  wire \ac97_1/to ;
  wire \ac97_1/u10/full0 ;
  wire [1:0]\ac97_1/u10/p_1_in ;
  wire [3:3]\ac97_1/u10/wp_reg__0 ;
  wire \ac97_1/u10/wp_reg_n_0_[0] ;
  wire \ac97_1/u11/full0 ;
  wire [1:0]\ac97_1/u11/p_1_in ;
  wire [3:3]\ac97_1/u11/wp_reg__0 ;
  wire \ac97_1/u11/wp_reg_n_0_[0] ;
  wire \ac97_1/u12/rf_we0 ;
  wire [29:0]\ac97_1/u12/wb_data_o ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[0] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[10] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[11] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[12] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[13] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[14] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[15] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[16] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[17] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[18] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[19] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[1] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[20] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[21] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[22] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[23] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[24] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[25] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[26] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[27] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[28] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[29] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[2] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[3] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[4] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[5] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[6] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[7] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[8] ;
  wire \ac97_1/u12/wb_data_o_reg_n_0_[9] ;
  wire \ac97_1/u12/we1 ;
  wire \ac97_1/u12/we10 ;
  wire \ac97_1/u12/we2 ;
  wire \ac97_1/u12/we20 ;
  wire \ac97_1/u13/icc_r0 ;
  wire \ac97_1/u13/icc_r_reg_n_0_[0] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[10] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[11] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[12] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[13] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[14] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[15] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[16] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[17] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[18] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[19] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[1] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[20] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[21] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[22] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[23] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[4] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[5] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[6] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[7] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[8] ;
  wire \ac97_1/u13/icc_r_reg_n_0_[9] ;
  wire [28:0]\ac97_1/u13/intm ;
  wire \ac97_1/u13/intm_r0 ;
  wire [28:0]\ac97_1/u13/ints ;
  wire \ac97_1/u13/occ00 ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[0] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[12] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[13] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[15] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[16] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[17] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[1] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[20] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[21] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[22] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[23] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[24] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[25] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[28] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[29] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[4] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[5] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[6] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[7] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[8] ;
  wire \ac97_1/u13/occ0_r_reg_n_0_[9] ;
  wire \ac97_1/u13/occ1_r0 ;
  wire \ac97_1/u13/occ1_r_reg_n_0_[0] ;
  wire \ac97_1/u13/occ1_r_reg_n_0_[12] ;
  wire \ac97_1/u13/occ1_r_reg_n_0_[13] ;
  wire \ac97_1/u13/occ1_r_reg_n_0_[14] ;
  wire \ac97_1/u13/occ1_r_reg_n_0_[15] ;
  wire \ac97_1/u13/occ1_r_reg_n_0_[1] ;
  wire \ac97_1/u13/occ1_r_reg_n_0_[4] ;
  wire \ac97_1/u13/occ1_r_reg_n_0_[5] ;
  wire \ac97_1/u13/occ1_r_reg_n_0_[6] ;
  wire \ac97_1/u13/occ1_r_reg_n_0_[7] ;
  wire \ac97_1/u13/occ1_r_reg_n_0_[8] ;
  wire \ac97_1/u13/occ1_r_reg_n_0_[9] ;
  wire \ac97_1/u14/u0/en_out_l2_reg_n_0 ;
  wire \ac97_1/u14/u1/en_out_l2_reg_n_0 ;
  wire \ac97_1/u14/u2/en_out_l2_reg_n_0 ;
  wire \ac97_1/u14/u3/en_out_l2_reg_n_0 ;
  wire \ac97_1/u14/u4/en_out_l2_reg_n_0 ;
  wire \ac97_1/u14/u5/en_out_l2_reg_n_0 ;
  wire \ac97_1/u14/u6/en_out_l20 ;
  wire \ac97_1/u14/u6/en_out_l2_reg_n_0 ;
  wire \ac97_1/u14/u6/en_out_l_reg_n_0 ;
  wire \ac97_1/u14/u7/en_out_l20 ;
  wire \ac97_1/u14/u7/en_out_l2_reg_n_0 ;
  wire \ac97_1/u14/u7/en_out_l_reg_n_0 ;
  wire \ac97_1/u14/u8/en_out_l20 ;
  wire \ac97_1/u14/u8/en_out_l2_reg_n_0 ;
  wire \ac97_1/u14/u8/en_out_l_reg_n_0 ;
  wire \ac97_1/u15/crac_rd ;
  wire \ac97_1/u15/crac_rd_done0 ;
  wire \ac97_1/u15/crac_we_r ;
  wire \ac97_1/u15/rdd1 ;
  wire \ac97_1/u15/rdd2 ;
  wire \ac97_1/u15/rdd3 ;
  wire \ac97_1/u15/valid_r ;
  wire \ac97_1/u17/int_set_reg0 ;
  wire \ac97_1/u17/int_set_reg00_out ;
  wire \ac97_1/u18/int_set_reg0 ;
  wire \ac97_1/u18/int_set_reg00_out ;
  wire \ac97_1/u19/int_set_reg0 ;
  wire \ac97_1/u19/int_set_reg00_out ;
  wire \ac97_1/u2/bit_clk_e ;
  wire \ac97_1/u2/bit_clk_e0 ;
  wire \ac97_1/u2/bit_clk_r ;
  wire \ac97_1/u2/bit_clk_r1 ;
  wire [7:0]\ac97_1/u2/cnt_reg__0 ;
  wire \ac97_1/u2/suspended_reg_n_0 ;
  wire [5:0]\ac97_1/u2/to_cnt_reg__0 ;
  wire \ac97_1/u20/int_set_reg0 ;
  wire \ac97_1/u20/int_set_reg00_out ;
  wire \ac97_1/u21/int_set_reg0 ;
  wire \ac97_1/u21/int_set_reg00_out ;
  wire \ac97_1/u22/int_set_reg0 ;
  wire \ac97_1/u22/int_set_reg00_out ;
  wire \ac97_1/u23/int_set_reg0 ;
  wire \ac97_1/u24/int_set_reg0 ;
  wire \ac97_1/u25/int_set_reg0 ;
  wire \ac97_1/u3/empty0 ;
  wire [3:3]\ac97_1/u3/rp_reg__0 ;
  wire \ac97_1/u3/rp_reg_n_0_[0] ;
  wire \ac97_1/u3/rp_reg_n_0_[1] ;
  wire \ac97_1/u3/rp_reg_n_0_[2] ;
  wire [2:0]\ac97_1/u3/wp ;
  wire \ac97_1/u4/empty0 ;
  wire [3:3]\ac97_1/u4/rp_reg__0 ;
  wire \ac97_1/u4/rp_reg_n_0_[0] ;
  wire \ac97_1/u4/rp_reg_n_0_[1] ;
  wire \ac97_1/u4/rp_reg_n_0_[2] ;
  wire [2:0]\ac97_1/u4/wp ;
  wire \ac97_1/u5/empty0 ;
  wire [3:3]\ac97_1/u5/rp_reg__0 ;
  wire \ac97_1/u5/rp_reg_n_0_[0] ;
  wire \ac97_1/u5/rp_reg_n_0_[1] ;
  wire \ac97_1/u5/rp_reg_n_0_[2] ;
  wire [2:0]\ac97_1/u5/wp ;
  wire \ac97_1/u6/empty0 ;
  wire [3:3]\ac97_1/u6/rp_reg__0 ;
  wire \ac97_1/u6/rp_reg_n_0_[0] ;
  wire \ac97_1/u6/rp_reg_n_0_[1] ;
  wire \ac97_1/u6/rp_reg_n_0_[2] ;
  wire [2:0]\ac97_1/u6/wp ;
  wire \ac97_1/u7/empty0 ;
  wire [3:3]\ac97_1/u7/rp_reg__0 ;
  wire \ac97_1/u7/rp_reg_n_0_[0] ;
  wire \ac97_1/u7/rp_reg_n_0_[1] ;
  wire \ac97_1/u7/rp_reg_n_0_[2] ;
  wire [2:0]\ac97_1/u7/wp ;
  wire \ac97_1/u8/empty0 ;
  wire [3:3]\ac97_1/u8/rp_reg__0 ;
  wire \ac97_1/u8/rp_reg_n_0_[0] ;
  wire \ac97_1/u8/rp_reg_n_0_[1] ;
  wire \ac97_1/u8/rp_reg_n_0_[2] ;
  wire [2:0]\ac97_1/u8/wp ;
  wire \ac97_1/u9/full0 ;
  wire [1:0]\ac97_1/u9/p_1_in ;
  wire [3:3]\ac97_1/u9/wp_reg__0 ;
  wire \ac97_1/u9/wp_reg_n_0_[0] ;
  wire \ac97_1/valid_s ;
  wire \ac97_1/valid_s1_reg_srl2_n_0 ;
  wire [31:0]\ac97_1/wb_din ;
  wire [3:0]\ac97_1/wp_p1 ;
  wire [3:0]\ac97_1/wp_p1__0 ;
  wire [3:0]\ac97_1/wp_p1__1 ;
  wire [70:0]ac97_1_i;
  wire \ack_cnt[1]_i_1_n_0 ;
  wire \ack_cnt[2]_i_1_n_0 ;
  wire \ack_cnt[3]_i_1_n_0 ;
  wire \ack_cnt[3]_i_2_n_0 ;
  wire \ack_cnt[3]_i_3_n_0 ;
  wire \acs_addr[0]_i_2_n_0 ;
  wire \acs_addr[10]_i_2_n_0 ;
  wire \acs_addr[11]_i_2_n_0 ;
  wire \acs_addr[12]_i_2_n_0 ;
  wire \acs_addr[13]_i_2_n_0 ;
  wire \acs_addr[14]_i_2_n_0 ;
  wire \acs_addr[15]_i_3_n_0 ;
  wire \acs_addr[15]_i_7_n_0 ;
  wire \acs_addr[16]_i_2_n_0 ;
  wire \acs_addr[17]_i_2_n_0 ;
  wire \acs_addr[18]_i_2_n_0 ;
  wire \acs_addr[19]_i_3_n_0 ;
  wire \acs_addr[1]_i_2_n_0 ;
  wire \acs_addr[20]_i_2_n_0 ;
  wire \acs_addr[21]_i_2_n_0 ;
  wire \acs_addr[22]_i_2_n_0 ;
  wire \acs_addr[23]_i_1_n_0 ;
  wire \acs_addr[23]_i_3_n_0 ;
  wire \acs_addr[23]_i_4_n_0 ;
  wire \acs_addr[23]_i_6_n_0 ;
  wire \acs_addr[2]_i_2_n_0 ;
  wire \acs_addr[3]_i_2_n_0 ;
  wire \acs_addr[4]_i_2_n_0 ;
  wire \acs_addr[5]_i_2_n_0 ;
  wire \acs_addr[6]_i_2_n_0 ;
  wire \acs_addr[7]_i_2_n_0 ;
  wire \acs_addr[8]_i_2_n_0 ;
  wire \acs_addr[9]_i_2_n_0 ;
  wire \acs_addr_reg[15]_i_2_n_0 ;
  wire \acs_addr_reg[15]_i_2_n_1 ;
  wire \acs_addr_reg[15]_i_2_n_2 ;
  wire \acs_addr_reg[15]_i_2_n_3 ;
  wire \acs_addr_reg[19]_i_2_n_0 ;
  wire \acs_addr_reg[19]_i_2_n_1 ;
  wire \acs_addr_reg[19]_i_2_n_2 ;
  wire \acs_addr_reg[19]_i_2_n_3 ;
  wire \acs_addr_reg[23]_i_5_n_1 ;
  wire \acs_addr_reg[23]_i_5_n_2 ;
  wire \acs_addr_reg[23]_i_5_n_3 ;
  wire ap_en_i_1_n_0;
  wire ap_en_i_2_n_0;
  wire [62:0]atahost_o;
  wire \b0_last_row[12]_i_1__0_n_0 ;
  wire \b1_last_row[12]_i_1__0_n_0 ;
  wire \b2_last_row[12]_i_1__0_n_0 ;
  wire \b3_last_row[12]_i_1__0_n_0 ;
  wire \b3_last_row[12]_i_2__0_n_0 ;
  wire \b3_last_row[12]_i_2_n_0 ;
  wire \b3_last_row[12]_i_3_n_0 ;
  wire bank0_open_i_1__0_n_0;
  wire bank0_open_i_1_n_0;
  wire bank1_open_i_1__0_n_0;
  wire bank1_open_i_1_n_0;
  wire bank2_open_i_1__0_n_0;
  wire bank2_open_i_1_n_0;
  wire bank3_open_i_1__0_n_0;
  wire bank3_open_i_1_n_0;
  wire bank3_open_i_2__0_n_0;
  wire bank3_open_i_2_n_0;
  wire bank3_open_i_3__0_n_0;
  wire bank3_open_i_3_n_0;
  wire \bank_adr[0]_i_1_n_0 ;
  wire \bank_adr[0]_i_2_n_0 ;
  wire \bank_adr[0]_i_3_n_0 ;
  wire \bank_adr[1]_i_1_n_0 ;
  wire \bank_adr[1]_i_2_n_0 ;
  wire \bank_adr[1]_i_3_n_0 ;
  wire \bank_adr[1]_i_4_n_0 ;
  wire \bank_adr[1]_i_5_n_0 ;
  wire bank_open_i_2_n_0;
  wire bank_open_i_3_n_0;
  wire bank_open_i_4_n_0;
  wire bank_open_i_5_n_0;
  wire burst_act_rd_i_2_n_0;
  wire \burst_cnt[10]_i_2_n_0 ;
  wire \burst_cnt[10]_i_4_n_0 ;
  wire \burst_cnt[10]_i_6_n_0 ;
  wire \burst_cnt[10]_i_7_n_0 ;
  wire \burst_cnt[2]_i_2_n_0 ;
  wire \burst_cnt[3]_i_2_n_0 ;
  wire \burst_cnt[3]_i_3_n_0 ;
  wire \burst_cnt[3]_i_4_n_0 ;
  wire \burst_cnt[4]_i_1_n_0 ;
  wire \burst_cnt[5]_i_1_n_0 ;
  wire \burst_cnt[6]_i_1_n_0 ;
  wire \burst_cnt[6]_i_2_n_0 ;
  wire \burst_cnt[7]_i_1_n_0 ;
  wire \burst_cnt[8]_i_2_n_0 ;
  wire \burst_cnt[8]_i_3_n_0 ;
  wire \burst_cnt[9]_i_2_n_0 ;
  wire \burst_cnt[9]_i_3_n_0 ;
  wire \byte1[7]_i_1_n_0 ;
  wire cke__i_2_n_0;
  wire cke__i_3_n_0;
  wire cke_r_i_1_n_0;
  wire cke_r_i_2_n_0;
  wire cke_r_i_3_n_0;
  wire cke_r_i_4_n_0;
  wire cke_r_i_5_n_0;
  wire cke_r_i_6_n_0;
  wire cke_r_i_7_n_0;
  wire clk_o;
  wire clk_o_IBUF;
  wire clk_o_IBUF_BUFG;
  wire cmd_a10_r_i_10_n_0;
  wire cmd_a10_r_i_11_n_0;
  wire cmd_a10_r_i_12_n_0;
  wire cmd_a10_r_i_2_n_0;
  wire cmd_a10_r_i_3_n_0;
  wire cmd_a10_r_i_4_n_0;
  wire cmd_a10_r_i_5_n_0;
  wire cmd_a10_r_i_6_n_0;
  wire cmd_a10_r_i_7_n_0;
  wire cmd_a10_r_i_9_n_0;
  wire cmd_asserted_i_10_n_0;
  wire cmd_asserted_i_11_n_0;
  wire cmd_asserted_i_12_n_0;
  wire cmd_asserted_i_13_n_0;
  wire cmd_asserted_i_14_n_0;
  wire cmd_asserted_i_1_n_0;
  wire cmd_asserted_i_2_n_0;
  wire cmd_asserted_i_3_n_0;
  wire cmd_asserted_i_4_n_0;
  wire cmd_asserted_i_5_n_0;
  wire cmd_asserted_i_6_n_0;
  wire cmd_asserted_i_7_n_0;
  wire cmd_asserted_i_8_n_0;
  wire cmd_asserted_i_9_n_0;
  wire \cmd_r[1]_i_2_n_0 ;
  wire \cmd_r[1]_i_3_n_0 ;
  wire \cmd_r[1]_i_4_n_0 ;
  wire \cmd_r[1]_i_5_n_0 ;
  wire \cmd_r[1]_i_6_n_0 ;
  wire \cmd_r[1]_i_7_n_0 ;
  wire \cmd_r[1]_i_8_n_0 ;
  wire \cnt[0]_i_1__0_n_0 ;
  wire \cnt[7]_i_2__0_n_0 ;
  wire \cnt[7]_i_2_n_0 ;
  wire cnt_i_2_n_0;
  wire cnt_i_3_n_0;
  wire \col_adr[9]_i_1_n_0 ;
  wire \col_adr[9]_i_3_n_0 ;
  wire \col_adr[9]_i_4_n_0 ;
  wire \crac_din[2]_i_1_n_0 ;
  wire \crac_r[7]_i_1__0_n_0 ;
  wire \cs[0]_i_1_n_0 ;
  wire \cs[1]_i_1_n_0 ;
  wire cs_le_i_2_n_0;
  wire \csc[10]_i_1_n_0 ;
  wire \csc[11]_i_10_n_0 ;
  wire \csc[11]_i_11_n_0 ;
  wire \csc[11]_i_12_n_0 ;
  wire \csc[11]_i_13_n_0 ;
  wire \csc[11]_i_14_n_0 ;
  wire \csc[11]_i_15_n_0 ;
  wire \csc[11]_i_16_n_0 ;
  wire \csc[11]_i_17_n_0 ;
  wire \csc[11]_i_18_n_0 ;
  wire \csc[11]_i_19_n_0 ;
  wire \csc[11]_i_1_n_0 ;
  wire \csc[11]_i_20_n_0 ;
  wire \csc[11]_i_21_n_0 ;
  wire \csc[11]_i_22_n_0 ;
  wire \csc[11]_i_23_n_0 ;
  wire \csc[11]_i_24_n_0 ;
  wire \csc[11]_i_25_n_0 ;
  wire \csc[11]_i_26_n_0 ;
  wire \csc[11]_i_27_n_0 ;
  wire \csc[11]_i_28_n_0 ;
  wire \csc[11]_i_29_n_0 ;
  wire \csc[11]_i_2_n_0 ;
  wire \csc[11]_i_3_n_0 ;
  wire \csc[11]_i_4_n_0 ;
  wire \csc[11]_i_5_n_0 ;
  wire \csc[11]_i_6_n_0 ;
  wire \csc[11]_i_7_n_0 ;
  wire \csc[11]_i_8_n_0 ;
  wire \csc[1]_i_1__0_n_0 ;
  wire \csc[2]_i_1__0_n_0 ;
  wire \csc[31]_i_1_n_0 ;
  wire \csc[3]_i_1_n_0 ;
  wire \csc[4]_i_1__0_n_0 ;
  wire \csc[5]_i_1__0_n_0 ;
  wire \csc[5]_i_1_n_0 ;
  wire \csc[5]_i_3_n_0 ;
  wire \csc[6]_i_1_n_0 ;
  wire \csc[7]_i_1_n_0 ;
  wire \csc[9]_i_1_n_0 ;
  wire [15:0]designOutput_i;
  wire [15:3]designOutput_i_OBUF;
  wire dv_r_i_2_n_0;
  wire dv_r_i_3_n_0;
  wire dv_r_i_4_n_0;
  wire empty_i_2__0_n_0;
  wire empty_i_2__10_n_0;
  wire empty_i_2__11_n_0;
  wire empty_i_2__12_n_0;
  wire empty_i_2__13_n_0;
  wire empty_i_2__1_n_0;
  wire empty_i_2__2_n_0;
  wire empty_i_2__3_n_0;
  wire empty_i_2__4_n_0;
  wire empty_i_2__5_n_0;
  wire empty_i_2__6_n_0;
  wire empty_i_2__7_n_0;
  wire empty_i_2__8_n_0;
  wire empty_i_2__9_n_0;
  wire empty_i_2_n_0;
  wire empty_i_3__0_n_0;
  wire empty_i_3__1_n_0;
  wire empty_i_3__2_n_0;
  wire empty_i_3__3_n_0;
  wire empty_i_3__4_n_0;
  wire empty_i_3_n_0;
  wire en_out_l2_i_1__10_n_0;
  wire en_out_l2_i_1__11_n_0;
  wire en_out_l2_i_1__12_n_0;
  wire en_out_l2_i_1__13_n_0;
  wire en_out_l2_i_1__14_n_0;
  wire en_out_l2_i_1__15_n_0;
  wire full_empty_r_i_1__0_n_0;
  wire full_empty_r_i_1__1_n_0;
  wire full_empty_r_i_1__2_n_0;
  wire full_empty_r_i_1_n_0;
  wire \in_valid_s1_reg[0]_srl2_i_1__0_n_0 ;
  wire \in_valid_s1_reg[0]_srl2_i_1_n_0 ;
  wire \in_valid_s1_reg[0]_srl2_i_2__0_n_0 ;
  wire \in_valid_s1_reg[0]_srl2_i_2_n_0 ;
  wire \in_valid_s1_reg[1]_srl2_i_1__0_n_0 ;
  wire \in_valid_s1_reg[1]_srl2_i_1_n_0 ;
  wire \in_valid_s1_reg[1]_srl2_i_2__0_n_0 ;
  wire \in_valid_s1_reg[1]_srl2_i_2_n_0 ;
  wire \in_valid_s1_reg[2]_srl2_i_1__0_n_0 ;
  wire \in_valid_s1_reg[2]_srl2_i_1_n_0 ;
  wire \in_valid_s1_reg[2]_srl2_i_2_n_0 ;
  wire init_ack_r_i_2_n_0;
  wire init_req_i_1__0_n_0;
  wire init_req_i_1__1_n_0;
  wire init_req_i_2_n_0;
  wire init_req_i_3_n_0;
  wire inited_i_1__0_n_0;
  wire inited_i_1_n_0;
  wire \int_set[0]_i_1__0_n_0 ;
  wire \int_set[0]_i_1__10_n_0 ;
  wire \int_set[0]_i_1__11_n_0 ;
  wire \int_set[0]_i_1__12_n_0 ;
  wire \int_set[0]_i_1__13_n_0 ;
  wire \int_set[0]_i_1__14_n_0 ;
  wire \int_set[0]_i_1__15_n_0 ;
  wire \int_set[0]_i_1__16_n_0 ;
  wire \int_set[0]_i_1__1_n_0 ;
  wire \int_set[0]_i_1__2_n_0 ;
  wire \int_set[0]_i_1__3_n_0 ;
  wire \int_set[0]_i_1__4_n_0 ;
  wire \int_set[0]_i_1__5_n_0 ;
  wire \int_set[0]_i_1__6_n_0 ;
  wire \int_set[0]_i_1__7_n_0 ;
  wire \int_set[0]_i_1__8_n_0 ;
  wire \int_set[0]_i_1__9_n_0 ;
  wire \int_set[0]_i_1_n_0 ;
  wire \int_set[1]_i_2_n_0 ;
  wire \int_set[2]_i_2__0_n_0 ;
  wire \int_set[2]_i_2__10_n_0 ;
  wire \int_set[2]_i_2__1_n_0 ;
  wire \int_set[2]_i_2__2_n_0 ;
  wire \int_set[2]_i_2__3_n_0 ;
  wire \int_set[2]_i_2__4_n_0 ;
  wire \int_set[2]_i_2__5_n_0 ;
  wire \int_set[2]_i_2__6_n_0 ;
  wire \int_set[2]_i_2__7_n_0 ;
  wire \int_set[2]_i_2__8_n_0 ;
  wire \int_set[2]_i_2__9_n_0 ;
  wire \int_set[2]_i_2_n_0 ;
  wire \int_set[2]_i_3__0_n_0 ;
  wire \int_set[2]_i_3_n_0 ;
  wire \ints_r[28]_i_2_n_0 ;
  wire \ir_cnt[1]_i_1_n_0 ;
  wire ir_cnt_done_i_1_n_0;
  wire lmr_ack_i_2_n_0;
  wire lmr_ack_i_3_n_0;
  wire lmr_req_i_1__0_n_0;
  wire lmr_req_i_1__1_n_0;
  wire lmr_req_i_2__0_n_0;
  wire lmr_req_i_2_n_0;
  wire \mc_addr[0]_i_2_n_0 ;
  wire \mc_addr[0]_i_3_n_0 ;
  wire \mc_addr[10]_i_2_n_0 ;
  wire \mc_addr[10]_i_3_n_0 ;
  wire \mc_addr[10]_i_4_n_0 ;
  wire \mc_addr[10]_i_5_n_0 ;
  wire \mc_addr[10]_i_6_n_0 ;
  wire \mc_addr[10]_i_7_n_0 ;
  wire \mc_addr[10]_i_8_n_0 ;
  wire \mc_addr[10]_i_9_n_0 ;
  wire \mc_addr[11]_i_2_n_0 ;
  wire \mc_addr[11]_i_3_n_0 ;
  wire \mc_addr[12]_i_2_n_0 ;
  wire \mc_addr[12]_i_3_n_0 ;
  wire \mc_addr[13]_i_2_n_0 ;
  wire \mc_addr[14]_i_2_n_0 ;
  wire \mc_addr[1]_i_2_n_0 ;
  wire \mc_addr[1]_i_3_n_0 ;
  wire \mc_addr[23]_i_3_n_0 ;
  wire \mc_addr[23]_i_4_n_0 ;
  wire \mc_addr[2]_i_2_n_0 ;
  wire \mc_addr[2]_i_3_n_0 ;
  wire \mc_addr[8]_i_2_n_0 ;
  wire \mc_addr[8]_i_3_n_0 ;
  wire \mc_addr[9]_i_2_n_0 ;
  wire \mc_addr[9]_i_3_n_0 ;
  wire mc_adv_r1_i_2_n_0;
  wire mc_c_oe_i_2_n_0;
  wire mc_c_oe_i_3_n_0;
  wire mc_c_oe_i_4_n_0;
  wire mc_c_oe_i_5_n_0;
  wire mc_c_oe_i_6_n_0;
  wire \mc_cs_[0]_i_1_n_0 ;
  wire \mc_cs_[1]_i_1_n_0 ;
  wire \mc_cs_[1]_i_2_n_0 ;
  wire \mc_cs_[1]_i_3_n_0 ;
  wire \mc_cs_[1]_i_4_n_0 ;
  wire \mc_cs_[1]_i_5_n_0 ;
  wire \mc_cs_[1]_i_6_n_0 ;
  wire mem_ack_r_i_10_n_0;
  wire mem_ack_r_i_11_n_0;
  wire mem_ack_r_i_12_n_0;
  wire mem_ack_r_i_13_n_0;
  wire mem_ack_r_i_14_n_0;
  wire mem_ack_r_i_15_n_0;
  wire mem_ack_r_i_16_n_0;
  wire mem_ack_r_i_17_n_0;
  wire mem_ack_r_i_2_n_0;
  wire mem_ack_r_i_4_n_0;
  wire mem_ack_r_i_5_n_0;
  wire mem_ack_r_i_6_n_0;
  wire mem_ack_r_i_7_n_0;
  wire mem_ack_r_i_8_n_0;
  wire mem_ack_r_i_9_n_0;
  wire [1:0]\mem_ctrl_0/bank_adr ;
  wire \mem_ctrl_0/bank_clr ;
  wire \mem_ctrl_0/bank_clr_all ;
  wire \mem_ctrl_0/bank_open ;
  wire \mem_ctrl_0/cmd_a10 ;
  wire [1:0]\mem_ctrl_0/cs ;
  wire \mem_ctrl_0/cs_le ;
  wire \mem_ctrl_0/cs_le_d ;
  wire [11:1]\mem_ctrl_0/csc ;
  wire [10:1]\mem_ctrl_0/csc_s ;
  wire \mem_ctrl_0/dv ;
  wire \mem_ctrl_0/fs ;
  wire \mem_ctrl_0/init_ack ;
  wire \mem_ctrl_0/init_req ;
  wire [3:0]\mem_ctrl_0/ir_cnt0 ;
  wire \mem_ctrl_0/lmr_ack ;
  wire \mem_ctrl_0/lmr_req ;
  wire \mem_ctrl_0/mc_ack_r ;
  wire [23:0]\mem_ctrl_0/mc_addr_d ;
  wire \mem_ctrl_0/mc_adv_d ;
  wire \mem_ctrl_0/mc_br_r ;
  wire \mem_ctrl_0/mc_c_oe_d ;
  wire [35:0]\mem_ctrl_0/mc_data_ir ;
  wire [22:0]\mem_ctrl_0/mc_data_od ;
  wire \mem_ctrl_0/mc_sts_ir ;
  wire \mem_ctrl_0/mem_ack ;
  wire \mem_ctrl_0/mem_ack_r ;
  wire [7:0]\mem_ctrl_0/p_0_in ;
  wire [7:0]\mem_ctrl_0/p_0_in__0 ;
  wire [10:0]\mem_ctrl_0/p_0_in__1 ;
  wire [0:0]\mem_ctrl_0/p_0_in__2 ;
  wire \mem_ctrl_0/pack_le0 ;
  wire \mem_ctrl_0/pack_le1 ;
  wire \mem_ctrl_0/pack_le2 ;
  wire [2:0]\mem_ctrl_0/ref_int ;
  wire \mem_ctrl_0/rfr_ack ;
  wire [7:0]\mem_ctrl_0/rfr_ps_val ;
  wire \mem_ctrl_0/rfr_req ;
  wire [12:0]\mem_ctrl_0/row_adr ;
  wire \mem_ctrl_0/row_same ;
  wire \mem_ctrl_0/row_sel ;
  wire [10:1]\mem_ctrl_0/sp_csc ;
  wire [27:0]\mem_ctrl_0/sp_tms ;
  wire [1:0]\mem_ctrl_0/spec_req_cs ;
  wire \mem_ctrl_0/susp_sel ;
  wire [27:0]\mem_ctrl_0/tms ;
  wire \mem_ctrl_0/u0/csc0 ;
  wire [7:0]\mem_ctrl_0/u0/csc_mask ;
  wire [10:8]\mem_ctrl_0/u0/csc_mask__0 ;
  wire \mem_ctrl_0/u0/csc_mask_r0 ;
  wire [7:0]\mem_ctrl_0/u0/csr_r ;
  wire \mem_ctrl_0/u0/csr_r20 ;
  wire \mem_ctrl_0/u0/csr_r_reg_n_0_[1] ;
  wire \mem_ctrl_0/u0/init_ack_r ;
  wire \mem_ctrl_0/u0/init_req01_out ;
  wire \mem_ctrl_0/u0/init_req_we ;
  wire \mem_ctrl_0/u0/inited ;
  wire \mem_ctrl_0/u0/lmr_ack_r ;
  wire \mem_ctrl_0/u0/lmr_req00_out ;
  wire \mem_ctrl_0/u0/lmr_req_we ;
  wire [3:0]\mem_ctrl_0/u0/p_0_in ;
  wire \mem_ctrl_0/u0/p_0_in1_in ;
  wire [5:0]\mem_ctrl_0/u0/p_1_in ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[10] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[11] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[12] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[13] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[14] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[15] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[16] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[17] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[18] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[19] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[20] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[21] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[22] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[23] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[24] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[25] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[29] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[31] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[4] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[5] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[6] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[7] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[8] ;
  wire \mem_ctrl_0/u0/poc_reg_n_0_[9] ;
  wire \mem_ctrl_0/u0/rf_we ;
  wire \mem_ctrl_0/u0/rf_we0 ;
  wire \mem_ctrl_0/u0/rst_r1 ;
  wire \mem_ctrl_0/u0/rst_r2 ;
  wire \mem_ctrl_0/u0/rst_r3 ;
  wire [5:5]\mem_ctrl_0/u0/sel0 ;
  wire \mem_ctrl_0/u0/sreq_cs_le ;
  wire \mem_ctrl_0/u0/sreq_cs_le0 ;
  wire \mem_ctrl_0/u0/tms0 ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[0] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[10] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[11] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[12] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[13] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[14] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[15] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[16] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[17] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[18] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[19] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[1] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[20] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[21] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[22] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[23] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[24] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[25] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[26] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[27] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[28] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[29] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[2] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[31] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[3] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[4] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[5] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[6] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[7] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ;
  wire \mem_ctrl_0/u0/u0/csc_reg_n_0_[9] ;
  wire \mem_ctrl_0/u0/u0/init_req_reg_n_0 ;
  wire \mem_ctrl_0/u0/u0/lmr_req_reg_n_0 ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[0] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[10] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[11] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[12] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[13] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[14] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[15] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[16] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[17] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[18] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[19] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[1] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[20] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[21] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[22] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[23] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[24] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[25] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[26] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[27] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[28] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[29] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[2] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[31] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[3] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[4] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[5] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[6] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[7] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[8] ;
  wire \mem_ctrl_0/u0/u0/tms_reg_n_0_[9] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[0] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[10] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[11] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[12] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[13] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[14] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[15] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[16] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[17] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[18] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[19] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[1] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[20] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[21] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[22] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[23] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[24] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[25] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[26] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[27] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[28] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[29] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[2] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[31] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[3] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[4] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[5] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[6] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[7] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[8] ;
  wire \mem_ctrl_0/u0/u1/csc_reg_n_0_[9] ;
  wire \mem_ctrl_0/u0/u1/init_req_reg_n_0 ;
  wire \mem_ctrl_0/u0/u1/init_req_we_reg_n_0 ;
  wire \mem_ctrl_0/u0/u1/inited_reg_n_0 ;
  wire \mem_ctrl_0/u0/u1/lmr_req_reg_n_0 ;
  wire \mem_ctrl_0/u0/u1/lmr_req_we_reg_n_0 ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[0] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[10] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[11] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[12] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[13] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[14] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[15] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[16] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[17] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[18] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[19] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[1] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[20] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[21] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[22] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[23] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[24] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[25] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[26] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[27] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[28] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[29] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[2] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[31] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[3] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[4] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[5] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[6] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[7] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[8] ;
  wire \mem_ctrl_0/u0/u1/tms_reg_n_0_[9] ;
  wire \mem_ctrl_0/u1/acs_addr_reg_n_0_[0] ;
  wire \mem_ctrl_0/u1/acs_addr_reg_n_0_[10] ;
  wire \mem_ctrl_0/u1/acs_addr_reg_n_0_[11] ;
  wire \mem_ctrl_0/u1/acs_addr_reg_n_0_[1] ;
  wire \mem_ctrl_0/u1/acs_addr_reg_n_0_[2] ;
  wire \mem_ctrl_0/u1/acs_addr_reg_n_0_[3] ;
  wire \mem_ctrl_0/u1/acs_addr_reg_n_0_[4] ;
  wire \mem_ctrl_0/u1/acs_addr_reg_n_0_[5] ;
  wire \mem_ctrl_0/u1/acs_addr_reg_n_0_[6] ;
  wire \mem_ctrl_0/u1/acs_addr_reg_n_0_[7] ;
  wire \mem_ctrl_0/u1/acs_addr_reg_n_0_[8] ;
  wire \mem_ctrl_0/u1/acs_addr_reg_n_0_[9] ;
  wire [9:8]\mem_ctrl_0/u1/col_adr ;
  wire \mem_ctrl_0/u1/col_adr_reg_n_0_[0] ;
  wire \mem_ctrl_0/u1/col_adr_reg_n_0_[1] ;
  wire \mem_ctrl_0/u1/col_adr_reg_n_0_[2] ;
  wire \mem_ctrl_0/u1/col_adr_reg_n_0_[8] ;
  wire \mem_ctrl_0/u1/col_adr_reg_n_0_[9] ;
  wire \mem_ctrl_0/u1/inc_next ;
  wire [11:0]\mem_ctrl_0/u1/inc_out0 ;
  wire [11:0]\mem_ctrl_0/u1/p_0_in ;
  wire [23:0]\mem_ctrl_0/u1/p_1_in ;
  wire [23:0]\mem_ctrl_0/u1/sram_addr ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry__0_n_0 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry__0_n_1 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry__0_n_2 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry__0_n_3 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry__0_n_4 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry__0_n_5 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry__0_n_6 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry__0_n_7 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry__1_n_0 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry__1_n_2 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry__1_n_3 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry__1_n_5 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry__1_n_6 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry__1_n_7 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry_n_0 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry_n_1 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry_n_2 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry_n_3 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry_n_4 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry_n_5 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry_n_6 ;
  wire \mem_ctrl_0/u1/u0/out_r0_carry_n_7 ;
  wire \mem_ctrl_0/u1/u0/out_r_reg_n_0_[0] ;
  wire \mem_ctrl_0/u1/u0/out_r_reg_n_0_[10] ;
  wire \mem_ctrl_0/u1/u0/out_r_reg_n_0_[11] ;
  wire \mem_ctrl_0/u1/u0/out_r_reg_n_0_[1] ;
  wire \mem_ctrl_0/u1/u0/out_r_reg_n_0_[2] ;
  wire \mem_ctrl_0/u1/u0/out_r_reg_n_0_[3] ;
  wire \mem_ctrl_0/u1/u0/out_r_reg_n_0_[4] ;
  wire \mem_ctrl_0/u1/u0/out_r_reg_n_0_[5] ;
  wire \mem_ctrl_0/u1/u0/out_r_reg_n_0_[6] ;
  wire \mem_ctrl_0/u1/u0/out_r_reg_n_0_[7] ;
  wire \mem_ctrl_0/u1/u0/out_r_reg_n_0_[8] ;
  wire \mem_ctrl_0/u1/u0/out_r_reg_n_0_[9] ;
  wire [12:0]\mem_ctrl_0/u2/b0_last_row ;
  wire [12:0]\mem_ctrl_0/u2/b1_last_row ;
  wire [12:0]\mem_ctrl_0/u2/b2_last_row ;
  wire [12:0]\mem_ctrl_0/u2/b3_last_row ;
  wire \mem_ctrl_0/u2/bank0_open ;
  wire \mem_ctrl_0/u2/bank0_open0 ;
  wire \mem_ctrl_0/u2/bank1_open ;
  wire \mem_ctrl_0/u2/bank1_open0 ;
  wire \mem_ctrl_0/u2/bank2_open ;
  wire \mem_ctrl_0/u2/bank2_open0 ;
  wire \mem_ctrl_0/u2/bank3_open ;
  wire \mem_ctrl_0/u2/bank3_open0 ;
  wire \mem_ctrl_0/u2/bank_open0 ;
  wire \mem_ctrl_0/u2/row0_same ;
  wire \mem_ctrl_0/u2/row1_same ;
  wire \mem_ctrl_0/u2/row2_same ;
  wire \mem_ctrl_0/u2/row3_same ;
  wire \mem_ctrl_0/u2/row_same0 ;
  wire \mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[0] ;
  wire \mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[10] ;
  wire \mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[11] ;
  wire \mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[12] ;
  wire \mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[1] ;
  wire \mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[2] ;
  wire \mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[3] ;
  wire \mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[4] ;
  wire \mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[5] ;
  wire \mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[6] ;
  wire \mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[7] ;
  wire \mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[8] ;
  wire \mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[9] ;
  wire \mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[0] ;
  wire \mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[10] ;
  wire \mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[11] ;
  wire \mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[12] ;
  wire \mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[1] ;
  wire \mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[2] ;
  wire \mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[3] ;
  wire \mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[4] ;
  wire \mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[5] ;
  wire \mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[6] ;
  wire \mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[7] ;
  wire \mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[8] ;
  wire \mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[9] ;
  wire \mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[0] ;
  wire \mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[10] ;
  wire \mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[11] ;
  wire \mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[12] ;
  wire \mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[1] ;
  wire \mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[2] ;
  wire \mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[3] ;
  wire \mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[4] ;
  wire \mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[5] ;
  wire \mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[6] ;
  wire \mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[7] ;
  wire \mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[8] ;
  wire \mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[9] ;
  wire \mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[0] ;
  wire \mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[10] ;
  wire \mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[11] ;
  wire \mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[12] ;
  wire \mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[1] ;
  wire \mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[2] ;
  wire \mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[3] ;
  wire \mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[4] ;
  wire \mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[5] ;
  wire \mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[6] ;
  wire \mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[7] ;
  wire \mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[8] ;
  wire \mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[9] ;
  wire \mem_ctrl_0/u2/u0/row0_same_carry_n_0 ;
  wire \mem_ctrl_0/u2/u0/row0_same_carry_n_1 ;
  wire \mem_ctrl_0/u2/u0/row0_same_carry_n_2 ;
  wire \mem_ctrl_0/u2/u0/row0_same_carry_n_3 ;
  wire \mem_ctrl_0/u2/u0/row1_same_carry_n_0 ;
  wire \mem_ctrl_0/u2/u0/row1_same_carry_n_1 ;
  wire \mem_ctrl_0/u2/u0/row1_same_carry_n_2 ;
  wire \mem_ctrl_0/u2/u0/row1_same_carry_n_3 ;
  wire \mem_ctrl_0/u2/u0/row2_same_carry_n_0 ;
  wire \mem_ctrl_0/u2/u0/row2_same_carry_n_1 ;
  wire \mem_ctrl_0/u2/u0/row2_same_carry_n_2 ;
  wire \mem_ctrl_0/u2/u0/row2_same_carry_n_3 ;
  wire \mem_ctrl_0/u2/u0/row3_same_carry_n_0 ;
  wire \mem_ctrl_0/u2/u0/row3_same_carry_n_1 ;
  wire \mem_ctrl_0/u2/u0/row3_same_carry_n_2 ;
  wire \mem_ctrl_0/u2/u0/row3_same_carry_n_3 ;
  wire \mem_ctrl_0/u2/u1/bank0_open_reg_n_0 ;
  wire \mem_ctrl_0/u2/u1/bank1_open_reg_n_0 ;
  wire \mem_ctrl_0/u2/u1/bank2_open_reg_n_0 ;
  wire \mem_ctrl_0/u2/u1/bank3_open_reg_n_0 ;
  wire \mem_ctrl_0/u2/u1/row0_same_carry__0_n_3 ;
  wire \mem_ctrl_0/u2/u1/row0_same_carry_n_0 ;
  wire \mem_ctrl_0/u2/u1/row0_same_carry_n_1 ;
  wire \mem_ctrl_0/u2/u1/row0_same_carry_n_2 ;
  wire \mem_ctrl_0/u2/u1/row0_same_carry_n_3 ;
  wire \mem_ctrl_0/u2/u1/row1_same_carry__0_n_3 ;
  wire \mem_ctrl_0/u2/u1/row1_same_carry_n_0 ;
  wire \mem_ctrl_0/u2/u1/row1_same_carry_n_1 ;
  wire \mem_ctrl_0/u2/u1/row1_same_carry_n_2 ;
  wire \mem_ctrl_0/u2/u1/row1_same_carry_n_3 ;
  wire \mem_ctrl_0/u2/u1/row2_same_carry__0_n_3 ;
  wire \mem_ctrl_0/u2/u1/row2_same_carry_n_0 ;
  wire \mem_ctrl_0/u2/u1/row2_same_carry_n_1 ;
  wire \mem_ctrl_0/u2/u1/row2_same_carry_n_2 ;
  wire \mem_ctrl_0/u2/u1/row2_same_carry_n_3 ;
  wire \mem_ctrl_0/u2/u1/row3_same_carry__0_n_3 ;
  wire \mem_ctrl_0/u2/u1/row3_same_carry_n_0 ;
  wire \mem_ctrl_0/u2/u1/row3_same_carry_n_1 ;
  wire \mem_ctrl_0/u2/u1/row3_same_carry_n_2 ;
  wire \mem_ctrl_0/u2/u1/row3_same_carry_n_3 ;
  wire [7:0]\mem_ctrl_0/u3/byte0 ;
  wire [7:0]\mem_ctrl_0/u3/byte1 ;
  wire [7:0]\mem_ctrl_0/u3/byte2 ;
  wire \mem_ctrl_0/u3/mc_data_o0 ;
  wire [7:0]\mem_ctrl_0/u3/p_1_in ;
  wire [35:0]\mem_ctrl_0/u3/r0 ;
  wire [35:0]\mem_ctrl_0/u3/r1 ;
  wire [35:0]\mem_ctrl_0/u3/r2 ;
  wire [35:0]\mem_ctrl_0/u3/r3 ;
  wire \mem_ctrl_0/u3/u0/p_0_in ;
  wire \mem_ctrl_0/u3/u0/p_0_in0_in ;
  wire \mem_ctrl_0/u3/u0/p_0_in1_in ;
  wire \mem_ctrl_0/u3/u0/r00 ;
  wire \mem_ctrl_0/u3/u0/r10 ;
  wire \mem_ctrl_0/u3/u0/r20 ;
  wire \mem_ctrl_0/u3/u0/r30 ;
  wire [3:0]\mem_ctrl_0/u3/u0/rd_adr ;
  wire \mem_ctrl_0/u3/u0/wr_adr_reg_n_0_[0] ;
  wire \mem_ctrl_0/u4/p_0_in ;
  wire \mem_ctrl_0/u4/ps_cnt_clr ;
  wire \mem_ctrl_0/u4/ps_cnt_clr014_in ;
  wire [7:0]\mem_ctrl_0/u4/ps_cnt_reg ;
  wire \mem_ctrl_0/u4/rfr_ce ;
  wire \mem_ctrl_0/u4/rfr_clr ;
  wire \mem_ctrl_0/u4/rfr_clr_reg_n_0 ;
  wire [0:0]\mem_ctrl_0/u4/rfr_cnt_reg ;
  wire [7:1]\mem_ctrl_0/u4/rfr_cnt_reg__0 ;
  wire \mem_ctrl_0/u4/rfr_early ;
  wire \mem_ctrl_0/u4/rfr_en ;
  wire [3:0]\mem_ctrl_0/u5/ack_cnt_reg ;
  wire \mem_ctrl_0/u5/ap_en ;
  wire \mem_ctrl_0/u5/burst_act083_in ;
  wire \mem_ctrl_0/u5/burst_act_rd ;
  wire \mem_ctrl_0/u5/burst_cnt_ld ;
  wire \mem_ctrl_0/u5/burst_cnt_ld_4 ;
  wire [10:0]\mem_ctrl_0/u5/burst_cnt_reg ;
  wire \mem_ctrl_0/u5/bw8 ;
  wire \mem_ctrl_0/u5/cke_0 ;
  wire \mem_ctrl_0/u5/cke_o_del ;
  wire \mem_ctrl_0/u5/cke_o_r2_reg_srl2_n_0 ;
  wire \mem_ctrl_0/u5/cke_r ;
  wire [1:1]\mem_ctrl_0/u5/cmd ;
  wire \mem_ctrl_0/u5/cmd_a100 ;
  wire \mem_ctrl_0/u5/cmd_a10_r ;
  wire \mem_ctrl_0/u5/cmd_asserted ;
  wire \mem_ctrl_0/u5/cmd_asserted2 ;
  wire [3:1]\mem_ctrl_0/u5/cmd_del ;
  wire [3:1]\mem_ctrl_0/u5/cmd_r ;
  wire \mem_ctrl_0/u5/cnt ;
  wire \mem_ctrl_0/u5/cnt_next ;
  wire \mem_ctrl_0/u5/cs_le_d184_out ;
  wire \mem_ctrl_0/u5/cs_le_d185_out ;
  wire \mem_ctrl_0/u5/cs_le_d41_out ;
  wire \mem_ctrl_0/u5/cs_le_r ;
  wire \mem_ctrl_0/u5/cs_le_r1 ;
  wire \mem_ctrl_0/u5/dv_r ;
  wire \mem_ctrl_0/u5/ir_cnt_dec ;
  wire \mem_ctrl_0/u5/ir_cnt_done ;
  wire \mem_ctrl_0/u5/ir_cnt_ld ;
  wire [3:0]\mem_ctrl_0/u5/ir_cnt_reg ;
  wire \mem_ctrl_0/u5/lmr_ack_d ;
  wire \mem_ctrl_0/u5/lmr_ack_d0 ;
  wire \mem_ctrl_0/u5/lookup_ready1 ;
  wire \mem_ctrl_0/u5/lookup_ready10 ;
  wire \mem_ctrl_0/u5/lookup_ready2 ;
  wire \mem_ctrl_0/u5/lookup_ready20 ;
  wire \mem_ctrl_0/u5/mc_adv_r ;
  wire \mem_ctrl_0/u5/mc_adv_r1 ;
  wire \mem_ctrl_0/u5/mc_c_oe_d ;
  wire \mem_ctrl_0/u5/mc_le ;
  wire \mem_ctrl_0/u5/mem_ack_d ;
  wire \mem_ctrl_0/u5/mem_ack_d1 ;
  wire \mem_ctrl_0/u5/mem_ack_r ;
  wire \mem_ctrl_0/u5/no_wb_cycle ;
  wire \mem_ctrl_0/u5/oe_d2 ;
  wire \mem_ctrl_0/u5/p_0_in ;
  wire \mem_ctrl_0/u5/p_52_in ;
  wire \mem_ctrl_0/u5/p_69_in ;
  wire \mem_ctrl_0/u5/pack_le0_d ;
  wire \mem_ctrl_0/u5/pack_le1_d ;
  wire \mem_ctrl_0/u5/pack_le2_d ;
  wire \mem_ctrl_0/u5/resume_req_r ;
  wire \mem_ctrl_0/u5/rfr_ack_d ;
  wire \mem_ctrl_0/u5/rsts ;
  wire \mem_ctrl_0/u5/rsts1 ;
  (* RTL_KEEP = "yes" *) wire [6:0]\mem_ctrl_0/u5/state ;
  wire \mem_ctrl_0/u5/susp_req_r ;
  wire \mem_ctrl_0/u5/susp_sel_set ;
  wire \mem_ctrl_0/u5/suspended_d ;
  wire [7:0]\mem_ctrl_0/u5/timer ;
  wire [8:0]\mem_ctrl_0/u5/timer2 ;
  wire \mem_ctrl_0/u5/timer20 ;
  wire \mem_ctrl_0/u5/timer_is_zero ;
  wire \mem_ctrl_0/u5/tmr2_done ;
  wire \mem_ctrl_0/u5/tmr2_done0 ;
  wire \mem_ctrl_0/u5/tmr2_ld_trdv ;
  wire \mem_ctrl_0/u5/tmr2_ld_trdz ;
  wire \mem_ctrl_0/u5/tmr2_ld_tscsto ;
  wire \mem_ctrl_0/u5/tmr2_ld_tsrdv ;
  wire \mem_ctrl_0/u5/tmr2_ld_twd ;
  wire \mem_ctrl_0/u5/tmr2_ld_twpw ;
  wire \mem_ctrl_0/u5/tmr2_ld_twwd ;
  wire \mem_ctrl_0/u5/tmr_done ;
  wire \mem_ctrl_0/u5/tmr_ld_tavav ;
  wire \mem_ctrl_0/u5/tmr_ld_tcl ;
  wire \mem_ctrl_0/u5/tmr_ld_trcd ;
  wire \mem_ctrl_0/u5/tmr_ld_trdv ;
  wire \mem_ctrl_0/u5/tmr_ld_trdz ;
  wire \mem_ctrl_0/u5/tmr_ld_trfc ;
  wire \mem_ctrl_0/u5/tmr_ld_trp ;
  wire \mem_ctrl_0/u5/tmr_ld_twr ;
  wire \mem_ctrl_0/u5/tmr_ld_twr2 ;
  wire \mem_ctrl_0/u5/wb_cycle_set ;
  wire \mem_ctrl_0/u5/wb_stb_first_reg_n_0 ;
  wire \mem_ctrl_0/u5/wb_wait_r ;
  wire \mem_ctrl_0/u5/wb_wait_r2 ;
  wire \mem_ctrl_0/u5/wb_write_go_r ;
  wire \mem_ctrl_0/u5/wr_set25_out ;
  wire [31:0]\mem_ctrl_0/u6/p_0_in ;
  wire \mem_ctrl_0/u6/read_go_r ;
  wire \mem_ctrl_0/u6/read_go_r0 ;
  wire \mem_ctrl_0/u6/read_go_r1 ;
  wire \mem_ctrl_0/u6/read_go_r10 ;
  wire \mem_ctrl_0/u6/rmw_en ;
  wire \mem_ctrl_0/u6/rmw_r ;
  wire \mem_ctrl_0/u6/rmw_r0 ;
  wire \mem_ctrl_0/u6/wb_ack_o_reg_n_0 ;
  wire \mem_ctrl_0/u6/wb_err0 ;
  wire \mem_ctrl_0/u6/wb_err_reg_n_0 ;
  wire \mem_ctrl_0/u6/wb_first_r ;
  wire \mem_ctrl_0/u6/wb_first_set ;
  wire \mem_ctrl_0/u6/write_go_r ;
  wire \mem_ctrl_0/u6/write_go_r0 ;
  wire \mem_ctrl_0/u6/write_go_r1 ;
  wire \mem_ctrl_0/u6/write_go_r10 ;
  wire \mem_ctrl_0/u7/mc_rp0 ;
  wire \mem_ctrl_0/wb_cycle ;
  wire \mem_ctrl_0/wb_write_go ;
  wire \mem_ctrl_0/wp_err ;
  wire \mem_ctrl_0/wr_cycle ;
  wire \mem_ctrl_0/wr_hold ;
  wire o3_we_i_1__0_n_0;
  wire o3_we_i_2_n_0;
  wire o4_we_i_1__0_n_0;
  wire o6_we_i_1__0_n_0;
  wire o7_we_i_1__0_n_0;
  wire o8_we_i_1__0_n_0;
  wire o8_we_i_1_n_0;
  wire o9_we_i_1__0_n_0;
  wire \out_r[0]_i_1_n_0 ;
  wire [5:0]p_0_in;
  wire pack_le0_i_2_n_0;
  wire pack_le0_i_3_n_0;
  wire pack_le1_i_2_n_0;
  wire \ps_cnt[5]_i_2_n_0 ;
  wire \ps_cnt[7]_i_1_n_0 ;
  wire \ps_cnt[7]_i_3_n_0 ;
  wire \rd_adr[0]_i_1_n_0 ;
  wire \rd_adr[1]_i_1_n_0 ;
  wire \rd_adr[2]_i_1_n_0 ;
  wire \rd_adr[3]_i_1_n_0 ;
  wire \rd_adr[3]_i_2_n_0 ;
  wire re1_i_2_n_0;
  wire rf_we_i_2__0_n_0;
  wire rf_we_i_2_n_0;
  wire rfr_ack_r_i_2_n_0;
  wire rfr_ack_r_i_3_n_0;
  wire rfr_ack_r_i_4_n_0;
  wire rfr_ce_i_2_n_0;
  wire rfr_clr_i_2_n_0;
  wire rfr_clr_i_3_n_0;
  wire rfr_clr_i_4_n_0;
  wire rfr_clr_i_5_n_0;
  wire rfr_clr_i_6_n_0;
  wire \rfr_cnt[2]_i_1_n_0 ;
  wire \rfr_cnt[3]_i_1_n_0 ;
  wire \rfr_cnt[4]_i_1_n_0 ;
  wire \rfr_cnt[5]_i_1_n_0 ;
  wire \rfr_cnt[6]_i_1_n_0 ;
  wire \rfr_cnt[7]_i_1_n_0 ;
  wire \rfr_cnt[7]_i_3_n_0 ;
  wire rfr_early_i_2_n_0;
  wire rfr_early_i_3_n_0;
  wire rfr_en_i_2_n_0;
  wire rfr_req_i_1_n_0;
  wire rmw_en_i_1_n_0;
  wire row0_same_carry__0_i_1__0_n_0;
  wire row0_same_carry__0_i_1_n_0;
  wire row0_same_carry_i_1__0_n_0;
  wire row0_same_carry_i_1_n_0;
  wire row0_same_carry_i_2__0_n_0;
  wire row0_same_carry_i_2_n_0;
  wire row0_same_carry_i_3__0_n_0;
  wire row0_same_carry_i_3_n_0;
  wire row0_same_carry_i_4__0_n_0;
  wire row0_same_carry_i_4_n_0;
  wire row1_same_carry__0_i_1__0_n_0;
  wire row1_same_carry__0_i_1_n_0;
  wire row1_same_carry_i_1__0_n_0;
  wire row1_same_carry_i_1_n_0;
  wire row1_same_carry_i_2__0_n_0;
  wire row1_same_carry_i_2_n_0;
  wire row1_same_carry_i_3__0_n_0;
  wire row1_same_carry_i_3_n_0;
  wire row1_same_carry_i_4__0_n_0;
  wire row1_same_carry_i_4_n_0;
  wire row2_same_carry__0_i_1__0_n_0;
  wire row2_same_carry__0_i_1_n_0;
  wire row2_same_carry_i_1__0_n_0;
  wire row2_same_carry_i_1_n_0;
  wire row2_same_carry_i_2__0_n_0;
  wire row2_same_carry_i_2_n_0;
  wire row2_same_carry_i_3__0_n_0;
  wire row2_same_carry_i_3_n_0;
  wire row2_same_carry_i_4__0_n_0;
  wire row2_same_carry_i_4_n_0;
  wire row3_same_carry__0_i_1__0_n_0;
  wire row3_same_carry__0_i_1_n_0;
  wire row3_same_carry_i_1__0_n_0;
  wire row3_same_carry_i_1_n_0;
  wire row3_same_carry_i_2__0_n_0;
  wire row3_same_carry_i_2_n_0;
  wire row3_same_carry_i_3__0_n_0;
  wire row3_same_carry_i_3_n_0;
  wire row3_same_carry_i_4__0_n_0;
  wire row3_same_carry_i_4_n_0;
  wire \row_adr[0]_i_1_n_0 ;
  wire \row_adr[0]_i_2_n_0 ;
  wire \row_adr[10]_i_1_n_0 ;
  wire \row_adr[10]_i_2_n_0 ;
  wire \row_adr[10]_i_3_n_0 ;
  wire \row_adr[10]_i_4_n_0 ;
  wire \row_adr[11]_i_2_n_0 ;
  wire \row_adr[11]_i_3_n_0 ;
  wire \row_adr[12]_i_2_n_0 ;
  wire \row_adr[12]_i_3_n_0 ;
  wire \row_adr[12]_i_4_n_0 ;
  wire \row_adr[12]_i_5_n_0 ;
  wire \row_adr[1]_i_1_n_0 ;
  wire \row_adr[1]_i_2_n_0 ;
  wire \row_adr[2]_i_1_n_0 ;
  wire \row_adr[2]_i_2_n_0 ;
  wire \row_adr[3]_i_1_n_0 ;
  wire \row_adr[3]_i_2_n_0 ;
  wire \row_adr[4]_i_1_n_0 ;
  wire \row_adr[4]_i_2_n_0 ;
  wire \row_adr[5]_i_1_n_0 ;
  wire \row_adr[5]_i_2_n_0 ;
  wire \row_adr[6]_i_1_n_0 ;
  wire \row_adr[6]_i_2_n_0 ;
  wire \row_adr[7]_i_1_n_0 ;
  wire \row_adr[7]_i_2_n_0 ;
  wire \row_adr[8]_i_1_n_0 ;
  wire \row_adr[8]_i_2_n_0 ;
  wire \row_adr[9]_i_1_n_0 ;
  wire \row_adr[9]_i_2_n_0 ;
  wire \row_adr[9]_i_3_n_0 ;
  wire \row_adr[9]_i_4_n_0 ;
  wire \row_adr_reg[11]_i_1_n_0 ;
  wire \row_adr_reg[12]_i_1_n_0 ;
  wire row_same_i_2_n_0;
  wire row_same_i_3_n_0;
  wire \rp[0]_i_1__0_n_0 ;
  wire \rp[0]_i_1__10_n_0 ;
  wire \rp[0]_i_1__11_n_0 ;
  wire \rp[0]_i_1__12_n_0 ;
  wire \rp[0]_i_1__13_n_0 ;
  wire \rp[0]_i_1__1_n_0 ;
  wire \rp[0]_i_1__8_n_0 ;
  wire \rp[0]_i_1__9_n_0 ;
  wire \rp[0]_i_1_n_0 ;
  wire \rp[1]_i_1__0_n_0 ;
  wire \rp[1]_i_1__10_n_0 ;
  wire \rp[1]_i_1__11_n_0 ;
  wire \rp[1]_i_1__12_n_0 ;
  wire \rp[1]_i_1__13_n_0 ;
  wire \rp[1]_i_1__1_n_0 ;
  wire \rp[1]_i_1__8_n_0 ;
  wire \rp[1]_i_1__9_n_0 ;
  wire \rp[1]_i_1_n_0 ;
  wire \rp[2]_i_1__0_n_0 ;
  wire \rp[2]_i_1__1_n_0 ;
  wire \rp[2]_i_1_n_0 ;
  wire \rp[3]_i_1__0_n_0 ;
  wire \rp[3]_i_1__10_n_0 ;
  wire \rp[3]_i_1__1_n_0 ;
  wire \rp[3]_i_1__2_n_0 ;
  wire \rp[3]_i_1__3_n_0 ;
  wire \rp[3]_i_1__4_n_0 ;
  wire \rp[3]_i_1__5_n_0 ;
  wire \rp[3]_i_1__6_n_0 ;
  wire \rp[3]_i_1__7_n_0 ;
  wire \rp[3]_i_1__8_n_0 ;
  wire \rp[3]_i_1__9_n_0 ;
  wire \rp[3]_i_1_n_0 ;
  wire \rp[3]_i_2__0_n_0 ;
  wire \rp[3]_i_2__10_n_0 ;
  wire \rp[3]_i_2__1_n_0 ;
  wire \rp[3]_i_2__2_n_0 ;
  wire \rp[3]_i_2__3_n_0 ;
  wire \rp[3]_i_2__4_n_0 ;
  wire \rp[3]_i_2__5_n_0 ;
  wire \rp[3]_i_2__6_n_0 ;
  wire \rp[3]_i_2__7_n_0 ;
  wire \rp[3]_i_2__8_n_0 ;
  wire \rp[3]_i_2__9_n_0 ;
  wire \rp[3]_i_2_n_0 ;
  wire \rp[3]_i_4__0_n_0 ;
  wire \rp[3]_i_4__10_n_0 ;
  wire \rp[3]_i_4__1_n_0 ;
  wire \rp[3]_i_4__2_n_0 ;
  wire \rp[3]_i_4__3_n_0 ;
  wire \rp[3]_i_4__4_n_0 ;
  wire \rp[3]_i_4__5_n_0 ;
  wire \rp[3]_i_4__6_n_0 ;
  wire \rp[3]_i_4__7_n_0 ;
  wire \rp[3]_i_4__8_n_0 ;
  wire \rp[3]_i_4__9_n_0 ;
  wire \rp[3]_i_4_n_0 ;
  wire rst_o;
  wire rst_o_IBUF;
  wire \sp_csc[10]_i_1_n_0 ;
  wire \sp_csc[1]_i_1_n_0 ;
  wire \sp_csc[2]_i_1_n_0 ;
  wire \sp_csc[3]_i_1_n_0 ;
  wire \sp_csc[4]_i_1_n_0 ;
  wire \sp_csc[5]_i_1_n_0 ;
  wire \sp_csc[6]_i_1_n_0 ;
  wire \sp_csc[7]_i_1_n_0 ;
  wire \sp_csc[9]_i_1_n_0 ;
  wire \sp_tms[0]_i_1_n_0 ;
  wire \sp_tms[10]_i_1_n_0 ;
  wire \sp_tms[11]_i_1_n_0 ;
  wire \sp_tms[12]_i_1_n_0 ;
  wire \sp_tms[13]_i_1_n_0 ;
  wire \sp_tms[14]_i_1_n_0 ;
  wire \sp_tms[15]_i_1_n_0 ;
  wire \sp_tms[16]_i_1_n_0 ;
  wire \sp_tms[17]_i_1_n_0 ;
  wire \sp_tms[18]_i_1_n_0 ;
  wire \sp_tms[19]_i_1_n_0 ;
  wire \sp_tms[1]_i_1_n_0 ;
  wire \sp_tms[20]_i_1_n_0 ;
  wire \sp_tms[21]_i_1_n_0 ;
  wire \sp_tms[22]_i_1_n_0 ;
  wire \sp_tms[23]_i_1_n_0 ;
  wire \sp_tms[24]_i_1_n_0 ;
  wire \sp_tms[25]_i_1_n_0 ;
  wire \sp_tms[26]_i_1_n_0 ;
  wire \sp_tms[27]_i_1_n_0 ;
  wire \sp_tms[2]_i_1_n_0 ;
  wire \sp_tms[3]_i_1_n_0 ;
  wire \sp_tms[4]_i_1_n_0 ;
  wire \sp_tms[5]_i_1_n_0 ;
  wire \sp_tms[6]_i_1_n_0 ;
  wire \sp_tms[7]_i_1_n_0 ;
  wire \sp_tms[8]_i_1_n_0 ;
  wire \sp_tms[9]_i_1_n_0 ;
  wire \spec_req_cs[0]_i_1_n_0 ;
  wire \spec_req_cs[1]_i_1_n_0 ;
  wire \spec_req_cs[1]_i_2_n_0 ;
  wire \status[0]_i_1__0_n_0 ;
  wire \status[0]_i_1__10_n_0 ;
  wire \status[0]_i_1__11_n_0 ;
  wire \status[0]_i_1__12_n_0 ;
  wire \status[0]_i_1__13_n_0 ;
  wire \status[0]_i_1__14_n_0 ;
  wire \status[0]_i_1__15_n_0 ;
  wire \status[0]_i_1__16_n_0 ;
  wire \status[0]_i_1__1_n_0 ;
  wire \status[0]_i_1__3_n_0 ;
  wire \status[0]_i_1__4_n_0 ;
  wire \status[0]_i_1__5_n_0 ;
  wire \status[0]_i_1__6_n_0 ;
  wire \status[0]_i_1__7_n_0 ;
  wire \status[0]_i_1__8_n_0 ;
  wire \status[0]_i_1__9_n_0 ;
  wire \status[0]_i_1_n_0 ;
  wire \status[1]_i_1__0_n_0 ;
  wire \status[1]_i_1__10_n_0 ;
  wire \status[1]_i_1__11_n_0 ;
  wire \status[1]_i_1__12_n_0 ;
  wire \status[1]_i_1__13_n_0 ;
  wire \status[1]_i_1__14_n_0 ;
  wire \status[1]_i_1__15_n_0 ;
  wire \status[1]_i_1__16_n_0 ;
  wire \status[1]_i_1__1_n_0 ;
  wire \status[1]_i_1__2_n_0 ;
  wire \status[1]_i_1__3_n_0 ;
  wire \status[1]_i_1__4_n_0 ;
  wire \status[1]_i_1__5_n_0 ;
  wire \status[1]_i_1__6_n_0 ;
  wire \status[1]_i_1__7_n_0 ;
  wire \status[1]_i_1__9_n_0 ;
  wire susp_sel_r_i_1_n_0;
  wire susp_sel_r_i_3_n_0;
  wire susp_sel_r_i_4_n_0;
  wire susp_sel_r_i_5_n_0;
  wire \timer2[0]_i_1_n_0 ;
  wire \timer2[0]_i_2_n_0 ;
  wire \timer2[0]_i_3_n_0 ;
  wire \timer2[1]_i_1_n_0 ;
  wire \timer2[1]_i_2_n_0 ;
  wire \timer2[1]_i_3_n_0 ;
  wire \timer2[1]_i_4_n_0 ;
  wire \timer2[1]_i_5_n_0 ;
  wire \timer2[2]_i_1_n_0 ;
  wire \timer2[2]_i_2_n_0 ;
  wire \timer2[2]_i_3_n_0 ;
  wire \timer2[2]_i_4_n_0 ;
  wire \timer2[2]_i_5_n_0 ;
  wire \timer2[3]_i_1_n_0 ;
  wire \timer2[3]_i_2_n_0 ;
  wire \timer2[3]_i_3_n_0 ;
  wire \timer2[3]_i_4_n_0 ;
  wire \timer2[3]_i_5_n_0 ;
  wire \timer2[4]_i_1_n_0 ;
  wire \timer2[4]_i_2_n_0 ;
  wire \timer2[4]_i_3_n_0 ;
  wire \timer2[4]_i_4_n_0 ;
  wire \timer2[4]_i_5_n_0 ;
  wire \timer2[4]_i_6_n_0 ;
  wire \timer2[5]_i_1_n_0 ;
  wire \timer2[5]_i_2_n_0 ;
  wire \timer2[5]_i_4_n_0 ;
  wire \timer2[5]_i_5_n_0 ;
  wire \timer2[5]_i_6_n_0 ;
  wire \timer2[5]_i_7_n_0 ;
  wire \timer2[5]_i_8_n_0 ;
  wire \timer2[6]_i_1_n_0 ;
  wire \timer2[6]_i_2_n_0 ;
  wire \timer2[6]_i_3_n_0 ;
  wire \timer2[7]_i_1_n_0 ;
  wire \timer2[7]_i_2_n_0 ;
  wire \timer2[7]_i_3_n_0 ;
  wire \timer2[8]_i_10_n_0 ;
  wire \timer2[8]_i_11_n_0 ;
  wire \timer2[8]_i_12_n_0 ;
  wire \timer2[8]_i_13_n_0 ;
  wire \timer2[8]_i_15_n_0 ;
  wire \timer2[8]_i_16_n_0 ;
  wire \timer2[8]_i_17_n_0 ;
  wire \timer2[8]_i_18_n_0 ;
  wire \timer2[8]_i_19_n_0 ;
  wire \timer2[8]_i_20_n_0 ;
  wire \timer2[8]_i_21_n_0 ;
  wire \timer2[8]_i_2_n_0 ;
  wire \timer2[8]_i_3_n_0 ;
  wire \timer2[8]_i_4_n_0 ;
  wire \timer2[8]_i_6_n_0 ;
  wire \timer2[8]_i_8_n_0 ;
  wire \timer2[8]_i_9_n_0 ;
  wire \timer[0]_i_10_n_0 ;
  wire \timer[0]_i_11_n_0 ;
  wire \timer[0]_i_1_n_0 ;
  wire \timer[0]_i_2_n_0 ;
  wire \timer[0]_i_3_n_0 ;
  wire \timer[0]_i_4_n_0 ;
  wire \timer[0]_i_5_n_0 ;
  wire \timer[0]_i_7_n_0 ;
  wire \timer[0]_i_8_n_0 ;
  wire \timer[0]_i_9_n_0 ;
  wire \timer[1]_i_10_n_0 ;
  wire \timer[1]_i_11_n_0 ;
  wire \timer[1]_i_12_n_0 ;
  wire \timer[1]_i_1_n_0 ;
  wire \timer[1]_i_2_n_0 ;
  wire \timer[1]_i_3_n_0 ;
  wire \timer[1]_i_4_n_0 ;
  wire \timer[1]_i_5_n_0 ;
  wire \timer[1]_i_7_n_0 ;
  wire \timer[1]_i_8_n_0 ;
  wire \timer[1]_i_9_n_0 ;
  wire \timer[2]_i_11_n_0 ;
  wire \timer[2]_i_12_n_0 ;
  wire \timer[2]_i_1_n_0 ;
  wire \timer[2]_i_2_n_0 ;
  wire \timer[2]_i_3_n_0 ;
  wire \timer[2]_i_4_n_0 ;
  wire \timer[2]_i_5_n_0 ;
  wire \timer[2]_i_6_n_0 ;
  wire \timer[2]_i_7_n_0 ;
  wire \timer[2]_i_8_n_0 ;
  wire \timer[2]_i_9_n_0 ;
  wire \timer[3]_i_10_n_0 ;
  wire \timer[3]_i_11_n_0 ;
  wire \timer[3]_i_12_n_0 ;
  wire \timer[3]_i_13_n_0 ;
  wire \timer[3]_i_15_n_0 ;
  wire \timer[3]_i_1_n_0 ;
  wire \timer[3]_i_2_n_0 ;
  wire \timer[3]_i_3_n_0 ;
  wire \timer[3]_i_6_n_0 ;
  wire \timer[3]_i_7_n_0 ;
  wire \timer[3]_i_8_n_0 ;
  wire \timer[3]_i_9_n_0 ;
  wire \timer[4]_i_1_n_0 ;
  wire \timer[4]_i_2_n_0 ;
  wire \timer[4]_i_3_n_0 ;
  wire \timer[5]_i_1_n_0 ;
  wire \timer[5]_i_2_n_0 ;
  wire \timer[5]_i_3_n_0 ;
  wire \timer[6]_i_1_n_0 ;
  wire \timer[6]_i_2_n_0 ;
  wire \timer[7]_i_10_n_0 ;
  wire \timer[7]_i_11_n_0 ;
  wire \timer[7]_i_12_n_0 ;
  wire \timer[7]_i_13_n_0 ;
  wire \timer[7]_i_14_n_0 ;
  wire \timer[7]_i_15_n_0 ;
  wire \timer[7]_i_16_n_0 ;
  wire \timer[7]_i_18_n_0 ;
  wire \timer[7]_i_19_n_0 ;
  wire \timer[7]_i_1_n_0 ;
  wire \timer[7]_i_20_n_0 ;
  wire \timer[7]_i_21_n_0 ;
  wire \timer[7]_i_22_n_0 ;
  wire \timer[7]_i_2_n_0 ;
  wire \timer[7]_i_3_n_0 ;
  wire \timer[7]_i_4_n_0 ;
  wire \timer[7]_i_5_n_0 ;
  wire \timer[7]_i_7_n_0 ;
  wire \timer[7]_i_8_n_0 ;
  wire \timer[7]_i_9_n_0 ;
  wire \tms[0]_i_1_n_0 ;
  wire \tms[10]_i_1_n_0 ;
  wire \tms[11]_i_1_n_0 ;
  wire \tms[12]_i_1_n_0 ;
  wire \tms[13]_i_1_n_0 ;
  wire \tms[14]_i_1_n_0 ;
  wire \tms[15]_i_1_n_0 ;
  wire \tms[16]_i_1_n_0 ;
  wire \tms[17]_i_1_n_0 ;
  wire \tms[18]_i_1_n_0 ;
  wire \tms[19]_i_1_n_0 ;
  wire \tms[1]_i_1_n_0 ;
  wire \tms[20]_i_1_n_0 ;
  wire \tms[21]_i_1_n_0 ;
  wire \tms[22]_i_1_n_0 ;
  wire \tms[23]_i_1_n_0 ;
  wire \tms[24]_i_1_n_0 ;
  wire \tms[25]_i_1_n_0 ;
  wire \tms[26]_i_1_n_0 ;
  wire \tms[27]_i_1_n_0 ;
  wire \tms[27]_i_2_n_0 ;
  wire \tms[27]_i_3_n_0 ;
  wire \tms[2]_i_1_n_0 ;
  wire \tms[31]_i_1_n_0 ;
  wire \tms[3]_i_1_n_0 ;
  wire \tms[4]_i_1_n_0 ;
  wire \tms[5]_i_1_n_0 ;
  wire \tms[6]_i_1_n_0 ;
  wire \tms[7]_i_1_n_0 ;
  wire \tms[8]_i_1_n_0 ;
  wire \tms[9]_i_1_n_0 ;
  wire \to_cnt[0]_i_1__0_n_0 ;
  wire \to_cnt[2]_i_1__0_n_0 ;
  wire \to_cnt[3]_i_1__0_n_0 ;
  wire \to_cnt[4]_i_1__0_n_0 ;
  wire \to_cnt[5]_i_1__0_n_0 ;
  wire \to_cnt[5]_i_1_n_0 ;
  wire \to_cnt[5]_i_3__0_n_0 ;
  wire \to_cnt[5]_i_3_n_0 ;
  wire \to_cnt[5]_i_4_n_0 ;
  wire \u13/ints_r[0]_i_1__0_n_0 ;
  wire \u13/ints_r[0]_i_1_n_0 ;
  wire \u13/ints_r[10]_i_1__0_n_0 ;
  wire \u13/ints_r[10]_i_1_n_0 ;
  wire \u13/ints_r[11]_i_1__0_n_0 ;
  wire \u13/ints_r[11]_i_1_n_0 ;
  wire \u13/ints_r[12]_i_1__0_n_0 ;
  wire \u13/ints_r[12]_i_1_n_0 ;
  wire \u13/ints_r[13]_i_1__0_n_0 ;
  wire \u13/ints_r[13]_i_1_n_0 ;
  wire \u13/ints_r[14]_i_1__0_n_0 ;
  wire \u13/ints_r[14]_i_1_n_0 ;
  wire \u13/ints_r[15]_i_1__0_n_0 ;
  wire \u13/ints_r[15]_i_1_n_0 ;
  wire \u13/ints_r[16]_i_1__0_n_0 ;
  wire \u13/ints_r[16]_i_1_n_0 ;
  wire \u13/ints_r[17]_i_1__0_n_0 ;
  wire \u13/ints_r[17]_i_1_n_0 ;
  wire \u13/ints_r[18]_i_1__0_n_0 ;
  wire \u13/ints_r[18]_i_1_n_0 ;
  wire \u13/ints_r[19]_i_1__0_n_0 ;
  wire \u13/ints_r[19]_i_1_n_0 ;
  wire \u13/ints_r[1]_i_1__0_n_0 ;
  wire \u13/ints_r[1]_i_1_n_0 ;
  wire \u13/ints_r[20]_i_1__0_n_0 ;
  wire \u13/ints_r[20]_i_1_n_0 ;
  wire \u13/ints_r[21]_i_1_n_0 ;
  wire \u13/ints_r[22]_i_1__0_n_0 ;
  wire \u13/ints_r[22]_i_1_n_0 ;
  wire \u13/ints_r[23]_i_1__0_n_0 ;
  wire \u13/ints_r[23]_i_1_n_0 ;
  wire \u13/ints_r[24]_i_1_n_0 ;
  wire \u13/ints_r[25]_i_1__0_n_0 ;
  wire \u13/ints_r[25]_i_1_n_0 ;
  wire \u13/ints_r[26]_i_1__0_n_0 ;
  wire \u13/ints_r[26]_i_1_n_0 ;
  wire \u13/ints_r[27]_i_1_n_0 ;
  wire \u13/ints_r[28]_i_1__0_n_0 ;
  wire \u13/ints_r[28]_i_1_n_0 ;
  wire \u13/ints_r[2]_i_1__0_n_0 ;
  wire \u13/ints_r[2]_i_1_n_0 ;
  wire \u13/ints_r[3]_i_1__0_n_0 ;
  wire \u13/ints_r[3]_i_1_n_0 ;
  wire \u13/ints_r[4]_i_1__0_n_0 ;
  wire \u13/ints_r[4]_i_1_n_0 ;
  wire \u13/ints_r[5]_i_1__0_n_0 ;
  wire \u13/ints_r[5]_i_1_n_0 ;
  wire \u13/ints_r[6]_i_1__0_n_0 ;
  wire \u13/ints_r[6]_i_1_n_0 ;
  wire \u13/ints_r[7]_i_1__0_n_0 ;
  wire \u13/ints_r[7]_i_1_n_0 ;
  wire \u13/ints_r[8]_i_1__0_n_0 ;
  wire \u13/ints_r[8]_i_1_n_0 ;
  wire \u13/ints_r[9]_i_1__0_n_0 ;
  wire \u13/ints_r[9]_i_1_n_0 ;
  wire \u14/u0/en_out_l_i_1_n_0 ;
  wire \u14/u1/en_out_l_i_1_n_0 ;
  wire \u14/u2/en_out_l_i_1_n_0 ;
  wire \u14/u3/en_out_l_i_1_n_0 ;
  wire \u14/u4/en_out_l_i_1_n_0 ;
  wire \u14/u5/en_out_l_i_1_n_0 ;
  wire \u14/u6/en_out_l_i_1_n_0 ;
  wire \u14/u7/en_out_l_i_1__0_n_0 ;
  wire \u14/u7/en_out_l_i_1_n_0 ;
  wire \u14/u8/en_out_l_i_1__0_n_0 ;
  wire \u14/u8/en_out_l_i_1_n_0 ;
  wire \u15/crac_rd_i_1__0_n_0 ;
  wire \u15/crac_rd_i_1_n_0 ;
  wire \u15/crac_wr_i_1__0_n_0 ;
  wire \u15/crac_wr_i_1_n_0 ;
  wire \u15/rdd1_i_1__0_n_0 ;
  wire \u15/rdd1_i_1_n_0 ;
  wire \u15/rdd2_i_1__0_n_0 ;
  wire \u15/rdd2_i_1_n_0 ;
  wire \u15/rdd3_i_1__0_n_0 ;
  wire \u15/rdd3_i_1_n_0 ;
  wire [15:0]userInput_o;
  wire [15:0]userInput_o_IBUF;
  wire valid_s1_reg_srl2_i_1__0_n_0;
  wire valid_s1_reg_srl2_i_1_n_0;
  wire valid_s1_reg_srl2_i_2__0_n_0;
  wire valid_s1_reg_srl2_i_2_n_0;
  wire wb_ack_o_i_1_n_0;
  wire wb_ack_o_i_2_n_0;
  wire wb_ack_o_i_3_n_0;
  wire wb_cycle_i_1_n_0;
  wire wb_cycle_i_3_n_0;
  wire wb_cycle_i_4_n_0;
  wire \wb_data_o[0]_i_2__0_n_0 ;
  wire \wb_data_o[0]_i_2__1_n_0 ;
  wire \wb_data_o[0]_i_2_n_0 ;
  wire \wb_data_o[0]_i_3__0_n_0 ;
  wire \wb_data_o[0]_i_3_n_0 ;
  wire \wb_data_o[0]_i_4__0_n_0 ;
  wire \wb_data_o[0]_i_4_n_0 ;
  wire \wb_data_o[0]_i_5_n_0 ;
  wire \wb_data_o[0]_i_6_n_0 ;
  wire \wb_data_o[10]_i_2__0_n_0 ;
  wire \wb_data_o[10]_i_2__1_n_0 ;
  wire \wb_data_o[10]_i_2_n_0 ;
  wire \wb_data_o[10]_i_3__0_n_0 ;
  wire \wb_data_o[10]_i_3_n_0 ;
  wire \wb_data_o[10]_i_4_n_0 ;
  wire \wb_data_o[10]_i_5_n_0 ;
  wire \wb_data_o[10]_i_6_n_0 ;
  wire \wb_data_o[10]_i_7_n_0 ;
  wire \wb_data_o[10]_i_8_n_0 ;
  wire \wb_data_o[11]_i_2__0_n_0 ;
  wire \wb_data_o[11]_i_2__1_n_0 ;
  wire \wb_data_o[11]_i_2_n_0 ;
  wire \wb_data_o[11]_i_3__0_n_0 ;
  wire \wb_data_o[11]_i_3_n_0 ;
  wire \wb_data_o[11]_i_4_n_0 ;
  wire \wb_data_o[11]_i_5_n_0 ;
  wire \wb_data_o[12]_i_2__0_n_0 ;
  wire \wb_data_o[12]_i_2__1_n_0 ;
  wire \wb_data_o[12]_i_2_n_0 ;
  wire \wb_data_o[12]_i_3__0_n_0 ;
  wire \wb_data_o[12]_i_3_n_0 ;
  wire \wb_data_o[12]_i_4__0_n_0 ;
  wire \wb_data_o[12]_i_4_n_0 ;
  wire \wb_data_o[12]_i_5_n_0 ;
  wire \wb_data_o[13]_i_2__0_n_0 ;
  wire \wb_data_o[13]_i_2__1_n_0 ;
  wire \wb_data_o[13]_i_2_n_0 ;
  wire \wb_data_o[13]_i_3__0_n_0 ;
  wire \wb_data_o[13]_i_3_n_0 ;
  wire \wb_data_o[13]_i_4__0_n_0 ;
  wire \wb_data_o[13]_i_4_n_0 ;
  wire \wb_data_o[13]_i_5_n_0 ;
  wire \wb_data_o[14]_i_2__0_n_0 ;
  wire \wb_data_o[14]_i_2__1_n_0 ;
  wire \wb_data_o[14]_i_2_n_0 ;
  wire \wb_data_o[14]_i_3__0_n_0 ;
  wire \wb_data_o[14]_i_3_n_0 ;
  wire \wb_data_o[14]_i_4__0_n_0 ;
  wire \wb_data_o[14]_i_4_n_0 ;
  wire \wb_data_o[14]_i_5__0_n_0 ;
  wire \wb_data_o[14]_i_5_n_0 ;
  wire \wb_data_o[14]_i_6_n_0 ;
  wire \wb_data_o[15]_i_2__0_n_0 ;
  wire \wb_data_o[15]_i_2__1_n_0 ;
  wire \wb_data_o[15]_i_2_n_0 ;
  wire \wb_data_o[15]_i_3__0_n_0 ;
  wire \wb_data_o[15]_i_3_n_0 ;
  wire \wb_data_o[15]_i_4__0_n_0 ;
  wire \wb_data_o[15]_i_4_n_0 ;
  wire \wb_data_o[15]_i_5__0_n_0 ;
  wire \wb_data_o[15]_i_5_n_0 ;
  wire \wb_data_o[15]_i_6_n_0 ;
  wire \wb_data_o[16]_i_2__0_n_0 ;
  wire \wb_data_o[16]_i_2__1_n_0 ;
  wire \wb_data_o[16]_i_2_n_0 ;
  wire \wb_data_o[16]_i_3__0_n_0 ;
  wire \wb_data_o[16]_i_3_n_0 ;
  wire \wb_data_o[16]_i_4__0_n_0 ;
  wire \wb_data_o[16]_i_4_n_0 ;
  wire \wb_data_o[16]_i_5_n_0 ;
  wire \wb_data_o[16]_i_6_n_0 ;
  wire \wb_data_o[17]_i_2__0_n_0 ;
  wire \wb_data_o[17]_i_2__1_n_0 ;
  wire \wb_data_o[17]_i_2_n_0 ;
  wire \wb_data_o[17]_i_3__0_n_0 ;
  wire \wb_data_o[17]_i_3_n_0 ;
  wire \wb_data_o[17]_i_4__0_n_0 ;
  wire \wb_data_o[17]_i_4_n_0 ;
  wire \wb_data_o[17]_i_5_n_0 ;
  wire \wb_data_o[17]_i_6_n_0 ;
  wire \wb_data_o[18]_i_2__0_n_0 ;
  wire \wb_data_o[18]_i_2__1_n_0 ;
  wire \wb_data_o[18]_i_2_n_0 ;
  wire \wb_data_o[18]_i_3__0_n_0 ;
  wire \wb_data_o[18]_i_3_n_0 ;
  wire \wb_data_o[18]_i_4__0_n_0 ;
  wire \wb_data_o[18]_i_4_n_0 ;
  wire \wb_data_o[18]_i_5_n_0 ;
  wire \wb_data_o[18]_i_6_n_0 ;
  wire \wb_data_o[19]_i_2__0_n_0 ;
  wire \wb_data_o[19]_i_2__1_n_0 ;
  wire \wb_data_o[19]_i_2_n_0 ;
  wire \wb_data_o[19]_i_3__0_n_0 ;
  wire \wb_data_o[19]_i_3_n_0 ;
  wire \wb_data_o[19]_i_4__0_n_0 ;
  wire \wb_data_o[19]_i_4_n_0 ;
  wire \wb_data_o[19]_i_5_n_0 ;
  wire \wb_data_o[19]_i_6_n_0 ;
  wire \wb_data_o[1]_i_2__0_n_0 ;
  wire \wb_data_o[1]_i_2__1_n_0 ;
  wire \wb_data_o[1]_i_2_n_0 ;
  wire \wb_data_o[1]_i_3__0_n_0 ;
  wire \wb_data_o[1]_i_3__1_n_0 ;
  wire \wb_data_o[1]_i_3_n_0 ;
  wire \wb_data_o[1]_i_4_n_0 ;
  wire \wb_data_o[1]_i_5_n_0 ;
  wire \wb_data_o[1]_i_6_n_0 ;
  wire \wb_data_o[20]_i_2__0_n_0 ;
  wire \wb_data_o[20]_i_2__1_n_0 ;
  wire \wb_data_o[20]_i_2_n_0 ;
  wire \wb_data_o[20]_i_3__0_n_0 ;
  wire \wb_data_o[20]_i_3_n_0 ;
  wire \wb_data_o[20]_i_4__0_n_0 ;
  wire \wb_data_o[20]_i_4_n_0 ;
  wire \wb_data_o[20]_i_5_n_0 ;
  wire \wb_data_o[20]_i_6_n_0 ;
  wire \wb_data_o[21]_i_2__0_n_0 ;
  wire \wb_data_o[21]_i_2__1_n_0 ;
  wire \wb_data_o[21]_i_2_n_0 ;
  wire \wb_data_o[21]_i_3__0_n_0 ;
  wire \wb_data_o[21]_i_3_n_0 ;
  wire \wb_data_o[21]_i_4__0_n_0 ;
  wire \wb_data_o[21]_i_4_n_0 ;
  wire \wb_data_o[21]_i_5_n_0 ;
  wire \wb_data_o[21]_i_6_n_0 ;
  wire \wb_data_o[22]_i_2__0_n_0 ;
  wire \wb_data_o[22]_i_2__1_n_0 ;
  wire \wb_data_o[22]_i_2_n_0 ;
  wire \wb_data_o[22]_i_3__0_n_0 ;
  wire \wb_data_o[22]_i_3_n_0 ;
  wire \wb_data_o[22]_i_4__0_n_0 ;
  wire \wb_data_o[22]_i_4_n_0 ;
  wire \wb_data_o[22]_i_5__0_n_0 ;
  wire \wb_data_o[22]_i_5_n_0 ;
  wire \wb_data_o[22]_i_6_n_0 ;
  wire \wb_data_o[23]_i_2__0_n_0 ;
  wire \wb_data_o[23]_i_2__1_n_0 ;
  wire \wb_data_o[23]_i_2_n_0 ;
  wire \wb_data_o[23]_i_3__0_n_0 ;
  wire \wb_data_o[23]_i_3__1_n_0 ;
  wire \wb_data_o[23]_i_3_n_0 ;
  wire \wb_data_o[23]_i_4__0_n_0 ;
  wire \wb_data_o[23]_i_4_n_0 ;
  wire \wb_data_o[23]_i_5_n_0 ;
  wire \wb_data_o[23]_i_6_n_0 ;
  wire \wb_data_o[24]_i_2__0_n_0 ;
  wire \wb_data_o[24]_i_2__1_n_0 ;
  wire \wb_data_o[24]_i_2_n_0 ;
  wire \wb_data_o[24]_i_3__0_n_0 ;
  wire \wb_data_o[24]_i_3_n_0 ;
  wire \wb_data_o[24]_i_4_n_0 ;
  wire \wb_data_o[24]_i_5_n_0 ;
  wire \wb_data_o[24]_i_6_n_0 ;
  wire \wb_data_o[25]_i_2__0_n_0 ;
  wire \wb_data_o[25]_i_2__1_n_0 ;
  wire \wb_data_o[25]_i_2_n_0 ;
  wire \wb_data_o[25]_i_3__0_n_0 ;
  wire \wb_data_o[25]_i_3__1_n_0 ;
  wire \wb_data_o[25]_i_3_n_0 ;
  wire \wb_data_o[25]_i_4_n_0 ;
  wire \wb_data_o[25]_i_5_n_0 ;
  wire \wb_data_o[25]_i_6_n_0 ;
  wire \wb_data_o[26]_i_2__0_n_0 ;
  wire \wb_data_o[26]_i_2__1_n_0 ;
  wire \wb_data_o[26]_i_2_n_0 ;
  wire \wb_data_o[26]_i_3__0_n_0 ;
  wire \wb_data_o[26]_i_3__1_n_0 ;
  wire \wb_data_o[26]_i_3_n_0 ;
  wire \wb_data_o[26]_i_4_n_0 ;
  wire \wb_data_o[26]_i_5_n_0 ;
  wire \wb_data_o[26]_i_6_n_0 ;
  wire \wb_data_o[27]_i_2__0_n_0 ;
  wire \wb_data_o[27]_i_2__1_n_0 ;
  wire \wb_data_o[27]_i_2_n_0 ;
  wire \wb_data_o[27]_i_3__0_n_0 ;
  wire \wb_data_o[27]_i_3_n_0 ;
  wire \wb_data_o[27]_i_4_n_0 ;
  wire \wb_data_o[27]_i_5_n_0 ;
  wire \wb_data_o[27]_i_6_n_0 ;
  wire \wb_data_o[28]_i_2__0_n_0 ;
  wire \wb_data_o[28]_i_2__1_n_0 ;
  wire \wb_data_o[28]_i_2_n_0 ;
  wire \wb_data_o[28]_i_3__0_n_0 ;
  wire \wb_data_o[28]_i_3__1_n_0 ;
  wire \wb_data_o[28]_i_3_n_0 ;
  wire \wb_data_o[28]_i_4_n_0 ;
  wire \wb_data_o[28]_i_5_n_0 ;
  wire \wb_data_o[28]_i_6_n_0 ;
  wire \wb_data_o[29]_i_2__0_n_0 ;
  wire \wb_data_o[29]_i_2__1_n_0 ;
  wire \wb_data_o[29]_i_2_n_0 ;
  wire \wb_data_o[29]_i_3__0_n_0 ;
  wire \wb_data_o[29]_i_3__1_n_0 ;
  wire \wb_data_o[29]_i_3_n_0 ;
  wire \wb_data_o[29]_i_4__0_n_0 ;
  wire \wb_data_o[29]_i_4_n_0 ;
  wire \wb_data_o[29]_i_5__0_n_0 ;
  wire \wb_data_o[29]_i_5_n_0 ;
  wire \wb_data_o[29]_i_6_n_0 ;
  wire \wb_data_o[2]_i_2__0_n_0 ;
  wire \wb_data_o[2]_i_2__1_n_0 ;
  wire \wb_data_o[2]_i_2_n_0 ;
  wire \wb_data_o[2]_i_3__0_n_0 ;
  wire \wb_data_o[2]_i_3_n_0 ;
  wire \wb_data_o[2]_i_4__0_n_0 ;
  wire \wb_data_o[2]_i_4_n_0 ;
  wire \wb_data_o[2]_i_5_n_0 ;
  wire \wb_data_o[2]_i_6_n_0 ;
  wire \wb_data_o[31]_i_2_n_0 ;
  wire \wb_data_o[31]_i_3_n_0 ;
  wire \wb_data_o[31]_i_4_n_0 ;
  wire \wb_data_o[31]_i_5_n_0 ;
  wire \wb_data_o[31]_i_6_n_0 ;
  wire \wb_data_o[31]_i_7_n_0 ;
  wire \wb_data_o[31]_i_8_n_0 ;
  wire \wb_data_o[3]_i_2__0_n_0 ;
  wire \wb_data_o[3]_i_2__1_n_0 ;
  wire \wb_data_o[3]_i_2_n_0 ;
  wire \wb_data_o[3]_i_3__0_n_0 ;
  wire \wb_data_o[3]_i_3_n_0 ;
  wire \wb_data_o[3]_i_4__0_n_0 ;
  wire \wb_data_o[3]_i_4_n_0 ;
  wire \wb_data_o[3]_i_5_n_0 ;
  wire \wb_data_o[3]_i_6_n_0 ;
  wire \wb_data_o[4]_i_2__0_n_0 ;
  wire \wb_data_o[4]_i_2__1_n_0 ;
  wire \wb_data_o[4]_i_2_n_0 ;
  wire \wb_data_o[4]_i_3__0_n_0 ;
  wire \wb_data_o[4]_i_3_n_0 ;
  wire \wb_data_o[4]_i_4_n_0 ;
  wire \wb_data_o[4]_i_5_n_0 ;
  wire \wb_data_o[4]_i_6_n_0 ;
  wire \wb_data_o[5]_i_2__0_n_0 ;
  wire \wb_data_o[5]_i_2__1_n_0 ;
  wire \wb_data_o[5]_i_2_n_0 ;
  wire \wb_data_o[5]_i_3__0_n_0 ;
  wire \wb_data_o[5]_i_3_n_0 ;
  wire \wb_data_o[5]_i_4_n_0 ;
  wire \wb_data_o[5]_i_5_n_0 ;
  wire \wb_data_o[5]_i_6_n_0 ;
  wire \wb_data_o[6]_i_2__0_n_0 ;
  wire \wb_data_o[6]_i_2__1_n_0 ;
  wire \wb_data_o[6]_i_2_n_0 ;
  wire \wb_data_o[6]_i_3__0_n_0 ;
  wire \wb_data_o[6]_i_3_n_0 ;
  wire \wb_data_o[6]_i_4_n_0 ;
  wire \wb_data_o[6]_i_5_n_0 ;
  wire \wb_data_o[6]_i_6_n_0 ;
  wire \wb_data_o[7]_i_2__0_n_0 ;
  wire \wb_data_o[7]_i_2__1_n_0 ;
  wire \wb_data_o[7]_i_2_n_0 ;
  wire \wb_data_o[7]_i_3__0_n_0 ;
  wire \wb_data_o[7]_i_3_n_0 ;
  wire \wb_data_o[7]_i_4_n_0 ;
  wire \wb_data_o[7]_i_5_n_0 ;
  wire \wb_data_o[7]_i_6_n_0 ;
  wire \wb_data_o[8]_i_2__0_n_0 ;
  wire \wb_data_o[8]_i_2__1_n_0 ;
  wire \wb_data_o[8]_i_2_n_0 ;
  wire \wb_data_o[8]_i_3__0_n_0 ;
  wire \wb_data_o[8]_i_3_n_0 ;
  wire \wb_data_o[8]_i_4__0_n_0 ;
  wire \wb_data_o[8]_i_4_n_0 ;
  wire \wb_data_o[8]_i_5_n_0 ;
  wire \wb_data_o[8]_i_6_n_0 ;
  wire \wb_data_o[9]_i_2__0_n_0 ;
  wire \wb_data_o[9]_i_2__1_n_0 ;
  wire \wb_data_o[9]_i_2_n_0 ;
  wire \wb_data_o[9]_i_3__0_n_0 ;
  wire \wb_data_o[9]_i_3_n_0 ;
  wire \wb_data_o[9]_i_4_n_0 ;
  wire \wb_data_o[9]_i_5_n_0 ;
  wire \wb_data_o[9]_i_6_n_0 ;
  wire wb_err_i_10_n_0;
  wire wb_err_i_11_n_0;
  wire wb_err_i_12_n_0;
  wire wb_err_i_13_n_0;
  wire wb_err_i_14_n_0;
  wire wb_err_i_15_n_0;
  wire wb_err_i_16_n_0;
  wire wb_err_i_17_n_0;
  wire wb_err_i_18_n_0;
  wire wb_err_i_19_n_0;
  wire wb_err_i_20_n_0;
  wire wb_err_i_21_n_0;
  wire wb_err_i_22_n_0;
  wire wb_err_i_23_n_0;
  wire wb_err_i_24_n_0;
  wire wb_err_i_25_n_0;
  wire wb_err_i_26_n_0;
  wire wb_err_i_27_n_0;
  wire wb_err_i_28_n_0;
  wire wb_err_i_2_n_0;
  wire wb_err_i_3_n_0;
  wire wb_err_i_4_n_0;
  wire wb_err_i_5_n_0;
  wire wb_err_i_6_n_0;
  wire wb_err_i_7_n_0;
  wire wb_err_i_8_n_0;
  wire wb_err_i_9_n_0;
  wire wb_first_r_i_1_n_0;
  wire wb_stb_first_i_1_n_0;
  wire wb_stb_first_i_2_n_0;
  wire wb_wait_r2_i_1_n_0;
  wire wb_write_go_r_i_2_n_0;
  wire we1_i_2_n_0;
  wire \wp[0]_i_1__0_n_0 ;
  wire \wp[0]_i_1__10_n_0 ;
  wire \wp[0]_i_1__14_n_0 ;
  wire \wp[0]_i_1__15_n_0 ;
  wire \wp[0]_i_1__16_n_0 ;
  wire \wp[0]_i_1__1_n_0 ;
  wire \wp[0]_i_1__2_n_0 ;
  wire \wp[0]_i_1__3_n_0 ;
  wire \wp[0]_i_1__4_n_0 ;
  wire \wp[0]_i_1__5_n_0 ;
  wire \wp[0]_i_1__6_n_0 ;
  wire \wp[0]_i_1__7_n_0 ;
  wire \wp[0]_i_1__8_n_0 ;
  wire \wp[0]_i_1__9_n_0 ;
  wire \wp[0]_i_1_n_0 ;
  wire \wp[1]_i_1__0_n_0 ;
  wire \wp[1]_i_1__10_n_0 ;
  wire \wp[1]_i_1__14_n_0 ;
  wire \wp[1]_i_1__15_n_0 ;
  wire \wp[1]_i_1__16_n_0 ;
  wire \wp[1]_i_1__1_n_0 ;
  wire \wp[1]_i_1__2_n_0 ;
  wire \wp[1]_i_1__3_n_0 ;
  wire \wp[1]_i_1__4_n_0 ;
  wire \wp[1]_i_1__5_n_0 ;
  wire \wp[1]_i_1__6_n_0 ;
  wire \wp[1]_i_1__7_n_0 ;
  wire \wp[1]_i_1__8_n_0 ;
  wire \wp[1]_i_1__9_n_0 ;
  wire \wp[1]_i_1_n_0 ;
  wire \wp[2]_i_1__0_n_0 ;
  wire \wp[2]_i_1__10_n_0 ;
  wire \wp[2]_i_1__11_n_0 ;
  wire \wp[2]_i_1__12_n_0 ;
  wire \wp[2]_i_1__13_n_0 ;
  wire \wp[2]_i_1__1_n_0 ;
  wire \wp[2]_i_1__2_n_0 ;
  wire \wp[2]_i_1__3_n_0 ;
  wire \wp[2]_i_1__4_n_0 ;
  wire \wp[2]_i_1__8_n_0 ;
  wire \wp[2]_i_1__9_n_0 ;
  wire \wp[2]_i_1_n_0 ;
  wire \wp[3]_i_1__0_n_0 ;
  wire \wp[3]_i_1__1_n_0 ;
  wire \wp[3]_i_1__2_n_0 ;
  wire \wp[3]_i_1__3_n_0 ;
  wire \wp[3]_i_1__4_n_0 ;
  wire \wp[3]_i_1_n_0 ;
  wire \wp[3]_i_2__2_n_0 ;
  wire \wp[3]_i_2__3_n_0 ;
  wire \wp[3]_i_2__4_n_0 ;
  wire wp_err_i_1_n_0;
  wire wp_err_i_2_n_0;
  wire \wr_adr[0]_i_1_n_0 ;
  wire \wr_adr[1]_i_1_n_0 ;
  wire \wr_adr[2]_i_1_n_0 ;
  wire \wr_adr[3]_i_1_n_0 ;
  wire \wr_adr[3]_i_2_n_0 ;
  wire wr_cycle_i_1_n_0;
  wire wr_cycle_i_2_n_0;
  wire wr_cycle_i_3_n_0;
  wire wr_hold_i_1_n_0;
  wire [3:0]\NLW_mem_ctrl_0/u1/u0/out_r0_carry__1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000000022F2)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\FSM_sequential_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_state[0]_i_3_n_0 ),
        .I2(\FSM_sequential_state[0]_i_4_n_0 ),
        .I3(\FSM_sequential_state[0]_i_5_n_0 ),
        .I4(\FSM_sequential_state[0]_i_6_n_0 ),
        .I5(\FSM_sequential_state[0]_i_7_n_0 ),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0404F4C404F4C4C4)) 
    \FSM_sequential_state[0]_i_10 
       (.I0(\mem_ctrl_0/u5/state [6]),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [1]),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\mem_ctrl_0/u5/state [5]),
        .O(\FSM_sequential_state[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF09FF09FF09FF08F)) 
    \FSM_sequential_state[0]_i_11 
       (.I0(\mem_ctrl_0/u5/state [5]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\FSM_sequential_state[5]_i_8_n_0 ),
        .I5(\mem_ctrl_0/init_req ),
        .O(\FSM_sequential_state[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hDBD85350DBD85050)) 
    \FSM_sequential_state[0]_i_12 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [5]),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(\mem_ctrl_0/u5/state [1]),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\mem_ctrl_0/rfr_ack ),
        .O(\FSM_sequential_state[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_state[0]_i_13 
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [0]),
        .O(\FSM_sequential_state[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEEFE)) 
    \FSM_sequential_state[0]_i_14 
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/susp_req_r ),
        .I3(\mem_ctrl_0/wb_cycle ),
        .I4(\mem_ctrl_0/u5/state [5]),
        .O(\FSM_sequential_state[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFF7FFF00FFFF)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(\FSM_sequential_state[0]_i_8_n_0 ),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\FSM_sequential_state[0]_i_9_n_0 ),
        .I3(\mem_ctrl_0/u5/oe_d2 ),
        .I4(\mem_ctrl_0/u5/state [6]),
        .I5(\mem_ctrl_0/u5/state [0]),
        .O(\FSM_sequential_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEBFAEAEAEAEAE)) 
    \FSM_sequential_state[0]_i_3 
       (.I0(\FSM_sequential_state[0]_i_10_n_0 ),
        .I1(\mem_ctrl_0/u5/state [5]),
        .I2(\FSM_sequential_state[2]_i_9_n_0 ),
        .I3(\FSM_sequential_state[2]_i_12_n_0 ),
        .I4(\FSM_sequential_state[3]_i_11_n_0 ),
        .I5(\mem_ctrl_0/u5/state [4]),
        .O(\FSM_sequential_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFEFEFFFEFF)) 
    \FSM_sequential_state[0]_i_4 
       (.I0(\FSM_sequential_state[2]_i_17_n_0 ),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(\mem_ctrl_0/csc_s [1]),
        .I4(\mem_ctrl_0/u5/cs_le_d184_out ),
        .I5(\mem_ctrl_0/u5/state [0]),
        .O(\FSM_sequential_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF3F3F303F2F2F2F2)) 
    \FSM_sequential_state[0]_i_5 
       (.I0(\FSM_sequential_state[0]_i_11_n_0 ),
        .I1(\FSM_sequential_state[0]_i_12_n_0 ),
        .I2(\mem_ctrl_0/u5/state [2]),
        .I3(\mem_ctrl_0/u5/state [0]),
        .I4(\mem_ctrl_0/u5/state [3]),
        .I5(\mem_ctrl_0/u5/state [1]),
        .O(\FSM_sequential_state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \FSM_sequential_state[0]_i_6 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/wb_write_go ),
        .I2(wb_wait_r2_i_1_n_0),
        .I3(\mem_ctrl_0/u5/state [1]),
        .I4(\mem_ctrl_0/u5/state [5]),
        .I5(pack_le1_i_2_n_0),
        .O(\FSM_sequential_state[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000F8)) 
    \FSM_sequential_state[0]_i_7 
       (.I0(\mem_ctrl_0/csc_s [2]),
        .I1(\mem_ctrl_0/wb_write_go ),
        .I2(\FSM_sequential_state[2]_i_21_n_0 ),
        .I3(\mem_ctrl_0/u5/state [6]),
        .I4(\FSM_sequential_state[0]_i_13_n_0 ),
        .I5(\FSM_sequential_state[0]_i_14_n_0 ),
        .O(\FSM_sequential_state[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_state[0]_i_8 
       (.I0(\mem_ctrl_0/u5/ack_cnt_reg [0]),
        .I1(\mem_ctrl_0/u5/ack_cnt_reg [1]),
        .I2(\mem_ctrl_0/u5/ack_cnt_reg [3]),
        .I3(\mem_ctrl_0/u5/ack_cnt_reg [2]),
        .O(\FSM_sequential_state[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[0]_i_9 
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [5]),
        .O(\FSM_sequential_state[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BABB)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\FSM_sequential_state[1]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u5/state [5]),
        .I2(\FSM_sequential_state[1]_i_3_n_0 ),
        .I3(\FSM_sequential_state[1]_i_4_n_0 ),
        .I4(\FSM_sequential_state[1]_i_5_n_0 ),
        .I5(\FSM_sequential_state[1]_i_6_n_0 ),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \FSM_sequential_state[1]_i_10 
       (.I0(atahost_o[18]),
        .I1(\mem_ctrl_0/u6/write_go_r1 ),
        .I2(wb_write_go_r_i_2_n_0),
        .I3(atahost_o[20]),
        .I4(atahost_o[19]),
        .O(\mem_ctrl_0/u5/mem_ack_d1 ));
  LUT4 #(
    .INIT(16'hB3BB)) 
    \FSM_sequential_state[1]_i_11 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(\mem_ctrl_0/rfr_ack ),
        .O(\FSM_sequential_state[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hDDDDBBFB)) 
    \FSM_sequential_state[1]_i_12 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\mem_ctrl_0/u5/ir_cnt_done ),
        .I3(\mem_ctrl_0/u5/state [2]),
        .I4(\mem_ctrl_0/u5/state [4]),
        .O(\FSM_sequential_state[1]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_state[1]_i_13 
       (.I0(\mem_ctrl_0/u5/lookup_ready2 ),
        .I1(\mem_ctrl_0/lmr_req ),
        .I2(\mem_ctrl_0/init_req ),
        .O(\FSM_sequential_state[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \FSM_sequential_state[1]_i_14 
       (.I0(wb_cycle_i_3_n_0),
        .I1(\mem_ctrl_0/u5/state [5]),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\mem_ctrl_0/u5/p_52_in ),
        .I4(\FSM_sequential_state[2]_i_21_n_0 ),
        .I5(\FSM_sequential_state[1]_i_18_n_0 ),
        .O(\FSM_sequential_state[1]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[1]_i_15 
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .O(\FSM_sequential_state[1]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[1]_i_16 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/wb_write_go ),
        .O(\FSM_sequential_state[1]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hEFEFEFEA)) 
    \FSM_sequential_state[1]_i_17 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(\mem_ctrl_0/u5/ap_en ),
        .I4(\mem_ctrl_0/csc_s [10]),
        .O(\FSM_sequential_state[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \FSM_sequential_state[1]_i_18 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/csc_s [1]),
        .I2(\mem_ctrl_0/u5/state [2]),
        .I3(\mem_ctrl_0/wb_write_go ),
        .I4(\mem_ctrl_0/u5/state [5]),
        .I5(\mem_ctrl_0/u5/state [3]),
        .O(\FSM_sequential_state[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444FF4F)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state[1]_i_7_n_0 ),
        .I1(\mem_ctrl_0/u5/state [5]),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\FSM_sequential_state[4]_i_7_n_0 ),
        .I4(\FSM_sequential_state[1]_i_8_n_0 ),
        .I5(\FSM_sequential_state[1]_i_9_n_0 ),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000333AFFFAFFF)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(\mem_ctrl_0/u5/mem_ack_d1 ),
        .I1(\FSM_sequential_state[2]_i_13_n_0 ),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\mem_ctrl_0/u5/state [2]),
        .I4(\FSM_sequential_state[1]_i_11_n_0 ),
        .I5(\FSM_sequential_state[1]_i_12_n_0 ),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(\FSM_sequential_state[1]_i_13_n_0 ),
        .I1(\mem_ctrl_0/rfr_req ),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(\FSM_sequential_state[5]_i_7_n_0 ),
        .I4(\csc[11]_i_7_n_0 ),
        .I5(\mem_ctrl_0/u5/state [6]),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000222)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(\FSM_sequential_state[1]_i_14_n_0 ),
        .I1(\mem_ctrl_0/rfr_req ),
        .I2(\mem_ctrl_0/u5/lookup_ready2 ),
        .I3(\mem_ctrl_0/lmr_req ),
        .I4(\mem_ctrl_0/u5/state [1]),
        .I5(\mem_ctrl_0/u5/state [4]),
        .O(\FSM_sequential_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000005DDD0000)) 
    \FSM_sequential_state[1]_i_6 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\FSM_sequential_state[4]_i_15_n_0 ),
        .I2(wb_wait_r2_i_1_n_0),
        .I3(\mem_ctrl_0/u5/state [0]),
        .I4(\FSM_sequential_state[1]_i_15_n_0 ),
        .I5(\FSM_sequential_state[1]_i_16_n_0 ),
        .O(\FSM_sequential_state[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCF3FFFF8CF3FFFFF)) 
    \FSM_sequential_state[1]_i_7 
       (.I0(\csc[11]_i_14_n_0 ),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [1]),
        .I3(\mem_ctrl_0/u5/state [2]),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\FSM_sequential_state[1]_i_17_n_0 ),
        .O(\FSM_sequential_state[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hABABAAAFAAAAAAAA)) 
    \FSM_sequential_state[1]_i_8 
       (.I0(\mc_cs_[1]_i_6_n_0 ),
        .I1(wb_wait_r2_i_1_n_0),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\mem_ctrl_0/mc_ack_r ),
        .I4(\mem_ctrl_0/u5/state [3]),
        .I5(\mem_ctrl_0/u5/state [4]),
        .O(\FSM_sequential_state[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h44004440)) 
    \FSM_sequential_state[1]_i_9 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(\mem_ctrl_0/u5/state [2]),
        .I4(\mem_ctrl_0/u5/state [4]),
        .O(\FSM_sequential_state[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(\FSM_sequential_state[2]_i_2_n_0 ),
        .I1(\FSM_sequential_state[2]_i_3_n_0 ),
        .I2(\mem_ctrl_0/u5/state [5]),
        .I3(\FSM_sequential_state[2]_i_4_n_0 ),
        .I4(\FSM_sequential_state[2]_i_5_n_0 ),
        .I5(\FSM_sequential_state[2]_i_6_n_0 ),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0444000044444444)) 
    \FSM_sequential_state[2]_i_10 
       (.I0(\csc[11]_i_21_n_0 ),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [1]),
        .I3(\FSM_sequential_state[4]_i_17_n_0 ),
        .I4(\mem_ctrl_0/u5/state [3]),
        .I5(\FSM_sequential_state[2]_i_22_n_0 ),
        .O(\FSM_sequential_state[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBAAAAAAAAAAAA)) 
    \FSM_sequential_state[2]_i_11 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\FSM_sequential_state[3]_i_17_n_0 ),
        .I2(\FSM_sequential_state[5]_i_17_n_0 ),
        .I3(\mem_ctrl_0/u5/ap_en ),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\mem_ctrl_0/u5/state [3]),
        .O(\FSM_sequential_state[2]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state[2]_i_12 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [0]),
        .O(\FSM_sequential_state[2]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_state[2]_i_13 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\FSM_sequential_state[3]_i_11_n_0 ),
        .O(\FSM_sequential_state[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0404FFFF00000030)) 
    \FSM_sequential_state[2]_i_14 
       (.I0(\mem_ctrl_0/u5/mem_ack_d1 ),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(\mem_ctrl_0/u5/ir_cnt_done ),
        .I4(\mem_ctrl_0/u5/state [1]),
        .I5(\mem_ctrl_0/u5/state [2]),
        .O(\FSM_sequential_state[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011110111)) 
    \FSM_sequential_state[2]_i_15 
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/tmr_done ),
        .I3(\mem_ctrl_0/csc_s [10]),
        .I4(\mem_ctrl_0/u5/state [1]),
        .I5(\mem_ctrl_0/u5/state [2]),
        .O(\FSM_sequential_state[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B8B8B888B)) 
    \FSM_sequential_state[2]_i_16 
       (.I0(\mem_ctrl_0/u5/bw8 ),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\mem_ctrl_0/u5/ap_en ),
        .I3(\mem_ctrl_0/sp_csc [10]),
        .I4(\row_adr[10]_i_3_n_0 ),
        .I5(\mem_ctrl_0/csc [10]),
        .O(\FSM_sequential_state[2]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_sequential_state[2]_i_17 
       (.I0(\mem_ctrl_0/u5/state [5]),
        .I1(\mem_ctrl_0/wb_cycle ),
        .I2(\mem_ctrl_0/u5/susp_req_r ),
        .O(\FSM_sequential_state[2]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state[2]_i_18 
       (.I0(\mem_ctrl_0/u5/cs_le_d184_out ),
        .I1(\mem_ctrl_0/init_req ),
        .O(\FSM_sequential_state[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0FFFDFFFDF)) 
    \FSM_sequential_state[2]_i_19 
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\FSM_sequential_state[5]_i_17_n_0 ),
        .I2(\mem_ctrl_0/wb_write_go ),
        .I3(\mem_ctrl_0/u5/state [2]),
        .I4(\mem_ctrl_0/u5/state [1]),
        .I5(\mem_ctrl_0/u5/state [0]),
        .O(\FSM_sequential_state[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFEAAAAAAAAAAA)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(\FSM_sequential_state[2]_i_7_n_0 ),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\FSM_sequential_state[2]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u5/state [1]),
        .I4(\mem_ctrl_0/u5/state [2]),
        .I5(\FSM_sequential_state[2]_i_9_n_0 ),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state[2]_i_20 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .O(\FSM_sequential_state[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000015101510151)) 
    \FSM_sequential_state[2]_i_21 
       (.I0(\mem_ctrl_0/csc_s [2]),
        .I1(\mem_ctrl_0/sp_csc [1]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/csc [1]),
        .I4(\mem_ctrl_0/u5/p_52_in ),
        .I5(\mem_ctrl_0/row_same ),
        .O(\FSM_sequential_state[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF40)) 
    \FSM_sequential_state[2]_i_22 
       (.I0(\mem_ctrl_0/init_req ),
        .I1(\mem_ctrl_0/lmr_req ),
        .I2(\mem_ctrl_0/u5/lookup_ready2 ),
        .I3(\mem_ctrl_0/u5/state [1]),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\mem_ctrl_0/rfr_req ),
        .O(\FSM_sequential_state[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAEAEA)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(\FSM_sequential_state[2]_i_10_n_0 ),
        .I1(\FSM_sequential_state[2]_i_11_n_0 ),
        .I2(\FSM_sequential_state[2]_i_12_n_0 ),
        .I3(\FSM_sequential_state[2]_i_13_n_0 ),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\FSM_sequential_state[2]_i_14_n_0 ),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8888888B88888BB)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(\FSM_sequential_state[2]_i_15_n_0 ),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [2]),
        .I3(\mem_ctrl_0/u5/state [1]),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\FSM_sequential_state[2]_i_16_n_0 ),
        .O(\FSM_sequential_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0040)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(\FSM_sequential_state[2]_i_17_n_0 ),
        .I1(\FSM_sequential_state[2]_i_18_n_0 ),
        .I2(\FSM_sequential_state[5]_i_15_n_0 ),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\FSM_sequential_state[2]_i_19_n_0 ),
        .O(\FSM_sequential_state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \FSM_sequential_state[2]_i_6 
       (.I0(\mem_ctrl_0/u5/state [5]),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\FSM_sequential_state[3]_i_19_n_0 ),
        .I3(\FSM_sequential_state[2]_i_20_n_0 ),
        .I4(\FSM_sequential_state[2]_i_21_n_0 ),
        .I5(\FSM_sequential_state[5]_i_7_n_0 ),
        .O(\FSM_sequential_state[2]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_state[2]_i_7 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [6]),
        .I2(\mem_ctrl_0/u5/oe_d2 ),
        .O(\FSM_sequential_state[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_state[2]_i_8 
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .O(\FSM_sequential_state[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \FSM_sequential_state[2]_i_9 
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\mem_ctrl_0/mc_ack_r ),
        .I3(\mem_ctrl_0/u5/state [0]),
        .O(\FSM_sequential_state[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAFE)) 
    \FSM_sequential_state[3]_i_1 
       (.I0(\FSM_sequential_state[3]_i_2_n_0 ),
        .I1(\FSM_sequential_state[3]_i_3_n_0 ),
        .I2(\FSM_sequential_state[3]_i_4_n_0 ),
        .I3(\FSM_sequential_state[3]_i_5_n_0 ),
        .I4(\FSM_sequential_state[3]_i_6_n_0 ),
        .I5(\FSM_sequential_state[3]_i_7_n_0 ),
        .O(\FSM_sequential_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE033E0CCECFFFFFF)) 
    \FSM_sequential_state[3]_i_10 
       (.I0(\FSM_sequential_state[5]_i_18_n_0 ),
        .I1(\mem_ctrl_0/u5/state [5]),
        .I2(\FSM_sequential_state[2]_i_20_n_0 ),
        .I3(\mem_ctrl_0/u5/state [1]),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\FSM_sequential_state[3]_i_23_n_0 ),
        .O(\FSM_sequential_state[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \FSM_sequential_state[3]_i_11 
       (.I0(\mem_ctrl_0/wb_write_go ),
        .I1(cke_r_i_7_n_0),
        .I2(\mem_ctrl_0/wb_cycle ),
        .O(\FSM_sequential_state[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFDCCFDCCFCCCFCFF)) 
    \FSM_sequential_state[3]_i_12 
       (.I0(wb_wait_r2_i_1_n_0),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\FSM_sequential_state[5]_i_17_n_0 ),
        .I3(\mem_ctrl_0/u5/state [1]),
        .I4(\mem_ctrl_0/u5/ir_cnt_done ),
        .I5(\mem_ctrl_0/u5/state [5]),
        .O(\FSM_sequential_state[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0FFE0FFE0FFEFFFF)) 
    \FSM_sequential_state[3]_i_13 
       (.I0(\mem_ctrl_0/init_req ),
        .I1(\mem_ctrl_0/rfr_req ),
        .I2(\mem_ctrl_0/u5/state [5]),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\FSM_sequential_state[3]_i_20_n_0 ),
        .I5(\mem_ctrl_0/u5/cs_le_d184_out ),
        .O(\FSM_sequential_state[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFEFFEEFFFEF)) 
    \FSM_sequential_state[3]_i_14 
       (.I0(\mem_ctrl_0/u5/state [6]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\mem_ctrl_0/u5/state [1]),
        .I4(\mem_ctrl_0/u5/state [5]),
        .I5(\mem_ctrl_0/mc_ack_r ),
        .O(\FSM_sequential_state[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[3]_i_15 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [5]),
        .O(\FSM_sequential_state[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \FSM_sequential_state[3]_i_16 
       (.I0(wb_wait_r2_i_1_n_0),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/wb_write_go ),
        .I3(\mem_ctrl_0/u5/state [2]),
        .O(\FSM_sequential_state[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_state[3]_i_17 
       (.I0(\mem_ctrl_0/u5/burst_act083_in ),
        .I1(\FSM_sequential_state[3]_i_24_n_0 ),
        .O(\FSM_sequential_state[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000808)) 
    \FSM_sequential_state[3]_i_18 
       (.I0(wb_cycle_i_3_n_0),
        .I1(\mem_ctrl_0/csc_s [2]),
        .I2(\mem_ctrl_0/u5/state [5]),
        .I3(\mem_ctrl_0/wb_cycle ),
        .I4(\mem_ctrl_0/u5/susp_req_r ),
        .I5(\mem_ctrl_0/u5/lmr_ack_d0 ),
        .O(\FSM_sequential_state[3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[3]_i_19 
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [6]),
        .O(\FSM_sequential_state[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    \FSM_sequential_state[3]_i_2 
       (.I0(\mem_ctrl_0/rfr_ack ),
        .I1(\FSM_sequential_state[3]_i_8_n_0 ),
        .I2(\mem_ctrl_0/u5/state [4]),
        .I3(\mem_ctrl_0/u5/state [0]),
        .I4(\mem_ctrl_0/u5/state [1]),
        .I5(\FSM_sequential_state[3]_i_9_n_0 ),
        .O(\FSM_sequential_state[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \FSM_sequential_state[3]_i_20 
       (.I0(\mem_ctrl_0/u5/lookup_ready2 ),
        .I1(\mem_ctrl_0/lmr_req ),
        .I2(\mem_ctrl_0/u5/susp_req_r ),
        .I3(\mem_ctrl_0/wb_cycle ),
        .I4(\mem_ctrl_0/u5/state [5]),
        .O(\FSM_sequential_state[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
    \FSM_sequential_state[3]_i_21 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/csc_s [2]),
        .I3(\mem_ctrl_0/sp_csc [1]),
        .I4(\row_adr[10]_i_3_n_0 ),
        .I5(\mem_ctrl_0/csc [1]),
        .O(\FSM_sequential_state[3]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[3]_i_22 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [0]),
        .O(\FSM_sequential_state[3]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hDFDD)) 
    \FSM_sequential_state[3]_i_23 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(wb_wait_r2_i_1_n_0),
        .I3(\mem_ctrl_0/u5/state [4]),
        .O(\FSM_sequential_state[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFFEEE)) 
    \FSM_sequential_state[3]_i_24 
       (.I0(\cmd_r[1]_i_8_n_0 ),
        .I1(\burst_cnt[3]_i_2_n_0 ),
        .I2(\mem_ctrl_0/tms [2]),
        .I3(\row_adr[10]_i_3_n_0 ),
        .I4(\mem_ctrl_0/sp_tms [2]),
        .I5(\cmd_r[1]_i_6_n_0 ),
        .O(\FSM_sequential_state[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0AFF08FF)) 
    \FSM_sequential_state[3]_i_3 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/state [1]),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\mem_ctrl_0/u5/state [0]),
        .I5(\FSM_sequential_state[3]_i_10_n_0 ),
        .O(\FSM_sequential_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5040005055555555)) 
    \FSM_sequential_state[3]_i_4 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\FSM_sequential_state[3]_i_11_n_0 ),
        .I2(dv_r_i_2_n_0),
        .I3(\mem_ctrl_0/u5/state [5]),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\FSM_sequential_state[3]_i_12_n_0 ),
        .O(\FSM_sequential_state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E0EEEEEE)) 
    \FSM_sequential_state[3]_i_5 
       (.I0(\FSM_sequential_state[3]_i_13_n_0 ),
        .I1(\FSM_sequential_state[3]_i_14_n_0 ),
        .I2(\burst_cnt[10]_i_4_n_0 ),
        .I3(\FSM_sequential_state[3]_i_15_n_0 ),
        .I4(dv_r_i_2_n_0),
        .I5(\mem_ctrl_0/u5/state [3]),
        .O(\FSM_sequential_state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10011000)) 
    \FSM_sequential_state[3]_i_6 
       (.I0(susp_sel_r_i_3_n_0),
        .I1(\FSM_sequential_state[3]_i_16_n_0 ),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\mem_ctrl_0/u5/state [5]),
        .I4(\FSM_sequential_state[3]_i_17_n_0 ),
        .I5(\FSM_sequential_state[3]_i_18_n_0 ),
        .O(\FSM_sequential_state[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000C800)) 
    \FSM_sequential_state[3]_i_7 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/p_52_in ),
        .I2(\mem_ctrl_0/row_same ),
        .I3(\FSM_sequential_state[3]_i_19_n_0 ),
        .I4(\FSM_sequential_state[3]_i_20_n_0 ),
        .I5(\FSM_sequential_state[3]_i_21_n_0 ),
        .O(\FSM_sequential_state[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[3]_i_8 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [5]),
        .O(\FSM_sequential_state[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h7500550055005500)) 
    \FSM_sequential_state[3]_i_9 
       (.I0(\FSM_sequential_state[4]_i_19_n_0 ),
        .I1(\mem_ctrl_0/mc_ack_r ),
        .I2(\mem_ctrl_0/u5/state [5]),
        .I3(\FSM_sequential_state[3]_i_22_n_0 ),
        .I4(\mem_ctrl_0/u5/state [2]),
        .I5(\mem_ctrl_0/u5/state [4]),
        .O(\FSM_sequential_state[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFB8)) 
    \FSM_sequential_state[4]_i_1 
       (.I0(\FSM_sequential_state[4]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\FSM_sequential_state[4]_i_3_n_0 ),
        .I3(\FSM_sequential_state[4]_i_4_n_0 ),
        .I4(\FSM_sequential_state[4]_i_5_n_0 ),
        .I5(\FSM_sequential_state[4]_i_6_n_0 ),
        .O(\FSM_sequential_state[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08AAAAAA08AA08AA)) 
    \FSM_sequential_state[4]_i_10 
       (.I0(\FSM_sequential_state[4]_i_19_n_0 ),
        .I1(\FSM_sequential_state[4]_i_20_n_0 ),
        .I2(wb_wait_r2_i_1_n_0),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\FSM_sequential_state[3]_i_11_n_0 ),
        .I5(\mem_ctrl_0/u5/state [2]),
        .O(\FSM_sequential_state[4]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \FSM_sequential_state[4]_i_11 
       (.I0(\mem_ctrl_0/bank_open ),
        .I1(\mem_ctrl_0/sp_csc [10]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/csc [10]),
        .O(\mem_ctrl_0/u5/p_52_in ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \FSM_sequential_state[4]_i_12 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(init_ack_r_i_2_n_0),
        .I2(\mem_ctrl_0/csc_s [2]),
        .I3(\FSM_sequential_state[5]_i_14_n_0 ),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\mem_ctrl_0/u5/state [3]),
        .O(\FSM_sequential_state[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hBBB00000)) 
    \FSM_sequential_state[4]_i_13 
       (.I0(\mem_ctrl_0/wb_write_go ),
        .I1(\mem_ctrl_0/u5/oe_d2 ),
        .I2(bank_open_i_3_n_0),
        .I3(bank_open_i_5_n_0),
        .I4(\mem_ctrl_0/u5/lookup_ready2 ),
        .O(\mem_ctrl_0/u5/cs_le_d184_out ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_state[4]_i_14 
       (.I0(\mem_ctrl_0/csc [1]),
        .I1(\row_adr[10]_i_3_n_0 ),
        .I2(\mem_ctrl_0/sp_csc [1]),
        .O(\mem_ctrl_0/csc_s [1]));
  LUT5 #(
    .INIT(32'hFF000010)) 
    \FSM_sequential_state[4]_i_15 
       (.I0(\mem_ctrl_0/u5/ap_en ),
        .I1(\FSM_sequential_state[5]_i_17_n_0 ),
        .I2(\FSM_sequential_state[3]_i_17_n_0 ),
        .I3(\mem_ctrl_0/u5/state [5]),
        .I4(\mem_ctrl_0/u5/state [0]),
        .O(\FSM_sequential_state[4]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_16 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .O(\FSM_sequential_state[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h4440004044404440)) 
    \FSM_sequential_state[4]_i_17 
       (.I0(\mem_ctrl_0/u5/ap_en ),
        .I1(cke_r_i_7_n_0),
        .I2(\mem_ctrl_0/wb_cycle ),
        .I3(\FSM_sequential_state[3]_i_24_n_0 ),
        .I4(\mem_ctrl_0/u5/wb_write_go_r ),
        .I5(\mem_ctrl_0/u5/burst_act083_in ),
        .O(\FSM_sequential_state[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00FF008A00)) 
    \FSM_sequential_state[4]_i_18 
       (.I0(\FSM_sequential_state[4]_i_21_n_0 ),
        .I1(\mem_ctrl_0/wb_cycle ),
        .I2(\mem_ctrl_0/u5/susp_req_r ),
        .I3(init_ack_r_i_2_n_0),
        .I4(\mem_ctrl_0/u5/state [1]),
        .I5(\mem_ctrl_0/u5/state [3]),
        .O(\FSM_sequential_state[4]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_state[4]_i_19 
       (.I0(\mem_ctrl_0/u5/oe_d2 ),
        .I1(\mem_ctrl_0/u5/state [6]),
        .O(\FSM_sequential_state[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h20202020AA00FFFF)) 
    \FSM_sequential_state[4]_i_2 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(\FSM_sequential_state[4]_i_7_n_0 ),
        .I4(\FSM_sequential_state[4]_i_8_n_0 ),
        .I5(\mem_ctrl_0/u5/state [2]),
        .O(\FSM_sequential_state[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[4]_i_20 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [5]),
        .O(\FSM_sequential_state[4]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0015)) 
    \FSM_sequential_state[4]_i_21 
       (.I0(\mem_ctrl_0/init_req ),
        .I1(\mem_ctrl_0/lmr_req ),
        .I2(\mem_ctrl_0/u5/lookup_ready2 ),
        .I3(\mem_ctrl_0/rfr_req ),
        .O(\FSM_sequential_state[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h82808290FFFFFFFF)) 
    \FSM_sequential_state[4]_i_3 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/state [5]),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\FSM_sequential_state[4]_i_9_n_0 ),
        .I5(\FSM_sequential_state[4]_i_10_n_0 ),
        .O(\FSM_sequential_state[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1300F300)) 
    \FSM_sequential_state[4]_i_4 
       (.I0(\mem_ctrl_0/u5/state [5]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\mem_ctrl_0/u5/state [2]),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/u5/state [1]),
        .O(\FSM_sequential_state[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF080000)) 
    \FSM_sequential_state[4]_i_5 
       (.I0(\mem_ctrl_0/u5/burst_cnt_ld ),
        .I1(\mem_ctrl_0/u5/p_52_in ),
        .I2(\mem_ctrl_0/row_same ),
        .I3(\FSM_sequential_state[4]_i_12_n_0 ),
        .I4(\mem_ctrl_0/u5/cs_le_d184_out ),
        .I5(\mem_ctrl_0/csc_s [1]),
        .O(\FSM_sequential_state[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000888)) 
    \FSM_sequential_state[4]_i_6 
       (.I0(\FSM_sequential_state[4]_i_15_n_0 ),
        .I1(\FSM_sequential_state[4]_i_16_n_0 ),
        .I2(wb_wait_r2_i_1_n_0),
        .I3(\mem_ctrl_0/u5/state [0]),
        .I4(\mem_ctrl_0/wb_write_go ),
        .I5(\mem_ctrl_0/u5/state [2]),
        .O(\FSM_sequential_state[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state[4]_i_7 
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\FSM_sequential_state[4]_i_17_n_0 ),
        .O(\FSM_sequential_state[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000005F4FFFEF)) 
    \FSM_sequential_state[4]_i_8 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\csc[11]_i_14_n_0 ),
        .I2(\mem_ctrl_0/u5/state [5]),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\FSM_sequential_state[4]_i_18_n_0 ),
        .O(\FSM_sequential_state[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0151)) 
    \FSM_sequential_state[4]_i_9 
       (.I0(\mem_ctrl_0/u5/ap_en ),
        .I1(\mem_ctrl_0/sp_csc [10]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/csc [10]),
        .O(\FSM_sequential_state[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF01FFCD)) 
    \FSM_sequential_state[5]_i_1 
       (.I0(\FSM_sequential_state[5]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/state [6]),
        .I3(\FSM_sequential_state[5]_i_3_n_0 ),
        .I4(\FSM_sequential_state[5]_i_4_n_0 ),
        .I5(\FSM_sequential_state[5]_i_5_n_0 ),
        .O(\FSM_sequential_state[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F040F040F040404)) 
    \FSM_sequential_state[5]_i_10 
       (.I0(\mem_ctrl_0/u5/oe_d2 ),
        .I1(\mem_ctrl_0/u5/state [6]),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\mem_ctrl_0/u5/state [5]),
        .I4(wb_wait_r2_i_1_n_0),
        .I5(pack_le1_i_2_n_0),
        .O(\FSM_sequential_state[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF999D)) 
    \FSM_sequential_state[5]_i_11 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\FSM_sequential_state[3]_i_17_n_0 ),
        .I3(\FSM_sequential_state[5]_i_17_n_0 ),
        .I4(\mem_ctrl_0/u5/state [2]),
        .I5(\mem_ctrl_0/u5/state [5]),
        .O(\FSM_sequential_state[5]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hD300)) 
    \FSM_sequential_state[5]_i_12 
       (.I0(\FSM_sequential_state[3]_i_11_n_0 ),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(\mem_ctrl_0/u5/state [2]),
        .O(\FSM_sequential_state[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h404C404040404040)) 
    \FSM_sequential_state[5]_i_13 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [5]),
        .I3(\FSM_sequential_state[5]_i_18_n_0 ),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\mem_ctrl_0/u5/state [3]),
        .O(\FSM_sequential_state[5]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[5]_i_14 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .O(\FSM_sequential_state[5]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \FSM_sequential_state[5]_i_15 
       (.I0(\mem_ctrl_0/sp_csc [2]),
        .I1(\mem_ctrl_0/csc [2]),
        .I2(\mem_ctrl_0/sp_csc [1]),
        .I3(\row_adr[10]_i_3_n_0 ),
        .I4(\mem_ctrl_0/csc [1]),
        .O(\FSM_sequential_state[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000005050030)) 
    \FSM_sequential_state[5]_i_16 
       (.I0(wb_wait_r2_i_1_n_0),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/wb_write_go ),
        .I3(\FSM_sequential_state[5]_i_17_n_0 ),
        .I4(\mem_ctrl_0/u5/state [5]),
        .I5(cke_r_i_6_n_0),
        .O(\FSM_sequential_state[5]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[5]_i_17 
       (.I0(cke_r_i_7_n_0),
        .I1(\mem_ctrl_0/wb_cycle ),
        .O(\FSM_sequential_state[5]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \FSM_sequential_state[5]_i_18 
       (.I0(\mem_ctrl_0/u5/burst_act083_in ),
        .I1(\mem_ctrl_0/u5/wb_write_go_r ),
        .I2(\FSM_sequential_state[3]_i_24_n_0 ),
        .O(\FSM_sequential_state[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F5F5F5F4)) 
    \FSM_sequential_state[5]_i_2 
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [5]),
        .I2(\FSM_sequential_state[5]_i_6_n_0 ),
        .I3(\FSM_sequential_state[5]_i_7_n_0 ),
        .I4(\FSM_sequential_state[5]_i_8_n_0 ),
        .I5(\FSM_sequential_state[5]_i_9_n_0 ),
        .O(\FSM_sequential_state[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1E001F00)) 
    \FSM_sequential_state[5]_i_3 
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/u5/state [4]),
        .I3(\mem_ctrl_0/u5/state [5]),
        .I4(\csc[11]_i_14_n_0 ),
        .I5(\FSM_sequential_state[5]_i_10_n_0 ),
        .O(\FSM_sequential_state[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000008F8FFF8F)) 
    \FSM_sequential_state[5]_i_4 
       (.I0(\mem_ctrl_0/u5/state [5]),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [4]),
        .I3(\FSM_sequential_state[5]_i_11_n_0 ),
        .I4(\FSM_sequential_state[5]_i_12_n_0 ),
        .I5(\FSM_sequential_state[5]_i_13_n_0 ),
        .O(\FSM_sequential_state[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \FSM_sequential_state[5]_i_5 
       (.I0(\FSM_sequential_state[5]_i_14_n_0 ),
        .I1(\FSM_sequential_state[5]_i_15_n_0 ),
        .I2(\mem_ctrl_0/u5/state [6]),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\mem_ctrl_0/u5/state [5]),
        .I5(\FSM_sequential_state[5]_i_16_n_0 ),
        .O(\FSM_sequential_state[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_state[5]_i_6 
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/u5/state [0]),
        .O(\FSM_sequential_state[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    \FSM_sequential_state[5]_i_7 
       (.I0(\mem_ctrl_0/wb_cycle ),
        .I1(\mem_ctrl_0/u5/susp_req_r ),
        .I2(\mem_ctrl_0/init_req ),
        .I3(\mem_ctrl_0/u5/cs_le_d184_out ),
        .O(\FSM_sequential_state[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_sequential_state[5]_i_8 
       (.I0(\mem_ctrl_0/rfr_req ),
        .I1(\mem_ctrl_0/u5/lookup_ready2 ),
        .I2(\mem_ctrl_0/lmr_req ),
        .O(\FSM_sequential_state[5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFF0C0400)) 
    \FSM_sequential_state[5]_i_9 
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\mem_ctrl_0/u5/state [2]),
        .I4(\mem_ctrl_0/u5/state [5]),
        .O(\FSM_sequential_state[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF080B0F0F)) 
    \FSM_sequential_state[6]_i_1 
       (.I0(\FSM_sequential_state[6]_i_3_n_0 ),
        .I1(\mem_ctrl_0/u5/state [5]),
        .I2(\mem_ctrl_0/u5/state [6]),
        .I3(\FSM_sequential_state[6]_i_4_n_0 ),
        .I4(\FSM_sequential_state[6]_i_5_n_0 ),
        .I5(\FSM_sequential_state[6]_i_6_n_0 ),
        .O(\FSM_sequential_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F2020202F202F20)) 
    \FSM_sequential_state[6]_i_10 
       (.I0(\mem_ctrl_0/u5/cmd_asserted ),
        .I1(\mem_ctrl_0/u5/mem_ack_d1 ),
        .I2(\mem_ctrl_0/u5/state [1]),
        .I3(\FSM_sequential_state[6]_i_25_n_0 ),
        .I4(\mem_ctrl_0/u5/cs_le_r ),
        .I5(\mem_ctrl_0/wb_cycle ),
        .O(\FSM_sequential_state[6]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hC700FFFF)) 
    \FSM_sequential_state[6]_i_11 
       (.I0(\mem_ctrl_0/u5/tmr_done ),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(\FSM_sequential_state[6]_i_26_n_0 ),
        .I4(\mem_ctrl_0/u5/state [0]),
        .O(\FSM_sequential_state[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h440C77CC770C77CC)) 
    \FSM_sequential_state[6]_i_12 
       (.I0(\FSM_sequential_state[6]_i_27_n_0 ),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\FSM_sequential_state[6]_i_28_n_0 ),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\mem_ctrl_0/u5/state [0]),
        .I5(\mem_ctrl_0/u5/tmr_done ),
        .O(\FSM_sequential_state[6]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \FSM_sequential_state[6]_i_13 
       (.I0(\mem_ctrl_0/u5/tmr_done ),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\mem_ctrl_0/u5/cmd_asserted ),
        .O(\FSM_sequential_state[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h02AA228A8AAAAA8A)) 
    \FSM_sequential_state[6]_i_14 
       (.I0(\FSM_sequential_state[6]_i_29_n_0 ),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/tmr_done ),
        .I3(\mem_ctrl_0/u5/state [0]),
        .I4(\mem_ctrl_0/u5/state [1]),
        .I5(\FSM_sequential_state[6]_i_30_n_0 ),
        .O(\FSM_sequential_state[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF28FF)) 
    \FSM_sequential_state[6]_i_15 
       (.I0(\mem_ctrl_0/u5/cmd_asserted ),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\mem_ctrl_0/u5/state [1]),
        .I5(\FSM_sequential_state[6]_i_31_n_0 ),
        .O(\FSM_sequential_state[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFF355F3FFF3FFF3)) 
    \FSM_sequential_state[6]_i_16 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/mc_br_r ),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\FSM_sequential_state[6]_i_32_n_0 ),
        .I5(\FSM_sequential_state[6]_i_33_n_0 ),
        .O(\FSM_sequential_state[6]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \FSM_sequential_state[6]_i_17 
       (.I0(mc_c_oe_i_5_n_0),
        .I1(\mem_ctrl_0/u5/state [6]),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\mem_ctrl_0/u5/oe_d2 ),
        .I4(atahost_o[20]),
        .O(\FSM_sequential_state[6]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[6]_i_18 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [5]),
        .O(\FSM_sequential_state[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E0E000E0)) 
    \FSM_sequential_state[6]_i_19 
       (.I0(bank_open_i_3_n_0),
        .I1(bank_open_i_5_n_0),
        .I2(\mem_ctrl_0/u5/lookup_ready2 ),
        .I3(atahost_o[19]),
        .I4(atahost_o[20]),
        .I5(\mem_ctrl_0/u5/p_69_in ),
        .O(\FSM_sequential_state[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2E222F2)) 
    \FSM_sequential_state[6]_i_2 
       (.I0(\mem_ctrl_0/u5/state [6]),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [1]),
        .I3(wb_wait_r2_i_1_n_0),
        .I4(\mem_ctrl_0/u5/state [2]),
        .I5(\FSM_sequential_state[6]_i_7_n_0 ),
        .O(\FSM_sequential_state[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \FSM_sequential_state[6]_i_20 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\mem_ctrl_0/u5/state [4]),
        .O(\FSM_sequential_state[6]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_state[6]_i_21 
       (.I0(\mem_ctrl_0/u5/state [5]),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/state [3]),
        .O(\FSM_sequential_state[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0054005400545555)) 
    \FSM_sequential_state[6]_i_22 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(wb_wait_r2_i_1_n_0),
        .I2(\mem_ctrl_0/u5/mem_ack_r ),
        .I3(\FSM_sequential_state[4]_i_9_n_0 ),
        .I4(\mem_ctrl_0/wb_write_go ),
        .I5(\FSM_sequential_state[0]_i_8_n_0 ),
        .O(\FSM_sequential_state[6]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_sequential_state[6]_i_23 
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/mc_ack_r ),
        .I2(\mem_ctrl_0/u5/tmr2_done ),
        .O(\FSM_sequential_state[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h4440000000004444)) 
    \FSM_sequential_state[6]_i_24 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(cke_r_i_7_n_0),
        .I3(\mem_ctrl_0/u5/oe_d2 ),
        .I4(\mem_ctrl_0/u5/state [2]),
        .I5(\mem_ctrl_0/u5/state [1]),
        .O(\FSM_sequential_state[6]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \FSM_sequential_state[6]_i_25 
       (.I0(\mem_ctrl_0/u5/tmr2_done ),
        .I1(\mem_ctrl_0/wb_cycle ),
        .I2(wb_wait_r2_i_1_n_0),
        .O(\FSM_sequential_state[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h44FF33CF77FF33CF)) 
    \FSM_sequential_state[6]_i_26 
       (.I0(\FSM_sequential_state[6]_i_34_n_0 ),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\FSM_sequential_state[6]_i_35_n_0 ),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\mem_ctrl_0/u5/state [2]),
        .I5(\mem_ctrl_0/u5/tmr2_done ),
        .O(\FSM_sequential_state[6]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBB8BB)) 
    \FSM_sequential_state[6]_i_27 
       (.I0(\mem_ctrl_0/u5/cmd_asserted ),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/wb_write_go ),
        .I3(\mem_ctrl_0/wb_cycle ),
        .I4(cke_r_i_7_n_0),
        .O(\FSM_sequential_state[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DFDDDFFF)) 
    \FSM_sequential_state[6]_i_28 
       (.I0(\mem_ctrl_0/u5/wb_wait_r ),
        .I1(\mem_ctrl_0/wb_write_go ),
        .I2(\mem_ctrl_0/csc [10]),
        .I3(\row_adr[10]_i_3_n_0 ),
        .I4(\mem_ctrl_0/sp_csc [10]),
        .I5(wb_wait_r2_i_1_n_0),
        .O(\FSM_sequential_state[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
    \FSM_sequential_state[6]_i_29 
       (.I0(\mem_ctrl_0/u5/tmr_done ),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(\mem_ctrl_0/u5/cmd_asserted ),
        .I4(\mem_ctrl_0/u5/state [0]),
        .I5(\mem_ctrl_0/u5/state [1]),
        .O(\FSM_sequential_state[6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFEEEFFFFFFFF)) 
    \FSM_sequential_state[6]_i_3 
       (.I0(\FSM_sequential_state[6]_i_8_n_0 ),
        .I1(\FSM_sequential_state[6]_i_9_n_0 ),
        .I2(\mem_ctrl_0/u5/state [4]),
        .I3(\FSM_sequential_state[6]_i_10_n_0 ),
        .I4(pack_le1_i_2_n_0),
        .I5(\FSM_sequential_state[6]_i_11_n_0 ),
        .O(\FSM_sequential_state[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F4444444F444F44)) 
    \FSM_sequential_state[6]_i_30 
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/cmd_asserted ),
        .I2(\mem_ctrl_0/u5/state [1]),
        .I3(\mem_ctrl_0/u5/tmr_done ),
        .I4(\mem_ctrl_0/wb_write_go ),
        .I5(\mem_ctrl_0/u5/wb_wait_r ),
        .O(\FSM_sequential_state[6]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFCF8BBB)) 
    \FSM_sequential_state[6]_i_31 
       (.I0(\FSM_sequential_state[6]_i_23_n_0 ),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/u5/state [4]),
        .I3(\mem_ctrl_0/u5/resume_req_r ),
        .I4(\mem_ctrl_0/u5/state [0]),
        .I5(\FSM_sequential_state[6]_i_36_n_0 ),
        .O(\FSM_sequential_state[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FCFC7400)) 
    \FSM_sequential_state[6]_i_32 
       (.I0(\mem_ctrl_0/u5/burst_act083_in ),
        .I1(\FSM_sequential_state[3]_i_24_n_0 ),
        .I2(\mem_ctrl_0/wb_cycle ),
        .I3(\mem_ctrl_0/u5/oe_d2 ),
        .I4(\mem_ctrl_0/u5/wb_write_go_r ),
        .I5(cke_r_i_7_n_0),
        .O(\FSM_sequential_state[6]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h8ABA)) 
    \FSM_sequential_state[6]_i_33 
       (.I0(\mem_ctrl_0/u5/cke_r ),
        .I1(\mem_ctrl_0/u5/cnt ),
        .I2(\FSM_sequential_state[3]_i_24_n_0 ),
        .I3(wb_wait_r2_i_1_n_0),
        .O(\FSM_sequential_state[6]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \FSM_sequential_state[6]_i_34 
       (.I0(\mem_ctrl_0/u5/oe_d2 ),
        .I1(\mem_ctrl_0/u5/ack_cnt_reg [2]),
        .I2(\mem_ctrl_0/u5/ack_cnt_reg [3]),
        .I3(\mem_ctrl_0/u5/ack_cnt_reg [1]),
        .I4(\mem_ctrl_0/u5/ack_cnt_reg [0]),
        .O(\FSM_sequential_state[6]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hAAAA8A80)) 
    \FSM_sequential_state[6]_i_35 
       (.I0(\mem_ctrl_0/u5/tmr_done ),
        .I1(\mem_ctrl_0/csc [10]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_csc [10]),
        .I4(\mem_ctrl_0/u5/cmd_asserted ),
        .O(\FSM_sequential_state[6]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[6]_i_36 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .O(\FSM_sequential_state[6]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \FSM_sequential_state[6]_i_4 
       (.I0(\FSM_sequential_state[6]_i_12_n_0 ),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\FSM_sequential_state[6]_i_13_n_0 ),
        .I3(\mem_ctrl_0/u5/state [2]),
        .I4(\FSM_sequential_state[6]_i_14_n_0 ),
        .O(\FSM_sequential_state[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDD5D5D5D)) 
    \FSM_sequential_state[6]_i_5 
       (.I0(\FSM_sequential_state[6]_i_15_n_0 ),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/state [4]),
        .I3(\mem_ctrl_0/u5/state [0]),
        .I4(\mem_ctrl_0/u5/state [2]),
        .I5(\FSM_sequential_state[6]_i_16_n_0 ),
        .O(\FSM_sequential_state[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAAAAAAA)) 
    \FSM_sequential_state[6]_i_6 
       (.I0(\FSM_sequential_state[6]_i_17_n_0 ),
        .I1(\FSM_sequential_state[6]_i_18_n_0 ),
        .I2(mc_c_oe_i_4_n_0),
        .I3(\FSM_sequential_state[6]_i_19_n_0 ),
        .I4(mc_c_oe_i_3_n_0),
        .I5(\FSM_sequential_state[6]_i_20_n_0 ),
        .O(\FSM_sequential_state[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h15151515FF151515)) 
    \FSM_sequential_state[6]_i_7 
       (.I0(\FSM_sequential_state[6]_i_21_n_0 ),
        .I1(\mem_ctrl_0/u5/state [6]),
        .I2(\mem_ctrl_0/u5/oe_d2 ),
        .I3(\mem_ctrl_0/u5/state [0]),
        .I4(\mem_ctrl_0/wb_write_go ),
        .I5(\mem_ctrl_0/u5/state [2]),
        .O(\FSM_sequential_state[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0000FE40)) 
    \FSM_sequential_state[6]_i_8 
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/state [2]),
        .I3(\mem_ctrl_0/u5/tmr2_done ),
        .I4(\mem_ctrl_0/u5/state [4]),
        .O(\FSM_sequential_state[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000101)) 
    \FSM_sequential_state[6]_i_9 
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\FSM_sequential_state[6]_i_22_n_0 ),
        .I3(dv_r_i_2_n_0),
        .I4(\FSM_sequential_state[6]_i_23_n_0 ),
        .I5(\FSM_sequential_state[6]_i_24_n_0 ),
        .O(\FSM_sequential_state[6]_i_9_n_0 ));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* srl_bus_name = "\ac97_0/in_valid_s1_reg " *) 
  (* srl_name = "\ac97_0/in_valid_s1_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ac97_0/in_valid_s1_reg[0]_srl2 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(clk_o_IBUF_BUFG),
        .D(\in_valid_s1_reg[0]_srl2_i_1_n_0 ),
        .Q(\ac97_0/in_valid_s1_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "\ac97_0/in_valid_s1_reg " *) 
  (* srl_name = "\ac97_0/in_valid_s1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ac97_0/in_valid_s1_reg[1]_srl2 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(clk_o_IBUF_BUFG),
        .D(\in_valid_s1_reg[1]_srl2_i_1_n_0 ),
        .Q(\ac97_0/in_valid_s1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "\ac97_0/in_valid_s1_reg " *) 
  (* srl_name = "\ac97_0/in_valid_s1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ac97_0/in_valid_s1_reg[2]_srl2 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(clk_o_IBUF_BUFG),
        .D(\in_valid_s1_reg[2]_srl2_i_1_n_0 ),
        .Q(\ac97_0/in_valid_s1_reg[2]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/in_valid_s_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/in_valid_s1_reg[0]_srl2_n_0 ),
        .Q(\ac97_0/in_valid_s [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/in_valid_s_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/in_valid_s1_reg[1]_srl2_n_0 ),
        .Q(\ac97_0/in_valid_s [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/in_valid_s_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/in_valid_s1_reg[2]_srl2_n_0 ),
        .Q(\ac97_0/in_valid_s [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/dout_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__0 [0]),
        .Q(\ac97_0/i4_dout [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/dout_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__0 [18]),
        .Q(\ac97_0/i4_dout [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/dout_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__0 [19]),
        .Q(\ac97_0/i4_dout [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/dout_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__0 [1]),
        .Q(\ac97_0/i4_dout [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/dout_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__0 [20]),
        .Q(\ac97_0/i4_dout [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/dout_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__0 [21]),
        .Q(\ac97_0/i4_dout [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/dout_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__0 [22]),
        .Q(\ac97_0/i4_dout [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/dout_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__0 [23]),
        .Q(\ac97_0/i4_dout [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/dout_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__0 [24]),
        .Q(\ac97_0/i4_dout [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/dout_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__0 [25]),
        .Q(\ac97_0/i4_dout [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/dout_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__0 [26]),
        .Q(\ac97_0/i4_dout [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/dout_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__0 [27]),
        .Q(\ac97_0/i4_dout [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/dout_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__0 [28]),
        .Q(\ac97_0/i4_dout [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/dout_reg[29] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__0 [29]),
        .Q(\ac97_0/i4_dout [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/dout_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__0 [2]),
        .Q(\ac97_0/i4_dout [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/dout_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__0 [3]),
        .Q(\ac97_0/i4_dout [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/dout_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__0 [4]),
        .Q(\ac97_0/i4_dout [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/dout_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__0 [5]),
        .Q(\ac97_0/i4_dout [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/empty_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u10/empty0 ),
        .Q(\ac97_0/i4_empty ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/full_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u10/full0 ),
        .Q(\ac97_0/i4_full ),
        .R(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \ac97_0/u10/mem_reg_0_3_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u10/rp_reg_n_0_[1] ,\ac97_0/u10/rp_reg_n_0_[0] }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u10/rp_reg_n_0_[1] ,\ac97_0/u10/rp_reg_n_0_[0] }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u10/rp_reg_n_0_[1] ,\ac97_0/u10/rp_reg_n_0_[0] }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u10/p_1_in }),
        .DIA({\<const1> ,\<const1> }),
        .DIB({\<const1> ,\<const1> }),
        .DIC({\<const1> ,\<const1> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(\ac97_0/dout0__0 [1:0]),
        .DOB(\ac97_0/dout0__0 [3:2]),
        .DOC(\ac97_0/dout0__0 [5:4]),
        .WCLK(clk_o_IBUF_BUFG),
        .WE(\ac97_0/p_0_in__0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \ac97_0/u10/mem_reg_0_3_18_23 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u10/rp_reg_n_0_[1] ,\ac97_0/u10/rp_reg_n_0_[0] }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u10/rp_reg_n_0_[1] ,\ac97_0/u10/rp_reg_n_0_[0] }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u10/rp_reg_n_0_[1] ,\ac97_0/u10/rp_reg_n_0_[0] }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u10/p_1_in }),
        .DIA({\ac97_0/u10/din_tmp [19],\ac97_0/u10/din_tmp [19]}),
        .DIB({\ac97_0/u10/din_tmp [21],\ac97_0/u10/din_tmp [21]}),
        .DIC({\ac97_0/u10/din_tmp [21],\ac97_0/u10/din_tmp [21]}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\ac97_0/dout0__0 [19:18]),
        .DOB(\ac97_0/dout0__0 [21:20]),
        .DOC(\ac97_0/dout0__0 [23:22]),
        .WCLK(clk_o_IBUF_BUFG),
        .WE(\ac97_0/p_0_in__0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \ac97_0/u10/mem_reg_0_3_24_29 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u10/rp_reg_n_0_[1] ,\ac97_0/u10/rp_reg_n_0_[0] }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u10/rp_reg_n_0_[1] ,\ac97_0/u10/rp_reg_n_0_[0] }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u10/rp_reg_n_0_[1] ,\ac97_0/u10/rp_reg_n_0_[0] }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u10/p_1_in }),
        .DIA({\ac97_0/u10/din_tmp [21],\ac97_0/u10/din_tmp [21]}),
        .DIB({\ac97_0/u10/din_tmp [21],\ac97_0/u10/din_tmp [21]}),
        .DIC({\ac97_0/u10/din_tmp [21],\ac97_0/u10/din_tmp [21]}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\ac97_0/dout0__0 [25:24]),
        .DOB(\ac97_0/dout0__0 [27:26]),
        .DOC(\ac97_0/dout0__0 [29:28]),
        .WCLK(clk_o_IBUF_BUFG),
        .WE(\ac97_0/p_0_in__0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/rp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\rp[0]_i_1__0_n_0 ),
        .Q(\ac97_0/u10/rp_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/rp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\rp[1]_i_1__0_n_0 ),
        .Q(\ac97_0/u10/rp_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/rp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\rp[2]_i_1__0_n_0 ),
        .Q(\ac97_0/u10/p_0_in ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/status_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[0]_i_1__0_n_0 ),
        .Q(\ac97_0/i4_status [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/status_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[1]_i_1__6_n_0 ),
        .Q(\ac97_0/i4_status [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/wp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/i4_we ),
        .D(\wp[0]_i_1__15_n_0 ),
        .Q(\ac97_0/u10/wp_reg_n_0_[0] ),
        .R(\wp[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/wp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/i4_we ),
        .D(\wp[1]_i_1__15_n_0 ),
        .Q(\ac97_0/u10/p_1_in [0]),
        .R(\wp[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/wp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/i4_we ),
        .D(\ac97_0/wp_p1__0 [2]),
        .Q(\ac97_0/u10/p_1_in [1]),
        .R(\wp[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u10/wp_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/i4_we ),
        .D(\ac97_0/wp_p1__0 [3]),
        .Q(\ac97_0/u10/wp_reg__0 ),
        .R(\wp[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/dout_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__1 [0]),
        .Q(\ac97_0/i6_dout [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/dout_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__1 [18]),
        .Q(\ac97_0/i6_dout [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/dout_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__1 [19]),
        .Q(\ac97_0/i6_dout [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/dout_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__1 [1]),
        .Q(\ac97_0/i6_dout [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/dout_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__1 [20]),
        .Q(\ac97_0/i6_dout [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/dout_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__1 [21]),
        .Q(\ac97_0/i6_dout [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/dout_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__1 [22]),
        .Q(\ac97_0/i6_dout [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/dout_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__1 [23]),
        .Q(\ac97_0/i6_dout [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/dout_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__1 [24]),
        .Q(\ac97_0/i6_dout [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/dout_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__1 [25]),
        .Q(\ac97_0/i6_dout [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/dout_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__1 [26]),
        .Q(\ac97_0/i6_dout [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/dout_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__1 [27]),
        .Q(\ac97_0/i6_dout [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/dout_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__1 [28]),
        .Q(\ac97_0/i6_dout [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/dout_reg[29] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__1 [29]),
        .Q(\ac97_0/i6_dout [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/dout_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__1 [2]),
        .Q(\ac97_0/i6_dout [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/dout_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__1 [3]),
        .Q(\ac97_0/i6_dout [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/dout_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__1 [4]),
        .Q(\ac97_0/i6_dout [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/dout_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0__1 [5]),
        .Q(\ac97_0/i6_dout [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/empty_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u11/empty0 ),
        .Q(\ac97_0/i6_empty ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/full_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u11/full0 ),
        .Q(\ac97_0/i6_full ),
        .R(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \ac97_0/u11/mem_reg_0_3_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u11/rp_reg_n_0_[1] ,\ac97_0/u11/rp_reg_n_0_[0] }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u11/rp_reg_n_0_[1] ,\ac97_0/u11/rp_reg_n_0_[0] }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u11/rp_reg_n_0_[1] ,\ac97_0/u11/rp_reg_n_0_[0] }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u11/p_1_in }),
        .DIA({\<const1> ,\<const1> }),
        .DIB({\<const1> ,\<const1> }),
        .DIC({\<const1> ,\<const1> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(\ac97_0/dout0__1 [1:0]),
        .DOB(\ac97_0/dout0__1 [3:2]),
        .DOC(\ac97_0/dout0__1 [5:4]),
        .WCLK(clk_o_IBUF_BUFG),
        .WE(\ac97_0/p_0_in__1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \ac97_0/u11/mem_reg_0_3_18_23 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u11/rp_reg_n_0_[1] ,\ac97_0/u11/rp_reg_n_0_[0] }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u11/rp_reg_n_0_[1] ,\ac97_0/u11/rp_reg_n_0_[0] }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u11/rp_reg_n_0_[1] ,\ac97_0/u11/rp_reg_n_0_[0] }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u11/p_1_in }),
        .DIA({\ac97_0/u11/din_tmp [19],\ac97_0/u11/din_tmp [19]}),
        .DIB({\ac97_0/u11/din_tmp [21],\ac97_0/u11/din_tmp [21]}),
        .DIC({\ac97_0/u11/din_tmp [21],\ac97_0/u11/din_tmp [21]}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\ac97_0/dout0__1 [19:18]),
        .DOB(\ac97_0/dout0__1 [21:20]),
        .DOC(\ac97_0/dout0__1 [23:22]),
        .WCLK(clk_o_IBUF_BUFG),
        .WE(\ac97_0/p_0_in__1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \ac97_0/u11/mem_reg_0_3_24_29 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u11/rp_reg_n_0_[1] ,\ac97_0/u11/rp_reg_n_0_[0] }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u11/rp_reg_n_0_[1] ,\ac97_0/u11/rp_reg_n_0_[0] }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u11/rp_reg_n_0_[1] ,\ac97_0/u11/rp_reg_n_0_[0] }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u11/p_1_in }),
        .DIA({\ac97_0/u11/din_tmp [21],\ac97_0/u11/din_tmp [21]}),
        .DIB({\ac97_0/u11/din_tmp [21],\ac97_0/u11/din_tmp [21]}),
        .DIC({\ac97_0/u11/din_tmp [21],\ac97_0/u11/din_tmp [21]}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\ac97_0/dout0__1 [25:24]),
        .DOB(\ac97_0/dout0__1 [27:26]),
        .DOC(\ac97_0/dout0__1 [29:28]),
        .WCLK(clk_o_IBUF_BUFG),
        .WE(\ac97_0/p_0_in__1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/rp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\rp[0]_i_1__1_n_0 ),
        .Q(\ac97_0/u11/rp_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/rp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\rp[1]_i_1__1_n_0 ),
        .Q(\ac97_0/u11/rp_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/rp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\rp[2]_i_1__1_n_0 ),
        .Q(\ac97_0/u11/p_0_in ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/status_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[0]_i_1__1_n_0 ),
        .Q(\ac97_0/i6_status [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/status_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[1]_i_1__7_n_0 ),
        .Q(\ac97_0/i6_status [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/wp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/i6_we ),
        .D(\wp[0]_i_1__16_n_0 ),
        .Q(\ac97_0/u11/wp_reg_n_0_[0] ),
        .R(\wp[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/wp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/i6_we ),
        .D(\wp[1]_i_1__16_n_0 ),
        .Q(\ac97_0/u11/p_1_in [0]),
        .R(\wp[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/wp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/i6_we ),
        .D(\ac97_0/wp_p1__1 [2]),
        .Q(\ac97_0/u11/p_1_in [1]),
        .R(\wp[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u11/wp_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/i6_we ),
        .D(\ac97_0/wp_p1__1 [3]),
        .Q(\ac97_0/u11/wp_reg__0 ),
        .R(\wp[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[0]),
        .Q(\ac97_0/wb_din [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[10]),
        .Q(\ac97_0/wb_din [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[11]),
        .Q(\ac97_0/wb_din [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[12]),
        .Q(\ac97_0/wb_din [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[13]),
        .Q(\ac97_0/wb_din [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[14]),
        .Q(\ac97_0/wb_din [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[15]),
        .Q(\ac97_0/wb_din [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[16]),
        .Q(\ac97_0/wb_din [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[17]),
        .Q(\ac97_0/wb_din [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[18]),
        .Q(\ac97_0/wb_din [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[19]),
        .Q(\ac97_0/wb_din [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[1]),
        .Q(\ac97_0/wb_din [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[20]),
        .Q(\ac97_0/wb_din [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[21]),
        .Q(\ac97_0/wb_din [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[22]),
        .Q(\ac97_0/wb_din [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[23]),
        .Q(\ac97_0/wb_din [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[24]),
        .Q(\ac97_0/wb_din [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[25]),
        .Q(\ac97_0/wb_din [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[26]),
        .Q(\ac97_0/wb_din [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[27]),
        .Q(\ac97_0/wb_din [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[28]),
        .Q(\ac97_0/wb_din [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[29] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[29]),
        .Q(\ac97_0/wb_din [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[2]),
        .Q(\ac97_0/wb_din [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[31] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[31]),
        .Q(\ac97_0/wb_din [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[3]),
        .Q(\ac97_0/wb_din [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[4]),
        .Q(\ac97_0/wb_din [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[5]),
        .Q(\ac97_0/wb_din [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[6]),
        .Q(\ac97_0/wb_din [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[7]),
        .Q(\ac97_0/wb_din [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[8]),
        .Q(\ac97_0/wb_din [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/dout_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_0_i[9]),
        .Q(\ac97_0/wb_din [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/i3_re_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/i3_re0 ),
        .Q(\ac97_0/i3_re ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/i4_re_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/i4_re0 ),
        .Q(\ac97_0/i4_re ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/i6_re_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/i6_re0 ),
        .Q(\ac97_0/i6_re ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/o3_we_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/o3_we0 ),
        .Q(\ac97_0/o3_we ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/o4_we_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/o4_we0 ),
        .Q(\ac97_0/o4_we ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/o6_we_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/o6_we0 ),
        .Q(\ac97_0/o6_we ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/o7_we_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/o7_we0 ),
        .Q(\ac97_0/o7_we ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/o8_we_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(o8_we_i_1__0_n_0),
        .Q(\ac97_0/o8_we ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/o9_we_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/o9_we0 ),
        .Q(\ac97_0/o9_we ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/re1_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/re10 ),
        .Q(\ac97_0/u12/re1 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/re2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/re20 ),
        .Q(\ac97_0/re2 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/rf_we_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/rf_we0 ),
        .Q(\ac97_0/rf_we ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [0]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [10]),
        .Q(p_0_in[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [11]),
        .Q(p_0_in[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [12]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[12] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [13]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[13] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [14]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[14] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [15]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[15] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [16]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[16] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [17]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[17] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [18]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[18] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [19]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[19] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [1]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [20]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[20] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [21]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[21] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [22]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[22] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [23]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[23] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [24]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[24] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [25]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[25] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [26]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[26] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [27]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[27] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [28]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[28] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[29] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [29]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[29] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [2]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [3]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [4]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [5]),
        .Q(\ac97_0/u12/wb_data_o_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [6]),
        .Q(p_0_in[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [7]),
        .Q(p_0_in[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [8]),
        .Q(p_0_in[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/wb_data_o_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/wb_data_o [9]),
        .Q(p_0_in[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/we1_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/we10 ),
        .Q(\ac97_0/u12/we1 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u12/we2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u12/we20 ),
        .Q(\ac97_0/u12/we2 ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/crac_r_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\crac_r[7]_i_1__0_n_0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_0/wb_din [16]),
        .Q(\ac97_0/data4 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/crac_r_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\crac_r[7]_i_1__0_n_0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_0/wb_din [17]),
        .Q(\ac97_0/data4 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/crac_r_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\crac_r[7]_i_1__0_n_0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [18]),
        .Q(\ac97_0/data4 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/crac_r_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\crac_r[7]_i_1__0_n_0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [19]),
        .Q(\ac97_0/data4 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/crac_r_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\crac_r[7]_i_1__0_n_0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_0/wb_din [20]),
        .Q(\ac97_0/data4 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/crac_r_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\crac_r[7]_i_1__0_n_0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_0/wb_din [21]),
        .Q(\ac97_0/data4 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/crac_r_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\crac_r[7]_i_1__0_n_0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_0/wb_din [22]),
        .Q(\ac97_0/data4 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/crac_r_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\crac_r[7]_i_1__0_n_0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [31]),
        .Q(\ac97_0/out_slt1 ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [0]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [10]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [11]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [12]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [13]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [14]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_0/wb_din [15]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [16]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [17]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [18]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [19]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [1]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [20]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [21]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_0/wb_din [22]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [23]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [2]),
        .Q(\ac97_0/mode [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [3]),
        .Q(\ac97_0/mode [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [4]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [5]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [6]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [7]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [8]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/icc_r_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [9]),
        .Q(\ac97_0/u13/icc_r_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [0]),
        .Q(\ac97_0/u13/intm [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [10]),
        .Q(\ac97_0/u13/intm [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [11]),
        .Q(\ac97_0/u13/intm [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [12]),
        .Q(\ac97_0/u13/intm [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [13]),
        .Q(\ac97_0/u13/intm [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [14]),
        .Q(\ac97_0/u13/intm [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [15]),
        .Q(\ac97_0/u13/intm [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_0/wb_din [16]),
        .Q(\ac97_0/u13/intm [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_0/wb_din [17]),
        .Q(\ac97_0/u13/intm [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [18]),
        .Q(\ac97_0/u13/intm [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [19]),
        .Q(\ac97_0/u13/intm [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [1]),
        .Q(\ac97_0/u13/intm [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_0/wb_din [20]),
        .Q(\ac97_0/u13/intm [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_0/wb_din [21]),
        .Q(\ac97_0/u13/intm [21]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_0/wb_din [22]),
        .Q(\ac97_0/u13/intm [22]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_0/wb_din [23]),
        .Q(\ac97_0/u13/intm [23]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [24]),
        .Q(\ac97_0/u13/intm [24]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [25]),
        .Q(\ac97_0/u13/intm [25]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [26]),
        .Q(\ac97_0/u13/intm [26]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [27]),
        .Q(\ac97_0/u13/intm [27]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [28]),
        .Q(\ac97_0/u13/intm [28]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [2]),
        .Q(\ac97_0/u13/intm [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [3]),
        .Q(\ac97_0/u13/intm [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [4]),
        .Q(\ac97_0/u13/intm [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [5]),
        .Q(\ac97_0/u13/intm [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [6]),
        .Q(\ac97_0/u13/intm [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [7]),
        .Q(\ac97_0/u13/intm [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [8]),
        .Q(\ac97_0/u13/intm [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/intm_r_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [9]),
        .Q(\ac97_0/u13/intm [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[0]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[10]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[11]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[12]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[13]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[14]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\u13/ints_r[15]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[16]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[17]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[18]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[19]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[1]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[20]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[21]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [21]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\u13/ints_r[22]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [22]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[23]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [23]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[24]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [24]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[25]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [25]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[26]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [26]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[27]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [27]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[28]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [28]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[2]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[3]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[4]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[5]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[6]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[7]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[8]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/ints_r_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u13/ints_r[9]_i_1_n_0 ),
        .Q(\ac97_0/u13/ints [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [0]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [10]),
        .Q(\ac97_0/o4_mode [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [11]),
        .Q(\ac97_0/o4_mode [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [12]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [13]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [14]),
        .Q(\ac97_0/cfg ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_0/wb_din [15]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [16]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [17]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [18]),
        .Q(\ac97_0/o6_mode [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [19]),
        .Q(\ac97_0/o6_mode [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [1]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [20]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [21]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_0/wb_din [22]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [23]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [24]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [25]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [26]),
        .Q(\ac97_0/o7_mode [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [27]),
        .Q(\ac97_0/o7_mode [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [28]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[29] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [29]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [2]),
        .Q(\ac97_0/o3_mode [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [3]),
        .Q(\ac97_0/o3_mode [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [4]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [5]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [6]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [7]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [8]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ0_r_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ00 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [9]),
        .Q(\ac97_0/u13/occ0_r_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ1_r_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [0]),
        .Q(\ac97_0/u13/occ1_r_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ1_r_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [10]),
        .Q(\ac97_0/o9_mode [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ1_r_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [11]),
        .Q(\ac97_0/o9_mode [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ1_r_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [12]),
        .Q(\ac97_0/u13/occ1_r_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ1_r_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [13]),
        .Q(\ac97_0/u13/occ1_r_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ1_r_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [14]),
        .Q(\ac97_0/u13/occ1_r_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ1_r_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ1_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_0/wb_din [15]),
        .Q(\ac97_0/u13/occ1_r_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ1_r_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [1]),
        .Q(\ac97_0/u13/occ1_r_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ1_r_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [2]),
        .Q(\ac97_0/o8_mode [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ1_r_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [3]),
        .Q(\ac97_0/o8_mode [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ1_r_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [4]),
        .Q(\ac97_0/u13/occ1_r_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ1_r_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [5]),
        .Q(\ac97_0/u13/occ1_r_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ1_r_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [6]),
        .Q(\ac97_0/u13/occ1_r_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ1_r_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [7]),
        .Q(\ac97_0/u13/occ1_r_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ1_r_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [8]),
        .Q(\ac97_0/u13/occ1_r_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u13/occ1_r_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/wb_din [9]),
        .Q(\ac97_0/u13/occ1_r_reg_n_0_[9] ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u0/en_out_l2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u14/u0/en_out_l20 ),
        .Q(\ac97_0/u14/u0/en_out_l2_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u0/en_out_l_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\u14/u0/en_out_l_i_1_n_0 ),
        .Q(\ac97_0/out_slt0 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u0/full_empty_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(full_empty_r_i_1_n_0),
        .D(\ac97_0/o3_empty ),
        .Q(\ac97_0/u14/u0/full_empty_r ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u1/en_out_l2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u14/u1/en_out_l20 ),
        .Q(\ac97_0/u14/u1/en_out_l2_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u1/en_out_l_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\u14/u1/en_out_l_i_1_n_0 ),
        .Q(\ac97_0/out_slt0 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u1/full_empty_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(full_empty_r_i_1_n_0),
        .D(\ac97_0/o4_empty ),
        .Q(\ac97_0/u14/u1/full_empty_r ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u2/en_out_l2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u14/u2/en_out_l20 ),
        .Q(\ac97_0/u14/u2/en_out_l2_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u2/en_out_l_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\u14/u2/en_out_l_i_1_n_0 ),
        .Q(\ac97_0/out_slt0 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u2/full_empty_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(full_empty_r_i_1_n_0),
        .D(\ac97_0/o6_empty ),
        .Q(\ac97_0/u14/u2/full_empty_r ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u3/en_out_l2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u14/u3/en_out_l20 ),
        .Q(\ac97_0/u14/u3/en_out_l2_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u3/en_out_l_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\u14/u3/en_out_l_i_1_n_0 ),
        .Q(\ac97_0/out_slt0 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u3/full_empty_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(full_empty_r_i_1_n_0),
        .D(\ac97_0/o7_empty ),
        .Q(\ac97_0/u14/u3/full_empty_r ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u4/en_out_l2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u14/u4/en_out_l20 ),
        .Q(\ac97_0/u14/u4/en_out_l2_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u4/en_out_l_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\u14/u4/en_out_l_i_1_n_0 ),
        .Q(\ac97_0/out_slt0 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u4/full_empty_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(full_empty_r_i_1_n_0),
        .D(\ac97_0/o8_empty ),
        .Q(\ac97_0/u14/u4/full_empty_r ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u5/en_out_l2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u14/u5/en_out_l20 ),
        .Q(\ac97_0/u14/u5/en_out_l2_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u5/en_out_l_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\u14/u5/en_out_l_i_1_n_0 ),
        .Q(\ac97_0/out_slt0 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u5/full_empty_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(full_empty_r_i_1_n_0),
        .D(\ac97_0/o9_empty ),
        .Q(\ac97_0/u14/u5/full_empty_r ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u6/en_out_l2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u14/u6/en_out_l20 ),
        .Q(\ac97_0/u14/u6/en_out_l2_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u6/en_out_l_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\u14/u6/en_out_l_i_1_n_0 ),
        .Q(\ac97_0/u14/u6/en_out_l_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u6/full_empty_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(full_empty_r_i_1__0_n_0),
        .Q(\ac97_0/u14/u6/full_empty_r ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u7/en_out_l2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u14/u7/en_out_l20 ),
        .Q(\ac97_0/u14/u7/en_out_l2_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u7/en_out_l_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\u14/u7/en_out_l_i_1_n_0 ),
        .Q(\ac97_0/u14/u7/en_out_l_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u7/full_empty_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(full_empty_r_i_1__1_n_0),
        .Q(\ac97_0/u14/u7/full_empty_r ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u8/en_out_l2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u14/u8/en_out_l20 ),
        .Q(\ac97_0/u14/u8/en_out_l2_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u8/en_out_l_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\u14/u8/en_out_l_i_1_n_0 ),
        .Q(\ac97_0/u14/u8/en_out_l_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u14/u8/full_empty_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(full_empty_r_i_1__2_n_0),
        .Q(\ac97_0/u14/u8/full_empty_r ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u15/crac_din_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\crac_din[2]_i_1_n_0 ),
        .Q(\ac97_0/data4 [2]));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u15/crac_rd_done_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u15/crac_rd_done0 ),
        .Q(\ac97_0/crac_rd_done ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u15/crac_rd_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u15/crac_rd_i_1_n_0 ),
        .Q(\ac97_0/u15/crac_rd ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u15/crac_we_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\crac_r[7]_i_1__0_n_0 ),
        .Q(\ac97_0/u15/crac_we_r ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u15/crac_wr_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u15/crac_wr_i_1_n_0 ),
        .Q(\ac97_0/crac_wr ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u15/rdd1_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u15/rdd1_i_1_n_0 ),
        .Q(\ac97_0/u15/rdd1 ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u15/rdd2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u15/rdd2_i_1_n_0 ),
        .Q(\ac97_0/u15/rdd2 ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u15/rdd3_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\u15/rdd3_i_1_n_0 ),
        .Q(\ac97_0/u15/rdd3 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u15/valid_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/valid_s ),
        .Q(\ac97_0/u15/valid_r ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u17/int_set_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\int_set[0]_i_1_n_0 ),
        .Q(\ac97_0/oc0_int_set [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u17/int_set_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/u17/int_set_reg00_out ),
        .Q(\ac97_0/oc0_int_set [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u17/int_set_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/u17/int_set_reg0 ),
        .Q(\ac97_0/oc0_int_set [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u18/int_set_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\int_set[0]_i_1__0_n_0 ),
        .Q(\ac97_0/oc1_int_set [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u18/int_set_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/u18/int_set_reg00_out ),
        .Q(\ac97_0/oc1_int_set [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u18/int_set_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/u18/int_set_reg0 ),
        .Q(\ac97_0/oc1_int_set [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u19/int_set_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\int_set[0]_i_1__1_n_0 ),
        .Q(\ac97_0/oc2_int_set [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u19/int_set_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/u19/int_set_reg00_out ),
        .Q(\ac97_0/oc2_int_set [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u19/int_set_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/u19/int_set_reg0 ),
        .Q(\ac97_0/oc2_int_set [2]));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u2/bit_clk_e_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u2/bit_clk_e0 ),
        .Q(\ac97_0/u2/bit_clk_e ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u2/bit_clk_r1_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u2/bit_clk_r ),
        .Q(\ac97_0/u2/bit_clk_r1 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u2/bit_clk_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(clk_o_IBUF_BUFG),
        .Q(\ac97_0/u2/bit_clk_r ),
        .R(\<const0> ));
  FDPE #(
    .INIT(1'b1)) 
    \ac97_0/u2/cnt_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/p_0_in__2__0 [0]),
        .PRE(\int_set[2]_i_2__5_n_0 ),
        .Q(\ac97_0/u2/cnt_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \ac97_0/u2/cnt_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/p_0_in__2__0 [1]),
        .PRE(\int_set[2]_i_2__5_n_0 ),
        .Q(\ac97_0/u2/cnt_reg__0 [1]));
  FDPE #(
    .INIT(1'b1)) 
    \ac97_0/u2/cnt_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/p_0_in__2__0 [2]),
        .PRE(\int_set[2]_i_2__5_n_0 ),
        .Q(\ac97_0/u2/cnt_reg__0 [2]));
  FDPE #(
    .INIT(1'b1)) 
    \ac97_0/u2/cnt_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/p_0_in__2__0 [3]),
        .PRE(\int_set[2]_i_2__5_n_0 ),
        .Q(\ac97_0/u2/cnt_reg__0 [3]));
  FDPE #(
    .INIT(1'b1)) 
    \ac97_0/u2/cnt_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/p_0_in__2__0 [4]),
        .PRE(\int_set[2]_i_2__5_n_0 ),
        .Q(\ac97_0/u2/cnt_reg__0 [4]));
  FDPE #(
    .INIT(1'b1)) 
    \ac97_0/u2/cnt_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/p_0_in__2__0 [5]),
        .PRE(\int_set[2]_i_2__5_n_0 ),
        .Q(\ac97_0/u2/cnt_reg__0 [5]));
  FDPE #(
    .INIT(1'b1)) 
    \ac97_0/u2/cnt_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/p_0_in__2__0 [6]),
        .PRE(\int_set[2]_i_2__5_n_0 ),
        .Q(\ac97_0/u2/cnt_reg__0 [6]));
  FDPE #(
    .INIT(1'b1)) 
    \ac97_0/u2/cnt_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/p_0_in__2__0 [7]),
        .PRE(\int_set[2]_i_2__5_n_0 ),
        .Q(\ac97_0/u2/cnt_reg__0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u2/suspended_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/to ),
        .Q(\ac97_0/u2/suspended_reg_n_0 ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u2/to_cnt_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\to_cnt[5]_i_1__0_n_0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/p_0_in__2 [0]),
        .Q(\ac97_0/u2/to_cnt_reg__0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u2/to_cnt_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\to_cnt[5]_i_1__0_n_0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/p_0_in__2 [1]),
        .Q(\ac97_0/u2/to_cnt_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u2/to_cnt_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\to_cnt[5]_i_1__0_n_0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\to_cnt[2]_i_1__0_n_0 ),
        .Q(\ac97_0/u2/to_cnt_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u2/to_cnt_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\to_cnt[5]_i_1__0_n_0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\to_cnt[3]_i_1__0_n_0 ),
        .Q(\ac97_0/u2/to_cnt_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u2/to_cnt_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\to_cnt[5]_i_1__0_n_0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\to_cnt[4]_i_1__0_n_0 ),
        .Q(\ac97_0/u2/to_cnt_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u2/to_cnt_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\to_cnt[5]_i_1__0_n_0 ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/p_0_in__2 [5]),
        .Q(\ac97_0/u2/to_cnt_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u20/int_set_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\int_set[0]_i_1__2_n_0 ),
        .Q(\ac97_0/oc3_int_set [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u20/int_set_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/u20/int_set_reg00_out ),
        .Q(\ac97_0/oc3_int_set [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u20/int_set_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/u20/int_set_reg0 ),
        .Q(\ac97_0/oc3_int_set [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u21/int_set_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\int_set[0]_i_1__3_n_0 ),
        .Q(\ac97_0/oc4_int_set [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u21/int_set_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_0/u21/int_set_reg00_out ),
        .Q(\ac97_0/oc4_int_set [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u21/int_set_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/u21/int_set_reg0 ),
        .Q(\ac97_0/oc4_int_set [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u22/int_set_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\int_set[0]_i_1__4_n_0 ),
        .Q(\ac97_0/oc5_int_set [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u22/int_set_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/u22/int_set_reg00_out ),
        .Q(\ac97_0/oc5_int_set [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u22/int_set_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/u22/int_set_reg0 ),
        .Q(\ac97_0/oc5_int_set [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u23/int_set_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\int_set[0]_i_1__5_n_0 ),
        .Q(\ac97_0/ic0_int_set [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u23/int_set_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/u23/int_set_reg00_out ),
        .Q(\ac97_0/ic0_int_set [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u23/int_set_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_0/u23/int_set_reg0 ),
        .Q(\ac97_0/ic0_int_set [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u24/int_set_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\int_set[0]_i_1__6_n_0 ),
        .Q(\ac97_0/ic1_int_set [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u24/int_set_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/u24/int_set_reg00_out ),
        .Q(\ac97_0/ic1_int_set [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u24/int_set_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/u24/int_set_reg0 ),
        .Q(\ac97_0/ic1_int_set [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u25/int_set_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\int_set[0]_i_1__7_n_0 ),
        .Q(\ac97_0/ic2_int_set [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u25/int_set_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/u25/int_set_reg00_out ),
        .Q(\ac97_0/ic2_int_set [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_0/u25/int_set_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__5_n_0 ),
        .D(\ac97_0/u25/int_set_reg0 ),
        .Q(\ac97_0/ic2_int_set [2]));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u3/empty_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u3/empty0 ),
        .Q(\ac97_0/o3_empty ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u3/rp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2_n_0 ),
        .D(\rp[0]_i_1__8_n_0 ),
        .Q(\ac97_0/u3/rp_reg_n_0_[0] ),
        .R(\rp[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u3/rp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2_n_0 ),
        .D(\rp[1]_i_1__8_n_0 ),
        .Q(\ac97_0/u3/rp_reg_n_0_[1] ),
        .R(\rp[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u3/rp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2_n_0 ),
        .D(\ac97_0/p_0_in__3 [2]),
        .Q(\ac97_0/u3/rp_reg_n_0_[2] ),
        .R(\rp[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u3/rp_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2_n_0 ),
        .D(\ac97_0/p_0_in__3 [3]),
        .Q(\ac97_0/u3/rp_reg__0 ),
        .R(\rp[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u3/status_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[0]_i_1__11_n_0 ),
        .Q(\ac97_0/o3_status [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u3/status_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/status0 ),
        .Q(\ac97_0/o3_status [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u3/wp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[0]_i_1_n_0 ),
        .Q(\ac97_0/u3/wp [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u3/wp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[1]_i_1_n_0 ),
        .Q(\ac97_0/u3/wp [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u3/wp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[2]_i_1_n_0 ),
        .Q(\ac97_0/u3/wp [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u4/empty_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u4/empty0 ),
        .Q(\ac97_0/o4_empty ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u4/rp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__0_n_0 ),
        .D(\rp[0]_i_1__9_n_0 ),
        .Q(\ac97_0/u4/rp_reg_n_0_[0] ),
        .R(\rp[3]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u4/rp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__0_n_0 ),
        .D(\rp[1]_i_1__9_n_0 ),
        .Q(\ac97_0/u4/rp_reg_n_0_[1] ),
        .R(\rp[3]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u4/rp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__0_n_0 ),
        .D(\ac97_0/p_0_in__4 [2]),
        .Q(\ac97_0/u4/rp_reg_n_0_[2] ),
        .R(\rp[3]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u4/rp_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__0_n_0 ),
        .D(\ac97_0/p_0_in__4 [3]),
        .Q(\ac97_0/u4/rp_reg__0 ),
        .R(\rp[3]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u4/status_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[0]_i_1__12_n_0 ),
        .Q(\ac97_0/o4_status [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u4/status_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[1]_i_1__0_n_0 ),
        .Q(\ac97_0/o4_status [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u4/wp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[0]_i_1__0_n_0 ),
        .Q(\ac97_0/u4/wp [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u4/wp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[1]_i_1__0_n_0 ),
        .Q(\ac97_0/u4/wp [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u4/wp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[2]_i_1__0_n_0 ),
        .Q(\ac97_0/u4/wp [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u5/empty_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u5/empty0 ),
        .Q(\ac97_0/o6_empty ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u5/rp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__1_n_0 ),
        .D(\rp[0]_i_1__10_n_0 ),
        .Q(\ac97_0/u5/rp_reg_n_0_[0] ),
        .R(\rp[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u5/rp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__1_n_0 ),
        .D(\rp[1]_i_1__10_n_0 ),
        .Q(\ac97_0/u5/rp_reg_n_0_[1] ),
        .R(\rp[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u5/rp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__1_n_0 ),
        .D(\ac97_0/p_0_in__5 [2]),
        .Q(\ac97_0/u5/rp_reg_n_0_[2] ),
        .R(\rp[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u5/rp_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__1_n_0 ),
        .D(\ac97_0/p_0_in__5 [3]),
        .Q(\ac97_0/u5/rp_reg__0 ),
        .R(\rp[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u5/status_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[0]_i_1__13_n_0 ),
        .Q(\ac97_0/o6_status [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u5/status_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[1]_i_1__1_n_0 ),
        .Q(\ac97_0/o6_status [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u5/wp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[0]_i_1__1_n_0 ),
        .Q(\ac97_0/u5/wp [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u5/wp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[1]_i_1__1_n_0 ),
        .Q(\ac97_0/u5/wp [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u5/wp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[2]_i_1__1_n_0 ),
        .Q(\ac97_0/u5/wp [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u6/empty_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u6/empty0 ),
        .Q(\ac97_0/o7_empty ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u6/rp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__2_n_0 ),
        .D(\rp[0]_i_1__11_n_0 ),
        .Q(\ac97_0/u6/rp_reg_n_0_[0] ),
        .R(\rp[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u6/rp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__2_n_0 ),
        .D(\rp[1]_i_1__11_n_0 ),
        .Q(\ac97_0/u6/rp_reg_n_0_[1] ),
        .R(\rp[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u6/rp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__2_n_0 ),
        .D(\ac97_0/p_0_in__6 [2]),
        .Q(\ac97_0/u6/rp_reg_n_0_[2] ),
        .R(\rp[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u6/rp_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__2_n_0 ),
        .D(\ac97_0/p_0_in__6 [3]),
        .Q(\ac97_0/u6/rp_reg__0 ),
        .R(\rp[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u6/status_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[0]_i_1__14_n_0 ),
        .Q(\ac97_0/o7_status [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u6/status_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[1]_i_1__2_n_0 ),
        .Q(\ac97_0/o7_status [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u6/wp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[0]_i_1__2_n_0 ),
        .Q(\ac97_0/u6/wp [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u6/wp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[1]_i_1__2_n_0 ),
        .Q(\ac97_0/u6/wp [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u6/wp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[2]_i_1__2_n_0 ),
        .Q(\ac97_0/u6/wp [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u7/empty_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u7/empty0 ),
        .Q(\ac97_0/o8_empty ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u7/rp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__3_n_0 ),
        .D(\rp[0]_i_1__12_n_0 ),
        .Q(\ac97_0/u7/rp_reg_n_0_[0] ),
        .R(\rp[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u7/rp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__3_n_0 ),
        .D(\rp[1]_i_1__12_n_0 ),
        .Q(\ac97_0/u7/rp_reg_n_0_[1] ),
        .R(\rp[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u7/rp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__3_n_0 ),
        .D(\ac97_0/p_0_in__7 [2]),
        .Q(\ac97_0/u7/rp_reg_n_0_[2] ),
        .R(\rp[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u7/rp_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__3_n_0 ),
        .D(\ac97_0/p_0_in__7 [3]),
        .Q(\ac97_0/u7/rp_reg__0 ),
        .R(\rp[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u7/status_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[0]_i_1__15_n_0 ),
        .Q(\ac97_0/o8_status [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u7/status_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[1]_i_1__3_n_0 ),
        .Q(\ac97_0/o8_status [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u7/wp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[0]_i_1__3_n_0 ),
        .Q(\ac97_0/u7/wp [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u7/wp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[1]_i_1__3_n_0 ),
        .Q(\ac97_0/u7/wp [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u7/wp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[2]_i_1__3_n_0 ),
        .Q(\ac97_0/u7/wp [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u8/empty_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u8/empty0 ),
        .Q(\ac97_0/o9_empty ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u8/rp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__4_n_0 ),
        .D(\rp[0]_i_1__13_n_0 ),
        .Q(\ac97_0/u8/rp_reg_n_0_[0] ),
        .R(\rp[3]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u8/rp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__4_n_0 ),
        .D(\rp[1]_i_1__13_n_0 ),
        .Q(\ac97_0/u8/rp_reg_n_0_[1] ),
        .R(\rp[3]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u8/rp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__4_n_0 ),
        .D(\ac97_0/p_0_in__8 [2]),
        .Q(\ac97_0/u8/rp_reg_n_0_[2] ),
        .R(\rp[3]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u8/rp_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__4_n_0 ),
        .D(\ac97_0/p_0_in__8 [3]),
        .Q(\ac97_0/u8/rp_reg__0 ),
        .R(\rp[3]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u8/status_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[0]_i_1__16_n_0 ),
        .Q(\ac97_0/o9_status [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u8/status_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[1]_i_1__4_n_0 ),
        .Q(\ac97_0/o9_status [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u8/wp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[0]_i_1__4_n_0 ),
        .Q(\ac97_0/u8/wp [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u8/wp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[1]_i_1__4_n_0 ),
        .Q(\ac97_0/u8/wp [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u8/wp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[2]_i_1__4_n_0 ),
        .Q(\ac97_0/u8/wp [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/dout_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0 [0]),
        .Q(\ac97_0/i3_dout [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/dout_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0 [18]),
        .Q(\ac97_0/i3_dout [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/dout_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0 [19]),
        .Q(\ac97_0/i3_dout [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/dout_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0 [1]),
        .Q(\ac97_0/i3_dout [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/dout_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0 [20]),
        .Q(\ac97_0/i3_dout [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/dout_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0 [21]),
        .Q(\ac97_0/i3_dout [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/dout_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0 [22]),
        .Q(\ac97_0/i3_dout [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/dout_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0 [23]),
        .Q(\ac97_0/i3_dout [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/dout_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0 [24]),
        .Q(\ac97_0/i3_dout [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/dout_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0 [25]),
        .Q(\ac97_0/i3_dout [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/dout_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0 [26]),
        .Q(\ac97_0/i3_dout [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/dout_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0 [27]),
        .Q(\ac97_0/i3_dout [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/dout_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0 [28]),
        .Q(\ac97_0/i3_dout [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/dout_reg[29] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0 [29]),
        .Q(\ac97_0/i3_dout [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/dout_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0 [2]),
        .Q(\ac97_0/i3_dout [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/dout_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0 [3]),
        .Q(\ac97_0/i3_dout [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/dout_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0 [4]),
        .Q(\ac97_0/i3_dout [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/dout_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/dout0 [5]),
        .Q(\ac97_0/i3_dout [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/empty_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u9/empty0 ),
        .Q(\ac97_0/i3_empty ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/full_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/u9/full0 ),
        .Q(\ac97_0/i3_full ),
        .R(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \ac97_0/u9/mem_reg_0_3_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u9/rp_reg_n_0_[1] ,\ac97_0/u9/rp_reg_n_0_[0] }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u9/rp_reg_n_0_[1] ,\ac97_0/u9/rp_reg_n_0_[0] }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u9/rp_reg_n_0_[1] ,\ac97_0/u9/rp_reg_n_0_[0] }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u9/p_1_in }),
        .DIA({\<const1> ,\<const1> }),
        .DIB({\<const1> ,\<const1> }),
        .DIC({\<const1> ,\<const1> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(\ac97_0/dout0 [1:0]),
        .DOB(\ac97_0/dout0 [3:2]),
        .DOC(\ac97_0/dout0 [5:4]),
        .WCLK(clk_o_IBUF_BUFG),
        .WE(\ac97_0/p_0_in ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \ac97_0/u9/mem_reg_0_3_18_23 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u9/rp_reg_n_0_[1] ,\ac97_0/u9/rp_reg_n_0_[0] }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u9/rp_reg_n_0_[1] ,\ac97_0/u9/rp_reg_n_0_[0] }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u9/rp_reg_n_0_[1] ,\ac97_0/u9/rp_reg_n_0_[0] }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u9/p_1_in }),
        .DIA({\ac97_0/u9/din_tmp [19],\ac97_0/u9/din_tmp [19]}),
        .DIB({\ac97_0/u9/din_tmp [21],\ac97_0/u9/din_tmp [21]}),
        .DIC({\ac97_0/u9/din_tmp [21],\ac97_0/u9/din_tmp [21]}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\ac97_0/dout0 [19:18]),
        .DOB(\ac97_0/dout0 [21:20]),
        .DOC(\ac97_0/dout0 [23:22]),
        .WCLK(clk_o_IBUF_BUFG),
        .WE(\ac97_0/p_0_in ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \ac97_0/u9/mem_reg_0_3_24_29 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u9/rp_reg_n_0_[1] ,\ac97_0/u9/rp_reg_n_0_[0] }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u9/rp_reg_n_0_[1] ,\ac97_0/u9/rp_reg_n_0_[0] }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u9/rp_reg_n_0_[1] ,\ac97_0/u9/rp_reg_n_0_[0] }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\ac97_0/u9/p_1_in }),
        .DIA({\ac97_0/u9/din_tmp [21],\ac97_0/u9/din_tmp [21]}),
        .DIB({\ac97_0/u9/din_tmp [21],\ac97_0/u9/din_tmp [21]}),
        .DIC({\ac97_0/u9/din_tmp [21],\ac97_0/u9/din_tmp [21]}),
        .DID({\<const0> ,\<const0> }),
        .DOA(\ac97_0/dout0 [25:24]),
        .DOB(\ac97_0/dout0 [27:26]),
        .DOC(\ac97_0/dout0 [29:28]),
        .WCLK(clk_o_IBUF_BUFG),
        .WE(\ac97_0/p_0_in ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/rp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\rp[0]_i_1_n_0 ),
        .Q(\ac97_0/u9/rp_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/rp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\rp[1]_i_1_n_0 ),
        .Q(\ac97_0/u9/rp_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/rp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\rp[2]_i_1_n_0 ),
        .Q(\ac97_0/u9/p_0_in ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/status_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[0]_i_1_n_0 ),
        .Q(\ac97_0/i3_status [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/status_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[1]_i_1__5_n_0 ),
        .Q(\ac97_0/i3_status [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/wp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/i3_we ),
        .D(\wp[0]_i_1__14_n_0 ),
        .Q(\ac97_0/u9/wp_reg_n_0_[0] ),
        .R(\wp[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/wp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/i3_we ),
        .D(\wp[1]_i_1__14_n_0 ),
        .Q(\ac97_0/u9/p_1_in [0]),
        .R(\wp[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/wp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/i3_we ),
        .D(\ac97_0/wp_p1 [2]),
        .Q(\ac97_0/u9/p_1_in [1]),
        .R(\wp[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/u9/wp_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_0/i3_we ),
        .D(\ac97_0/wp_p1 [3]),
        .Q(\ac97_0/u9/wp_reg__0 ),
        .R(\wp[3]_i_1_n_0 ));
  (* srl_name = "\ac97_0/valid_s1_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ac97_0/valid_s1_reg_srl2 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(clk_o_IBUF_BUFG),
        .D(valid_s1_reg_srl2_i_1_n_0),
        .Q(\ac97_0/valid_s1_reg_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_0/valid_s_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_0/valid_s1_reg_srl2_n_0 ),
        .Q(\ac97_0/valid_s ),
        .R(\<const0> ));
  (* srl_bus_name = "\ac97_1/in_valid_s1_reg " *) 
  (* srl_name = "\ac97_1/in_valid_s1_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ac97_1/in_valid_s1_reg[0]_srl2 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(clk_o_IBUF_BUFG),
        .D(\in_valid_s1_reg[0]_srl2_i_1__0_n_0 ),
        .Q(\ac97_1/in_valid_s1_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "\ac97_1/in_valid_s1_reg " *) 
  (* srl_name = "\ac97_1/in_valid_s1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ac97_1/in_valid_s1_reg[1]_srl2 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(clk_o_IBUF_BUFG),
        .D(\in_valid_s1_reg[1]_srl2_i_1__0_n_0 ),
        .Q(\ac97_1/in_valid_s1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "\ac97_1/in_valid_s1_reg " *) 
  (* srl_name = "\ac97_1/in_valid_s1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ac97_1/in_valid_s1_reg[2]_srl2 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(clk_o_IBUF_BUFG),
        .D(\in_valid_s1_reg[2]_srl2_i_1__0_n_0 ),
        .Q(\ac97_1/in_valid_s1_reg[2]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/in_valid_s_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/in_valid_s1_reg[0]_srl2_n_0 ),
        .Q(\ac97_1/in_valid_s [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/in_valid_s_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/in_valid_s1_reg[1]_srl2_n_0 ),
        .Q(\ac97_1/in_valid_s [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/in_valid_s_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/in_valid_s1_reg[2]_srl2_n_0 ),
        .Q(\ac97_1/in_valid_s [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u10/dout_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/dout0__0 [0]),
        .Q(\ac97_1/i4_dout [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u10/dout_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/dout0__0 [1]),
        .Q(\ac97_1/i4_dout [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u10/dout_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/dout0__0 [2]),
        .Q(\ac97_1/i4_dout [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u10/dout_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/dout0__0 [3]),
        .Q(\ac97_1/i4_dout [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u10/dout_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/dout0__0 [4]),
        .Q(\ac97_1/i4_dout [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u10/dout_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/dout0__0 [5]),
        .Q(\ac97_1/i4_dout [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u10/full_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u10/full0 ),
        .Q(\ac97_1/i4_full ),
        .R(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \ac97_1/u10/mem_reg_0_3_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\ac97_1/u10/p_1_in }),
        .DIA({\<const0> ,\<const0> }),
        .DIB({\<const0> ,\<const0> }),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(\ac97_1/dout0__0 [1:0]),
        .DOB(\ac97_1/dout0__0 [3:2]),
        .DOC(\ac97_1/dout0__0 [5:4]),
        .WCLK(clk_o_IBUF_BUFG),
        .WE(\ac97_1/p_0_in__0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u10/status_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[0]_i_1__9_n_0 ),
        .Q(\ac97_1/i4_status [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u10/status_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[1]_i_1__15_n_0 ),
        .Q(\ac97_1/i4_status [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u10/wp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\wp[3]_i_2__2_n_0 ),
        .D(\ac97_1/wp_p1__0 [0]),
        .Q(\ac97_1/u10/wp_reg_n_0_[0] ),
        .R(\wp[3]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u10/wp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\wp[3]_i_2__2_n_0 ),
        .D(\ac97_1/wp_p1__0 [1]),
        .Q(\ac97_1/u10/p_1_in [0]),
        .R(\wp[3]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u10/wp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\wp[3]_i_2__2_n_0 ),
        .D(\ac97_1/wp_p1__0 [2]),
        .Q(\ac97_1/u10/p_1_in [1]),
        .R(\wp[3]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u10/wp_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\wp[3]_i_2__2_n_0 ),
        .D(\ac97_1/wp_p1__0 [3]),
        .Q(\ac97_1/u10/wp_reg__0 ),
        .R(\wp[3]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u11/dout_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/dout0__1 [0]),
        .Q(\ac97_1/i6_dout [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u11/dout_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/dout0__1 [1]),
        .Q(\ac97_1/i6_dout [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u11/dout_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/dout0__1 [2]),
        .Q(\ac97_1/i6_dout [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u11/dout_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/dout0__1 [3]),
        .Q(\ac97_1/i6_dout [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u11/dout_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/dout0__1 [4]),
        .Q(\ac97_1/i6_dout [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u11/dout_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/dout0__1 [5]),
        .Q(\ac97_1/i6_dout [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u11/full_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u11/full0 ),
        .Q(\ac97_1/i6_full ),
        .R(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \ac97_1/u11/mem_reg_0_3_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\ac97_1/u11/p_1_in }),
        .DIA({\<const0> ,\<const0> }),
        .DIB({\<const0> ,\<const0> }),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(\ac97_1/dout0__1 [1:0]),
        .DOB(\ac97_1/dout0__1 [3:2]),
        .DOC(\ac97_1/dout0__1 [5:4]),
        .WCLK(clk_o_IBUF_BUFG),
        .WE(\ac97_1/p_0_in__1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u11/status_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[0]_i_1__10_n_0 ),
        .Q(\ac97_1/i6_status [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u11/status_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[1]_i_1__16_n_0 ),
        .Q(\ac97_1/i6_status [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u11/wp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\wp[3]_i_2__3_n_0 ),
        .D(\ac97_1/wp_p1__1 [0]),
        .Q(\ac97_1/u11/wp_reg_n_0_[0] ),
        .R(\wp[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u11/wp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\wp[3]_i_2__3_n_0 ),
        .D(\ac97_1/wp_p1__1 [1]),
        .Q(\ac97_1/u11/p_1_in [0]),
        .R(\wp[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u11/wp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\wp[3]_i_2__3_n_0 ),
        .D(\ac97_1/wp_p1__1 [2]),
        .Q(\ac97_1/u11/p_1_in [1]),
        .R(\wp[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u11/wp_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\wp[3]_i_2__3_n_0 ),
        .D(\ac97_1/wp_p1__1 [3]),
        .Q(\ac97_1/u11/wp_reg__0 ),
        .R(\wp[3]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[0]),
        .Q(\ac97_1/wb_din [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[10]),
        .Q(\ac97_1/wb_din [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[11]),
        .Q(\ac97_1/wb_din [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[12]),
        .Q(\ac97_1/wb_din [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[13]),
        .Q(\ac97_1/wb_din [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[14]),
        .Q(\ac97_1/wb_din [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[15]),
        .Q(\ac97_1/wb_din [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[16]),
        .Q(\ac97_1/wb_din [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[17]),
        .Q(\ac97_1/wb_din [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[18]),
        .Q(\ac97_1/wb_din [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[19]),
        .Q(\ac97_1/wb_din [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[1]),
        .Q(\ac97_1/wb_din [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[20]),
        .Q(\ac97_1/wb_din [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[21]),
        .Q(\ac97_1/wb_din [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[22]),
        .Q(\ac97_1/wb_din [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[23]),
        .Q(\ac97_1/wb_din [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[24]),
        .Q(\ac97_1/wb_din [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[25]),
        .Q(\ac97_1/wb_din [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[26]),
        .Q(\ac97_1/wb_din [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[27]),
        .Q(\ac97_1/wb_din [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[28]),
        .Q(\ac97_1/wb_din [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[29] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[29]),
        .Q(\ac97_1/wb_din [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[2]),
        .Q(\ac97_1/wb_din [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[31] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[31]),
        .Q(\ac97_1/wb_din [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[3]),
        .Q(\ac97_1/wb_din [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[4]),
        .Q(\ac97_1/wb_din [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[5]),
        .Q(\ac97_1/wb_din [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[6]),
        .Q(\ac97_1/wb_din [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[7]),
        .Q(\ac97_1/wb_din [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[8]),
        .Q(\ac97_1/wb_din [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/dout_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ac97_1_i[9]),
        .Q(\ac97_1/wb_din [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/o3_we_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(o3_we_i_2_n_0),
        .Q(\ac97_1/o3_we ),
        .R(o3_we_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/o4_we_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(o4_we_i_1__0_n_0),
        .Q(\ac97_1/o4_we ),
        .R(o3_we_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/o6_we_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(o6_we_i_1__0_n_0),
        .Q(\ac97_1/o6_we ),
        .R(o3_we_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/o7_we_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(o7_we_i_1__0_n_0),
        .Q(\ac97_1/o7_we ),
        .R(o3_we_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/o8_we_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(o8_we_i_1_n_0),
        .Q(\ac97_1/o8_we ),
        .R(o3_we_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/o9_we_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(o9_we_i_1__0_n_0),
        .Q(\ac97_1/o9_we ),
        .R(o3_we_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/rf_we_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/rf_we0 ),
        .Q(\ac97_1/rf_we ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [0]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [10]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [11]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[11] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [12]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[12] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [13]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[13] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [14]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[14] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [15]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[15] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [16]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[16] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [17]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[17] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [18]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[18] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [19]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[19] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [1]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [20]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[20] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [21]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[21] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [22]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[22] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [23]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[23] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [24]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[24] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [25]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[25] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [26]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[26] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [27]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[27] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [28]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[28] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[29] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [29]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[29] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [2]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [3]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [4]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [5]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [6]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [7]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[7] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [8]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[8] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/wb_data_o_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/wb_data_o [9]),
        .Q(\ac97_1/u12/wb_data_o_reg_n_0_[9] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/we1_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/we10 ),
        .Q(\ac97_1/u12/we1 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u12/we2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u12/we20 ),
        .Q(\ac97_1/u12/we2 ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/crac_r_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/crac_we ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [16]),
        .Q(\ac97_1/data4 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/crac_r_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/crac_we ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [17]),
        .Q(\ac97_1/data4 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/crac_r_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/crac_we ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [18]),
        .Q(\ac97_1/data4 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/crac_r_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/crac_we ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [19]),
        .Q(\ac97_1/data4 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/crac_r_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/crac_we ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [20]),
        .Q(\ac97_1/data4 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/crac_r_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/crac_we ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [21]),
        .Q(\ac97_1/data4 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/crac_r_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/crac_we ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [22]),
        .Q(\ac97_1/data4 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/crac_r_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/crac_we ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [31]),
        .Q(\ac97_1/out_slt1 ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [0]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [10]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [11]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [12]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [13]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [14]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [15]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [16]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [17]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [18]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [19]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [1]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [20]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [21]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [22]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [23]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [2]),
        .Q(\ac97_1/mode [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [3]),
        .Q(\ac97_1/mode [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [4]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [5]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [6]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [7]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [8]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/icc_r_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/icc_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [9]),
        .Q(\ac97_1/u13/icc_r_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [0]),
        .Q(\ac97_1/u13/intm [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [10]),
        .Q(\ac97_1/u13/intm [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [11]),
        .Q(\ac97_1/u13/intm [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [12]),
        .Q(\ac97_1/u13/intm [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [13]),
        .Q(\ac97_1/u13/intm [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [14]),
        .Q(\ac97_1/u13/intm [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [15]),
        .Q(\ac97_1/u13/intm [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [16]),
        .Q(\ac97_1/u13/intm [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [17]),
        .Q(\ac97_1/u13/intm [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [18]),
        .Q(\ac97_1/u13/intm [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [19]),
        .Q(\ac97_1/u13/intm [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [1]),
        .Q(\ac97_1/u13/intm [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [20]),
        .Q(\ac97_1/u13/intm [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [21]),
        .Q(\ac97_1/u13/intm [21]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [22]),
        .Q(\ac97_1/u13/intm [22]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [23]),
        .Q(\ac97_1/u13/intm [23]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [24]),
        .Q(\ac97_1/u13/intm [24]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [25]),
        .Q(\ac97_1/u13/intm [25]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [26]),
        .Q(\ac97_1/u13/intm [26]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [27]),
        .Q(\ac97_1/u13/intm [27]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [28]),
        .Q(\ac97_1/u13/intm [28]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [2]),
        .Q(\ac97_1/u13/intm [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [3]),
        .Q(\ac97_1/u13/intm [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [4]),
        .Q(\ac97_1/u13/intm [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [5]),
        .Q(\ac97_1/u13/intm [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [6]),
        .Q(\ac97_1/u13/intm [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [7]),
        .Q(\ac97_1/u13/intm [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [8]),
        .Q(\ac97_1/u13/intm [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/intm_r_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/intm_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [9]),
        .Q(\ac97_1/u13/intm [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[0]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[10]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [10]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[11]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [11]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[12]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [12]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[13]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [13]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[14]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [14]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\u13/ints_r[15]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [15]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[16]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [16]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[17]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [17]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[18]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [18]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[19]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [19]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[1]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[20]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [20]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\u13/ints_r[22]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [22]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[23]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [23]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\u13/ints_r[25]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [25]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[26]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [26]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[28]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [28]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[2]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[3]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[4]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[5]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\u13/ints_r[6]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [6]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\u13/ints_r[7]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [7]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u13/ints_r[8]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [8]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/ints_r_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\u13/ints_r[9]_i_1__0_n_0 ),
        .Q(\ac97_1/u13/ints [9]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [0]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [10]),
        .Q(\ac97_1/o4_mode [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [11]),
        .Q(\ac97_1/o4_mode [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [12]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [13]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [14]),
        .Q(\ac97_1/cfg ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [15]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [16]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [17]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [18]),
        .Q(\ac97_1/o6_mode [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [19]),
        .Q(\ac97_1/o6_mode [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [1]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [20]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [21]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [22]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [23]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [24]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [25]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [26]),
        .Q(\ac97_1/o7_mode [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [27]),
        .Q(\ac97_1/o7_mode [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [28]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[29] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [29]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [2]),
        .Q(\ac97_1/o3_mode [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [3]),
        .Q(\ac97_1/o3_mode [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [4]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [5]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [6]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [7]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [8]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ0_r_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ00 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [9]),
        .Q(\ac97_1/u13/occ0_r_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ1_r_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [0]),
        .Q(\ac97_1/u13/occ1_r_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ1_r_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [10]),
        .Q(\ac97_1/o9_mode [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ1_r_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [11]),
        .Q(\ac97_1/o9_mode [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ1_r_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [12]),
        .Q(\ac97_1/u13/occ1_r_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ1_r_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [13]),
        .Q(\ac97_1/u13/occ1_r_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ1_r_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [14]),
        .Q(\ac97_1/u13/occ1_r_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ1_r_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ1_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [15]),
        .Q(\ac97_1/u13/occ1_r_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ1_r_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [1]),
        .Q(\ac97_1/u13/occ1_r_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ1_r_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [2]),
        .Q(\ac97_1/o8_mode [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ1_r_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [3]),
        .Q(\ac97_1/o8_mode [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ1_r_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [4]),
        .Q(\ac97_1/u13/occ1_r_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ1_r_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [5]),
        .Q(\ac97_1/u13/occ1_r_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ1_r_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ1_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [6]),
        .Q(\ac97_1/u13/occ1_r_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ1_r_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ1_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [7]),
        .Q(\ac97_1/u13/occ1_r_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ1_r_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ1_r0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/wb_din [8]),
        .Q(\ac97_1/u13/occ1_r_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u13/occ1_r_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ac97_1/u13/occ1_r0 ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/wb_din [9]),
        .Q(\ac97_1/u13/occ1_r_reg_n_0_[9] ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u14/u0/en_out_l2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(en_out_l2_i_1__10_n_0),
        .Q(\ac97_1/u14/u0/en_out_l2_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u14/u0/en_out_l_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(en_out_l2_i_1__10_n_0),
        .Q(\ac97_1/out_slt0 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u14/u1/en_out_l2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(en_out_l2_i_1__11_n_0),
        .Q(\ac97_1/u14/u1/en_out_l2_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u14/u1/en_out_l_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(en_out_l2_i_1__11_n_0),
        .Q(\ac97_1/out_slt0 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u14/u2/en_out_l2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(en_out_l2_i_1__12_n_0),
        .Q(\ac97_1/u14/u2/en_out_l2_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u14/u2/en_out_l_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(en_out_l2_i_1__12_n_0),
        .Q(\ac97_1/out_slt0 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u14/u3/en_out_l2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(en_out_l2_i_1__13_n_0),
        .Q(\ac97_1/u14/u3/en_out_l2_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u14/u3/en_out_l_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(en_out_l2_i_1__13_n_0),
        .Q(\ac97_1/out_slt0 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u14/u4/en_out_l2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(en_out_l2_i_1__14_n_0),
        .Q(\ac97_1/u14/u4/en_out_l2_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u14/u4/en_out_l_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(en_out_l2_i_1__14_n_0),
        .Q(\ac97_1/out_slt0 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u14/u5/en_out_l2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(en_out_l2_i_1__15_n_0),
        .Q(\ac97_1/u14/u5/en_out_l2_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u14/u5/en_out_l_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(en_out_l2_i_1__15_n_0),
        .Q(\ac97_1/out_slt0 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u14/u6/en_out_l2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u14/u6/en_out_l20 ),
        .Q(\ac97_1/u14/u6/en_out_l2_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u14/u6/en_out_l_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u14/u6/en_out_l20 ),
        .Q(\ac97_1/u14/u6/en_out_l_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u14/u7/en_out_l2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u14/u7/en_out_l20 ),
        .Q(\ac97_1/u14/u7/en_out_l2_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u14/u7/en_out_l_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\u14/u7/en_out_l_i_1__0_n_0 ),
        .Q(\ac97_1/u14/u7/en_out_l_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u14/u8/en_out_l2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u14/u8/en_out_l20 ),
        .Q(\ac97_1/u14/u8/en_out_l2_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u14/u8/en_out_l_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\u14/u8/en_out_l_i_1__0_n_0 ),
        .Q(\ac97_1/u14/u8/en_out_l_reg_n_0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u15/crac_rd_done_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u15/crac_rd_done0 ),
        .Q(\ac97_1/crac_rd_done ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u15/crac_rd_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u15/crac_rd_i_1__0_n_0 ),
        .Q(\ac97_1/u15/crac_rd ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u15/crac_we_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/crac_we ),
        .Q(\ac97_1/u15/crac_we_r ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u15/crac_wr_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u15/crac_wr_i_1__0_n_0 ),
        .Q(\ac97_1/crac_wr ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u15/rdd1_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u15/rdd1_i_1__0_n_0 ),
        .Q(\ac97_1/u15/rdd1 ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u15/rdd2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u15/rdd2_i_1__0_n_0 ),
        .Q(\ac97_1/u15/rdd2 ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u15/rdd3_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\u15/rdd3_i_1__0_n_0 ),
        .Q(\ac97_1/u15/rdd3 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u15/valid_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/valid_s ),
        .Q(\ac97_1/u15/valid_r ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u17/int_set_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\int_set[0]_i_1__8_n_0 ),
        .Q(\ac97_1/oc0_int_set [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u17/int_set_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/u17/int_set_reg00_out ),
        .Q(\ac97_1/oc0_int_set [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u17/int_set_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/u17/int_set_reg0 ),
        .Q(\ac97_1/oc0_int_set [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u18/int_set_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\int_set[0]_i_1__9_n_0 ),
        .Q(\ac97_1/oc1_int_set [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u18/int_set_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/u18/int_set_reg00_out ),
        .Q(\ac97_1/oc1_int_set [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u18/int_set_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/u18/int_set_reg0 ),
        .Q(\ac97_1/oc1_int_set [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u19/int_set_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\int_set[0]_i_1__10_n_0 ),
        .Q(\ac97_1/oc2_int_set [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u19/int_set_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/u19/int_set_reg00_out ),
        .Q(\ac97_1/oc2_int_set [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u19/int_set_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/u19/int_set_reg0 ),
        .Q(\ac97_1/oc2_int_set [2]));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u2/bit_clk_e_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u2/bit_clk_e0 ),
        .Q(\ac97_1/u2/bit_clk_e ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u2/bit_clk_r1_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u2/bit_clk_r ),
        .Q(\ac97_1/u2/bit_clk_r1 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u2/bit_clk_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(clk_o_IBUF_BUFG),
        .Q(\ac97_1/u2/bit_clk_r ),
        .R(\<const0> ));
  FDPE #(
    .INIT(1'b1)) 
    \ac97_1/u2/cnt_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\cnt[0]_i_1__0_n_0 ),
        .PRE(\int_set[2]_i_2__4_n_0 ),
        .Q(\ac97_1/u2/cnt_reg__0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \ac97_1/u2/cnt_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/p_0_in__2__0 [1]),
        .PRE(\int_set[2]_i_2__4_n_0 ),
        .Q(\ac97_1/u2/cnt_reg__0 [1]));
  FDPE #(
    .INIT(1'b1)) 
    \ac97_1/u2/cnt_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/p_0_in__2__0 [2]),
        .PRE(\int_set[2]_i_2__4_n_0 ),
        .Q(\ac97_1/u2/cnt_reg__0 [2]));
  FDPE #(
    .INIT(1'b1)) 
    \ac97_1/u2/cnt_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/p_0_in__2__0 [3]),
        .PRE(\int_set[2]_i_2__4_n_0 ),
        .Q(\ac97_1/u2/cnt_reg__0 [3]));
  FDPE #(
    .INIT(1'b1)) 
    \ac97_1/u2/cnt_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/p_0_in__2__0 [4]),
        .PRE(\int_set[2]_i_2__4_n_0 ),
        .Q(\ac97_1/u2/cnt_reg__0 [4]));
  FDPE #(
    .INIT(1'b1)) 
    \ac97_1/u2/cnt_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/p_0_in__2__0 [5]),
        .PRE(\int_set[2]_i_2__4_n_0 ),
        .Q(\ac97_1/u2/cnt_reg__0 [5]));
  FDPE #(
    .INIT(1'b1)) 
    \ac97_1/u2/cnt_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/p_0_in__2__0 [6]),
        .PRE(\int_set[2]_i_2__4_n_0 ),
        .Q(\ac97_1/u2/cnt_reg__0 [6]));
  FDPE #(
    .INIT(1'b1)) 
    \ac97_1/u2/cnt_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/p_0_in__2__0 [7]),
        .PRE(\int_set[2]_i_2__4_n_0 ),
        .Q(\ac97_1/u2/cnt_reg__0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u2/suspended_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/to ),
        .Q(\ac97_1/u2/suspended_reg_n_0 ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u2/to_cnt_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\to_cnt[5]_i_1_n_0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\to_cnt[0]_i_1__0_n_0 ),
        .Q(\ac97_1/u2/to_cnt_reg__0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u2/to_cnt_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\to_cnt[5]_i_1_n_0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/p_0_in__2 [1]),
        .Q(\ac97_1/u2/to_cnt_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u2/to_cnt_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\to_cnt[5]_i_1_n_0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/p_0_in__2 [2]),
        .Q(\ac97_1/u2/to_cnt_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u2/to_cnt_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\to_cnt[5]_i_1_n_0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/p_0_in__2 [3]),
        .Q(\ac97_1/u2/to_cnt_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u2/to_cnt_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\to_cnt[5]_i_1_n_0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/p_0_in__2 [4]),
        .Q(\ac97_1/u2/to_cnt_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u2/to_cnt_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\to_cnt[5]_i_1_n_0 ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/p_0_in__2 [5]),
        .Q(\ac97_1/u2/to_cnt_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u20/int_set_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\int_set[0]_i_1__11_n_0 ),
        .Q(\ac97_1/oc3_int_set [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u20/int_set_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/u20/int_set_reg00_out ),
        .Q(\ac97_1/oc3_int_set [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u20/int_set_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/u20/int_set_reg0 ),
        .Q(\ac97_1/oc3_int_set [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u21/int_set_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\int_set[0]_i_1__12_n_0 ),
        .Q(\ac97_1/oc4_int_set [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u21/int_set_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/u21/int_set_reg00_out ),
        .Q(\ac97_1/oc4_int_set [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u21/int_set_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/u21/int_set_reg0 ),
        .Q(\ac97_1/oc4_int_set [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u22/int_set_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\int_set[0]_i_1__13_n_0 ),
        .Q(\ac97_1/oc5_int_set [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u22/int_set_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/u22/int_set_reg00_out ),
        .Q(\ac97_1/oc5_int_set [1]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u22/int_set_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/u22/int_set_reg0 ),
        .Q(\ac97_1/oc5_int_set [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u23/int_set_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\int_set[0]_i_1__14_n_0 ),
        .Q(\ac97_1/ic0_int_set [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u23/int_set_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/u23/int_set_reg0 ),
        .Q(\ac97_1/ic0_int_set [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u24/int_set_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\int_set[0]_i_1__15_n_0 ),
        .Q(\ac97_1/ic1_int_set [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u24/int_set_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[1]_i_2_n_0 ),
        .D(\ac97_1/u24/int_set_reg0 ),
        .Q(\ac97_1/ic1_int_set [2]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u25/int_set_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\int_set[0]_i_1__16_n_0 ),
        .Q(\ac97_1/ic2_int_set [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ac97_1/u25/int_set_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\int_set[2]_i_2__4_n_0 ),
        .D(\ac97_1/u25/int_set_reg0 ),
        .Q(\ac97_1/ic2_int_set [2]));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u3/empty_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u3/empty0 ),
        .Q(\ac97_1/o3_empty ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u3/rp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__5_n_0 ),
        .D(\ac97_1/p_0_in__3 [0]),
        .Q(\ac97_1/u3/rp_reg_n_0_[0] ),
        .R(\rp[3]_i_1__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u3/rp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__5_n_0 ),
        .D(\ac97_1/p_0_in__3 [1]),
        .Q(\ac97_1/u3/rp_reg_n_0_[1] ),
        .R(\rp[3]_i_1__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u3/rp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__5_n_0 ),
        .D(\ac97_1/p_0_in__3 [2]),
        .Q(\ac97_1/u3/rp_reg_n_0_[2] ),
        .R(\rp[3]_i_1__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u3/rp_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__5_n_0 ),
        .D(\ac97_1/p_0_in__3 [3]),
        .Q(\ac97_1/u3/rp_reg__0 ),
        .R(\rp[3]_i_1__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u3/status_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/status0 [0]),
        .Q(\ac97_1/o3_status [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u3/status_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/status0 [1]),
        .Q(\ac97_1/o3_status [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u3/wp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[0]_i_1__5_n_0 ),
        .Q(\ac97_1/u3/wp [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u3/wp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[1]_i_1__5_n_0 ),
        .Q(\ac97_1/u3/wp [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u3/wp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[2]_i_1__8_n_0 ),
        .Q(\ac97_1/u3/wp [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u4/empty_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u4/empty0 ),
        .Q(\ac97_1/o4_empty ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u4/rp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__6_n_0 ),
        .D(\ac97_1/p_0_in__4 [0]),
        .Q(\ac97_1/u4/rp_reg_n_0_[0] ),
        .R(\rp[3]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u4/rp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__6_n_0 ),
        .D(\ac97_1/p_0_in__4 [1]),
        .Q(\ac97_1/u4/rp_reg_n_0_[1] ),
        .R(\rp[3]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u4/rp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__6_n_0 ),
        .D(\ac97_1/p_0_in__4 [2]),
        .Q(\ac97_1/u4/rp_reg_n_0_[2] ),
        .R(\rp[3]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u4/rp_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__6_n_0 ),
        .D(\ac97_1/p_0_in__4 [3]),
        .Q(\ac97_1/u4/rp_reg__0 ),
        .R(\rp[3]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u4/status_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[0]_i_1__3_n_0 ),
        .Q(\ac97_1/o4_status [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u4/status_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[1]_i_1__9_n_0 ),
        .Q(\ac97_1/o4_status [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u4/wp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[0]_i_1__6_n_0 ),
        .Q(\ac97_1/u4/wp [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u4/wp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[1]_i_1__6_n_0 ),
        .Q(\ac97_1/u4/wp [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u4/wp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[2]_i_1__9_n_0 ),
        .Q(\ac97_1/u4/wp [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u5/empty_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u5/empty0 ),
        .Q(\ac97_1/o6_empty ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u5/rp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__7_n_0 ),
        .D(\ac97_1/p_0_in__5 [0]),
        .Q(\ac97_1/u5/rp_reg_n_0_[0] ),
        .R(\rp[3]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u5/rp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__7_n_0 ),
        .D(\ac97_1/p_0_in__5 [1]),
        .Q(\ac97_1/u5/rp_reg_n_0_[1] ),
        .R(\rp[3]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u5/rp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__7_n_0 ),
        .D(\ac97_1/p_0_in__5 [2]),
        .Q(\ac97_1/u5/rp_reg_n_0_[2] ),
        .R(\rp[3]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u5/rp_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__7_n_0 ),
        .D(\ac97_1/p_0_in__5 [3]),
        .Q(\ac97_1/u5/rp_reg__0 ),
        .R(\rp[3]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u5/status_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[0]_i_1__4_n_0 ),
        .Q(\ac97_1/o6_status [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u5/status_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[1]_i_1__10_n_0 ),
        .Q(\ac97_1/o6_status [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u5/wp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[0]_i_1__7_n_0 ),
        .Q(\ac97_1/u5/wp [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u5/wp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[1]_i_1__7_n_0 ),
        .Q(\ac97_1/u5/wp [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u5/wp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[2]_i_1__10_n_0 ),
        .Q(\ac97_1/u5/wp [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u6/empty_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u6/empty0 ),
        .Q(\ac97_1/o7_empty ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u6/rp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__8_n_0 ),
        .D(\ac97_1/p_0_in__6 [0]),
        .Q(\ac97_1/u6/rp_reg_n_0_[0] ),
        .R(\rp[3]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u6/rp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__8_n_0 ),
        .D(\ac97_1/p_0_in__6 [1]),
        .Q(\ac97_1/u6/rp_reg_n_0_[1] ),
        .R(\rp[3]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u6/rp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__8_n_0 ),
        .D(\ac97_1/p_0_in__6 [2]),
        .Q(\ac97_1/u6/rp_reg_n_0_[2] ),
        .R(\rp[3]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u6/rp_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__8_n_0 ),
        .D(\ac97_1/p_0_in__6 [3]),
        .Q(\ac97_1/u6/rp_reg__0 ),
        .R(\rp[3]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u6/status_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[0]_i_1__5_n_0 ),
        .Q(\ac97_1/o7_status [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u6/status_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[1]_i_1__11_n_0 ),
        .Q(\ac97_1/o7_status [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u6/wp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[0]_i_1__8_n_0 ),
        .Q(\ac97_1/u6/wp [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u6/wp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[1]_i_1__8_n_0 ),
        .Q(\ac97_1/u6/wp [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u6/wp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[2]_i_1__11_n_0 ),
        .Q(\ac97_1/u6/wp [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u7/empty_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u7/empty0 ),
        .Q(\ac97_1/o8_empty ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u7/rp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__9_n_0 ),
        .D(\ac97_1/p_0_in__7 [0]),
        .Q(\ac97_1/u7/rp_reg_n_0_[0] ),
        .R(\rp[3]_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u7/rp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__9_n_0 ),
        .D(\ac97_1/p_0_in__7 [1]),
        .Q(\ac97_1/u7/rp_reg_n_0_[1] ),
        .R(\rp[3]_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u7/rp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__9_n_0 ),
        .D(\ac97_1/p_0_in__7 [2]),
        .Q(\ac97_1/u7/rp_reg_n_0_[2] ),
        .R(\rp[3]_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u7/rp_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__9_n_0 ),
        .D(\ac97_1/p_0_in__7 [3]),
        .Q(\ac97_1/u7/rp_reg__0 ),
        .R(\rp[3]_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u7/status_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[0]_i_1__6_n_0 ),
        .Q(\ac97_1/o8_status [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u7/status_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[1]_i_1__12_n_0 ),
        .Q(\ac97_1/o8_status [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u7/wp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[0]_i_1__9_n_0 ),
        .Q(\ac97_1/u7/wp [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u7/wp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[1]_i_1__9_n_0 ),
        .Q(\ac97_1/u7/wp [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u7/wp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[2]_i_1__12_n_0 ),
        .Q(\ac97_1/u7/wp [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u8/empty_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u8/empty0 ),
        .Q(\ac97_1/o9_empty ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u8/rp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__10_n_0 ),
        .D(\ac97_1/p_0_in__8 [0]),
        .Q(\ac97_1/u8/rp_reg_n_0_[0] ),
        .R(\rp[3]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u8/rp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__10_n_0 ),
        .D(\ac97_1/p_0_in__8 [1]),
        .Q(\ac97_1/u8/rp_reg_n_0_[1] ),
        .R(\rp[3]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u8/rp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__10_n_0 ),
        .D(\ac97_1/p_0_in__8 [2]),
        .Q(\ac97_1/u8/rp_reg_n_0_[2] ),
        .R(\rp[3]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u8/rp_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rp[3]_i_2__10_n_0 ),
        .D(\ac97_1/p_0_in__8 [3]),
        .Q(\ac97_1/u8/rp_reg__0 ),
        .R(\rp[3]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u8/status_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[0]_i_1__7_n_0 ),
        .Q(\ac97_1/o9_status [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u8/status_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[1]_i_1__13_n_0 ),
        .Q(\ac97_1/o9_status [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u8/wp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[0]_i_1__10_n_0 ),
        .Q(\ac97_1/u8/wp [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u8/wp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[1]_i_1__10_n_0 ),
        .Q(\ac97_1/u8/wp [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u8/wp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\wp[2]_i_1__13_n_0 ),
        .Q(\ac97_1/u8/wp [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u9/dout_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/dout0 [0]),
        .Q(\ac97_1/i3_dout [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u9/dout_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/dout0 [1]),
        .Q(\ac97_1/i3_dout [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u9/dout_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/dout0 [2]),
        .Q(\ac97_1/i3_dout [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u9/dout_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/dout0 [3]),
        .Q(\ac97_1/i3_dout [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u9/dout_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/dout0 [4]),
        .Q(\ac97_1/i3_dout [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u9/dout_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/dout0 [5]),
        .Q(\ac97_1/i3_dout [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u9/full_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/u9/full0 ),
        .Q(\ac97_1/i3_full ),
        .R(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \ac97_1/u9/mem_reg_0_3_0_5 
       (.ADDRA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRB({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRC({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRD({\<const0> ,\<const0> ,\<const0> ,\ac97_1/u9/p_1_in }),
        .DIA({\<const0> ,\<const0> }),
        .DIB({\<const0> ,\<const0> }),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(\ac97_1/dout0 [1:0]),
        .DOB(\ac97_1/dout0 [3:2]),
        .DOC(\ac97_1/dout0 [5:4]),
        .WCLK(clk_o_IBUF_BUFG),
        .WE(\ac97_1/p_0_in ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u9/status_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[0]_i_1__8_n_0 ),
        .Q(\ac97_1/i3_status [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u9/status_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\status[1]_i_1__14_n_0 ),
        .Q(\ac97_1/i3_status [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u9/wp_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\wp[3]_i_2__4_n_0 ),
        .D(\ac97_1/wp_p1 [0]),
        .Q(\ac97_1/u9/wp_reg_n_0_[0] ),
        .R(\wp[3]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u9/wp_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\wp[3]_i_2__4_n_0 ),
        .D(\ac97_1/wp_p1 [1]),
        .Q(\ac97_1/u9/p_1_in [0]),
        .R(\wp[3]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u9/wp_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\wp[3]_i_2__4_n_0 ),
        .D(\ac97_1/wp_p1 [2]),
        .Q(\ac97_1/u9/p_1_in [1]),
        .R(\wp[3]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/u9/wp_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\wp[3]_i_2__4_n_0 ),
        .D(\ac97_1/wp_p1 [3]),
        .Q(\ac97_1/u9/wp_reg__0 ),
        .R(\wp[3]_i_1__2_n_0 ));
  (* srl_name = "\ac97_1/valid_s1_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ac97_1/valid_s1_reg_srl2 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(clk_o_IBUF_BUFG),
        .D(valid_s1_reg_srl2_i_1__0_n_0),
        .Q(\ac97_1/valid_s1_reg_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ac97_1/valid_s_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\ac97_1/valid_s1_reg_srl2_n_0 ),
        .Q(\ac97_1/valid_s ),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'h1)) 
    \ack_cnt[0]_i_1 
       (.I0(\mem_ctrl_0/u5/ack_cnt_reg [0]),
        .I1(\mem_ctrl_0/u5/no_wb_cycle ),
        .O(\mem_ctrl_0/p_0_in__2 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h1441)) 
    \ack_cnt[1]_i_1 
       (.I0(\mem_ctrl_0/u5/no_wb_cycle ),
        .I1(\mem_ctrl_0/u5/ack_cnt_reg [1]),
        .I2(\ack_cnt[3]_i_3_n_0 ),
        .I3(\mem_ctrl_0/u5/ack_cnt_reg [0]),
        .O(\ack_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h14505041)) 
    \ack_cnt[2]_i_1 
       (.I0(\mem_ctrl_0/u5/no_wb_cycle ),
        .I1(\mem_ctrl_0/u5/ack_cnt_reg [1]),
        .I2(\mem_ctrl_0/u5/ack_cnt_reg [2]),
        .I3(\ack_cnt[3]_i_3_n_0 ),
        .I4(\mem_ctrl_0/u5/ack_cnt_reg [0]),
        .O(\ack_cnt[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \ack_cnt[3]_i_1 
       (.I0(mem_ack_r_i_2_n_0),
        .I1(\mem_ctrl_0/dv ),
        .I2(\mem_ctrl_0/u5/no_wb_cycle ),
        .O(\ack_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1555555440000001)) 
    \ack_cnt[3]_i_2 
       (.I0(\mem_ctrl_0/u5/no_wb_cycle ),
        .I1(\mem_ctrl_0/u5/ack_cnt_reg [0]),
        .I2(\mem_ctrl_0/u5/ack_cnt_reg [1]),
        .I3(\ack_cnt[3]_i_3_n_0 ),
        .I4(\mem_ctrl_0/u5/ack_cnt_reg [2]),
        .I5(\mem_ctrl_0/u5/ack_cnt_reg [3]),
        .O(\ack_cnt[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ack_cnt[3]_i_3 
       (.I0(\mem_ctrl_0/dv ),
        .I1(mem_ack_r_i_2_n_0),
        .O(\ack_cnt[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[0]_i_1 
       (.I0(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[0] ),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[0]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[0]_i_2 
       (.I0(atahost_o[34]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[33]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[32]),
        .O(\acs_addr[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[10]_i_1 
       (.I0(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[10] ),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[10]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[10]_i_2 
       (.I0(atahost_o[44]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[43]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[42]),
        .O(\acs_addr[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[11]_i_1 
       (.I0(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[11] ),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[11]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[11]_i_2 
       (.I0(atahost_o[45]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[44]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[43]),
        .O(\acs_addr[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[12]_i_1 
       (.I0(\mem_ctrl_0/u1/inc_out0 [0]),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[12]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[12]_i_2 
       (.I0(atahost_o[46]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[45]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[44]),
        .O(\acs_addr[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[13]_i_1 
       (.I0(\mem_ctrl_0/u1/inc_out0 [1]),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[13]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[13]_i_2 
       (.I0(atahost_o[47]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[46]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[45]),
        .O(\acs_addr[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[14]_i_1 
       (.I0(\mem_ctrl_0/u1/inc_out0 [2]),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[14]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[14]_i_2 
       (.I0(atahost_o[48]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[47]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[46]),
        .O(\acs_addr[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[15]_i_1 
       (.I0(\mem_ctrl_0/u1/inc_out0 [3]),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[15]_i_3_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[15]_i_3 
       (.I0(atahost_o[49]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[48]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[47]),
        .O(\acs_addr[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acs_addr[15]_i_7 
       (.I0(\mem_ctrl_0/u1/p_0_in [0]),
        .I1(\mem_ctrl_0/u1/inc_next ),
        .O(\acs_addr[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[16]_i_1 
       (.I0(\mem_ctrl_0/u1/inc_out0 [4]),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[16]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[16]_i_2 
       (.I0(atahost_o[0]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[49]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[48]),
        .O(\acs_addr[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[17]_i_1 
       (.I0(\mem_ctrl_0/u1/inc_out0 [5]),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[17]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[17]_i_2 
       (.I0(atahost_o[1]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[0]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[49]),
        .O(\acs_addr[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[18]_i_1 
       (.I0(\mem_ctrl_0/u1/inc_out0 [6]),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[18]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[18]_i_2 
       (.I0(atahost_o[2]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[1]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[0]),
        .O(\acs_addr[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[19]_i_1 
       (.I0(\mem_ctrl_0/u1/inc_out0 [7]),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[19]_i_3_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[19]_i_3 
       (.I0(atahost_o[3]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[2]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[1]),
        .O(\acs_addr[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[1]_i_1 
       (.I0(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[1] ),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[1]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[1]_i_2 
       (.I0(atahost_o[35]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[34]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[33]),
        .O(\acs_addr[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[20]_i_1 
       (.I0(\mem_ctrl_0/u1/inc_out0 [8]),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[20]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[20]_i_2 
       (.I0(atahost_o[4]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[3]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[2]),
        .O(\acs_addr[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[21]_i_1 
       (.I0(\mem_ctrl_0/u1/inc_out0 [9]),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[21]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[21]_i_2 
       (.I0(atahost_o[5]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[4]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[3]),
        .O(\acs_addr[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[22]_i_1 
       (.I0(\mem_ctrl_0/u1/inc_out0 [10]),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[22]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[22]_i_2 
       (.I0(atahost_o[6]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[5]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[4]),
        .O(\acs_addr[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h05510000FFFFFFFF)) 
    \acs_addr[23]_i_1 
       (.I0(\acs_addr[23]_i_3_n_0 ),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(\mem_ctrl_0/u5/state [1]),
        .I3(\mem_ctrl_0/u5/state [2]),
        .I4(\mem_ctrl_0/u5/tmr2_done ),
        .I5(\acs_addr[23]_i_4_n_0 ),
        .O(\acs_addr[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[23]_i_2 
       (.I0(\mem_ctrl_0/u1/inc_out0 [11]),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[23]_i_6_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [23]));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \acs_addr[23]_i_3 
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\mem_ctrl_0/u5/state [6]),
        .I3(\mem_ctrl_0/u5/state [5]),
        .I4(\mem_ctrl_0/u5/state [0]),
        .O(\acs_addr[23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \acs_addr[23]_i_4 
       (.I0(atahost_o[18]),
        .I1(\mem_ctrl_0/cs_le ),
        .O(\acs_addr[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[23]_i_6 
       (.I0(atahost_o[7]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[6]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[5]),
        .O(\acs_addr[23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[2]_i_1 
       (.I0(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[2] ),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[2]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[2]_i_2 
       (.I0(atahost_o[36]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[35]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[34]),
        .O(\acs_addr[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[3]_i_1 
       (.I0(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[3] ),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[3]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[3]_i_2 
       (.I0(atahost_o[37]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[36]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[35]),
        .O(\acs_addr[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[4]_i_1 
       (.I0(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[4] ),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[4]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[4]_i_2 
       (.I0(atahost_o[38]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[37]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[36]),
        .O(\acs_addr[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[5]_i_1 
       (.I0(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[5] ),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[5]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[5]_i_2 
       (.I0(atahost_o[39]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[38]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[37]),
        .O(\acs_addr[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[6]_i_1 
       (.I0(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[6] ),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[6]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[6]_i_2 
       (.I0(atahost_o[40]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[39]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[38]),
        .O(\acs_addr[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[7]_i_1 
       (.I0(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[7] ),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[7]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[7]_i_2 
       (.I0(atahost_o[41]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[40]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[39]),
        .O(\acs_addr[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[8]_i_1 
       (.I0(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[8]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[8]_i_2 
       (.I0(atahost_o[42]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[41]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[40]),
        .O(\acs_addr[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \acs_addr[9]_i_1 
       (.I0(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[9] ),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(\acs_addr[9]_i_2_n_0 ),
        .O(\mem_ctrl_0/u1/p_1_in [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \acs_addr[9]_i_2 
       (.I0(atahost_o[43]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(atahost_o[42]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[41]),
        .O(\acs_addr[9]_i_2_n_0 ));
  CARRY4 \acs_addr_reg[15]_i_2 
       (.CI(\<const0> ),
        .CO({\acs_addr_reg[15]_i_2_n_0 ,\acs_addr_reg[15]_i_2_n_1 ,\acs_addr_reg[15]_i_2_n_2 ,\acs_addr_reg[15]_i_2_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\mem_ctrl_0/u1/p_0_in [0]}),
        .O(\mem_ctrl_0/u1/inc_out0 [3:0]),
        .S({\mem_ctrl_0/u1/p_0_in [3:1],\acs_addr[15]_i_7_n_0 }));
  CARRY4 \acs_addr_reg[19]_i_2 
       (.CI(\acs_addr_reg[15]_i_2_n_0 ),
        .CO({\acs_addr_reg[19]_i_2_n_0 ,\acs_addr_reg[19]_i_2_n_1 ,\acs_addr_reg[19]_i_2_n_2 ,\acs_addr_reg[19]_i_2_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\mem_ctrl_0/u1/inc_out0 [7:4]),
        .S(\mem_ctrl_0/u1/p_0_in [7:4]));
  CARRY4 \acs_addr_reg[23]_i_5 
       (.CI(\acs_addr_reg[19]_i_2_n_0 ),
        .CO({\acs_addr_reg[23]_i_5_n_1 ,\acs_addr_reg[23]_i_5_n_2 ,\acs_addr_reg[23]_i_5_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\mem_ctrl_0/u1/inc_out0 [11:8]),
        .S(\mem_ctrl_0/u1/p_0_in [11:8]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    ap_en_i_1
       (.I0(ap_en_i_2_n_0),
        .I1(\burst_cnt[10]_i_6_n_0 ),
        .I2(\mem_ctrl_0/csc_s [10]),
        .I3(\mem_ctrl_0/u5/burst_cnt_ld ),
        .I4(\mem_ctrl_0/u5/ap_en ),
        .O(ap_en_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    ap_en_i_2
       (.I0(\mem_ctrl_0/sp_tms [1]),
        .I1(\mem_ctrl_0/tms [1]),
        .I2(\mem_ctrl_0/sp_tms [0]),
        .I3(\row_adr[10]_i_3_n_0 ),
        .I4(\mem_ctrl_0/tms [0]),
        .O(ap_en_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFAABA0000AA8A)) 
    ap_en_i_3
       (.I0(\mem_ctrl_0/csc [10]),
        .I1(\burst_cnt[3]_i_4_n_0 ),
        .I2(init_ack_r_i_2_n_0),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/lmr_ack ),
        .I5(\mem_ctrl_0/sp_csc [10]),
        .O(\mem_ctrl_0/csc_s [10]));
  (* ARST_LVL = "1'b0" *) 
  (* DMA_mode0_Td = "21" *) 
  (* DMA_mode0_Teoc = "21" *) 
  (* DMA_mode0_Tm = "4" *) 
  (* ECO_CHECKSUM = "157dd5d4" *) 
  (* NO_IOBUF_INSERTION = "1" *) 
  (* PIO_mode0_T1 = "6" *) 
  (* PIO_mode0_T2 = "28" *) 
  (* PIO_mode0_T4 = "2" *) 
  (* PIO_mode0_Teoc = "23" *) 
  (* STRUCTURAL_NETLIST = "yes" *) 
  (* TWIDTH = "8" *) 
  atahost atahost_0
       (.DMA_Ack(userInput_o_IBUF[9]),
        .DMA_req(atahost_o[36]),
        .arst_i(clk_o_IBUF_BUFG),
        .cs0n_pad_o(atahost_o[58]),
        .cs1n_pad_o(atahost_o[59]),
        .da_pad_o(atahost_o[57:55]),
        .dd_pad_i({userInput_o_IBUF[8:0],\<const1> ,userInput_o_IBUF[15:10]}),
        .dd_pad_o(atahost_o[53:38]),
        .dd_padoe_o(atahost_o[54]),
        .diorn_pad_o(atahost_o[60]),
        .diown_pad_o(atahost_o[61]),
        .dmackn_pad_o(atahost_o[62]),
        .dmarq_pad_i(userInput_o_IBUF[11]),
        .intrq_pad_i(userInput_o_IBUF[10]),
        .iordy_pad_i(userInput_o_IBUF[9]),
        .resetn_pad_o(atahost_o[37]),
        .wb_ack_o(atahost_o[0]),
        .wb_adr_i(userInput_o_IBUF[5:1]),
        .wb_clk_i(clk_o_IBUF_BUFG),
        .wb_cyc_i(\<const1> ),
        .wb_dat_i({userInput_o_IBUF[3:0],\<const1> ,userInput_o_IBUF,\<const1> ,userInput_o_IBUF[15:6]}),
        .wb_dat_o(atahost_o[34:3]),
        .wb_err_o(atahost_o[2]),
        .wb_inta_o(atahost_o[35]),
        .wb_rst_i(rst_o_IBUF),
        .wb_rty_o(atahost_o[1]),
        .wb_sel_i(userInput_o_IBUF[7:4]),
        .wb_stb_i(userInput_o_IBUF[0]),
        .wb_we_i(userInput_o_IBUF[8]));
  LUT3 #(
    .INIT(8'h01)) 
    \b0_last_row[12]_i_1 
       (.I0(\mem_ctrl_0/bank_adr [1]),
        .I1(\mem_ctrl_0/bank_adr [0]),
        .I2(\b3_last_row[12]_i_2_n_0 ),
        .O(\mem_ctrl_0/u2/bank0_open0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \b0_last_row[12]_i_1__0 
       (.I0(\b3_last_row[12]_i_2__0_n_0 ),
        .I1(\mem_ctrl_0/bank_adr [1]),
        .I2(\mem_ctrl_0/bank_adr [0]),
        .O(\b0_last_row[12]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \b1_last_row[12]_i_1 
       (.I0(\mem_ctrl_0/bank_adr [1]),
        .I1(\mem_ctrl_0/bank_adr [0]),
        .I2(\b3_last_row[12]_i_2_n_0 ),
        .O(\mem_ctrl_0/u2/bank1_open0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \b1_last_row[12]_i_1__0 
       (.I0(\b3_last_row[12]_i_2__0_n_0 ),
        .I1(\mem_ctrl_0/bank_adr [1]),
        .I2(\mem_ctrl_0/bank_adr [0]),
        .O(\b1_last_row[12]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \b2_last_row[12]_i_1 
       (.I0(\mem_ctrl_0/bank_adr [0]),
        .I1(\mem_ctrl_0/bank_adr [1]),
        .I2(\b3_last_row[12]_i_2_n_0 ),
        .O(\mem_ctrl_0/u2/bank2_open0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \b2_last_row[12]_i_1__0 
       (.I0(\b3_last_row[12]_i_2__0_n_0 ),
        .I1(\mem_ctrl_0/bank_adr [0]),
        .I2(\mem_ctrl_0/bank_adr [1]),
        .O(\b2_last_row[12]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \b3_last_row[12]_i_1 
       (.I0(\mem_ctrl_0/bank_adr [1]),
        .I1(\mem_ctrl_0/bank_adr [0]),
        .I2(\b3_last_row[12]_i_2_n_0 ),
        .O(\mem_ctrl_0/u2/bank3_open0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \b3_last_row[12]_i_1__0 
       (.I0(\b3_last_row[12]_i_2__0_n_0 ),
        .I1(\mem_ctrl_0/bank_adr [1]),
        .I2(\mem_ctrl_0/bank_adr [0]),
        .O(\b3_last_row[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFFFFFFFFF)) 
    \b3_last_row[12]_i_2 
       (.I0(\csc[11]_i_7_n_0 ),
        .I1(\mem_ctrl_0/sp_csc [10]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/csc [10]),
        .I4(\b3_last_row[12]_i_3_n_0 ),
        .I5(bank_open_i_5_n_0),
        .O(\b3_last_row[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5404000000000000)) 
    \b3_last_row[12]_i_2__0 
       (.I0(\csc[11]_i_7_n_0 ),
        .I1(\mem_ctrl_0/sp_csc [10]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/csc [10]),
        .I4(\b3_last_row[12]_i_3_n_0 ),
        .I5(bank_open_i_3_n_0),
        .O(\b3_last_row[12]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \b3_last_row[12]_i_3 
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/u5/state [5]),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/u5/state [6]),
        .O(\b3_last_row[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0101FFEF01010101)) 
    bank0_open_i_1
       (.I0(\mem_ctrl_0/bank_adr [1]),
        .I1(\mem_ctrl_0/bank_adr [0]),
        .I2(\b3_last_row[12]_i_2_n_0 ),
        .I3(bank3_open_i_3__0_n_0),
        .I4(bank3_open_i_2_n_0),
        .I5(\mem_ctrl_0/u2/bank0_open ),
        .O(bank0_open_i_1_n_0));
  LUT6 #(
    .INIT(64'h0202FEFF02020202)) 
    bank0_open_i_1__0
       (.I0(\b3_last_row[12]_i_2__0_n_0 ),
        .I1(\mem_ctrl_0/bank_adr [1]),
        .I2(\mem_ctrl_0/bank_adr [0]),
        .I3(bank3_open_i_3_n_0),
        .I4(bank3_open_i_2__0_n_0),
        .I5(\mem_ctrl_0/u2/u1/bank0_open_reg_n_0 ),
        .O(bank0_open_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0404FFBF04040404)) 
    bank1_open_i_1
       (.I0(\mem_ctrl_0/bank_adr [1]),
        .I1(\mem_ctrl_0/bank_adr [0]),
        .I2(\b3_last_row[12]_i_2_n_0 ),
        .I3(bank3_open_i_3__0_n_0),
        .I4(bank3_open_i_2_n_0),
        .I5(\mem_ctrl_0/u2/bank1_open ),
        .O(bank1_open_i_1_n_0));
  LUT6 #(
    .INIT(64'h2020EFFF20202020)) 
    bank1_open_i_1__0
       (.I0(\b3_last_row[12]_i_2__0_n_0 ),
        .I1(\mem_ctrl_0/bank_adr [1]),
        .I2(\mem_ctrl_0/bank_adr [0]),
        .I3(bank3_open_i_3_n_0),
        .I4(bank3_open_i_2__0_n_0),
        .I5(\mem_ctrl_0/u2/u1/bank1_open_reg_n_0 ),
        .O(bank1_open_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0404FFBF04040404)) 
    bank2_open_i_1
       (.I0(\mem_ctrl_0/bank_adr [0]),
        .I1(\mem_ctrl_0/bank_adr [1]),
        .I2(\b3_last_row[12]_i_2_n_0 ),
        .I3(bank3_open_i_3__0_n_0),
        .I4(bank3_open_i_2_n_0),
        .I5(\mem_ctrl_0/u2/bank2_open ),
        .O(bank2_open_i_1_n_0));
  LUT6 #(
    .INIT(64'h2020EFFF20202020)) 
    bank2_open_i_1__0
       (.I0(\b3_last_row[12]_i_2__0_n_0 ),
        .I1(\mem_ctrl_0/bank_adr [0]),
        .I2(\mem_ctrl_0/bank_adr [1]),
        .I3(bank3_open_i_3_n_0),
        .I4(bank3_open_i_2__0_n_0),
        .I5(\mem_ctrl_0/u2/u1/bank2_open_reg_n_0 ),
        .O(bank2_open_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h08FF087F08080808)) 
    bank3_open_i_1
       (.I0(\mem_ctrl_0/bank_adr [1]),
        .I1(\mem_ctrl_0/bank_adr [0]),
        .I2(\b3_last_row[12]_i_2_n_0 ),
        .I3(bank3_open_i_2_n_0),
        .I4(bank3_open_i_3__0_n_0),
        .I5(\mem_ctrl_0/u2/bank3_open ),
        .O(bank3_open_i_1_n_0));
  LUT6 #(
    .INIT(64'h80BF80FF80808080)) 
    bank3_open_i_1__0
       (.I0(\b3_last_row[12]_i_2__0_n_0 ),
        .I1(\mem_ctrl_0/bank_adr [1]),
        .I2(\mem_ctrl_0/bank_adr [0]),
        .I3(bank3_open_i_2__0_n_0),
        .I4(bank3_open_i_3_n_0),
        .I5(\mem_ctrl_0/u2/u1/bank3_open_reg_n_0 ),
        .O(bank3_open_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    bank3_open_i_2
       (.I0(\mem_ctrl_0/rfr_ack ),
        .I1(bank_open_i_5_n_0),
        .I2(\mem_ctrl_0/bank_clr_all ),
        .O(bank3_open_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    bank3_open_i_2__0
       (.I0(\mem_ctrl_0/rfr_ack ),
        .I1(bank_open_i_3_n_0),
        .I2(\mem_ctrl_0/bank_clr_all ),
        .O(bank3_open_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    bank3_open_i_3
       (.I0(\mem_ctrl_0/bank_clr ),
        .I1(bank_open_i_3_n_0),
        .O(bank3_open_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h7)) 
    bank3_open_i_3__0
       (.I0(\mem_ctrl_0/bank_clr ),
        .I1(bank_open_i_5_n_0),
        .O(bank3_open_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h2220280822202800)) 
    bank3_open_i_4
       (.I0(lmr_ack_i_2_n_0),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\mem_ctrl_0/u5/state [2]),
        .I5(\mem_ctrl_0/rfr_ack ),
        .O(\mem_ctrl_0/bank_clr_all ));
  LUT6 #(
    .INIT(64'h00000030A0000000)) 
    bank3_open_i_5
       (.I0(cmd_asserted_i_7_n_0),
        .I1(\mem_ctrl_0/rfr_ack ),
        .I2(\timer2[5]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u5/state [0]),
        .I4(\mem_ctrl_0/u5/state [5]),
        .I5(\mem_ctrl_0/u5/state [1]),
        .O(\mem_ctrl_0/bank_clr ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \bank_adr[0]_i_1 
       (.I0(\bank_adr[0]_i_2_n_0 ),
        .I1(\mem_ctrl_0/csc [9]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_csc [9]),
        .I4(\row_adr[0]_i_2_n_0 ),
        .O(\bank_adr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0FFAACCAACC)) 
    \bank_adr[0]_i_2 
       (.I0(atahost_o[4]),
        .I1(atahost_o[3]),
        .I2(atahost_o[5]),
        .I3(\bank_adr[1]_i_3_n_0 ),
        .I4(\bank_adr[0]_i_3_n_0 ),
        .I5(\bank_adr[1]_i_5_n_0 ),
        .O(\bank_adr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h01515404FD5D57F7)) 
    \bank_adr[0]_i_3 
       (.I0(atahost_o[6]),
        .I1(\mem_ctrl_0/sp_csc [6]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/csc [6]),
        .I4(\col_adr[9]_i_3_n_0 ),
        .I5(atahost_o[7]),
        .O(\bank_adr[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \bank_adr[1]_i_1 
       (.I0(\bank_adr[1]_i_2_n_0 ),
        .I1(\mem_ctrl_0/csc [9]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_csc [9]),
        .I4(\row_adr[1]_i_2_n_0 ),
        .O(\bank_adr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0FFAACCAACC)) 
    \bank_adr[1]_i_2 
       (.I0(atahost_o[5]),
        .I1(atahost_o[4]),
        .I2(atahost_o[6]),
        .I3(\bank_adr[1]_i_3_n_0 ),
        .I4(\bank_adr[1]_i_4_n_0 ),
        .I5(\bank_adr[1]_i_5_n_0 ),
        .O(\bank_adr[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00001DE2FF1D)) 
    \bank_adr[1]_i_3 
       (.I0(\mem_ctrl_0/sp_csc [6]),
        .I1(\row_adr[10]_i_3_n_0 ),
        .I2(\mem_ctrl_0/csc [6]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(\row_adr[9]_i_4_n_0 ),
        .I5(\row_adr[12]_i_5_n_0 ),
        .O(\bank_adr[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h01515404FD5D57F7)) 
    \bank_adr[1]_i_4 
       (.I0(atahost_o[7]),
        .I1(\mem_ctrl_0/sp_csc [6]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/csc [6]),
        .I4(\col_adr[9]_i_3_n_0 ),
        .I5(atahost_o[8]),
        .O(\bank_adr[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7077700077777777)) 
    \bank_adr[1]_i_5 
       (.I0(\col_adr[9]_i_3_n_0 ),
        .I1(\col_adr[9]_i_4_n_0 ),
        .I2(\mem_ctrl_0/csc [7]),
        .I3(\row_adr[10]_i_3_n_0 ),
        .I4(\mem_ctrl_0/sp_csc [7]),
        .I5(\row_adr[9]_i_4_n_0 ),
        .O(\bank_adr[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    bank_open_i_1
       (.I0(bank_open_i_2_n_0),
        .I1(bank_open_i_3_n_0),
        .I2(bank_open_i_4_n_0),
        .I3(bank_open_i_5_n_0),
        .O(\mem_ctrl_0/u2/bank_open0 ));
  LUT6 #(
    .INIT(64'h3355000F3355FF0F)) 
    bank_open_i_2
       (.I0(\mem_ctrl_0/u2/u1/bank1_open_reg_n_0 ),
        .I1(\mem_ctrl_0/u2/u1/bank3_open_reg_n_0 ),
        .I2(\mem_ctrl_0/u2/u1/bank0_open_reg_n_0 ),
        .I3(\mem_ctrl_0/bank_adr [1]),
        .I4(\mem_ctrl_0/bank_adr [0]),
        .I5(\mem_ctrl_0/u2/u1/bank2_open_reg_n_0 ),
        .O(bank_open_i_2_n_0));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    bank_open_i_3
       (.I0(rfr_en_i_2_n_0),
        .I1(\mem_ctrl_0/rfr_ack ),
        .I2(\mem_ctrl_0/susp_sel ),
        .I3(\mem_ctrl_0/cs [1]),
        .I4(\row_adr[10]_i_3_n_0 ),
        .I5(\mem_ctrl_0/spec_req_cs [1]),
        .O(bank_open_i_3_n_0));
  LUT6 #(
    .INIT(64'h3355000F3355FF0F)) 
    bank_open_i_4
       (.I0(\mem_ctrl_0/u2/bank1_open ),
        .I1(\mem_ctrl_0/u2/bank3_open ),
        .I2(\mem_ctrl_0/u2/bank0_open ),
        .I3(\mem_ctrl_0/bank_adr [1]),
        .I4(\mem_ctrl_0/bank_adr [0]),
        .I5(\mem_ctrl_0/u2/bank2_open ),
        .O(bank_open_i_4_n_0));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    bank_open_i_5
       (.I0(init_req_i_2_n_0),
        .I1(\mem_ctrl_0/rfr_ack ),
        .I2(\mem_ctrl_0/susp_sel ),
        .I3(\mem_ctrl_0/cs [0]),
        .I4(\row_adr[10]_i_3_n_0 ),
        .I5(\mem_ctrl_0/spec_req_cs [0]),
        .O(bank_open_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    bit_clk_e_i_1
       (.I0(\ac97_0/u2/bit_clk_r ),
        .I1(\ac97_0/u2/bit_clk_r1 ),
        .O(\ac97_0/u2/bit_clk_e0 ));
  LUT2 #(
    .INIT(4'h6)) 
    bit_clk_e_i_1__0
       (.I0(\ac97_1/u2/bit_clk_r ),
        .I1(\ac97_1/u2/bit_clk_r1 ),
        .O(\ac97_1/u2/bit_clk_e0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    burst_act_rd_i_1
       (.I0(\mem_ctrl_0/u5/burst_cnt_reg [10]),
        .I1(\mem_ctrl_0/u5/burst_cnt_reg [8]),
        .I2(\mem_ctrl_0/u5/burst_cnt_reg [6]),
        .I3(burst_act_rd_i_2_n_0),
        .I4(\mem_ctrl_0/u5/burst_cnt_reg [7]),
        .I5(\mem_ctrl_0/u5/burst_cnt_reg [9]),
        .O(\mem_ctrl_0/u5/burst_act083_in ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    burst_act_rd_i_2
       (.I0(\mem_ctrl_0/u5/burst_cnt_reg [5]),
        .I1(\mem_ctrl_0/u5/burst_cnt_reg [3]),
        .I2(\mem_ctrl_0/u5/burst_cnt_reg [0]),
        .I3(\mem_ctrl_0/u5/burst_cnt_reg [1]),
        .I4(\mem_ctrl_0/u5/burst_cnt_reg [2]),
        .I5(\mem_ctrl_0/u5/burst_cnt_reg [4]),
        .O(burst_act_rd_i_2_n_0));
  LUT6 #(
    .INIT(64'h03F3555500005555)) 
    \burst_cnt[0]_i_1 
       (.I0(\mem_ctrl_0/u5/burst_cnt_reg [0]),
        .I1(\mem_ctrl_0/sp_tms [0]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [0]),
        .I4(\mem_ctrl_0/u5/burst_cnt_ld ),
        .I5(\burst_cnt[3]_i_3_n_0 ),
        .O(\mem_ctrl_0/p_0_in__1 [0]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \burst_cnt[10]_i_1 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/state [2]),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\burst_cnt[10]_i_4_n_0 ),
        .I5(\mem_ctrl_0/u5/state [6]),
        .O(\mem_ctrl_0/u5/burst_cnt_ld_4 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \burst_cnt[10]_i_2 
       (.I0(\mem_ctrl_0/u5/burst_cnt_ld ),
        .I1(\mem_ctrl_0/dv ),
        .I2(\mem_ctrl_0/wr_cycle ),
        .I3(\mem_ctrl_0/u5/mem_ack_d ),
        .O(\burst_cnt[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h04FF0400040004FF)) 
    \burst_cnt[10]_i_3 
       (.I0(\burst_cnt[10]_i_6_n_0 ),
        .I1(\mem_ctrl_0/u5/bw8 ),
        .I2(\col_adr[9]_i_4_n_0 ),
        .I3(\mem_ctrl_0/u5/burst_cnt_ld ),
        .I4(\burst_cnt[10]_i_7_n_0 ),
        .I5(\mem_ctrl_0/u5/burst_cnt_reg [10]),
        .O(\mem_ctrl_0/p_0_in__1 [10]));
  LUT2 #(
    .INIT(4'h8)) 
    \burst_cnt[10]_i_4 
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [5]),
        .O(\burst_cnt[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \burst_cnt[10]_i_5 
       (.I0(\mem_ctrl_0/u5/state [5]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(cs_le_i_2_n_0),
        .I3(\mem_ctrl_0/u5/state [1]),
        .I4(\mem_ctrl_0/u5/state [0]),
        .I5(\mem_ctrl_0/u5/state [6]),
        .O(\mem_ctrl_0/u5/burst_cnt_ld ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \burst_cnt[10]_i_6 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [2]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [2]),
        .O(\burst_cnt[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \burst_cnt[10]_i_7 
       (.I0(\mem_ctrl_0/u5/burst_cnt_reg [9]),
        .I1(\mem_ctrl_0/u5/burst_cnt_reg [7]),
        .I2(burst_act_rd_i_2_n_0),
        .I3(\mem_ctrl_0/u5/burst_cnt_reg [6]),
        .I4(\mem_ctrl_0/u5/burst_cnt_reg [8]),
        .O(\burst_cnt[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF0009999)) 
    \burst_cnt[1]_i_1 
       (.I0(\mem_ctrl_0/u5/burst_cnt_reg [0]),
        .I1(\mem_ctrl_0/u5/burst_cnt_reg [1]),
        .I2(\burst_cnt[3]_i_2_n_0 ),
        .I3(\burst_cnt[3]_i_3_n_0 ),
        .I4(\mem_ctrl_0/u5/burst_cnt_ld ),
        .O(\mem_ctrl_0/p_0_in__1 [1]));
  LUT6 #(
    .INIT(64'h2F2F2F202020202F)) 
    \burst_cnt[2]_i_1 
       (.I0(\burst_cnt[2]_i_2_n_0 ),
        .I1(\burst_cnt[3]_i_3_n_0 ),
        .I2(\mem_ctrl_0/u5/burst_cnt_ld ),
        .I3(\mem_ctrl_0/u5/burst_cnt_reg [0]),
        .I4(\mem_ctrl_0/u5/burst_cnt_reg [1]),
        .I5(\mem_ctrl_0/u5/burst_cnt_reg [2]),
        .O(\mem_ctrl_0/p_0_in__1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \burst_cnt[2]_i_2 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [0]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [0]),
        .O(\burst_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00009999F0009999)) 
    \burst_cnt[3]_i_1 
       (.I0(\mem_ctrl_0/u5/burst_cnt_reg [3]),
        .I1(\burst_cnt[6]_i_2_n_0 ),
        .I2(\burst_cnt[3]_i_2_n_0 ),
        .I3(\burst_cnt[10]_i_6_n_0 ),
        .I4(\mem_ctrl_0/u5/burst_cnt_ld ),
        .I5(\burst_cnt[3]_i_3_n_0 ),
        .O(\mem_ctrl_0/p_0_in__1 [3]));
  LUT6 #(
    .INIT(64'hFFFFAABA0000AA8A)) 
    \burst_cnt[3]_i_2 
       (.I0(\mem_ctrl_0/tms [0]),
        .I1(\burst_cnt[3]_i_4_n_0 ),
        .I2(init_ack_r_i_2_n_0),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/lmr_ack ),
        .I5(\mem_ctrl_0/sp_tms [0]),
        .O(\burst_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \burst_cnt[3]_i_3 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [1]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [1]),
        .O(\burst_cnt[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF3C7)) 
    \burst_cnt[3]_i_4 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(\mem_ctrl_0/u5/state [1]),
        .O(\burst_cnt[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \burst_cnt[4]_i_1 
       (.I0(\mem_ctrl_0/u5/burst_cnt_ld ),
        .I1(\mem_ctrl_0/u5/burst_cnt_reg [3]),
        .I2(\mem_ctrl_0/u5/burst_cnt_reg [0]),
        .I3(\mem_ctrl_0/u5/burst_cnt_reg [1]),
        .I4(\mem_ctrl_0/u5/burst_cnt_reg [2]),
        .I5(\mem_ctrl_0/u5/burst_cnt_reg [4]),
        .O(\burst_cnt[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55540001)) 
    \burst_cnt[5]_i_1 
       (.I0(\mem_ctrl_0/u5/burst_cnt_ld ),
        .I1(\mem_ctrl_0/u5/burst_cnt_reg [4]),
        .I2(\burst_cnt[6]_i_2_n_0 ),
        .I3(\mem_ctrl_0/u5/burst_cnt_reg [3]),
        .I4(\mem_ctrl_0/u5/burst_cnt_reg [5]),
        .O(\burst_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \burst_cnt[6]_i_1 
       (.I0(\mem_ctrl_0/u5/burst_cnt_ld ),
        .I1(\mem_ctrl_0/u5/burst_cnt_reg [5]),
        .I2(\mem_ctrl_0/u5/burst_cnt_reg [3]),
        .I3(\burst_cnt[6]_i_2_n_0 ),
        .I4(\mem_ctrl_0/u5/burst_cnt_reg [4]),
        .I5(\mem_ctrl_0/u5/burst_cnt_reg [6]),
        .O(\burst_cnt[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \burst_cnt[6]_i_2 
       (.I0(\mem_ctrl_0/u5/burst_cnt_reg [2]),
        .I1(\mem_ctrl_0/u5/burst_cnt_reg [1]),
        .I2(\mem_ctrl_0/u5/burst_cnt_reg [0]),
        .O(\burst_cnt[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h5401)) 
    \burst_cnt[7]_i_1 
       (.I0(\mem_ctrl_0/u5/burst_cnt_ld ),
        .I1(\mem_ctrl_0/u5/burst_cnt_reg [6]),
        .I2(burst_act_rd_i_2_n_0),
        .I3(\mem_ctrl_0/u5/burst_cnt_reg [7]),
        .O(\burst_cnt[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h1F10101F)) 
    \burst_cnt[8]_i_1 
       (.I0(\burst_cnt[10]_i_6_n_0 ),
        .I1(\burst_cnt[8]_i_2_n_0 ),
        .I2(\mem_ctrl_0/u5/burst_cnt_ld ),
        .I3(\burst_cnt[8]_i_3_n_0 ),
        .I4(\mem_ctrl_0/u5/burst_cnt_reg [8]),
        .O(\mem_ctrl_0/p_0_in__1 [8]));
  LUT6 #(
    .INIT(64'h0300035533553355)) 
    \burst_cnt[8]_i_2 
       (.I0(\mem_ctrl_0/sp_csc [5]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/csc [4]),
        .I3(\row_adr[10]_i_3_n_0 ),
        .I4(\mem_ctrl_0/sp_csc [4]),
        .I5(\col_adr[9]_i_4_n_0 ),
        .O(\burst_cnt[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \burst_cnt[8]_i_3 
       (.I0(\mem_ctrl_0/u5/burst_cnt_reg [7]),
        .I1(\mem_ctrl_0/u5/burst_cnt_reg [5]),
        .I2(\mem_ctrl_0/u5/burst_cnt_reg [3]),
        .I3(\burst_cnt[6]_i_2_n_0 ),
        .I4(\mem_ctrl_0/u5/burst_cnt_reg [4]),
        .I5(\mem_ctrl_0/u5/burst_cnt_reg [6]),
        .O(\burst_cnt[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h2F20202F)) 
    \burst_cnt[9]_i_1 
       (.I0(\burst_cnt[9]_i_2_n_0 ),
        .I1(\burst_cnt[10]_i_6_n_0 ),
        .I2(\mem_ctrl_0/u5/burst_cnt_ld ),
        .I3(\burst_cnt[9]_i_3_n_0 ),
        .I4(\mem_ctrl_0/u5/burst_cnt_reg [9]),
        .O(\mem_ctrl_0/p_0_in__1 [9]));
  LUT6 #(
    .INIT(64'h0F300F0F0F305050)) 
    \burst_cnt[9]_i_2 
       (.I0(\mem_ctrl_0/sp_csc [5]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\col_adr[9]_i_4_n_0 ),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\row_adr[10]_i_3_n_0 ),
        .I5(\mem_ctrl_0/sp_csc [4]),
        .O(\burst_cnt[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \burst_cnt[9]_i_3 
       (.I0(\mem_ctrl_0/u5/burst_cnt_reg [8]),
        .I1(\mem_ctrl_0/u5/burst_cnt_reg [6]),
        .I2(burst_act_rd_i_2_n_0),
        .I3(\mem_ctrl_0/u5/burst_cnt_reg [7]),
        .O(\burst_cnt[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \byte1[0]_i_1 
       (.I0(\mem_ctrl_0/mc_data_ir [8]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/pack_le1 ),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/mc_data_ir [0]),
        .O(\mem_ctrl_0/u3/p_1_in [0]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \byte1[1]_i_1 
       (.I0(\mem_ctrl_0/mc_data_ir [9]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/pack_le1 ),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/mc_data_ir [1]),
        .O(\mem_ctrl_0/u3/p_1_in [1]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \byte1[2]_i_1 
       (.I0(\mem_ctrl_0/mc_data_ir [10]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/pack_le1 ),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/mc_data_ir [2]),
        .O(\mem_ctrl_0/u3/p_1_in [2]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \byte1[3]_i_1 
       (.I0(\mem_ctrl_0/mc_data_ir [11]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/pack_le1 ),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/mc_data_ir [3]),
        .O(\mem_ctrl_0/u3/p_1_in [3]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \byte1[4]_i_1 
       (.I0(\mem_ctrl_0/mc_data_ir [12]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/pack_le1 ),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/mc_data_ir [4]),
        .O(\mem_ctrl_0/u3/p_1_in [4]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \byte1[5]_i_1 
       (.I0(\mem_ctrl_0/mc_data_ir [13]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/pack_le1 ),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/mc_data_ir [5]),
        .O(\mem_ctrl_0/u3/p_1_in [5]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \byte1[6]_i_1 
       (.I0(\mem_ctrl_0/mc_data_ir [14]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/pack_le1 ),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/mc_data_ir [6]),
        .O(\mem_ctrl_0/u3/p_1_in [6]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \byte1[7]_i_1 
       (.I0(\mem_ctrl_0/pack_le1 ),
        .I1(\mem_ctrl_0/csc [4]),
        .I2(\mem_ctrl_0/pack_le0 ),
        .I3(\mem_ctrl_0/csc [5]),
        .O(\byte1[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \byte1[7]_i_2 
       (.I0(\mem_ctrl_0/mc_data_ir [15]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/pack_le1 ),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/mc_data_ir [7]),
        .O(\mem_ctrl_0/u3/p_1_in [7]));
  LUT4 #(
    .INIT(16'h4500)) 
    cke__i_1
       (.I0(cke__i_2_n_0),
        .I1(mc_c_oe_i_5_n_0),
        .I2(\mem_ctrl_0/u5/state [6]),
        .I3(\mem_ctrl_0/u5/cke_r ),
        .O(\mem_ctrl_0/u5/cke_0 ));
  LUT6 #(
    .INIT(64'h0000000000008100)) 
    cke__i_2
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/u5/state [1]),
        .I3(cmd_a10_r_i_6_n_0),
        .I4(\mem_ctrl_0/u5/state [5]),
        .I5(cke__i_3_n_0),
        .O(cke__i_2_n_0));
  LUT6 #(
    .INIT(64'hAA2AAAAA00200000)) 
    cke__i_3
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(wb_wait_r2_i_1_n_0),
        .I2(\mem_ctrl_0/u5/cnt ),
        .I3(cke_r_i_7_n_0),
        .I4(\mem_ctrl_0/wb_cycle ),
        .I5(ac97_1_i[61]),
        .O(cke__i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFF22F200002202)) 
    cke_r_i_1
       (.I0(cke_r_i_2_n_0),
        .I1(cke_r_i_3_n_0),
        .I2(\mem_ctrl_0/u5/state [6]),
        .I3(mc_c_oe_i_5_n_0),
        .I4(cke_r_i_4_n_0),
        .I5(\mem_ctrl_0/u5/cke_r ),
        .O(cke_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hDDDDDDDDFFFFDFFF)) 
    cke_r_i_2
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\FSM_sequential_state[1]_i_15_n_0 ),
        .I3(wb_wait_r2_i_1_n_0),
        .I4(\mem_ctrl_0/u5/state [5]),
        .I5(\mem_ctrl_0/u5/state [6]),
        .O(cke_r_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAA88)) 
    cke_r_i_3
       (.I0(\mem_ctrl_0/u5/state [6]),
        .I1(\mem_ctrl_0/u5/state [5]),
        .I2(cke_r_i_5_n_0),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/u5/state [2]),
        .I5(\mem_ctrl_0/u5/state [3]),
        .O(cke_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h1111000011111011)) 
    cke_r_i_4
       (.I0(cke_r_i_6_n_0),
        .I1(\mem_ctrl_0/u5/state [5]),
        .I2(cke_r_i_7_n_0),
        .I3(\mem_ctrl_0/wb_cycle ),
        .I4(\mem_ctrl_0/u5/cnt ),
        .I5(\mem_ctrl_0/u5/state [0]),
        .O(cke_r_i_4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    cke_r_i_5
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [0]),
        .O(cke_r_i_5_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    cke_r_i_6
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/u5/state [4]),
        .I3(\mem_ctrl_0/u5/state [1]),
        .O(cke_r_i_6_n_0));
  LUT5 #(
    .INIT(32'h0010FFFF)) 
    cke_r_i_7
       (.I0(\cmd_r[1]_i_8_n_0 ),
        .I1(\burst_cnt[3]_i_2_n_0 ),
        .I2(\timer[7]_i_16_n_0 ),
        .I3(\cmd_r[1]_i_7_n_0 ),
        .I4(\mem_ctrl_0/u5/burst_act083_in ),
        .O(cke_r_i_7_n_0));
  BUFG clk_o_IBUF_BUFG_inst
       (.I(clk_o_IBUF),
        .O(clk_o_IBUF_BUFG));
  IBUF clk_o_IBUF_inst
       (.I(clk_o),
        .O(clk_o_IBUF));
  LUT6 #(
    .INIT(64'h1015FFFF10150000)) 
    cmd_a10_r_i_1
       (.I0(\mem_ctrl_0/u5/state [6]),
        .I1(cmd_a10_r_i_2_n_0),
        .I2(cmd_a10_r_i_3_n_0),
        .I3(cmd_a10_r_i_4_n_0),
        .I4(\mem_ctrl_0/u5/state [1]),
        .I5(cmd_a10_r_i_5_n_0),
        .O(\mem_ctrl_0/cmd_a10 ));
  LUT4 #(
    .INIT(16'h5415)) 
    cmd_a10_r_i_10
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(\mem_ctrl_0/u5/state [5]),
        .O(cmd_a10_r_i_10_n_0));
  LUT6 #(
    .INIT(64'hDDDDDCDCDCDDDDC5)) 
    cmd_a10_r_i_11
       (.I0(\mem_ctrl_0/u5/ap_en ),
        .I1(\mem_ctrl_0/u5/state [6]),
        .I2(\mem_ctrl_0/u5/state [5]),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\mem_ctrl_0/u5/state [2]),
        .O(cmd_a10_r_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    cmd_a10_r_i_12
       (.I0(\mem_ctrl_0/wb_write_go ),
        .I1(\mem_ctrl_0/u5/tmr_done ),
        .O(cmd_a10_r_i_12_n_0));
  LUT6 #(
    .INIT(64'h5700575757005700)) 
    cmd_a10_r_i_2
       (.I0(\mem_ctrl_0/u5/ap_en ),
        .I1(cmd_a10_r_i_6_n_0),
        .I2(\FSM_sequential_state[2]_i_20_n_0 ),
        .I3(cmd_a10_r_i_7_n_0),
        .I4(\mem_ctrl_0/u5/cmd_a10_r ),
        .I5(\mem_ctrl_0/u5/state [5]),
        .O(cmd_a10_r_i_2_n_0));
  LUT5 #(
    .INIT(32'h0000FF01)) 
    cmd_a10_r_i_3
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [5]),
        .I2(\mem_ctrl_0/rfr_ack ),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/u5/state [3]),
        .O(cmd_a10_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h3333335533333330)) 
    cmd_a10_r_i_4
       (.I0(\mem_ctrl_0/u5/cmd_a100 ),
        .I1(\mem_ctrl_0/u5/ap_en ),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\mem_ctrl_0/u5/state [5]),
        .I4(\mem_ctrl_0/u5/state [2]),
        .I5(\mem_ctrl_0/u5/state [4]),
        .O(cmd_a10_r_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFEFE0)) 
    cmd_a10_r_i_5
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(cmd_a10_r_i_9_n_0),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\mem_ctrl_0/u5/ap_en ),
        .I4(cmd_a10_r_i_10_n_0),
        .I5(cmd_a10_r_i_11_n_0),
        .O(cmd_a10_r_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cmd_a10_r_i_6
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [0]),
        .O(cmd_a10_r_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFEFF)) 
    cmd_a10_r_i_7
       (.I0(cnt_i_2_n_0),
        .I1(\FSM_sequential_state[3]_i_24_n_0 ),
        .I2(\mem_ctrl_0/csc_s [10]),
        .I3(\mem_ctrl_0/u5/mem_ack_d1 ),
        .I4(\mem_ctrl_0/u5/ap_en ),
        .I5(\mem_ctrl_0/u5/state [5]),
        .O(cmd_a10_r_i_7_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBAAAAAAAB)) 
    cmd_a10_r_i_8
       (.I0(\mem_ctrl_0/u5/ap_en ),
        .I1(\mem_ctrl_0/csc_s [10]),
        .I2(\cmd_r[1]_i_8_n_0 ),
        .I3(\burst_cnt[3]_i_2_n_0 ),
        .I4(\cmd_r[1]_i_7_n_0 ),
        .I5(\cmd_r[1]_i_6_n_0 ),
        .O(\mem_ctrl_0/u5/cmd_a100 ));
  LUT6 #(
    .INIT(64'hA800A800A8FFA800)) 
    cmd_a10_r_i_9
       (.I0(\mem_ctrl_0/u5/cmd_a100 ),
        .I1(cmd_a10_r_i_12_n_0),
        .I2(\mem_ctrl_0/u5/ap_en ),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\mem_ctrl_0/u5/cmd_a10_r ),
        .I5(cmd_asserted_i_7_n_0),
        .O(cmd_a10_r_i_9_n_0));
  LUT6 #(
    .INIT(64'h5455545454555555)) 
    cmd_asserted_i_1
       (.I0(\mem_ctrl_0/u5/state [6]),
        .I1(cmd_asserted_i_2_n_0),
        .I2(cmd_asserted_i_3_n_0),
        .I3(cmd_asserted_i_4_n_0),
        .I4(\mem_ctrl_0/u5/state [0]),
        .I5(cmd_asserted_i_5_n_0),
        .O(cmd_asserted_i_1_n_0));
  LUT6 #(
    .INIT(64'h44444C4447444C44)) 
    cmd_asserted_i_10
       (.I0(cmd_asserted_i_13_n_0),
        .I1(\mem_ctrl_0/u5/state [5]),
        .I2(\mem_ctrl_0/u5/state [2]),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/u5/state [3]),
        .I5(\mem_ctrl_0/u5/wb_wait_r ),
        .O(cmd_asserted_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h40)) 
    cmd_asserted_i_11
       (.I0(\mem_ctrl_0/u5/wb_write_go_r ),
        .I1(\FSM_sequential_state[3]_i_24_n_0 ),
        .I2(\mem_ctrl_0/u5/burst_act083_in ),
        .O(cmd_asserted_i_11_n_0));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF47)) 
    cmd_asserted_i_12
       (.I0(\mem_ctrl_0/csc [1]),
        .I1(\row_adr[10]_i_3_n_0 ),
        .I2(\mem_ctrl_0/sp_csc [1]),
        .I3(wb_wait_r2_i_1_n_0),
        .I4(\mem_ctrl_0/csc_s [2]),
        .I5(\mem_ctrl_0/wb_write_go ),
        .O(cmd_asserted_i_12_n_0));
  LUT5 #(
    .INIT(32'hFF04FFFF)) 
    cmd_asserted_i_13
       (.I0(cmd_asserted_i_14_n_0),
        .I1(\timer2[3]_i_2_n_0 ),
        .I2(\timer2[1]_i_2_n_0 ),
        .I3(\mem_ctrl_0/u5/state [1]),
        .I4(\mem_ctrl_0/u5/state [2]),
        .O(cmd_asserted_i_13_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    cmd_asserted_i_14
       (.I0(\mem_ctrl_0/sp_tms [18]),
        .I1(\mem_ctrl_0/tms [18]),
        .I2(\mem_ctrl_0/sp_tms [16]),
        .I3(\row_adr[10]_i_3_n_0 ),
        .I4(\mem_ctrl_0/tms [16]),
        .O(cmd_asserted_i_14_n_0));
  LUT6 #(
    .INIT(64'h00FF080000000000)) 
    cmd_asserted_i_2
       (.I0(cmd_asserted_i_6_n_0),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/state [2]),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/u5/state [5]),
        .I5(\mem_ctrl_0/u5/state [3]),
        .O(cmd_asserted_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000100050000000)) 
    cmd_asserted_i_3
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/tmr_done ),
        .I2(\mem_ctrl_0/u5/state [4]),
        .I3(\mem_ctrl_0/u5/state [5]),
        .I4(\mem_ctrl_0/u5/state [2]),
        .I5(\mem_ctrl_0/u5/state [1]),
        .O(cmd_asserted_i_3_n_0));
  LUT6 #(
    .INIT(64'h553FFFFF553F0000)) 
    cmd_asserted_i_4
       (.I0(\csc[11]_i_11_n_0 ),
        .I1(\mem_ctrl_0/u5/state [5]),
        .I2(cmd_asserted_i_7_n_0),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(cmd_asserted_i_8_n_0),
        .I5(cmd_asserted_i_9_n_0),
        .O(cmd_asserted_i_4_n_0));
  LUT5 #(
    .INIT(32'h0000DC77)) 
    cmd_asserted_i_5
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/u5/state [4]),
        .I3(\mem_ctrl_0/u5/state [1]),
        .I4(cmd_asserted_i_10_n_0),
        .O(cmd_asserted_i_5_n_0));
  LUT6 #(
    .INIT(64'h8B00FFFF8B00AA00)) 
    cmd_asserted_i_6
       (.I0(\mem_ctrl_0/u5/cke_r ),
        .I1(\mem_ctrl_0/u5/cnt ),
        .I2(wb_wait_r2_i_1_n_0),
        .I3(cmd_asserted_i_11_n_0),
        .I4(\FSM_sequential_state[3]_i_24_n_0 ),
        .I5(\mem_ctrl_0/wb_cycle ),
        .O(cmd_asserted_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    cmd_asserted_i_7
       (.I0(\mem_ctrl_0/u5/tmr_done ),
        .I1(\mem_ctrl_0/sp_csc [10]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/csc [10]),
        .O(cmd_asserted_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000F00F000FD)) 
    cmd_asserted_i_8
       (.I0(wb_cycle_i_4_n_0),
        .I1(cmd_asserted_i_12_n_0),
        .I2(\mem_ctrl_0/u5/state [1]),
        .I3(\mem_ctrl_0/u5/state [2]),
        .I4(\mem_ctrl_0/u5/state [3]),
        .I5(\mem_ctrl_0/u5/state [5]),
        .O(cmd_asserted_i_8_n_0));
  LUT5 #(
    .INIT(32'hF0FA30F0)) 
    cmd_asserted_i_9
       (.I0(\mem_ctrl_0/u5/tmr2_done ),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\mem_ctrl_0/u5/state [4]),
        .I3(\mem_ctrl_0/u5/state [1]),
        .I4(\mem_ctrl_0/u5/state [5]),
        .O(cmd_asserted_i_9_n_0));
  LUT6 #(
    .INIT(64'h8888888A8A88888A)) 
    \cmd_r[1]_i_1 
       (.I0(\cmd_r[1]_i_2_n_0 ),
        .I1(\cmd_r[1]_i_3_n_0 ),
        .I2(\cmd_r[1]_i_4_n_0 ),
        .I3(\mem_ctrl_0/u5/state [0]),
        .I4(\mem_ctrl_0/u5/state [3]),
        .I5(\cmd_r[1]_i_5_n_0 ),
        .O(\mem_ctrl_0/u5/cmd ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \cmd_r[1]_i_2 
       (.I0(\mem_ctrl_0/u5/state [5]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/u5/state [1]),
        .I5(\mem_ctrl_0/u5/state [6]),
        .O(\cmd_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB96DB97D)) 
    \cmd_r[1]_i_3 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/u5/state [3]),
        .I5(\mem_ctrl_0/u5/state [5]),
        .O(\cmd_r[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmd_r[1]_i_4 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .O(\cmd_r[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h8888888A)) 
    \cmd_r[1]_i_5 
       (.I0(\mem_ctrl_0/wb_cycle ),
        .I1(\cmd_r[1]_i_6_n_0 ),
        .I2(\cmd_r[1]_i_7_n_0 ),
        .I3(\burst_cnt[3]_i_2_n_0 ),
        .I4(\cmd_r[1]_i_8_n_0 ),
        .O(\cmd_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAABA0000AA8A)) 
    \cmd_r[1]_i_6 
       (.I0(\mem_ctrl_0/tms [9]),
        .I1(\burst_cnt[3]_i_4_n_0 ),
        .I2(init_ack_r_i_2_n_0),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/lmr_ack ),
        .I5(\mem_ctrl_0/sp_tms [9]),
        .O(\cmd_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAABA0000AA8A)) 
    \cmd_r[1]_i_7 
       (.I0(\mem_ctrl_0/tms [2]),
        .I1(\burst_cnt[3]_i_4_n_0 ),
        .I2(init_ack_r_i_2_n_0),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/lmr_ack ),
        .I5(\mem_ctrl_0/sp_tms [2]),
        .O(\cmd_r[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAABA0000AA8A)) 
    \cmd_r[1]_i_8 
       (.I0(\mem_ctrl_0/tms [1]),
        .I1(\burst_cnt[3]_i_4_n_0 ),
        .I2(init_ack_r_i_2_n_0),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/lmr_ack ),
        .I5(\mem_ctrl_0/sp_tms [1]),
        .O(\cmd_r[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cnt[0]_i_1 
       (.I0(\ac97_0/u2/suspended_reg_n_0 ),
        .I1(\ac97_0/u2/cnt_reg__0 [0]),
        .O(\ac97_0/p_0_in__2__0 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    \cnt[0]_i_1__0 
       (.I0(\ac97_1/u2/suspended_reg_n_0 ),
        .I1(\ac97_1/u2/cnt_reg__0 [0]),
        .O(\cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \cnt[1]_i_1 
       (.I0(\ac97_0/u2/suspended_reg_n_0 ),
        .I1(\ac97_0/u2/cnt_reg__0 [0]),
        .I2(\ac97_0/u2/cnt_reg__0 [1]),
        .O(\ac97_0/p_0_in__2__0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \cnt[1]_i_1__0 
       (.I0(\ac97_1/u2/cnt_reg__0 [1]),
        .I1(\ac97_1/u2/cnt_reg__0 [0]),
        .I2(\ac97_1/u2/suspended_reg_n_0 ),
        .O(\ac97_1/p_0_in__2__0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hBFEA)) 
    \cnt[2]_i_1 
       (.I0(\ac97_0/u2/suspended_reg_n_0 ),
        .I1(\ac97_0/u2/cnt_reg__0 [1]),
        .I2(\ac97_0/u2/cnt_reg__0 [0]),
        .I3(\ac97_0/u2/cnt_reg__0 [2]),
        .O(\ac97_0/p_0_in__2__0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFF6A)) 
    \cnt[2]_i_1__0 
       (.I0(\ac97_1/u2/cnt_reg__0 [2]),
        .I1(\ac97_1/u2/cnt_reg__0 [0]),
        .I2(\ac97_1/u2/cnt_reg__0 [1]),
        .I3(\ac97_1/u2/suspended_reg_n_0 ),
        .O(\ac97_1/p_0_in__2__0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hBFFFEAAA)) 
    \cnt[3]_i_1 
       (.I0(\ac97_0/u2/suspended_reg_n_0 ),
        .I1(\ac97_0/u2/cnt_reg__0 [0]),
        .I2(\ac97_0/u2/cnt_reg__0 [2]),
        .I3(\ac97_0/u2/cnt_reg__0 [1]),
        .I4(\ac97_0/u2/cnt_reg__0 [3]),
        .O(\ac97_0/p_0_in__2__0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFFF6AAA)) 
    \cnt[3]_i_1__0 
       (.I0(\ac97_1/u2/cnt_reg__0 [3]),
        .I1(\ac97_1/u2/cnt_reg__0 [1]),
        .I2(\ac97_1/u2/cnt_reg__0 [0]),
        .I3(\ac97_1/u2/cnt_reg__0 [2]),
        .I4(\ac97_1/u2/suspended_reg_n_0 ),
        .O(\ac97_1/p_0_in__2__0 [3]));
  LUT6 #(
    .INIT(64'hBFFFFFFFEAAAAAAA)) 
    \cnt[4]_i_1 
       (.I0(\ac97_0/u2/suspended_reg_n_0 ),
        .I1(\ac97_0/u2/cnt_reg__0 [3]),
        .I2(\ac97_0/u2/cnt_reg__0 [1]),
        .I3(\ac97_0/u2/cnt_reg__0 [2]),
        .I4(\ac97_0/u2/cnt_reg__0 [0]),
        .I5(\ac97_0/u2/cnt_reg__0 [4]),
        .O(\ac97_0/p_0_in__2__0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF6AAAAAAA)) 
    \cnt[4]_i_1__0 
       (.I0(\ac97_1/u2/cnt_reg__0 [4]),
        .I1(\ac97_1/u2/cnt_reg__0 [3]),
        .I2(\ac97_1/u2/cnt_reg__0 [2]),
        .I3(\ac97_1/u2/cnt_reg__0 [1]),
        .I4(\ac97_1/u2/cnt_reg__0 [0]),
        .I5(\ac97_1/u2/suspended_reg_n_0 ),
        .O(\ac97_1/p_0_in__2__0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hBFEA)) 
    \cnt[5]_i_1 
       (.I0(\ac97_0/u2/suspended_reg_n_0 ),
        .I1(\ac97_0/u2/cnt_reg__0 [4]),
        .I2(\cnt[7]_i_2_n_0 ),
        .I3(\ac97_0/u2/cnt_reg__0 [5]),
        .O(\ac97_0/p_0_in__2__0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFF9A)) 
    \cnt[5]_i_1__0 
       (.I0(\ac97_1/u2/cnt_reg__0 [5]),
        .I1(\cnt[7]_i_2__0_n_0 ),
        .I2(\ac97_1/u2/cnt_reg__0 [4]),
        .I3(\ac97_1/u2/suspended_reg_n_0 ),
        .O(\ac97_1/p_0_in__2__0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hBFFFEAAA)) 
    \cnt[6]_i_1 
       (.I0(\ac97_0/u2/suspended_reg_n_0 ),
        .I1(\cnt[7]_i_2_n_0 ),
        .I2(\ac97_0/u2/cnt_reg__0 [5]),
        .I3(\ac97_0/u2/cnt_reg__0 [4]),
        .I4(\ac97_0/u2/cnt_reg__0 [6]),
        .O(\ac97_0/p_0_in__2__0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFFFAA6A)) 
    \cnt[6]_i_1__0 
       (.I0(\ac97_1/u2/cnt_reg__0 [6]),
        .I1(\ac97_1/u2/cnt_reg__0 [5]),
        .I2(\ac97_1/u2/cnt_reg__0 [4]),
        .I3(\cnt[7]_i_2__0_n_0 ),
        .I4(\ac97_1/u2/suspended_reg_n_0 ),
        .O(\ac97_1/p_0_in__2__0 [6]));
  LUT6 #(
    .INIT(64'hBFFFFFFFEAAAAAAA)) 
    \cnt[7]_i_1 
       (.I0(\ac97_0/u2/suspended_reg_n_0 ),
        .I1(\cnt[7]_i_2_n_0 ),
        .I2(\ac97_0/u2/cnt_reg__0 [4]),
        .I3(\ac97_0/u2/cnt_reg__0 [6]),
        .I4(\ac97_0/u2/cnt_reg__0 [5]),
        .I5(\ac97_0/u2/cnt_reg__0 [7]),
        .O(\ac97_0/p_0_in__2__0 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF9AAAAAAA)) 
    \cnt[7]_i_1__0 
       (.I0(\ac97_1/u2/cnt_reg__0 [7]),
        .I1(\cnt[7]_i_2__0_n_0 ),
        .I2(\ac97_1/u2/cnt_reg__0 [4]),
        .I3(\ac97_1/u2/cnt_reg__0 [5]),
        .I4(\ac97_1/u2/cnt_reg__0 [6]),
        .I5(\ac97_1/u2/suspended_reg_n_0 ),
        .O(\ac97_1/p_0_in__2__0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cnt[7]_i_2 
       (.I0(\ac97_0/u2/cnt_reg__0 [3]),
        .I1(\ac97_0/u2/cnt_reg__0 [1]),
        .I2(\ac97_0/u2/cnt_reg__0 [2]),
        .I3(\ac97_0/u2/cnt_reg__0 [0]),
        .O(\cnt[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \cnt[7]_i_2__0 
       (.I0(\ac97_1/u2/cnt_reg__0 [3]),
        .I1(\ac97_1/u2/cnt_reg__0 [2]),
        .I2(\ac97_1/u2/cnt_reg__0 [1]),
        .I3(\ac97_1/u2/cnt_reg__0 [0]),
        .O(\cnt[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    cnt_i_1
       (.I0(\mem_ctrl_0/u5/cnt ),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\mem_ctrl_0/u5/state [1]),
        .I3(cnt_i_2_n_0),
        .I4(cnt_i_3_n_0),
        .I5(\mem_ctrl_0/u5/state [6]),
        .O(\mem_ctrl_0/u5/cnt_next ));
  LUT2 #(
    .INIT(4'h7)) 
    cnt_i_2
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .O(cnt_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cnt_i_3
       (.I0(\mem_ctrl_0/u5/state [5]),
        .I1(\mem_ctrl_0/u5/state [4]),
        .O(cnt_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h002A)) 
    \col_adr[8]_i_1 
       (.I0(atahost_o[42]),
        .I1(\col_adr[9]_i_4_n_0 ),
        .I2(\col_adr[9]_i_3_n_0 ),
        .I3(\row_adr[9]_i_4_n_0 ),
        .O(\mem_ctrl_0/u1/col_adr [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \col_adr[9]_i_1 
       (.I0(\mem_ctrl_0/mem_ack_r ),
        .I1(\mem_ctrl_0/wr_cycle ),
        .I2(atahost_o[20]),
        .O(\col_adr[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \col_adr[9]_i_2 
       (.I0(\row_adr[9]_i_4_n_0 ),
        .I1(\col_adr[9]_i_3_n_0 ),
        .I2(atahost_o[43]),
        .I3(\col_adr[9]_i_4_n_0 ),
        .O(\mem_ctrl_0/u1/col_adr [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \col_adr[9]_i_3 
       (.I0(\mem_ctrl_0/csc [4]),
        .I1(\row_adr[10]_i_3_n_0 ),
        .I2(\mem_ctrl_0/sp_csc [4]),
        .O(\col_adr[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \col_adr[9]_i_4 
       (.I0(\mem_ctrl_0/sp_csc [6]),
        .I1(\mem_ctrl_0/csc [6]),
        .I2(\mem_ctrl_0/sp_csc [7]),
        .I3(\row_adr[10]_i_3_n_0 ),
        .I4(\mem_ctrl_0/csc [7]),
        .O(\col_adr[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \crac_din[2]_i_1 
       (.I0(\ac97_0/crac_rd_done ),
        .I1(\ac97_0/data4 [2]),
        .O(\crac_din[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \crac_r[7]_i_1 
       (.I0(ac97_1_i[34]),
        .I1(ac97_1_i[36]),
        .I2(ac97_1_i[35]),
        .I3(\ac97_1/rf_we ),
        .O(\ac97_1/crac_we ));
  LUT4 #(
    .INIT(16'h0400)) 
    \crac_r[7]_i_1__0 
       (.I0(ac97_0_i[34]),
        .I1(ac97_0_i[36]),
        .I2(ac97_0_i[35]),
        .I3(\ac97_0/rf_we ),
        .O(\crac_r[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    crac_rd_done_i_1
       (.I0(\ac97_0/u15/rdd3 ),
        .I1(\ac97_0/valid_s ),
        .I2(\ac97_0/u15/valid_r ),
        .O(\ac97_0/u15/crac_rd_done0 ));
  LUT3 #(
    .INIT(8'h40)) 
    crac_rd_done_i_1__0
       (.I0(\ac97_1/u15/valid_r ),
        .I1(\ac97_1/valid_s ),
        .I2(\ac97_1/u15/rdd3 ),
        .O(\ac97_1/u15/crac_rd_done0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h07FF0700)) 
    \cs[0]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/cs_le ),
        .I4(\mem_ctrl_0/cs [0]),
        .O(\cs[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cs[1]_i_1 
       (.I0(\mem_ctrl_0/u0/sel0 ),
        .I1(\mem_ctrl_0/cs_le ),
        .I2(\mem_ctrl_0/cs [1]),
        .O(\cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44445444)) 
    cs_le_i_1
       (.I0(\csc[11]_i_7_n_0 ),
        .I1(\csc[11]_i_6_n_0 ),
        .I2(\csc[11]_i_5_n_0 ),
        .I3(cs_le_i_2_n_0),
        .I4(\mem_ctrl_0/u5/state [2]),
        .I5(\csc[11]_i_3_n_0 ),
        .O(\mem_ctrl_0/cs_le_d ));
  LUT2 #(
    .INIT(4'h1)) 
    cs_le_i_2
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .O(cs_le_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \csc[0]_i_1 
       (.I0(ac97_0_i[38]),
        .I1(ac97_0_i[37]),
        .I2(\mem_ctrl_0/u0/rst_r2 ),
        .I3(atahost_o[0]),
        .O(\mem_ctrl_0/u0/p_1_in [0]));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \csc[10]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/csc_reg_n_0_[10] ),
        .I4(\mem_ctrl_0/u0/u1/csc_reg_n_0_[10] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\csc[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFFEA)) 
    \csc[11]_i_1 
       (.I0(\csc[11]_i_3_n_0 ),
        .I1(\csc[11]_i_4_n_0 ),
        .I2(\csc[11]_i_5_n_0 ),
        .I3(\csc[11]_i_6_n_0 ),
        .I4(\csc[11]_i_7_n_0 ),
        .I5(rf_we_i_2_n_0),
        .O(\csc[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \csc[11]_i_10 
       (.I0(\csc[11]_i_20_n_0 ),
        .I1(\mem_ctrl_0/u5/state [5]),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\csc[11]_i_21_n_0 ),
        .I4(\mem_ctrl_0/u5/state [3]),
        .I5(\csc[11]_i_22_n_0 ),
        .O(\csc[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \csc[11]_i_11 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .O(\csc[11]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h080000FF)) 
    \csc[11]_i_12 
       (.I0(\mem_ctrl_0/wb_cycle ),
        .I1(\mem_ctrl_0/u5/tmr_done ),
        .I2(wb_wait_r2_i_1_n_0),
        .I3(\mem_ctrl_0/u5/state [5]),
        .I4(\mem_ctrl_0/u5/state [2]),
        .O(\csc[11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \csc[11]_i_13 
       (.I0(\mem_ctrl_0/wb_write_go ),
        .I1(\mem_ctrl_0/u5/oe_d2 ),
        .I2(atahost_o[20]),
        .I3(atahost_o[19]),
        .O(\csc[11]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \csc[11]_i_14 
       (.I0(\mem_ctrl_0/sp_csc [10]),
        .I1(\row_adr[10]_i_3_n_0 ),
        .I2(\mem_ctrl_0/csc [10]),
        .I3(\mem_ctrl_0/u5/tmr_done ),
        .O(\csc[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFBFBFBBB)) 
    \csc[11]_i_15 
       (.I0(\mem_ctrl_0/u5/wb_stb_first_reg_n_0 ),
        .I1(\csc[11]_i_23_n_0 ),
        .I2(\FSM_sequential_state[6]_i_19_n_0 ),
        .I3(\mem_ctrl_0/csc_s [2]),
        .I4(\mem_ctrl_0/csc_s [1]),
        .I5(\mem_ctrl_0/rfr_req ),
        .O(\csc[11]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \csc[11]_i_16 
       (.I0(\mem_ctrl_0/u5/state [6]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/wb_cycle ),
        .I3(\mem_ctrl_0/u5/tmr2_done ),
        .I4(wb_wait_r2_i_1_n_0),
        .O(\csc[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h2828FF28FF282828)) 
    \csc[11]_i_17 
       (.I0(\mem_ctrl_0/u0/csc_mask [0]),
        .I1(\mem_ctrl_0/u0/u0/csc_reg_n_0_[16] ),
        .I2(atahost_o[3]),
        .I3(\mem_ctrl_0/u0/csc_mask [1]),
        .I4(\mem_ctrl_0/u0/u0/csc_reg_n_0_[17] ),
        .I5(atahost_o[4]),
        .O(\csc[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7D55)) 
    \csc[11]_i_18 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[0] ),
        .I1(atahost_o[10]),
        .I2(\mem_ctrl_0/u0/u0/csc_reg_n_0_[23] ),
        .I3(\mem_ctrl_0/u0/csc_mask [7]),
        .I4(\csc[11]_i_24_n_0 ),
        .I5(\csc[11]_i_25_n_0 ),
        .O(\csc[11]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBEAA)) 
    \csc[11]_i_19 
       (.I0(\csc[11]_i_26_n_0 ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[21] ),
        .I2(atahost_o[8]),
        .I3(\mem_ctrl_0/u0/csc_mask [5]),
        .I4(\csc[11]_i_27_n_0 ),
        .O(\csc[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \csc[11]_i_2 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/csc_reg_n_0_[11] ),
        .I4(\mem_ctrl_0/u0/u1/csc_reg_n_0_[11] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\csc[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \csc[11]_i_20 
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [1]),
        .O(\csc[11]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \csc[11]_i_21 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [6]),
        .O(\csc[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FFFBFB0000)) 
    \csc[11]_i_22 
       (.I0(\mem_ctrl_0/u5/oe_d2 ),
        .I1(atahost_o[20]),
        .I2(\mem_ctrl_0/u5/state [2]),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/u5/state [6]),
        .I5(\mem_ctrl_0/u5/state [1]),
        .O(\csc[11]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h000D0D0D)) 
    \csc[11]_i_23 
       (.I0(\mem_ctrl_0/u5/susp_req_r ),
        .I1(\mem_ctrl_0/wb_cycle ),
        .I2(\mem_ctrl_0/init_req ),
        .I3(\mem_ctrl_0/u5/lookup_ready2 ),
        .I4(\mem_ctrl_0/lmr_req ),
        .O(\csc[11]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h2828FF28FF282828)) 
    \csc[11]_i_24 
       (.I0(\mem_ctrl_0/u0/csc_mask [3]),
        .I1(\mem_ctrl_0/u0/u0/csc_reg_n_0_[19] ),
        .I2(atahost_o[6]),
        .I3(\mem_ctrl_0/u0/csc_mask [4]),
        .I4(\mem_ctrl_0/u0/u0/csc_reg_n_0_[20] ),
        .I5(atahost_o[7]),
        .O(\csc[11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h2828FF28FF282828)) 
    \csc[11]_i_25 
       (.I0(\mem_ctrl_0/u0/csc_mask [2]),
        .I1(\mem_ctrl_0/u0/u0/csc_reg_n_0_[18] ),
        .I2(atahost_o[5]),
        .I3(\mem_ctrl_0/u0/csc_mask [6]),
        .I4(\mem_ctrl_0/u0/u0/csc_reg_n_0_[22] ),
        .I5(atahost_o[9]),
        .O(\csc[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h2828FF28FF282828)) 
    \csc[11]_i_26 
       (.I0(\mem_ctrl_0/u0/csc_mask [0]),
        .I1(atahost_o[3]),
        .I2(\mem_ctrl_0/u0/u1/csc_reg_n_0_[16] ),
        .I3(\mem_ctrl_0/u0/csc_mask [1]),
        .I4(atahost_o[4]),
        .I5(\mem_ctrl_0/u0/u1/csc_reg_n_0_[17] ),
        .O(\csc[11]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF60FF)) 
    \csc[11]_i_27 
       (.I0(\mem_ctrl_0/u0/u1/csc_reg_n_0_[23] ),
        .I1(atahost_o[10]),
        .I2(\mem_ctrl_0/u0/csc_mask [7]),
        .I3(\mem_ctrl_0/u0/u1/csc_reg_n_0_[0] ),
        .I4(\csc[11]_i_28_n_0 ),
        .I5(\csc[11]_i_29_n_0 ),
        .O(\csc[11]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h2828FF28FF282828)) 
    \csc[11]_i_28 
       (.I0(\mem_ctrl_0/u0/csc_mask [3]),
        .I1(atahost_o[6]),
        .I2(\mem_ctrl_0/u0/u1/csc_reg_n_0_[19] ),
        .I3(\mem_ctrl_0/u0/csc_mask [4]),
        .I4(atahost_o[7]),
        .I5(\mem_ctrl_0/u0/u1/csc_reg_n_0_[20] ),
        .O(\csc[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h2828FF28FF282828)) 
    \csc[11]_i_29 
       (.I0(\mem_ctrl_0/u0/csc_mask [2]),
        .I1(atahost_o[5]),
        .I2(\mem_ctrl_0/u0/u1/csc_reg_n_0_[18] ),
        .I3(\mem_ctrl_0/u0/csc_mask [6]),
        .I4(atahost_o[9]),
        .I5(\mem_ctrl_0/u0/u1/csc_reg_n_0_[22] ),
        .O(\csc[11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \csc[11]_i_3 
       (.I0(\csc[11]_i_10_n_0 ),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [6]),
        .I3(\csc[11]_i_11_n_0 ),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\csc[11]_i_12_n_0 ),
        .O(\csc[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \csc[11]_i_4 
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/state [2]),
        .O(\csc[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \csc[11]_i_5 
       (.I0(\csc[11]_i_13_n_0 ),
        .I1(\csc[11]_i_14_n_0 ),
        .I2(\mem_ctrl_0/u5/state [5]),
        .I3(\mem_ctrl_0/wb_cycle ),
        .I4(\mem_ctrl_0/u5/state [6]),
        .I5(\csc[11]_i_15_n_0 ),
        .O(\csc[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5003000050000000)) 
    \csc[11]_i_6 
       (.I0(\csc[11]_i_16_n_0 ),
        .I1(\mem_ctrl_0/u5/state [6]),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(\mem_ctrl_0/u5/state [5]),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\mem_ctrl_0/u5/state [2]),
        .O(\csc[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \csc[11]_i_7 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [0]),
        .O(\csc[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBEAA)) 
    \csc[11]_i_8 
       (.I0(\csc[11]_i_17_n_0 ),
        .I1(atahost_o[8]),
        .I2(\mem_ctrl_0/u0/u0/csc_reg_n_0_[21] ),
        .I3(\mem_ctrl_0/u0/csc_mask [5]),
        .I4(\csc[11]_i_18_n_0 ),
        .O(\csc[11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \csc[11]_i_9 
       (.I0(\mem_ctrl_0/u0/u1/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_19_n_0 ),
        .O(\mem_ctrl_0/u0/sel0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csc[1]_i_1 
       (.I0(ac97_0_i[37]),
        .I1(\mem_ctrl_0/u0/rst_r2 ),
        .I2(atahost_o[1]),
        .O(\mem_ctrl_0/u0/p_1_in [1]));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \csc[1]_i_1__0 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/csc_reg_n_0_[1] ),
        .I4(\mem_ctrl_0/u0/u1/csc_reg_n_0_[1] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\csc[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csc[2]_i_1 
       (.I0(ac97_0_i[38]),
        .I1(\mem_ctrl_0/u0/rst_r2 ),
        .I2(atahost_o[2]),
        .O(\mem_ctrl_0/u0/p_1_in [2]));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \csc[2]_i_1__0 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/csc_reg_n_0_[2] ),
        .I4(\mem_ctrl_0/u0/u1/csc_reg_n_0_[2] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\csc[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \csc[31]_i_1 
       (.I0(\mem_ctrl_0/u0/p_0_in [1]),
        .I1(\mem_ctrl_0/u0/p_0_in [2]),
        .I2(\mem_ctrl_0/u0/p_0_in [3]),
        .I3(\mem_ctrl_0/u0/rf_we ),
        .I4(\mem_ctrl_0/u0/p_0_in [0]),
        .I5(\mem_ctrl_0/u0/p_0_in1_in ),
        .O(\csc[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \csc[3]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/csc_reg_n_0_[3] ),
        .I4(\mem_ctrl_0/u0/u1/csc_reg_n_0_[3] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\csc[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csc[4]_i_1 
       (.I0(ac97_0_i[35]),
        .I1(\mem_ctrl_0/u0/rst_r2 ),
        .I2(atahost_o[4]),
        .O(\mem_ctrl_0/u0/p_1_in [4]));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \csc[4]_i_1__0 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/csc_reg_n_0_[4] ),
        .I4(\mem_ctrl_0/u0/u1/csc_reg_n_0_[4] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\csc[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \csc[5]_i_1 
       (.I0(\mem_ctrl_0/u0/rst_r2 ),
        .I1(\csc[5]_i_3_n_0 ),
        .I2(\mem_ctrl_0/u0/p_0_in [0]),
        .I3(\mem_ctrl_0/u0/rf_we ),
        .I4(\mem_ctrl_0/u0/p_0_in1_in ),
        .O(\csc[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \csc[5]_i_1__0 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/csc_reg_n_0_[5] ),
        .I4(\mem_ctrl_0/u0/u1/csc_reg_n_0_[5] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\csc[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csc[5]_i_2 
       (.I0(ac97_0_i[36]),
        .I1(\mem_ctrl_0/u0/rst_r2 ),
        .I2(atahost_o[5]),
        .O(\mem_ctrl_0/u0/p_1_in [5]));
  LUT3 #(
    .INIT(8'hEF)) 
    \csc[5]_i_3 
       (.I0(\mem_ctrl_0/u0/p_0_in [3]),
        .I1(\mem_ctrl_0/u0/p_0_in [2]),
        .I2(\mem_ctrl_0/u0/p_0_in [1]),
        .O(\csc[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \csc[6]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/csc_reg_n_0_[6] ),
        .I4(\mem_ctrl_0/u0/u1/csc_reg_n_0_[6] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\csc[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \csc[7]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/csc_reg_n_0_[7] ),
        .I4(\mem_ctrl_0/u0/u1/csc_reg_n_0_[7] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\csc[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \csc[9]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/csc_reg_n_0_[9] ),
        .I4(\mem_ctrl_0/u0/u1/csc_reg_n_0_[9] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\csc[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \csc_mask_r[10]_i_1 
       (.I0(\mem_ctrl_0/u0/p_0_in [2]),
        .I1(\mem_ctrl_0/u0/p_0_in [3]),
        .I2(\mem_ctrl_0/u0/p_0_in [1]),
        .I3(\mem_ctrl_0/u0/rf_we ),
        .I4(\mem_ctrl_0/u0/p_0_in [0]),
        .I5(\mem_ctrl_0/u0/p_0_in1_in ),
        .O(\mem_ctrl_0/u0/csc_mask_r0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \csr_r[10]_i_1 
       (.I0(\mem_ctrl_0/u0/p_0_in1_in ),
        .I1(\mem_ctrl_0/u0/rf_we ),
        .I2(\mem_ctrl_0/u0/p_0_in [0]),
        .I3(\mem_ctrl_0/u0/p_0_in [2]),
        .I4(\mem_ctrl_0/u0/p_0_in [3]),
        .I5(\mem_ctrl_0/u0/p_0_in [1]),
        .O(\mem_ctrl_0/u0/csr_r20 ));
  OBUF \designOutput_i_OBUF[0]_inst 
       (.I(\<const0> ),
        .O(designOutput_i[0]));
  OBUF \designOutput_i_OBUF[10]_inst 
       (.I(\<const0> ),
        .O(designOutput_i[10]));
  OBUF \designOutput_i_OBUF[11]_inst 
       (.I(designOutput_i_OBUF[11]),
        .O(designOutput_i[11]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \designOutput_i_OBUF[11]_inst_i_1 
       (.I0(\ac97_0/u12/wb_data_o_reg_n_0_[27] ),
        .I1(\ac97_0/u12/wb_data_o_reg_n_0_[29] ),
        .I2(\ac97_0/u12/wb_data_o_reg_n_0_[28] ),
        .I3(\ac97_0/u12/wb_data_o_reg_n_0_[26] ),
        .I4(\ac97_0/u12/wb_data_o_reg_n_0_[24] ),
        .I5(\ac97_0/u12/wb_data_o_reg_n_0_[25] ),
        .O(designOutput_i_OBUF[11]));
  OBUF \designOutput_i_OBUF[12]_inst 
       (.I(designOutput_i_OBUF[12]),
        .O(designOutput_i[12]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \designOutput_i_OBUF[12]_inst_i_1 
       (.I0(\ac97_0/u12/wb_data_o_reg_n_0_[21] ),
        .I1(\ac97_0/u12/wb_data_o_reg_n_0_[23] ),
        .I2(\ac97_0/u12/wb_data_o_reg_n_0_[22] ),
        .I3(\ac97_0/u12/wb_data_o_reg_n_0_[20] ),
        .I4(\ac97_0/u12/wb_data_o_reg_n_0_[18] ),
        .I5(\ac97_0/u12/wb_data_o_reg_n_0_[19] ),
        .O(designOutput_i_OBUF[12]));
  OBUF \designOutput_i_OBUF[13]_inst 
       (.I(designOutput_i_OBUF[13]),
        .O(designOutput_i[13]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \designOutput_i_OBUF[13]_inst_i_1 
       (.I0(\ac97_0/u12/wb_data_o_reg_n_0_[15] ),
        .I1(\ac97_0/u12/wb_data_o_reg_n_0_[17] ),
        .I2(\ac97_0/u12/wb_data_o_reg_n_0_[16] ),
        .I3(\ac97_0/u12/wb_data_o_reg_n_0_[14] ),
        .I4(\ac97_0/u12/wb_data_o_reg_n_0_[12] ),
        .I5(\ac97_0/u12/wb_data_o_reg_n_0_[13] ),
        .O(designOutput_i_OBUF[13]));
  OBUF \designOutput_i_OBUF[14]_inst 
       (.I(designOutput_i_OBUF[14]),
        .O(designOutput_i[14]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \designOutput_i_OBUF[14]_inst_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(p_0_in[1]),
        .O(designOutput_i_OBUF[14]));
  OBUF \designOutput_i_OBUF[15]_inst 
       (.I(designOutput_i_OBUF[15]),
        .O(designOutput_i[15]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \designOutput_i_OBUF[15]_inst_i_1 
       (.I0(\ac97_0/u12/wb_data_o_reg_n_0_[3] ),
        .I1(\ac97_0/u12/wb_data_o_reg_n_0_[5] ),
        .I2(\ac97_0/u12/wb_data_o_reg_n_0_[4] ),
        .I3(\ac97_0/u12/wb_data_o_reg_n_0_[2] ),
        .I4(\ac97_0/u12/wb_data_o_reg_n_0_[0] ),
        .I5(\ac97_0/u12/wb_data_o_reg_n_0_[1] ),
        .O(designOutput_i_OBUF[15]));
  OBUF \designOutput_i_OBUF[1]_inst 
       (.I(\<const0> ),
        .O(designOutput_i[1]));
  OBUF \designOutput_i_OBUF[2]_inst 
       (.I(\<const0> ),
        .O(designOutput_i[2]));
  OBUF \designOutput_i_OBUF[3]_inst 
       (.I(designOutput_i_OBUF[3]),
        .O(designOutput_i[3]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \designOutput_i_OBUF[3]_inst_i_1 
       (.I0(\ac97_1/u12/wb_data_o_reg_n_0_[27] ),
        .I1(\ac97_1/u12/wb_data_o_reg_n_0_[29] ),
        .I2(\ac97_1/u12/wb_data_o_reg_n_0_[28] ),
        .I3(\ac97_1/u12/wb_data_o_reg_n_0_[26] ),
        .I4(\ac97_1/u12/wb_data_o_reg_n_0_[24] ),
        .I5(\ac97_1/u12/wb_data_o_reg_n_0_[25] ),
        .O(designOutput_i_OBUF[3]));
  OBUF \designOutput_i_OBUF[4]_inst 
       (.I(designOutput_i_OBUF[4]),
        .O(designOutput_i[4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \designOutput_i_OBUF[4]_inst_i_1 
       (.I0(\ac97_1/u12/wb_data_o_reg_n_0_[21] ),
        .I1(\ac97_1/u12/wb_data_o_reg_n_0_[23] ),
        .I2(\ac97_1/u12/wb_data_o_reg_n_0_[22] ),
        .I3(\ac97_1/u12/wb_data_o_reg_n_0_[20] ),
        .I4(\ac97_1/u12/wb_data_o_reg_n_0_[18] ),
        .I5(\ac97_1/u12/wb_data_o_reg_n_0_[19] ),
        .O(designOutput_i_OBUF[4]));
  OBUF \designOutput_i_OBUF[5]_inst 
       (.I(designOutput_i_OBUF[5]),
        .O(designOutput_i[5]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \designOutput_i_OBUF[5]_inst_i_1 
       (.I0(\ac97_1/u12/wb_data_o_reg_n_0_[15] ),
        .I1(\ac97_1/u12/wb_data_o_reg_n_0_[17] ),
        .I2(\ac97_1/u12/wb_data_o_reg_n_0_[16] ),
        .I3(\ac97_1/u12/wb_data_o_reg_n_0_[14] ),
        .I4(\ac97_1/u12/wb_data_o_reg_n_0_[12] ),
        .I5(\ac97_1/u12/wb_data_o_reg_n_0_[13] ),
        .O(designOutput_i_OBUF[5]));
  OBUF \designOutput_i_OBUF[6]_inst 
       (.I(designOutput_i_OBUF[6]),
        .O(designOutput_i[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \designOutput_i_OBUF[6]_inst_i_1 
       (.I0(\ac97_1/u12/wb_data_o_reg_n_0_[9] ),
        .I1(\ac97_1/u12/wb_data_o_reg_n_0_[11] ),
        .I2(\ac97_1/u12/wb_data_o_reg_n_0_[10] ),
        .I3(\ac97_1/u12/wb_data_o_reg_n_0_[8] ),
        .I4(\ac97_1/u12/wb_data_o_reg_n_0_[6] ),
        .I5(\ac97_1/u12/wb_data_o_reg_n_0_[7] ),
        .O(designOutput_i_OBUF[6]));
  OBUF \designOutput_i_OBUF[7]_inst 
       (.I(designOutput_i_OBUF[7]),
        .O(designOutput_i[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \designOutput_i_OBUF[7]_inst_i_1 
       (.I0(\ac97_1/u12/wb_data_o_reg_n_0_[3] ),
        .I1(\ac97_1/u12/wb_data_o_reg_n_0_[5] ),
        .I2(\ac97_1/u12/wb_data_o_reg_n_0_[4] ),
        .I3(\ac97_1/u12/wb_data_o_reg_n_0_[2] ),
        .I4(\ac97_1/u12/wb_data_o_reg_n_0_[0] ),
        .I5(\ac97_1/u12/wb_data_o_reg_n_0_[1] ),
        .O(designOutput_i_OBUF[7]));
  OBUF \designOutput_i_OBUF[8]_inst 
       (.I(\<const0> ),
        .O(designOutput_i[8]));
  OBUF \designOutput_i_OBUF[9]_inst 
       (.I(\<const0> ),
        .O(designOutput_i[9]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    dv_r_i_1
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [6]),
        .I2(dv_r_i_2_n_0),
        .I3(dv_r_i_3_n_0),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\mem_ctrl_0/u5/state [3]),
        .O(\mem_ctrl_0/dv ));
  LUT2 #(
    .INIT(4'h8)) 
    dv_r_i_2
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .O(dv_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h2F20202020202020)) 
    dv_r_i_3
       (.I0(\mem_ctrl_0/u5/mc_adv_r ),
        .I1(\mem_ctrl_0/u5/dv_r ),
        .I2(\mem_ctrl_0/u5/state [5]),
        .I3(dv_r_i_4_n_0),
        .I4(\mem_ctrl_0/u5/cke_o_del ),
        .I5(\mem_ctrl_0/u5/burst_act_rd ),
        .O(dv_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    dv_r_i_4
       (.I0(\mem_ctrl_0/wb_cycle ),
        .I1(\mem_ctrl_0/u5/cnt ),
        .O(dv_r_i_4_n_0));
  LUT6 #(
    .INIT(64'h000000000EF0E00F)) 
    empty_i_1
       (.I0(\ac97_0/o3_mode [0]),
        .I1(\ac97_0/o3_mode [1]),
        .I2(\ac97_0/u3/wp [0]),
        .I3(\ac97_0/u3/rp_reg_n_0_[0] ),
        .I4(\ac97_0/u3/rp_reg_n_0_[1] ),
        .I5(empty_i_2_n_0),
        .O(\ac97_0/u3/empty0 ));
  LUT6 #(
    .INIT(64'h000000000EF0E00F)) 
    empty_i_1__0
       (.I0(\ac97_0/o4_mode [0]),
        .I1(\ac97_0/o4_mode [1]),
        .I2(\ac97_0/u4/wp [0]),
        .I3(\ac97_0/u4/rp_reg_n_0_[0] ),
        .I4(\ac97_0/u4/rp_reg_n_0_[1] ),
        .I5(empty_i_2__0_n_0),
        .O(\ac97_0/u4/empty0 ));
  LUT6 #(
    .INIT(64'h000000000EF0E00F)) 
    empty_i_1__1
       (.I0(\ac97_0/o6_mode [0]),
        .I1(\ac97_0/o6_mode [1]),
        .I2(\ac97_0/u5/wp [0]),
        .I3(\ac97_0/u5/rp_reg_n_0_[0] ),
        .I4(\ac97_0/u5/rp_reg_n_0_[1] ),
        .I5(empty_i_2__1_n_0),
        .O(\ac97_0/u5/empty0 ));
  LUT6 #(
    .INIT(64'h823CC38282000082)) 
    empty_i_1__10
       (.I0(empty_i_2__10_n_0),
        .I1(\ac97_1/u5/wp [2]),
        .I2(\ac97_1/u5/rp_reg__0 ),
        .I3(\ac97_1/u5/wp [1]),
        .I4(\ac97_1/u5/rp_reg_n_0_[2] ),
        .I5(empty_i_3__1_n_0),
        .O(\ac97_1/u5/empty0 ));
  LUT6 #(
    .INIT(64'h823CC38282000082)) 
    empty_i_1__11
       (.I0(empty_i_2__11_n_0),
        .I1(\ac97_1/u6/wp [2]),
        .I2(\ac97_1/u6/rp_reg__0 ),
        .I3(\ac97_1/u6/wp [1]),
        .I4(\ac97_1/u6/rp_reg_n_0_[2] ),
        .I5(empty_i_3__2_n_0),
        .O(\ac97_1/u6/empty0 ));
  LUT6 #(
    .INIT(64'h823CC38282000082)) 
    empty_i_1__12
       (.I0(empty_i_2__12_n_0),
        .I1(\ac97_1/u7/wp [2]),
        .I2(\ac97_1/u7/rp_reg__0 ),
        .I3(\ac97_1/u7/wp [1]),
        .I4(\ac97_1/u7/rp_reg_n_0_[2] ),
        .I5(empty_i_3__3_n_0),
        .O(\ac97_1/u7/empty0 ));
  LUT6 #(
    .INIT(64'h823CC38282000082)) 
    empty_i_1__13
       (.I0(empty_i_2__13_n_0),
        .I1(\ac97_1/u8/wp [2]),
        .I2(\ac97_1/u8/rp_reg__0 ),
        .I3(\ac97_1/u8/wp [1]),
        .I4(\ac97_1/u8/rp_reg_n_0_[2] ),
        .I5(empty_i_3__4_n_0),
        .O(\ac97_1/u8/empty0 ));
  LUT6 #(
    .INIT(64'h000000000EF0E00F)) 
    empty_i_1__2
       (.I0(\ac97_0/o7_mode [0]),
        .I1(\ac97_0/o7_mode [1]),
        .I2(\ac97_0/u6/wp [0]),
        .I3(\ac97_0/u6/rp_reg_n_0_[0] ),
        .I4(\ac97_0/u6/rp_reg_n_0_[1] ),
        .I5(empty_i_2__2_n_0),
        .O(\ac97_0/u6/empty0 ));
  LUT6 #(
    .INIT(64'h000000000EF0E00F)) 
    empty_i_1__3
       (.I0(\ac97_0/o8_mode [0]),
        .I1(\ac97_0/o8_mode [1]),
        .I2(\ac97_0/u7/wp [0]),
        .I3(\ac97_0/u7/rp_reg_n_0_[0] ),
        .I4(\ac97_0/u7/rp_reg_n_0_[1] ),
        .I5(empty_i_2__3_n_0),
        .O(\ac97_0/u7/empty0 ));
  LUT6 #(
    .INIT(64'h000000000EF0E00F)) 
    empty_i_1__4
       (.I0(\ac97_0/o9_mode [0]),
        .I1(\ac97_0/o9_mode [1]),
        .I2(\ac97_0/u8/wp [0]),
        .I3(\ac97_0/u8/rp_reg_n_0_[0] ),
        .I4(\ac97_0/u8/rp_reg_n_0_[1] ),
        .I5(empty_i_2__4_n_0),
        .O(\ac97_0/u8/empty0 ));
  LUT6 #(
    .INIT(64'h0002000000000002)) 
    empty_i_1__5
       (.I0(empty_i_2__5_n_0),
        .I1(\ac97_0/u9/wp_reg_n_0_[0] ),
        .I2(\ac97_0/mode [1]),
        .I3(\ac97_0/mode [0]),
        .I4(\ac97_0/u9/wp_reg__0 ),
        .I5(\ac97_0/u9/p_0_in ),
        .O(\ac97_0/u9/empty0 ));
  LUT6 #(
    .INIT(64'h0002000000000002)) 
    empty_i_1__6
       (.I0(empty_i_2__6_n_0),
        .I1(\ac97_0/u10/wp_reg_n_0_[0] ),
        .I2(\ac97_0/u13/icc_r_reg_n_0_[11] ),
        .I3(\ac97_0/u13/icc_r_reg_n_0_[10] ),
        .I4(\ac97_0/u10/wp_reg__0 ),
        .I5(\ac97_0/u10/p_0_in ),
        .O(\ac97_0/u10/empty0 ));
  LUT6 #(
    .INIT(64'h0002000000000002)) 
    empty_i_1__7
       (.I0(empty_i_2__7_n_0),
        .I1(\ac97_0/u11/wp_reg_n_0_[0] ),
        .I2(\ac97_0/u13/icc_r_reg_n_0_[19] ),
        .I3(\ac97_0/u13/icc_r_reg_n_0_[18] ),
        .I4(\ac97_0/u11/wp_reg__0 ),
        .I5(\ac97_0/u11/p_0_in ),
        .O(\ac97_0/u11/empty0 ));
  LUT6 #(
    .INIT(64'h823CC38282000082)) 
    empty_i_1__8
       (.I0(empty_i_2__8_n_0),
        .I1(\ac97_1/u3/wp [2]),
        .I2(\ac97_1/u3/rp_reg__0 ),
        .I3(\ac97_1/u3/wp [1]),
        .I4(\ac97_1/u3/rp_reg_n_0_[2] ),
        .I5(empty_i_3_n_0),
        .O(\ac97_1/u3/empty0 ));
  LUT6 #(
    .INIT(64'h823CC38282000082)) 
    empty_i_1__9
       (.I0(empty_i_2__9_n_0),
        .I1(\ac97_1/u4/wp [2]),
        .I2(\ac97_1/u4/rp_reg__0 ),
        .I3(\ac97_1/u4/wp [1]),
        .I4(\ac97_1/u4/rp_reg_n_0_[2] ),
        .I5(empty_i_3__0_n_0),
        .O(\ac97_1/u4/empty0 ));
  LUT6 #(
    .INIT(64'hD65ABFFFBFFFD65A)) 
    empty_i_2
       (.I0(\ac97_0/u3/wp [1]),
        .I1(\ac97_0/u3/rp_reg_n_0_[1] ),
        .I2(\ac97_0/u3/rp_reg_n_0_[2] ),
        .I3(\ac97_0/u3/rp_reg_n_0_[0] ),
        .I4(\ac97_0/u3/rp_reg__0 ),
        .I5(\ac97_0/u3/wp [2]),
        .O(empty_i_2_n_0));
  LUT6 #(
    .INIT(64'hD65ABFFFBFFFD65A)) 
    empty_i_2__0
       (.I0(\ac97_0/u4/wp [1]),
        .I1(\ac97_0/u4/rp_reg_n_0_[1] ),
        .I2(\ac97_0/u4/rp_reg_n_0_[2] ),
        .I3(\ac97_0/u4/rp_reg_n_0_[0] ),
        .I4(\ac97_0/u4/rp_reg__0 ),
        .I5(\ac97_0/u4/wp [2]),
        .O(empty_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hD65ABFFFBFFFD65A)) 
    empty_i_2__1
       (.I0(\ac97_0/u5/wp [1]),
        .I1(\ac97_0/u5/rp_reg_n_0_[1] ),
        .I2(\ac97_0/u5/rp_reg_n_0_[2] ),
        .I3(\ac97_0/u5/rp_reg_n_0_[0] ),
        .I4(\ac97_0/u5/rp_reg__0 ),
        .I5(\ac97_0/u5/wp [2]),
        .O(empty_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h0F00E00F)) 
    empty_i_2__10
       (.I0(\ac97_1/o6_mode [1]),
        .I1(\ac97_1/o6_mode [0]),
        .I2(\ac97_1/u5/rp_reg_n_0_[0] ),
        .I3(\ac97_1/u5/wp [0]),
        .I4(\ac97_1/u5/rp_reg_n_0_[1] ),
        .O(empty_i_2__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h0F00E00F)) 
    empty_i_2__11
       (.I0(\ac97_1/o7_mode [1]),
        .I1(\ac97_1/o7_mode [0]),
        .I2(\ac97_1/u6/rp_reg_n_0_[0] ),
        .I3(\ac97_1/u6/wp [0]),
        .I4(\ac97_1/u6/rp_reg_n_0_[1] ),
        .O(empty_i_2__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h0F00E00F)) 
    empty_i_2__12
       (.I0(\ac97_1/o8_mode [1]),
        .I1(\ac97_1/o8_mode [0]),
        .I2(\ac97_1/u7/rp_reg_n_0_[0] ),
        .I3(\ac97_1/u7/wp [0]),
        .I4(\ac97_1/u7/rp_reg_n_0_[1] ),
        .O(empty_i_2__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h0F00E00F)) 
    empty_i_2__13
       (.I0(\ac97_1/o9_mode [1]),
        .I1(\ac97_1/o9_mode [0]),
        .I2(\ac97_1/u8/rp_reg_n_0_[0] ),
        .I3(\ac97_1/u8/wp [0]),
        .I4(\ac97_1/u8/rp_reg_n_0_[1] ),
        .O(empty_i_2__13_n_0));
  LUT6 #(
    .INIT(64'hD65ABFFFBFFFD65A)) 
    empty_i_2__2
       (.I0(\ac97_0/u6/wp [1]),
        .I1(\ac97_0/u6/rp_reg_n_0_[1] ),
        .I2(\ac97_0/u6/rp_reg_n_0_[2] ),
        .I3(\ac97_0/u6/rp_reg_n_0_[0] ),
        .I4(\ac97_0/u6/rp_reg__0 ),
        .I5(\ac97_0/u6/wp [2]),
        .O(empty_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hD65ABFFFBFFFD65A)) 
    empty_i_2__3
       (.I0(\ac97_0/u7/wp [1]),
        .I1(\ac97_0/u7/rp_reg_n_0_[1] ),
        .I2(\ac97_0/u7/rp_reg_n_0_[2] ),
        .I3(\ac97_0/u7/rp_reg_n_0_[0] ),
        .I4(\ac97_0/u7/rp_reg__0 ),
        .I5(\ac97_0/u7/wp [2]),
        .O(empty_i_2__3_n_0));
  LUT6 #(
    .INIT(64'hD65ABFFFBFFFD65A)) 
    empty_i_2__4
       (.I0(\ac97_0/u8/wp [1]),
        .I1(\ac97_0/u8/rp_reg_n_0_[1] ),
        .I2(\ac97_0/u8/rp_reg_n_0_[2] ),
        .I3(\ac97_0/u8/rp_reg_n_0_[0] ),
        .I4(\ac97_0/u8/rp_reg__0 ),
        .I5(\ac97_0/u8/wp [2]),
        .O(empty_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    empty_i_2__5
       (.I0(\ac97_0/u9/rp_reg_n_0_[1] ),
        .I1(\ac97_0/u9/p_1_in [1]),
        .I2(\ac97_0/u9/rp_reg_n_0_[0] ),
        .I3(\ac97_0/u9/p_1_in [0]),
        .O(empty_i_2__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    empty_i_2__6
       (.I0(\ac97_0/u10/rp_reg_n_0_[1] ),
        .I1(\ac97_0/u10/p_1_in [1]),
        .I2(\ac97_0/u10/rp_reg_n_0_[0] ),
        .I3(\ac97_0/u10/p_1_in [0]),
        .O(empty_i_2__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    empty_i_2__7
       (.I0(\ac97_0/u11/rp_reg_n_0_[1] ),
        .I1(\ac97_0/u11/p_1_in [1]),
        .I2(\ac97_0/u11/rp_reg_n_0_[0] ),
        .I3(\ac97_0/u11/p_1_in [0]),
        .O(empty_i_2__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h0F00E00F)) 
    empty_i_2__8
       (.I0(\ac97_1/o3_mode [1]),
        .I1(\ac97_1/o3_mode [0]),
        .I2(\ac97_1/u3/rp_reg_n_0_[0] ),
        .I3(\ac97_1/u3/wp [0]),
        .I4(\ac97_1/u3/rp_reg_n_0_[1] ),
        .O(empty_i_2__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h0F00E00F)) 
    empty_i_2__9
       (.I0(\ac97_1/o4_mode [1]),
        .I1(\ac97_1/o4_mode [0]),
        .I2(\ac97_1/u4/rp_reg_n_0_[0] ),
        .I3(\ac97_1/u4/wp [0]),
        .I4(\ac97_1/u4/rp_reg_n_0_[1] ),
        .O(empty_i_2__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h40404000)) 
    empty_i_3
       (.I0(\ac97_1/u3/wp [0]),
        .I1(\ac97_1/u3/rp_reg_n_0_[0] ),
        .I2(\ac97_1/u3/rp_reg_n_0_[1] ),
        .I3(\ac97_1/o3_mode [1]),
        .I4(\ac97_1/o3_mode [0]),
        .O(empty_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h40404000)) 
    empty_i_3__0
       (.I0(\ac97_1/u4/wp [0]),
        .I1(\ac97_1/u4/rp_reg_n_0_[0] ),
        .I2(\ac97_1/u4/rp_reg_n_0_[1] ),
        .I3(\ac97_1/o4_mode [1]),
        .I4(\ac97_1/o4_mode [0]),
        .O(empty_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h40404000)) 
    empty_i_3__1
       (.I0(\ac97_1/u5/wp [0]),
        .I1(\ac97_1/u5/rp_reg_n_0_[0] ),
        .I2(\ac97_1/u5/rp_reg_n_0_[1] ),
        .I3(\ac97_1/o6_mode [1]),
        .I4(\ac97_1/o6_mode [0]),
        .O(empty_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h40404000)) 
    empty_i_3__2
       (.I0(\ac97_1/u6/wp [0]),
        .I1(\ac97_1/u6/rp_reg_n_0_[0] ),
        .I2(\ac97_1/u6/rp_reg_n_0_[1] ),
        .I3(\ac97_1/o7_mode [1]),
        .I4(\ac97_1/o7_mode [0]),
        .O(empty_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h40404000)) 
    empty_i_3__3
       (.I0(\ac97_1/u7/wp [0]),
        .I1(\ac97_1/u7/rp_reg_n_0_[0] ),
        .I2(\ac97_1/u7/rp_reg_n_0_[1] ),
        .I3(\ac97_1/o8_mode [1]),
        .I4(\ac97_1/o8_mode [0]),
        .O(empty_i_3__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h40404000)) 
    empty_i_3__4
       (.I0(\ac97_1/u8/wp [0]),
        .I1(\ac97_1/u8/rp_reg_n_0_[0] ),
        .I2(\ac97_1/u8/rp_reg_n_0_[1] ),
        .I3(\ac97_1/o9_mode [1]),
        .I4(\ac97_1/o9_mode [0]),
        .O(empty_i_3__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    en_out_l2_i_1
       (.I0(\ac97_0/out_slt0 [12]),
        .I1(\ac97_0/valid_s ),
        .O(\ac97_0/u14/u0/en_out_l20 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    en_out_l2_i_1__0
       (.I0(\ac97_0/out_slt0 [11]),
        .I1(\ac97_0/valid_s ),
        .O(\ac97_0/u14/u1/en_out_l20 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    en_out_l2_i_1__1
       (.I0(\ac97_0/out_slt0 [9]),
        .I1(\ac97_0/valid_s ),
        .O(\ac97_0/u14/u2/en_out_l20 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    en_out_l2_i_1__10
       (.I0(\ac97_1/out_slt0 [12]),
        .I1(\ac97_1/valid_s ),
        .O(en_out_l2_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    en_out_l2_i_1__11
       (.I0(\ac97_1/out_slt0 [11]),
        .I1(\ac97_1/valid_s ),
        .O(en_out_l2_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    en_out_l2_i_1__12
       (.I0(\ac97_1/out_slt0 [9]),
        .I1(\ac97_1/valid_s ),
        .O(en_out_l2_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    en_out_l2_i_1__13
       (.I0(\ac97_1/out_slt0 [8]),
        .I1(\ac97_1/valid_s ),
        .O(en_out_l2_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    en_out_l2_i_1__14
       (.I0(\ac97_1/out_slt0 [7]),
        .I1(\ac97_1/valid_s ),
        .O(en_out_l2_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    en_out_l2_i_1__15
       (.I0(\ac97_1/out_slt0 [6]),
        .I1(\ac97_1/valid_s ),
        .O(en_out_l2_i_1__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    en_out_l2_i_1__16
       (.I0(\ac97_1/in_valid_s [0]),
        .I1(\ac97_1/u14/u6/en_out_l_reg_n_0 ),
        .O(\ac97_1/u14/u6/en_out_l20 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    en_out_l2_i_1__2
       (.I0(\ac97_0/out_slt0 [8]),
        .I1(\ac97_0/valid_s ),
        .O(\ac97_0/u14/u3/en_out_l20 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    en_out_l2_i_1__3
       (.I0(\ac97_0/out_slt0 [7]),
        .I1(\ac97_0/valid_s ),
        .O(\ac97_0/u14/u4/en_out_l20 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    en_out_l2_i_1__4
       (.I0(\ac97_0/out_slt0 [6]),
        .I1(\ac97_0/valid_s ),
        .O(\ac97_0/u14/u5/en_out_l20 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    en_out_l2_i_1__5
       (.I0(\ac97_0/in_valid_s [0]),
        .I1(\ac97_0/u14/u6/en_out_l_reg_n_0 ),
        .O(\ac97_0/u14/u6/en_out_l20 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    en_out_l2_i_1__6
       (.I0(\ac97_0/in_valid_s [1]),
        .I1(\ac97_0/u14/u7/en_out_l_reg_n_0 ),
        .O(\ac97_0/u14/u7/en_out_l20 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    en_out_l2_i_1__7
       (.I0(\ac97_0/in_valid_s [2]),
        .I1(\ac97_0/u14/u8/en_out_l_reg_n_0 ),
        .O(\ac97_0/u14/u8/en_out_l20 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    en_out_l2_i_1__8
       (.I0(\ac97_1/u14/u7/en_out_l_reg_n_0 ),
        .I1(\ac97_1/in_valid_s [1]),
        .O(\ac97_1/u14/u7/en_out_l20 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    en_out_l2_i_1__9
       (.I0(\ac97_1/u14/u8/en_out_l_reg_n_0 ),
        .I1(\ac97_1/in_valid_s [2]),
        .O(\ac97_1/u14/u8/en_out_l20 ));
  LUT1 #(
    .INIT(2'h1)) 
    full_empty_r_i_1
       (.I0(\ac97_0/valid_s ),
        .O(full_empty_r_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    full_empty_r_i_1__0
       (.I0(\ac97_0/u14/u6/full_empty_r ),
        .I1(\ac97_0/in_valid_s [0]),
        .I2(\ac97_0/i3_full ),
        .O(full_empty_r_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    full_empty_r_i_1__1
       (.I0(\ac97_0/u14/u7/full_empty_r ),
        .I1(\ac97_0/in_valid_s [1]),
        .I2(\ac97_0/i4_full ),
        .O(full_empty_r_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    full_empty_r_i_1__2
       (.I0(\ac97_0/u14/u8/full_empty_r ),
        .I1(\ac97_0/in_valid_s [2]),
        .I2(\ac97_0/i6_full ),
        .O(full_empty_r_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    full_i_1
       (.I0(\ac97_0/u9/p_1_in [0]),
        .I1(\ac97_0/u9/rp_reg_n_0_[0] ),
        .I2(\ac97_0/u9/p_1_in [1]),
        .I3(\ac97_0/u9/rp_reg_n_0_[1] ),
        .I4(\ac97_0/u9/p_0_in ),
        .I5(\ac97_0/u9/wp_reg__0 ),
        .O(\ac97_0/u9/full0 ));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    full_i_1__0
       (.I0(\ac97_0/u10/p_1_in [0]),
        .I1(\ac97_0/u10/rp_reg_n_0_[0] ),
        .I2(\ac97_0/u10/p_1_in [1]),
        .I3(\ac97_0/u10/rp_reg_n_0_[1] ),
        .I4(\ac97_0/u10/p_0_in ),
        .I5(\ac97_0/u10/wp_reg__0 ),
        .O(\ac97_0/u10/full0 ));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    full_i_1__1
       (.I0(\ac97_0/u11/p_1_in [0]),
        .I1(\ac97_0/u11/rp_reg_n_0_[0] ),
        .I2(\ac97_0/u11/p_1_in [1]),
        .I3(\ac97_0/u11/rp_reg_n_0_[1] ),
        .I4(\ac97_0/u11/p_0_in ),
        .I5(\ac97_0/u11/wp_reg__0 ),
        .O(\ac97_0/u11/full0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h04)) 
    full_i_1__2
       (.I0(\ac97_1/u9/p_1_in [1]),
        .I1(\ac97_1/u9/wp_reg__0 ),
        .I2(\ac97_1/u9/p_1_in [0]),
        .O(\ac97_1/u9/full0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h04)) 
    full_i_1__3
       (.I0(\ac97_1/u10/p_1_in [1]),
        .I1(\ac97_1/u10/wp_reg__0 ),
        .I2(\ac97_1/u10/p_1_in [0]),
        .O(\ac97_1/u10/full0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h04)) 
    full_i_1__4
       (.I0(\ac97_1/u11/p_1_in [1]),
        .I1(\ac97_1/u11/wp_reg__0 ),
        .I2(\ac97_1/u11/p_1_in [0]),
        .O(\ac97_1/u11/full0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    i3_re_i_1
       (.I0(ac97_0_i[36]),
        .I1(ac97_0_i[38]),
        .I2(ac97_0_i[37]),
        .I3(\ac97_0/u12/re20 ),
        .I4(ac97_0_i[34]),
        .I5(ac97_0_i[35]),
        .O(\ac97_0/u12/i3_re0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    i4_re_i_1
       (.I0(\ac97_0/u12/re20 ),
        .I1(ac97_0_i[37]),
        .I2(ac97_0_i[38]),
        .I3(ac97_0_i[36]),
        .I4(ac97_0_i[35]),
        .I5(ac97_0_i[34]),
        .O(\ac97_0/u12/i4_re0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    i6_re_i_1
       (.I0(\ac97_0/u12/re20 ),
        .I1(ac97_0_i[37]),
        .I2(ac97_0_i[38]),
        .I3(ac97_0_i[34]),
        .I4(ac97_0_i[35]),
        .I5(ac97_0_i[36]),
        .O(\ac97_0/u12/i6_re0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \icc_r[23]_i_1 
       (.I0(ac97_0_i[35]),
        .I1(ac97_0_i[36]),
        .I2(ac97_0_i[34]),
        .I3(\ac97_0/rf_we ),
        .O(\ac97_0/u13/icc_r0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \icc_r[23]_i_1__0 
       (.I0(ac97_1_i[34]),
        .I1(ac97_1_i[35]),
        .I2(ac97_1_i[36]),
        .I3(\ac97_1/rf_we ),
        .O(\ac97_1/u13/icc_r0 ));
  LUT6 #(
    .INIT(64'hFFFFF0F0FFFFF080)) 
    \in_valid_s1_reg[0]_srl2_i_1 
       (.I0(\ac97_0/u2/cnt_reg__0 [3]),
        .I1(\in_valid_s1_reg[0]_srl2_i_2_n_0 ),
        .I2(\ac97_0/u2/cnt_reg__0 [6]),
        .I3(\ac97_0/u2/cnt_reg__0 [5]),
        .I4(\ac97_0/u2/cnt_reg__0 [7]),
        .I5(\ac97_0/u2/cnt_reg__0 [4]),
        .O(\in_valid_s1_reg[0]_srl2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFAAAAFEFEAAAA)) 
    \in_valid_s1_reg[0]_srl2_i_1__0 
       (.I0(\ac97_1/u2/cnt_reg__0 [7]),
        .I1(\ac97_1/u2/cnt_reg__0 [5]),
        .I2(\ac97_1/u2/cnt_reg__0 [4]),
        .I3(\in_valid_s1_reg[0]_srl2_i_2__0_n_0 ),
        .I4(\ac97_1/u2/cnt_reg__0 [6]),
        .I5(\ac97_1/u2/cnt_reg__0 [1]),
        .O(\in_valid_s1_reg[0]_srl2_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \in_valid_s1_reg[0]_srl2_i_2 
       (.I0(\ac97_0/u2/cnt_reg__0 [1]),
        .I1(\ac97_0/u2/cnt_reg__0 [2]),
        .O(\in_valid_s1_reg[0]_srl2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \in_valid_s1_reg[0]_srl2_i_2__0 
       (.I0(\ac97_1/u2/cnt_reg__0 [2]),
        .I1(\ac97_1/u2/cnt_reg__0 [3]),
        .O(\in_valid_s1_reg[0]_srl2_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFAF8)) 
    \in_valid_s1_reg[1]_srl2_i_1 
       (.I0(\in_valid_s1_reg[1]_srl2_i_2_n_0 ),
        .I1(\ac97_0/u2/cnt_reg__0 [3]),
        .I2(\ac97_0/u2/cnt_reg__0 [7]),
        .I3(\ac97_0/u2/cnt_reg__0 [4]),
        .I4(\ac97_0/u2/cnt_reg__0 [1]),
        .I5(\ac97_0/u2/cnt_reg__0 [2]),
        .O(\in_valid_s1_reg[1]_srl2_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    \in_valid_s1_reg[1]_srl2_i_1__0 
       (.I0(\ac97_1/u2/cnt_reg__0 [7]),
        .I1(\ac97_1/u2/cnt_reg__0 [6]),
        .I2(\ac97_1/u2/cnt_reg__0 [5]),
        .I3(\ac97_1/u2/cnt_reg__0 [4]),
        .I4(\in_valid_s1_reg[1]_srl2_i_2__0_n_0 ),
        .O(\in_valid_s1_reg[1]_srl2_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \in_valid_s1_reg[1]_srl2_i_2 
       (.I0(\ac97_0/u2/cnt_reg__0 [5]),
        .I1(\ac97_0/u2/cnt_reg__0 [6]),
        .O(\in_valid_s1_reg[1]_srl2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h88888880)) 
    \in_valid_s1_reg[1]_srl2_i_2__0 
       (.I0(\ac97_1/u2/cnt_reg__0 [5]),
        .I1(\ac97_1/u2/cnt_reg__0 [6]),
        .I2(\ac97_1/u2/cnt_reg__0 [1]),
        .I3(\ac97_1/u2/cnt_reg__0 [2]),
        .I4(\ac97_1/u2/cnt_reg__0 [3]),
        .O(\in_valid_s1_reg[1]_srl2_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \in_valid_s1_reg[2]_srl2_i_1 
       (.I0(\ac97_0/u2/cnt_reg__0 [7]),
        .I1(\ac97_0/u2/cnt_reg__0 [6]),
        .I2(\ac97_0/u2/cnt_reg__0 [5]),
        .I3(\ac97_0/u2/cnt_reg__0 [4]),
        .I4(valid_s1_reg_srl2_i_2__0_n_0),
        .O(\in_valid_s1_reg[2]_srl2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    \in_valid_s1_reg[2]_srl2_i_1__0 
       (.I0(\ac97_1/u2/cnt_reg__0 [6]),
        .I1(\ac97_1/u2/cnt_reg__0 [5]),
        .I2(\ac97_1/u2/cnt_reg__0 [4]),
        .I3(\ac97_1/u2/cnt_reg__0 [7]),
        .I4(\in_valid_s1_reg[2]_srl2_i_2_n_0 ),
        .O(\in_valid_s1_reg[2]_srl2_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \in_valid_s1_reg[2]_srl2_i_2 
       (.I0(\ac97_1/u2/cnt_reg__0 [1]),
        .I1(\ac97_1/u2/cnt_reg__0 [3]),
        .I2(\ac97_1/u2/cnt_reg__0 [2]),
        .O(\in_valid_s1_reg[2]_srl2_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0044040000400400)) 
    init_ack_r_i_1
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(init_ack_r_i_2_n_0),
        .I2(\mem_ctrl_0/u5/state [1]),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\mem_ctrl_0/u5/state [2]),
        .I5(\mem_ctrl_0/u5/state [0]),
        .O(\mem_ctrl_0/init_ack ));
  LUT2 #(
    .INIT(4'h1)) 
    init_ack_r_i_2
       (.I0(\mem_ctrl_0/u5/state [6]),
        .I1(\mem_ctrl_0/u5/state [5]),
        .O(init_ack_r_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    init_req_i_1
       (.I0(\mem_ctrl_0/u0/u0/init_req_reg_n_0 ),
        .I1(\mem_ctrl_0/u0/u1/init_req_reg_n_0 ),
        .O(\mem_ctrl_0/u0/init_req01_out ));
  LUT6 #(
    .INIT(64'h40FFFFFF40404040)) 
    init_req_i_1__0
       (.I0(\mem_ctrl_0/u0/inited ),
        .I1(\mem_ctrl_0/u0/init_req_we ),
        .I2(init_req_i_2_n_0),
        .I3(\mem_ctrl_0/spec_req_cs [0]),
        .I4(init_req_i_3_n_0),
        .I5(\mem_ctrl_0/u0/u0/init_req_reg_n_0 ),
        .O(init_req_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h40FFFFFF40404040)) 
    init_req_i_1__1
       (.I0(\mem_ctrl_0/u0/u1/inited_reg_n_0 ),
        .I1(\mem_ctrl_0/u0/u1/init_req_we_reg_n_0 ),
        .I2(rfr_en_i_2_n_0),
        .I3(\mem_ctrl_0/spec_req_cs [1]),
        .I4(init_req_i_3_n_0),
        .I5(\mem_ctrl_0/u0/u1/init_req_reg_n_0 ),
        .O(init_req_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    init_req_i_2
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[0] ),
        .I1(\mem_ctrl_0/u0/u0/csc_reg_n_0_[1] ),
        .I2(\mem_ctrl_0/u0/u0/csc_reg_n_0_[3] ),
        .I3(\mem_ctrl_0/u0/u0/csc_reg_n_0_[2] ),
        .O(init_req_i_2_n_0));
  LUT6 #(
    .INIT(64'hAA0AA02AAAAAAAAA)) 
    init_req_i_3
       (.I0(\mem_ctrl_0/u0/init_ack_r ),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [2]),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\mem_ctrl_0/u5/state [1]),
        .I5(lmr_ack_i_2_n_0),
        .O(init_req_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    init_req_we_i_1
       (.I0(\mem_ctrl_0/u0/p_0_in1_in ),
        .I1(\mem_ctrl_0/u0/rf_we ),
        .I2(\mem_ctrl_0/u0/p_0_in [0]),
        .I3(\mem_ctrl_0/u0/p_0_in [1]),
        .I4(\mem_ctrl_0/u0/p_0_in [2]),
        .I5(\mem_ctrl_0/u0/p_0_in [3]),
        .O(\mem_ctrl_0/u0/csc0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    inited_i_1
       (.I0(\mem_ctrl_0/spec_req_cs [0]),
        .I1(\mem_ctrl_0/u0/init_ack_r ),
        .I2(\mem_ctrl_0/init_ack ),
        .I3(\mem_ctrl_0/u0/inited ),
        .O(inited_i_1_n_0));
  LUT4 #(
    .INIT(16'hFF08)) 
    inited_i_1__0
       (.I0(\mem_ctrl_0/spec_req_cs [1]),
        .I1(\mem_ctrl_0/u0/init_ack_r ),
        .I2(\mem_ctrl_0/init_ack ),
        .I3(\mem_ctrl_0/u0/u1/inited_reg_n_0 ),
        .O(inited_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h888A888A888A8AAA)) 
    \int_set[0]_i_1 
       (.I0(\ac97_0/u13/occ0_r_reg_n_0_[0] ),
        .I1(\ac97_0/o3_empty ),
        .I2(\ac97_0/u13/occ0_r_reg_n_0_[5] ),
        .I3(\ac97_0/o3_status [1]),
        .I4(\ac97_0/u13/occ0_r_reg_n_0_[4] ),
        .I5(\ac97_0/o3_status [0]),
        .O(\int_set[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888A888A888A8AAA)) 
    \int_set[0]_i_1__0 
       (.I0(\ac97_0/u13/occ0_r_reg_n_0_[8] ),
        .I1(\ac97_0/o4_empty ),
        .I2(\ac97_0/u13/occ0_r_reg_n_0_[13] ),
        .I3(\ac97_0/o4_status [1]),
        .I4(\ac97_0/u13/occ0_r_reg_n_0_[12] ),
        .I5(\ac97_0/o4_status [0]),
        .O(\int_set[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h888A888A888A8AAA)) 
    \int_set[0]_i_1__1 
       (.I0(\ac97_0/u13/occ0_r_reg_n_0_[16] ),
        .I1(\ac97_0/o6_empty ),
        .I2(\ac97_0/u13/occ0_r_reg_n_0_[21] ),
        .I3(\ac97_0/o6_status [1]),
        .I4(\ac97_0/u13/occ0_r_reg_n_0_[20] ),
        .I5(\ac97_0/o6_status [0]),
        .O(\int_set[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888C888CCCCC)) 
    \int_set[0]_i_1__10 
       (.I0(\ac97_1/o6_empty ),
        .I1(\ac97_1/u13/occ0_r_reg_n_0_[16] ),
        .I2(\ac97_1/o6_status [0]),
        .I3(\ac97_1/u13/occ0_r_reg_n_0_[20] ),
        .I4(\ac97_1/u13/occ0_r_reg_n_0_[21] ),
        .I5(\ac97_1/o6_status [1]),
        .O(\int_set[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h8888888C888CCCCC)) 
    \int_set[0]_i_1__11 
       (.I0(\ac97_1/o7_empty ),
        .I1(\ac97_1/u13/occ0_r_reg_n_0_[24] ),
        .I2(\ac97_1/o7_status [0]),
        .I3(\ac97_1/u13/occ0_r_reg_n_0_[28] ),
        .I4(\ac97_1/u13/occ0_r_reg_n_0_[29] ),
        .I5(\ac97_1/o7_status [1]),
        .O(\int_set[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h8888888C888CCCCC)) 
    \int_set[0]_i_1__12 
       (.I0(\ac97_1/o8_empty ),
        .I1(\ac97_1/u13/occ1_r_reg_n_0_[0] ),
        .I2(\ac97_1/o8_status [0]),
        .I3(\ac97_1/u13/occ1_r_reg_n_0_[4] ),
        .I4(\ac97_1/u13/occ1_r_reg_n_0_[5] ),
        .I5(\ac97_1/o8_status [1]),
        .O(\int_set[0]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h8888888C888CCCCC)) 
    \int_set[0]_i_1__13 
       (.I0(\ac97_1/o9_empty ),
        .I1(\ac97_1/u13/occ1_r_reg_n_0_[8] ),
        .I2(\ac97_1/o9_status [0]),
        .I3(\ac97_1/u13/occ1_r_reg_n_0_[12] ),
        .I4(\ac97_1/u13/occ1_r_reg_n_0_[13] ),
        .I5(\ac97_1/o9_status [1]),
        .O(\int_set[0]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h8888888C888CCCCC)) 
    \int_set[0]_i_1__14 
       (.I0(\ac97_1/i3_full ),
        .I1(\ac97_1/u13/icc_r_reg_n_0_[0] ),
        .I2(\ac97_1/i3_status [0]),
        .I3(\ac97_1/u13/icc_r_reg_n_0_[4] ),
        .I4(\ac97_1/u13/icc_r_reg_n_0_[5] ),
        .I5(\ac97_1/i3_status [1]),
        .O(\int_set[0]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h8888888C888CCCCC)) 
    \int_set[0]_i_1__15 
       (.I0(\ac97_1/i4_full ),
        .I1(\ac97_1/u13/icc_r_reg_n_0_[8] ),
        .I2(\ac97_1/i4_status [0]),
        .I3(\ac97_1/u13/icc_r_reg_n_0_[12] ),
        .I4(\ac97_1/u13/icc_r_reg_n_0_[13] ),
        .I5(\ac97_1/i4_status [1]),
        .O(\int_set[0]_i_1__15_n_0 ));
  LUT6 #(
    .INIT(64'h8888888C888CCCCC)) 
    \int_set[0]_i_1__16 
       (.I0(\ac97_1/i6_full ),
        .I1(\ac97_1/u13/icc_r_reg_n_0_[16] ),
        .I2(\ac97_1/i6_status [0]),
        .I3(\ac97_1/u13/icc_r_reg_n_0_[20] ),
        .I4(\ac97_1/u13/icc_r_reg_n_0_[21] ),
        .I5(\ac97_1/i6_status [1]),
        .O(\int_set[0]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'h888A888A888A8AAA)) 
    \int_set[0]_i_1__2 
       (.I0(\ac97_0/u13/occ0_r_reg_n_0_[24] ),
        .I1(\ac97_0/o7_empty ),
        .I2(\ac97_0/u13/occ0_r_reg_n_0_[29] ),
        .I3(\ac97_0/o7_status [1]),
        .I4(\ac97_0/u13/occ0_r_reg_n_0_[28] ),
        .I5(\ac97_0/o7_status [0]),
        .O(\int_set[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h888A888A888A8AAA)) 
    \int_set[0]_i_1__3 
       (.I0(\ac97_0/u13/occ1_r_reg_n_0_[0] ),
        .I1(\ac97_0/o8_empty ),
        .I2(\ac97_0/u13/occ1_r_reg_n_0_[5] ),
        .I3(\ac97_0/o8_status [1]),
        .I4(\ac97_0/u13/occ1_r_reg_n_0_[4] ),
        .I5(\ac97_0/o8_status [0]),
        .O(\int_set[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h888A888A888A8AAA)) 
    \int_set[0]_i_1__4 
       (.I0(\ac97_0/u13/occ1_r_reg_n_0_[8] ),
        .I1(\ac97_0/o9_empty ),
        .I2(\ac97_0/u13/occ1_r_reg_n_0_[13] ),
        .I3(\ac97_0/o9_status [1]),
        .I4(\ac97_0/u13/occ1_r_reg_n_0_[12] ),
        .I5(\ac97_0/o9_status [0]),
        .O(\int_set[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h888A888A888A8AAA)) 
    \int_set[0]_i_1__5 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[0] ),
        .I1(\ac97_0/i3_full ),
        .I2(\ac97_0/u13/icc_r_reg_n_0_[5] ),
        .I3(\ac97_0/i3_status [1]),
        .I4(\ac97_0/u13/icc_r_reg_n_0_[4] ),
        .I5(\ac97_0/i3_status [0]),
        .O(\int_set[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h888A888A888A8AAA)) 
    \int_set[0]_i_1__6 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[8] ),
        .I1(\ac97_0/i4_full ),
        .I2(\ac97_0/u13/icc_r_reg_n_0_[13] ),
        .I3(\ac97_0/i4_status [1]),
        .I4(\ac97_0/u13/icc_r_reg_n_0_[12] ),
        .I5(\ac97_0/i4_status [0]),
        .O(\int_set[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h888A888A888A8AAA)) 
    \int_set[0]_i_1__7 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[16] ),
        .I1(\ac97_0/i6_full ),
        .I2(\ac97_0/u13/icc_r_reg_n_0_[21] ),
        .I3(\ac97_0/i6_status [1]),
        .I4(\ac97_0/u13/icc_r_reg_n_0_[20] ),
        .I5(\ac97_0/i6_status [0]),
        .O(\int_set[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h8888888C888CCCCC)) 
    \int_set[0]_i_1__8 
       (.I0(\ac97_1/o3_empty ),
        .I1(\ac97_1/u13/occ0_r_reg_n_0_[0] ),
        .I2(\ac97_1/o3_status [0]),
        .I3(\ac97_1/u13/occ0_r_reg_n_0_[4] ),
        .I4(\ac97_1/u13/occ0_r_reg_n_0_[5] ),
        .I5(\ac97_1/o3_status [1]),
        .O(\int_set[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h8888888C888CCCCC)) 
    \int_set[0]_i_1__9 
       (.I0(\ac97_1/o4_empty ),
        .I1(\ac97_1/u13/occ0_r_reg_n_0_[8] ),
        .I2(\ac97_1/o4_status [0]),
        .I3(\ac97_1/u13/occ0_r_reg_n_0_[12] ),
        .I4(\ac97_1/u13/occ0_r_reg_n_0_[13] ),
        .I5(\ac97_1/o4_status [1]),
        .O(\int_set[0]_i_1__9_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_set[1]_i_1 
       (.I0(\ac97_0/o3_empty ),
        .I1(\ac97_0/valid_s ),
        .I2(\ac97_0/out_slt0 [12]),
        .I3(\ac97_0/u14/u0/en_out_l2_reg_n_0 ),
        .O(\ac97_0/u17/int_set_reg00_out ));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_set[1]_i_1__0 
       (.I0(\ac97_0/o4_empty ),
        .I1(\ac97_0/valid_s ),
        .I2(\ac97_0/out_slt0 [11]),
        .I3(\ac97_0/u14/u1/en_out_l2_reg_n_0 ),
        .O(\ac97_0/u18/int_set_reg00_out ));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_set[1]_i_1__1 
       (.I0(\ac97_0/o6_empty ),
        .I1(\ac97_0/valid_s ),
        .I2(\ac97_0/out_slt0 [9]),
        .I3(\ac97_0/u14/u2/en_out_l2_reg_n_0 ),
        .O(\ac97_0/u19/int_set_reg00_out ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \int_set[1]_i_1__10 
       (.I0(\ac97_1/o6_empty ),
        .I1(\ac97_1/u14/u2/en_out_l2_reg_n_0 ),
        .I2(\ac97_1/valid_s ),
        .I3(\ac97_1/out_slt0 [9]),
        .O(\ac97_1/u19/int_set_reg00_out ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \int_set[1]_i_1__11 
       (.I0(\ac97_1/o7_empty ),
        .I1(\ac97_1/u14/u3/en_out_l2_reg_n_0 ),
        .I2(\ac97_1/valid_s ),
        .I3(\ac97_1/out_slt0 [8]),
        .O(\ac97_1/u20/int_set_reg00_out ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \int_set[1]_i_1__12 
       (.I0(\ac97_1/o8_empty ),
        .I1(\ac97_1/u14/u4/en_out_l2_reg_n_0 ),
        .I2(\ac97_1/valid_s ),
        .I3(\ac97_1/out_slt0 [7]),
        .O(\ac97_1/u21/int_set_reg00_out ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \int_set[1]_i_1__13 
       (.I0(\ac97_1/o9_empty ),
        .I1(\ac97_1/u14/u5/en_out_l2_reg_n_0 ),
        .I2(\ac97_1/valid_s ),
        .I3(\ac97_1/out_slt0 [6]),
        .O(\ac97_1/u22/int_set_reg00_out ));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_set[1]_i_1__2 
       (.I0(\ac97_0/o7_empty ),
        .I1(\ac97_0/valid_s ),
        .I2(\ac97_0/out_slt0 [8]),
        .I3(\ac97_0/u14/u3/en_out_l2_reg_n_0 ),
        .O(\ac97_0/u20/int_set_reg00_out ));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_set[1]_i_1__3 
       (.I0(\ac97_0/o8_empty ),
        .I1(\ac97_0/valid_s ),
        .I2(\ac97_0/out_slt0 [7]),
        .I3(\ac97_0/u14/u4/en_out_l2_reg_n_0 ),
        .O(\ac97_0/u21/int_set_reg00_out ));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_set[1]_i_1__4 
       (.I0(\ac97_0/o9_empty ),
        .I1(\ac97_0/valid_s ),
        .I2(\ac97_0/out_slt0 [6]),
        .I3(\ac97_0/u14/u5/en_out_l2_reg_n_0 ),
        .O(\ac97_0/u22/int_set_reg00_out ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_set[1]_i_1__5 
       (.I0(\ac97_0/i3_empty ),
        .I1(\ac97_0/i3_re ),
        .O(\ac97_0/u23/int_set_reg00_out ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_set[1]_i_1__6 
       (.I0(\ac97_0/i4_empty ),
        .I1(\ac97_0/i4_re ),
        .O(\ac97_0/u24/int_set_reg00_out ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_set[1]_i_1__7 
       (.I0(\ac97_0/i6_empty ),
        .I1(\ac97_0/i6_re ),
        .O(\ac97_0/u25/int_set_reg00_out ));
  LUT4 #(
    .INIT(16'h2000)) 
    \int_set[1]_i_1__8 
       (.I0(\ac97_1/o3_empty ),
        .I1(\ac97_1/u14/u0/en_out_l2_reg_n_0 ),
        .I2(\ac97_1/valid_s ),
        .I3(\ac97_1/out_slt0 [12]),
        .O(\ac97_1/u17/int_set_reg00_out ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \int_set[1]_i_1__9 
       (.I0(\ac97_1/o4_empty ),
        .I1(\ac97_1/u14/u1/en_out_l2_reg_n_0 ),
        .I2(\ac97_1/valid_s ),
        .I3(\ac97_1/out_slt0 [11]),
        .O(\ac97_1/u18/int_set_reg00_out ));
  LUT1 #(
    .INIT(2'h1)) 
    \int_set[1]_i_2 
       (.I0(rst_o_IBUF),
        .O(\int_set[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0041410000000000)) 
    \int_set[2]_i_1 
       (.I0(\int_set[2]_i_3_n_0 ),
        .I1(\ac97_0/u3/rp_reg_n_0_[1] ),
        .I2(\ac97_0/u3/wp [0]),
        .I3(\ac97_0/u3/rp_reg__0 ),
        .I4(\ac97_0/u3/wp [2]),
        .I5(\ac97_0/o3_we ),
        .O(\ac97_0/u17/int_set_reg0 ));
  LUT6 #(
    .INIT(64'h0041410000000000)) 
    \int_set[2]_i_1__0 
       (.I0(\int_set[2]_i_2_n_0 ),
        .I1(\ac97_0/u4/rp_reg_n_0_[1] ),
        .I2(\ac97_0/u4/wp [0]),
        .I3(\ac97_0/u4/rp_reg__0 ),
        .I4(\ac97_0/u4/wp [2]),
        .I5(\ac97_0/o4_we ),
        .O(\ac97_0/u18/int_set_reg0 ));
  LUT6 #(
    .INIT(64'h0041410000000000)) 
    \int_set[2]_i_1__1 
       (.I0(\int_set[2]_i_2__0_n_0 ),
        .I1(\ac97_0/u5/rp_reg_n_0_[1] ),
        .I2(\ac97_0/u5/wp [0]),
        .I3(\ac97_0/u5/rp_reg__0 ),
        .I4(\ac97_0/u5/wp [2]),
        .I5(\ac97_0/o6_we ),
        .O(\ac97_0/u19/int_set_reg0 ));
  LUT6 #(
    .INIT(64'h9000000000009000)) 
    \int_set[2]_i_1__10 
       (.I0(\ac97_1/u5/wp [0]),
        .I1(\ac97_1/u5/rp_reg_n_0_[1] ),
        .I2(\int_set[2]_i_2__7_n_0 ),
        .I3(\ac97_1/o6_we ),
        .I4(\ac97_1/u5/wp [1]),
        .I5(\ac97_1/u5/rp_reg_n_0_[2] ),
        .O(\ac97_1/u19/int_set_reg0 ));
  LUT6 #(
    .INIT(64'h9000000000009000)) 
    \int_set[2]_i_1__11 
       (.I0(\ac97_1/u6/wp [0]),
        .I1(\ac97_1/u6/rp_reg_n_0_[1] ),
        .I2(\int_set[2]_i_2__8_n_0 ),
        .I3(\ac97_1/o7_we ),
        .I4(\ac97_1/u6/wp [1]),
        .I5(\ac97_1/u6/rp_reg_n_0_[2] ),
        .O(\ac97_1/u20/int_set_reg0 ));
  LUT6 #(
    .INIT(64'h9000000000009000)) 
    \int_set[2]_i_1__12 
       (.I0(\ac97_1/u7/wp [0]),
        .I1(\ac97_1/u7/rp_reg_n_0_[1] ),
        .I2(\int_set[2]_i_2__9_n_0 ),
        .I3(\ac97_1/o8_we ),
        .I4(\ac97_1/u7/wp [1]),
        .I5(\ac97_1/u7/rp_reg_n_0_[2] ),
        .O(\ac97_1/u21/int_set_reg0 ));
  LUT6 #(
    .INIT(64'h9000000000009000)) 
    \int_set[2]_i_1__13 
       (.I0(\ac97_1/u8/wp [0]),
        .I1(\ac97_1/u8/rp_reg_n_0_[1] ),
        .I2(\int_set[2]_i_2__10_n_0 ),
        .I3(\ac97_1/o9_we ),
        .I4(\ac97_1/u8/wp [1]),
        .I5(\ac97_1/u8/rp_reg_n_0_[2] ),
        .O(\ac97_1/u22/int_set_reg0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_set[2]_i_1__14 
       (.I0(\ac97_1/u14/u7/en_out_l2_reg_n_0 ),
        .I1(\ac97_1/i4_full ),
        .I2(\ac97_1/in_valid_s [1]),
        .I3(\ac97_1/u14/u7/en_out_l_reg_n_0 ),
        .O(\ac97_1/u24/int_set_reg0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_set[2]_i_1__15 
       (.I0(\ac97_1/u14/u8/en_out_l2_reg_n_0 ),
        .I1(\ac97_1/i6_full ),
        .I2(\ac97_1/in_valid_s [2]),
        .I3(\ac97_1/u14/u8/en_out_l_reg_n_0 ),
        .O(\ac97_1/u25/int_set_reg0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \int_set[2]_i_1__16 
       (.I0(\ac97_1/u14/u6/en_out_l2_reg_n_0 ),
        .I1(\ac97_1/i3_full ),
        .I2(\ac97_1/u14/u6/en_out_l_reg_n_0 ),
        .I3(\ac97_1/in_valid_s [0]),
        .O(\ac97_1/u23/int_set_reg0 ));
  LUT6 #(
    .INIT(64'h0041410000000000)) 
    \int_set[2]_i_1__2 
       (.I0(\int_set[2]_i_2__1_n_0 ),
        .I1(\ac97_0/u6/rp_reg_n_0_[1] ),
        .I2(\ac97_0/u6/wp [0]),
        .I3(\ac97_0/u6/rp_reg__0 ),
        .I4(\ac97_0/u6/wp [2]),
        .I5(\ac97_0/o7_we ),
        .O(\ac97_0/u20/int_set_reg0 ));
  LUT6 #(
    .INIT(64'h0041410000000000)) 
    \int_set[2]_i_1__3 
       (.I0(\int_set[2]_i_2__2_n_0 ),
        .I1(\ac97_0/u7/rp_reg_n_0_[1] ),
        .I2(\ac97_0/u7/wp [0]),
        .I3(\ac97_0/u7/rp_reg__0 ),
        .I4(\ac97_0/u7/wp [2]),
        .I5(\ac97_0/o8_we ),
        .O(\ac97_0/u21/int_set_reg0 ));
  LUT6 #(
    .INIT(64'h0041410000000000)) 
    \int_set[2]_i_1__4 
       (.I0(\int_set[2]_i_2__3_n_0 ),
        .I1(\ac97_0/u8/rp_reg_n_0_[1] ),
        .I2(\ac97_0/u8/wp [0]),
        .I3(\ac97_0/u8/rp_reg__0 ),
        .I4(\ac97_0/u8/wp [2]),
        .I5(\ac97_0/o9_we ),
        .O(\ac97_0/u22/int_set_reg0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \int_set[2]_i_1__5 
       (.I0(\ac97_0/i3_full ),
        .I1(\ac97_0/u14/u6/en_out_l2_reg_n_0 ),
        .I2(\ac97_0/in_valid_s [0]),
        .I3(\ac97_0/u14/u6/en_out_l_reg_n_0 ),
        .O(\ac97_0/u23/int_set_reg0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \int_set[2]_i_1__6 
       (.I0(\ac97_0/i4_full ),
        .I1(\ac97_0/u14/u7/en_out_l2_reg_n_0 ),
        .I2(\ac97_0/in_valid_s [1]),
        .I3(\ac97_0/u14/u7/en_out_l_reg_n_0 ),
        .O(\ac97_0/u24/int_set_reg0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \int_set[2]_i_1__7 
       (.I0(\ac97_0/i6_full ),
        .I1(\ac97_0/u14/u8/en_out_l2_reg_n_0 ),
        .I2(\ac97_0/in_valid_s [2]),
        .I3(\ac97_0/u14/u8/en_out_l_reg_n_0 ),
        .O(\ac97_0/u25/int_set_reg0 ));
  LUT6 #(
    .INIT(64'h9000000000009000)) 
    \int_set[2]_i_1__8 
       (.I0(\ac97_1/u3/wp [0]),
        .I1(\ac97_1/u3/rp_reg_n_0_[1] ),
        .I2(\int_set[2]_i_3__0_n_0 ),
        .I3(\ac97_1/o3_we ),
        .I4(\ac97_1/u3/wp [1]),
        .I5(\ac97_1/u3/rp_reg_n_0_[2] ),
        .O(\ac97_1/u17/int_set_reg0 ));
  LUT6 #(
    .INIT(64'h9000000000009000)) 
    \int_set[2]_i_1__9 
       (.I0(\ac97_1/u4/wp [0]),
        .I1(\ac97_1/u4/rp_reg_n_0_[1] ),
        .I2(\int_set[2]_i_2__6_n_0 ),
        .I3(\ac97_1/o4_we ),
        .I4(\ac97_1/u4/wp [1]),
        .I5(\ac97_1/u4/rp_reg_n_0_[2] ),
        .O(\ac97_1/u18/int_set_reg0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_set[2]_i_2 
       (.I0(\ac97_0/u4/rp_reg_n_0_[2] ),
        .I1(\ac97_0/u4/wp [1]),
        .O(\int_set[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_set[2]_i_2__0 
       (.I0(\ac97_0/u5/rp_reg_n_0_[2] ),
        .I1(\ac97_0/u5/wp [1]),
        .O(\int_set[2]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_set[2]_i_2__1 
       (.I0(\ac97_0/u6/rp_reg_n_0_[2] ),
        .I1(\ac97_0/u6/wp [1]),
        .O(\int_set[2]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_set[2]_i_2__10 
       (.I0(\ac97_1/u8/wp [2]),
        .I1(\ac97_1/u8/rp_reg__0 ),
        .O(\int_set[2]_i_2__10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_set[2]_i_2__2 
       (.I0(\ac97_0/u7/rp_reg_n_0_[2] ),
        .I1(\ac97_0/u7/wp [1]),
        .O(\int_set[2]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_set[2]_i_2__3 
       (.I0(\ac97_0/u8/rp_reg_n_0_[2] ),
        .I1(\ac97_0/u8/wp [1]),
        .O(\int_set[2]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \int_set[2]_i_2__4 
       (.I0(rst_o_IBUF),
        .O(\int_set[2]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \int_set[2]_i_2__5 
       (.I0(rst_o_IBUF),
        .O(\int_set[2]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_set[2]_i_2__6 
       (.I0(\ac97_1/u4/wp [2]),
        .I1(\ac97_1/u4/rp_reg__0 ),
        .O(\int_set[2]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_set[2]_i_2__7 
       (.I0(\ac97_1/u5/wp [2]),
        .I1(\ac97_1/u5/rp_reg__0 ),
        .O(\int_set[2]_i_2__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_set[2]_i_2__8 
       (.I0(\ac97_1/u6/wp [2]),
        .I1(\ac97_1/u6/rp_reg__0 ),
        .O(\int_set[2]_i_2__8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_set[2]_i_2__9 
       (.I0(\ac97_1/u7/wp [2]),
        .I1(\ac97_1/u7/rp_reg__0 ),
        .O(\int_set[2]_i_2__9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_set[2]_i_3 
       (.I0(\ac97_0/u3/rp_reg_n_0_[2] ),
        .I1(\ac97_0/u3/wp [1]),
        .O(\int_set[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_set[2]_i_3__0 
       (.I0(\ac97_1/u3/wp [2]),
        .I1(\ac97_1/u3/rp_reg__0 ),
        .O(\int_set[2]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \intm_r[28]_i_1 
       (.I0(ac97_0_i[35]),
        .I1(ac97_0_i[36]),
        .I2(ac97_0_i[34]),
        .I3(\ac97_0/rf_we ),
        .O(\ac97_0/u13/intm_r0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \intm_r[28]_i_1__0 
       (.I0(ac97_1_i[34]),
        .I1(ac97_1_i[36]),
        .I2(ac97_1_i[35]),
        .I3(\ac97_1/rf_we ),
        .O(\ac97_1/u13/intm_r0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \ints_r[28]_i_2 
       (.I0(\ac97_0/u12/re20 ),
        .I1(ac97_0_i[34]),
        .I2(ac97_0_i[35]),
        .I3(ac97_0_i[37]),
        .I4(ac97_0_i[38]),
        .I5(ac97_0_i[36]),
        .O(\ints_r[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ir_cnt[0]_i_1 
       (.I0(\mem_ctrl_0/u5/ir_cnt_reg [0]),
        .O(\mem_ctrl_0/ir_cnt0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \ir_cnt[1]_i_1 
       (.I0(\mem_ctrl_0/u5/ir_cnt_reg [0]),
        .I1(\mem_ctrl_0/u5/ir_cnt_reg [1]),
        .O(\ir_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \ir_cnt[2]_i_1 
       (.I0(\mem_ctrl_0/u5/ir_cnt_reg [2]),
        .I1(\mem_ctrl_0/u5/ir_cnt_reg [1]),
        .I2(\mem_ctrl_0/u5/ir_cnt_reg [0]),
        .O(\mem_ctrl_0/ir_cnt0 [2]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \ir_cnt[3]_i_1 
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(init_ack_r_i_2_n_0),
        .I3(\mem_ctrl_0/u5/state [1]),
        .I4(\mem_ctrl_0/u5/state [0]),
        .I5(\mem_ctrl_0/u5/state [3]),
        .O(\mem_ctrl_0/u5/ir_cnt_ld ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \ir_cnt[3]_i_2 
       (.I0(init_ack_r_i_2_n_0),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(dv_r_i_2_n_0),
        .I4(\mem_ctrl_0/u5/state [0]),
        .I5(\mem_ctrl_0/u5/cmd_asserted ),
        .O(\mem_ctrl_0/u5/ir_cnt_dec ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \ir_cnt[3]_i_3 
       (.I0(\mem_ctrl_0/u5/ir_cnt_reg [3]),
        .I1(\mem_ctrl_0/u5/ir_cnt_reg [2]),
        .I2(\mem_ctrl_0/u5/ir_cnt_reg [0]),
        .I3(\mem_ctrl_0/u5/ir_cnt_reg [1]),
        .O(\mem_ctrl_0/ir_cnt0 [3]));
  LUT4 #(
    .INIT(16'h0001)) 
    ir_cnt_done_i_1
       (.I0(\mem_ctrl_0/u5/ir_cnt_reg [2]),
        .I1(\mem_ctrl_0/u5/ir_cnt_reg [0]),
        .I2(\mem_ctrl_0/u5/ir_cnt_reg [1]),
        .I3(\mem_ctrl_0/u5/ir_cnt_reg [3]),
        .O(ir_cnt_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h202022A000000280)) 
    lmr_ack_i_1
       (.I0(lmr_ack_i_2_n_0),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(\mem_ctrl_0/u5/state [0]),
        .I4(lmr_ack_i_3_n_0),
        .I5(\mem_ctrl_0/u5/state [1]),
        .O(\mem_ctrl_0/u5/lmr_ack_d ));
  LUT3 #(
    .INIT(8'h01)) 
    lmr_ack_i_2
       (.I0(\mem_ctrl_0/u5/state [5]),
        .I1(\mem_ctrl_0/u5/state [6]),
        .I2(\mem_ctrl_0/u5/state [4]),
        .O(lmr_ack_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFBF)) 
    lmr_ack_i_3
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/lookup_ready2 ),
        .I2(\mem_ctrl_0/lmr_req ),
        .I3(\mem_ctrl_0/init_req ),
        .I4(\mem_ctrl_0/rfr_req ),
        .I5(\mem_ctrl_0/u5/state [3]),
        .O(lmr_ack_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    lmr_req_i_1
       (.I0(\mem_ctrl_0/u0/u0/lmr_req_reg_n_0 ),
        .I1(\mem_ctrl_0/u0/u1/lmr_req_reg_n_0 ),
        .O(\mem_ctrl_0/u0/lmr_req00_out ));
  LUT6 #(
    .INIT(64'hBBBB8BBB88888888)) 
    lmr_req_i_1__0
       (.I0(\mem_ctrl_0/u0/u1/inited_reg_n_0 ),
        .I1(lmr_req_i_2_n_0),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/lmr_ack_r ),
        .I4(\mem_ctrl_0/lmr_ack ),
        .I5(\mem_ctrl_0/u0/u1/lmr_req_reg_n_0 ),
        .O(lmr_req_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hBBBB8BBB88888888)) 
    lmr_req_i_1__1
       (.I0(\mem_ctrl_0/u0/inited ),
        .I1(lmr_req_i_2__0_n_0),
        .I2(\mem_ctrl_0/spec_req_cs [0]),
        .I3(\mem_ctrl_0/u0/lmr_ack_r ),
        .I4(\mem_ctrl_0/lmr_ack ),
        .I5(\mem_ctrl_0/u0/u0/lmr_req_reg_n_0 ),
        .O(lmr_req_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    lmr_req_i_2
       (.I0(\mem_ctrl_0/u0/u1/lmr_req_we_reg_n_0 ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[1] ),
        .I2(\mem_ctrl_0/u0/u1/csc_reg_n_0_[3] ),
        .I3(\mem_ctrl_0/u0/u1/csc_reg_n_0_[2] ),
        .O(lmr_req_i_2_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    lmr_req_i_2__0
       (.I0(\mem_ctrl_0/u0/lmr_req_we ),
        .I1(\mem_ctrl_0/u0/u0/csc_reg_n_0_[1] ),
        .I2(\mem_ctrl_0/u0/u0/csc_reg_n_0_[3] ),
        .I3(\mem_ctrl_0/u0/u0/csc_reg_n_0_[2] ),
        .O(lmr_req_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h80)) 
    lookup_ready1_i_1
       (.I0(\mem_ctrl_0/cs_le ),
        .I1(atahost_o[19]),
        .I2(atahost_o[20]),
        .O(\mem_ctrl_0/u5/lookup_ready10 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h80)) 
    lookup_ready2_i_1
       (.I0(\mem_ctrl_0/u5/lookup_ready1 ),
        .I1(atahost_o[19]),
        .I2(atahost_o[20]),
        .O(\mem_ctrl_0/u5/lookup_ready20 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mc_addr[0]_i_1 
       (.I0(\mem_ctrl_0/u1/acs_addr_reg_n_0_[0] ),
        .I1(\mem_ctrl_0/csc_s [2]),
        .I2(\mc_addr[0]_i_2_n_0 ),
        .I3(\mc_addr[23]_i_3_n_0 ),
        .I4(\mc_addr[0]_i_3_n_0 ),
        .O(\mem_ctrl_0/mc_addr_d [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mc_addr[0]_i_2 
       (.I0(\mem_ctrl_0/sp_tms [0]),
        .I1(\mc_addr[12]_i_3_n_0 ),
        .I2(\mem_ctrl_0/row_adr [0]),
        .I3(\mem_ctrl_0/row_sel ),
        .I4(\mem_ctrl_0/u1/col_adr_reg_n_0_[0] ),
        .O(\mc_addr[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mc_addr[0]_i_3 
       (.I0(atahost_o[34]),
        .I1(\mc_addr[23]_i_4_n_0 ),
        .I2(\mem_ctrl_0/u1/sram_addr [0]),
        .O(\mc_addr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFC0CAAAA)) 
    \mc_addr[10]_i_1 
       (.I0(\mc_addr[10]_i_2_n_0 ),
        .I1(\mc_addr[10]_i_3_n_0 ),
        .I2(\mem_ctrl_0/csc_s [2]),
        .I3(\mem_ctrl_0/u1/acs_addr_reg_n_0_[10] ),
        .I4(\mc_addr[23]_i_3_n_0 ),
        .I5(\mem_ctrl_0/rfr_ack ),
        .O(\mem_ctrl_0/mc_addr_d [10]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mc_addr[10]_i_2 
       (.I0(atahost_o[44]),
        .I1(\mc_addr[23]_i_4_n_0 ),
        .I2(\mem_ctrl_0/u1/sram_addr [10]),
        .O(\mc_addr[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \mc_addr[10]_i_3 
       (.I0(\mem_ctrl_0/sp_tms [10]),
        .I1(\mc_addr[12]_i_3_n_0 ),
        .I2(\mem_ctrl_0/row_adr [10]),
        .I3(\mem_ctrl_0/row_sel ),
        .I4(\mc_addr[10]_i_4_n_0 ),
        .I5(\mc_addr[10]_i_5_n_0 ),
        .O(\mc_addr[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000D1DD0000)) 
    \mc_addr[10]_i_4 
       (.I0(cmd_a10_r_i_4_n_0),
        .I1(cmd_a10_r_i_3_n_0),
        .I2(\mc_addr[10]_i_6_n_0 ),
        .I3(\mc_addr[10]_i_7_n_0 ),
        .I4(\mem_ctrl_0/u5/state [1]),
        .I5(\mem_ctrl_0/u5/state [6]),
        .O(\mc_addr[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055544454)) 
    \mc_addr[10]_i_5 
       (.I0(cmd_a10_r_i_11_n_0),
        .I1(cmd_a10_r_i_10_n_0),
        .I2(\mem_ctrl_0/u5/ap_en ),
        .I3(\mem_ctrl_0/u5/state [0]),
        .I4(\mc_addr[10]_i_8_n_0 ),
        .I5(\mem_ctrl_0/u5/state [1]),
        .O(\mc_addr[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB88888)) 
    \mc_addr[10]_i_6 
       (.I0(\mem_ctrl_0/u5/cmd_a10_r ),
        .I1(\mem_ctrl_0/u5/state [5]),
        .I2(\mem_ctrl_0/u5/ap_en ),
        .I3(\mem_ctrl_0/u5/mem_ack_d1 ),
        .I4(\mem_ctrl_0/u5/cmd_a100 ),
        .I5(cnt_i_2_n_0),
        .O(\mc_addr[10]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8DFF)) 
    \mc_addr[10]_i_7 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/u5/state [4]),
        .I3(\mem_ctrl_0/u5/ap_en ),
        .O(\mc_addr[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAABAFFBAAABAAABA)) 
    \mc_addr[10]_i_8 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(cmd_asserted_i_7_n_0),
        .I2(\mem_ctrl_0/u5/cmd_a10_r ),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\mc_addr[10]_i_9_n_0 ),
        .I5(\mem_ctrl_0/u5/cmd_a100 ),
        .O(\mc_addr[10]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \mc_addr[10]_i_9 
       (.I0(\mem_ctrl_0/u5/ap_en ),
        .I1(\mem_ctrl_0/u5/tmr_done ),
        .I2(\mem_ctrl_0/wb_write_go ),
        .O(\mc_addr[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mc_addr[11]_i_1 
       (.I0(\mc_addr[11]_i_2_n_0 ),
        .I1(\mc_addr[23]_i_3_n_0 ),
        .I2(atahost_o[45]),
        .I3(\mc_addr[23]_i_4_n_0 ),
        .I4(\mem_ctrl_0/u1/sram_addr [11]),
        .O(\mem_ctrl_0/mc_addr_d [11]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mc_addr[11]_i_2 
       (.I0(\mem_ctrl_0/u1/acs_addr_reg_n_0_[11] ),
        .I1(\mem_ctrl_0/csc_s [2]),
        .I2(\mc_addr[11]_i_3_n_0 ),
        .I3(\mc_addr[12]_i_3_n_0 ),
        .I4(\mem_ctrl_0/row_adr [11]),
        .I5(\mem_ctrl_0/row_sel ),
        .O(\mc_addr[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mc_addr[11]_i_3 
       (.I0(\mem_ctrl_0/tms [11]),
        .I1(\row_adr[10]_i_3_n_0 ),
        .I2(\mem_ctrl_0/sp_tms [11]),
        .O(\mc_addr[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mc_addr[12]_i_1 
       (.I0(\mc_addr[12]_i_2_n_0 ),
        .I1(\mc_addr[23]_i_3_n_0 ),
        .I2(atahost_o[46]),
        .I3(\mc_addr[23]_i_4_n_0 ),
        .I4(\mem_ctrl_0/u1/sram_addr [12]),
        .O(\mem_ctrl_0/mc_addr_d [12]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \mc_addr[12]_i_2 
       (.I0(\mem_ctrl_0/u1/p_0_in [0]),
        .I1(\mem_ctrl_0/csc_s [2]),
        .I2(\mem_ctrl_0/sp_tms [12]),
        .I3(\mc_addr[12]_i_3_n_0 ),
        .I4(\mem_ctrl_0/row_adr [12]),
        .I5(\mem_ctrl_0/row_sel ),
        .O(\mc_addr[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0151)) 
    \mc_addr[12]_i_3 
       (.I0(\row_adr[10]_i_3_n_0 ),
        .I1(\mem_ctrl_0/u5/cmd ),
        .I2(\mem_ctrl_0/wr_cycle ),
        .I3(\mem_ctrl_0/u5/cmd_del [1]),
        .O(\mc_addr[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8808000000000000)) 
    \mc_addr[12]_i_4 
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(init_ack_r_i_2_n_0),
        .I2(\mem_ctrl_0/u5/wb_wait_r ),
        .I3(\mem_ctrl_0/u5/state [0]),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\FSM_sequential_state[5]_i_14_n_0 ),
        .O(\mem_ctrl_0/row_sel ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mc_addr[13]_i_1 
       (.I0(\mc_addr[13]_i_2_n_0 ),
        .I1(\mc_addr[23]_i_3_n_0 ),
        .I2(atahost_o[47]),
        .I3(\mc_addr[23]_i_4_n_0 ),
        .I4(\mem_ctrl_0/u1/sram_addr [13]),
        .O(\mem_ctrl_0/mc_addr_d [13]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \mc_addr[13]_i_2 
       (.I0(\mem_ctrl_0/u1/p_0_in [1]),
        .I1(\mem_ctrl_0/csc [2]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_csc [2]),
        .I4(\mem_ctrl_0/bank_adr [0]),
        .O(\mc_addr[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mc_addr[14]_i_1 
       (.I0(\mc_addr[14]_i_2_n_0 ),
        .I1(\mc_addr[23]_i_3_n_0 ),
        .I2(atahost_o[48]),
        .I3(\mc_addr[23]_i_4_n_0 ),
        .I4(\mem_ctrl_0/u1/sram_addr [14]),
        .O(\mem_ctrl_0/mc_addr_d [14]));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \mc_addr[14]_i_2 
       (.I0(\mem_ctrl_0/u1/p_0_in [2]),
        .I1(\mem_ctrl_0/csc [2]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_csc [2]),
        .I4(\mem_ctrl_0/bank_adr [1]),
        .O(\mc_addr[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \mc_addr[15]_i_1 
       (.I0(\mem_ctrl_0/u1/p_0_in [3]),
        .I1(\mem_ctrl_0/csc_s [2]),
        .I2(\mc_addr[23]_i_3_n_0 ),
        .I3(atahost_o[49]),
        .I4(\mc_addr[23]_i_4_n_0 ),
        .I5(\mem_ctrl_0/u1/sram_addr [15]),
        .O(\mem_ctrl_0/mc_addr_d [15]));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \mc_addr[16]_i_1 
       (.I0(\mem_ctrl_0/u1/p_0_in [4]),
        .I1(\mem_ctrl_0/csc_s [2]),
        .I2(\mc_addr[23]_i_3_n_0 ),
        .I3(atahost_o[0]),
        .I4(\mc_addr[23]_i_4_n_0 ),
        .I5(\mem_ctrl_0/u1/sram_addr [16]),
        .O(\mem_ctrl_0/mc_addr_d [16]));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \mc_addr[17]_i_1 
       (.I0(\mem_ctrl_0/u1/p_0_in [5]),
        .I1(\mem_ctrl_0/csc_s [2]),
        .I2(\mc_addr[23]_i_3_n_0 ),
        .I3(atahost_o[1]),
        .I4(\mc_addr[23]_i_4_n_0 ),
        .I5(\mem_ctrl_0/u1/sram_addr [17]),
        .O(\mem_ctrl_0/mc_addr_d [17]));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \mc_addr[18]_i_1 
       (.I0(\mem_ctrl_0/u1/p_0_in [6]),
        .I1(\mem_ctrl_0/csc_s [2]),
        .I2(\mc_addr[23]_i_3_n_0 ),
        .I3(atahost_o[2]),
        .I4(\mc_addr[23]_i_4_n_0 ),
        .I5(\mem_ctrl_0/u1/sram_addr [18]),
        .O(\mem_ctrl_0/mc_addr_d [18]));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \mc_addr[19]_i_1 
       (.I0(\mem_ctrl_0/u1/p_0_in [7]),
        .I1(\mem_ctrl_0/csc_s [2]),
        .I2(\mc_addr[23]_i_3_n_0 ),
        .I3(atahost_o[3]),
        .I4(\mc_addr[23]_i_4_n_0 ),
        .I5(\mem_ctrl_0/u1/sram_addr [19]),
        .O(\mem_ctrl_0/mc_addr_d [19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mc_addr[1]_i_1 
       (.I0(\mem_ctrl_0/u1/acs_addr_reg_n_0_[1] ),
        .I1(\mem_ctrl_0/csc_s [2]),
        .I2(\mc_addr[1]_i_2_n_0 ),
        .I3(\mc_addr[23]_i_3_n_0 ),
        .I4(\mc_addr[1]_i_3_n_0 ),
        .O(\mem_ctrl_0/mc_addr_d [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mc_addr[1]_i_2 
       (.I0(\cmd_r[1]_i_8_n_0 ),
        .I1(\mc_addr[12]_i_3_n_0 ),
        .I2(\mem_ctrl_0/row_adr [1]),
        .I3(\mem_ctrl_0/row_sel ),
        .I4(\mem_ctrl_0/u1/col_adr_reg_n_0_[1] ),
        .O(\mc_addr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mc_addr[1]_i_3 
       (.I0(atahost_o[35]),
        .I1(\mc_addr[23]_i_4_n_0 ),
        .I2(\mem_ctrl_0/u1/sram_addr [1]),
        .O(\mc_addr[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \mc_addr[20]_i_1 
       (.I0(\mem_ctrl_0/u1/p_0_in [8]),
        .I1(\mem_ctrl_0/csc_s [2]),
        .I2(\mc_addr[23]_i_3_n_0 ),
        .I3(atahost_o[4]),
        .I4(\mc_addr[23]_i_4_n_0 ),
        .I5(\mem_ctrl_0/u1/sram_addr [20]),
        .O(\mem_ctrl_0/mc_addr_d [20]));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \mc_addr[21]_i_1 
       (.I0(\mem_ctrl_0/u1/p_0_in [9]),
        .I1(\mem_ctrl_0/csc_s [2]),
        .I2(\mc_addr[23]_i_3_n_0 ),
        .I3(atahost_o[5]),
        .I4(\mc_addr[23]_i_4_n_0 ),
        .I5(\mem_ctrl_0/u1/sram_addr [21]),
        .O(\mem_ctrl_0/mc_addr_d [21]));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \mc_addr[22]_i_1 
       (.I0(\mem_ctrl_0/u1/p_0_in [10]),
        .I1(\mem_ctrl_0/csc_s [2]),
        .I2(\mc_addr[23]_i_3_n_0 ),
        .I3(atahost_o[6]),
        .I4(\mc_addr[23]_i_4_n_0 ),
        .I5(\mem_ctrl_0/u1/sram_addr [22]),
        .O(\mem_ctrl_0/mc_addr_d [22]));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \mc_addr[23]_i_1 
       (.I0(\mem_ctrl_0/u1/p_0_in [11]),
        .I1(\mem_ctrl_0/csc_s [2]),
        .I2(\mc_addr[23]_i_3_n_0 ),
        .I3(atahost_o[7]),
        .I4(\mc_addr[23]_i_4_n_0 ),
        .I5(\mem_ctrl_0/u1/sram_addr [23]),
        .O(\mem_ctrl_0/mc_addr_d [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mc_addr[23]_i_2 
       (.I0(\mem_ctrl_0/csc [2]),
        .I1(\row_adr[10]_i_3_n_0 ),
        .I2(\mem_ctrl_0/sp_csc [2]),
        .O(\mem_ctrl_0/csc_s [2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \mc_addr[23]_i_3 
       (.I0(\mem_ctrl_0/sp_csc [1]),
        .I1(\mem_ctrl_0/csc [1]),
        .I2(\mem_ctrl_0/sp_csc [3]),
        .I3(\row_adr[10]_i_3_n_0 ),
        .I4(\mem_ctrl_0/csc [3]),
        .O(\mc_addr[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5DFFFF)) 
    \mc_addr[23]_i_4 
       (.I0(\mem_ctrl_0/wr_hold ),
        .I1(\mem_ctrl_0/sp_csc [3]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/csc [3]),
        .I4(\mem_ctrl_0/csc_s [1]),
        .I5(\mem_ctrl_0/csc_s [2]),
        .O(\mc_addr[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mc_addr[2]_i_1 
       (.I0(\mem_ctrl_0/u1/acs_addr_reg_n_0_[2] ),
        .I1(\mem_ctrl_0/csc_s [2]),
        .I2(\mc_addr[2]_i_2_n_0 ),
        .I3(\mc_addr[23]_i_3_n_0 ),
        .I4(\mc_addr[2]_i_3_n_0 ),
        .O(\mem_ctrl_0/mc_addr_d [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mc_addr[2]_i_2 
       (.I0(\mem_ctrl_0/sp_tms [2]),
        .I1(\mc_addr[12]_i_3_n_0 ),
        .I2(\mem_ctrl_0/row_adr [2]),
        .I3(\mem_ctrl_0/row_sel ),
        .I4(\mem_ctrl_0/u1/col_adr_reg_n_0_[2] ),
        .O(\mc_addr[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mc_addr[2]_i_3 
       (.I0(atahost_o[36]),
        .I1(\mc_addr[23]_i_4_n_0 ),
        .I2(\mem_ctrl_0/u1/sram_addr [2]),
        .O(\mc_addr[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mc_addr[8]_i_1 
       (.I0(\mem_ctrl_0/u1/acs_addr_reg_n_0_[8] ),
        .I1(\mem_ctrl_0/csc_s [2]),
        .I2(\mc_addr[8]_i_2_n_0 ),
        .I3(\mc_addr[23]_i_3_n_0 ),
        .I4(\mc_addr[8]_i_3_n_0 ),
        .O(\mem_ctrl_0/mc_addr_d [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mc_addr[8]_i_2 
       (.I0(\mem_ctrl_0/sp_tms [8]),
        .I1(\mc_addr[12]_i_3_n_0 ),
        .I2(\mem_ctrl_0/row_adr [8]),
        .I3(\mem_ctrl_0/row_sel ),
        .I4(\mem_ctrl_0/u1/col_adr_reg_n_0_[8] ),
        .O(\mc_addr[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mc_addr[8]_i_3 
       (.I0(atahost_o[42]),
        .I1(\mc_addr[23]_i_4_n_0 ),
        .I2(\mem_ctrl_0/u1/sram_addr [8]),
        .O(\mc_addr[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mc_addr[9]_i_1 
       (.I0(\mem_ctrl_0/u1/acs_addr_reg_n_0_[9] ),
        .I1(\mem_ctrl_0/csc_s [2]),
        .I2(\mc_addr[9]_i_2_n_0 ),
        .I3(\mc_addr[23]_i_3_n_0 ),
        .I4(\mc_addr[9]_i_3_n_0 ),
        .O(\mem_ctrl_0/mc_addr_d [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mc_addr[9]_i_2 
       (.I0(\mem_ctrl_0/sp_tms [9]),
        .I1(\mc_addr[12]_i_3_n_0 ),
        .I2(\mem_ctrl_0/row_adr [9]),
        .I3(\mem_ctrl_0/row_sel ),
        .I4(\mem_ctrl_0/u1/col_adr_reg_n_0_[9] ),
        .O(\mc_addr[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mc_addr[9]_i_3 
       (.I0(atahost_o[43]),
        .I1(\mc_addr[23]_i_4_n_0 ),
        .I2(\mem_ctrl_0/u1/sram_addr [9]),
        .O(\mc_addr[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00001434)) 
    mc_adv_r1_i_1
       (.I0(wb_wait_r2_i_1_n_0),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\mem_ctrl_0/u5/tmr2_done ),
        .I4(mc_adv_r1_i_2_n_0),
        .O(\mem_ctrl_0/mc_adv_d ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    mc_adv_r1_i_2
       (.I0(\mem_ctrl_0/u5/state [6]),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/state [5]),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\mem_ctrl_0/u5/state [2]),
        .O(mc_adv_r1_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFDF1111)) 
    mc_c_oe_i_1
       (.I0(mc_c_oe_i_2_n_0),
        .I1(\mem_ctrl_0/u5/state [6]),
        .I2(mc_c_oe_i_3_n_0),
        .I3(mc_c_oe_i_4_n_0),
        .I4(mc_c_oe_i_5_n_0),
        .O(\mem_ctrl_0/u5/mc_c_oe_d ));
  LUT6 #(
    .INIT(64'h00000D0D000D0D0D)) 
    mc_c_oe_i_2
       (.I0(mc_c_oe_i_6_n_0),
        .I1(\FSM_sequential_state[6]_i_20_n_0 ),
        .I2(\mem_ctrl_0/u5/state [5]),
        .I3(\mem_ctrl_0/u5/state [0]),
        .I4(\mem_ctrl_0/u5/state [1]),
        .I5(\mem_ctrl_0/mc_br_r ),
        .O(mc_c_oe_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h04)) 
    mc_c_oe_i_3
       (.I0(\mem_ctrl_0/u5/cs_le_d184_out ),
        .I1(\mem_ctrl_0/mc_br_r ),
        .I2(\mem_ctrl_0/u5/cmd_asserted2 ),
        .O(mc_c_oe_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEAFFEA)) 
    mc_c_oe_i_4
       (.I0(\mem_ctrl_0/rfr_req ),
        .I1(\mem_ctrl_0/lmr_req ),
        .I2(\mem_ctrl_0/u5/lookup_ready2 ),
        .I3(\mem_ctrl_0/init_req ),
        .I4(\mem_ctrl_0/wb_cycle ),
        .I5(\mem_ctrl_0/u5/susp_req_r ),
        .O(mc_c_oe_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    mc_c_oe_i_5
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(\mem_ctrl_0/u5/state [2]),
        .I4(\mem_ctrl_0/u5/state [5]),
        .O(mc_c_oe_i_5_n_0));
  LUT3 #(
    .INIT(8'hDF)) 
    mc_c_oe_i_6
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\mem_ctrl_0/u5/state [2]),
        .O(mc_c_oe_i_6_n_0));
  LUT6 #(
    .INIT(64'h00F2FFF2FFFFFFFF)) 
    \mc_cs_[0]_i_1 
       (.I0(\mc_cs_[1]_i_2_n_0 ),
        .I1(\mc_cs_[1]_i_3_n_0 ),
        .I2(\mem_ctrl_0/u5/state [6]),
        .I3(\mem_ctrl_0/wr_cycle ),
        .I4(\mem_ctrl_0/u5/cmd_del [3]),
        .I5(bank_open_i_5_n_0),
        .O(\mc_cs_[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555FF5DFFFFFF5D)) 
    \mc_cs_[1]_i_1 
       (.I0(bank_open_i_3_n_0),
        .I1(\mc_cs_[1]_i_2_n_0 ),
        .I2(\mc_cs_[1]_i_3_n_0 ),
        .I3(\mem_ctrl_0/u5/state [6]),
        .I4(\mem_ctrl_0/wr_cycle ),
        .I5(\mem_ctrl_0/u5/cmd_del [3]),
        .O(\mc_cs_[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mc_cs_[1]_i_2 
       (.I0(\mc_cs_[1]_i_4_n_0 ),
        .I1(cmd_asserted_i_8_n_0),
        .I2(cmd_asserted_i_9_n_0),
        .I3(\mem_ctrl_0/u5/state [0]),
        .I4(\mc_cs_[1]_i_5_n_0 ),
        .I5(cmd_asserted_i_10_n_0),
        .O(\mc_cs_[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08280808)) 
    \mc_cs_[1]_i_3 
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [5]),
        .I2(\mem_ctrl_0/u5/state [4]),
        .I3(\mc_cs_[1]_i_6_n_0 ),
        .I4(cmd_asserted_i_6_n_0),
        .I5(cmd_asserted_i_3_n_0),
        .O(\mc_cs_[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDFF0FFFFF)) 
    \mc_cs_[1]_i_4 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\mem_ctrl_0/u5/state [5]),
        .I3(\mem_ctrl_0/csc_s [10]),
        .I4(\mem_ctrl_0/u5/tmr_done ),
        .I5(\mem_ctrl_0/u5/state [4]),
        .O(\mc_cs_[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA5FD)) 
    \mc_cs_[1]_i_5 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/state [2]),
        .I3(\mem_ctrl_0/u5/state [3]),
        .O(\mc_cs_[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mc_cs_[1]_i_6 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [1]),
        .O(\mc_cs_[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mc_data_o[22]_i_1 
       (.I0(\mem_ctrl_0/csc [2]),
        .I1(\mem_ctrl_0/csc [3]),
        .I2(\mem_ctrl_0/csc [1]),
        .I3(\mem_ctrl_0/mem_ack_r ),
        .O(\mem_ctrl_0/u3/mc_data_o0 ));
  LUT1 #(
    .INIT(2'h1)) 
    mc_le_i_1
       (.I0(\mem_ctrl_0/u5/mc_le ),
        .O(\mem_ctrl_0/u5/p_0_in ));
  LUT2 #(
    .INIT(4'h1)) 
    mc_rp_i_1
       (.I0(\mem_ctrl_0/fs ),
        .I1(ac97_0_i[34]),
        .O(\mem_ctrl_0/u7/mc_rp0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hBBB0)) 
    mem_ack_r_i_1
       (.I0(\mem_ctrl_0/wb_write_go ),
        .I1(\mem_ctrl_0/u5/oe_d2 ),
        .I2(mem_ack_r_i_2_n_0),
        .I3(\mem_ctrl_0/u5/mem_ack_d ),
        .O(\mem_ctrl_0/mem_ack ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    mem_ack_r_i_10
       (.I0(\mem_ctrl_0/u5/mem_ack_r ),
        .I1(\mem_ctrl_0/wb_write_go ),
        .I2(\mem_ctrl_0/u5/tmr_done ),
        .I3(\mem_ctrl_0/u5/state [2]),
        .I4(\mem_ctrl_0/u5/state [3]),
        .I5(\mem_ctrl_0/u5/state [1]),
        .O(mem_ack_r_i_10_n_0));
  LUT6 #(
    .INIT(64'h002A000000020000)) 
    mem_ack_r_i_11
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/u5/state [1]),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\mem_ctrl_0/u5/state [5]),
        .I5(\mem_ctrl_0/u5/tmr_done ),
        .O(mem_ack_r_i_11_n_0));
  LUT6 #(
    .INIT(64'h55557575555F757F)) 
    mem_ack_r_i_12
       (.I0(\mem_ctrl_0/u5/lookup_ready2 ),
        .I1(init_req_i_2_n_0),
        .I2(\timer[7]_i_19_n_0 ),
        .I3(mem_ack_r_i_16_n_0),
        .I4(rfr_en_i_2_n_0),
        .I5(mem_ack_r_i_17_n_0),
        .O(mem_ack_r_i_12_n_0));
  LUT6 #(
    .INIT(64'hCFAACFFFFFFFFFFF)) 
    mem_ack_r_i_13
       (.I0(\mem_ctrl_0/sp_csc [2]),
        .I1(\mem_ctrl_0/csc [2]),
        .I2(\mem_ctrl_0/csc [1]),
        .I3(\row_adr[10]_i_3_n_0 ),
        .I4(\mem_ctrl_0/sp_csc [1]),
        .I5(\mem_ctrl_0/u5/mem_ack_d1 ),
        .O(mem_ack_r_i_13_n_0));
  LUT5 #(
    .INIT(32'h40440000)) 
    mem_ack_r_i_14
       (.I0(\mem_ctrl_0/u5/mem_ack_r ),
        .I1(\mem_ctrl_0/wb_write_go ),
        .I2(atahost_o[20]),
        .I3(atahost_o[19]),
        .I4(\mem_ctrl_0/u5/cmd_asserted ),
        .O(mem_ack_r_i_14_n_0));
  LUT6 #(
    .INIT(64'h55555575FFFFFFFF)) 
    mem_ack_r_i_15
       (.I0(\mem_ctrl_0/u5/burst_act083_in ),
        .I1(\cmd_r[1]_i_7_n_0 ),
        .I2(\timer[7]_i_16_n_0 ),
        .I3(\burst_cnt[3]_i_2_n_0 ),
        .I4(\cmd_r[1]_i_8_n_0 ),
        .I5(\mem_ctrl_0/wb_cycle ),
        .O(mem_ack_r_i_15_n_0));
  LUT6 #(
    .INIT(64'hFFFFAABA0000AA8A)) 
    mem_ack_r_i_16
       (.I0(\mem_ctrl_0/cs [0]),
        .I1(\burst_cnt[3]_i_4_n_0 ),
        .I2(init_ack_r_i_2_n_0),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/lmr_ack ),
        .I5(\mem_ctrl_0/spec_req_cs [0]),
        .O(mem_ack_r_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFFAABA0000AA8A)) 
    mem_ack_r_i_17
       (.I0(\mem_ctrl_0/cs [1]),
        .I1(\burst_cnt[3]_i_4_n_0 ),
        .I2(init_ack_r_i_2_n_0),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/lmr_ack ),
        .I5(\mem_ctrl_0/spec_req_cs [1]),
        .O(mem_ack_r_i_17_n_0));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    mem_ack_r_i_2
       (.I0(wb_wait_r2_i_1_n_0),
        .I1(\mem_ctrl_0/u5/mem_ack_r ),
        .I2(\mem_ctrl_0/u5/oe_d2 ),
        .I3(\FSM_sequential_state[0]_i_8_n_0 ),
        .I4(atahost_o[18]),
        .I5(atahost_o[20]),
        .O(mem_ack_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h00EE000F00EE0000)) 
    mem_ack_r_i_3
       (.I0(mem_ack_r_i_4_n_0),
        .I1(mem_ack_r_i_5_n_0),
        .I2(\FSM_sequential_state[2]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u5/state [6]),
        .I4(\mem_ctrl_0/u5/state [0]),
        .I5(mem_ack_r_i_6_n_0),
        .O(\mem_ctrl_0/u5/mem_ack_d ));
  LUT6 #(
    .INIT(64'h00000000FFFFFF01)) 
    mem_ack_r_i_4
       (.I0(mem_ack_r_i_7_n_0),
        .I1(cke_r_i_7_n_0),
        .I2(mem_ack_r_i_8_n_0),
        .I3(mem_ack_r_i_9_n_0),
        .I4(mem_ack_r_i_10_n_0),
        .I5(cnt_i_3_n_0),
        .O(mem_ack_r_i_4_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    mem_ack_r_i_5
       (.I0(mem_ack_r_i_11_n_0),
        .I1(mc_c_oe_i_5_n_0),
        .I2(mc_c_oe_i_4_n_0),
        .I3(\mem_ctrl_0/u5/p_69_in ),
        .I4(mem_ack_r_i_12_n_0),
        .I5(mem_ack_r_i_13_n_0),
        .O(mem_ack_r_i_5_n_0));
  LUT6 #(
    .INIT(64'h6422000064222000)) 
    mem_ack_r_i_6
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(mem_ack_r_i_14_n_0),
        .I3(\mem_ctrl_0/u5/state [1]),
        .I4(\mem_ctrl_0/u5/state [5]),
        .I5(mem_ack_r_i_15_n_0),
        .O(mem_ack_r_i_6_n_0));
  LUT3 #(
    .INIT(8'hDF)) 
    mem_ack_r_i_7
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/u5/state [1]),
        .O(mem_ack_r_i_7_n_0));
  LUT5 #(
    .INIT(32'hDFFFDFDF)) 
    mem_ack_r_i_8
       (.I0(\mem_ctrl_0/wr_cycle ),
        .I1(\mem_ctrl_0/u5/mem_ack_r ),
        .I2(\mem_ctrl_0/wb_write_go ),
        .I3(atahost_o[20]),
        .I4(atahost_o[19]),
        .O(mem_ack_r_i_8_n_0));
  LUT6 #(
    .INIT(64'h000000000000A200)) 
    mem_ack_r_i_9
       (.I0(dv_r_i_2_n_0),
        .I1(atahost_o[19]),
        .I2(atahost_o[20]),
        .I3(\mem_ctrl_0/wb_write_go ),
        .I4(\mem_ctrl_0/u5/mem_ack_r ),
        .I5(\mem_ctrl_0/u5/state [3]),
        .O(mem_ack_r_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/mem_ack_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mem_ack ),
        .Q(\mem_ctrl_0/mem_ack_r ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/cs_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\cs[0]_i_1_n_0 ),
        .Q(\mem_ctrl_0/cs [0]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/cs_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\cs[1]_i_1_n_0 ),
        .Q(\mem_ctrl_0/cs [1]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/csc_mask_r_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csc_mask_r0 ),
        .D(atahost_o[0]),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u0/csc_mask [0]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/csc_mask_r_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csc_mask_r0 ),
        .D(atahost_o[10]),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u0/csc_mask__0 [10]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/csc_mask_r_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csc_mask_r0 ),
        .D(atahost_o[1]),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u0/csc_mask [1]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/csc_mask_r_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csc_mask_r0 ),
        .D(atahost_o[2]),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u0/csc_mask [2]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/csc_mask_r_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csc_mask_r0 ),
        .D(atahost_o[3]),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u0/csc_mask [3]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/csc_mask_r_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csc_mask_r0 ),
        .D(atahost_o[4]),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u0/csc_mask [4]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/csc_mask_r_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csc_mask_r0 ),
        .D(atahost_o[5]),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u0/csc_mask [5]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/csc_mask_r_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csc_mask_r0 ),
        .D(atahost_o[6]),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u0/csc_mask [6]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/csc_mask_r_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csc_mask_r0 ),
        .D(atahost_o[7]),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u0/csc_mask [7]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/csc_mask_r_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csc_mask_r0 ),
        .D(atahost_o[8]),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u0/csc_mask__0 [8]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/csc_mask_r_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csc_mask_r0 ),
        .D(atahost_o[9]),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u0/csc_mask__0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csc_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[11]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\csc[10]_i_1_n_0 ),
        .Q(\mem_ctrl_0/csc [10]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csc_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[11]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\csc[11]_i_2_n_0 ),
        .Q(\mem_ctrl_0/csc [11]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csc_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[11]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\csc[1]_i_1__0_n_0 ),
        .Q(\mem_ctrl_0/csc [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csc_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[11]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\csc[2]_i_1__0_n_0 ),
        .Q(\mem_ctrl_0/csc [2]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csc_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[11]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\csc[3]_i_1_n_0 ),
        .Q(\mem_ctrl_0/csc [3]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csc_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[11]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\csc[4]_i_1__0_n_0 ),
        .Q(\mem_ctrl_0/csc [4]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csc_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[11]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\csc[5]_i_1__0_n_0 ),
        .Q(\mem_ctrl_0/csc [5]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csc_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[11]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\csc[6]_i_1_n_0 ),
        .Q(\mem_ctrl_0/csc [6]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csc_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[11]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\csc[7]_i_1_n_0 ),
        .Q(\mem_ctrl_0/csc [7]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csc_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[11]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\csc[9]_i_1_n_0 ),
        .Q(\mem_ctrl_0/csc [9]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csr_r2_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csr_r20 ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[24]),
        .Q(\mem_ctrl_0/rfr_ps_val [0]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csr_r2_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csr_r20 ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[25]),
        .Q(\mem_ctrl_0/rfr_ps_val [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csr_r2_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csr_r20 ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[26]),
        .Q(\mem_ctrl_0/rfr_ps_val [2]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csr_r2_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csr_r20 ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[27]),
        .Q(\mem_ctrl_0/rfr_ps_val [3]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csr_r2_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csr_r20 ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[28]),
        .Q(\mem_ctrl_0/rfr_ps_val [4]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csr_r2_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csr_r20 ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[29]),
        .Q(\mem_ctrl_0/rfr_ps_val [5]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csr_r2_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csr_r20 ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[30]),
        .Q(\mem_ctrl_0/rfr_ps_val [6]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csr_r2_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csr_r20 ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[31]),
        .Q(\mem_ctrl_0/rfr_ps_val [7]));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csr_r_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_sts_ir ),
        .Q(\mem_ctrl_0/u0/csr_r [0]),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csr_r_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csr_r20 ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[10]),
        .Q(\mem_ctrl_0/ref_int [2]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csr_r_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csr_r20 ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[1]),
        .Q(\mem_ctrl_0/u0/csr_r_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csr_r_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csr_r20 ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[2]),
        .Q(\mem_ctrl_0/fs ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csr_r_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csr_r20 ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[3]),
        .Q(\mem_ctrl_0/u0/csr_r [3]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csr_r_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csr_r20 ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[4]),
        .Q(\mem_ctrl_0/u0/csr_r [4]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csr_r_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csr_r20 ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[5]),
        .Q(\mem_ctrl_0/u0/csr_r [5]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csr_r_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csr_r20 ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[6]),
        .Q(\mem_ctrl_0/u0/csr_r [6]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csr_r_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csr_r20 ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[7]),
        .Q(\mem_ctrl_0/u0/csr_r [7]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csr_r_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csr_r20 ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[8]),
        .Q(\mem_ctrl_0/ref_int [0]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/csr_r_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/csr_r20 ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[9]),
        .Q(\mem_ctrl_0/ref_int [1]));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/init_ack_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/init_ack ),
        .Q(\mem_ctrl_0/u0/init_ack_r ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/init_req_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u0/init_req01_out ),
        .Q(\mem_ctrl_0/init_req ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/lmr_ack_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/lmr_ack ),
        .Q(\mem_ctrl_0/u0/lmr_ack_r ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/lmr_req_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u0/lmr_req00_out ),
        .Q(\mem_ctrl_0/lmr_req ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [0]),
        .Q(ac97_0_i[35]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [10]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [11]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[11] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [12]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[12] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [13]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[13] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [14]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[14] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [15]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[15] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [16]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[16] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [17]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[17] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [18]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[18] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [19]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[19] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [1]),
        .Q(ac97_0_i[36]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [20]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[20] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [21]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[21] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [22]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[22] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [23]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[23] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [24]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[24] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [25]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[25] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [26]),
        .Q(ac97_0_i[61]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [27]),
        .Q(ac97_0_i[62]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [28]),
        .Q(ac97_0_i[63]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[29] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [29]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[29] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [2]),
        .Q(ac97_0_i[37]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[31] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [31]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[31] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [3]),
        .Q(ac97_0_i[38]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [4]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [5]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [6]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [7]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[7] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [8]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[8] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/poc_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/rst_r3 ),
        .D(\mem_ctrl_0/mc_data_ir [9]),
        .Q(\mem_ctrl_0/u0/poc_reg_n_0_[9] ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/rf_we_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u0/rf_we0 ),
        .Q(\mem_ctrl_0/u0/rf_we ));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/rst_r3_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u0/rst_r2 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u0/rst_r3 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/sp_csc_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[11]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\sp_csc[10]_i_1_n_0 ),
        .Q(\mem_ctrl_0/sp_csc [10]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/sp_csc_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[11]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\sp_csc[1]_i_1_n_0 ),
        .Q(\mem_ctrl_0/sp_csc [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/sp_csc_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[11]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\sp_csc[2]_i_1_n_0 ),
        .Q(\mem_ctrl_0/sp_csc [2]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/sp_csc_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[11]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\sp_csc[3]_i_1_n_0 ),
        .Q(\mem_ctrl_0/sp_csc [3]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/sp_csc_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[11]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\sp_csc[4]_i_1_n_0 ),
        .Q(\mem_ctrl_0/sp_csc [4]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/sp_csc_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[11]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\sp_csc[5]_i_1_n_0 ),
        .Q(\mem_ctrl_0/sp_csc [5]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/sp_csc_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[11]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\sp_csc[6]_i_1_n_0 ),
        .Q(\mem_ctrl_0/sp_csc [6]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/sp_csc_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[11]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\sp_csc[7]_i_1_n_0 ),
        .Q(\mem_ctrl_0/sp_csc [7]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/sp_csc_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[11]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\sp_csc[9]_i_1_n_0 ),
        .Q(\mem_ctrl_0/sp_csc [9]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[0]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [0]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[10]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [10]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[11]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [11]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[12]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [12]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[13]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [13]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[14]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [14]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[15]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [15]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[16]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [16]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[17]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [17]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[18]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [18]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[19]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [19]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[1]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [1]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[20]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [20]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[21]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [21]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[22]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [22]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[23]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [23]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[24]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [24]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[25]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [25]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[26]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [26]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[27]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [27]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[2]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [2]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[3]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [3]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[4]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [4]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[5]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [5]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[6]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [6]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[7]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [7]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[8]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [8]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/sp_tms_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\sp_tms[9]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/sp_tms [9]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/spec_req_cs_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\spec_req_cs[0]_i_1_n_0 ),
        .Q(\mem_ctrl_0/spec_req_cs [0]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/spec_req_cs_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\spec_req_cs[1]_i_1_n_0 ),
        .Q(\mem_ctrl_0/spec_req_cs [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/sreq_cs_le_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u0/sreq_cs_le0 ),
        .Q(\mem_ctrl_0/u0/sreq_cs_le ));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[0]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [0]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[10]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [10]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[11]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [11]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[12]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [12]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[13]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [13]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[14]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [14]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[15]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [15]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[16]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [16]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[17]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [17]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[18]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [18]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[19]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [19]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[1]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [1]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[20]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [20]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[21]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [21]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[22]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [22]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[23]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [23]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[24]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [24]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[25]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [25]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[26]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [26]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[27]_i_2_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [27]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[2]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [2]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[3]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [3]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[4]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [4]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[5]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [5]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[6]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [6]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[7]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [7]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[8]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [8]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/tms_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[27]_i_1_n_0 ),
        .D(\tms[9]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/tms [9]));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/addr_r_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(atahost_o[34]),
        .Q(\mem_ctrl_0/u0/p_0_in1_in ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/addr_r_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(atahost_o[35]),
        .Q(\mem_ctrl_0/u0/p_0_in [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/addr_r_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(atahost_o[36]),
        .Q(\mem_ctrl_0/u0/p_0_in [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/addr_r_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(atahost_o[37]),
        .Q(\mem_ctrl_0/u0/p_0_in [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/addr_r_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(atahost_o[38]),
        .Q(\mem_ctrl_0/u0/p_0_in [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(\mem_ctrl_0/u0/p_1_in [0]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[10]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[10] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[11]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[11] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[12]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[12] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[13]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[13] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[14]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[14] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[15]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[15] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[16]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[16] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[17]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[17] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[18]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[18] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[19]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[19] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(\mem_ctrl_0/u0/p_1_in [1]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[20]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[20] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[21]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[21] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[22]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[22] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[23]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[23] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[24]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[24] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[25]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[25] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[26]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[26] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[27]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[27] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[28]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[28] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[29] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[29]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[29] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(\mem_ctrl_0/u0/p_1_in [2]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[31] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[31]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[31] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[3]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[3] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(\mem_ctrl_0/u0/p_1_in [4]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(\mem_ctrl_0/u0/p_1_in [5]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[6]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[6] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[7]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[7] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[8]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/csc_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[5]_i_1_n_0 ),
        .D(atahost_o[9]),
        .Q(\mem_ctrl_0/u0/u0/csc_reg_n_0_[9] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/init_req_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(init_req_i_1__0_n_0),
        .Q(\mem_ctrl_0/u0/u0/init_req_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/init_req_we_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u0/csc0 ),
        .Q(\mem_ctrl_0/u0/init_req_we ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/inited_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(inited_i_1_n_0),
        .Q(\mem_ctrl_0/u0/inited ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/lmr_req_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(lmr_req_i_1__1_n_0),
        .Q(\mem_ctrl_0/u0/u0/lmr_req_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u0/lmr_req_we_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u0/tms0 ),
        .Q(\mem_ctrl_0/u0/lmr_req_we ));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/rst_r1_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u0/rst_r1 ));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/rst_r2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u0/rst_r1 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[0]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[0] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[10]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[10] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[11]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[11] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[12]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[12] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[13]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[13] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[14]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[14] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[15]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[15] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[16]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[16] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[17]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[17] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[18]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[18] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[19]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[19] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[1]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[1] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[20]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[20] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[21]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[21] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[22]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[22] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[23]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[23] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[24]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[24] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[25]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[25] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[26]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[26] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[27]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[27] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[28]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[28] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[29] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[29]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[29] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[2]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[2] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[31] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[31]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[31] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[3]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[3] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[4]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[4] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[5]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[5] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[6]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[6] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[7]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[7] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[8]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[8] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u0/u0/tms_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u0/tms0 ),
        .D(atahost_o[9]),
        .Q(\mem_ctrl_0/u0/u0/tms_reg_n_0_[9] ),
        .S(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[0]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[0] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[10]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[10] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[11]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[11] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[12]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[12] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[13]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[13] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[14]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[14] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[15]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[15] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[16]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[16] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[17]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[17] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[18]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[18] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[19]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[19] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[1]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[1] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[20]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[20] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[21]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[21] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[22]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[22] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[23]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[23] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[24]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[24] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[25]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[25] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[26]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[26] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[27]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[27] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[28]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[28] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[29] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[29]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[29] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[2]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[2] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[31] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[31]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[31] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[3]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[3] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[4]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[4] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[5]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[5] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[6]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[6] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[7]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[7] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[8]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[8] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/csc_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\csc[31]_i_1_n_0 ),
        .D(atahost_o[9]),
        .Q(\mem_ctrl_0/u0/u1/csc_reg_n_0_[9] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/init_req_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(init_req_i_1__1_n_0),
        .Q(\mem_ctrl_0/u0/u1/init_req_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/init_req_we_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\csc[31]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u0/u1/init_req_we_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/inited_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(inited_i_1__0_n_0),
        .Q(\mem_ctrl_0/u0/u1/inited_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/lmr_req_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(lmr_req_i_1__0_n_0),
        .Q(\mem_ctrl_0/u0/u1/lmr_req_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/lmr_req_we_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\tms[31]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u0/u1/lmr_req_we_reg_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[0]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[0] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[10]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[10] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[11]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[11] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[12]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[12] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[13]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[13] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[14]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[14] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[15]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[15] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[16]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[16] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[17]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[17] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[18]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[18] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[19]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[19] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[1]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[1] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[20]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[20] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[21]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[21] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[22]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[22] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[23]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[23] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[24]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[24] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[25]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[25] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[26]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[26] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[27]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[27] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[28]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[28] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[29] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[29]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[29] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[2]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[2] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[31] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[31]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[31] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[3]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[3] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[4]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[4] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[5]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[5] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[6]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[6] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[7]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[7] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[8]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[8] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/u1/tms_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\tms[31]_i_1_n_0 ),
        .D(atahost_o[9]),
        .Q(\mem_ctrl_0/u0/u1/tms_reg_n_0_[9] ),
        .R(\mem_ctrl_0/u0/rst_r2 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u0/wp_err_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(wp_err_i_1_n_0),
        .Q(\mem_ctrl_0/wp_err ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [0]),
        .Q(\mem_ctrl_0/u1/acs_addr_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [10]),
        .Q(\mem_ctrl_0/u1/acs_addr_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [11]),
        .Q(\mem_ctrl_0/u1/acs_addr_reg_n_0_[11] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [12]),
        .Q(\mem_ctrl_0/u1/p_0_in [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [13]),
        .Q(\mem_ctrl_0/u1/p_0_in [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [14]),
        .Q(\mem_ctrl_0/u1/p_0_in [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [15]),
        .Q(\mem_ctrl_0/u1/p_0_in [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [16]),
        .Q(\mem_ctrl_0/u1/p_0_in [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [17]),
        .Q(\mem_ctrl_0/u1/p_0_in [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [18]),
        .Q(\mem_ctrl_0/u1/p_0_in [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [19]),
        .Q(\mem_ctrl_0/u1/p_0_in [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [1]),
        .Q(\mem_ctrl_0/u1/acs_addr_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [20]),
        .Q(\mem_ctrl_0/u1/p_0_in [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [21]),
        .Q(\mem_ctrl_0/u1/p_0_in [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [22]),
        .Q(\mem_ctrl_0/u1/p_0_in [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [23]),
        .Q(\mem_ctrl_0/u1/p_0_in [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [2]),
        .Q(\mem_ctrl_0/u1/acs_addr_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [3]),
        .Q(\mem_ctrl_0/u1/acs_addr_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [4]),
        .Q(\mem_ctrl_0/u1/acs_addr_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [5]),
        .Q(\mem_ctrl_0/u1/acs_addr_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [6]),
        .Q(\mem_ctrl_0/u1/acs_addr_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [7]),
        .Q(\mem_ctrl_0/u1/acs_addr_reg_n_0_[7] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [8]),
        .Q(\mem_ctrl_0/u1/acs_addr_reg_n_0_[8] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/acs_addr_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\acs_addr[23]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/p_1_in [9]),
        .Q(\mem_ctrl_0/u1/acs_addr_reg_n_0_[9] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/bank_adr_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/cs_le ),
        .D(\bank_adr[0]_i_1_n_0 ),
        .Q(\mem_ctrl_0/bank_adr [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/bank_adr_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/cs_le ),
        .D(\bank_adr[1]_i_1_n_0 ),
        .Q(\mem_ctrl_0/bank_adr [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/col_adr_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\col_adr[9]_i_1_n_0 ),
        .D(atahost_o[34]),
        .Q(\mem_ctrl_0/u1/col_adr_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/col_adr_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\col_adr[9]_i_1_n_0 ),
        .D(atahost_o[35]),
        .Q(\mem_ctrl_0/u1/col_adr_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/col_adr_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\col_adr[9]_i_1_n_0 ),
        .D(atahost_o[36]),
        .Q(\mem_ctrl_0/u1/col_adr_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/col_adr_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\col_adr[9]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/col_adr [8]),
        .Q(\mem_ctrl_0/u1/col_adr_reg_n_0_[8] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/col_adr_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\col_adr[9]_i_1_n_0 ),
        .D(\mem_ctrl_0/u1/col_adr [9]),
        .Q(\mem_ctrl_0/u1/col_adr_reg_n_0_[9] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/row_adr_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/cs_le ),
        .D(\row_adr[0]_i_1_n_0 ),
        .Q(\mem_ctrl_0/row_adr [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/row_adr_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/cs_le ),
        .D(\row_adr[10]_i_1_n_0 ),
        .Q(\mem_ctrl_0/row_adr [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/row_adr_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/cs_le ),
        .D(\row_adr_reg[11]_i_1_n_0 ),
        .Q(\mem_ctrl_0/row_adr [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/row_adr_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/cs_le ),
        .D(\row_adr_reg[12]_i_1_n_0 ),
        .Q(\mem_ctrl_0/row_adr [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/row_adr_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/cs_le ),
        .D(\row_adr[1]_i_1_n_0 ),
        .Q(\mem_ctrl_0/row_adr [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/row_adr_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/cs_le ),
        .D(\row_adr[2]_i_1_n_0 ),
        .Q(\mem_ctrl_0/row_adr [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/row_adr_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/cs_le ),
        .D(\row_adr[3]_i_1_n_0 ),
        .Q(\mem_ctrl_0/row_adr [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/row_adr_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/cs_le ),
        .D(\row_adr[4]_i_1_n_0 ),
        .Q(\mem_ctrl_0/row_adr [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/row_adr_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/cs_le ),
        .D(\row_adr[5]_i_1_n_0 ),
        .Q(\mem_ctrl_0/row_adr [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/row_adr_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/cs_le ),
        .D(\row_adr[6]_i_1_n_0 ),
        .Q(\mem_ctrl_0/row_adr [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/row_adr_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/cs_le ),
        .D(\row_adr[7]_i_1_n_0 ),
        .Q(\mem_ctrl_0/row_adr [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/row_adr_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/cs_le ),
        .D(\row_adr[8]_i_1_n_0 ),
        .Q(\mem_ctrl_0/row_adr [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/row_adr_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/cs_le ),
        .D(\row_adr[9]_i_1_n_0 ),
        .Q(\mem_ctrl_0/row_adr [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/sram_addr_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(atahost_o[20]),
        .D(atahost_o[34]),
        .Q(\mem_ctrl_0/u1/sram_addr [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/sram_addr_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(atahost_o[20]),
        .D(atahost_o[44]),
        .Q(\mem_ctrl_0/u1/sram_addr [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/sram_addr_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(atahost_o[20]),
        .D(atahost_o[45]),
        .Q(\mem_ctrl_0/u1/sram_addr [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/sram_addr_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(atahost_o[20]),
        .D(atahost_o[46]),
        .Q(\mem_ctrl_0/u1/sram_addr [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/sram_addr_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(atahost_o[20]),
        .D(atahost_o[47]),
        .Q(\mem_ctrl_0/u1/sram_addr [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/sram_addr_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(atahost_o[20]),
        .D(atahost_o[48]),
        .Q(\mem_ctrl_0/u1/sram_addr [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/sram_addr_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(atahost_o[20]),
        .D(atahost_o[49]),
        .Q(\mem_ctrl_0/u1/sram_addr [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/sram_addr_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(atahost_o[20]),
        .D(atahost_o[0]),
        .Q(\mem_ctrl_0/u1/sram_addr [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/sram_addr_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(atahost_o[20]),
        .D(atahost_o[1]),
        .Q(\mem_ctrl_0/u1/sram_addr [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/sram_addr_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(atahost_o[20]),
        .D(atahost_o[2]),
        .Q(\mem_ctrl_0/u1/sram_addr [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/sram_addr_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(atahost_o[20]),
        .D(atahost_o[3]),
        .Q(\mem_ctrl_0/u1/sram_addr [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/sram_addr_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(atahost_o[20]),
        .D(atahost_o[35]),
        .Q(\mem_ctrl_0/u1/sram_addr [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/sram_addr_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(atahost_o[20]),
        .D(atahost_o[4]),
        .Q(\mem_ctrl_0/u1/sram_addr [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/sram_addr_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(atahost_o[20]),
        .D(atahost_o[5]),
        .Q(\mem_ctrl_0/u1/sram_addr [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/sram_addr_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(atahost_o[20]),
        .D(atahost_o[6]),
        .Q(\mem_ctrl_0/u1/sram_addr [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/sram_addr_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(atahost_o[20]),
        .D(atahost_o[7]),
        .Q(\mem_ctrl_0/u1/sram_addr [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/sram_addr_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(atahost_o[20]),
        .D(atahost_o[36]),
        .Q(\mem_ctrl_0/u1/sram_addr [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/sram_addr_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(atahost_o[20]),
        .D(atahost_o[42]),
        .Q(\mem_ctrl_0/u1/sram_addr [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/sram_addr_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(atahost_o[20]),
        .D(atahost_o[43]),
        .Q(\mem_ctrl_0/u1/sram_addr [9]),
        .R(\<const0> ));
  CARRY4 \mem_ctrl_0/u1/u0/out_r0_carry 
       (.CI(\<const0> ),
        .CO({\mem_ctrl_0/u1/u0/out_r0_carry_n_0 ,\mem_ctrl_0/u1/u0/out_r0_carry_n_1 ,\mem_ctrl_0/u1/u0/out_r0_carry_n_2 ,\mem_ctrl_0/u1/u0/out_r0_carry_n_3 }),
        .CYINIT(\mem_ctrl_0/u1/acs_addr_reg_n_0_[0] ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\mem_ctrl_0/u1/u0/out_r0_carry_n_4 ,\mem_ctrl_0/u1/u0/out_r0_carry_n_5 ,\mem_ctrl_0/u1/u0/out_r0_carry_n_6 ,\mem_ctrl_0/u1/u0/out_r0_carry_n_7 }),
        .S({\mem_ctrl_0/u1/acs_addr_reg_n_0_[4] ,\mem_ctrl_0/u1/acs_addr_reg_n_0_[3] ,\mem_ctrl_0/u1/acs_addr_reg_n_0_[2] ,\mem_ctrl_0/u1/acs_addr_reg_n_0_[1] }));
  CARRY4 \mem_ctrl_0/u1/u0/out_r0_carry__0 
       (.CI(\mem_ctrl_0/u1/u0/out_r0_carry_n_0 ),
        .CO({\mem_ctrl_0/u1/u0/out_r0_carry__0_n_0 ,\mem_ctrl_0/u1/u0/out_r0_carry__0_n_1 ,\mem_ctrl_0/u1/u0/out_r0_carry__0_n_2 ,\mem_ctrl_0/u1/u0/out_r0_carry__0_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\mem_ctrl_0/u1/u0/out_r0_carry__0_n_4 ,\mem_ctrl_0/u1/u0/out_r0_carry__0_n_5 ,\mem_ctrl_0/u1/u0/out_r0_carry__0_n_6 ,\mem_ctrl_0/u1/u0/out_r0_carry__0_n_7 }),
        .S({\mem_ctrl_0/u1/acs_addr_reg_n_0_[8] ,\mem_ctrl_0/u1/acs_addr_reg_n_0_[7] ,\mem_ctrl_0/u1/acs_addr_reg_n_0_[6] ,\mem_ctrl_0/u1/acs_addr_reg_n_0_[5] }));
  CARRY4 \mem_ctrl_0/u1/u0/out_r0_carry__1 
       (.CI(\mem_ctrl_0/u1/u0/out_r0_carry__0_n_0 ),
        .CO({\mem_ctrl_0/u1/u0/out_r0_carry__1_n_0 ,\NLW_mem_ctrl_0/u1/u0/out_r0_carry__1_CO_UNCONNECTED [2],\mem_ctrl_0/u1/u0/out_r0_carry__1_n_2 ,\mem_ctrl_0/u1/u0/out_r0_carry__1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\mem_ctrl_0/u1/u0/out_r0_carry__1_n_5 ,\mem_ctrl_0/u1/u0/out_r0_carry__1_n_6 ,\mem_ctrl_0/u1/u0/out_r0_carry__1_n_7 }),
        .S({\<const1> ,\mem_ctrl_0/u1/acs_addr_reg_n_0_[11] ,\mem_ctrl_0/u1/acs_addr_reg_n_0_[10] ,\mem_ctrl_0/u1/acs_addr_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/u0/out_r_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\out_r[0]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/u0/out_r_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u1/u0/out_r0_carry__1_n_6 ),
        .Q(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/u0/out_r_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u1/u0/out_r0_carry__1_n_5 ),
        .Q(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[11] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/u0/out_r_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u1/u0/out_r0_carry__1_n_0 ),
        .Q(\mem_ctrl_0/u1/inc_next ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/u0/out_r_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u1/u0/out_r0_carry_n_7 ),
        .Q(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/u0/out_r_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u1/u0/out_r0_carry_n_6 ),
        .Q(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/u0/out_r_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u1/u0/out_r0_carry_n_5 ),
        .Q(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/u0/out_r_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u1/u0/out_r0_carry_n_4 ),
        .Q(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/u0/out_r_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u1/u0/out_r0_carry__0_n_7 ),
        .Q(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/u0/out_r_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u1/u0/out_r0_carry__0_n_6 ),
        .Q(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/u0/out_r_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u1/u0/out_r0_carry__0_n_5 ),
        .Q(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[7] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/u0/out_r_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u1/u0/out_r0_carry__0_n_4 ),
        .Q(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[8] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u1/u0/out_r_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u1/u0/out_r0_carry__1_n_7 ),
        .Q(\mem_ctrl_0/u1/u0/out_r_reg_n_0_[9] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/bank_open_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u2/bank_open0 ),
        .Q(\mem_ctrl_0/bank_open ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/row_same_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u2/row_same0 ),
        .Q(\mem_ctrl_0/row_same ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b0_last_row_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank0_open0 ),
        .D(\mem_ctrl_0/row_adr [0]),
        .Q(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b0_last_row_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank0_open0 ),
        .D(\mem_ctrl_0/row_adr [10]),
        .Q(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b0_last_row_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank0_open0 ),
        .D(\mem_ctrl_0/row_adr [11]),
        .Q(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[11] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b0_last_row_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank0_open0 ),
        .D(\mem_ctrl_0/row_adr [12]),
        .Q(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[12] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b0_last_row_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank0_open0 ),
        .D(\mem_ctrl_0/row_adr [1]),
        .Q(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b0_last_row_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank0_open0 ),
        .D(\mem_ctrl_0/row_adr [2]),
        .Q(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b0_last_row_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank0_open0 ),
        .D(\mem_ctrl_0/row_adr [3]),
        .Q(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b0_last_row_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank0_open0 ),
        .D(\mem_ctrl_0/row_adr [4]),
        .Q(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b0_last_row_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank0_open0 ),
        .D(\mem_ctrl_0/row_adr [5]),
        .Q(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b0_last_row_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank0_open0 ),
        .D(\mem_ctrl_0/row_adr [6]),
        .Q(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b0_last_row_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank0_open0 ),
        .D(\mem_ctrl_0/row_adr [7]),
        .Q(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[7] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b0_last_row_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank0_open0 ),
        .D(\mem_ctrl_0/row_adr [8]),
        .Q(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[8] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b0_last_row_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank0_open0 ),
        .D(\mem_ctrl_0/row_adr [9]),
        .Q(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[9] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b1_last_row_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank1_open0 ),
        .D(\mem_ctrl_0/row_adr [0]),
        .Q(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b1_last_row_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank1_open0 ),
        .D(\mem_ctrl_0/row_adr [10]),
        .Q(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b1_last_row_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank1_open0 ),
        .D(\mem_ctrl_0/row_adr [11]),
        .Q(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[11] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b1_last_row_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank1_open0 ),
        .D(\mem_ctrl_0/row_adr [12]),
        .Q(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[12] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b1_last_row_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank1_open0 ),
        .D(\mem_ctrl_0/row_adr [1]),
        .Q(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b1_last_row_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank1_open0 ),
        .D(\mem_ctrl_0/row_adr [2]),
        .Q(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b1_last_row_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank1_open0 ),
        .D(\mem_ctrl_0/row_adr [3]),
        .Q(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b1_last_row_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank1_open0 ),
        .D(\mem_ctrl_0/row_adr [4]),
        .Q(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b1_last_row_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank1_open0 ),
        .D(\mem_ctrl_0/row_adr [5]),
        .Q(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b1_last_row_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank1_open0 ),
        .D(\mem_ctrl_0/row_adr [6]),
        .Q(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b1_last_row_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank1_open0 ),
        .D(\mem_ctrl_0/row_adr [7]),
        .Q(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[7] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b1_last_row_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank1_open0 ),
        .D(\mem_ctrl_0/row_adr [8]),
        .Q(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[8] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b1_last_row_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank1_open0 ),
        .D(\mem_ctrl_0/row_adr [9]),
        .Q(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[9] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b2_last_row_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank2_open0 ),
        .D(\mem_ctrl_0/row_adr [0]),
        .Q(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b2_last_row_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank2_open0 ),
        .D(\mem_ctrl_0/row_adr [10]),
        .Q(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b2_last_row_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank2_open0 ),
        .D(\mem_ctrl_0/row_adr [11]),
        .Q(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[11] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b2_last_row_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank2_open0 ),
        .D(\mem_ctrl_0/row_adr [12]),
        .Q(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[12] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b2_last_row_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank2_open0 ),
        .D(\mem_ctrl_0/row_adr [1]),
        .Q(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b2_last_row_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank2_open0 ),
        .D(\mem_ctrl_0/row_adr [2]),
        .Q(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b2_last_row_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank2_open0 ),
        .D(\mem_ctrl_0/row_adr [3]),
        .Q(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b2_last_row_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank2_open0 ),
        .D(\mem_ctrl_0/row_adr [4]),
        .Q(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b2_last_row_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank2_open0 ),
        .D(\mem_ctrl_0/row_adr [5]),
        .Q(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b2_last_row_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank2_open0 ),
        .D(\mem_ctrl_0/row_adr [6]),
        .Q(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b2_last_row_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank2_open0 ),
        .D(\mem_ctrl_0/row_adr [7]),
        .Q(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[7] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b2_last_row_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank2_open0 ),
        .D(\mem_ctrl_0/row_adr [8]),
        .Q(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[8] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b2_last_row_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank2_open0 ),
        .D(\mem_ctrl_0/row_adr [9]),
        .Q(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[9] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b3_last_row_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank3_open0 ),
        .D(\mem_ctrl_0/row_adr [0]),
        .Q(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b3_last_row_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank3_open0 ),
        .D(\mem_ctrl_0/row_adr [10]),
        .Q(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b3_last_row_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank3_open0 ),
        .D(\mem_ctrl_0/row_adr [11]),
        .Q(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[11] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b3_last_row_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank3_open0 ),
        .D(\mem_ctrl_0/row_adr [12]),
        .Q(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[12] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b3_last_row_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank3_open0 ),
        .D(\mem_ctrl_0/row_adr [1]),
        .Q(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b3_last_row_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank3_open0 ),
        .D(\mem_ctrl_0/row_adr [2]),
        .Q(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b3_last_row_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank3_open0 ),
        .D(\mem_ctrl_0/row_adr [3]),
        .Q(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b3_last_row_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank3_open0 ),
        .D(\mem_ctrl_0/row_adr [4]),
        .Q(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b3_last_row_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank3_open0 ),
        .D(\mem_ctrl_0/row_adr [5]),
        .Q(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b3_last_row_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank3_open0 ),
        .D(\mem_ctrl_0/row_adr [6]),
        .Q(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b3_last_row_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank3_open0 ),
        .D(\mem_ctrl_0/row_adr [7]),
        .Q(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[7] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b3_last_row_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank3_open0 ),
        .D(\mem_ctrl_0/row_adr [8]),
        .Q(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[8] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/b3_last_row_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u2/bank3_open0 ),
        .D(\mem_ctrl_0/row_adr [9]),
        .Q(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[9] ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/bank0_open_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(bank0_open_i_1_n_0),
        .Q(\mem_ctrl_0/u2/bank0_open ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/bank1_open_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(bank1_open_i_1_n_0),
        .Q(\mem_ctrl_0/u2/bank1_open ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/bank2_open_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(bank2_open_i_1_n_0),
        .Q(\mem_ctrl_0/u2/bank2_open ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u0/bank3_open_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(bank3_open_i_1_n_0),
        .Q(\mem_ctrl_0/u2/bank3_open ));
  CARRY4 \mem_ctrl_0/u2/u0/row0_same_carry 
       (.CI(\<const0> ),
        .CO({\mem_ctrl_0/u2/u0/row0_same_carry_n_0 ,\mem_ctrl_0/u2/u0/row0_same_carry_n_1 ,\mem_ctrl_0/u2/u0/row0_same_carry_n_2 ,\mem_ctrl_0/u2/u0/row0_same_carry_n_3 }),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({row0_same_carry_i_1__0_n_0,row0_same_carry_i_2__0_n_0,row0_same_carry_i_3__0_n_0,row0_same_carry_i_4__0_n_0}));
  CARRY4 \mem_ctrl_0/u2/u0/row0_same_carry__0 
       (.CI(\mem_ctrl_0/u2/u0/row0_same_carry_n_0 ),
        .CO(\mem_ctrl_0/u2/row0_same ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,row0_same_carry__0_i_1_n_0}));
  CARRY4 \mem_ctrl_0/u2/u0/row1_same_carry 
       (.CI(\<const0> ),
        .CO({\mem_ctrl_0/u2/u0/row1_same_carry_n_0 ,\mem_ctrl_0/u2/u0/row1_same_carry_n_1 ,\mem_ctrl_0/u2/u0/row1_same_carry_n_2 ,\mem_ctrl_0/u2/u0/row1_same_carry_n_3 }),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({row1_same_carry_i_1__0_n_0,row1_same_carry_i_2__0_n_0,row1_same_carry_i_3__0_n_0,row1_same_carry_i_4__0_n_0}));
  CARRY4 \mem_ctrl_0/u2/u0/row1_same_carry__0 
       (.CI(\mem_ctrl_0/u2/u0/row1_same_carry_n_0 ),
        .CO(\mem_ctrl_0/u2/row1_same ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,row1_same_carry__0_i_1__0_n_0}));
  CARRY4 \mem_ctrl_0/u2/u0/row2_same_carry 
       (.CI(\<const0> ),
        .CO({\mem_ctrl_0/u2/u0/row2_same_carry_n_0 ,\mem_ctrl_0/u2/u0/row2_same_carry_n_1 ,\mem_ctrl_0/u2/u0/row2_same_carry_n_2 ,\mem_ctrl_0/u2/u0/row2_same_carry_n_3 }),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({row2_same_carry_i_1__0_n_0,row2_same_carry_i_2__0_n_0,row2_same_carry_i_3__0_n_0,row2_same_carry_i_4__0_n_0}));
  CARRY4 \mem_ctrl_0/u2/u0/row2_same_carry__0 
       (.CI(\mem_ctrl_0/u2/u0/row2_same_carry_n_0 ),
        .CO(\mem_ctrl_0/u2/row2_same ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,row2_same_carry__0_i_1_n_0}));
  CARRY4 \mem_ctrl_0/u2/u0/row3_same_carry 
       (.CI(\<const0> ),
        .CO({\mem_ctrl_0/u2/u0/row3_same_carry_n_0 ,\mem_ctrl_0/u2/u0/row3_same_carry_n_1 ,\mem_ctrl_0/u2/u0/row3_same_carry_n_2 ,\mem_ctrl_0/u2/u0/row3_same_carry_n_3 }),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({row3_same_carry_i_1__0_n_0,row3_same_carry_i_2__0_n_0,row3_same_carry_i_3__0_n_0,row3_same_carry_i_4__0_n_0}));
  CARRY4 \mem_ctrl_0/u2/u0/row3_same_carry__0 
       (.CI(\mem_ctrl_0/u2/u0/row3_same_carry_n_0 ),
        .CO(\mem_ctrl_0/u2/row3_same ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,row3_same_carry__0_i_1__0_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b0_last_row_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b0_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [0]),
        .Q(\mem_ctrl_0/u2/b0_last_row [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b0_last_row_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b0_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [10]),
        .Q(\mem_ctrl_0/u2/b0_last_row [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b0_last_row_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b0_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [11]),
        .Q(\mem_ctrl_0/u2/b0_last_row [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b0_last_row_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b0_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [12]),
        .Q(\mem_ctrl_0/u2/b0_last_row [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b0_last_row_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b0_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [1]),
        .Q(\mem_ctrl_0/u2/b0_last_row [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b0_last_row_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b0_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [2]),
        .Q(\mem_ctrl_0/u2/b0_last_row [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b0_last_row_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b0_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [3]),
        .Q(\mem_ctrl_0/u2/b0_last_row [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b0_last_row_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b0_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [4]),
        .Q(\mem_ctrl_0/u2/b0_last_row [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b0_last_row_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b0_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [5]),
        .Q(\mem_ctrl_0/u2/b0_last_row [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b0_last_row_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b0_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [6]),
        .Q(\mem_ctrl_0/u2/b0_last_row [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b0_last_row_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b0_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [7]),
        .Q(\mem_ctrl_0/u2/b0_last_row [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b0_last_row_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b0_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [8]),
        .Q(\mem_ctrl_0/u2/b0_last_row [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b0_last_row_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b0_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [9]),
        .Q(\mem_ctrl_0/u2/b0_last_row [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b1_last_row_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b1_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [0]),
        .Q(\mem_ctrl_0/u2/b1_last_row [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b1_last_row_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b1_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [10]),
        .Q(\mem_ctrl_0/u2/b1_last_row [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b1_last_row_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b1_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [11]),
        .Q(\mem_ctrl_0/u2/b1_last_row [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b1_last_row_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b1_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [12]),
        .Q(\mem_ctrl_0/u2/b1_last_row [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b1_last_row_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b1_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [1]),
        .Q(\mem_ctrl_0/u2/b1_last_row [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b1_last_row_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b1_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [2]),
        .Q(\mem_ctrl_0/u2/b1_last_row [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b1_last_row_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b1_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [3]),
        .Q(\mem_ctrl_0/u2/b1_last_row [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b1_last_row_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b1_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [4]),
        .Q(\mem_ctrl_0/u2/b1_last_row [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b1_last_row_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b1_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [5]),
        .Q(\mem_ctrl_0/u2/b1_last_row [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b1_last_row_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b1_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [6]),
        .Q(\mem_ctrl_0/u2/b1_last_row [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b1_last_row_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b1_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [7]),
        .Q(\mem_ctrl_0/u2/b1_last_row [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b1_last_row_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b1_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [8]),
        .Q(\mem_ctrl_0/u2/b1_last_row [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b1_last_row_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b1_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [9]),
        .Q(\mem_ctrl_0/u2/b1_last_row [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b2_last_row_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b2_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [0]),
        .Q(\mem_ctrl_0/u2/b2_last_row [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b2_last_row_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b2_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [10]),
        .Q(\mem_ctrl_0/u2/b2_last_row [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b2_last_row_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b2_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [11]),
        .Q(\mem_ctrl_0/u2/b2_last_row [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b2_last_row_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b2_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [12]),
        .Q(\mem_ctrl_0/u2/b2_last_row [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b2_last_row_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b2_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [1]),
        .Q(\mem_ctrl_0/u2/b2_last_row [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b2_last_row_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b2_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [2]),
        .Q(\mem_ctrl_0/u2/b2_last_row [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b2_last_row_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b2_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [3]),
        .Q(\mem_ctrl_0/u2/b2_last_row [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b2_last_row_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b2_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [4]),
        .Q(\mem_ctrl_0/u2/b2_last_row [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b2_last_row_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b2_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [5]),
        .Q(\mem_ctrl_0/u2/b2_last_row [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b2_last_row_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b2_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [6]),
        .Q(\mem_ctrl_0/u2/b2_last_row [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b2_last_row_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b2_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [7]),
        .Q(\mem_ctrl_0/u2/b2_last_row [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b2_last_row_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b2_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [8]),
        .Q(\mem_ctrl_0/u2/b2_last_row [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b2_last_row_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b2_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [9]),
        .Q(\mem_ctrl_0/u2/b2_last_row [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b3_last_row_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b3_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [0]),
        .Q(\mem_ctrl_0/u2/b3_last_row [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b3_last_row_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b3_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [10]),
        .Q(\mem_ctrl_0/u2/b3_last_row [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b3_last_row_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b3_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [11]),
        .Q(\mem_ctrl_0/u2/b3_last_row [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b3_last_row_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b3_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [12]),
        .Q(\mem_ctrl_0/u2/b3_last_row [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b3_last_row_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b3_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [1]),
        .Q(\mem_ctrl_0/u2/b3_last_row [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b3_last_row_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b3_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [2]),
        .Q(\mem_ctrl_0/u2/b3_last_row [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b3_last_row_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b3_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [3]),
        .Q(\mem_ctrl_0/u2/b3_last_row [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b3_last_row_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b3_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [4]),
        .Q(\mem_ctrl_0/u2/b3_last_row [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b3_last_row_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b3_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [5]),
        .Q(\mem_ctrl_0/u2/b3_last_row [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b3_last_row_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b3_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [6]),
        .Q(\mem_ctrl_0/u2/b3_last_row [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b3_last_row_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b3_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [7]),
        .Q(\mem_ctrl_0/u2/b3_last_row [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b3_last_row_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b3_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [8]),
        .Q(\mem_ctrl_0/u2/b3_last_row [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/b3_last_row_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\b3_last_row[12]_i_1__0_n_0 ),
        .D(\mem_ctrl_0/row_adr [9]),
        .Q(\mem_ctrl_0/u2/b3_last_row [9]),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/bank0_open_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(bank0_open_i_1__0_n_0),
        .Q(\mem_ctrl_0/u2/u1/bank0_open_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/bank1_open_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(bank1_open_i_1__0_n_0),
        .Q(\mem_ctrl_0/u2/u1/bank1_open_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/bank2_open_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(bank2_open_i_1__0_n_0),
        .Q(\mem_ctrl_0/u2/u1/bank2_open_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u2/u1/bank3_open_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(bank3_open_i_1__0_n_0),
        .Q(\mem_ctrl_0/u2/u1/bank3_open_reg_n_0 ));
  CARRY4 \mem_ctrl_0/u2/u1/row0_same_carry 
       (.CI(\<const0> ),
        .CO({\mem_ctrl_0/u2/u1/row0_same_carry_n_0 ,\mem_ctrl_0/u2/u1/row0_same_carry_n_1 ,\mem_ctrl_0/u2/u1/row0_same_carry_n_2 ,\mem_ctrl_0/u2/u1/row0_same_carry_n_3 }),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({row0_same_carry_i_1_n_0,row0_same_carry_i_2_n_0,row0_same_carry_i_3_n_0,row0_same_carry_i_4_n_0}));
  CARRY4 \mem_ctrl_0/u2/u1/row0_same_carry__0 
       (.CI(\mem_ctrl_0/u2/u1/row0_same_carry_n_0 ),
        .CO(\mem_ctrl_0/u2/u1/row0_same_carry__0_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,row0_same_carry__0_i_1__0_n_0}));
  CARRY4 \mem_ctrl_0/u2/u1/row1_same_carry 
       (.CI(\<const0> ),
        .CO({\mem_ctrl_0/u2/u1/row1_same_carry_n_0 ,\mem_ctrl_0/u2/u1/row1_same_carry_n_1 ,\mem_ctrl_0/u2/u1/row1_same_carry_n_2 ,\mem_ctrl_0/u2/u1/row1_same_carry_n_3 }),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({row1_same_carry_i_1_n_0,row1_same_carry_i_2_n_0,row1_same_carry_i_3_n_0,row1_same_carry_i_4_n_0}));
  CARRY4 \mem_ctrl_0/u2/u1/row1_same_carry__0 
       (.CI(\mem_ctrl_0/u2/u1/row1_same_carry_n_0 ),
        .CO(\mem_ctrl_0/u2/u1/row1_same_carry__0_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,row1_same_carry__0_i_1_n_0}));
  CARRY4 \mem_ctrl_0/u2/u1/row2_same_carry 
       (.CI(\<const0> ),
        .CO({\mem_ctrl_0/u2/u1/row2_same_carry_n_0 ,\mem_ctrl_0/u2/u1/row2_same_carry_n_1 ,\mem_ctrl_0/u2/u1/row2_same_carry_n_2 ,\mem_ctrl_0/u2/u1/row2_same_carry_n_3 }),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({row2_same_carry_i_1_n_0,row2_same_carry_i_2_n_0,row2_same_carry_i_3_n_0,row2_same_carry_i_4_n_0}));
  CARRY4 \mem_ctrl_0/u2/u1/row2_same_carry__0 
       (.CI(\mem_ctrl_0/u2/u1/row2_same_carry_n_0 ),
        .CO(\mem_ctrl_0/u2/u1/row2_same_carry__0_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,row2_same_carry__0_i_1__0_n_0}));
  CARRY4 \mem_ctrl_0/u2/u1/row3_same_carry 
       (.CI(\<const0> ),
        .CO({\mem_ctrl_0/u2/u1/row3_same_carry_n_0 ,\mem_ctrl_0/u2/u1/row3_same_carry_n_1 ,\mem_ctrl_0/u2/u1/row3_same_carry_n_2 ,\mem_ctrl_0/u2/u1/row3_same_carry_n_3 }),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({row3_same_carry_i_1_n_0,row3_same_carry_i_2_n_0,row3_same_carry_i_3_n_0,row3_same_carry_i_4_n_0}));
  CARRY4 \mem_ctrl_0/u2/u1/row3_same_carry__0 
       (.CI(\mem_ctrl_0/u2/u1/row3_same_carry_n_0 ),
        .CO(\mem_ctrl_0/u2/u1/row3_same_carry__0_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,row3_same_carry__0_i_1_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte0_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/pack_le0 ),
        .D(\mem_ctrl_0/mc_data_ir [0]),
        .Q(\mem_ctrl_0/u3/byte0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte0_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/pack_le0 ),
        .D(\mem_ctrl_0/mc_data_ir [1]),
        .Q(\mem_ctrl_0/u3/byte0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte0_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/pack_le0 ),
        .D(\mem_ctrl_0/mc_data_ir [2]),
        .Q(\mem_ctrl_0/u3/byte0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte0_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/pack_le0 ),
        .D(\mem_ctrl_0/mc_data_ir [3]),
        .Q(\mem_ctrl_0/u3/byte0 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte0_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/pack_le0 ),
        .D(\mem_ctrl_0/mc_data_ir [4]),
        .Q(\mem_ctrl_0/u3/byte0 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte0_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/pack_le0 ),
        .D(\mem_ctrl_0/mc_data_ir [5]),
        .Q(\mem_ctrl_0/u3/byte0 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte0_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/pack_le0 ),
        .D(\mem_ctrl_0/mc_data_ir [6]),
        .Q(\mem_ctrl_0/u3/byte0 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte0_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/pack_le0 ),
        .D(\mem_ctrl_0/mc_data_ir [7]),
        .Q(\mem_ctrl_0/u3/byte0 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte1_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\byte1[7]_i_1_n_0 ),
        .D(\mem_ctrl_0/u3/p_1_in [0]),
        .Q(\mem_ctrl_0/u3/byte1 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte1_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\byte1[7]_i_1_n_0 ),
        .D(\mem_ctrl_0/u3/p_1_in [1]),
        .Q(\mem_ctrl_0/u3/byte1 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte1_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\byte1[7]_i_1_n_0 ),
        .D(\mem_ctrl_0/u3/p_1_in [2]),
        .Q(\mem_ctrl_0/u3/byte1 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte1_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\byte1[7]_i_1_n_0 ),
        .D(\mem_ctrl_0/u3/p_1_in [3]),
        .Q(\mem_ctrl_0/u3/byte1 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte1_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\byte1[7]_i_1_n_0 ),
        .D(\mem_ctrl_0/u3/p_1_in [4]),
        .Q(\mem_ctrl_0/u3/byte1 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte1_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\byte1[7]_i_1_n_0 ),
        .D(\mem_ctrl_0/u3/p_1_in [5]),
        .Q(\mem_ctrl_0/u3/byte1 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte1_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\byte1[7]_i_1_n_0 ),
        .D(\mem_ctrl_0/u3/p_1_in [6]),
        .Q(\mem_ctrl_0/u3/byte1 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte1_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\byte1[7]_i_1_n_0 ),
        .D(\mem_ctrl_0/u3/p_1_in [7]),
        .Q(\mem_ctrl_0/u3/byte1 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte2_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/pack_le2 ),
        .D(\mem_ctrl_0/mc_data_ir [0]),
        .Q(\mem_ctrl_0/u3/byte2 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte2_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/pack_le2 ),
        .D(\mem_ctrl_0/mc_data_ir [1]),
        .Q(\mem_ctrl_0/u3/byte2 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte2_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/pack_le2 ),
        .D(\mem_ctrl_0/mc_data_ir [2]),
        .Q(\mem_ctrl_0/u3/byte2 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte2_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/pack_le2 ),
        .D(\mem_ctrl_0/mc_data_ir [3]),
        .Q(\mem_ctrl_0/u3/byte2 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte2_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/pack_le2 ),
        .D(\mem_ctrl_0/mc_data_ir [4]),
        .Q(\mem_ctrl_0/u3/byte2 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte2_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/pack_le2 ),
        .D(\mem_ctrl_0/mc_data_ir [5]),
        .Q(\mem_ctrl_0/u3/byte2 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte2_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/pack_le2 ),
        .D(\mem_ctrl_0/mc_data_ir [6]),
        .Q(\mem_ctrl_0/u3/byte2 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/byte2_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/pack_le2 ),
        .D(\mem_ctrl_0/mc_data_ir [7]),
        .Q(\mem_ctrl_0/u3/byte2 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[0]),
        .Q(\mem_ctrl_0/mc_data_od [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[10]),
        .Q(\mem_ctrl_0/mc_data_od [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[11]),
        .Q(\mem_ctrl_0/mc_data_od [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[12]),
        .Q(\mem_ctrl_0/mc_data_od [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[13]),
        .Q(\mem_ctrl_0/mc_data_od [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[15]),
        .Q(\mem_ctrl_0/mc_data_od [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[18]),
        .Q(\mem_ctrl_0/mc_data_od [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[19]),
        .Q(\mem_ctrl_0/mc_data_od [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[1]),
        .Q(\mem_ctrl_0/mc_data_od [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[20]),
        .Q(\mem_ctrl_0/mc_data_od [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[21]),
        .Q(\mem_ctrl_0/mc_data_od [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[22]),
        .Q(\mem_ctrl_0/mc_data_od [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[2]),
        .Q(\mem_ctrl_0/mc_data_od [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[3]),
        .Q(\mem_ctrl_0/mc_data_od [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[4]),
        .Q(\mem_ctrl_0/mc_data_od [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[5]),
        .Q(\mem_ctrl_0/mc_data_od [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[6]),
        .Q(\mem_ctrl_0/mc_data_od [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[7]),
        .Q(\mem_ctrl_0/mc_data_od [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[8]),
        .Q(\mem_ctrl_0/mc_data_od [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/mc_data_o_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/mc_data_o0 ),
        .D(atahost_o[9]),
        .Q(\mem_ctrl_0/mc_data_od [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [0]),
        .Q(\mem_ctrl_0/u3/r0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [10]),
        .Q(\mem_ctrl_0/u3/r0 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [11]),
        .Q(\mem_ctrl_0/u3/r0 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [12]),
        .Q(\mem_ctrl_0/u3/r0 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [13]),
        .Q(\mem_ctrl_0/u3/r0 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [14]),
        .Q(\mem_ctrl_0/u3/r0 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [15]),
        .Q(\mem_ctrl_0/u3/r0 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [16]),
        .Q(\mem_ctrl_0/u3/r0 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [17]),
        .Q(\mem_ctrl_0/u3/r0 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [18]),
        .Q(\mem_ctrl_0/u3/r0 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [19]),
        .Q(\mem_ctrl_0/u3/r0 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [1]),
        .Q(\mem_ctrl_0/u3/r0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [20]),
        .Q(\mem_ctrl_0/u3/r0 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [21]),
        .Q(\mem_ctrl_0/u3/r0 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [22]),
        .Q(\mem_ctrl_0/u3/r0 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [23]),
        .Q(\mem_ctrl_0/u3/r0 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [24]),
        .Q(\mem_ctrl_0/u3/r0 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [25]),
        .Q(\mem_ctrl_0/u3/r0 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [26]),
        .Q(\mem_ctrl_0/u3/r0 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [27]),
        .Q(\mem_ctrl_0/u3/r0 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [28]),
        .Q(\mem_ctrl_0/u3/r0 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[29] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [29]),
        .Q(\mem_ctrl_0/u3/r0 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [2]),
        .Q(\mem_ctrl_0/u3/r0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[30] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [30]),
        .Q(\mem_ctrl_0/u3/r0 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[31] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [31]),
        .Q(\mem_ctrl_0/u3/r0 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[32] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [32]),
        .Q(\mem_ctrl_0/u3/r0 [32]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[33] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [33]),
        .Q(\mem_ctrl_0/u3/r0 [33]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[34] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [34]),
        .Q(\mem_ctrl_0/u3/r0 [34]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[35] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [35]),
        .Q(\mem_ctrl_0/u3/r0 [35]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [3]),
        .Q(\mem_ctrl_0/u3/r0 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [4]),
        .Q(\mem_ctrl_0/u3/r0 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [5]),
        .Q(\mem_ctrl_0/u3/r0 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [6]),
        .Q(\mem_ctrl_0/u3/r0 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [7]),
        .Q(\mem_ctrl_0/u3/r0 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [8]),
        .Q(\mem_ctrl_0/u3/r0 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r0_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r00 ),
        .D(\mem_ctrl_0/mc_data_ir [9]),
        .Q(\mem_ctrl_0/u3/r0 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [0]),
        .Q(\mem_ctrl_0/u3/r1 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [10]),
        .Q(\mem_ctrl_0/u3/r1 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [11]),
        .Q(\mem_ctrl_0/u3/r1 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [12]),
        .Q(\mem_ctrl_0/u3/r1 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [13]),
        .Q(\mem_ctrl_0/u3/r1 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [14]),
        .Q(\mem_ctrl_0/u3/r1 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [15]),
        .Q(\mem_ctrl_0/u3/r1 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [16]),
        .Q(\mem_ctrl_0/u3/r1 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [17]),
        .Q(\mem_ctrl_0/u3/r1 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [18]),
        .Q(\mem_ctrl_0/u3/r1 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [19]),
        .Q(\mem_ctrl_0/u3/r1 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [1]),
        .Q(\mem_ctrl_0/u3/r1 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [20]),
        .Q(\mem_ctrl_0/u3/r1 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [21]),
        .Q(\mem_ctrl_0/u3/r1 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [22]),
        .Q(\mem_ctrl_0/u3/r1 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [23]),
        .Q(\mem_ctrl_0/u3/r1 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [24]),
        .Q(\mem_ctrl_0/u3/r1 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [25]),
        .Q(\mem_ctrl_0/u3/r1 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [26]),
        .Q(\mem_ctrl_0/u3/r1 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [27]),
        .Q(\mem_ctrl_0/u3/r1 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [28]),
        .Q(\mem_ctrl_0/u3/r1 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[29] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [29]),
        .Q(\mem_ctrl_0/u3/r1 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [2]),
        .Q(\mem_ctrl_0/u3/r1 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[30] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [30]),
        .Q(\mem_ctrl_0/u3/r1 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[31] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [31]),
        .Q(\mem_ctrl_0/u3/r1 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[32] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [32]),
        .Q(\mem_ctrl_0/u3/r1 [32]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[33] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [33]),
        .Q(\mem_ctrl_0/u3/r1 [33]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[34] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [34]),
        .Q(\mem_ctrl_0/u3/r1 [34]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[35] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [35]),
        .Q(\mem_ctrl_0/u3/r1 [35]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [3]),
        .Q(\mem_ctrl_0/u3/r1 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [4]),
        .Q(\mem_ctrl_0/u3/r1 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [5]),
        .Q(\mem_ctrl_0/u3/r1 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [6]),
        .Q(\mem_ctrl_0/u3/r1 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [7]),
        .Q(\mem_ctrl_0/u3/r1 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [8]),
        .Q(\mem_ctrl_0/u3/r1 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r1_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r10 ),
        .D(\mem_ctrl_0/mc_data_ir [9]),
        .Q(\mem_ctrl_0/u3/r1 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [0]),
        .Q(\mem_ctrl_0/u3/r2 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [10]),
        .Q(\mem_ctrl_0/u3/r2 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [11]),
        .Q(\mem_ctrl_0/u3/r2 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [12]),
        .Q(\mem_ctrl_0/u3/r2 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [13]),
        .Q(\mem_ctrl_0/u3/r2 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [14]),
        .Q(\mem_ctrl_0/u3/r2 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [15]),
        .Q(\mem_ctrl_0/u3/r2 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [16]),
        .Q(\mem_ctrl_0/u3/r2 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [17]),
        .Q(\mem_ctrl_0/u3/r2 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [18]),
        .Q(\mem_ctrl_0/u3/r2 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [19]),
        .Q(\mem_ctrl_0/u3/r2 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [1]),
        .Q(\mem_ctrl_0/u3/r2 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [20]),
        .Q(\mem_ctrl_0/u3/r2 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [21]),
        .Q(\mem_ctrl_0/u3/r2 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [22]),
        .Q(\mem_ctrl_0/u3/r2 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [23]),
        .Q(\mem_ctrl_0/u3/r2 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [24]),
        .Q(\mem_ctrl_0/u3/r2 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [25]),
        .Q(\mem_ctrl_0/u3/r2 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [26]),
        .Q(\mem_ctrl_0/u3/r2 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [27]),
        .Q(\mem_ctrl_0/u3/r2 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [28]),
        .Q(\mem_ctrl_0/u3/r2 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[29] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [29]),
        .Q(\mem_ctrl_0/u3/r2 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [2]),
        .Q(\mem_ctrl_0/u3/r2 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[30] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [30]),
        .Q(\mem_ctrl_0/u3/r2 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[31] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [31]),
        .Q(\mem_ctrl_0/u3/r2 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[32] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [32]),
        .Q(\mem_ctrl_0/u3/r2 [32]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[33] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [33]),
        .Q(\mem_ctrl_0/u3/r2 [33]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[34] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [34]),
        .Q(\mem_ctrl_0/u3/r2 [34]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[35] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [35]),
        .Q(\mem_ctrl_0/u3/r2 [35]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [3]),
        .Q(\mem_ctrl_0/u3/r2 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [4]),
        .Q(\mem_ctrl_0/u3/r2 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [5]),
        .Q(\mem_ctrl_0/u3/r2 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [6]),
        .Q(\mem_ctrl_0/u3/r2 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [7]),
        .Q(\mem_ctrl_0/u3/r2 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [8]),
        .Q(\mem_ctrl_0/u3/r2 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r2_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r20 ),
        .D(\mem_ctrl_0/mc_data_ir [9]),
        .Q(\mem_ctrl_0/u3/r2 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [0]),
        .Q(\mem_ctrl_0/u3/r3 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [10]),
        .Q(\mem_ctrl_0/u3/r3 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [11]),
        .Q(\mem_ctrl_0/u3/r3 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [12]),
        .Q(\mem_ctrl_0/u3/r3 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [13]),
        .Q(\mem_ctrl_0/u3/r3 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [14]),
        .Q(\mem_ctrl_0/u3/r3 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [15]),
        .Q(\mem_ctrl_0/u3/r3 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [16]),
        .Q(\mem_ctrl_0/u3/r3 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [17]),
        .Q(\mem_ctrl_0/u3/r3 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [18]),
        .Q(\mem_ctrl_0/u3/r3 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [19]),
        .Q(\mem_ctrl_0/u3/r3 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [1]),
        .Q(\mem_ctrl_0/u3/r3 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [20]),
        .Q(\mem_ctrl_0/u3/r3 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [21]),
        .Q(\mem_ctrl_0/u3/r3 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [22]),
        .Q(\mem_ctrl_0/u3/r3 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [23]),
        .Q(\mem_ctrl_0/u3/r3 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [24]),
        .Q(\mem_ctrl_0/u3/r3 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [25]),
        .Q(\mem_ctrl_0/u3/r3 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [26]),
        .Q(\mem_ctrl_0/u3/r3 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [27]),
        .Q(\mem_ctrl_0/u3/r3 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [28]),
        .Q(\mem_ctrl_0/u3/r3 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[29] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [29]),
        .Q(\mem_ctrl_0/u3/r3 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [2]),
        .Q(\mem_ctrl_0/u3/r3 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[30] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [30]),
        .Q(\mem_ctrl_0/u3/r3 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[31] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [31]),
        .Q(\mem_ctrl_0/u3/r3 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[32] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [32]),
        .Q(\mem_ctrl_0/u3/r3 [32]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[33] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [33]),
        .Q(\mem_ctrl_0/u3/r3 [33]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[34] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [34]),
        .Q(\mem_ctrl_0/u3/r3 [34]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[35] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [35]),
        .Q(\mem_ctrl_0/u3/r3 [35]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [3]),
        .Q(\mem_ctrl_0/u3/r3 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [4]),
        .Q(\mem_ctrl_0/u3/r3 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [5]),
        .Q(\mem_ctrl_0/u3/r3 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [6]),
        .Q(\mem_ctrl_0/u3/r3 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [7]),
        .Q(\mem_ctrl_0/u3/r3 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [8]),
        .Q(\mem_ctrl_0/u3/r3 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/r3_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u3/u0/r30 ),
        .D(\mem_ctrl_0/mc_data_ir [9]),
        .Q(\mem_ctrl_0/u3/r3 [9]),
        .R(\<const0> ));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u3/u0/rd_adr_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rd_adr[3]_i_1_n_0 ),
        .D(\rd_adr[0]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u3/u0/rd_adr [0]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/rd_adr_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rd_adr[3]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\rd_adr[1]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u3/u0/rd_adr [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/rd_adr_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rd_adr[3]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\rd_adr[2]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u3/u0/rd_adr [2]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/rd_adr_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rd_adr[3]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\rd_adr[3]_i_2_n_0 ),
        .Q(\mem_ctrl_0/u3/u0/rd_adr [3]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u3/u0/wr_adr_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\wr_adr[3]_i_1_n_0 ),
        .D(\wr_adr[0]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u3/u0/wr_adr_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/wr_adr_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\wr_adr[3]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\wr_adr[1]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u3/u0/p_0_in1_in ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/wr_adr_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\wr_adr[3]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\wr_adr[2]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u3/u0/p_0_in0_in ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u3/u0/wr_adr_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\wr_adr[3]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\wr_adr[3]_i_2_n_0 ),
        .Q(\mem_ctrl_0/u3/u0/p_0_in ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/ps_cnt_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ps_cnt[7]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/p_0_in [0]),
        .Q(\mem_ctrl_0/u4/ps_cnt_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/ps_cnt_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ps_cnt[7]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/p_0_in [1]),
        .Q(\mem_ctrl_0/u4/ps_cnt_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/ps_cnt_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ps_cnt[7]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/p_0_in [2]),
        .Q(\mem_ctrl_0/u4/ps_cnt_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/ps_cnt_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ps_cnt[7]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/p_0_in [3]),
        .Q(\mem_ctrl_0/u4/ps_cnt_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/ps_cnt_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ps_cnt[7]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/p_0_in [4]),
        .Q(\mem_ctrl_0/u4/ps_cnt_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/ps_cnt_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ps_cnt[7]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/p_0_in [5]),
        .Q(\mem_ctrl_0/u4/ps_cnt_reg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/ps_cnt_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ps_cnt[7]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/p_0_in [6]),
        .Q(\mem_ctrl_0/u4/ps_cnt_reg [6]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/ps_cnt_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ps_cnt[7]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/p_0_in [7]),
        .Q(\mem_ctrl_0/u4/ps_cnt_reg [7]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/rfr_ce_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u4/ps_cnt_clr ),
        .Q(\mem_ctrl_0/u4/rfr_ce ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/rfr_clr_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u4/rfr_clr ),
        .Q(\mem_ctrl_0/u4/rfr_clr_reg_n_0 ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/rfr_cnt_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rfr_cnt[7]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/p_0_in__0 [0]),
        .Q(\mem_ctrl_0/u4/rfr_cnt_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/rfr_cnt_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rfr_cnt[7]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/p_0_in__0 [1]),
        .Q(\mem_ctrl_0/u4/rfr_cnt_reg__0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/rfr_cnt_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rfr_cnt[7]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\rfr_cnt[2]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u4/rfr_cnt_reg__0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/rfr_cnt_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rfr_cnt[7]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\rfr_cnt[3]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u4/rfr_cnt_reg__0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/rfr_cnt_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rfr_cnt[7]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\rfr_cnt[4]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u4/rfr_cnt_reg__0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/rfr_cnt_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rfr_cnt[7]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\rfr_cnt[5]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u4/rfr_cnt_reg__0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/rfr_cnt_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rfr_cnt[7]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\rfr_cnt[6]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u4/rfr_cnt_reg__0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/rfr_cnt_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\rfr_cnt[7]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/p_0_in__0 [7]),
        .Q(\mem_ctrl_0/u4/rfr_cnt_reg__0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/rfr_early_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u4/ps_cnt_clr014_in ),
        .Q(\mem_ctrl_0/u4/rfr_early ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/rfr_en_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u4/p_0_in ),
        .Q(\mem_ctrl_0/u4/rfr_en ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u4/rfr_req_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(rfr_req_i_1_n_0),
        .Q(\mem_ctrl_0/rfr_req ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/FSM_sequential_state_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\FSM_sequential_state[6]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/state [0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/FSM_sequential_state_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\FSM_sequential_state[6]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/state [1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/FSM_sequential_state_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\FSM_sequential_state[6]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/state [2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/FSM_sequential_state_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\FSM_sequential_state[6]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\FSM_sequential_state[3]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/state [3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/FSM_sequential_state_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\FSM_sequential_state[6]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\FSM_sequential_state[4]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/state [4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/FSM_sequential_state_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\FSM_sequential_state[6]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\FSM_sequential_state[5]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/state [5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/FSM_sequential_state_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\FSM_sequential_state[6]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\FSM_sequential_state[6]_i_2_n_0 ),
        .Q(\mem_ctrl_0/u5/state [6]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/ack_cnt_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ack_cnt[3]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/p_0_in__2 ),
        .Q(\mem_ctrl_0/u5/ack_cnt_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/ack_cnt_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ack_cnt[3]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\ack_cnt[1]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/ack_cnt_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/ack_cnt_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ack_cnt[3]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\ack_cnt[2]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/ack_cnt_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/ack_cnt_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\ack_cnt[3]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\ack_cnt[3]_i_2_n_0 ),
        .Q(\mem_ctrl_0/u5/ack_cnt_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/ap_en_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(ap_en_i_1_n_0),
        .Q(\mem_ctrl_0/u5/ap_en ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/burst_act_rd_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u5/burst_act083_in ),
        .Q(\mem_ctrl_0/u5/burst_act_rd ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/burst_cnt_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\burst_cnt[10]_i_2_n_0 ),
        .D(\mem_ctrl_0/p_0_in__1 [0]),
        .Q(\mem_ctrl_0/u5/burst_cnt_reg [0]),
        .R(\mem_ctrl_0/u5/burst_cnt_ld_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/burst_cnt_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\burst_cnt[10]_i_2_n_0 ),
        .D(\mem_ctrl_0/p_0_in__1 [10]),
        .Q(\mem_ctrl_0/u5/burst_cnt_reg [10]),
        .R(\mem_ctrl_0/u5/burst_cnt_ld_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/burst_cnt_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\burst_cnt[10]_i_2_n_0 ),
        .D(\mem_ctrl_0/p_0_in__1 [1]),
        .Q(\mem_ctrl_0/u5/burst_cnt_reg [1]),
        .R(\mem_ctrl_0/u5/burst_cnt_ld_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u5/burst_cnt_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\burst_cnt[10]_i_2_n_0 ),
        .D(\mem_ctrl_0/p_0_in__1 [2]),
        .Q(\mem_ctrl_0/u5/burst_cnt_reg [2]),
        .S(\mem_ctrl_0/u5/burst_cnt_ld_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/burst_cnt_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\burst_cnt[10]_i_2_n_0 ),
        .D(\mem_ctrl_0/p_0_in__1 [3]),
        .Q(\mem_ctrl_0/u5/burst_cnt_reg [3]),
        .R(\mem_ctrl_0/u5/burst_cnt_ld_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/burst_cnt_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\burst_cnt[10]_i_2_n_0 ),
        .D(\burst_cnt[4]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/burst_cnt_reg [4]),
        .R(\mem_ctrl_0/u5/burst_cnt_ld_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/burst_cnt_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\burst_cnt[10]_i_2_n_0 ),
        .D(\burst_cnt[5]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/burst_cnt_reg [5]),
        .R(\mem_ctrl_0/u5/burst_cnt_ld_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/burst_cnt_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\burst_cnt[10]_i_2_n_0 ),
        .D(\burst_cnt[6]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/burst_cnt_reg [6]),
        .R(\mem_ctrl_0/u5/burst_cnt_ld_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/burst_cnt_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\burst_cnt[10]_i_2_n_0 ),
        .D(\burst_cnt[7]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/burst_cnt_reg [7]),
        .R(\mem_ctrl_0/u5/burst_cnt_ld_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/burst_cnt_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\burst_cnt[10]_i_2_n_0 ),
        .D(\mem_ctrl_0/p_0_in__1 [8]),
        .Q(\mem_ctrl_0/u5/burst_cnt_reg [8]),
        .R(\mem_ctrl_0/u5/burst_cnt_ld_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/burst_cnt_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\burst_cnt[10]_i_2_n_0 ),
        .D(\mem_ctrl_0/p_0_in__1 [9]),
        .Q(\mem_ctrl_0/u5/burst_cnt_reg [9]),
        .R(\mem_ctrl_0/u5/burst_cnt_ld_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/cke__reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u5/cke_0 ),
        .Q(ac97_1_i[61]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/cke_o_del_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u5/cke_o_r2_reg_srl2_n_0 ),
        .Q(\mem_ctrl_0/u5/cke_o_del ),
        .R(\<const0> ));
  (* srl_name = "\mem_ctrl_0/u5/cke_o_r2_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_ctrl_0/u5/cke_o_r2_reg_srl2 
       (.A0(\<const1> ),
        .A1(\<const0> ),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(\<const1> ),
        .CLK(clk_o_IBUF_BUFG),
        .D(ac97_1_i[61]),
        .Q(\mem_ctrl_0/u5/cke_o_r2_reg_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/cke_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(cke_r_i_1_n_0),
        .Q(\mem_ctrl_0/u5/cke_r ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/cmd_a10_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/cmd_a10 ),
        .Q(\mem_ctrl_0/u5/cmd_a10_r ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/cmd_asserted2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u5/p_0_in ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u5/cmd_asserted ),
        .Q(\mem_ctrl_0/u5/cmd_asserted2 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/cmd_asserted_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u5/p_0_in ),
        .CLR(rst_o_IBUF),
        .D(cmd_asserted_i_1_n_0),
        .Q(\mem_ctrl_0/u5/cmd_asserted ));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u5/cmd_del_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u5/cmd_r [1]),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u5/cmd_del [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/cmd_del_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u5/cmd_r [3]),
        .Q(\mem_ctrl_0/u5/cmd_del [3]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u5/cmd_r_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u5/cmd ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u5/cmd_r [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/cmd_r_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(cmd_asserted_i_1_n_0),
        .Q(\mem_ctrl_0/u5/cmd_r [3]));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/cnt_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u5/cnt_next ),
        .Q(\mem_ctrl_0/u5/cnt ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/cs_le_r1_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/cs_le ),
        .Q(\mem_ctrl_0/u5/cs_le_r1 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/cs_le_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u5/cs_le_r1 ),
        .Q(\mem_ctrl_0/u5/cs_le_r ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/cs_le_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/cs_le_d ),
        .Q(\mem_ctrl_0/cs_le ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/dv_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/dv ),
        .Q(\mem_ctrl_0/u5/dv_r ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/ir_cnt_done_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(ir_cnt_done_i_1_n_0),
        .Q(\mem_ctrl_0/u5/ir_cnt_done ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/ir_cnt_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u5/ir_cnt_dec ),
        .D(\mem_ctrl_0/ir_cnt0 [0]),
        .Q(\mem_ctrl_0/u5/ir_cnt_reg [0]),
        .R(\mem_ctrl_0/u5/ir_cnt_ld ));
  FDSE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u5/ir_cnt_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u5/ir_cnt_dec ),
        .D(\ir_cnt[1]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/ir_cnt_reg [1]),
        .S(\mem_ctrl_0/u5/ir_cnt_ld ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/ir_cnt_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u5/ir_cnt_dec ),
        .D(\mem_ctrl_0/ir_cnt0 [2]),
        .Q(\mem_ctrl_0/u5/ir_cnt_reg [2]),
        .R(\mem_ctrl_0/u5/ir_cnt_ld ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/ir_cnt_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u5/ir_cnt_dec ),
        .D(\mem_ctrl_0/ir_cnt0 [3]),
        .Q(\mem_ctrl_0/u5/ir_cnt_reg [3]),
        .R(\mem_ctrl_0/u5/ir_cnt_ld ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/lmr_ack_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u5/lmr_ack_d ),
        .Q(\mem_ctrl_0/lmr_ack ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/lookup_ready1_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u5/lookup_ready10 ),
        .Q(\mem_ctrl_0/u5/lookup_ready1 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/lookup_ready2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u5/lookup_ready20 ),
        .Q(\mem_ctrl_0/u5/lookup_ready2 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/mc_adv_r1_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u5/p_0_in ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/mc_adv_d ),
        .Q(\mem_ctrl_0/u5/mc_adv_r1 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/mc_adv_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u5/p_0_in ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u5/mc_adv_r1 ),
        .Q(\mem_ctrl_0/u5/mc_adv_r ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/mc_c_oe_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u5/mc_c_oe_d ),
        .Q(\mem_ctrl_0/mc_c_oe_d ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/mc_le_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\mem_ctrl_0/u5/rsts ),
        .D(\mem_ctrl_0/u5/p_0_in ),
        .Q(\mem_ctrl_0/u5/mc_le ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/mem_ack_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/mem_ack ),
        .Q(\mem_ctrl_0/u5/mem_ack_r ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/no_wb_cycle_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u5/p_69_in ),
        .Q(\mem_ctrl_0/u5/no_wb_cycle ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/pack_le0_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u5/pack_le0_d ),
        .Q(\mem_ctrl_0/pack_le0 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/pack_le1_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u5/pack_le1_d ),
        .Q(\mem_ctrl_0/pack_le1 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/pack_le2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u5/pack_le2_d ),
        .Q(\mem_ctrl_0/pack_le2 ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/resume_req_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[22]),
        .Q(\mem_ctrl_0/u5/resume_req_r ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/rfr_ack_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u5/rfr_ack_d ),
        .Q(\mem_ctrl_0/rfr_ack ));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u5/rsts1_reg 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u5/rsts1 ));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u5/rsts_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u5/rsts1 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u5/rsts ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/susp_req_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(atahost_o[21]),
        .Q(\mem_ctrl_0/u5/susp_req_r ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/susp_sel_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(susp_sel_r_i_1_n_0),
        .Q(\mem_ctrl_0/susp_sel ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/suspended_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u5/suspended_d ),
        .Q(ac97_0_i[34]));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/timer2_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u5/timer20 ),
        .D(\timer2[0]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/timer2 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/timer2_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u5/timer20 ),
        .D(\timer2[1]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/timer2 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/timer2_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u5/timer20 ),
        .D(\timer2[2]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/timer2 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/timer2_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u5/timer20 ),
        .D(\timer2[3]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/timer2 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/timer2_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u5/timer20 ),
        .D(\timer2[4]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/timer2 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/timer2_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u5/timer20 ),
        .D(\timer2[5]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/timer2 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/timer2_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u5/timer20 ),
        .D(\timer2[6]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/timer2 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/timer2_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u5/timer20 ),
        .D(\timer2[7]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/timer2 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/timer2_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\mem_ctrl_0/u5/timer20 ),
        .D(\timer2[8]_i_2_n_0 ),
        .Q(\mem_ctrl_0/u5/timer2 [8]),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/timer_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\timer[7]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\timer[0]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/timer [0]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u5/timer_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\timer[7]_i_1_n_0 ),
        .D(\timer[1]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u5/timer [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/timer_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\timer[7]_i_1_n_0 ),
        .CLR(rst_o_IBUF),
        .D(\timer[2]_i_1_n_0 ),
        .Q(\mem_ctrl_0/u5/timer [2]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u5/timer_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\timer[7]_i_1_n_0 ),
        .D(\timer[3]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u5/timer [3]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u5/timer_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\timer[7]_i_1_n_0 ),
        .D(\timer[4]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u5/timer [4]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u5/timer_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\timer[7]_i_1_n_0 ),
        .D(\timer[5]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u5/timer [5]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u5/timer_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\timer[7]_i_1_n_0 ),
        .D(\timer[6]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u5/timer [6]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u5/timer_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\timer[7]_i_1_n_0 ),
        .D(\timer[7]_i_2_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(\mem_ctrl_0/u5/timer [7]));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/tmr2_done_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u5/tmr2_done0 ),
        .Q(\mem_ctrl_0/u5/tmr2_done ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/tmr_done_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u5/timer_is_zero ),
        .Q(\mem_ctrl_0/u5/tmr_done ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/wb_cycle_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(wb_cycle_i_1_n_0),
        .Q(\mem_ctrl_0/wb_cycle ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/wb_stb_first_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(wb_stb_first_i_1_n_0),
        .Q(\mem_ctrl_0/u5/wb_stb_first_reg_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/wb_wait_r2_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(wb_wait_r2_i_1_n_0),
        .Q(\mem_ctrl_0/u5/wb_wait_r2 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/wb_wait_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u5/wb_wait_r2 ),
        .Q(\mem_ctrl_0/u5/wb_wait_r ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/wb_write_go_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/wb_write_go ),
        .Q(\mem_ctrl_0/u5/wb_write_go_r ),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u5/wr_cycle_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(wr_cycle_i_1_n_0),
        .Q(\mem_ctrl_0/wr_cycle ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/read_go_r1_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u6/read_go_r10 ),
        .Q(\mem_ctrl_0/u6/read_go_r1 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/read_go_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u6/read_go_r0 ),
        .Q(\mem_ctrl_0/u6/read_go_r ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/rmw_en_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(rmw_en_i_1_n_0),
        .Q(\mem_ctrl_0/u6/rmw_en ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/rmw_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u6/rmw_r0 ),
        .Q(\mem_ctrl_0/u6/rmw_r ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_ack_o_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(wb_ack_o_i_1_n_0),
        .Q(\mem_ctrl_0/u6/wb_ack_o_reg_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[0] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [0]),
        .Q(ac97_0_i[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[10] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [10]),
        .Q(ac97_0_i[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[11] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [11]),
        .Q(ac97_0_i[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[12] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [12]),
        .Q(ac97_0_i[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[13] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [13]),
        .Q(ac97_0_i[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[14] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [14]),
        .Q(ac97_0_i[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[15] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [15]),
        .Q(ac97_0_i[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[16] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [16]),
        .Q(ac97_0_i[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[17] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [17]),
        .Q(ac97_0_i[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[18] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [18]),
        .Q(ac97_0_i[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[19] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [19]),
        .Q(ac97_0_i[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[1] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [1]),
        .Q(ac97_0_i[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[20] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [20]),
        .Q(ac97_0_i[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[21] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [21]),
        .Q(ac97_0_i[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[22] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [22]),
        .Q(ac97_0_i[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[23] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [23]),
        .Q(ac97_0_i[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[24] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [24]),
        .Q(ac97_0_i[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[25] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [25]),
        .Q(ac97_0_i[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[26] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [26]),
        .Q(ac97_0_i[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[27] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [27]),
        .Q(ac97_0_i[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[28] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [28]),
        .Q(ac97_0_i[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[29] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [29]),
        .Q(ac97_0_i[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[2] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [2]),
        .Q(ac97_0_i[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[31] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [31]),
        .Q(ac97_0_i[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[3] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [3]),
        .Q(ac97_0_i[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[4] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [4]),
        .Q(ac97_0_i[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[5] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [5]),
        .Q(ac97_0_i[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[6] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [6]),
        .Q(ac97_0_i[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[7] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [7]),
        .Q(ac97_0_i[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[8] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [8]),
        .Q(ac97_0_i[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_data_o_reg[9] 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u6/p_0_in [9]),
        .Q(ac97_0_i[9]),
        .R(\<const0> ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_err_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u6/wb_err0 ),
        .Q(\mem_ctrl_0/u6/wb_err_reg_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wb_first_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(wb_first_r_i_1_n_0),
        .Q(\mem_ctrl_0/u6/wb_first_r ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/wr_hold_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(wr_hold_i_1_n_0),
        .Q(\mem_ctrl_0/wr_hold ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/write_go_r1_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u6/write_go_r10 ),
        .Q(\mem_ctrl_0/u6/write_go_r1 ));
  FDCE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u6/write_go_r_reg 
       (.C(clk_o_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_o_IBUF),
        .D(\mem_ctrl_0/u6/write_go_r0 ),
        .Q(\mem_ctrl_0/u6/write_go_r ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_ack_r_reg 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[25]),
        .Q(\mem_ctrl_0/mc_ack_r ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_addr_reg[0] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_addr_d [0]),
        .Q(ac97_0_i[68]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_addr_reg[10] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_addr_d [10]),
        .Q(ac97_1_i[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_addr_reg[11] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_addr_d [11]),
        .Q(ac97_1_i[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_addr_reg[12] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_addr_d [12]),
        .Q(ac97_1_i[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_addr_reg[13] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_addr_d [13]),
        .Q(ac97_1_i[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_addr_reg[14] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_addr_d [14]),
        .Q(ac97_1_i[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_addr_reg[15] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_addr_d [15]),
        .Q(ac97_1_i[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_addr_reg[16] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_addr_d [16]),
        .Q(ac97_1_i[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_addr_reg[17] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_addr_d [17]),
        .Q(ac97_1_i[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_addr_reg[18] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_addr_d [18]),
        .Q(ac97_1_i[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_addr_reg[19] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_addr_d [19]),
        .Q(ac97_1_i[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_addr_reg[1] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_addr_d [1]),
        .Q(ac97_0_i[69]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_addr_reg[20] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_addr_d [20]),
        .Q(ac97_1_i[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_addr_reg[21] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_addr_d [21]),
        .Q(ac97_1_i[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_addr_reg[22] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_addr_d [22]),
        .Q(ac97_1_i[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_addr_reg[23] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_addr_d [23]),
        .Q(ac97_1_i[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_addr_reg[2] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_addr_d [2]),
        .Q(ac97_0_i[70]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_addr_reg[8] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_addr_d [8]),
        .Q(ac97_1_i[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_addr_reg[9] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_addr_d [9]),
        .Q(ac97_1_i[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_br_r_reg 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[24]),
        .Q(\mem_ctrl_0/mc_br_r ),
        .R(\<const0> ));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u7/mc_cs__reg[0] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mc_cs_[0]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(ac97_1_i[62]));
  FDPE #(
    .INIT(1'b1)) 
    \mem_ctrl_0/u7/mc_cs__reg[1] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mc_cs_[1]_i_1_n_0 ),
        .PRE(rst_o_IBUF),
        .Q(ac97_1_i[63]));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[0] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[26]),
        .Q(\mem_ctrl_0/mc_data_ir [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[10] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[36]),
        .Q(\mem_ctrl_0/mc_data_ir [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[11] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[37]),
        .Q(\mem_ctrl_0/mc_data_ir [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[12] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[38]),
        .Q(\mem_ctrl_0/mc_data_ir [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[13] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[39]),
        .Q(\mem_ctrl_0/mc_data_ir [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[14] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[40]),
        .Q(\mem_ctrl_0/mc_data_ir [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[15] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[41]),
        .Q(\mem_ctrl_0/mc_data_ir [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[16] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[42]),
        .Q(\mem_ctrl_0/mc_data_ir [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[17] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[43]),
        .Q(\mem_ctrl_0/mc_data_ir [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[18] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[44]),
        .Q(\mem_ctrl_0/mc_data_ir [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[19] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[45]),
        .Q(\mem_ctrl_0/mc_data_ir [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[1] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[27]),
        .Q(\mem_ctrl_0/mc_data_ir [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[20] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[46]),
        .Q(\mem_ctrl_0/mc_data_ir [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[21] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[47]),
        .Q(\mem_ctrl_0/mc_data_ir [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[22] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[48]),
        .Q(\mem_ctrl_0/mc_data_ir [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[23] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[49]),
        .Q(\mem_ctrl_0/mc_data_ir [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[24] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[50]),
        .Q(\mem_ctrl_0/mc_data_ir [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[25] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[51]),
        .Q(\mem_ctrl_0/mc_data_ir [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[26] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[52]),
        .Q(\mem_ctrl_0/mc_data_ir [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[27] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[53]),
        .Q(\mem_ctrl_0/mc_data_ir [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[28] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[54]),
        .Q(\mem_ctrl_0/mc_data_ir [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[29] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[55]),
        .Q(\mem_ctrl_0/mc_data_ir [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[2] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[28]),
        .Q(\mem_ctrl_0/mc_data_ir [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[30] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[56]),
        .Q(\mem_ctrl_0/mc_data_ir [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[31] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[57]),
        .Q(\mem_ctrl_0/mc_data_ir [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[32] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[58]),
        .Q(\mem_ctrl_0/mc_data_ir [32]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[33] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[59]),
        .Q(\mem_ctrl_0/mc_data_ir [33]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[34] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[60]),
        .Q(\mem_ctrl_0/mc_data_ir [34]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[35] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[61]),
        .Q(\mem_ctrl_0/mc_data_ir [35]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[3] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[29]),
        .Q(\mem_ctrl_0/mc_data_ir [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[4] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[30]),
        .Q(\mem_ctrl_0/mc_data_ir [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[5] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[31]),
        .Q(\mem_ctrl_0/mc_data_ir [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[6] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[32]),
        .Q(\mem_ctrl_0/mc_data_ir [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[7] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[33]),
        .Q(\mem_ctrl_0/mc_data_ir [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[8] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[34]),
        .Q(\mem_ctrl_0/mc_data_ir [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_ir_reg[9] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[35]),
        .Q(\mem_ctrl_0/mc_data_ir [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[0] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [0]),
        .Q(ac97_1_i[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[10] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [10]),
        .Q(ac97_1_i[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[11] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [11]),
        .Q(ac97_1_i[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[12] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [12]),
        .Q(ac97_1_i[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[13] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [13]),
        .Q(ac97_1_i[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[15] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [15]),
        .Q(ac97_1_i[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[18] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [18]),
        .Q(ac97_1_i[34]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[19] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [19]),
        .Q(ac97_1_i[35]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[1] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [1]),
        .Q(ac97_1_i[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[20] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [20]),
        .Q(ac97_1_i[36]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[21] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [21]),
        .Q(ac97_1_i[37]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[22] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [22]),
        .Q(ac97_1_i[38]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[2] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [2]),
        .Q(ac97_1_i[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[3] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [3]),
        .Q(ac97_1_i[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[4] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [4]),
        .Q(ac97_1_i[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[5] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [5]),
        .Q(ac97_1_i[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[6] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [6]),
        .Q(ac97_1_i[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[7] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [7]),
        .Q(ac97_1_i[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[8] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [8]),
        .Q(ac97_1_i[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_data_o_reg[9] 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/mc_data_od [9]),
        .Q(ac97_1_i[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_rp_reg 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(\mem_ctrl_0/u7/mc_rp0 ),
        .Q(ac97_1_i[70]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ctrl_0/u7/mc_sts_ir_reg 
       (.C(atahost_o[23]),
        .CE(\<const1> ),
        .D(atahost_o[62]),
        .Q(\mem_ctrl_0/mc_sts_ir ),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h4040404040404000)) 
    mem_reg_0_3_0_5_i_1
       (.I0(\ac97_0/u14/u6/en_out_l2_reg_n_0 ),
        .I1(\ac97_0/in_valid_s [0]),
        .I2(\ac97_0/u14/u6/en_out_l_reg_n_0 ),
        .I3(\ac97_0/mode [0]),
        .I4(\ac97_0/mode [1]),
        .I5(\ac97_0/u9/wp_reg_n_0_[0] ),
        .O(\ac97_0/p_0_in ));
  LUT6 #(
    .INIT(64'h4040404040404000)) 
    mem_reg_0_3_0_5_i_1__0
       (.I0(\ac97_0/u14/u7/en_out_l2_reg_n_0 ),
        .I1(\ac97_0/in_valid_s [1]),
        .I2(\ac97_0/u14/u7/en_out_l_reg_n_0 ),
        .I3(\ac97_0/u13/icc_r_reg_n_0_[10] ),
        .I4(\ac97_0/u13/icc_r_reg_n_0_[11] ),
        .I5(\ac97_0/u10/wp_reg_n_0_[0] ),
        .O(\ac97_0/p_0_in__0 ));
  LUT6 #(
    .INIT(64'h4040404040404000)) 
    mem_reg_0_3_0_5_i_1__1
       (.I0(\ac97_0/u14/u8/en_out_l2_reg_n_0 ),
        .I1(\ac97_0/in_valid_s [2]),
        .I2(\ac97_0/u14/u8/en_out_l_reg_n_0 ),
        .I3(\ac97_0/u13/icc_r_reg_n_0_[18] ),
        .I4(\ac97_0/u13/icc_r_reg_n_0_[19] ),
        .I5(\ac97_0/u11/wp_reg_n_0_[0] ),
        .O(\ac97_0/p_0_in__1 ));
  LUT6 #(
    .INIT(64'h4040404040404000)) 
    mem_reg_0_3_0_5_i_1__2
       (.I0(\ac97_1/u14/u7/en_out_l2_reg_n_0 ),
        .I1(\ac97_1/u14/u7/en_out_l_reg_n_0 ),
        .I2(\ac97_1/in_valid_s [1]),
        .I3(\ac97_1/u10/wp_reg_n_0_[0] ),
        .I4(\ac97_1/u13/icc_r_reg_n_0_[10] ),
        .I5(\ac97_1/u13/icc_r_reg_n_0_[11] ),
        .O(\ac97_1/p_0_in__0 ));
  LUT6 #(
    .INIT(64'h4040404040404000)) 
    mem_reg_0_3_0_5_i_1__3
       (.I0(\ac97_1/u14/u8/en_out_l2_reg_n_0 ),
        .I1(\ac97_1/u14/u8/en_out_l_reg_n_0 ),
        .I2(\ac97_1/in_valid_s [2]),
        .I3(\ac97_1/u11/wp_reg_n_0_[0] ),
        .I4(\ac97_1/u13/icc_r_reg_n_0_[18] ),
        .I5(\ac97_1/u13/icc_r_reg_n_0_[19] ),
        .O(\ac97_1/p_0_in__1 ));
  LUT6 #(
    .INIT(64'h4040404040404000)) 
    mem_reg_0_3_0_5_i_1__4
       (.I0(\ac97_1/u14/u6/en_out_l2_reg_n_0 ),
        .I1(\ac97_1/in_valid_s [0]),
        .I2(\ac97_1/u14/u6/en_out_l_reg_n_0 ),
        .I3(\ac97_1/u9/wp_reg_n_0_[0] ),
        .I4(\ac97_1/mode [0]),
        .I5(\ac97_1/mode [1]),
        .O(\ac97_1/p_0_in ));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_0_3_18_23_i_1
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[18] ),
        .O(\ac97_0/u11/din_tmp [19]));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_0_3_18_23_i_1__0
       (.I0(\ac97_0/mode [0]),
        .O(\ac97_0/u9/din_tmp [19]));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_0_3_18_23_i_1__1
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[10] ),
        .O(\ac97_0/u10/din_tmp [19]));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_0_3_18_23_i_2
       (.I0(\ac97_0/mode [1]),
        .I1(\ac97_0/mode [0]),
        .O(\ac97_0/u9/din_tmp [21]));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_0_3_18_23_i_2__0
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[11] ),
        .I1(\ac97_0/u13/icc_r_reg_n_0_[10] ),
        .O(\ac97_0/u10/din_tmp [21]));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_0_3_18_23_i_2__1
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[19] ),
        .I1(\ac97_0/u13/icc_r_reg_n_0_[18] ),
        .O(\ac97_0/u11/din_tmp [21]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    no_wb_cycle_i_1
       (.I0(\mem_ctrl_0/u5/oe_d2 ),
        .I1(\mem_ctrl_0/wb_write_go ),
        .O(\mem_ctrl_0/u5/p_69_in ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    o3_we_i_1
       (.I0(ac97_0_i[35]),
        .I1(ac97_0_i[36]),
        .I2(ac97_0_i[34]),
        .I3(ac97_0_i[37]),
        .I4(ac97_0_i[38]),
        .I5(rf_we_i_2__0_n_0),
        .O(\ac97_0/u12/o3_we0 ));
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    o3_we_i_1__0
       (.I0(ac97_1_i[37]),
        .I1(ac97_1_i[38]),
        .I2(\ac97_1/u12/we2 ),
        .I3(\ac97_1/u12/we1 ),
        .I4(ac97_1_i[70]),
        .O(o3_we_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h01)) 
    o3_we_i_2
       (.I0(ac97_1_i[36]),
        .I1(ac97_1_i[35]),
        .I2(ac97_1_i[34]),
        .O(o3_we_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    o4_we_i_1
       (.I0(ac97_0_i[34]),
        .I1(ac97_0_i[35]),
        .I2(rf_we_i_2__0_n_0),
        .I3(ac97_0_i[38]),
        .I4(ac97_0_i[37]),
        .I5(ac97_0_i[36]),
        .O(\ac97_0/u12/o4_we0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h10)) 
    o4_we_i_1__0
       (.I0(ac97_1_i[36]),
        .I1(ac97_1_i[35]),
        .I2(ac97_1_i[34]),
        .O(o4_we_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    o6_we_i_1
       (.I0(ac97_0_i[34]),
        .I1(ac97_0_i[37]),
        .I2(ac97_0_i[38]),
        .I3(rf_we_i_2__0_n_0),
        .I4(ac97_0_i[35]),
        .I5(ac97_0_i[36]),
        .O(\ac97_0/u12/o6_we0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h04)) 
    o6_we_i_1__0
       (.I0(ac97_1_i[36]),
        .I1(ac97_1_i[35]),
        .I2(ac97_1_i[34]),
        .O(o6_we_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    o7_we_i_1
       (.I0(rf_we_i_2__0_n_0),
        .I1(ac97_0_i[35]),
        .I2(ac97_0_i[34]),
        .I3(ac97_0_i[36]),
        .I4(ac97_0_i[37]),
        .I5(ac97_0_i[38]),
        .O(\ac97_0/u12/o7_we0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h40)) 
    o7_we_i_1__0
       (.I0(ac97_1_i[36]),
        .I1(ac97_1_i[35]),
        .I2(ac97_1_i[34]),
        .O(o7_we_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h04)) 
    o8_we_i_1
       (.I0(ac97_1_i[35]),
        .I1(ac97_1_i[36]),
        .I2(ac97_1_i[34]),
        .O(o8_we_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    o8_we_i_1__0
       (.I0(ac97_0_i[34]),
        .I1(ac97_0_i[37]),
        .I2(ac97_0_i[38]),
        .I3(rf_we_i_2__0_n_0),
        .I4(ac97_0_i[35]),
        .I5(ac97_0_i[36]),
        .O(o8_we_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    o9_we_i_1
       (.I0(ac97_0_i[34]),
        .I1(ac97_0_i[35]),
        .I2(rf_we_i_2__0_n_0),
        .I3(ac97_0_i[36]),
        .I4(ac97_0_i[38]),
        .I5(ac97_0_i[37]),
        .O(\ac97_0/u12/o9_we0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h40)) 
    o9_we_i_1__0
       (.I0(ac97_1_i[35]),
        .I1(ac97_1_i[36]),
        .I2(ac97_1_i[34]),
        .O(o9_we_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    \occ0_r[29]_i_1 
       (.I0(ac97_0_i[35]),
        .I1(ac97_0_i[36]),
        .I2(ac97_0_i[34]),
        .I3(\ac97_0/rf_we ),
        .O(\ac97_0/u13/occ00 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \occ0_r[29]_i_1__0 
       (.I0(ac97_1_i[34]),
        .I1(ac97_1_i[35]),
        .I2(ac97_1_i[36]),
        .I3(\ac97_1/rf_we ),
        .O(\ac97_1/u13/occ00 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \occ1_r[15]_i_1 
       (.I0(ac97_0_i[36]),
        .I1(\ac97_0/rf_we ),
        .I2(ac97_0_i[35]),
        .I3(ac97_0_i[34]),
        .O(\ac97_0/u13/occ1_r0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \occ1_r[15]_i_1__0 
       (.I0(ac97_1_i[34]),
        .I1(ac97_1_i[35]),
        .I2(ac97_1_i[36]),
        .I3(\ac97_1/rf_we ),
        .O(\ac97_1/u13/occ1_r0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_r[0]_i_1 
       (.I0(\mem_ctrl_0/u1/acs_addr_reg_n_0_[0] ),
        .O(\out_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020AA0000)) 
    pack_le0_i_1
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\row_adr[9]_i_4_n_0 ),
        .I2(\col_adr[9]_i_3_n_0 ),
        .I3(\mem_ctrl_0/u5/state [2]),
        .I4(pack_le0_i_2_n_0),
        .I5(pack_le0_i_3_n_0),
        .O(\mem_ctrl_0/u5/pack_le0_d ));
  LUT2 #(
    .INIT(4'h8)) 
    pack_le0_i_2
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [5]),
        .O(pack_le0_i_2_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    pack_le0_i_3
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [6]),
        .I2(\mem_ctrl_0/u5/state [1]),
        .O(pack_le0_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    pack_le1_i_1
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [4]),
        .I3(\mem_ctrl_0/u5/state [6]),
        .I4(\mem_ctrl_0/u5/state [5]),
        .I5(pack_le1_i_2_n_0),
        .O(\mem_ctrl_0/u5/pack_le1_d ));
  LUT2 #(
    .INIT(4'hB)) 
    pack_le1_i_2
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .O(pack_le1_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    pack_le2_i_1
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/u5/bw8 ),
        .I3(\mem_ctrl_0/u5/state [5]),
        .I4(\mem_ctrl_0/u5/state [3]),
        .I5(pack_le0_i_3_n_0),
        .O(\mem_ctrl_0/u5/pack_le2_d ));
  LUT5 #(
    .INIT(32'h00053305)) 
    pack_le2_i_2
       (.I0(\mem_ctrl_0/sp_csc [4]),
        .I1(\mem_ctrl_0/csc [4]),
        .I2(\mem_ctrl_0/sp_csc [5]),
        .I3(\row_adr[10]_i_3_n_0 ),
        .I4(\mem_ctrl_0/csc [5]),
        .O(\mem_ctrl_0/u5/bw8 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ps_cnt[0]_i_1 
       (.I0(\mem_ctrl_0/u4/ps_cnt_reg [0]),
        .I1(\mem_ctrl_0/u4/ps_cnt_clr ),
        .O(\mem_ctrl_0/p_0_in [0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \ps_cnt[1]_i_1 
       (.I0(\mem_ctrl_0/u4/ps_cnt_reg [1]),
        .I1(\mem_ctrl_0/u4/ps_cnt_reg [0]),
        .I2(\mem_ctrl_0/u4/ps_cnt_clr ),
        .O(\mem_ctrl_0/p_0_in [1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \ps_cnt[2]_i_1 
       (.I0(\mem_ctrl_0/u4/ps_cnt_reg [0]),
        .I1(\mem_ctrl_0/u4/ps_cnt_reg [1]),
        .I2(\mem_ctrl_0/u4/ps_cnt_reg [2]),
        .I3(\mem_ctrl_0/u4/ps_cnt_clr ),
        .O(\mem_ctrl_0/p_0_in [2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \ps_cnt[3]_i_1 
       (.I0(\mem_ctrl_0/u4/ps_cnt_reg [2]),
        .I1(\mem_ctrl_0/u4/ps_cnt_reg [1]),
        .I2(\mem_ctrl_0/u4/ps_cnt_reg [0]),
        .I3(\mem_ctrl_0/u4/ps_cnt_reg [3]),
        .I4(\mem_ctrl_0/u4/ps_cnt_clr ),
        .O(\mem_ctrl_0/p_0_in [3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \ps_cnt[4]_i_1 
       (.I0(\mem_ctrl_0/u4/ps_cnt_reg [3]),
        .I1(\mem_ctrl_0/u4/ps_cnt_reg [0]),
        .I2(\mem_ctrl_0/u4/ps_cnt_reg [1]),
        .I3(\mem_ctrl_0/u4/ps_cnt_reg [2]),
        .I4(\mem_ctrl_0/u4/ps_cnt_reg [4]),
        .I5(\mem_ctrl_0/u4/ps_cnt_clr ),
        .O(\mem_ctrl_0/p_0_in [4]));
  LUT3 #(
    .INIT(8'h06)) 
    \ps_cnt[5]_i_1 
       (.I0(\ps_cnt[5]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u4/ps_cnt_reg [5]),
        .I2(\mem_ctrl_0/u4/ps_cnt_clr ),
        .O(\mem_ctrl_0/p_0_in [5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ps_cnt[5]_i_2 
       (.I0(\mem_ctrl_0/u4/ps_cnt_reg [4]),
        .I1(\mem_ctrl_0/u4/ps_cnt_reg [2]),
        .I2(\mem_ctrl_0/u4/ps_cnt_reg [1]),
        .I3(\mem_ctrl_0/u4/ps_cnt_reg [0]),
        .I4(\mem_ctrl_0/u4/ps_cnt_reg [3]),
        .O(\ps_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \ps_cnt[6]_i_1 
       (.I0(\ps_cnt[7]_i_3_n_0 ),
        .I1(\mem_ctrl_0/u4/ps_cnt_reg [6]),
        .I2(\mem_ctrl_0/u4/ps_cnt_clr ),
        .O(\mem_ctrl_0/p_0_in [6]));
  LUT2 #(
    .INIT(4'hE)) 
    \ps_cnt[7]_i_1 
       (.I0(\mem_ctrl_0/u4/rfr_en ),
        .I1(\mem_ctrl_0/u4/ps_cnt_clr ),
        .O(\ps_cnt[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \ps_cnt[7]_i_2 
       (.I0(\mem_ctrl_0/u4/ps_cnt_reg [6]),
        .I1(\ps_cnt[7]_i_3_n_0 ),
        .I2(\mem_ctrl_0/u4/ps_cnt_reg [7]),
        .I3(\mem_ctrl_0/u4/ps_cnt_clr ),
        .O(\mem_ctrl_0/p_0_in [7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ps_cnt[7]_i_3 
       (.I0(\mem_ctrl_0/u4/ps_cnt_reg [5]),
        .I1(\mem_ctrl_0/u4/ps_cnt_reg [3]),
        .I2(\mem_ctrl_0/u4/ps_cnt_reg [0]),
        .I3(\mem_ctrl_0/u4/ps_cnt_reg [1]),
        .I4(\mem_ctrl_0/u4/ps_cnt_reg [2]),
        .I5(\mem_ctrl_0/u4/ps_cnt_reg [4]),
        .O(\ps_cnt[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r0[35]_i_1 
       (.I0(\mem_ctrl_0/dv ),
        .I1(\mem_ctrl_0/u3/u0/wr_adr_reg_n_0_[0] ),
        .O(\mem_ctrl_0/u3/u0/r00 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r1[35]_i_1 
       (.I0(\mem_ctrl_0/dv ),
        .I1(\mem_ctrl_0/u3/u0/p_0_in1_in ),
        .O(\mem_ctrl_0/u3/u0/r10 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r2[35]_i_1 
       (.I0(\mem_ctrl_0/dv ),
        .I1(\mem_ctrl_0/u3/u0/p_0_in0_in ),
        .O(\mem_ctrl_0/u3/u0/r20 ));
  LUT2 #(
    .INIT(4'h8)) 
    \r3[35]_i_1 
       (.I0(\mem_ctrl_0/dv ),
        .I1(\mem_ctrl_0/u3/u0/p_0_in ),
        .O(\mem_ctrl_0/u3/u0/r30 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFBBB)) 
    \rd_adr[0]_i_1 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I1(atahost_o[19]),
        .I2(atahost_o[18]),
        .I3(atahost_o[20]),
        .O(\rd_adr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \rd_adr[1]_i_1 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I1(atahost_o[19]),
        .I2(atahost_o[18]),
        .I3(atahost_o[20]),
        .O(\rd_adr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \rd_adr[2]_i_1 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .I1(atahost_o[19]),
        .I2(atahost_o[18]),
        .I3(atahost_o[20]),
        .O(\rd_adr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \rd_adr[3]_i_1 
       (.I0(atahost_o[19]),
        .I1(atahost_o[18]),
        .I2(atahost_o[20]),
        .I3(\mem_ctrl_0/u5/oe_d2 ),
        .I4(\mem_ctrl_0/mem_ack_r ),
        .O(\rd_adr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \rd_adr[3]_i_2 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(atahost_o[19]),
        .I2(atahost_o[18]),
        .I3(atahost_o[20]),
        .O(\rd_adr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \rd_adr[3]_i_3 
       (.I0(wb_write_go_r_i_2_n_0),
        .I1(\mem_ctrl_0/u6/read_go_r1 ),
        .I2(atahost_o[19]),
        .O(\mem_ctrl_0/u5/oe_d2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    re1_i_1
       (.I0(ac97_0_i[63]),
        .I1(ac97_0_i[61]),
        .I2(ac97_0_i[62]),
        .I3(re1_i_2_n_0),
        .O(\ac97_0/u12/re10 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    re1_i_2
       (.I0(ac97_0_i[69]),
        .I1(ac97_0_i[70]),
        .I2(\ac97_0/re2 ),
        .I3(ac97_0_i[68]),
        .O(re1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    re2_i_1
       (.I0(\ac97_0/u12/re1 ),
        .I1(ac97_0_i[68]),
        .I2(\ac97_0/re2 ),
        .I3(ac97_0_i[70]),
        .I4(ac97_0_i[69]),
        .O(\ac97_0/u12/re20 ));
  LUT6 #(
    .INIT(64'h00000000FF400000)) 
    read_go_r1_i_1
       (.I0(atahost_o[18]),
        .I1(wb_ack_o_i_2_n_0),
        .I2(atahost_o[20]),
        .I3(\mem_ctrl_0/u6/read_go_r ),
        .I4(atahost_o[19]),
        .I5(wb_write_go_r_i_2_n_0),
        .O(\mem_ctrl_0/u6/read_go_r10 ));
  LUT2 #(
    .INIT(4'h8)) 
    read_go_r_i_1
       (.I0(\mem_ctrl_0/u6/read_go_r1 ),
        .I1(atahost_o[19]),
        .O(\mem_ctrl_0/u6/read_go_r0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    rf_we_i_1
       (.I0(atahost_o[13]),
        .I1(atahost_o[11]),
        .I2(atahost_o[12]),
        .I3(atahost_o[18]),
        .I4(rf_we_i_2_n_0),
        .I5(\mem_ctrl_0/u0/rf_we ),
        .O(\mem_ctrl_0/u0/rf_we0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h10)) 
    rf_we_i_1__0
       (.I0(ac97_0_i[38]),
        .I1(ac97_0_i[37]),
        .I2(rf_we_i_2__0_n_0),
        .O(\ac97_0/u12/rf_we0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    rf_we_i_1__1
       (.I0(ac97_1_i[38]),
        .I1(ac97_1_i[37]),
        .I2(\ac97_1/u12/we2 ),
        .I3(\ac97_1/u12/we1 ),
        .I4(ac97_1_i[70]),
        .O(\ac97_1/u12/rf_we0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h7)) 
    rf_we_i_2
       (.I0(atahost_o[20]),
        .I1(atahost_o[19]),
        .O(rf_we_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    rf_we_i_2__0
       (.I0(\ac97_0/u12/we2 ),
        .I1(\ac97_0/u12/we1 ),
        .I2(ac97_0_i[69]),
        .I3(ac97_0_i[70]),
        .I4(ac97_0_i[68]),
        .O(rf_we_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000000089010000)) 
    rfr_ack_r_i_1
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(rfr_ack_r_i_2_n_0),
        .I3(rfr_ack_r_i_3_n_0),
        .I4(init_ack_r_i_2_n_0),
        .I5(rfr_ack_r_i_4_n_0),
        .O(\mem_ctrl_0/u5/rfr_ack_d ));
  LUT5 #(
    .INIT(32'h000F0707)) 
    rfr_ack_r_i_2
       (.I0(\mem_ctrl_0/rfr_req ),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [4]),
        .I3(\mem_ctrl_0/rfr_ack ),
        .I4(\mem_ctrl_0/u5/state [1]),
        .O(rfr_ack_r_i_2_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    rfr_ack_r_i_3
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [1]),
        .O(rfr_ack_r_i_3_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    rfr_ack_r_i_4
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [4]),
        .O(rfr_ack_r_i_4_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    rfr_ce_i_1
       (.I0(\mem_ctrl_0/u4/ps_cnt_clr014_in ),
        .I1(rfr_ce_i_2_n_0),
        .I2(\mem_ctrl_0/rfr_ps_val [7]),
        .I3(\mem_ctrl_0/rfr_ps_val [2]),
        .I4(\mem_ctrl_0/rfr_ps_val [5]),
        .I5(\mem_ctrl_0/rfr_ps_val [1]),
        .O(\mem_ctrl_0/u4/ps_cnt_clr ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rfr_ce_i_2
       (.I0(\mem_ctrl_0/rfr_ps_val [6]),
        .I1(\mem_ctrl_0/rfr_ps_val [0]),
        .I2(\mem_ctrl_0/rfr_ps_val [4]),
        .I3(\mem_ctrl_0/rfr_ps_val [3]),
        .O(rfr_ce_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000EAEEAAAA)) 
    rfr_clr_i_1
       (.I0(rfr_clr_i_2_n_0),
        .I1(rfr_clr_i_3_n_0),
        .I2(\mem_ctrl_0/u4/rfr_cnt_reg__0 [7]),
        .I3(\mem_ctrl_0/ref_int [0]),
        .I4(\mem_ctrl_0/ref_int [1]),
        .I5(rfr_clr_i_4_n_0),
        .O(\mem_ctrl_0/u4/rfr_clr ));
  LUT5 #(
    .INIT(32'h5D555D5D)) 
    rfr_clr_i_2
       (.I0(\mem_ctrl_0/ref_int [2]),
        .I1(\rfr_cnt[7]_i_3_n_0 ),
        .I2(\mem_ctrl_0/ref_int [1]),
        .I3(\mem_ctrl_0/u4/rfr_cnt_reg__0 [5]),
        .I4(\mem_ctrl_0/ref_int [0]),
        .O(rfr_clr_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h80)) 
    rfr_clr_i_3
       (.I0(\mem_ctrl_0/u4/rfr_cnt_reg__0 [5]),
        .I1(\rfr_cnt[7]_i_3_n_0 ),
        .I2(\mem_ctrl_0/u4/rfr_cnt_reg__0 [6]),
        .O(rfr_clr_i_3_n_0));
  LUT6 #(
    .INIT(64'h5555555577F7FFFF)) 
    rfr_clr_i_4
       (.I0(\mem_ctrl_0/u4/rfr_early ),
        .I1(rfr_clr_i_5_n_0),
        .I2(\mem_ctrl_0/ref_int [0]),
        .I3(\mem_ctrl_0/u4/rfr_cnt_reg__0 [3]),
        .I4(\mem_ctrl_0/ref_int [1]),
        .I5(rfr_clr_i_6_n_0),
        .O(rfr_clr_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h80)) 
    rfr_clr_i_5
       (.I0(\mem_ctrl_0/u4/rfr_cnt_reg__0 [1]),
        .I1(\mem_ctrl_0/u4/rfr_cnt_reg ),
        .I2(\mem_ctrl_0/u4/rfr_cnt_reg__0 [2]),
        .O(rfr_clr_i_5_n_0));
  LUT5 #(
    .INIT(32'hBAAABABA)) 
    rfr_clr_i_6
       (.I0(\mem_ctrl_0/ref_int [2]),
        .I1(\mem_ctrl_0/ref_int [1]),
        .I2(\mem_ctrl_0/u4/rfr_cnt_reg ),
        .I3(\mem_ctrl_0/u4/rfr_cnt_reg__0 [1]),
        .I4(\mem_ctrl_0/ref_int [0]),
        .O(rfr_clr_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rfr_cnt[0]_i_1 
       (.I0(\mem_ctrl_0/rfr_ack ),
        .I1(\mem_ctrl_0/u4/rfr_cnt_reg ),
        .O(\mem_ctrl_0/p_0_in__0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rfr_cnt[1]_i_1 
       (.I0(\mem_ctrl_0/u4/rfr_cnt_reg__0 [1]),
        .I1(\mem_ctrl_0/u4/rfr_cnt_reg ),
        .I2(\mem_ctrl_0/rfr_ack ),
        .O(\mem_ctrl_0/p_0_in__0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \rfr_cnt[2]_i_1 
       (.I0(\mem_ctrl_0/rfr_ack ),
        .I1(\mem_ctrl_0/u4/rfr_cnt_reg ),
        .I2(\mem_ctrl_0/u4/rfr_cnt_reg__0 [1]),
        .I3(\mem_ctrl_0/u4/rfr_cnt_reg__0 [2]),
        .O(\rfr_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \rfr_cnt[3]_i_1 
       (.I0(\mem_ctrl_0/rfr_ack ),
        .I1(\mem_ctrl_0/u4/rfr_cnt_reg__0 [1]),
        .I2(\mem_ctrl_0/u4/rfr_cnt_reg ),
        .I3(\mem_ctrl_0/u4/rfr_cnt_reg__0 [2]),
        .I4(\mem_ctrl_0/u4/rfr_cnt_reg__0 [3]),
        .O(\rfr_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \rfr_cnt[4]_i_1 
       (.I0(\mem_ctrl_0/rfr_ack ),
        .I1(\mem_ctrl_0/u4/rfr_cnt_reg__0 [2]),
        .I2(\mem_ctrl_0/u4/rfr_cnt_reg ),
        .I3(\mem_ctrl_0/u4/rfr_cnt_reg__0 [1]),
        .I4(\mem_ctrl_0/u4/rfr_cnt_reg__0 [3]),
        .I5(\mem_ctrl_0/u4/rfr_cnt_reg__0 [4]),
        .O(\rfr_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \rfr_cnt[5]_i_1 
       (.I0(\mem_ctrl_0/rfr_ack ),
        .I1(\rfr_cnt[7]_i_3_n_0 ),
        .I2(\mem_ctrl_0/u4/rfr_cnt_reg__0 [5]),
        .O(\rfr_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \rfr_cnt[6]_i_1 
       (.I0(\mem_ctrl_0/rfr_ack ),
        .I1(\rfr_cnt[7]_i_3_n_0 ),
        .I2(\mem_ctrl_0/u4/rfr_cnt_reg__0 [5]),
        .I3(\mem_ctrl_0/u4/rfr_cnt_reg__0 [6]),
        .O(\rfr_cnt[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rfr_cnt[7]_i_1 
       (.I0(\mem_ctrl_0/u4/rfr_ce ),
        .I1(\mem_ctrl_0/rfr_ack ),
        .O(\rfr_cnt[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \rfr_cnt[7]_i_2 
       (.I0(\mem_ctrl_0/u4/rfr_cnt_reg__0 [5]),
        .I1(\rfr_cnt[7]_i_3_n_0 ),
        .I2(\mem_ctrl_0/u4/rfr_cnt_reg__0 [6]),
        .I3(\mem_ctrl_0/u4/rfr_cnt_reg__0 [7]),
        .I4(\mem_ctrl_0/rfr_ack ),
        .O(\mem_ctrl_0/p_0_in__0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \rfr_cnt[7]_i_3 
       (.I0(\mem_ctrl_0/u4/rfr_cnt_reg__0 [3]),
        .I1(\mem_ctrl_0/u4/rfr_cnt_reg__0 [1]),
        .I2(\mem_ctrl_0/u4/rfr_cnt_reg ),
        .I3(\mem_ctrl_0/u4/rfr_cnt_reg__0 [2]),
        .I4(\mem_ctrl_0/u4/rfr_cnt_reg__0 [4]),
        .O(\rfr_cnt[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    rfr_early_i_1
       (.I0(\mem_ctrl_0/u4/ps_cnt_reg [7]),
        .I1(\mem_ctrl_0/rfr_ps_val [7]),
        .I2(\mem_ctrl_0/u4/ps_cnt_reg [6]),
        .I3(\mem_ctrl_0/rfr_ps_val [6]),
        .I4(rfr_early_i_2_n_0),
        .I5(rfr_early_i_3_n_0),
        .O(\mem_ctrl_0/u4/ps_cnt_clr014_in ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    rfr_early_i_2
       (.I0(\mem_ctrl_0/rfr_ps_val [0]),
        .I1(\mem_ctrl_0/u4/ps_cnt_reg [0]),
        .I2(\mem_ctrl_0/u4/ps_cnt_reg [2]),
        .I3(\mem_ctrl_0/rfr_ps_val [2]),
        .I4(\mem_ctrl_0/u4/ps_cnt_reg [1]),
        .I5(\mem_ctrl_0/rfr_ps_val [1]),
        .O(rfr_early_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    rfr_early_i_3
       (.I0(\mem_ctrl_0/rfr_ps_val [3]),
        .I1(\mem_ctrl_0/u4/ps_cnt_reg [3]),
        .I2(\mem_ctrl_0/u4/ps_cnt_reg [4]),
        .I3(\mem_ctrl_0/rfr_ps_val [4]),
        .I4(\mem_ctrl_0/u4/ps_cnt_reg [5]),
        .I5(\mem_ctrl_0/rfr_ps_val [5]),
        .O(rfr_early_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    rfr_en_i_1
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[2] ),
        .I1(\mem_ctrl_0/u0/u0/csc_reg_n_0_[3] ),
        .I2(\mem_ctrl_0/u0/u0/csc_reg_n_0_[1] ),
        .I3(\mem_ctrl_0/u0/u0/csc_reg_n_0_[0] ),
        .I4(rfr_en_i_2_n_0),
        .O(\mem_ctrl_0/u4/p_0_in ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    rfr_en_i_2
       (.I0(\mem_ctrl_0/u0/u1/csc_reg_n_0_[0] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[1] ),
        .I2(\mem_ctrl_0/u0/u1/csc_reg_n_0_[3] ),
        .I3(\mem_ctrl_0/u0/u1/csc_reg_n_0_[2] ),
        .O(rfr_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h54)) 
    rfr_req_i_1
       (.I0(\mem_ctrl_0/rfr_ack ),
        .I1(\mem_ctrl_0/u4/rfr_clr_reg_n_0 ),
        .I2(\mem_ctrl_0/rfr_req ),
        .O(rfr_req_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    rmw_en_i_1
       (.I0(\mem_ctrl_0/u6/wb_ack_o_reg_n_0 ),
        .I1(atahost_o[19]),
        .I2(\mem_ctrl_0/u6/rmw_en ),
        .O(rmw_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    rmw_r_i_1
       (.I0(atahost_o[20]),
        .I1(atahost_o[19]),
        .I2(atahost_o[18]),
        .I3(\mem_ctrl_0/u6/rmw_en ),
        .I4(\mem_ctrl_0/wr_hold ),
        .O(\mem_ctrl_0/u6/rmw_r0 ));
  LUT2 #(
    .INIT(4'h9)) 
    row0_same_carry__0_i_1
       (.I0(\mem_ctrl_0/row_adr [12]),
        .I1(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[12] ),
        .O(row0_same_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    row0_same_carry__0_i_1__0
       (.I0(\mem_ctrl_0/row_adr [12]),
        .I1(\mem_ctrl_0/u2/b0_last_row [12]),
        .O(row0_same_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row0_same_carry_i_1
       (.I0(\mem_ctrl_0/u2/b0_last_row [11]),
        .I1(\mem_ctrl_0/row_adr [11]),
        .I2(\mem_ctrl_0/u2/b0_last_row [10]),
        .I3(\mem_ctrl_0/row_adr [10]),
        .I4(\mem_ctrl_0/row_adr [9]),
        .I5(\mem_ctrl_0/u2/b0_last_row [9]),
        .O(row0_same_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row0_same_carry_i_1__0
       (.I0(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[11] ),
        .I1(\mem_ctrl_0/row_adr [11]),
        .I2(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[10] ),
        .I3(\mem_ctrl_0/row_adr [10]),
        .I4(\mem_ctrl_0/row_adr [9]),
        .I5(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[9] ),
        .O(row0_same_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row0_same_carry_i_2
       (.I0(\mem_ctrl_0/u2/b0_last_row [8]),
        .I1(\mem_ctrl_0/row_adr [8]),
        .I2(\mem_ctrl_0/u2/b0_last_row [7]),
        .I3(\mem_ctrl_0/row_adr [7]),
        .I4(\mem_ctrl_0/row_adr [6]),
        .I5(\mem_ctrl_0/u2/b0_last_row [6]),
        .O(row0_same_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row0_same_carry_i_2__0
       (.I0(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[8] ),
        .I1(\mem_ctrl_0/row_adr [8]),
        .I2(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[7] ),
        .I3(\mem_ctrl_0/row_adr [7]),
        .I4(\mem_ctrl_0/row_adr [6]),
        .I5(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[6] ),
        .O(row0_same_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row0_same_carry_i_3
       (.I0(\mem_ctrl_0/u2/b0_last_row [5]),
        .I1(\mem_ctrl_0/row_adr [5]),
        .I2(\mem_ctrl_0/u2/b0_last_row [4]),
        .I3(\mem_ctrl_0/row_adr [4]),
        .I4(\mem_ctrl_0/row_adr [3]),
        .I5(\mem_ctrl_0/u2/b0_last_row [3]),
        .O(row0_same_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row0_same_carry_i_3__0
       (.I0(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[5] ),
        .I1(\mem_ctrl_0/row_adr [5]),
        .I2(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[4] ),
        .I3(\mem_ctrl_0/row_adr [4]),
        .I4(\mem_ctrl_0/row_adr [3]),
        .I5(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[3] ),
        .O(row0_same_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row0_same_carry_i_4
       (.I0(\mem_ctrl_0/u2/b0_last_row [2]),
        .I1(\mem_ctrl_0/row_adr [2]),
        .I2(\mem_ctrl_0/u2/b0_last_row [0]),
        .I3(\mem_ctrl_0/row_adr [0]),
        .I4(\mem_ctrl_0/row_adr [1]),
        .I5(\mem_ctrl_0/u2/b0_last_row [1]),
        .O(row0_same_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row0_same_carry_i_4__0
       (.I0(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[2] ),
        .I1(\mem_ctrl_0/row_adr [2]),
        .I2(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[0] ),
        .I3(\mem_ctrl_0/row_adr [0]),
        .I4(\mem_ctrl_0/row_adr [1]),
        .I5(\mem_ctrl_0/u2/u0/b0_last_row_reg_n_0_[1] ),
        .O(row0_same_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    row1_same_carry__0_i_1
       (.I0(\mem_ctrl_0/row_adr [12]),
        .I1(\mem_ctrl_0/u2/b1_last_row [12]),
        .O(row1_same_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    row1_same_carry__0_i_1__0
       (.I0(\mem_ctrl_0/row_adr [12]),
        .I1(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[12] ),
        .O(row1_same_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row1_same_carry_i_1
       (.I0(\mem_ctrl_0/u2/b1_last_row [11]),
        .I1(\mem_ctrl_0/row_adr [11]),
        .I2(\mem_ctrl_0/u2/b1_last_row [9]),
        .I3(\mem_ctrl_0/row_adr [9]),
        .I4(\mem_ctrl_0/row_adr [10]),
        .I5(\mem_ctrl_0/u2/b1_last_row [10]),
        .O(row1_same_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row1_same_carry_i_1__0
       (.I0(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[11] ),
        .I1(\mem_ctrl_0/row_adr [11]),
        .I2(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[10] ),
        .I3(\mem_ctrl_0/row_adr [10]),
        .I4(\mem_ctrl_0/row_adr [9]),
        .I5(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[9] ),
        .O(row1_same_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row1_same_carry_i_2
       (.I0(\mem_ctrl_0/u2/b1_last_row [8]),
        .I1(\mem_ctrl_0/row_adr [8]),
        .I2(\mem_ctrl_0/u2/b1_last_row [7]),
        .I3(\mem_ctrl_0/row_adr [7]),
        .I4(\mem_ctrl_0/row_adr [6]),
        .I5(\mem_ctrl_0/u2/b1_last_row [6]),
        .O(row1_same_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row1_same_carry_i_2__0
       (.I0(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[8] ),
        .I1(\mem_ctrl_0/row_adr [8]),
        .I2(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[7] ),
        .I3(\mem_ctrl_0/row_adr [7]),
        .I4(\mem_ctrl_0/row_adr [6]),
        .I5(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[6] ),
        .O(row1_same_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row1_same_carry_i_3
       (.I0(\mem_ctrl_0/u2/b1_last_row [5]),
        .I1(\mem_ctrl_0/row_adr [5]),
        .I2(\mem_ctrl_0/u2/b1_last_row [4]),
        .I3(\mem_ctrl_0/row_adr [4]),
        .I4(\mem_ctrl_0/row_adr [3]),
        .I5(\mem_ctrl_0/u2/b1_last_row [3]),
        .O(row1_same_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row1_same_carry_i_3__0
       (.I0(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[5] ),
        .I1(\mem_ctrl_0/row_adr [5]),
        .I2(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[4] ),
        .I3(\mem_ctrl_0/row_adr [4]),
        .I4(\mem_ctrl_0/row_adr [3]),
        .I5(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[3] ),
        .O(row1_same_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row1_same_carry_i_4
       (.I0(\mem_ctrl_0/u2/b1_last_row [2]),
        .I1(\mem_ctrl_0/row_adr [2]),
        .I2(\mem_ctrl_0/u2/b1_last_row [1]),
        .I3(\mem_ctrl_0/row_adr [1]),
        .I4(\mem_ctrl_0/row_adr [0]),
        .I5(\mem_ctrl_0/u2/b1_last_row [0]),
        .O(row1_same_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row1_same_carry_i_4__0
       (.I0(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[2] ),
        .I1(\mem_ctrl_0/row_adr [2]),
        .I2(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[0] ),
        .I3(\mem_ctrl_0/row_adr [0]),
        .I4(\mem_ctrl_0/row_adr [1]),
        .I5(\mem_ctrl_0/u2/u0/b1_last_row_reg_n_0_[1] ),
        .O(row1_same_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    row2_same_carry__0_i_1
       (.I0(\mem_ctrl_0/row_adr [12]),
        .I1(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[12] ),
        .O(row2_same_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    row2_same_carry__0_i_1__0
       (.I0(\mem_ctrl_0/row_adr [12]),
        .I1(\mem_ctrl_0/u2/b2_last_row [12]),
        .O(row2_same_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row2_same_carry_i_1
       (.I0(\mem_ctrl_0/u2/b2_last_row [11]),
        .I1(\mem_ctrl_0/row_adr [11]),
        .I2(\mem_ctrl_0/u2/b2_last_row [9]),
        .I3(\mem_ctrl_0/row_adr [9]),
        .I4(\mem_ctrl_0/row_adr [10]),
        .I5(\mem_ctrl_0/u2/b2_last_row [10]),
        .O(row2_same_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row2_same_carry_i_1__0
       (.I0(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[11] ),
        .I1(\mem_ctrl_0/row_adr [11]),
        .I2(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[9] ),
        .I3(\mem_ctrl_0/row_adr [9]),
        .I4(\mem_ctrl_0/row_adr [10]),
        .I5(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[10] ),
        .O(row2_same_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row2_same_carry_i_2
       (.I0(\mem_ctrl_0/u2/b2_last_row [8]),
        .I1(\mem_ctrl_0/row_adr [8]),
        .I2(\mem_ctrl_0/u2/b2_last_row [7]),
        .I3(\mem_ctrl_0/row_adr [7]),
        .I4(\mem_ctrl_0/row_adr [6]),
        .I5(\mem_ctrl_0/u2/b2_last_row [6]),
        .O(row2_same_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row2_same_carry_i_2__0
       (.I0(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[8] ),
        .I1(\mem_ctrl_0/row_adr [8]),
        .I2(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[6] ),
        .I3(\mem_ctrl_0/row_adr [6]),
        .I4(\mem_ctrl_0/row_adr [7]),
        .I5(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[7] ),
        .O(row2_same_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row2_same_carry_i_3
       (.I0(\mem_ctrl_0/u2/b2_last_row [5]),
        .I1(\mem_ctrl_0/row_adr [5]),
        .I2(\mem_ctrl_0/u2/b2_last_row [4]),
        .I3(\mem_ctrl_0/row_adr [4]),
        .I4(\mem_ctrl_0/row_adr [3]),
        .I5(\mem_ctrl_0/u2/b2_last_row [3]),
        .O(row2_same_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row2_same_carry_i_3__0
       (.I0(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[5] ),
        .I1(\mem_ctrl_0/row_adr [5]),
        .I2(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[3] ),
        .I3(\mem_ctrl_0/row_adr [3]),
        .I4(\mem_ctrl_0/row_adr [4]),
        .I5(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[4] ),
        .O(row2_same_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row2_same_carry_i_4
       (.I0(\mem_ctrl_0/u2/b2_last_row [2]),
        .I1(\mem_ctrl_0/row_adr [2]),
        .I2(\mem_ctrl_0/u2/b2_last_row [0]),
        .I3(\mem_ctrl_0/row_adr [0]),
        .I4(\mem_ctrl_0/row_adr [1]),
        .I5(\mem_ctrl_0/u2/b2_last_row [1]),
        .O(row2_same_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row2_same_carry_i_4__0
       (.I0(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[2] ),
        .I1(\mem_ctrl_0/row_adr [2]),
        .I2(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[1] ),
        .I3(\mem_ctrl_0/row_adr [1]),
        .I4(\mem_ctrl_0/row_adr [0]),
        .I5(\mem_ctrl_0/u2/u0/b2_last_row_reg_n_0_[0] ),
        .O(row2_same_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    row3_same_carry__0_i_1
       (.I0(\mem_ctrl_0/row_adr [12]),
        .I1(\mem_ctrl_0/u2/b3_last_row [12]),
        .O(row3_same_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    row3_same_carry__0_i_1__0
       (.I0(\mem_ctrl_0/row_adr [12]),
        .I1(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[12] ),
        .O(row3_same_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row3_same_carry_i_1
       (.I0(\mem_ctrl_0/u2/b3_last_row [11]),
        .I1(\mem_ctrl_0/row_adr [11]),
        .I2(\mem_ctrl_0/u2/b3_last_row [9]),
        .I3(\mem_ctrl_0/row_adr [9]),
        .I4(\mem_ctrl_0/row_adr [10]),
        .I5(\mem_ctrl_0/u2/b3_last_row [10]),
        .O(row3_same_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row3_same_carry_i_1__0
       (.I0(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[11] ),
        .I1(\mem_ctrl_0/row_adr [11]),
        .I2(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[10] ),
        .I3(\mem_ctrl_0/row_adr [10]),
        .I4(\mem_ctrl_0/row_adr [9]),
        .I5(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[9] ),
        .O(row3_same_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row3_same_carry_i_2
       (.I0(\mem_ctrl_0/u2/b3_last_row [8]),
        .I1(\mem_ctrl_0/row_adr [8]),
        .I2(\mem_ctrl_0/u2/b3_last_row [6]),
        .I3(\mem_ctrl_0/row_adr [6]),
        .I4(\mem_ctrl_0/row_adr [7]),
        .I5(\mem_ctrl_0/u2/b3_last_row [7]),
        .O(row3_same_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row3_same_carry_i_2__0
       (.I0(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[8] ),
        .I1(\mem_ctrl_0/row_adr [8]),
        .I2(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[7] ),
        .I3(\mem_ctrl_0/row_adr [7]),
        .I4(\mem_ctrl_0/row_adr [6]),
        .I5(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[6] ),
        .O(row3_same_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row3_same_carry_i_3
       (.I0(\mem_ctrl_0/u2/b3_last_row [5]),
        .I1(\mem_ctrl_0/row_adr [5]),
        .I2(\mem_ctrl_0/u2/b3_last_row [4]),
        .I3(\mem_ctrl_0/row_adr [4]),
        .I4(\mem_ctrl_0/row_adr [3]),
        .I5(\mem_ctrl_0/u2/b3_last_row [3]),
        .O(row3_same_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row3_same_carry_i_3__0
       (.I0(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[5] ),
        .I1(\mem_ctrl_0/row_adr [5]),
        .I2(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[3] ),
        .I3(\mem_ctrl_0/row_adr [3]),
        .I4(\mem_ctrl_0/row_adr [4]),
        .I5(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[4] ),
        .O(row3_same_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row3_same_carry_i_4
       (.I0(\mem_ctrl_0/u2/b3_last_row [2]),
        .I1(\mem_ctrl_0/row_adr [2]),
        .I2(\mem_ctrl_0/u2/b3_last_row [0]),
        .I3(\mem_ctrl_0/row_adr [0]),
        .I4(\mem_ctrl_0/row_adr [1]),
        .I5(\mem_ctrl_0/u2/b3_last_row [1]),
        .O(row3_same_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row3_same_carry_i_4__0
       (.I0(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[2] ),
        .I1(\mem_ctrl_0/row_adr [2]),
        .I2(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[1] ),
        .I3(\mem_ctrl_0/row_adr [1]),
        .I4(\mem_ctrl_0/row_adr [0]),
        .I5(\mem_ctrl_0/u2/u0/b3_last_row_reg_n_0_[0] ),
        .O(row3_same_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \row_adr[0]_i_1 
       (.I0(\row_adr[0]_i_2_n_0 ),
        .I1(\mem_ctrl_0/csc [9]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_csc [9]),
        .I4(\row_adr[2]_i_2_n_0 ),
        .O(\row_adr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8DD8DCDC8D888)) 
    \row_adr[0]_i_2 
       (.I0(\row_adr[9]_i_4_n_0 ),
        .I1(atahost_o[42]),
        .I2(\col_adr[9]_i_3_n_0 ),
        .I3(atahost_o[43]),
        .I4(\col_adr[9]_i_4_n_0 ),
        .I5(atahost_o[44]),
        .O(\row_adr[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \row_adr[10]_i_1 
       (.I0(\row_adr[10]_i_2_n_0 ),
        .I1(\mem_ctrl_0/csc [9]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_csc [9]),
        .I4(\row_adr[10]_i_4_n_0 ),
        .O(\row_adr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCD8CCD8D8DDD888)) 
    \row_adr[10]_i_2 
       (.I0(\row_adr[9]_i_4_n_0 ),
        .I1(atahost_o[2]),
        .I2(atahost_o[3]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[4]),
        .I5(\col_adr[9]_i_4_n_0 ),
        .O(\row_adr[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F3C7FFFF)) 
    \row_adr[10]_i_3 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(\mem_ctrl_0/u5/state [1]),
        .I4(lmr_ack_i_2_n_0),
        .I5(\mem_ctrl_0/lmr_ack ),
        .O(\row_adr[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAB8F3B8C0)) 
    \row_adr[10]_i_4 
       (.I0(atahost_o[4]),
        .I1(\col_adr[9]_i_4_n_0 ),
        .I2(atahost_o[5]),
        .I3(\col_adr[9]_i_3_n_0 ),
        .I4(atahost_o[6]),
        .I5(\row_adr[9]_i_4_n_0 ),
        .O(\row_adr[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00FFEEB8000022B8)) 
    \row_adr[11]_i_2 
       (.I0(atahost_o[6]),
        .I1(\col_adr[9]_i_3_n_0 ),
        .I2(atahost_o[7]),
        .I3(\col_adr[9]_i_4_n_0 ),
        .I4(\row_adr[9]_i_4_n_0 ),
        .I5(atahost_o[5]),
        .O(\row_adr[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FFEEB8000022B8)) 
    \row_adr[11]_i_3 
       (.I0(atahost_o[4]),
        .I1(\col_adr[9]_i_3_n_0 ),
        .I2(atahost_o[5]),
        .I3(\col_adr[9]_i_4_n_0 ),
        .I4(\row_adr[9]_i_4_n_0 ),
        .I5(atahost_o[3]),
        .O(\row_adr[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \row_adr[12]_i_2 
       (.I0(\mem_ctrl_0/csc [9]),
        .I1(\row_adr[10]_i_3_n_0 ),
        .I2(\mem_ctrl_0/sp_csc [9]),
        .O(\row_adr[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \row_adr[12]_i_3 
       (.I0(\row_adr[12]_i_5_n_0 ),
        .I1(atahost_o[8]),
        .I2(\col_adr[9]_i_3_n_0 ),
        .I3(atahost_o[7]),
        .I4(\row_adr[9]_i_4_n_0 ),
        .I5(atahost_o[6]),
        .O(\row_adr[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \row_adr[12]_i_4 
       (.I0(\row_adr[12]_i_5_n_0 ),
        .I1(atahost_o[6]),
        .I2(\col_adr[9]_i_3_n_0 ),
        .I3(atahost_o[5]),
        .I4(\row_adr[9]_i_4_n_0 ),
        .I5(atahost_o[4]),
        .O(\row_adr[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_adr[12]_i_5 
       (.I0(\mem_ctrl_0/csc [7]),
        .I1(\row_adr[10]_i_3_n_0 ),
        .I2(\mem_ctrl_0/sp_csc [7]),
        .O(\row_adr[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \row_adr[1]_i_1 
       (.I0(\row_adr[1]_i_2_n_0 ),
        .I1(\mem_ctrl_0/csc [9]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_csc [9]),
        .I4(\row_adr[3]_i_2_n_0 ),
        .O(\row_adr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8DD8DCDC8D888)) 
    \row_adr[1]_i_2 
       (.I0(\row_adr[9]_i_4_n_0 ),
        .I1(atahost_o[43]),
        .I2(\col_adr[9]_i_3_n_0 ),
        .I3(atahost_o[44]),
        .I4(\col_adr[9]_i_4_n_0 ),
        .I5(atahost_o[45]),
        .O(\row_adr[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \row_adr[2]_i_1 
       (.I0(\row_adr[2]_i_2_n_0 ),
        .I1(\mem_ctrl_0/csc [9]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_csc [9]),
        .I4(\row_adr[4]_i_2_n_0 ),
        .O(\row_adr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8DD8DCDC8D888)) 
    \row_adr[2]_i_2 
       (.I0(\row_adr[9]_i_4_n_0 ),
        .I1(atahost_o[44]),
        .I2(\col_adr[9]_i_4_n_0 ),
        .I3(atahost_o[45]),
        .I4(\col_adr[9]_i_3_n_0 ),
        .I5(atahost_o[46]),
        .O(\row_adr[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \row_adr[3]_i_1 
       (.I0(\row_adr[3]_i_2_n_0 ),
        .I1(\mem_ctrl_0/csc [9]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_csc [9]),
        .I4(\row_adr[5]_i_2_n_0 ),
        .O(\row_adr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8DD8DCDC8D888)) 
    \row_adr[3]_i_2 
       (.I0(\row_adr[9]_i_4_n_0 ),
        .I1(atahost_o[45]),
        .I2(\col_adr[9]_i_4_n_0 ),
        .I3(atahost_o[46]),
        .I4(\col_adr[9]_i_3_n_0 ),
        .I5(atahost_o[47]),
        .O(\row_adr[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \row_adr[4]_i_1 
       (.I0(\row_adr[4]_i_2_n_0 ),
        .I1(\mem_ctrl_0/csc [9]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_csc [9]),
        .I4(\row_adr[6]_i_2_n_0 ),
        .O(\row_adr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8DD8DCDC8D888)) 
    \row_adr[4]_i_2 
       (.I0(\row_adr[9]_i_4_n_0 ),
        .I1(atahost_o[46]),
        .I2(\col_adr[9]_i_4_n_0 ),
        .I3(atahost_o[47]),
        .I4(\col_adr[9]_i_3_n_0 ),
        .I5(atahost_o[48]),
        .O(\row_adr[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \row_adr[5]_i_1 
       (.I0(\row_adr[5]_i_2_n_0 ),
        .I1(\mem_ctrl_0/csc [9]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_csc [9]),
        .I4(\row_adr[7]_i_2_n_0 ),
        .O(\row_adr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8DD8DCDC8D888)) 
    \row_adr[5]_i_2 
       (.I0(\row_adr[9]_i_4_n_0 ),
        .I1(atahost_o[47]),
        .I2(\col_adr[9]_i_4_n_0 ),
        .I3(atahost_o[48]),
        .I4(\col_adr[9]_i_3_n_0 ),
        .I5(atahost_o[49]),
        .O(\row_adr[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \row_adr[6]_i_1 
       (.I0(\row_adr[6]_i_2_n_0 ),
        .I1(\mem_ctrl_0/csc [9]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_csc [9]),
        .I4(\row_adr[8]_i_2_n_0 ),
        .O(\row_adr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8DD8DCDC8D888)) 
    \row_adr[6]_i_2 
       (.I0(\row_adr[9]_i_4_n_0 ),
        .I1(atahost_o[48]),
        .I2(\col_adr[9]_i_4_n_0 ),
        .I3(atahost_o[49]),
        .I4(\col_adr[9]_i_3_n_0 ),
        .I5(atahost_o[0]),
        .O(\row_adr[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \row_adr[7]_i_1 
       (.I0(\row_adr[7]_i_2_n_0 ),
        .I1(\mem_ctrl_0/csc [9]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_csc [9]),
        .I4(\row_adr[9]_i_2_n_0 ),
        .O(\row_adr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8DD8DCDC8D888)) 
    \row_adr[7]_i_2 
       (.I0(\row_adr[9]_i_4_n_0 ),
        .I1(atahost_o[49]),
        .I2(\col_adr[9]_i_4_n_0 ),
        .I3(atahost_o[0]),
        .I4(\col_adr[9]_i_3_n_0 ),
        .I5(atahost_o[1]),
        .O(\row_adr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \row_adr[8]_i_1 
       (.I0(\row_adr[8]_i_2_n_0 ),
        .I1(\mem_ctrl_0/csc [9]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_csc [9]),
        .I4(\row_adr[10]_i_2_n_0 ),
        .O(\row_adr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8DD8DCDC8D888)) 
    \row_adr[8]_i_2 
       (.I0(\row_adr[9]_i_4_n_0 ),
        .I1(atahost_o[0]),
        .I2(\col_adr[9]_i_4_n_0 ),
        .I3(atahost_o[1]),
        .I4(\col_adr[9]_i_3_n_0 ),
        .I5(atahost_o[2]),
        .O(\row_adr[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \row_adr[9]_i_1 
       (.I0(\row_adr[9]_i_2_n_0 ),
        .I1(\row_adr[12]_i_2_n_0 ),
        .I2(\row_adr[9]_i_3_n_0 ),
        .I3(atahost_o[3]),
        .I4(\row_adr[9]_i_4_n_0 ),
        .O(\row_adr[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8DD8DCDC8D888)) 
    \row_adr[9]_i_2 
       (.I0(\row_adr[9]_i_4_n_0 ),
        .I1(atahost_o[1]),
        .I2(\col_adr[9]_i_4_n_0 ),
        .I3(atahost_o[2]),
        .I4(\col_adr[9]_i_3_n_0 ),
        .I5(atahost_o[3]),
        .O(\row_adr[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5550540405005404)) 
    \row_adr[9]_i_3 
       (.I0(\row_adr[9]_i_4_n_0 ),
        .I1(atahost_o[5]),
        .I2(\col_adr[9]_i_3_n_0 ),
        .I3(atahost_o[4]),
        .I4(\col_adr[9]_i_4_n_0 ),
        .I5(atahost_o[3]),
        .O(\row_adr[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \row_adr[9]_i_4 
       (.I0(\mem_ctrl_0/csc [5]),
        .I1(\row_adr[10]_i_3_n_0 ),
        .I2(\mem_ctrl_0/sp_csc [5]),
        .O(\row_adr[9]_i_4_n_0 ));
  MUXF7 \row_adr_reg[11]_i_1 
       (.I0(\row_adr[11]_i_2_n_0 ),
        .I1(\row_adr[11]_i_3_n_0 ),
        .O(\row_adr_reg[11]_i_1_n_0 ),
        .S(\row_adr[12]_i_2_n_0 ));
  MUXF7 \row_adr_reg[12]_i_1 
       (.I0(\row_adr[12]_i_3_n_0 ),
        .I1(\row_adr[12]_i_4_n_0 ),
        .O(\row_adr_reg[12]_i_1_n_0 ),
        .S(\row_adr[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    row_same_i_1
       (.I0(row_same_i_2_n_0),
        .I1(bank_open_i_3_n_0),
        .I2(row_same_i_3_n_0),
        .I3(bank_open_i_5_n_0),
        .O(\mem_ctrl_0/u2/row_same0 ));
  LUT6 #(
    .INIT(64'h0F3300550F33FF55)) 
    row_same_i_2
       (.I0(\mem_ctrl_0/u2/u1/row0_same_carry__0_n_3 ),
        .I1(\mem_ctrl_0/u2/u1/row1_same_carry__0_n_3 ),
        .I2(\mem_ctrl_0/u2/u1/row3_same_carry__0_n_3 ),
        .I3(\mem_ctrl_0/bank_adr [1]),
        .I4(\mem_ctrl_0/bank_adr [0]),
        .I5(\mem_ctrl_0/u2/u1/row2_same_carry__0_n_3 ),
        .O(row_same_i_2_n_0));
  LUT6 #(
    .INIT(64'h3355000F3355FF0F)) 
    row_same_i_3
       (.I0(\mem_ctrl_0/u2/row1_same ),
        .I1(\mem_ctrl_0/u2/row3_same ),
        .I2(\mem_ctrl_0/u2/row0_same ),
        .I3(\mem_ctrl_0/bank_adr [1]),
        .I4(\mem_ctrl_0/bank_adr [0]),
        .I5(\mem_ctrl_0/u2/row2_same ),
        .O(row_same_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \rp[0]_i_1 
       (.I0(\ac97_0/u9/rp_reg_n_0_[0] ),
        .I1(\ac97_0/i3_re ),
        .I2(\ac97_0/u13/icc_r_reg_n_0_[0] ),
        .O(\rp[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \rp[0]_i_1__0 
       (.I0(\ac97_0/u10/rp_reg_n_0_[0] ),
        .I1(\ac97_0/i4_re ),
        .I2(\ac97_0/u13/icc_r_reg_n_0_[8] ),
        .O(\rp[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \rp[0]_i_1__1 
       (.I0(\ac97_0/u11/rp_reg_n_0_[0] ),
        .I1(\ac97_0/i6_re ),
        .I2(\ac97_0/u13/icc_r_reg_n_0_[16] ),
        .O(\rp[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9AAAAAAAAAAAA)) 
    \rp[0]_i_1__10 
       (.I0(\ac97_0/u5/rp_reg_n_0_[0] ),
        .I1(\ac97_0/o6_mode [0]),
        .I2(\ac97_0/o6_mode [1]),
        .I3(\ac97_0/u14/u2/en_out_l2_reg_n_0 ),
        .I4(\ac97_0/out_slt0 [9]),
        .I5(\ac97_0/valid_s ),
        .O(\rp[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9AAAAAAAAAAAA)) 
    \rp[0]_i_1__11 
       (.I0(\ac97_0/u6/rp_reg_n_0_[0] ),
        .I1(\ac97_0/o7_mode [0]),
        .I2(\ac97_0/o7_mode [1]),
        .I3(\ac97_0/u14/u3/en_out_l2_reg_n_0 ),
        .I4(\ac97_0/out_slt0 [8]),
        .I5(\ac97_0/valid_s ),
        .O(\rp[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9AAAAAAAAAAAA)) 
    \rp[0]_i_1__12 
       (.I0(\ac97_0/u7/rp_reg_n_0_[0] ),
        .I1(\ac97_0/o8_mode [0]),
        .I2(\ac97_0/o8_mode [1]),
        .I3(\ac97_0/u14/u4/en_out_l2_reg_n_0 ),
        .I4(\ac97_0/out_slt0 [7]),
        .I5(\ac97_0/valid_s ),
        .O(\rp[0]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9AAAAAAAAAAAA)) 
    \rp[0]_i_1__13 
       (.I0(\ac97_0/u8/rp_reg_n_0_[0] ),
        .I1(\ac97_0/o9_mode [0]),
        .I2(\ac97_0/o9_mode [1]),
        .I3(\ac97_0/u14/u5/en_out_l2_reg_n_0 ),
        .I4(\ac97_0/out_slt0 [6]),
        .I5(\ac97_0/valid_s ),
        .O(\rp[0]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA9AAA)) 
    \rp[0]_i_1__2 
       (.I0(\ac97_1/u3/rp_reg_n_0_[0] ),
        .I1(\ac97_1/u14/u0/en_out_l2_reg_n_0 ),
        .I2(\ac97_1/valid_s ),
        .I3(\ac97_1/out_slt0 [12]),
        .I4(\ac97_1/o3_mode [1]),
        .I5(\ac97_1/o3_mode [0]),
        .O(\ac97_1/p_0_in__3 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA9AAA)) 
    \rp[0]_i_1__3 
       (.I0(\ac97_1/u4/rp_reg_n_0_[0] ),
        .I1(\ac97_1/u14/u1/en_out_l2_reg_n_0 ),
        .I2(\ac97_1/valid_s ),
        .I3(\ac97_1/out_slt0 [11]),
        .I4(\ac97_1/o4_mode [1]),
        .I5(\ac97_1/o4_mode [0]),
        .O(\ac97_1/p_0_in__4 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA9AAA)) 
    \rp[0]_i_1__4 
       (.I0(\ac97_1/u5/rp_reg_n_0_[0] ),
        .I1(\ac97_1/u14/u2/en_out_l2_reg_n_0 ),
        .I2(\ac97_1/valid_s ),
        .I3(\ac97_1/out_slt0 [9]),
        .I4(\ac97_1/o6_mode [1]),
        .I5(\ac97_1/o6_mode [0]),
        .O(\ac97_1/p_0_in__5 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA9AAA)) 
    \rp[0]_i_1__5 
       (.I0(\ac97_1/u6/rp_reg_n_0_[0] ),
        .I1(\ac97_1/u14/u3/en_out_l2_reg_n_0 ),
        .I2(\ac97_1/valid_s ),
        .I3(\ac97_1/out_slt0 [8]),
        .I4(\ac97_1/o7_mode [1]),
        .I5(\ac97_1/o7_mode [0]),
        .O(\ac97_1/p_0_in__6 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA9AAA)) 
    \rp[0]_i_1__6 
       (.I0(\ac97_1/u7/rp_reg_n_0_[0] ),
        .I1(\ac97_1/u14/u4/en_out_l2_reg_n_0 ),
        .I2(\ac97_1/valid_s ),
        .I3(\ac97_1/out_slt0 [7]),
        .I4(\ac97_1/o8_mode [1]),
        .I5(\ac97_1/o8_mode [0]),
        .O(\ac97_1/p_0_in__7 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA9AAA)) 
    \rp[0]_i_1__7 
       (.I0(\ac97_1/u8/rp_reg_n_0_[0] ),
        .I1(\ac97_1/u14/u5/en_out_l2_reg_n_0 ),
        .I2(\ac97_1/valid_s ),
        .I3(\ac97_1/out_slt0 [6]),
        .I4(\ac97_1/o9_mode [1]),
        .I5(\ac97_1/o9_mode [0]),
        .O(\ac97_1/p_0_in__8 [0]));
  LUT6 #(
    .INIT(64'hAAA9AAAAAAAAAAAA)) 
    \rp[0]_i_1__8 
       (.I0(\ac97_0/u3/rp_reg_n_0_[0] ),
        .I1(\ac97_0/o3_mode [0]),
        .I2(\ac97_0/o3_mode [1]),
        .I3(\ac97_0/u14/u0/en_out_l2_reg_n_0 ),
        .I4(\ac97_0/out_slt0 [12]),
        .I5(\ac97_0/valid_s ),
        .O(\rp[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9AAAAAAAAAAAA)) 
    \rp[0]_i_1__9 
       (.I0(\ac97_0/u4/rp_reg_n_0_[0] ),
        .I1(\ac97_0/o4_mode [0]),
        .I2(\ac97_0/o4_mode [1]),
        .I3(\ac97_0/u14/u1/en_out_l2_reg_n_0 ),
        .I4(\ac97_0/out_slt0 [11]),
        .I5(\ac97_0/valid_s ),
        .O(\rp[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \rp[1]_i_1 
       (.I0(\ac97_0/u9/rp_reg_n_0_[1] ),
        .I1(\ac97_0/i3_re ),
        .I2(\ac97_0/u9/rp_reg_n_0_[0] ),
        .I3(\ac97_0/u13/icc_r_reg_n_0_[0] ),
        .O(\rp[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \rp[1]_i_1__0 
       (.I0(\ac97_0/u10/rp_reg_n_0_[1] ),
        .I1(\ac97_0/i4_re ),
        .I2(\ac97_0/u10/rp_reg_n_0_[0] ),
        .I3(\ac97_0/u13/icc_r_reg_n_0_[8] ),
        .O(\rp[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \rp[1]_i_1__1 
       (.I0(\ac97_0/u11/rp_reg_n_0_[1] ),
        .I1(\ac97_0/i6_re ),
        .I2(\ac97_0/u11/rp_reg_n_0_[0] ),
        .I3(\ac97_0/u13/icc_r_reg_n_0_[16] ),
        .O(\rp[1]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rp[1]_i_1__10 
       (.I0(\ac97_0/u5/rp_reg_n_0_[1] ),
        .I1(\rp[3]_i_4__7_n_0 ),
        .O(\rp[1]_i_1__10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rp[1]_i_1__11 
       (.I0(\ac97_0/u6/rp_reg_n_0_[1] ),
        .I1(\rp[3]_i_4__8_n_0 ),
        .O(\rp[1]_i_1__11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rp[1]_i_1__12 
       (.I0(\ac97_0/u7/rp_reg_n_0_[1] ),
        .I1(\rp[3]_i_4__9_n_0 ),
        .O(\rp[1]_i_1__12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rp[1]_i_1__13 
       (.I0(\ac97_0/u8/rp_reg_n_0_[1] ),
        .I1(\rp[3]_i_4__10_n_0 ),
        .O(\rp[1]_i_1__13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rp[1]_i_1__2 
       (.I0(\rp[3]_i_4_n_0 ),
        .I1(\ac97_1/u3/rp_reg_n_0_[1] ),
        .O(\ac97_1/p_0_in__3 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rp[1]_i_1__3 
       (.I0(\rp[3]_i_4__0_n_0 ),
        .I1(\ac97_1/u4/rp_reg_n_0_[1] ),
        .O(\ac97_1/p_0_in__4 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rp[1]_i_1__4 
       (.I0(\rp[3]_i_4__1_n_0 ),
        .I1(\ac97_1/u5/rp_reg_n_0_[1] ),
        .O(\ac97_1/p_0_in__5 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rp[1]_i_1__5 
       (.I0(\rp[3]_i_4__2_n_0 ),
        .I1(\ac97_1/u6/rp_reg_n_0_[1] ),
        .O(\ac97_1/p_0_in__6 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rp[1]_i_1__6 
       (.I0(\rp[3]_i_4__3_n_0 ),
        .I1(\ac97_1/u7/rp_reg_n_0_[1] ),
        .O(\ac97_1/p_0_in__7 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rp[1]_i_1__7 
       (.I0(\rp[3]_i_4__4_n_0 ),
        .I1(\ac97_1/u8/rp_reg_n_0_[1] ),
        .O(\ac97_1/p_0_in__8 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \rp[1]_i_1__8 
       (.I0(\ac97_0/u3/rp_reg_n_0_[1] ),
        .I1(\rp[3]_i_4__5_n_0 ),
        .O(\rp[1]_i_1__8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rp[1]_i_1__9 
       (.I0(\ac97_0/u4/rp_reg_n_0_[1] ),
        .I1(\rp[3]_i_4__6_n_0 ),
        .O(\rp[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \rp[2]_i_1 
       (.I0(\ac97_0/u9/p_0_in ),
        .I1(\ac97_0/i3_re ),
        .I2(\ac97_0/u9/rp_reg_n_0_[1] ),
        .I3(\ac97_0/u9/rp_reg_n_0_[0] ),
        .I4(\ac97_0/u13/icc_r_reg_n_0_[0] ),
        .O(\rp[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \rp[2]_i_1__0 
       (.I0(\ac97_0/u10/p_0_in ),
        .I1(\ac97_0/i4_re ),
        .I2(\ac97_0/u10/rp_reg_n_0_[1] ),
        .I3(\ac97_0/u10/rp_reg_n_0_[0] ),
        .I4(\ac97_0/u13/icc_r_reg_n_0_[8] ),
        .O(\rp[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \rp[2]_i_1__1 
       (.I0(\ac97_0/u11/p_0_in ),
        .I1(\ac97_0/i6_re ),
        .I2(\ac97_0/u11/rp_reg_n_0_[1] ),
        .I3(\ac97_0/u11/rp_reg_n_0_[0] ),
        .I4(\ac97_0/u13/icc_r_reg_n_0_[16] ),
        .O(\rp[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rp[2]_i_1__10 
       (.I0(\ac97_1/u5/rp_reg_n_0_[1] ),
        .I1(\rp[3]_i_4__1_n_0 ),
        .I2(\ac97_1/u5/rp_reg_n_0_[2] ),
        .O(\ac97_1/p_0_in__5 [2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rp[2]_i_1__11 
       (.I0(\ac97_1/u6/rp_reg_n_0_[1] ),
        .I1(\rp[3]_i_4__2_n_0 ),
        .I2(\ac97_1/u6/rp_reg_n_0_[2] ),
        .O(\ac97_1/p_0_in__6 [2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rp[2]_i_1__12 
       (.I0(\ac97_1/u7/rp_reg_n_0_[1] ),
        .I1(\rp[3]_i_4__3_n_0 ),
        .I2(\ac97_1/u7/rp_reg_n_0_[2] ),
        .O(\ac97_1/p_0_in__7 [2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rp[2]_i_1__13 
       (.I0(\ac97_1/u8/rp_reg_n_0_[1] ),
        .I1(\rp[3]_i_4__4_n_0 ),
        .I2(\ac97_1/u8/rp_reg_n_0_[2] ),
        .O(\ac97_1/p_0_in__8 [2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rp[2]_i_1__2 
       (.I0(\ac97_0/u3/rp_reg_n_0_[2] ),
        .I1(\rp[3]_i_4__5_n_0 ),
        .I2(\ac97_0/u3/rp_reg_n_0_[1] ),
        .O(\ac97_0/p_0_in__3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rp[2]_i_1__3 
       (.I0(\ac97_0/u4/rp_reg_n_0_[2] ),
        .I1(\rp[3]_i_4__6_n_0 ),
        .I2(\ac97_0/u4/rp_reg_n_0_[1] ),
        .O(\ac97_0/p_0_in__4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rp[2]_i_1__4 
       (.I0(\ac97_0/u5/rp_reg_n_0_[2] ),
        .I1(\rp[3]_i_4__7_n_0 ),
        .I2(\ac97_0/u5/rp_reg_n_0_[1] ),
        .O(\ac97_0/p_0_in__5 [2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rp[2]_i_1__5 
       (.I0(\ac97_0/u6/rp_reg_n_0_[2] ),
        .I1(\rp[3]_i_4__8_n_0 ),
        .I2(\ac97_0/u6/rp_reg_n_0_[1] ),
        .O(\ac97_0/p_0_in__6 [2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rp[2]_i_1__6 
       (.I0(\ac97_0/u7/rp_reg_n_0_[2] ),
        .I1(\rp[3]_i_4__9_n_0 ),
        .I2(\ac97_0/u7/rp_reg_n_0_[1] ),
        .O(\ac97_0/p_0_in__7 [2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rp[2]_i_1__7 
       (.I0(\ac97_0/u8/rp_reg_n_0_[2] ),
        .I1(\rp[3]_i_4__10_n_0 ),
        .I2(\ac97_0/u8/rp_reg_n_0_[1] ),
        .O(\ac97_0/p_0_in__8 [2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rp[2]_i_1__8 
       (.I0(\ac97_1/u3/rp_reg_n_0_[1] ),
        .I1(\rp[3]_i_4_n_0 ),
        .I2(\ac97_1/u3/rp_reg_n_0_[2] ),
        .O(\ac97_1/p_0_in__3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rp[2]_i_1__9 
       (.I0(\ac97_1/u4/rp_reg_n_0_[1] ),
        .I1(\rp[3]_i_4__0_n_0 ),
        .I2(\ac97_1/u4/rp_reg_n_0_[2] ),
        .O(\ac97_1/p_0_in__4 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \rp[3]_i_1 
       (.I0(\ac97_0/u13/occ0_r_reg_n_0_[0] ),
        .O(\rp[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rp[3]_i_1__0 
       (.I0(\ac97_0/u13/occ0_r_reg_n_0_[24] ),
        .O(\rp[3]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rp[3]_i_1__1 
       (.I0(\ac97_0/u13/occ0_r_reg_n_0_[16] ),
        .O(\rp[3]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rp[3]_i_1__10 
       (.I0(\ac97_1/u13/occ0_r_reg_n_0_[0] ),
        .O(\rp[3]_i_1__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rp[3]_i_1__2 
       (.I0(\ac97_0/u13/occ0_r_reg_n_0_[8] ),
        .O(\rp[3]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rp[3]_i_1__3 
       (.I0(\ac97_0/u13/occ1_r_reg_n_0_[0] ),
        .O(\rp[3]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rp[3]_i_1__4 
       (.I0(\ac97_0/u13/occ1_r_reg_n_0_[8] ),
        .O(\rp[3]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rp[3]_i_1__5 
       (.I0(\ac97_1/u13/occ0_r_reg_n_0_[24] ),
        .O(\rp[3]_i_1__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rp[3]_i_1__6 
       (.I0(\ac97_1/u13/occ0_r_reg_n_0_[8] ),
        .O(\rp[3]_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rp[3]_i_1__7 
       (.I0(\ac97_1/u13/occ1_r_reg_n_0_[8] ),
        .O(\rp[3]_i_1__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rp[3]_i_1__8 
       (.I0(\ac97_1/u13/occ1_r_reg_n_0_[0] ),
        .O(\rp[3]_i_1__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rp[3]_i_1__9 
       (.I0(\ac97_1/u13/occ0_r_reg_n_0_[16] ),
        .O(\rp[3]_i_1__9_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \rp[3]_i_2 
       (.I0(\ac97_0/valid_s ),
        .I1(\ac97_0/out_slt0 [12]),
        .I2(\ac97_0/u14/u0/en_out_l2_reg_n_0 ),
        .O(\rp[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \rp[3]_i_2__0 
       (.I0(\ac97_0/valid_s ),
        .I1(\ac97_0/out_slt0 [11]),
        .I2(\ac97_0/u14/u1/en_out_l2_reg_n_0 ),
        .O(\rp[3]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \rp[3]_i_2__1 
       (.I0(\ac97_0/valid_s ),
        .I1(\ac97_0/out_slt0 [9]),
        .I2(\ac97_0/u14/u2/en_out_l2_reg_n_0 ),
        .O(\rp[3]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rp[3]_i_2__10 
       (.I0(\ac97_1/u14/u5/en_out_l2_reg_n_0 ),
        .I1(\ac97_1/valid_s ),
        .I2(\ac97_1/out_slt0 [6]),
        .O(\rp[3]_i_2__10_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \rp[3]_i_2__2 
       (.I0(\ac97_0/valid_s ),
        .I1(\ac97_0/out_slt0 [8]),
        .I2(\ac97_0/u14/u3/en_out_l2_reg_n_0 ),
        .O(\rp[3]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \rp[3]_i_2__3 
       (.I0(\ac97_0/valid_s ),
        .I1(\ac97_0/out_slt0 [7]),
        .I2(\ac97_0/u14/u4/en_out_l2_reg_n_0 ),
        .O(\rp[3]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \rp[3]_i_2__4 
       (.I0(\ac97_0/valid_s ),
        .I1(\ac97_0/out_slt0 [6]),
        .I2(\ac97_0/u14/u5/en_out_l2_reg_n_0 ),
        .O(\rp[3]_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rp[3]_i_2__5 
       (.I0(\ac97_1/u14/u0/en_out_l2_reg_n_0 ),
        .I1(\ac97_1/valid_s ),
        .I2(\ac97_1/out_slt0 [12]),
        .O(\rp[3]_i_2__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rp[3]_i_2__6 
       (.I0(\ac97_1/u14/u1/en_out_l2_reg_n_0 ),
        .I1(\ac97_1/valid_s ),
        .I2(\ac97_1/out_slt0 [11]),
        .O(\rp[3]_i_2__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rp[3]_i_2__7 
       (.I0(\ac97_1/u14/u2/en_out_l2_reg_n_0 ),
        .I1(\ac97_1/valid_s ),
        .I2(\ac97_1/out_slt0 [9]),
        .O(\rp[3]_i_2__7_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rp[3]_i_2__8 
       (.I0(\ac97_1/u14/u3/en_out_l2_reg_n_0 ),
        .I1(\ac97_1/valid_s ),
        .I2(\ac97_1/out_slt0 [8]),
        .O(\rp[3]_i_2__8_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rp[3]_i_2__9 
       (.I0(\ac97_1/u14/u4/en_out_l2_reg_n_0 ),
        .I1(\ac97_1/valid_s ),
        .I2(\ac97_1/out_slt0 [7]),
        .O(\rp[3]_i_2__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \rp[3]_i_3 
       (.I0(\ac97_0/u3/rp_reg__0 ),
        .I1(\rp[3]_i_4__5_n_0 ),
        .I2(\ac97_0/u3/rp_reg_n_0_[2] ),
        .I3(\ac97_0/u3/rp_reg_n_0_[1] ),
        .O(\ac97_0/p_0_in__3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \rp[3]_i_3__0 
       (.I0(\ac97_0/u4/rp_reg__0 ),
        .I1(\rp[3]_i_4__6_n_0 ),
        .I2(\ac97_0/u4/rp_reg_n_0_[2] ),
        .I3(\ac97_0/u4/rp_reg_n_0_[1] ),
        .O(\ac97_0/p_0_in__4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \rp[3]_i_3__1 
       (.I0(\ac97_0/u5/rp_reg__0 ),
        .I1(\rp[3]_i_4__7_n_0 ),
        .I2(\ac97_0/u5/rp_reg_n_0_[2] ),
        .I3(\ac97_0/u5/rp_reg_n_0_[1] ),
        .O(\ac97_0/p_0_in__5 [3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rp[3]_i_3__10 
       (.I0(\ac97_1/u8/rp_reg_n_0_[2] ),
        .I1(\rp[3]_i_4__4_n_0 ),
        .I2(\ac97_1/u8/rp_reg_n_0_[1] ),
        .I3(\ac97_1/u8/rp_reg__0 ),
        .O(\ac97_1/p_0_in__8 [3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \rp[3]_i_3__2 
       (.I0(\ac97_0/u6/rp_reg__0 ),
        .I1(\rp[3]_i_4__8_n_0 ),
        .I2(\ac97_0/u6/rp_reg_n_0_[2] ),
        .I3(\ac97_0/u6/rp_reg_n_0_[1] ),
        .O(\ac97_0/p_0_in__6 [3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \rp[3]_i_3__3 
       (.I0(\ac97_0/u7/rp_reg__0 ),
        .I1(\rp[3]_i_4__9_n_0 ),
        .I2(\ac97_0/u7/rp_reg_n_0_[2] ),
        .I3(\ac97_0/u7/rp_reg_n_0_[1] ),
        .O(\ac97_0/p_0_in__7 [3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \rp[3]_i_3__4 
       (.I0(\ac97_0/u8/rp_reg__0 ),
        .I1(\rp[3]_i_4__10_n_0 ),
        .I2(\ac97_0/u8/rp_reg_n_0_[2] ),
        .I3(\ac97_0/u8/rp_reg_n_0_[1] ),
        .O(\ac97_0/p_0_in__8 [3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rp[3]_i_3__5 
       (.I0(\ac97_1/u3/rp_reg_n_0_[2] ),
        .I1(\rp[3]_i_4_n_0 ),
        .I2(\ac97_1/u3/rp_reg_n_0_[1] ),
        .I3(\ac97_1/u3/rp_reg__0 ),
        .O(\ac97_1/p_0_in__3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rp[3]_i_3__6 
       (.I0(\ac97_1/u4/rp_reg_n_0_[2] ),
        .I1(\rp[3]_i_4__0_n_0 ),
        .I2(\ac97_1/u4/rp_reg_n_0_[1] ),
        .I3(\ac97_1/u4/rp_reg__0 ),
        .O(\ac97_1/p_0_in__4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rp[3]_i_3__7 
       (.I0(\ac97_1/u5/rp_reg_n_0_[2] ),
        .I1(\rp[3]_i_4__1_n_0 ),
        .I2(\ac97_1/u5/rp_reg_n_0_[1] ),
        .I3(\ac97_1/u5/rp_reg__0 ),
        .O(\ac97_1/p_0_in__5 [3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rp[3]_i_3__8 
       (.I0(\ac97_1/u6/rp_reg_n_0_[2] ),
        .I1(\rp[3]_i_4__2_n_0 ),
        .I2(\ac97_1/u6/rp_reg_n_0_[1] ),
        .I3(\ac97_1/u6/rp_reg__0 ),
        .O(\ac97_1/p_0_in__6 [3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rp[3]_i_3__9 
       (.I0(\ac97_1/u7/rp_reg_n_0_[2] ),
        .I1(\rp[3]_i_4__3_n_0 ),
        .I2(\ac97_1/u7/rp_reg_n_0_[1] ),
        .I3(\ac97_1/u7/rp_reg__0 ),
        .O(\ac97_1/p_0_in__7 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \rp[3]_i_4 
       (.I0(\ac97_1/o3_mode [0]),
        .I1(\ac97_1/o3_mode [1]),
        .I2(\ac97_1/out_slt0 [12]),
        .I3(\ac97_1/valid_s ),
        .I4(\ac97_1/u14/u0/en_out_l2_reg_n_0 ),
        .I5(\ac97_1/u3/rp_reg_n_0_[0] ),
        .O(\rp[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \rp[3]_i_4__0 
       (.I0(\ac97_1/o4_mode [0]),
        .I1(\ac97_1/o4_mode [1]),
        .I2(\ac97_1/out_slt0 [11]),
        .I3(\ac97_1/valid_s ),
        .I4(\ac97_1/u14/u1/en_out_l2_reg_n_0 ),
        .I5(\ac97_1/u4/rp_reg_n_0_[0] ),
        .O(\rp[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \rp[3]_i_4__1 
       (.I0(\ac97_1/o6_mode [0]),
        .I1(\ac97_1/o6_mode [1]),
        .I2(\ac97_1/out_slt0 [9]),
        .I3(\ac97_1/valid_s ),
        .I4(\ac97_1/u14/u2/en_out_l2_reg_n_0 ),
        .I5(\ac97_1/u5/rp_reg_n_0_[0] ),
        .O(\rp[3]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \rp[3]_i_4__10 
       (.I0(\ac97_0/u8/rp_reg_n_0_[0] ),
        .I1(\ac97_0/o9_mode [0]),
        .I2(\ac97_0/o9_mode [1]),
        .I3(\ac97_0/u14/u5/en_out_l2_reg_n_0 ),
        .I4(\ac97_0/out_slt0 [6]),
        .I5(\ac97_0/valid_s ),
        .O(\rp[3]_i_4__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \rp[3]_i_4__2 
       (.I0(\ac97_1/o7_mode [0]),
        .I1(\ac97_1/o7_mode [1]),
        .I2(\ac97_1/out_slt0 [8]),
        .I3(\ac97_1/valid_s ),
        .I4(\ac97_1/u14/u3/en_out_l2_reg_n_0 ),
        .I5(\ac97_1/u6/rp_reg_n_0_[0] ),
        .O(\rp[3]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \rp[3]_i_4__3 
       (.I0(\ac97_1/o8_mode [0]),
        .I1(\ac97_1/o8_mode [1]),
        .I2(\ac97_1/out_slt0 [7]),
        .I3(\ac97_1/valid_s ),
        .I4(\ac97_1/u14/u4/en_out_l2_reg_n_0 ),
        .I5(\ac97_1/u7/rp_reg_n_0_[0] ),
        .O(\rp[3]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \rp[3]_i_4__4 
       (.I0(\ac97_1/o9_mode [0]),
        .I1(\ac97_1/o9_mode [1]),
        .I2(\ac97_1/out_slt0 [6]),
        .I3(\ac97_1/valid_s ),
        .I4(\ac97_1/u14/u5/en_out_l2_reg_n_0 ),
        .I5(\ac97_1/u8/rp_reg_n_0_[0] ),
        .O(\rp[3]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \rp[3]_i_4__5 
       (.I0(\ac97_0/u3/rp_reg_n_0_[0] ),
        .I1(\ac97_0/o3_mode [0]),
        .I2(\ac97_0/o3_mode [1]),
        .I3(\ac97_0/u14/u0/en_out_l2_reg_n_0 ),
        .I4(\ac97_0/out_slt0 [12]),
        .I5(\ac97_0/valid_s ),
        .O(\rp[3]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \rp[3]_i_4__6 
       (.I0(\ac97_0/u4/rp_reg_n_0_[0] ),
        .I1(\ac97_0/o4_mode [0]),
        .I2(\ac97_0/o4_mode [1]),
        .I3(\ac97_0/u14/u1/en_out_l2_reg_n_0 ),
        .I4(\ac97_0/out_slt0 [11]),
        .I5(\ac97_0/valid_s ),
        .O(\rp[3]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \rp[3]_i_4__7 
       (.I0(\ac97_0/u5/rp_reg_n_0_[0] ),
        .I1(\ac97_0/o6_mode [0]),
        .I2(\ac97_0/o6_mode [1]),
        .I3(\ac97_0/u14/u2/en_out_l2_reg_n_0 ),
        .I4(\ac97_0/out_slt0 [9]),
        .I5(\ac97_0/valid_s ),
        .O(\rp[3]_i_4__7_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \rp[3]_i_4__8 
       (.I0(\ac97_0/u6/rp_reg_n_0_[0] ),
        .I1(\ac97_0/o7_mode [0]),
        .I2(\ac97_0/o7_mode [1]),
        .I3(\ac97_0/u14/u3/en_out_l2_reg_n_0 ),
        .I4(\ac97_0/out_slt0 [8]),
        .I5(\ac97_0/valid_s ),
        .O(\rp[3]_i_4__8_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \rp[3]_i_4__9 
       (.I0(\ac97_0/u7/rp_reg_n_0_[0] ),
        .I1(\ac97_0/o8_mode [0]),
        .I2(\ac97_0/o8_mode [1]),
        .I3(\ac97_0/u14/u4/en_out_l2_reg_n_0 ),
        .I4(\ac97_0/out_slt0 [7]),
        .I5(\ac97_0/valid_s ),
        .O(\rp[3]_i_4__9_n_0 ));
  IBUF rst_o_IBUF_inst
       (.I(rst_o),
        .O(rst_o_IBUF));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_csc[10]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[10] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/csc_reg_n_0_[10] ),
        .O(\sp_csc[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_csc[1]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[1] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/csc_reg_n_0_[1] ),
        .O(\sp_csc[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_csc[2]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[2] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/csc_reg_n_0_[2] ),
        .O(\sp_csc[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_csc[3]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[3] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/csc_reg_n_0_[3] ),
        .O(\sp_csc[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_csc[4]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[4] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/csc_reg_n_0_[4] ),
        .O(\sp_csc[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_csc[5]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[5] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/csc_reg_n_0_[5] ),
        .O(\sp_csc[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_csc[6]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[6] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/csc_reg_n_0_[6] ),
        .O(\sp_csc[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_csc[7]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[7] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/csc_reg_n_0_[7] ),
        .O(\sp_csc[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_csc[9]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[9] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/csc_reg_n_0_[9] ),
        .O(\sp_csc[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[0]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[0] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[0] ),
        .O(\sp_tms[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[10]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[10] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[10] ),
        .O(\sp_tms[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[11]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[11] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[11] ),
        .O(\sp_tms[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[12]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[12] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[12] ),
        .O(\sp_tms[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[13]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[13] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[13] ),
        .O(\sp_tms[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[14]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[14] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[14] ),
        .O(\sp_tms[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[15]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[15] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[15] ),
        .O(\sp_tms[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[16]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[16] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[16] ),
        .O(\sp_tms[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[17]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[17] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[17] ),
        .O(\sp_tms[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[18]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[18] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[18] ),
        .O(\sp_tms[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[19]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[19] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[19] ),
        .O(\sp_tms[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[1]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[1] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[1] ),
        .O(\sp_tms[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[20]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[20] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[20] ),
        .O(\sp_tms[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[21]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[21] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[21] ),
        .O(\sp_tms[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[22]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[22] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[22] ),
        .O(\sp_tms[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[23]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[23] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[23] ),
        .O(\sp_tms[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[24]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[24] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[24] ),
        .O(\sp_tms[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[25]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[25] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[25] ),
        .O(\sp_tms[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[26]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[26] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[26] ),
        .O(\sp_tms[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[27]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[27] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[27] ),
        .O(\sp_tms[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[2]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[2] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[2] ),
        .O(\sp_tms[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[3]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[3] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[3] ),
        .O(\sp_tms[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[4]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[4] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[4] ),
        .O(\sp_tms[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[5]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[5] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[5] ),
        .O(\sp_tms[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[6]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[6] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[6] ),
        .O(\sp_tms[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[7]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[7] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[7] ),
        .O(\sp_tms[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[8]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[8] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[8] ),
        .O(\sp_tms[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sp_tms[9]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/tms_reg_n_0_[9] ),
        .I1(\mem_ctrl_0/spec_req_cs [0]),
        .I2(\mem_ctrl_0/spec_req_cs [1]),
        .I3(\mem_ctrl_0/u0/u1/tms_reg_n_0_[9] ),
        .O(\sp_tms[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \spec_req_cs[0]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/init_req_reg_n_0 ),
        .I1(\mem_ctrl_0/init_req ),
        .I2(\mem_ctrl_0/u0/u0/lmr_req_reg_n_0 ),
        .I3(\mem_ctrl_0/u0/sreq_cs_le ),
        .I4(\mem_ctrl_0/spec_req_cs [0]),
        .O(\spec_req_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \spec_req_cs[1]_i_1 
       (.I0(\mem_ctrl_0/u0/u1/lmr_req_reg_n_0 ),
        .I1(\mem_ctrl_0/init_req ),
        .I2(\mem_ctrl_0/u0/u1/init_req_reg_n_0 ),
        .I3(\spec_req_cs[1]_i_2_n_0 ),
        .I4(\mem_ctrl_0/u0/sreq_cs_le ),
        .I5(\mem_ctrl_0/spec_req_cs [1]),
        .O(\spec_req_cs[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spec_req_cs[1]_i_2 
       (.I0(\mem_ctrl_0/u0/u0/init_req_reg_n_0 ),
        .I1(\mem_ctrl_0/init_req ),
        .I2(\mem_ctrl_0/u0/u0/lmr_req_reg_n_0 ),
        .O(\spec_req_cs[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h444F444FFFFF444F)) 
    sreq_cs_le_i_1
       (.I0(\mem_ctrl_0/init_ack ),
        .I1(\mem_ctrl_0/u0/init_ack_r ),
        .I2(\mem_ctrl_0/init_req ),
        .I3(\mem_ctrl_0/lmr_req ),
        .I4(\mem_ctrl_0/u0/lmr_ack_r ),
        .I5(\mem_ctrl_0/lmr_ack ),
        .O(\mem_ctrl_0/u0/sreq_cs_le0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \status[0]_i_1 
       (.I0(\ac97_0/u9/rp_reg_n_0_[0] ),
        .I1(\ac97_0/u9/p_1_in [0]),
        .O(\status[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \status[0]_i_1__0 
       (.I0(\ac97_0/u10/rp_reg_n_0_[0] ),
        .I1(\ac97_0/u10/p_1_in [0]),
        .O(\status[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \status[0]_i_1__1 
       (.I0(\ac97_0/u11/rp_reg_n_0_[0] ),
        .I1(\ac97_0/u11/p_1_in [0]),
        .O(\status[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \status[0]_i_1__10 
       (.I0(\ac97_1/u11/p_1_in [0]),
        .O(\status[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \status[0]_i_1__11 
       (.I0(\ac97_0/u3/rp_reg_n_0_[1] ),
        .I1(\ac97_0/u3/wp [0]),
        .O(\status[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \status[0]_i_1__12 
       (.I0(\ac97_0/u4/rp_reg_n_0_[1] ),
        .I1(\ac97_0/u4/wp [0]),
        .O(\status[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \status[0]_i_1__13 
       (.I0(\ac97_0/u5/rp_reg_n_0_[1] ),
        .I1(\ac97_0/u5/wp [0]),
        .O(\status[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \status[0]_i_1__14 
       (.I0(\ac97_0/u6/rp_reg_n_0_[1] ),
        .I1(\ac97_0/u6/wp [0]),
        .O(\status[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \status[0]_i_1__15 
       (.I0(\ac97_0/u7/rp_reg_n_0_[1] ),
        .I1(\ac97_0/u7/wp [0]),
        .O(\status[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \status[0]_i_1__16 
       (.I0(\ac97_0/u8/rp_reg_n_0_[1] ),
        .I1(\ac97_0/u8/wp [0]),
        .O(\status[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \status[0]_i_1__2 
       (.I0(\ac97_1/u3/wp [0]),
        .I1(\ac97_1/u3/rp_reg_n_0_[1] ),
        .O(\ac97_1/status0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \status[0]_i_1__3 
       (.I0(\ac97_1/u4/wp [0]),
        .I1(\ac97_1/u4/rp_reg_n_0_[1] ),
        .O(\status[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \status[0]_i_1__4 
       (.I0(\ac97_1/u5/wp [0]),
        .I1(\ac97_1/u5/rp_reg_n_0_[1] ),
        .O(\status[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \status[0]_i_1__5 
       (.I0(\ac97_1/u6/wp [0]),
        .I1(\ac97_1/u6/rp_reg_n_0_[1] ),
        .O(\status[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \status[0]_i_1__6 
       (.I0(\ac97_1/u7/wp [0]),
        .I1(\ac97_1/u7/rp_reg_n_0_[1] ),
        .O(\status[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \status[0]_i_1__7 
       (.I0(\ac97_1/u8/wp [0]),
        .I1(\ac97_1/u8/rp_reg_n_0_[1] ),
        .O(\status[0]_i_1__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \status[0]_i_1__8 
       (.I0(\ac97_1/u9/p_1_in [0]),
        .O(\status[0]_i_1__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \status[0]_i_1__9 
       (.I0(\ac97_1/u10/p_1_in [0]),
        .O(\status[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \status[1]_i_1 
       (.I0(\ac97_0/u3/wp [0]),
        .I1(\ac97_0/u3/rp_reg_n_0_[1] ),
        .I2(\ac97_0/u3/wp [1]),
        .I3(\ac97_0/u3/rp_reg_n_0_[2] ),
        .O(\ac97_0/status0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \status[1]_i_1__0 
       (.I0(\ac97_0/u4/wp [0]),
        .I1(\ac97_0/u4/rp_reg_n_0_[1] ),
        .I2(\ac97_0/u4/wp [1]),
        .I3(\ac97_0/u4/rp_reg_n_0_[2] ),
        .O(\status[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \status[1]_i_1__1 
       (.I0(\ac97_0/u5/wp [0]),
        .I1(\ac97_0/u5/rp_reg_n_0_[1] ),
        .I2(\ac97_0/u5/wp [1]),
        .I3(\ac97_0/u5/rp_reg_n_0_[2] ),
        .O(\status[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \status[1]_i_1__10 
       (.I0(\ac97_1/u5/rp_reg_n_0_[1] ),
        .I1(\ac97_1/u5/wp [0]),
        .I2(\ac97_1/u5/rp_reg_n_0_[2] ),
        .I3(\ac97_1/u5/wp [1]),
        .O(\status[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \status[1]_i_1__11 
       (.I0(\ac97_1/u6/rp_reg_n_0_[1] ),
        .I1(\ac97_1/u6/wp [0]),
        .I2(\ac97_1/u6/rp_reg_n_0_[2] ),
        .I3(\ac97_1/u6/wp [1]),
        .O(\status[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \status[1]_i_1__12 
       (.I0(\ac97_1/u7/rp_reg_n_0_[1] ),
        .I1(\ac97_1/u7/wp [0]),
        .I2(\ac97_1/u7/rp_reg_n_0_[2] ),
        .I3(\ac97_1/u7/wp [1]),
        .O(\status[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \status[1]_i_1__13 
       (.I0(\ac97_1/u8/rp_reg_n_0_[1] ),
        .I1(\ac97_1/u8/wp [0]),
        .I2(\ac97_1/u8/rp_reg_n_0_[2] ),
        .I3(\ac97_1/u8/wp [1]),
        .O(\status[1]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \status[1]_i_1__14 
       (.I0(\ac97_1/u9/p_1_in [1]),
        .O(\status[1]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \status[1]_i_1__15 
       (.I0(\ac97_1/u10/p_1_in [1]),
        .O(\status[1]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \status[1]_i_1__16 
       (.I0(\ac97_1/u11/p_1_in [1]),
        .O(\status[1]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \status[1]_i_1__2 
       (.I0(\ac97_0/u6/wp [0]),
        .I1(\ac97_0/u6/rp_reg_n_0_[1] ),
        .I2(\ac97_0/u6/wp [1]),
        .I3(\ac97_0/u6/rp_reg_n_0_[2] ),
        .O(\status[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \status[1]_i_1__3 
       (.I0(\ac97_0/u7/wp [0]),
        .I1(\ac97_0/u7/rp_reg_n_0_[1] ),
        .I2(\ac97_0/u7/wp [1]),
        .I3(\ac97_0/u7/rp_reg_n_0_[2] ),
        .O(\status[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \status[1]_i_1__4 
       (.I0(\ac97_0/u8/wp [0]),
        .I1(\ac97_0/u8/rp_reg_n_0_[1] ),
        .I2(\ac97_0/u8/wp [1]),
        .I3(\ac97_0/u8/rp_reg_n_0_[2] ),
        .O(\status[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    \status[1]_i_1__5 
       (.I0(\ac97_0/u9/rp_reg_n_0_[1] ),
        .I1(\ac97_0/u9/p_1_in [1]),
        .I2(\ac97_0/u9/rp_reg_n_0_[0] ),
        .I3(\ac97_0/u9/p_1_in [0]),
        .O(\status[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    \status[1]_i_1__6 
       (.I0(\ac97_0/u10/rp_reg_n_0_[1] ),
        .I1(\ac97_0/u10/p_1_in [1]),
        .I2(\ac97_0/u10/rp_reg_n_0_[0] ),
        .I3(\ac97_0/u10/p_1_in [0]),
        .O(\status[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    \status[1]_i_1__7 
       (.I0(\ac97_0/u11/rp_reg_n_0_[1] ),
        .I1(\ac97_0/u11/p_1_in [1]),
        .I2(\ac97_0/u11/rp_reg_n_0_[0] ),
        .I3(\ac97_0/u11/p_1_in [0]),
        .O(\status[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \status[1]_i_1__8 
       (.I0(\ac97_1/u3/rp_reg_n_0_[1] ),
        .I1(\ac97_1/u3/wp [0]),
        .I2(\ac97_1/u3/rp_reg_n_0_[2] ),
        .I3(\ac97_1/u3/wp [1]),
        .O(\ac97_1/status0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \status[1]_i_1__9 
       (.I0(\ac97_1/u4/rp_reg_n_0_[1] ),
        .I1(\ac97_1/u4/wp [0]),
        .I2(\ac97_1/u4/rp_reg_n_0_[2] ),
        .I3(\ac97_1/u4/wp [1]),
        .O(\status[1]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFAAAAAAAA)) 
    susp_sel_r_i_1
       (.I0(\mem_ctrl_0/u5/susp_sel_set ),
        .I1(susp_sel_r_i_3_n_0),
        .I2(\mem_ctrl_0/u5/cmd_asserted ),
        .I3(\mem_ctrl_0/u5/state [0]),
        .I4(susp_sel_r_i_4_n_0),
        .I5(\mem_ctrl_0/susp_sel ),
        .O(susp_sel_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    susp_sel_r_i_2
       (.I0(\timer2[8]_i_15_n_0 ),
        .I1(susp_sel_r_i_5_n_0),
        .I2(\mem_ctrl_0/init_req ),
        .I3(\mem_ctrl_0/rfr_req ),
        .I4(\mem_ctrl_0/u5/cs_le_d185_out ),
        .I5(\mem_ctrl_0/u5/lmr_ack_d0 ),
        .O(\mem_ctrl_0/u5/susp_sel_set ));
  LUT2 #(
    .INIT(4'h7)) 
    susp_sel_r_i_3
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [4]),
        .O(susp_sel_r_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    susp_sel_r_i_4
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\mem_ctrl_0/u5/state [5]),
        .I3(\mem_ctrl_0/u5/state [6]),
        .O(susp_sel_r_i_4_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    susp_sel_r_i_5
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\mem_ctrl_0/u5/state [0]),
        .O(susp_sel_r_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    susp_sel_r_i_6
       (.I0(\mem_ctrl_0/u5/susp_req_r ),
        .I1(\mem_ctrl_0/wb_cycle ),
        .O(\mem_ctrl_0/u5/cs_le_d185_out ));
  LUT2 #(
    .INIT(4'h8)) 
    susp_sel_r_i_7
       (.I0(\mem_ctrl_0/lmr_req ),
        .I1(\mem_ctrl_0/u5/lookup_ready2 ),
        .O(\mem_ctrl_0/u5/lmr_ack_d0 ));
  LUT6 #(
    .INIT(64'h0000000000002A00)) 
    suspended_i_1
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [1]),
        .I3(init_ack_r_i_2_n_0),
        .I4(\mem_ctrl_0/u5/state [3]),
        .I5(\mem_ctrl_0/u5/state [2]),
        .O(\mem_ctrl_0/u5/suspended_d ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    suspended_i_1__0
       (.I0(\ac97_0/u2/to_cnt_reg__0 [3]),
        .I1(\ac97_0/u2/to_cnt_reg__0 [1]),
        .I2(\ac97_0/u2/to_cnt_reg__0 [2]),
        .I3(\ac97_0/u2/to_cnt_reg__0 [0]),
        .I4(\ac97_0/u2/to_cnt_reg__0 [4]),
        .I5(\ac97_0/u2/to_cnt_reg__0 [5]),
        .O(\ac97_0/to ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    suspended_i_1__1
       (.I0(\ac97_1/u2/to_cnt_reg__0 [5]),
        .I1(\ac97_1/u2/to_cnt_reg__0 [4]),
        .I2(\ac97_1/u2/to_cnt_reg__0 [2]),
        .I3(\ac97_1/u2/to_cnt_reg__0 [3]),
        .I4(\ac97_1/u2/to_cnt_reg__0 [0]),
        .I5(\ac97_1/u2/to_cnt_reg__0 [1]),
        .O(\ac97_1/to ));
  LUT6 #(
    .INIT(64'hBFFFAAAAAAAAAAAA)) 
    \timer2[0]_i_1 
       (.I0(\timer2[0]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u5/timer2 [0]),
        .I2(\timer2[8]_i_4_n_0 ),
        .I3(\timer2[8]_i_6_n_0 ),
        .I4(\timer2[8]_i_10_n_0 ),
        .I5(\timer2[0]_i_3_n_0 ),
        .O(\timer2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h8A80AAAA)) 
    \timer2[0]_i_2 
       (.I0(\mem_ctrl_0/u5/tmr2_ld_tscsto ),
        .I1(\mem_ctrl_0/tms [16]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_tms [16]),
        .I4(\timer[7]_i_16_n_0 ),
        .O(\timer2[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \timer2[0]_i_3 
       (.I0(\timer[0]_i_5_n_0 ),
        .I1(\mem_ctrl_0/u5/tmr2_ld_twpw ),
        .I2(\timer2[5]_i_4_n_0 ),
        .I3(\timer2[4]_i_2_n_0 ),
        .I4(\timer2[8]_i_6_n_0 ),
        .O(\timer2[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \timer2[1]_i_1 
       (.I0(\mem_ctrl_0/u5/tmr2_ld_tscsto ),
        .I1(\timer2[1]_i_2_n_0 ),
        .I2(\timer2[1]_i_3_n_0 ),
        .I3(\timer2[8]_i_10_n_0 ),
        .I4(\timer2[1]_i_4_n_0 ),
        .O(\timer2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE2FF)) 
    \timer2[1]_i_2 
       (.I0(\mem_ctrl_0/sp_tms [17]),
        .I1(\row_adr[10]_i_3_n_0 ),
        .I2(\mem_ctrl_0/tms [17]),
        .I3(\timer[7]_i_16_n_0 ),
        .O(\timer2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000007D7D7D00)) 
    \timer2[1]_i_3 
       (.I0(\timer2[8]_i_4_n_0 ),
        .I1(\mem_ctrl_0/u5/timer2 [0]),
        .I2(\mem_ctrl_0/u5/timer2 [1]),
        .I3(\burst_cnt[2]_i_2_n_0 ),
        .I4(\timer2[8]_i_21_n_0 ),
        .I5(\timer2[1]_i_5_n_0 ),
        .O(\timer2[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF353F3530)) 
    \timer2[1]_i_4 
       (.I0(\timer[1]_i_7_n_0 ),
        .I1(\timer[1]_i_4_n_0 ),
        .I2(\mem_ctrl_0/u5/tmr2_ld_twpw ),
        .I3(\mem_ctrl_0/u5/tmr2_ld_twd ),
        .I4(\timer[1]_i_8_n_0 ),
        .I5(\timer2[8]_i_6_n_0 ),
        .O(\timer2[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFD5D0000FFFFFFFF)) 
    \timer2[1]_i_5 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [8]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [8]),
        .I4(\mem_ctrl_0/u5/tmr2_ld_trdz ),
        .I5(\timer2[8]_i_6_n_0 ),
        .O(\timer2[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7000707077777777)) 
    \timer2[2]_i_1 
       (.I0(\timer2[2]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u5/tmr2_ld_tscsto ),
        .I2(\timer2[2]_i_3_n_0 ),
        .I3(\timer2[2]_i_4_n_0 ),
        .I4(\timer2[2]_i_5_n_0 ),
        .I5(\timer2[8]_i_10_n_0 ),
        .O(\timer2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer2[2]_i_2 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [18]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [18]),
        .O(\timer2[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3A303A3F)) 
    \timer2[2]_i_3 
       (.I0(\timer2[1]_i_2_n_0 ),
        .I1(\timer[2]_i_4_n_0 ),
        .I2(\mem_ctrl_0/u5/tmr2_ld_twpw ),
        .I3(\mem_ctrl_0/u5/tmr2_ld_twd ),
        .I4(\timer2[6]_i_2_n_0 ),
        .I5(\timer2[8]_i_6_n_0 ),
        .O(\timer2[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFD5D0000FFFFFFFF)) 
    \timer2[2]_i_4 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [9]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [9]),
        .I4(\mem_ctrl_0/u5/tmr2_ld_trdz ),
        .I5(\timer2[8]_i_6_n_0 ),
        .O(\timer2[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0EEE0EEE0EEEEE0E)) 
    \timer2[2]_i_5 
       (.I0(\timer2[8]_i_21_n_0 ),
        .I1(\burst_cnt[3]_i_3_n_0 ),
        .I2(\timer2[8]_i_4_n_0 ),
        .I3(\mem_ctrl_0/u5/timer2 [2]),
        .I4(\mem_ctrl_0/u5/timer2 [0]),
        .I5(\mem_ctrl_0/u5/timer2 [1]),
        .O(\timer2[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \timer2[3]_i_1 
       (.I0(\timer2[3]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u5/tmr2_ld_tscsto ),
        .I2(\timer2[3]_i_3_n_0 ),
        .I3(\timer2[8]_i_10_n_0 ),
        .I4(\timer2[3]_i_4_n_0 ),
        .O(\timer2[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer2[3]_i_2 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [19]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [19]),
        .O(\timer2[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE000E0000000E000)) 
    \timer2[3]_i_3 
       (.I0(\burst_cnt[10]_i_6_n_0 ),
        .I1(\timer2[8]_i_21_n_0 ),
        .I2(\timer2[3]_i_5_n_0 ),
        .I3(\timer2[8]_i_6_n_0 ),
        .I4(\mem_ctrl_0/u5/tmr2_ld_trdz ),
        .I5(\timer[2]_i_5_n_0 ),
        .O(\timer2[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3530353F)) 
    \timer2[3]_i_4 
       (.I0(\timer2[2]_i_2_n_0 ),
        .I1(\timer[3]_i_7_n_0 ),
        .I2(\mem_ctrl_0/u5/tmr2_ld_twpw ),
        .I3(\mem_ctrl_0/u5/tmr2_ld_twd ),
        .I4(\timer2[7]_i_2_n_0 ),
        .I5(\timer2[8]_i_6_n_0 ),
        .O(\timer2[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h5557FFFD)) 
    \timer2[3]_i_5 
       (.I0(\timer2[8]_i_4_n_0 ),
        .I1(\mem_ctrl_0/u5/timer2 [0]),
        .I2(\mem_ctrl_0/u5/timer2 [1]),
        .I3(\mem_ctrl_0/u5/timer2 [2]),
        .I4(\mem_ctrl_0/u5/timer2 [3]),
        .O(\timer2[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \timer2[3]_i_6 
       (.I0(\csc[11]_i_21_n_0 ),
        .I1(cs_le_i_2_n_0),
        .I2(\mem_ctrl_0/u5/state [5]),
        .I3(\mem_ctrl_0/u5/tmr2_done ),
        .I4(\mem_ctrl_0/u5/state [1]),
        .I5(\mem_ctrl_0/u5/state [0]),
        .O(\mem_ctrl_0/u5/tmr2_ld_twd ));
  LUT6 #(
    .INIT(64'h4F4444444F444F44)) 
    \timer2[4]_i_1 
       (.I0(\timer2[4]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u5/tmr2_ld_tscsto ),
        .I2(\timer2[4]_i_3_n_0 ),
        .I3(\timer2[8]_i_10_n_0 ),
        .I4(\timer2[4]_i_4_n_0 ),
        .I5(\timer2[8]_i_6_n_0 ),
        .O(\timer2[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer2[4]_i_2 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [20]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [20]),
        .O(\timer2[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \timer2[4]_i_3 
       (.I0(\timer2[4]_i_5_n_0 ),
        .I1(\timer2[3]_i_2_n_0 ),
        .I2(\mem_ctrl_0/u5/tmr2_ld_twwd ),
        .I3(\timer2[8]_i_8_n_0 ),
        .I4(\timer2[5]_i_4_n_0 ),
        .O(\timer2[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F66FFFF0F66)) 
    \timer2[4]_i_4 
       (.I0(\mem_ctrl_0/u5/timer2 [4]),
        .I1(\timer2[4]_i_6_n_0 ),
        .I2(\timer[3]_i_9_n_0 ),
        .I3(\mem_ctrl_0/u5/tmr2_ld_trdv ),
        .I4(\mem_ctrl_0/u5/tmr2_ld_trdz ),
        .I5(\timer[3]_i_6_n_0 ),
        .O(\timer2[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \timer2[4]_i_5 
       (.I0(\mem_ctrl_0/u5/tmr2_ld_twpw ),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [1]),
        .I3(\mem_ctrl_0/u5/tmr2_done ),
        .I4(\mem_ctrl_0/u5/state [5]),
        .I5(\timer2[5]_i_8_n_0 ),
        .O(\timer2[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \timer2[4]_i_6 
       (.I0(\mem_ctrl_0/u5/timer2 [2]),
        .I1(\mem_ctrl_0/u5/timer2 [1]),
        .I2(\mem_ctrl_0/u5/timer2 [0]),
        .I3(\mem_ctrl_0/u5/timer2 [3]),
        .O(\timer2[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000006A00)) 
    \timer2[4]_i_7 
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/state [2]),
        .I3(\mem_ctrl_0/u5/state [5]),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\timer2[8]_i_12_n_0 ),
        .O(\mem_ctrl_0/u5/tmr2_ld_trdv ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1000D000)) 
    \timer2[5]_i_1 
       (.I0(\timer2[5]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u5/tmr2_ld_twwd ),
        .I2(\timer2[5]_i_4_n_0 ),
        .I3(\timer2[8]_i_10_n_0 ),
        .I4(\timer2[5]_i_5_n_0 ),
        .I5(\timer2[5]_i_6_n_0 ),
        .O(\timer2[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0EE0EEEE)) 
    \timer2[5]_i_2 
       (.I0(\timer2[8]_i_21_n_0 ),
        .I1(\timer[4]_i_2_n_0 ),
        .I2(\mem_ctrl_0/u5/timer2 [5]),
        .I3(\timer2[5]_i_7_n_0 ),
        .I4(\timer2[8]_i_4_n_0 ),
        .O(\timer2[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \timer2[5]_i_3 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [5]),
        .I2(\csc[11]_i_11_n_0 ),
        .I3(\mem_ctrl_0/u5/state [0]),
        .I4(\mem_ctrl_0/u5/state [6]),
        .I5(\mem_ctrl_0/u5/state [4]),
        .O(\mem_ctrl_0/u5/tmr2_ld_twwd ));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \timer2[5]_i_4 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/tmr2_done ),
        .I3(\mem_ctrl_0/u5/state [5]),
        .I4(\timer2[5]_i_8_n_0 ),
        .I5(\mem_ctrl_0/u5/tmr2_ld_twpw ),
        .O(\timer2[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer2[5]_i_5 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [25]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [25]),
        .O(\timer2[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hDFD50000)) 
    \timer2[5]_i_6 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/tms [21]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_tms [21]),
        .I4(\mem_ctrl_0/u5/tmr2_ld_tscsto ),
        .O(\timer2[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \timer2[5]_i_7 
       (.I0(\mem_ctrl_0/u5/timer2 [4]),
        .I1(\mem_ctrl_0/u5/timer2 [3]),
        .I2(\mem_ctrl_0/u5/timer2 [0]),
        .I3(\mem_ctrl_0/u5/timer2 [1]),
        .I4(\mem_ctrl_0/u5/timer2 [2]),
        .O(\timer2[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \timer2[5]_i_8 
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/state [6]),
        .I3(\mem_ctrl_0/u5/state [2]),
        .O(\timer2[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000700000)) 
    \timer2[5]_i_9 
       (.I0(\mem_ctrl_0/u5/cmd_asserted ),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [5]),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\csc[11]_i_11_n_0 ),
        .I5(\csc[11]_i_21_n_0 ),
        .O(\mem_ctrl_0/u5/tmr2_ld_twpw ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \timer2[6]_i_1 
       (.I0(\timer2[6]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u5/tmr2_ld_tscsto ),
        .I2(\timer2[6]_i_3_n_0 ),
        .I3(\timer2[8]_i_6_n_0 ),
        .I4(\timer2[8]_i_10_n_0 ),
        .O(\timer2[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer2[6]_i_2 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [22]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [22]),
        .O(\timer2[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEE0E0EEE)) 
    \timer2[6]_i_3 
       (.I0(\timer2[8]_i_21_n_0 ),
        .I1(\timer[5]_i_2_n_0 ),
        .I2(\timer2[8]_i_4_n_0 ),
        .I3(\mem_ctrl_0/u5/timer2 [6]),
        .I4(\timer2[8]_i_11_n_0 ),
        .O(\timer2[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \timer2[7]_i_1 
       (.I0(\timer2[7]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u5/tmr2_ld_tscsto ),
        .I2(\timer2[7]_i_3_n_0 ),
        .I3(\timer2[8]_i_6_n_0 ),
        .I4(\timer2[8]_i_10_n_0 ),
        .O(\timer2[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer2[7]_i_2 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [23]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [23]),
        .O(\timer2[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0EEEEE0E0EEE0EEE)) 
    \timer2[7]_i_3 
       (.I0(\timer2[8]_i_21_n_0 ),
        .I1(\timer[6]_i_2_n_0 ),
        .I2(\timer2[8]_i_4_n_0 ),
        .I3(\mem_ctrl_0/u5/timer2 [7]),
        .I4(\mem_ctrl_0/u5/timer2 [6]),
        .I5(\timer2[8]_i_11_n_0 ),
        .O(\timer2[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFF)) 
    \timer2[8]_i_1 
       (.I0(\mem_ctrl_0/u5/timer2 [8]),
        .I1(\timer2[8]_i_3_n_0 ),
        .I2(\timer2[8]_i_4_n_0 ),
        .I3(\mem_ctrl_0/u5/tmr2_ld_tscsto ),
        .I4(\timer2[8]_i_6_n_0 ),
        .I5(\mem_ctrl_0/u5/tmr2_ld_tsrdv ),
        .O(\mem_ctrl_0/u5/timer20 ));
  LUT2 #(
    .INIT(4'h1)) 
    \timer2[8]_i_10 
       (.I0(\mem_ctrl_0/u5/tmr2_ld_tscsto ),
        .I1(\mem_ctrl_0/u5/tmr2_ld_tsrdv ),
        .O(\timer2[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \timer2[8]_i_11 
       (.I0(\mem_ctrl_0/u5/timer2 [5]),
        .I1(\mem_ctrl_0/u5/timer2 [2]),
        .I2(\mem_ctrl_0/u5/timer2 [1]),
        .I3(\mem_ctrl_0/u5/timer2 [0]),
        .I4(\mem_ctrl_0/u5/timer2 [3]),
        .I5(\mem_ctrl_0/u5/timer2 [4]),
        .O(\timer2[8]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \timer2[8]_i_12 
       (.I0(\mem_ctrl_0/u5/state [6]),
        .I1(\mem_ctrl_0/u5/state [0]),
        .O(\timer2[8]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \timer2[8]_i_13 
       (.I0(\mem_ctrl_0/u5/state [5]),
        .I1(\mem_ctrl_0/u5/state [4]),
        .O(\timer2[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \timer2[8]_i_14 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [6]),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\burst_cnt[10]_i_4_n_0 ),
        .I4(\mem_ctrl_0/u5/state [1]),
        .I5(\mem_ctrl_0/u5/state [3]),
        .O(\mem_ctrl_0/u5/tmr2_ld_trdz ));
  LUT4 #(
    .INIT(16'h0001)) 
    \timer2[8]_i_15 
       (.I0(\mem_ctrl_0/u5/state [5]),
        .I1(\mem_ctrl_0/u5/state [6]),
        .I2(\mem_ctrl_0/u5/state [4]),
        .I3(\mem_ctrl_0/u5/state [1]),
        .O(\timer2[8]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \timer2[8]_i_16 
       (.I0(\mem_ctrl_0/sp_csc [3]),
        .I1(\mem_ctrl_0/csc [3]),
        .I2(\mem_ctrl_0/sp_csc [1]),
        .I3(\row_adr[10]_i_3_n_0 ),
        .I4(\mem_ctrl_0/csc [1]),
        .O(\timer2[8]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timer2[8]_i_17 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [5]),
        .O(\timer2[8]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h42)) 
    \timer2[8]_i_18 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\mem_ctrl_0/u5/state [2]),
        .O(\timer2[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000404005004540)) 
    \timer2[8]_i_19 
       (.I0(\mem_ctrl_0/csc_s [2]),
        .I1(\mem_ctrl_0/csc [1]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_csc [1]),
        .I4(\mem_ctrl_0/csc [3]),
        .I5(\mem_ctrl_0/sp_csc [3]),
        .O(\timer2[8]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \timer2[8]_i_2 
       (.I0(\timer2[8]_i_8_n_0 ),
        .I1(\mem_ctrl_0/u5/tmr2_ld_tscsto ),
        .I2(\timer2[8]_i_9_n_0 ),
        .I3(\timer2[8]_i_6_n_0 ),
        .I4(\timer2[8]_i_10_n_0 ),
        .O(\timer2[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \timer2[8]_i_20 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [6]),
        .O(\timer2[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFEFEFEFFFFFFF)) 
    \timer2[8]_i_21 
       (.I0(\mem_ctrl_0/u5/tmr2_ld_trdz ),
        .I1(\timer2[8]_i_12_n_0 ),
        .I2(\timer2[8]_i_13_n_0 ),
        .I3(\mem_ctrl_0/u5/state [2]),
        .I4(\mem_ctrl_0/u5/state [1]),
        .I5(\mem_ctrl_0/u5/state [3]),
        .O(\timer2[8]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \timer2[8]_i_3 
       (.I0(\mem_ctrl_0/u5/timer2 [6]),
        .I1(\timer2[8]_i_11_n_0 ),
        .I2(\mem_ctrl_0/u5/timer2 [7]),
        .O(\timer2[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBBBBFFF)) 
    \timer2[8]_i_4 
       (.I0(\timer2[8]_i_12_n_0 ),
        .I1(\timer2[8]_i_13_n_0 ),
        .I2(\mem_ctrl_0/u5/state [2]),
        .I3(\mem_ctrl_0/u5/state [1]),
        .I4(\mem_ctrl_0/u5/state [3]),
        .I5(\mem_ctrl_0/u5/tmr2_ld_trdz ),
        .O(\timer2[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \timer2[8]_i_5 
       (.I0(\timer2[8]_i_15_n_0 ),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/u5/state [3]),
        .I3(\mem_ctrl_0/u5/state [0]),
        .I4(\mem_ctrl_0/csc_s [2]),
        .I5(\timer2[8]_i_16_n_0 ),
        .O(\mem_ctrl_0/u5/tmr2_ld_tscsto ));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAAAAAAA)) 
    \timer2[8]_i_6 
       (.I0(\timer2[5]_i_4_n_0 ),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/state [6]),
        .I3(\mem_ctrl_0/u5/state [0]),
        .I4(\csc[11]_i_11_n_0 ),
        .I5(\timer2[8]_i_17_n_0 ),
        .O(\timer2[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8010800000000000)) 
    \timer2[8]_i_7 
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\timer2[8]_i_18_n_0 ),
        .I3(\mem_ctrl_0/u5/state [5]),
        .I4(\timer2[8]_i_19_n_0 ),
        .I5(\timer2[8]_i_20_n_0 ),
        .O(\mem_ctrl_0/u5/tmr2_ld_tsrdv ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer2[8]_i_8 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [24]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [24]),
        .O(\timer2[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBB0B0BBB)) 
    \timer2[8]_i_9 
       (.I0(\timer2[8]_i_21_n_0 ),
        .I1(\timer[7]_i_7_n_0 ),
        .I2(\timer2[8]_i_4_n_0 ),
        .I3(\mem_ctrl_0/u5/timer2 [8]),
        .I4(\timer2[8]_i_3_n_0 ),
        .O(\timer2[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00040F04F0F4FFF4)) 
    \timer[0]_i_1 
       (.I0(\timer[0]_i_2_n_0 ),
        .I1(\timer[0]_i_3_n_0 ),
        .I2(\mem_ctrl_0/u5/tmr_ld_twr2 ),
        .I3(\mem_ctrl_0/u5/tmr_ld_trdz ),
        .I4(\timer[0]_i_4_n_0 ),
        .I5(\timer[0]_i_5_n_0 ),
        .O(\timer[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000555DDD5D)) 
    \timer[0]_i_10 
       (.I0(\mem_ctrl_0/u5/state [5]),
        .I1(\mem_ctrl_0/u5/tmr_done ),
        .I2(\mem_ctrl_0/sp_csc [10]),
        .I3(\row_adr[10]_i_3_n_0 ),
        .I4(\mem_ctrl_0/csc [10]),
        .I5(\csc[11]_i_20_n_0 ),
        .O(\timer[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF077)) 
    \timer[0]_i_11 
       (.I0(\timer[4]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u5/tmr_ld_tcl ),
        .I2(\timer2[1]_i_2_n_0 ),
        .I3(\mem_ctrl_0/u5/tmr_ld_trcd ),
        .O(\timer[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h47000000)) 
    \timer[0]_i_2 
       (.I0(\mem_ctrl_0/tms [0]),
        .I1(\row_adr[10]_i_3_n_0 ),
        .I2(\mem_ctrl_0/sp_tms [0]),
        .I3(\timer[7]_i_16_n_0 ),
        .I4(\mem_ctrl_0/u5/tmr_ld_trdv ),
        .O(\timer[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0FF0CECE)) 
    \timer[0]_i_3 
       (.I0(\mem_ctrl_0/u5/tmr_ld_trp ),
        .I1(\timer[0]_i_7_n_0 ),
        .I2(\timer2[4]_i_2_n_0 ),
        .I3(\timer[3]_i_7_n_0 ),
        .I4(\mem_ctrl_0/u5/tmr_ld_twr ),
        .I5(\mem_ctrl_0/u5/tmr_ld_trdv ),
        .O(\timer[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer[0]_i_4 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [8]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [8]),
        .O(\timer[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer[0]_i_5 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [12]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [12]),
        .O(\timer[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \timer[0]_i_6 
       (.I0(\timer[0]_i_8_n_0 ),
        .I1(\timer[0]_i_9_n_0 ),
        .I2(\timer[0]_i_10_n_0 ),
        .I3(\timer2[8]_i_17_n_0 ),
        .I4(\mem_ctrl_0/u5/state [6]),
        .I5(\mem_ctrl_0/u5/state [0]),
        .O(\mem_ctrl_0/u5/tmr_ld_trp ));
  LUT6 #(
    .INIT(64'h0000002A002A002A)) 
    \timer[0]_i_7 
       (.I0(\timer[0]_i_11_n_0 ),
        .I1(\timer[3]_i_11_n_0 ),
        .I2(\timer2[8]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u5/tmr_ld_trp ),
        .I4(\timer[7]_i_10_n_0 ),
        .I5(\mem_ctrl_0/u5/timer [0]),
        .O(\timer[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \timer[0]_i_8 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/state [6]),
        .I3(\mem_ctrl_0/u5/state [1]),
        .I4(\mem_ctrl_0/u5/state [0]),
        .I5(\mem_ctrl_0/u5/state [5]),
        .O(\timer[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h44CCFFCF)) 
    \timer[0]_i_9 
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/state [5]),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\mem_ctrl_0/u5/state [2]),
        .O(\timer[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00F004F40FFF04F4)) 
    \timer[1]_i_1 
       (.I0(\timer[1]_i_2_n_0 ),
        .I1(\timer[1]_i_3_n_0 ),
        .I2(\mem_ctrl_0/u5/tmr_ld_twr2 ),
        .I3(\timer[1]_i_4_n_0 ),
        .I4(\mem_ctrl_0/u5/tmr_ld_trdz ),
        .I5(\timer[1]_i_5_n_0 ),
        .O(\timer[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF007070)) 
    \timer[1]_i_10 
       (.I0(\timer[1]_i_11_n_0 ),
        .I1(\timer[7]_i_10_n_0 ),
        .I2(\timer[1]_i_12_n_0 ),
        .I3(\timer[1]_i_8_n_0 ),
        .I4(\mem_ctrl_0/u5/tmr_ld_trp ),
        .I5(\mem_ctrl_0/u5/tmr_ld_twr ),
        .O(\timer[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \timer[1]_i_11 
       (.I0(\mem_ctrl_0/u5/timer [1]),
        .I1(\mem_ctrl_0/u5/timer [0]),
        .O(\timer[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D3F1D3F)) 
    \timer[1]_i_12 
       (.I0(\timer[5]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u5/tmr_ld_trcd ),
        .I2(\timer2[2]_i_2_n_0 ),
        .I3(\mem_ctrl_0/u5/tmr_ld_tcl ),
        .I4(\mem_ctrl_0/u5/tmr_ld_trfc ),
        .I5(\timer2[5]_i_5_n_0 ),
        .O(\timer[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \timer[1]_i_13 
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(init_ack_r_i_2_n_0),
        .I2(\mem_ctrl_0/u5/state [4]),
        .I3(\mem_ctrl_0/u5/state [2]),
        .I4(\mem_ctrl_0/u5/state [1]),
        .I5(\mem_ctrl_0/u5/state [0]),
        .O(\mem_ctrl_0/u5/tmr_ld_tcl ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h47000000)) 
    \timer[1]_i_2 
       (.I0(\mem_ctrl_0/tms [1]),
        .I1(\row_adr[10]_i_3_n_0 ),
        .I2(\mem_ctrl_0/sp_tms [1]),
        .I3(\timer[7]_i_16_n_0 ),
        .I4(\mem_ctrl_0/u5/tmr_ld_trdv ),
        .O(\timer[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBBFBFFBAAAAAAAA)) 
    \timer[1]_i_3 
       (.I0(\mem_ctrl_0/u5/tmr_ld_trdv ),
        .I1(\mem_ctrl_0/u5/tmr_ld_twr ),
        .I2(\timer[1]_i_7_n_0 ),
        .I3(\timer[1]_i_8_n_0 ),
        .I4(\timer[1]_i_9_n_0 ),
        .I5(\timer[1]_i_10_n_0 ),
        .O(\timer[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer[1]_i_4 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [13]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [13]),
        .O(\timer[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer[1]_i_5 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [9]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [9]),
        .O(\timer[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \timer[1]_i_6 
       (.I0(\mem_ctrl_0/u5/state [5]),
        .I1(\mem_ctrl_0/u5/state [6]),
        .I2(\mem_ctrl_0/u5/state [1]),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/u5/state [2]),
        .I5(\mem_ctrl_0/u5/state [3]),
        .O(\mem_ctrl_0/u5/tmr_ld_twr ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer[1]_i_7 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [16]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [16]),
        .O(\timer[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \timer[1]_i_8 
       (.I0(\mem_ctrl_0/sp_tms [21]),
        .I1(\row_adr[10]_i_3_n_0 ),
        .I2(\mem_ctrl_0/tms [21]),
        .I3(\timer[7]_i_16_n_0 ),
        .O(\timer[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5F335FFF00000000)) 
    \timer[1]_i_9 
       (.I0(\mem_ctrl_0/tms [15]),
        .I1(\mem_ctrl_0/sp_tms [15]),
        .I2(\mem_ctrl_0/tms [20]),
        .I3(\row_adr[10]_i_3_n_0 ),
        .I4(\mem_ctrl_0/sp_tms [20]),
        .I5(\timer[7]_i_16_n_0 ),
        .O(\timer[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00F00DFD0FFF0DFD)) 
    \timer[2]_i_1 
       (.I0(\timer[2]_i_2_n_0 ),
        .I1(\timer[2]_i_3_n_0 ),
        .I2(\mem_ctrl_0/u5/tmr_ld_twr2 ),
        .I3(\timer[2]_i_4_n_0 ),
        .I4(\mem_ctrl_0/u5/tmr_ld_trdz ),
        .I5(\timer[2]_i_5_n_0 ),
        .O(\timer[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \timer[2]_i_10 
       (.I0(pack_le1_i_2_n_0),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(init_ack_r_i_2_n_0),
        .I3(\mem_ctrl_0/u5/wb_wait_r ),
        .I4(\mem_ctrl_0/u5/state [0]),
        .I5(\mem_ctrl_0/u5/state [4]),
        .O(\mem_ctrl_0/u5/tmr_ld_trcd ));
  LUT4 #(
    .INIT(16'h1000)) 
    \timer[2]_i_11 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/state [2]),
        .I3(\mem_ctrl_0/u5/state [4]),
        .O(\timer[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFF777F700000000)) 
    \timer[2]_i_12 
       (.I0(\mem_ctrl_0/u5/tmr_ld_trfc ),
        .I1(\timer[7]_i_16_n_0 ),
        .I2(\mem_ctrl_0/sp_tms [26]),
        .I3(\row_adr[10]_i_3_n_0 ),
        .I4(\mem_ctrl_0/tms [26]),
        .I5(\timer[3]_i_15_n_0 ),
        .O(\timer[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \timer[2]_i_2 
       (.I0(\mem_ctrl_0/u5/tmr_ld_trdv ),
        .I1(\timer[7]_i_9_n_0 ),
        .I2(\timer2[6]_i_2_n_0 ),
        .I3(\timer[2]_i_6_n_0 ),
        .O(\timer[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF8A008A00)) 
    \timer[2]_i_3 
       (.I0(\timer[7]_i_9_n_0 ),
        .I1(\timer[2]_i_7_n_0 ),
        .I2(\timer[2]_i_8_n_0 ),
        .I3(\timer[2]_i_9_n_0 ),
        .I4(\burst_cnt[10]_i_6_n_0 ),
        .I5(\mem_ctrl_0/u5/tmr_ld_trdv ),
        .O(\timer[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer[2]_i_4 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [14]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [14]),
        .O(\timer[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer[2]_i_5 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [10]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [10]),
        .O(\timer[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h088C)) 
    \timer[2]_i_6 
       (.I0(\timer[1]_i_8_n_0 ),
        .I1(\mem_ctrl_0/u5/tmr_ld_twr ),
        .I2(\timer[1]_i_7_n_0 ),
        .I3(\timer[1]_i_9_n_0 ),
        .O(\timer[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFA9A9A9)) 
    \timer[2]_i_7 
       (.I0(\mem_ctrl_0/u5/timer [2]),
        .I1(\mem_ctrl_0/u5/timer [0]),
        .I2(\mem_ctrl_0/u5/timer [1]),
        .I3(susp_sel_r_i_4_n_0),
        .I4(\csc[11]_i_20_n_0 ),
        .I5(\mem_ctrl_0/u5/tmr_ld_tavav ),
        .O(\timer[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055515555)) 
    \timer[2]_i_8 
       (.I0(\mem_ctrl_0/u5/tmr_ld_trcd ),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\mem_ctrl_0/u5/state [6]),
        .I3(\mem_ctrl_0/u5/state [5]),
        .I4(\timer[2]_i_11_n_0 ),
        .I5(\mem_ctrl_0/u5/tmr_ld_trfc ),
        .O(\timer[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \timer[2]_i_9 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [19]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [19]),
        .I4(\mem_ctrl_0/u5/tmr_ld_trcd ),
        .I5(\timer[2]_i_12_n_0 ),
        .O(\timer[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000D0F0DF0FDFFFD)) 
    \timer[3]_i_1 
       (.I0(\timer[3]_i_2_n_0 ),
        .I1(\timer[3]_i_3_n_0 ),
        .I2(\mem_ctrl_0/u5/tmr_ld_twr2 ),
        .I3(\mem_ctrl_0/u5/tmr_ld_trdz ),
        .I4(\timer[3]_i_6_n_0 ),
        .I5(\timer[3]_i_7_n_0 ),
        .O(\timer[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \timer[3]_i_10 
       (.I0(\mem_ctrl_0/u5/timer [3]),
        .I1(\mem_ctrl_0/u5/timer [2]),
        .I2(\mem_ctrl_0/u5/timer [1]),
        .I3(\mem_ctrl_0/u5/timer [0]),
        .O(\timer[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \timer[3]_i_11 
       (.I0(\mem_ctrl_0/u5/tmr_ld_trfc ),
        .I1(\timer[3]_i_15_n_0 ),
        .O(\timer[3]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hE2FF)) 
    \timer[3]_i_12 
       (.I0(\mem_ctrl_0/sp_tms [27]),
        .I1(\row_adr[10]_i_3_n_0 ),
        .I2(\mem_ctrl_0/tms [27]),
        .I3(\timer[7]_i_16_n_0 ),
        .O(\timer[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFFFFFFF)) 
    \timer[3]_i_13 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/csc_s [1]),
        .I2(\mem_ctrl_0/u5/mem_ack_d1 ),
        .I3(\mem_ctrl_0/csc_s [2]),
        .I4(wb_cycle_i_4_n_0),
        .I5(\mem_ctrl_0/u5/state [4]),
        .O(\timer[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000120040008000)) 
    \timer[3]_i_14 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(init_ack_r_i_2_n_0),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\mem_ctrl_0/u5/state [3]),
        .O(\mem_ctrl_0/u5/tmr_ld_trfc ));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \timer[3]_i_15 
       (.I0(\FSM_sequential_state[3]_i_22_n_0 ),
        .I1(\mem_ctrl_0/u5/state [2]),
        .I2(\mem_ctrl_0/u5/state [4]),
        .I3(init_ack_r_i_2_n_0),
        .I4(\mem_ctrl_0/u5/state [3]),
        .I5(\mem_ctrl_0/u5/tmr_ld_trcd ),
        .O(\timer[3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFF600F6)) 
    \timer[3]_i_2 
       (.I0(\timer2[7]_i_2_n_0 ),
        .I1(\timer[3]_i_8_n_0 ),
        .I2(\timer[7]_i_9_n_0 ),
        .I3(\mem_ctrl_0/u5/tmr_ld_trdv ),
        .I4(\timer[3]_i_9_n_0 ),
        .O(\timer[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0008000800080)) 
    \timer[3]_i_3 
       (.I0(\timer[7]_i_10_n_0 ),
        .I1(\timer[3]_i_10_n_0 ),
        .I2(\timer[7]_i_9_n_0 ),
        .I3(\mem_ctrl_0/u5/tmr_ld_trdv ),
        .I4(\timer[3]_i_11_n_0 ),
        .I5(\timer[3]_i_12_n_0 ),
        .O(\timer[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000040000)) 
    \timer[3]_i_4 
       (.I0(\timer[3]_i_13_n_0 ),
        .I1(\FSM_sequential_state[3]_i_19_n_0 ),
        .I2(\mem_ctrl_0/u5/state [5]),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/u5/state [0]),
        .I5(\mem_ctrl_0/u5/state [1]),
        .O(\mem_ctrl_0/u5/tmr_ld_twr2 ));
  LUT6 #(
    .INIT(64'h0000003800000000)) 
    \timer[3]_i_5 
       (.I0(\mem_ctrl_0/u5/tmr_done ),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [1]),
        .I3(mc_c_oe_i_6_n_0),
        .I4(\mem_ctrl_0/u5/state [6]),
        .I5(\mem_ctrl_0/u5/state [5]),
        .O(\mem_ctrl_0/u5/tmr_ld_trdz ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer[3]_i_6 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [11]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [11]),
        .O(\timer[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer[3]_i_7 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [15]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [15]),
        .O(\timer[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h8A80AAAA)) 
    \timer[3]_i_8 
       (.I0(\timer[2]_i_6_n_0 ),
        .I1(\mem_ctrl_0/tms [22]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_tms [22]),
        .I4(\timer[7]_i_16_n_0 ),
        .O(\timer[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer[3]_i_9 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [3]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [3]),
        .O(\timer[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h444400004FF40000)) 
    \timer[4]_i_1 
       (.I0(\timer[4]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u5/tmr_ld_trdv ),
        .I2(\mem_ctrl_0/u5/timer [4]),
        .I3(\timer[4]_i_3_n_0 ),
        .I4(\timer[7]_i_5_n_0 ),
        .I5(\timer[7]_i_4_n_0 ),
        .O(\timer[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer[4]_i_2 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [4]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [4]),
        .O(\timer[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \timer[4]_i_3 
       (.I0(\mem_ctrl_0/u5/timer [2]),
        .I1(\mem_ctrl_0/u5/timer [1]),
        .I2(\mem_ctrl_0/u5/timer [0]),
        .I3(\mem_ctrl_0/u5/timer [3]),
        .O(\timer[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h444400004FF40000)) 
    \timer[5]_i_1 
       (.I0(\timer[5]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u5/tmr_ld_trdv ),
        .I2(\mem_ctrl_0/u5/timer [5]),
        .I3(\timer[5]_i_3_n_0 ),
        .I4(\timer[7]_i_5_n_0 ),
        .I5(\timer[7]_i_4_n_0 ),
        .O(\timer[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer[5]_i_2 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [5]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [5]),
        .O(\timer[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \timer[5]_i_3 
       (.I0(\mem_ctrl_0/u5/timer [3]),
        .I1(\mem_ctrl_0/u5/timer [0]),
        .I2(\mem_ctrl_0/u5/timer [1]),
        .I3(\mem_ctrl_0/u5/timer [2]),
        .I4(\mem_ctrl_0/u5/timer [4]),
        .O(\timer[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h444400004FF40000)) 
    \timer[6]_i_1 
       (.I0(\timer[6]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u5/tmr_ld_trdv ),
        .I2(\mem_ctrl_0/u5/timer [6]),
        .I3(\timer[7]_i_3_n_0 ),
        .I4(\timer[7]_i_5_n_0 ),
        .I5(\timer[7]_i_4_n_0 ),
        .O(\timer[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \timer[6]_i_2 
       (.I0(\timer[7]_i_16_n_0 ),
        .I1(\mem_ctrl_0/sp_tms [6]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/tms [6]),
        .O(\timer[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FBFFFFFFFF)) 
    \timer[7]_i_1 
       (.I0(\mem_ctrl_0/u5/timer [6]),
        .I1(\timer[7]_i_3_n_0 ),
        .I2(\mem_ctrl_0/u5/timer [7]),
        .I3(\mem_ctrl_0/u5/mc_le ),
        .I4(\timer[7]_i_4_n_0 ),
        .I5(\timer[7]_i_5_n_0 ),
        .O(\timer[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5515555500000000)) 
    \timer[7]_i_10 
       (.I0(\mem_ctrl_0/u5/tmr_ld_tavav ),
        .I1(init_ack_r_i_2_n_0),
        .I2(wb_cycle_i_3_n_0),
        .I3(\mem_ctrl_0/u5/state [1]),
        .I4(\mem_ctrl_0/u5/state [4]),
        .I5(\timer[2]_i_8_n_0 ),
        .O(\timer[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A8888888)) 
    \timer[7]_i_11 
       (.I0(\FSM_sequential_state[3]_i_19_n_0 ),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(wb_cycle_i_4_n_0),
        .I3(\mem_ctrl_0/csc_s [2]),
        .I4(\timer[7]_i_18_n_0 ),
        .I5(\mem_ctrl_0/u5/state [2]),
        .O(\timer[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \timer[7]_i_12 
       (.I0(\mem_ctrl_0/u5/state [0]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .O(\timer[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBABF)) 
    \timer[7]_i_13 
       (.I0(\mem_ctrl_0/wb_write_go ),
        .I1(\mem_ctrl_0/csc [1]),
        .I2(\row_adr[10]_i_3_n_0 ),
        .I3(\mem_ctrl_0/sp_csc [1]),
        .I4(wb_wait_r2_i_1_n_0),
        .O(\timer[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h1110000000000000)) 
    \timer[7]_i_14 
       (.I0(mc_c_oe_i_4_n_0),
        .I1(\mem_ctrl_0/u5/p_69_in ),
        .I2(bank_open_i_3_n_0),
        .I3(bank_open_i_5_n_0),
        .I4(\mem_ctrl_0/u5/lookup_ready2 ),
        .I5(\mem_ctrl_0/csc_s [2]),
        .O(\timer[7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \timer[7]_i_15 
       (.I0(\mem_ctrl_0/u5/state [5]),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/state [1]),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\mem_ctrl_0/u5/state [6]),
        .O(\timer[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h4444444400004404)) 
    \timer[7]_i_16 
       (.I0(\timer[7]_i_19_n_0 ),
        .I1(\mem_ctrl_0/mc_c_oe_d ),
        .I2(wb_cycle_i_3_n_0),
        .I3(rfr_ack_r_i_2_n_0),
        .I4(\timer[7]_i_20_n_0 ),
        .I5(\timer[7]_i_21_n_0 ),
        .O(\timer[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \timer[7]_i_17 
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\timer[7]_i_22_n_0 ),
        .I2(\mem_ctrl_0/u5/state [6]),
        .I3(\mem_ctrl_0/u5/state [1]),
        .I4(\mem_ctrl_0/u5/state [0]),
        .I5(\mem_ctrl_0/u5/state [5]),
        .O(\mem_ctrl_0/u5/tmr_ld_tavav ));
  LUT6 #(
    .INIT(64'hD0D0D0000000D000)) 
    \timer[7]_i_18 
       (.I0(atahost_o[19]),
        .I1(atahost_o[20]),
        .I2(\mem_ctrl_0/wb_write_go ),
        .I3(\mem_ctrl_0/sp_csc [1]),
        .I4(\row_adr[10]_i_3_n_0 ),
        .I5(\mem_ctrl_0/csc [1]),
        .O(\timer[7]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \timer[7]_i_19 
       (.I0(\mem_ctrl_0/rfr_ack ),
        .I1(\mem_ctrl_0/susp_sel ),
        .O(\timer[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h888800008FF80000)) 
    \timer[7]_i_2 
       (.I0(\mem_ctrl_0/u5/tmr_ld_trdv ),
        .I1(\timer[7]_i_7_n_0 ),
        .I2(\mem_ctrl_0/u5/timer [7]),
        .I3(\timer[7]_i_8_n_0 ),
        .I4(\timer[7]_i_5_n_0 ),
        .I5(\timer[7]_i_4_n_0 ),
        .O(\timer[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \timer[7]_i_20 
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [4]),
        .I3(\mem_ctrl_0/u5/state [2]),
        .I4(\mem_ctrl_0/u5/state [3]),
        .O(\timer[7]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF2A)) 
    \timer[7]_i_21 
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [0]),
        .I2(\mem_ctrl_0/u5/state [1]),
        .I3(\mem_ctrl_0/u5/state [5]),
        .I4(\mem_ctrl_0/u5/state [6]),
        .O(\timer[7]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \timer[7]_i_22 
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [4]),
        .O(\timer[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \timer[7]_i_3 
       (.I0(\mem_ctrl_0/u5/timer [4]),
        .I1(\mem_ctrl_0/u5/timer [2]),
        .I2(\mem_ctrl_0/u5/timer [1]),
        .I3(\mem_ctrl_0/u5/timer [0]),
        .I4(\mem_ctrl_0/u5/timer [3]),
        .I5(\mem_ctrl_0/u5/timer [5]),
        .O(\timer[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \timer[7]_i_4 
       (.I0(\timer[7]_i_9_n_0 ),
        .I1(\mem_ctrl_0/u5/tmr_ld_trdv ),
        .I2(\timer[7]_i_10_n_0 ),
        .O(\timer[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5155554555555555)) 
    \timer[7]_i_5 
       (.I0(\mem_ctrl_0/u5/tmr_ld_trdz ),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/state [0]),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/u5/state [5]),
        .I5(\timer[7]_i_11_n_0 ),
        .O(\timer[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022222F22)) 
    \timer[7]_i_6 
       (.I0(\mem_ctrl_0/u5/state [5]),
        .I1(\timer[7]_i_12_n_0 ),
        .I2(\timer[7]_i_13_n_0 ),
        .I3(\timer[7]_i_14_n_0 ),
        .I4(\FSM_sequential_state[5]_i_6_n_0 ),
        .I5(\timer[7]_i_15_n_0 ),
        .O(\mem_ctrl_0/u5/tmr_ld_trdv ));
  LUT4 #(
    .INIT(16'hE2FF)) 
    \timer[7]_i_7 
       (.I0(\mem_ctrl_0/sp_tms [7]),
        .I1(\row_adr[10]_i_3_n_0 ),
        .I2(\mem_ctrl_0/tms [7]),
        .I3(\timer[7]_i_16_n_0 ),
        .O(\timer[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timer[7]_i_8 
       (.I0(\timer[7]_i_3_n_0 ),
        .I1(\mem_ctrl_0/u5/timer [6]),
        .O(\timer[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5155555555555555)) 
    \timer[7]_i_9 
       (.I0(\mem_ctrl_0/u5/tmr_ld_trp ),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(\mem_ctrl_0/u5/state [2]),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/u5/state [1]),
        .I5(init_ack_r_i_2_n_0),
        .O(\timer[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    tmr2_done_i_1
       (.I0(\mem_ctrl_0/u5/timer2 [8]),
        .I1(\timer2[8]_i_3_n_0 ),
        .I2(\timer2[8]_i_4_n_0 ),
        .I3(\mem_ctrl_0/u5/tmr2_ld_tscsto ),
        .I4(\timer2[8]_i_6_n_0 ),
        .O(\mem_ctrl_0/u5/tmr2_done0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tmr_done_i_1
       (.I0(\mem_ctrl_0/u5/timer [6]),
        .I1(\timer[7]_i_3_n_0 ),
        .I2(\mem_ctrl_0/u5/timer [7]),
        .O(\mem_ctrl_0/u5/timer_is_zero ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[0]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[0] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[0] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[10]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[10] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[10] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[11]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[11] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[11] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[12]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[12] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[12] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[13]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[13] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[13] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[14]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[14] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[14] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[15]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[15] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[15] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[16]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[16] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[16] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[17]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[17] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[17] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[18]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[18] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[18] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[19]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[19] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[19] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[1]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[1] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[1] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[20]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[20] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[20] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[21]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[21] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[21] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[22]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[22] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[22] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[23]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[23] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[23] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[24]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[24] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[24] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[25]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[25] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[25] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[26]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[26] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[26] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFF45)) 
    \tms[27]_i_1 
       (.I0(\csc[11]_i_7_n_0 ),
        .I1(\csc[11]_i_6_n_0 ),
        .I2(\tms[27]_i_3_n_0 ),
        .I3(\csc[11]_i_3_n_0 ),
        .I4(\mem_ctrl_0/u0/rf_we ),
        .I5(rf_we_i_2_n_0),
        .O(\tms[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[27]_i_2 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[27] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[27] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \tms[27]_i_3 
       (.I0(\csc[11]_i_4_n_0 ),
        .I1(\csc[11]_i_15_n_0 ),
        .I2(\mem_ctrl_0/u5/state [6]),
        .I3(\mem_ctrl_0/wb_cycle ),
        .I4(\mem_ctrl_0/u5/state [5]),
        .I5(\mem_ctrl_0/u5/cs_le_d41_out ),
        .O(\tms[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8808880800008808)) 
    \tms[27]_i_4 
       (.I0(\mem_ctrl_0/u5/tmr_done ),
        .I1(\mem_ctrl_0/csc_s [10]),
        .I2(atahost_o[19]),
        .I3(atahost_o[20]),
        .I4(\mem_ctrl_0/u5/oe_d2 ),
        .I5(\mem_ctrl_0/wb_write_go ),
        .O(\mem_ctrl_0/u5/cs_le_d41_out ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[2]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[2] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[2] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \tms[31]_i_1 
       (.I0(\mem_ctrl_0/u0/p_0_in [0]),
        .I1(\mem_ctrl_0/u0/rf_we ),
        .I2(\mem_ctrl_0/u0/p_0_in1_in ),
        .I3(\mem_ctrl_0/u0/p_0_in [3]),
        .I4(\mem_ctrl_0/u0/p_0_in [2]),
        .I5(\mem_ctrl_0/u0/p_0_in [1]),
        .O(\tms[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \tms[31]_i_1__0 
       (.I0(\mem_ctrl_0/u0/p_0_in [0]),
        .I1(\mem_ctrl_0/u0/rf_we ),
        .I2(\mem_ctrl_0/u0/p_0_in1_in ),
        .I3(\mem_ctrl_0/u0/p_0_in [3]),
        .I4(\mem_ctrl_0/u0/p_0_in [2]),
        .I5(\mem_ctrl_0/u0/p_0_in [1]),
        .O(\mem_ctrl_0/u0/tms0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[3]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[3] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[3] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[4]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[4] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[4] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[5]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[5] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[5] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[6]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[6] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[6] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[7]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[7] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[7] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[8]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[8] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[8] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8070007000700)) 
    \tms[9]_i_1 
       (.I0(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I1(atahost_o[18]),
        .I2(\csc[11]_i_8_n_0 ),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[9] ),
        .I4(\mem_ctrl_0/u0/u1/tms_reg_n_0_[9] ),
        .I5(\mem_ctrl_0/u0/sel0 ),
        .O(\tms[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \to_cnt[0]_i_1 
       (.I0(\ac97_0/u2/bit_clk_e ),
        .I1(\ac97_0/u2/to_cnt_reg__0 [0]),
        .O(\ac97_0/p_0_in__2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \to_cnt[0]_i_1__0 
       (.I0(\ac97_1/u2/to_cnt_reg__0 [0]),
        .I1(\ac97_1/u2/bit_clk_e ),
        .O(\to_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \to_cnt[1]_i_1 
       (.I0(\ac97_0/u2/to_cnt_reg__0 [1]),
        .I1(\ac97_0/u2/to_cnt_reg__0 [0]),
        .I2(\ac97_0/u2/bit_clk_e ),
        .O(\ac97_0/p_0_in__2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \to_cnt[1]_i_1__0 
       (.I0(\ac97_1/u2/bit_clk_e ),
        .I1(\ac97_1/u2/to_cnt_reg__0 [1]),
        .I2(\ac97_1/u2/to_cnt_reg__0 [0]),
        .O(\ac97_1/p_0_in__2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \to_cnt[2]_i_1 
       (.I0(\ac97_1/u2/to_cnt_reg__0 [0]),
        .I1(\ac97_1/u2/to_cnt_reg__0 [1]),
        .I2(\ac97_1/u2/to_cnt_reg__0 [2]),
        .I3(\ac97_1/u2/bit_clk_e ),
        .O(\ac97_1/p_0_in__2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \to_cnt[2]_i_1__0 
       (.I0(\ac97_0/u2/bit_clk_e ),
        .I1(\ac97_0/u2/to_cnt_reg__0 [0]),
        .I2(\ac97_0/u2/to_cnt_reg__0 [1]),
        .I3(\ac97_0/u2/to_cnt_reg__0 [2]),
        .O(\to_cnt[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \to_cnt[3]_i_1 
       (.I0(\ac97_1/u2/to_cnt_reg__0 [1]),
        .I1(\ac97_1/u2/to_cnt_reg__0 [0]),
        .I2(\ac97_1/u2/to_cnt_reg__0 [2]),
        .I3(\ac97_1/u2/to_cnt_reg__0 [3]),
        .I4(\ac97_1/u2/bit_clk_e ),
        .O(\ac97_1/p_0_in__2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \to_cnt[3]_i_1__0 
       (.I0(\ac97_0/u2/bit_clk_e ),
        .I1(\ac97_0/u2/to_cnt_reg__0 [1]),
        .I2(\ac97_0/u2/to_cnt_reg__0 [0]),
        .I3(\ac97_0/u2/to_cnt_reg__0 [2]),
        .I4(\ac97_0/u2/to_cnt_reg__0 [3]),
        .O(\to_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \to_cnt[4]_i_1 
       (.I0(\ac97_1/u2/to_cnt_reg__0 [2]),
        .I1(\ac97_1/u2/to_cnt_reg__0 [0]),
        .I2(\ac97_1/u2/to_cnt_reg__0 [1]),
        .I3(\ac97_1/u2/to_cnt_reg__0 [3]),
        .I4(\ac97_1/u2/to_cnt_reg__0 [4]),
        .I5(\ac97_1/u2/bit_clk_e ),
        .O(\ac97_1/p_0_in__2 [4]));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \to_cnt[4]_i_1__0 
       (.I0(\ac97_0/u2/bit_clk_e ),
        .I1(\ac97_0/u2/to_cnt_reg__0 [3]),
        .I2(\ac97_0/u2/to_cnt_reg__0 [2]),
        .I3(\ac97_0/u2/to_cnt_reg__0 [0]),
        .I4(\ac97_0/u2/to_cnt_reg__0 [1]),
        .I5(\ac97_0/u2/to_cnt_reg__0 [4]),
        .O(\to_cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \to_cnt[5]_i_1 
       (.I0(\ac97_1/u2/bit_clk_e ),
        .I1(\ac97_1/u2/to_cnt_reg__0 [5]),
        .I2(\ac97_1/u2/to_cnt_reg__0 [3]),
        .I3(\ac97_1/u2/to_cnt_reg__0 [4]),
        .I4(\ac97_1/u2/to_cnt_reg__0 [2]),
        .I5(\to_cnt[5]_i_3__0_n_0 ),
        .O(\to_cnt[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \to_cnt[5]_i_1__0 
       (.I0(\ac97_0/u2/bit_clk_e ),
        .I1(\ac97_0/to ),
        .O(\to_cnt[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \to_cnt[5]_i_2 
       (.I0(\to_cnt[5]_i_3_n_0 ),
        .I1(\ac97_0/u2/to_cnt_reg__0 [4]),
        .I2(\ac97_0/u2/to_cnt_reg__0 [5]),
        .I3(\ac97_0/u2/bit_clk_e ),
        .O(\ac97_0/p_0_in__2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h00B4)) 
    \to_cnt[5]_i_2__0 
       (.I0(\to_cnt[5]_i_4_n_0 ),
        .I1(\ac97_1/u2/to_cnt_reg__0 [4]),
        .I2(\ac97_1/u2/to_cnt_reg__0 [5]),
        .I3(\ac97_1/u2/bit_clk_e ),
        .O(\ac97_1/p_0_in__2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \to_cnt[5]_i_3 
       (.I0(\ac97_0/u2/to_cnt_reg__0 [3]),
        .I1(\ac97_0/u2/to_cnt_reg__0 [2]),
        .I2(\ac97_0/u2/to_cnt_reg__0 [0]),
        .I3(\ac97_0/u2/to_cnt_reg__0 [1]),
        .O(\to_cnt[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \to_cnt[5]_i_3__0 
       (.I0(\ac97_1/u2/to_cnt_reg__0 [1]),
        .I1(\ac97_1/u2/to_cnt_reg__0 [0]),
        .O(\to_cnt[5]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \to_cnt[5]_i_4 
       (.I0(\ac97_1/u2/to_cnt_reg__0 [2]),
        .I1(\ac97_1/u2/to_cnt_reg__0 [0]),
        .I2(\ac97_1/u2/to_cnt_reg__0 [1]),
        .I3(\ac97_1/u2/to_cnt_reg__0 [3]),
        .O(\to_cnt[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[0]_i_1 
       (.I0(\ac97_0/crac_rd_done ),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [0]),
        .O(\u13/ints_r[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[0]_i_1__0 
       (.I0(\ac97_1/crac_rd_done ),
        .I1(\ac97_1/u13/ints [0]),
        .O(\u13/ints_r[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[10]_i_1 
       (.I0(\ac97_0/oc2_int_set [2]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [10]),
        .O(\u13/ints_r[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[10]_i_1__0 
       (.I0(\ac97_1/oc2_int_set [2]),
        .I1(\ac97_1/u13/ints [10]),
        .O(\u13/ints_r[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[11]_i_1 
       (.I0(\ac97_0/oc3_int_set [0]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [11]),
        .O(\u13/ints_r[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[11]_i_1__0 
       (.I0(\ac97_1/oc3_int_set [0]),
        .I1(\ac97_1/u13/ints [11]),
        .O(\u13/ints_r[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[12]_i_1 
       (.I0(\ac97_0/oc3_int_set [1]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [12]),
        .O(\u13/ints_r[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[12]_i_1__0 
       (.I0(\ac97_1/oc3_int_set [1]),
        .I1(\ac97_1/u13/ints [12]),
        .O(\u13/ints_r[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[13]_i_1 
       (.I0(\ac97_0/oc3_int_set [2]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [13]),
        .O(\u13/ints_r[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[13]_i_1__0 
       (.I0(\ac97_1/oc3_int_set [2]),
        .I1(\ac97_1/u13/ints [13]),
        .O(\u13/ints_r[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[14]_i_1 
       (.I0(\ac97_0/oc4_int_set [0]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [14]),
        .O(\u13/ints_r[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[14]_i_1__0 
       (.I0(\ac97_1/oc4_int_set [0]),
        .I1(\ac97_1/u13/ints [14]),
        .O(\u13/ints_r[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[15]_i_1 
       (.I0(\ac97_0/oc4_int_set [1]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [15]),
        .O(\u13/ints_r[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[15]_i_1__0 
       (.I0(\ac97_1/oc4_int_set [1]),
        .I1(\ac97_1/u13/ints [15]),
        .O(\u13/ints_r[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[16]_i_1 
       (.I0(\ac97_0/oc4_int_set [2]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [16]),
        .O(\u13/ints_r[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[16]_i_1__0 
       (.I0(\ac97_1/oc4_int_set [2]),
        .I1(\ac97_1/u13/ints [16]),
        .O(\u13/ints_r[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[17]_i_1 
       (.I0(\ac97_0/oc5_int_set [0]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [17]),
        .O(\u13/ints_r[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[17]_i_1__0 
       (.I0(\ac97_1/oc5_int_set [0]),
        .I1(\ac97_1/u13/ints [17]),
        .O(\u13/ints_r[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[18]_i_1 
       (.I0(\ac97_0/oc5_int_set [1]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [18]),
        .O(\u13/ints_r[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[18]_i_1__0 
       (.I0(\ac97_1/oc5_int_set [1]),
        .I1(\ac97_1/u13/ints [18]),
        .O(\u13/ints_r[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[19]_i_1 
       (.I0(\ac97_0/oc5_int_set [2]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [19]),
        .O(\u13/ints_r[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[19]_i_1__0 
       (.I0(\ac97_1/oc5_int_set [2]),
        .I1(\ac97_1/u13/ints [19]),
        .O(\u13/ints_r[19]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h55550400)) 
    \u13/ints_r[1]_i_1 
       (.I0(\ints_r[28]_i_2_n_0 ),
        .I1(\ac97_0/u15/valid_r ),
        .I2(\ac97_0/valid_s ),
        .I3(\ac97_0/crac_wr ),
        .I4(\ac97_0/u13/ints [1]),
        .O(\u13/ints_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    \u13/ints_r[1]_i_1__0 
       (.I0(\ac97_1/u15/valid_r ),
        .I1(\ac97_1/crac_wr ),
        .I2(\ac97_1/valid_s ),
        .I3(\ac97_1/u13/ints [1]),
        .O(\u13/ints_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[20]_i_1 
       (.I0(\ac97_0/ic0_int_set [0]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [20]),
        .O(\u13/ints_r[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[20]_i_1__0 
       (.I0(\ac97_1/ic0_int_set [0]),
        .I1(\ac97_1/u13/ints [20]),
        .O(\u13/ints_r[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[21]_i_1 
       (.I0(\ac97_0/ic0_int_set [1]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [21]),
        .O(\u13/ints_r[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[22]_i_1 
       (.I0(\ac97_0/ic0_int_set [2]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [22]),
        .O(\u13/ints_r[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[22]_i_1__0 
       (.I0(\ac97_1/ic0_int_set [2]),
        .I1(\ac97_1/u13/ints [22]),
        .O(\u13/ints_r[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[23]_i_1 
       (.I0(\ac97_0/ic1_int_set [0]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [23]),
        .O(\u13/ints_r[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[23]_i_1__0 
       (.I0(\ac97_1/ic1_int_set [0]),
        .I1(\ac97_1/u13/ints [23]),
        .O(\u13/ints_r[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[24]_i_1 
       (.I0(\ac97_0/ic1_int_set [1]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [24]),
        .O(\u13/ints_r[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[25]_i_1 
       (.I0(\ac97_0/ic1_int_set [2]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [25]),
        .O(\u13/ints_r[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[25]_i_1__0 
       (.I0(\ac97_1/ic1_int_set [2]),
        .I1(\ac97_1/u13/ints [25]),
        .O(\u13/ints_r[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[26]_i_1 
       (.I0(\ac97_0/ic2_int_set [0]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [26]),
        .O(\u13/ints_r[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[26]_i_1__0 
       (.I0(\ac97_1/ic2_int_set [0]),
        .I1(\ac97_1/u13/ints [26]),
        .O(\u13/ints_r[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[27]_i_1 
       (.I0(\ac97_0/ic2_int_set [1]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [27]),
        .O(\u13/ints_r[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[28]_i_1 
       (.I0(\ac97_0/ic2_int_set [2]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [28]),
        .O(\u13/ints_r[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[28]_i_1__0 
       (.I0(\ac97_1/ic2_int_set [2]),
        .I1(\ac97_1/u13/ints [28]),
        .O(\u13/ints_r[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[2]_i_1 
       (.I0(\ac97_0/oc0_int_set [0]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [2]),
        .O(\u13/ints_r[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[2]_i_1__0 
       (.I0(\ac97_1/oc0_int_set [0]),
        .I1(\ac97_1/u13/ints [2]),
        .O(\u13/ints_r[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[3]_i_1 
       (.I0(\ac97_0/oc0_int_set [1]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [3]),
        .O(\u13/ints_r[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[3]_i_1__0 
       (.I0(\ac97_1/oc0_int_set [1]),
        .I1(\ac97_1/u13/ints [3]),
        .O(\u13/ints_r[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[4]_i_1 
       (.I0(\ac97_0/oc0_int_set [2]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [4]),
        .O(\u13/ints_r[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[4]_i_1__0 
       (.I0(\ac97_1/oc0_int_set [2]),
        .I1(\ac97_1/u13/ints [4]),
        .O(\u13/ints_r[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[5]_i_1 
       (.I0(\ac97_0/oc1_int_set [0]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [5]),
        .O(\u13/ints_r[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[5]_i_1__0 
       (.I0(\ac97_1/oc1_int_set [0]),
        .I1(\ac97_1/u13/ints [5]),
        .O(\u13/ints_r[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[6]_i_1 
       (.I0(\ac97_0/oc1_int_set [1]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [6]),
        .O(\u13/ints_r[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[6]_i_1__0 
       (.I0(\ac97_1/oc1_int_set [1]),
        .I1(\ac97_1/u13/ints [6]),
        .O(\u13/ints_r[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[7]_i_1 
       (.I0(\ac97_0/oc1_int_set [2]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [7]),
        .O(\u13/ints_r[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[7]_i_1__0 
       (.I0(\ac97_1/oc1_int_set [2]),
        .I1(\ac97_1/u13/ints [7]),
        .O(\u13/ints_r[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[8]_i_1 
       (.I0(\ac97_0/oc2_int_set [0]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [8]),
        .O(\u13/ints_r[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[8]_i_1__0 
       (.I0(\ac97_1/oc2_int_set [0]),
        .I1(\ac97_1/u13/ints [8]),
        .O(\u13/ints_r[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \u13/ints_r[9]_i_1 
       (.I0(\ac97_0/oc2_int_set [1]),
        .I1(\ints_r[28]_i_2_n_0 ),
        .I2(\ac97_0/u13/ints [9]),
        .O(\u13/ints_r[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \u13/ints_r[9]_i_1__0 
       (.I0(\ac97_1/oc2_int_set [1]),
        .I1(\ac97_1/u13/ints [9]),
        .O(\u13/ints_r[9]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h88888E88)) 
    \u14/u0/en_out_l_i_1 
       (.I0(\ac97_0/out_slt0 [12]),
        .I1(\ac97_0/valid_s ),
        .I2(\ac97_0/u14/u0/full_empty_r ),
        .I3(\ac97_0/u13/occ0_r_reg_n_0_[0] ),
        .I4(\ac97_0/u13/occ0_r_reg_n_0_[1] ),
        .O(\u14/u0/en_out_l_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h88888E88)) 
    \u14/u1/en_out_l_i_1 
       (.I0(\ac97_0/out_slt0 [11]),
        .I1(\ac97_0/valid_s ),
        .I2(\ac97_0/u14/u1/full_empty_r ),
        .I3(\ac97_0/u13/occ0_r_reg_n_0_[8] ),
        .I4(\ac97_0/u13/occ0_r_reg_n_0_[9] ),
        .O(\u14/u1/en_out_l_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h88888E88)) 
    \u14/u2/en_out_l_i_1 
       (.I0(\ac97_0/out_slt0 [9]),
        .I1(\ac97_0/valid_s ),
        .I2(\ac97_0/u14/u2/full_empty_r ),
        .I3(\ac97_0/u13/occ0_r_reg_n_0_[16] ),
        .I4(\ac97_0/u13/occ0_r_reg_n_0_[17] ),
        .O(\u14/u2/en_out_l_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h88888E88)) 
    \u14/u3/en_out_l_i_1 
       (.I0(\ac97_0/out_slt0 [8]),
        .I1(\ac97_0/valid_s ),
        .I2(\ac97_0/u14/u3/full_empty_r ),
        .I3(\ac97_0/u13/occ0_r_reg_n_0_[24] ),
        .I4(\ac97_0/u13/occ0_r_reg_n_0_[25] ),
        .O(\u14/u3/en_out_l_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h88888E88)) 
    \u14/u4/en_out_l_i_1 
       (.I0(\ac97_0/out_slt0 [7]),
        .I1(\ac97_0/valid_s ),
        .I2(\ac97_0/u14/u4/full_empty_r ),
        .I3(\ac97_0/u13/occ1_r_reg_n_0_[0] ),
        .I4(\ac97_0/u13/occ1_r_reg_n_0_[1] ),
        .O(\u14/u4/en_out_l_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h88888E88)) 
    \u14/u5/en_out_l_i_1 
       (.I0(\ac97_0/out_slt0 [6]),
        .I1(\ac97_0/valid_s ),
        .I2(\ac97_0/u14/u5/full_empty_r ),
        .I3(\ac97_0/u13/occ1_r_reg_n_0_[8] ),
        .I4(\ac97_0/u13/occ1_r_reg_n_0_[9] ),
        .O(\u14/u5/en_out_l_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h88E8)) 
    \u14/u6/en_out_l_i_1 
       (.I0(\ac97_0/u14/u6/en_out_l_reg_n_0 ),
        .I1(\ac97_0/in_valid_s [0]),
        .I2(\ac97_0/u13/icc_r_reg_n_0_[0] ),
        .I3(\ac97_0/u14/u6/full_empty_r ),
        .O(\u14/u6/en_out_l_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h88E8)) 
    \u14/u7/en_out_l_i_1 
       (.I0(\ac97_0/u14/u7/en_out_l_reg_n_0 ),
        .I1(\ac97_0/in_valid_s [1]),
        .I2(\ac97_0/u13/icc_r_reg_n_0_[8] ),
        .I3(\ac97_0/u14/u7/full_empty_r ),
        .O(\u14/u7/en_out_l_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \u14/u7/en_out_l_i_1__0 
       (.I0(\ac97_1/in_valid_s [1]),
        .I1(\ac97_1/u14/u7/en_out_l_reg_n_0 ),
        .O(\u14/u7/en_out_l_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h88E8)) 
    \u14/u8/en_out_l_i_1 
       (.I0(\ac97_0/u14/u8/en_out_l_reg_n_0 ),
        .I1(\ac97_0/in_valid_s [2]),
        .I2(\ac97_0/u13/icc_r_reg_n_0_[16] ),
        .I3(\ac97_0/u14/u8/full_empty_r ),
        .O(\u14/u8/en_out_l_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \u14/u8/en_out_l_i_1__0 
       (.I0(\ac97_1/in_valid_s [2]),
        .I1(\ac97_1/u14/u8/en_out_l_reg_n_0 ),
        .O(\u14/u8/en_out_l_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFFF88888888)) 
    \u15/crac_rd_i_1 
       (.I0(\ac97_0/u15/crac_we_r ),
        .I1(\ac97_0/out_slt1 ),
        .I2(\ac97_0/u15/valid_r ),
        .I3(\ac97_0/valid_s ),
        .I4(\ac97_0/u15/rdd1 ),
        .I5(\ac97_0/u15/crac_rd ),
        .O(\u15/crac_rd_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8FFF88888888)) 
    \u15/crac_rd_i_1__0 
       (.I0(\ac97_1/out_slt1 ),
        .I1(\ac97_1/u15/crac_we_r ),
        .I2(\ac97_1/u15/rdd1 ),
        .I3(\ac97_1/valid_s ),
        .I4(\ac97_1/u15/valid_r ),
        .I5(\ac97_1/u15/crac_rd ),
        .O(\u15/crac_rd_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB0F00)) 
    \u15/crac_wr_i_1 
       (.I0(\ac97_0/valid_s ),
        .I1(\ac97_0/u15/valid_r ),
        .I2(\ac97_0/out_slt1 ),
        .I3(\ac97_0/u15/crac_we_r ),
        .I4(\ac97_0/crac_wr ),
        .O(\u15/crac_wr_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF4FF4444)) 
    \u15/crac_wr_i_1__0 
       (.I0(\ac97_1/out_slt1 ),
        .I1(\ac97_1/u15/crac_we_r ),
        .I2(\ac97_1/valid_s ),
        .I3(\ac97_1/u15/valid_r ),
        .I4(\ac97_1/crac_wr ),
        .O(\u15/crac_wr_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \u15/rdd1_i_1 
       (.I0(\ac97_0/valid_s ),
        .I1(\ac97_0/u15/valid_r ),
        .I2(\ac97_0/u15/crac_rd ),
        .I3(\ac97_0/u15/rdd1 ),
        .O(\u15/rdd1_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \u15/rdd1_i_1__0 
       (.I0(\ac97_1/valid_s ),
        .I1(\ac97_1/u15/valid_r ),
        .I2(\ac97_1/u15/crac_rd ),
        .I3(\ac97_1/u15/rdd1 ),
        .O(\u15/rdd1_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4CFF4C4C4C4C4C4C)) 
    \u15/rdd2_i_1 
       (.I0(\ac97_0/crac_rd_done ),
        .I1(\ac97_0/u15/rdd2 ),
        .I2(\ac97_0/u15/rdd3 ),
        .I3(\ac97_0/valid_s ),
        .I4(\ac97_0/u15/valid_r ),
        .I5(\ac97_0/u15/crac_rd ),
        .O(\u15/rdd2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F222222AFAAAAAA)) 
    \u15/rdd2_i_1__0 
       (.I0(\ac97_1/u15/rdd2 ),
        .I1(\ac97_1/u15/rdd3 ),
        .I2(\ac97_1/valid_s ),
        .I3(\ac97_1/u15/crac_rd ),
        .I4(\ac97_1/u15/valid_r ),
        .I5(\ac97_1/crac_rd_done ),
        .O(\u15/rdd2_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h75553000)) 
    \u15/rdd3_i_1 
       (.I0(\ac97_0/crac_rd_done ),
        .I1(\ac97_0/u15/valid_r ),
        .I2(\ac97_0/valid_s ),
        .I3(\ac97_0/u15/rdd2 ),
        .I4(\ac97_0/u15/rdd3 ),
        .O(\u15/rdd3_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \u15/rdd3_i_1__0 
       (.I0(\ac97_1/u15/rdd2 ),
        .I1(\ac97_1/valid_s ),
        .I2(\ac97_1/u15/valid_r ),
        .I3(\ac97_1/crac_rd_done ),
        .I4(\ac97_1/u15/rdd3 ),
        .O(\u15/rdd3_i_1__0_n_0 ));
  IBUF \userInput_o_IBUF[0]_inst 
       (.I(userInput_o[0]),
        .O(userInput_o_IBUF[0]));
  IBUF \userInput_o_IBUF[10]_inst 
       (.I(userInput_o[10]),
        .O(userInput_o_IBUF[10]));
  IBUF \userInput_o_IBUF[11]_inst 
       (.I(userInput_o[11]),
        .O(userInput_o_IBUF[11]));
  IBUF \userInput_o_IBUF[12]_inst 
       (.I(userInput_o[12]),
        .O(userInput_o_IBUF[12]));
  IBUF \userInput_o_IBUF[13]_inst 
       (.I(userInput_o[13]),
        .O(userInput_o_IBUF[13]));
  IBUF \userInput_o_IBUF[14]_inst 
       (.I(userInput_o[14]),
        .O(userInput_o_IBUF[14]));
  IBUF \userInput_o_IBUF[15]_inst 
       (.I(userInput_o[15]),
        .O(userInput_o_IBUF[15]));
  IBUF \userInput_o_IBUF[1]_inst 
       (.I(userInput_o[1]),
        .O(userInput_o_IBUF[1]));
  IBUF \userInput_o_IBUF[2]_inst 
       (.I(userInput_o[2]),
        .O(userInput_o_IBUF[2]));
  IBUF \userInput_o_IBUF[3]_inst 
       (.I(userInput_o[3]),
        .O(userInput_o_IBUF[3]));
  IBUF \userInput_o_IBUF[4]_inst 
       (.I(userInput_o[4]),
        .O(userInput_o_IBUF[4]));
  IBUF \userInput_o_IBUF[5]_inst 
       (.I(userInput_o[5]),
        .O(userInput_o_IBUF[5]));
  IBUF \userInput_o_IBUF[6]_inst 
       (.I(userInput_o[6]),
        .O(userInput_o_IBUF[6]));
  IBUF \userInput_o_IBUF[7]_inst 
       (.I(userInput_o[7]),
        .O(userInput_o_IBUF[7]));
  IBUF \userInput_o_IBUF[8]_inst 
       (.I(userInput_o[8]),
        .O(userInput_o_IBUF[8]));
  IBUF \userInput_o_IBUF[9]_inst 
       (.I(userInput_o[9]),
        .O(userInput_o_IBUF[9]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hEFEEEEEE)) 
    valid_s1_reg_srl2_i_1
       (.I0(\ac97_0/u2/cnt_reg__0 [7]),
        .I1(\ac97_0/u2/cnt_reg__0 [6]),
        .I2(valid_s1_reg_srl2_i_2__0_n_0),
        .I3(\ac97_0/u2/cnt_reg__0 [4]),
        .I4(\ac97_0/u2/cnt_reg__0 [5]),
        .O(valid_s1_reg_srl2_i_1_n_0));
  LUT6 #(
    .INIT(64'hEFEFEEEEEFEEEEEE)) 
    valid_s1_reg_srl2_i_1__0
       (.I0(\ac97_1/u2/cnt_reg__0 [7]),
        .I1(\ac97_1/u2/cnt_reg__0 [6]),
        .I2(valid_s1_reg_srl2_i_2_n_0),
        .I3(\ac97_1/u2/cnt_reg__0 [1]),
        .I4(\ac97_1/u2/cnt_reg__0 [3]),
        .I5(\ac97_1/u2/cnt_reg__0 [2]),
        .O(valid_s1_reg_srl2_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    valid_s1_reg_srl2_i_2
       (.I0(\ac97_1/u2/cnt_reg__0 [4]),
        .I1(\ac97_1/u2/cnt_reg__0 [5]),
        .O(valid_s1_reg_srl2_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    valid_s1_reg_srl2_i_2__0
       (.I0(\ac97_0/u2/cnt_reg__0 [2]),
        .I1(\ac97_0/u2/cnt_reg__0 [1]),
        .I2(\ac97_0/u2/cnt_reg__0 [3]),
        .O(valid_s1_reg_srl2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h808080FF80808080)) 
    wb_ack_o_i_1
       (.I0(wb_ack_o_i_2_n_0),
        .I1(\mem_ctrl_0/mem_ack ),
        .I2(wb_err_i_2_n_0),
        .I3(\mem_ctrl_0/u6/wb_ack_o_reg_n_0 ),
        .I4(rf_we_i_2_n_0),
        .I5(wb_ack_o_i_3_n_0),
        .O(wb_ack_o_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    wb_ack_o_i_2
       (.I0(atahost_o[11]),
        .I1(atahost_o[12]),
        .I2(atahost_o[13]),
        .O(wb_ack_o_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h08)) 
    wb_ack_o_i_3
       (.I0(atahost_o[12]),
        .I1(atahost_o[11]),
        .I2(atahost_o[13]),
        .O(wb_ack_o_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFB0FF00)) 
    wb_cycle_i_1
       (.I0(wb_ack_o_i_2_n_0),
        .I1(atahost_o[20]),
        .I2(atahost_o[19]),
        .I3(\mem_ctrl_0/u5/wb_cycle_set ),
        .I4(\mem_ctrl_0/wb_cycle ),
        .O(wb_cycle_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    wb_cycle_i_2
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(init_ack_r_i_2_n_0),
        .I3(wb_cycle_i_3_n_0),
        .I4(\mem_ctrl_0/u5/state [0]),
        .I5(wb_cycle_i_4_n_0),
        .O(\mem_ctrl_0/u5/wb_cycle_set ));
  LUT2 #(
    .INIT(4'h1)) 
    wb_cycle_i_3
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .O(wb_cycle_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000A8A800A8)) 
    wb_cycle_i_4
       (.I0(\mem_ctrl_0/u5/lookup_ready2 ),
        .I1(bank_open_i_5_n_0),
        .I2(bank_open_i_3_n_0),
        .I3(\mem_ctrl_0/u5/oe_d2 ),
        .I4(\mem_ctrl_0/wb_write_go ),
        .I5(mc_c_oe_i_4_n_0),
        .O(wb_cycle_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \wb_data_o[0]_i_1 
       (.I0(wb_ack_o_i_2_n_0),
        .I1(atahost_o[38]),
        .I2(atahost_o[37]),
        .I3(\wb_data_o[0]_i_2_n_0 ),
        .I4(\wb_data_o[0]_i_3_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[0]_i_1__0 
       (.I0(\wb_data_o[12]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [0]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[0]_i_2__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[0]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [0]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [0]),
        .I4(\wb_data_o[24]_i_2__1_n_0 ),
        .I5(\wb_data_o[0]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[0]_i_2 
       (.I0(\mem_ctrl_0/u0/csr_r [0]),
        .I1(ac97_0_i[35]),
        .I2(\wb_data_o[10]_i_4_n_0 ),
        .I3(\mem_ctrl_0/u0/csc_mask [0]),
        .I4(\wb_data_o[10]_i_5_n_0 ),
        .I5(\wb_data_o[0]_i_4_n_0 ),
        .O(\wb_data_o[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFAAAA)) 
    \wb_data_o[0]_i_2__0 
       (.I0(\wb_data_o[0]_i_3__0_n_0 ),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/u13/ints [0]),
        .I3(ac97_0_i[36]),
        .I4(\wb_data_o[0]_i_4__0_n_0 ),
        .O(\wb_data_o[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000AA00CC0000)) 
    \wb_data_o[0]_i_2__1 
       (.I0(\ac97_1/u13/occ0_r_reg_n_0_[0] ),
        .I1(\ac97_1/u13/occ1_r_reg_n_0_[0] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[0] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7774447400000000)) 
    \wb_data_o[0]_i_3 
       (.I0(\wb_data_o[0]_i_5_n_0 ),
        .I1(\wb_data_o[31]_i_6_n_0 ),
        .I2(\mem_ctrl_0/u3/byte0 [0]),
        .I3(\mem_ctrl_0/csc [5]),
        .I4(\mem_ctrl_0/mc_data_ir [0]),
        .I5(wb_ack_o_i_2_n_0),
        .O(\wb_data_o[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \wb_data_o[0]_i_3__0 
       (.I0(\ac97_0/u13/intm [0]),
        .I1(ac97_0_i[34]),
        .I2(\ac97_0/data4 [2]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[36]),
        .O(\wb_data_o[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[0]_i_4 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[0] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[0] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[0] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[0] ),
        .O(\wb_data_o[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFCF0FA00FCF0)) 
    \wb_data_o[0]_i_4__0 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[0] ),
        .I1(\ac97_0/u13/occ1_r_reg_n_0_[0] ),
        .I2(ac97_0_i[36]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[34]),
        .I5(\ac97_0/u13/occ0_r_reg_n_0_[0] ),
        .O(\wb_data_o[0]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[0]_i_5 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [0]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .I3(\mem_ctrl_0/u3/r1 [0]),
        .I4(\wb_data_o[0]_i_6_n_0 ),
        .O(\wb_data_o[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[0]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [0]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r3 [0]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .O(\wb_data_o[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \wb_data_o[10]_i_1 
       (.I0(wb_ack_o_i_2_n_0),
        .I1(atahost_o[38]),
        .I2(atahost_o[37]),
        .I3(\wb_data_o[10]_i_2_n_0 ),
        .I4(\wb_data_o[10]_i_3_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[10]_i_1__0 
       (.I0(\wb_data_o[16]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [4]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[10]_i_2__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[10]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [10]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [10]),
        .I4(\wb_data_o[28]_i_3__1_n_0 ),
        .I5(\wb_data_o[10]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[10]_i_2 
       (.I0(\mem_ctrl_0/ref_int [2]),
        .I1(\mem_ctrl_0/u0/poc_reg_n_0_[10] ),
        .I2(\wb_data_o[10]_i_4_n_0 ),
        .I3(\mem_ctrl_0/u0/csc_mask__0 [10]),
        .I4(\wb_data_o[10]_i_5_n_0 ),
        .I5(\wb_data_o[10]_i_6_n_0 ),
        .O(\wb_data_o[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFA0A0C0C0)) 
    \wb_data_o[10]_i_2__0 
       (.I0(\ac97_0/data4 [2]),
        .I1(\ac97_0/u13/intm [10]),
        .I2(\wb_data_o[14]_i_4__0_n_0 ),
        .I3(\ac97_0/u13/ints [10]),
        .I4(\wb_data_o[14]_i_5__0_n_0 ),
        .I5(\wb_data_o[10]_i_3__0_n_0 ),
        .O(\wb_data_o[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000AA00CC0000)) 
    \wb_data_o[10]_i_2__1 
       (.I0(\ac97_1/o4_mode [0]),
        .I1(\ac97_1/o9_mode [0]),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[10] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[10]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7774447400000000)) 
    \wb_data_o[10]_i_3 
       (.I0(\wb_data_o[10]_i_7_n_0 ),
        .I1(\wb_data_o[31]_i_6_n_0 ),
        .I2(\mem_ctrl_0/u3/byte1 [2]),
        .I3(\mem_ctrl_0/csc [5]),
        .I4(\mem_ctrl_0/mc_data_ir [10]),
        .I5(wb_ack_o_i_2_n_0),
        .O(\wb_data_o[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFCF0FA00FCF0)) 
    \wb_data_o[10]_i_3__0 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[10] ),
        .I1(\ac97_0/o9_mode [0]),
        .I2(ac97_0_i[36]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[34]),
        .I5(\ac97_0/o4_mode [0]),
        .O(\wb_data_o[10]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wb_data_o[10]_i_4 
       (.I0(atahost_o[35]),
        .I1(atahost_o[36]),
        .O(\wb_data_o[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \wb_data_o[10]_i_5 
       (.I0(atahost_o[36]),
        .I1(atahost_o[35]),
        .I2(atahost_o[34]),
        .O(\wb_data_o[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[10]_i_6 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[10] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[10] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[10] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[10] ),
        .O(\wb_data_o[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[10]_i_7 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [10]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .I3(\mem_ctrl_0/u3/r1 [10]),
        .I4(\wb_data_o[10]_i_8_n_0 ),
        .O(\wb_data_o[10]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[10]_i_8 
       (.I0(\mem_ctrl_0/u3/r0 [10]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r3 [10]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .O(\wb_data_o[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABBBAAAAAAABA)) 
    \wb_data_o[11]_i_1 
       (.I0(\wb_data_o[11]_i_2__1_n_0 ),
        .I1(\wb_data_o[15]_i_2_n_0 ),
        .I2(\mem_ctrl_0/u0/poc_reg_n_0_[11] ),
        .I3(atahost_o[36]),
        .I4(atahost_o[35]),
        .I5(\wb_data_o[11]_i_3_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[11]_i_1__0 
       (.I0(\wb_data_o[17]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [5]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[11]_i_2_n_0 ),
        .O(\ac97_0/u12/wb_data_o [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[11]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [11]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [11]),
        .I4(\wb_data_o[29]_i_2__1_n_0 ),
        .I5(\wb_data_o[11]_i_2__0_n_0 ),
        .O(\ac97_1/u12/wb_data_o [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFA0A0C0C0)) 
    \wb_data_o[11]_i_2 
       (.I0(\ac97_0/data4 [2]),
        .I1(\ac97_0/u13/intm [11]),
        .I2(\wb_data_o[14]_i_4__0_n_0 ),
        .I3(\ac97_0/u13/ints [11]),
        .I4(\wb_data_o[14]_i_5__0_n_0 ),
        .I5(\wb_data_o[11]_i_3__0_n_0 ),
        .O(\wb_data_o[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F000AA00CC0000)) 
    \wb_data_o[11]_i_2__0 
       (.I0(\ac97_1/o4_mode [1]),
        .I1(\ac97_1/o9_mode [1]),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[11] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \wb_data_o[11]_i_2__1 
       (.I0(\mem_ctrl_0/u3/byte1 [3]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/mc_data_ir [11]),
        .I3(\wb_data_o[31]_i_6_n_0 ),
        .I4(\wb_data_o[11]_i_4_n_0 ),
        .I5(wb_ack_o_i_2_n_0),
        .O(\wb_data_o[11]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[11]_i_3 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[11] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[11] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[11] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[11] ),
        .O(\wb_data_o[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFCF0FA00FCF0)) 
    \wb_data_o[11]_i_3__0 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[11] ),
        .I1(\ac97_0/o9_mode [1]),
        .I2(ac97_0_i[36]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[34]),
        .I5(\ac97_0/o4_mode [1]),
        .O(\wb_data_o[11]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \wb_data_o[11]_i_4 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [11]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .I3(\mem_ctrl_0/u3/r1 [11]),
        .I4(\wb_data_o[11]_i_5_n_0 ),
        .O(\wb_data_o[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[11]_i_5 
       (.I0(\mem_ctrl_0/u3/r0 [11]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r3 [11]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .O(\wb_data_o[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00045454)) 
    \wb_data_o[12]_i_1 
       (.I0(\wb_data_o[15]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u0/poc_reg_n_0_[12] ),
        .I2(atahost_o[36]),
        .I3(atahost_o[35]),
        .I4(\wb_data_o[12]_i_2_n_0 ),
        .I5(\wb_data_o[12]_i_3__0_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[12]_i_1__0 
       (.I0(\wb_data_o[12]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [0]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[12]_i_3_n_0 ),
        .O(\ac97_0/u12/wb_data_o [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[12]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [12]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [12]),
        .I4(\wb_data_o[24]_i_2__1_n_0 ),
        .I5(\wb_data_o[12]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [12]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \wb_data_o[12]_i_2 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[12] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[12] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[12] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[12] ),
        .O(\wb_data_o[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data_o[12]_i_2__0 
       (.I0(\ac97_0/i3_dout [0]),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/i6_dout [0]),
        .O(\wb_data_o[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000AA00CC0000)) 
    \wb_data_o[12]_i_2__1 
       (.I0(\ac97_1/u13/occ0_r_reg_n_0_[12] ),
        .I1(\ac97_1/u13/occ1_r_reg_n_0_[12] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[12] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[12]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[12]_i_3 
       (.I0(\ac97_0/data4 [2]),
        .I1(\ac97_0/u13/intm [12]),
        .I2(\wb_data_o[14]_i_4__0_n_0 ),
        .I3(\ac97_0/u13/ints [12]),
        .I4(\wb_data_o[14]_i_5__0_n_0 ),
        .I5(\wb_data_o[12]_i_4__0_n_0 ),
        .O(\wb_data_o[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \wb_data_o[12]_i_3__0 
       (.I0(\mem_ctrl_0/u3/byte1 [4]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/mc_data_ir [12]),
        .I3(\wb_data_o[31]_i_6_n_0 ),
        .I4(\wb_data_o[12]_i_4_n_0 ),
        .I5(wb_ack_o_i_2_n_0),
        .O(\wb_data_o[12]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \wb_data_o[12]_i_4 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [12]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I3(\mem_ctrl_0/u3/r3 [12]),
        .I4(\wb_data_o[12]_i_5_n_0 ),
        .O(\wb_data_o[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wb_data_o[12]_i_4__0 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[12] ),
        .I1(\ac97_0/u13/occ1_r_reg_n_0_[12] ),
        .I2(ac97_0_i[35]),
        .I3(ac97_0_i[34]),
        .I4(\ac97_0/u13/occ0_r_reg_n_0_[12] ),
        .O(\wb_data_o[12]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[12]_i_5 
       (.I0(\mem_ctrl_0/u3/r0 [12]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [12]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(\wb_data_o[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00045454)) 
    \wb_data_o[13]_i_1 
       (.I0(\wb_data_o[15]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u0/poc_reg_n_0_[13] ),
        .I2(atahost_o[36]),
        .I3(atahost_o[35]),
        .I4(\wb_data_o[13]_i_2_n_0 ),
        .I5(\wb_data_o[13]_i_3_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[13]_i_1__0 
       (.I0(\wb_data_o[13]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [1]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[13]_i_3__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[13]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [13]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [13]),
        .I4(\wb_data_o[25]_i_3__1_n_0 ),
        .I5(\wb_data_o[13]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [13]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \wb_data_o[13]_i_2 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[13] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[13] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[13] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[13] ),
        .O(\wb_data_o[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data_o[13]_i_2__0 
       (.I0(\ac97_0/i3_dout [1]),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/i6_dout [1]),
        .O(\wb_data_o[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000AA00CC0000)) 
    \wb_data_o[13]_i_2__1 
       (.I0(\ac97_1/u13/occ0_r_reg_n_0_[13] ),
        .I1(\ac97_1/u13/occ1_r_reg_n_0_[13] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[13] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[13]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7774447400000000)) 
    \wb_data_o[13]_i_3 
       (.I0(\wb_data_o[13]_i_4_n_0 ),
        .I1(\wb_data_o[31]_i_6_n_0 ),
        .I2(\mem_ctrl_0/u3/byte1 [5]),
        .I3(\mem_ctrl_0/csc [5]),
        .I4(\mem_ctrl_0/mc_data_ir [13]),
        .I5(wb_ack_o_i_2_n_0),
        .O(\wb_data_o[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[13]_i_3__0 
       (.I0(\ac97_0/data4 [2]),
        .I1(\ac97_0/u13/intm [13]),
        .I2(\wb_data_o[14]_i_4__0_n_0 ),
        .I3(\ac97_0/u13/ints [13]),
        .I4(\wb_data_o[14]_i_5__0_n_0 ),
        .I5(\wb_data_o[13]_i_4__0_n_0 ),
        .O(\wb_data_o[13]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[13]_i_4 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [13]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I3(\mem_ctrl_0/u3/r3 [13]),
        .I4(\wb_data_o[13]_i_5_n_0 ),
        .O(\wb_data_o[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wb_data_o[13]_i_4__0 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[13] ),
        .I1(\ac97_0/u13/occ1_r_reg_n_0_[13] ),
        .I2(ac97_0_i[35]),
        .I3(ac97_0_i[34]),
        .I4(\ac97_0/u13/occ0_r_reg_n_0_[13] ),
        .O(\wb_data_o[13]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[13]_i_5 
       (.I0(\mem_ctrl_0/u3/r0 [13]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [13]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(\wb_data_o[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54540004)) 
    \wb_data_o[14]_i_1 
       (.I0(\wb_data_o[15]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u0/poc_reg_n_0_[14] ),
        .I2(atahost_o[36]),
        .I3(atahost_o[35]),
        .I4(\wb_data_o[14]_i_2_n_0 ),
        .I5(\wb_data_o[14]_i_3_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[14]_i_1__0 
       (.I0(\wb_data_o[14]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [2]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[14]_i_3__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[14]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [14]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [14]),
        .I4(\wb_data_o[26]_i_3__1_n_0 ),
        .I5(\wb_data_o[14]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[14]_i_2 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[14] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[14] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[14] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[14] ),
        .O(\wb_data_o[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data_o[14]_i_2__0 
       (.I0(\ac97_0/i3_dout [2]),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/i6_dout [2]),
        .O(\wb_data_o[14]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000AA00CC0000)) 
    \wb_data_o[14]_i_2__1 
       (.I0(\ac97_1/cfg ),
        .I1(\ac97_1/u13/occ1_r_reg_n_0_[14] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[14] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[14]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7774447400000000)) 
    \wb_data_o[14]_i_3 
       (.I0(\wb_data_o[14]_i_4_n_0 ),
        .I1(\wb_data_o[31]_i_6_n_0 ),
        .I2(\mem_ctrl_0/u3/byte1 [6]),
        .I3(\mem_ctrl_0/csc [5]),
        .I4(\mem_ctrl_0/mc_data_ir [14]),
        .I5(wb_ack_o_i_2_n_0),
        .O(\wb_data_o[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFA0A0C0C0)) 
    \wb_data_o[14]_i_3__0 
       (.I0(\ac97_0/data4 [2]),
        .I1(\ac97_0/u13/intm [14]),
        .I2(\wb_data_o[14]_i_4__0_n_0 ),
        .I3(\ac97_0/u13/ints [14]),
        .I4(\wb_data_o[14]_i_5__0_n_0 ),
        .I5(\wb_data_o[14]_i_6_n_0 ),
        .O(\wb_data_o[14]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[14]_i_4 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [14]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I3(\mem_ctrl_0/u3/r3 [14]),
        .I4(\wb_data_o[14]_i_5_n_0 ),
        .O(\wb_data_o[14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_data_o[14]_i_4__0 
       (.I0(ac97_0_i[36]),
        .I1(ac97_0_i[35]),
        .O(\wb_data_o[14]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[14]_i_5 
       (.I0(\mem_ctrl_0/u3/r0 [14]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [14]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(\wb_data_o[14]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wb_data_o[14]_i_5__0 
       (.I0(ac97_0_i[36]),
        .I1(ac97_0_i[35]),
        .I2(ac97_0_i[34]),
        .O(\wb_data_o[14]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEFFFCCCEE00FCCC)) 
    \wb_data_o[14]_i_6 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[14] ),
        .I1(ac97_0_i[36]),
        .I2(\ac97_0/u13/occ1_r_reg_n_0_[14] ),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[34]),
        .I5(\ac97_0/cfg ),
        .O(\wb_data_o[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54540004)) 
    \wb_data_o[15]_i_1 
       (.I0(\wb_data_o[15]_i_2_n_0 ),
        .I1(\mem_ctrl_0/u0/poc_reg_n_0_[15] ),
        .I2(atahost_o[36]),
        .I3(atahost_o[35]),
        .I4(\wb_data_o[15]_i_3_n_0 ),
        .I5(\wb_data_o[15]_i_4_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[15]_i_1__0 
       (.I0(\wb_data_o[15]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [3]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[15]_i_3__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[15]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [15]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [15]),
        .I4(\wb_data_o[27]_i_2__1_n_0 ),
        .I5(\wb_data_o[15]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0D)) 
    \wb_data_o[15]_i_2 
       (.I0(atahost_o[34]),
        .I1(atahost_o[35]),
        .I2(atahost_o[36]),
        .I3(atahost_o[37]),
        .I4(atahost_o[38]),
        .I5(wb_ack_o_i_2_n_0),
        .O(\wb_data_o[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data_o[15]_i_2__0 
       (.I0(\ac97_0/i3_dout [3]),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/i6_dout [3]),
        .O(\wb_data_o[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000AA00CC0000)) 
    \wb_data_o[15]_i_2__1 
       (.I0(\ac97_1/u13/occ0_r_reg_n_0_[15] ),
        .I1(\ac97_1/u13/occ1_r_reg_n_0_[15] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[15] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[15]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[15]_i_3 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[15] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[15] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[15] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[15] ),
        .O(\wb_data_o[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hEAFFAAAA)) 
    \wb_data_o[15]_i_3__0 
       (.I0(\wb_data_o[15]_i_4__0_n_0 ),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/u13/ints [15]),
        .I3(ac97_0_i[36]),
        .I4(\wb_data_o[15]_i_5__0_n_0 ),
        .O(\wb_data_o[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \wb_data_o[15]_i_4 
       (.I0(\mem_ctrl_0/u3/byte1 [7]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/mc_data_ir [15]),
        .I3(\wb_data_o[31]_i_6_n_0 ),
        .I4(\wb_data_o[15]_i_5_n_0 ),
        .I5(wb_ack_o_i_2_n_0),
        .O(\wb_data_o[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00B80000)) 
    \wb_data_o[15]_i_4__0 
       (.I0(\ac97_0/u13/intm [15]),
        .I1(ac97_0_i[34]),
        .I2(\ac97_0/data4 [2]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[36]),
        .O(\wb_data_o[15]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \wb_data_o[15]_i_5 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [15]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I3(\mem_ctrl_0/u3/r3 [15]),
        .I4(\wb_data_o[15]_i_6_n_0 ),
        .O(\wb_data_o[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEFFFCCCEE00FCCC)) 
    \wb_data_o[15]_i_5__0 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[15] ),
        .I1(ac97_0_i[36]),
        .I2(\ac97_0/u13/occ1_r_reg_n_0_[15] ),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[34]),
        .I5(\ac97_0/u13/occ0_r_reg_n_0_[15] ),
        .O(\wb_data_o[15]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[15]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [15]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [15]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(\wb_data_o[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAAAEE)) 
    \wb_data_o[16]_i_1 
       (.I0(\wb_data_o[16]_i_2_n_0 ),
        .I1(wb_ack_o_i_2_n_0),
        .I2(\wb_data_o[16]_i_3_n_0 ),
        .I3(\wb_data_o[16]_i_4_n_0 ),
        .I4(\mem_ctrl_0/csc [3]),
        .I5(\mem_ctrl_0/csc [2]),
        .O(\mem_ctrl_0/u6/p_0_in [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[16]_i_1__0 
       (.I0(\wb_data_o[16]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [4]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[16]_i_3__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[16]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [16]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [16]),
        .I4(\wb_data_o[28]_i_3__1_n_0 ),
        .I5(\wb_data_o[16]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [16]));
  LUT6 #(
    .INIT(64'h8888B88800000000)) 
    \wb_data_o[16]_i_2 
       (.I0(\wb_data_o[16]_i_5_n_0 ),
        .I1(atahost_o[36]),
        .I2(\mem_ctrl_0/u0/poc_reg_n_0_[16] ),
        .I3(atahost_o[34]),
        .I4(atahost_o[35]),
        .I5(\wb_data_o[31]_i_2_n_0 ),
        .O(\wb_data_o[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data_o[16]_i_2__0 
       (.I0(\ac97_0/i3_dout [4]),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/i6_dout [4]),
        .O(\wb_data_o[16]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CC0000AA00)) 
    \wb_data_o[16]_i_2__1 
       (.I0(\ac97_1/data4 [16]),
        .I1(\ac97_1/u13/occ0_r_reg_n_0_[16] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[16] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[16]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[16]_i_3 
       (.I0(\mem_ctrl_0/mc_data_ir [16]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/mc_data_ir [0]),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/u3/byte2 [0]),
        .O(\wb_data_o[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \wb_data_o[16]_i_3__0 
       (.I0(\ac97_0/data4 [16]),
        .I1(ac97_0_i[34]),
        .I2(\ac97_0/u13/intm [16]),
        .I3(ac97_0_i[36]),
        .I4(ac97_0_i[35]),
        .I5(\wb_data_o[16]_i_4__0_n_0 ),
        .O(\wb_data_o[16]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[16]_i_4 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [16]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I3(\mem_ctrl_0/u3/r3 [16]),
        .I4(\wb_data_o[16]_i_6_n_0 ),
        .O(\wb_data_o[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF888F88B0888088)) 
    \wb_data_o[16]_i_4__0 
       (.I0(\ac97_0/u13/ints [16]),
        .I1(ac97_0_i[36]),
        .I2(ac97_0_i[35]),
        .I3(ac97_0_i[34]),
        .I4(\ac97_0/u13/icc_r_reg_n_0_[16] ),
        .I5(\ac97_0/u13/occ0_r_reg_n_0_[16] ),
        .O(\wb_data_o[16]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[16]_i_5 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[16] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[16] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[16] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[16] ),
        .O(\wb_data_o[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[16]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [16]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [16]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(\wb_data_o[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAAAEE)) 
    \wb_data_o[17]_i_1 
       (.I0(\wb_data_o[17]_i_2_n_0 ),
        .I1(wb_ack_o_i_2_n_0),
        .I2(\wb_data_o[17]_i_3_n_0 ),
        .I3(\wb_data_o[17]_i_4_n_0 ),
        .I4(\mem_ctrl_0/csc [3]),
        .I5(\mem_ctrl_0/csc [2]),
        .O(\mem_ctrl_0/u6/p_0_in [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[17]_i_1__0 
       (.I0(\wb_data_o[17]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [5]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[17]_i_3__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[17]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [17]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [17]),
        .I4(\wb_data_o[29]_i_2__1_n_0 ),
        .I5(\wb_data_o[17]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [17]));
  LUT6 #(
    .INIT(64'h8888B88800000000)) 
    \wb_data_o[17]_i_2 
       (.I0(\wb_data_o[17]_i_5_n_0 ),
        .I1(atahost_o[36]),
        .I2(\mem_ctrl_0/u0/poc_reg_n_0_[17] ),
        .I3(atahost_o[34]),
        .I4(atahost_o[35]),
        .I5(\wb_data_o[31]_i_2_n_0 ),
        .O(\wb_data_o[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data_o[17]_i_2__0 
       (.I0(\ac97_0/i3_dout [5]),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/i6_dout [5]),
        .O(\wb_data_o[17]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CC0000AA00)) 
    \wb_data_o[17]_i_2__1 
       (.I0(\ac97_1/data4 [17]),
        .I1(\ac97_1/u13/occ0_r_reg_n_0_[17] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[17] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[17]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[17]_i_3 
       (.I0(\mem_ctrl_0/mc_data_ir [17]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/mc_data_ir [1]),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/u3/byte2 [1]),
        .O(\wb_data_o[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \wb_data_o[17]_i_3__0 
       (.I0(\ac97_0/data4 [17]),
        .I1(ac97_0_i[34]),
        .I2(\ac97_0/u13/intm [17]),
        .I3(ac97_0_i[36]),
        .I4(ac97_0_i[35]),
        .I5(\wb_data_o[17]_i_4__0_n_0 ),
        .O(\wb_data_o[17]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[17]_i_4 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [17]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I3(\mem_ctrl_0/u3/r3 [17]),
        .I4(\wb_data_o[17]_i_6_n_0 ),
        .O(\wb_data_o[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFC0A000A0C0A0)) 
    \wb_data_o[17]_i_4__0 
       (.I0(\ac97_0/u13/occ0_r_reg_n_0_[17] ),
        .I1(\ac97_0/u13/icc_r_reg_n_0_[17] ),
        .I2(ac97_0_i[34]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[36]),
        .I5(\ac97_0/u13/ints [17]),
        .O(\wb_data_o[17]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[17]_i_5 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[17] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[17] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[17] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[17] ),
        .O(\wb_data_o[17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[17]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [17]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [17]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(\wb_data_o[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAAAEE)) 
    \wb_data_o[18]_i_1 
       (.I0(\wb_data_o[18]_i_2_n_0 ),
        .I1(wb_ack_o_i_2_n_0),
        .I2(\wb_data_o[18]_i_3_n_0 ),
        .I3(\wb_data_o[18]_i_4_n_0 ),
        .I4(\mem_ctrl_0/csc [3]),
        .I5(\mem_ctrl_0/csc [2]),
        .O(\mem_ctrl_0/u6/p_0_in [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[18]_i_1__0 
       (.I0(\wb_data_o[18]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [18]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[18]_i_3__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[18]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [18]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [18]),
        .I4(\wb_data_o[24]_i_2__1_n_0 ),
        .I5(\wb_data_o[18]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [18]));
  LUT6 #(
    .INIT(64'h8888B88800000000)) 
    \wb_data_o[18]_i_2 
       (.I0(\wb_data_o[18]_i_5_n_0 ),
        .I1(atahost_o[36]),
        .I2(\mem_ctrl_0/u0/poc_reg_n_0_[18] ),
        .I3(atahost_o[34]),
        .I4(atahost_o[35]),
        .I5(\wb_data_o[31]_i_2_n_0 ),
        .O(\wb_data_o[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data_o[18]_i_2__0 
       (.I0(\ac97_0/i3_dout [18]),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/i6_dout [18]),
        .O(\wb_data_o[18]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CC0000AA00)) 
    \wb_data_o[18]_i_2__1 
       (.I0(\ac97_1/data4 [18]),
        .I1(\ac97_1/o6_mode [0]),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[18] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[18]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[18]_i_3 
       (.I0(\mem_ctrl_0/mc_data_ir [18]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/mc_data_ir [2]),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/u3/byte2 [2]),
        .O(\wb_data_o[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \wb_data_o[18]_i_3__0 
       (.I0(\ac97_0/data4 [18]),
        .I1(ac97_0_i[34]),
        .I2(\ac97_0/u13/intm [18]),
        .I3(ac97_0_i[36]),
        .I4(ac97_0_i[35]),
        .I5(\wb_data_o[18]_i_4__0_n_0 ),
        .O(\wb_data_o[18]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[18]_i_4 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [18]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I3(\mem_ctrl_0/u3/r3 [18]),
        .I4(\wb_data_o[18]_i_6_n_0 ),
        .O(\wb_data_o[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFC0A000A0C0A0)) 
    \wb_data_o[18]_i_4__0 
       (.I0(\ac97_0/o6_mode [0]),
        .I1(\ac97_0/u13/icc_r_reg_n_0_[18] ),
        .I2(ac97_0_i[34]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[36]),
        .I5(\ac97_0/u13/ints [18]),
        .O(\wb_data_o[18]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[18]_i_5 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[18] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[18] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[18] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[18] ),
        .O(\wb_data_o[18]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[18]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [18]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [18]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(\wb_data_o[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAAAEE)) 
    \wb_data_o[19]_i_1 
       (.I0(\wb_data_o[19]_i_2_n_0 ),
        .I1(wb_ack_o_i_2_n_0),
        .I2(\wb_data_o[19]_i_3_n_0 ),
        .I3(\wb_data_o[19]_i_4_n_0 ),
        .I4(\mem_ctrl_0/csc [3]),
        .I5(\mem_ctrl_0/csc [2]),
        .O(\mem_ctrl_0/u6/p_0_in [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[19]_i_1__0 
       (.I0(\wb_data_o[19]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [19]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[19]_i_3__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[19]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [19]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [19]),
        .I4(\wb_data_o[25]_i_3__1_n_0 ),
        .I5(\wb_data_o[19]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [19]));
  LUT6 #(
    .INIT(64'h8888B88800000000)) 
    \wb_data_o[19]_i_2 
       (.I0(\wb_data_o[19]_i_5_n_0 ),
        .I1(atahost_o[36]),
        .I2(\mem_ctrl_0/u0/poc_reg_n_0_[19] ),
        .I3(atahost_o[34]),
        .I4(atahost_o[35]),
        .I5(\wb_data_o[31]_i_2_n_0 ),
        .O(\wb_data_o[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data_o[19]_i_2__0 
       (.I0(\ac97_0/i3_dout [19]),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/i6_dout [19]),
        .O(\wb_data_o[19]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CC0000AA00)) 
    \wb_data_o[19]_i_2__1 
       (.I0(\ac97_1/data4 [19]),
        .I1(\ac97_1/o6_mode [1]),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[19] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[19]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[19]_i_3 
       (.I0(\mem_ctrl_0/mc_data_ir [19]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/mc_data_ir [3]),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/u3/byte2 [3]),
        .O(\wb_data_o[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \wb_data_o[19]_i_3__0 
       (.I0(\ac97_0/data4 [19]),
        .I1(ac97_0_i[34]),
        .I2(\ac97_0/u13/intm [19]),
        .I3(ac97_0_i[36]),
        .I4(ac97_0_i[35]),
        .I5(\wb_data_o[19]_i_4__0_n_0 ),
        .O(\wb_data_o[19]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[19]_i_4 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [19]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I3(\mem_ctrl_0/u3/r3 [19]),
        .I4(\wb_data_o[19]_i_6_n_0 ),
        .O(\wb_data_o[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFC0A000A0C0A0)) 
    \wb_data_o[19]_i_4__0 
       (.I0(\ac97_0/o6_mode [1]),
        .I1(\ac97_0/u13/icc_r_reg_n_0_[19] ),
        .I2(ac97_0_i[34]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[36]),
        .I5(\ac97_0/u13/ints [19]),
        .O(\wb_data_o[19]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[19]_i_5 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[19] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[19] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[19] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[19] ),
        .O(\wb_data_o[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[19]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [19]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [19]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(\wb_data_o[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \wb_data_o[1]_i_1 
       (.I0(wb_ack_o_i_2_n_0),
        .I1(atahost_o[38]),
        .I2(atahost_o[37]),
        .I3(\wb_data_o[1]_i_2_n_0 ),
        .I4(\wb_data_o[1]_i_3_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[1]_i_1__0 
       (.I0(\wb_data_o[13]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [1]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[1]_i_2__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [1]));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \wb_data_o[1]_i_1__1 
       (.I0(\wb_data_o[1]_i_2__1_n_0 ),
        .I1(\ac97_1/u13/occ0_r_reg_n_0_[1] ),
        .I2(o4_we_i_1__0_n_0),
        .I3(\wb_data_o[1]_i_3__1_n_0 ),
        .I4(\ac97_1/u13/intm [1]),
        .I5(o9_we_i_1__0_n_0),
        .O(\ac97_1/u12/wb_data_o [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[1]_i_2 
       (.I0(\mem_ctrl_0/u0/csr_r_reg_n_0_[1] ),
        .I1(ac97_0_i[36]),
        .I2(\wb_data_o[10]_i_4_n_0 ),
        .I3(\mem_ctrl_0/u0/csc_mask [1]),
        .I4(\wb_data_o[10]_i_5_n_0 ),
        .I5(\wb_data_o[1]_i_4_n_0 ),
        .O(\wb_data_o[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[1]_i_2__0 
       (.I0(\ac97_0/data4 [2]),
        .I1(\ac97_0/u13/intm [1]),
        .I2(\wb_data_o[14]_i_4__0_n_0 ),
        .I3(\ac97_0/u13/ints [1]),
        .I4(\wb_data_o[14]_i_5__0_n_0 ),
        .I5(\wb_data_o[1]_i_3__0_n_0 ),
        .O(\wb_data_o[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFA200)) 
    \wb_data_o[1]_i_2__1 
       (.I0(o3_we_i_2_n_0),
        .I1(ac97_1_i[38]),
        .I2(ac97_1_i[37]),
        .I3(\ac97_1/u2/suspended_reg_n_0 ),
        .I4(\wb_data_o[25]_i_3__1_n_0 ),
        .O(\wb_data_o[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7774447400000000)) 
    \wb_data_o[1]_i_3 
       (.I0(\wb_data_o[1]_i_5_n_0 ),
        .I1(\wb_data_o[31]_i_6_n_0 ),
        .I2(\mem_ctrl_0/u3/byte0 [1]),
        .I3(\mem_ctrl_0/csc [5]),
        .I4(\mem_ctrl_0/mc_data_ir [1]),
        .I5(wb_ack_o_i_2_n_0),
        .O(\wb_data_o[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[1]_i_3__0 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[1] ),
        .I1(\ac97_0/u13/occ1_r_reg_n_0_[1] ),
        .I2(ac97_0_i[35]),
        .I3(\ac97_0/u13/occ0_r_reg_n_0_[1] ),
        .I4(ac97_0_i[34]),
        .I5(\ac97_0/u2/suspended_reg_n_0 ),
        .O(\wb_data_o[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wb_data_o[1]_i_3__1 
       (.I0(o6_we_i_1__0_n_0),
        .I1(\ac97_1/u13/occ1_r_reg_n_0_[1] ),
        .I2(o7_we_i_1__0_n_0),
        .I3(\ac97_1/u13/icc_r_reg_n_0_[1] ),
        .I4(\ac97_1/u13/ints [1]),
        .I5(\wb_data_o[23]_i_3__1_n_0 ),
        .O(\wb_data_o[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[1]_i_4 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[1] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[1] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[1] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[1] ),
        .O(\wb_data_o[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[1]_i_5 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [1]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .I3(\mem_ctrl_0/u3/r1 [1]),
        .I4(\wb_data_o[1]_i_6_n_0 ),
        .O(\wb_data_o[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[1]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [1]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r3 [1]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .O(\wb_data_o[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAAAEE)) 
    \wb_data_o[20]_i_1 
       (.I0(\wb_data_o[20]_i_2_n_0 ),
        .I1(wb_ack_o_i_2_n_0),
        .I2(\wb_data_o[20]_i_3_n_0 ),
        .I3(\wb_data_o[20]_i_4_n_0 ),
        .I4(\mem_ctrl_0/csc [3]),
        .I5(\mem_ctrl_0/csc [2]),
        .O(\mem_ctrl_0/u6/p_0_in [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[20]_i_1__0 
       (.I0(\wb_data_o[20]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [20]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[20]_i_3__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[20]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [20]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [20]),
        .I4(\wb_data_o[26]_i_3__1_n_0 ),
        .I5(\wb_data_o[20]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [20]));
  LUT6 #(
    .INIT(64'h8888B88800000000)) 
    \wb_data_o[20]_i_2 
       (.I0(\wb_data_o[20]_i_5_n_0 ),
        .I1(atahost_o[36]),
        .I2(\mem_ctrl_0/u0/poc_reg_n_0_[20] ),
        .I3(atahost_o[34]),
        .I4(atahost_o[35]),
        .I5(\wb_data_o[31]_i_2_n_0 ),
        .O(\wb_data_o[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data_o[20]_i_2__0 
       (.I0(\ac97_0/i3_dout [20]),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/i6_dout [20]),
        .O(\wb_data_o[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CC0000AA00)) 
    \wb_data_o[20]_i_2__1 
       (.I0(\ac97_1/data4 [20]),
        .I1(\ac97_1/u13/occ0_r_reg_n_0_[20] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[20] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[20]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[20]_i_3 
       (.I0(\mem_ctrl_0/mc_data_ir [20]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/mc_data_ir [4]),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/u3/byte2 [4]),
        .O(\wb_data_o[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \wb_data_o[20]_i_3__0 
       (.I0(\ac97_0/data4 [20]),
        .I1(ac97_0_i[34]),
        .I2(\ac97_0/u13/intm [20]),
        .I3(ac97_0_i[36]),
        .I4(ac97_0_i[35]),
        .I5(\wb_data_o[20]_i_4__0_n_0 ),
        .O(\wb_data_o[20]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[20]_i_4 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [20]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I3(\mem_ctrl_0/u3/r3 [20]),
        .I4(\wb_data_o[20]_i_6_n_0 ),
        .O(\wb_data_o[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF888F88B0888088)) 
    \wb_data_o[20]_i_4__0 
       (.I0(\ac97_0/u13/ints [20]),
        .I1(ac97_0_i[36]),
        .I2(ac97_0_i[35]),
        .I3(ac97_0_i[34]),
        .I4(\ac97_0/u13/icc_r_reg_n_0_[20] ),
        .I5(\ac97_0/u13/occ0_r_reg_n_0_[20] ),
        .O(\wb_data_o[20]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[20]_i_5 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[20] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[20] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[20] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[20] ),
        .O(\wb_data_o[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[20]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [20]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [20]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(\wb_data_o[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEAAAAAAAEA)) 
    \wb_data_o[21]_i_1 
       (.I0(\wb_data_o[21]_i_2_n_0 ),
        .I1(wb_ack_o_i_2_n_0),
        .I2(\wb_data_o[21]_i_3_n_0 ),
        .I3(\mem_ctrl_0/csc [3]),
        .I4(\mem_ctrl_0/csc [2]),
        .I5(\wb_data_o[21]_i_4_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[21]_i_1__0 
       (.I0(\wb_data_o[21]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [21]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[21]_i_3__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [21]));
  LUT6 #(
    .INIT(64'hEEFEEEEEEEEEEEEE)) 
    \wb_data_o[21]_i_1__1 
       (.I0(\wb_data_o[27]_i_2__1_n_0 ),
        .I1(\wb_data_o[21]_i_2__1_n_0 ),
        .I2(\ac97_1/u13/intm [21]),
        .I3(ac97_1_i[35]),
        .I4(ac97_1_i[36]),
        .I5(ac97_1_i[34]),
        .O(\ac97_1/u12/wb_data_o [21]));
  LUT6 #(
    .INIT(64'h4444744400000000)) 
    \wb_data_o[21]_i_2 
       (.I0(\wb_data_o[21]_i_5_n_0 ),
        .I1(atahost_o[36]),
        .I2(\mem_ctrl_0/u0/poc_reg_n_0_[21] ),
        .I3(atahost_o[34]),
        .I4(atahost_o[35]),
        .I5(\wb_data_o[31]_i_2_n_0 ),
        .O(\wb_data_o[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data_o[21]_i_2__0 
       (.I0(\ac97_0/i3_dout [21]),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/i6_dout [21]),
        .O(\wb_data_o[21]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CC0000AA00)) 
    \wb_data_o[21]_i_2__1 
       (.I0(\ac97_1/data4 [21]),
        .I1(\ac97_1/u13/occ0_r_reg_n_0_[21] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[21] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[21]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \wb_data_o[21]_i_3 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [21]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I3(\mem_ctrl_0/u3/r3 [21]),
        .I4(\wb_data_o[21]_i_6_n_0 ),
        .O(\wb_data_o[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \wb_data_o[21]_i_3__0 
       (.I0(\ac97_0/data4 [21]),
        .I1(ac97_0_i[34]),
        .I2(\ac97_0/u13/intm [21]),
        .I3(ac97_0_i[36]),
        .I4(ac97_0_i[35]),
        .I5(\wb_data_o[21]_i_4__0_n_0 ),
        .O(\wb_data_o[21]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[21]_i_4 
       (.I0(\mem_ctrl_0/mc_data_ir [21]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/mc_data_ir [5]),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/u3/byte2 [5]),
        .O(\wb_data_o[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFC0A000A0C0A0)) 
    \wb_data_o[21]_i_4__0 
       (.I0(\ac97_0/u13/occ0_r_reg_n_0_[21] ),
        .I1(\ac97_0/u13/icc_r_reg_n_0_[21] ),
        .I2(ac97_0_i[34]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[36]),
        .I5(\ac97_0/u13/ints [21]),
        .O(\wb_data_o[21]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \wb_data_o[21]_i_5 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[21] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[21] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[21] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[21] ),
        .O(\wb_data_o[21]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[21]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [21]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [21]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(\wb_data_o[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAAAEE)) 
    \wb_data_o[22]_i_1 
       (.I0(\wb_data_o[22]_i_2_n_0 ),
        .I1(wb_ack_o_i_2_n_0),
        .I2(\wb_data_o[22]_i_3_n_0 ),
        .I3(\wb_data_o[22]_i_4_n_0 ),
        .I4(\mem_ctrl_0/csc [3]),
        .I5(\mem_ctrl_0/csc [2]),
        .O(\mem_ctrl_0/u6/p_0_in [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[22]_i_1__0 
       (.I0(\wb_data_o[22]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [22]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[22]_i_4__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[22]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [22]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [22]),
        .I4(\wb_data_o[28]_i_3__1_n_0 ),
        .I5(\wb_data_o[22]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [22]));
  LUT6 #(
    .INIT(64'h8888B88800000000)) 
    \wb_data_o[22]_i_2 
       (.I0(\wb_data_o[22]_i_5_n_0 ),
        .I1(atahost_o[36]),
        .I2(\mem_ctrl_0/u0/poc_reg_n_0_[22] ),
        .I3(atahost_o[34]),
        .I4(atahost_o[35]),
        .I5(\wb_data_o[31]_i_2_n_0 ),
        .O(\wb_data_o[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wb_data_o[22]_i_2__0 
       (.I0(\ac97_0/i3_dout [22]),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/i6_dout [22]),
        .O(\wb_data_o[22]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000CC0000AA00)) 
    \wb_data_o[22]_i_2__1 
       (.I0(\ac97_1/data4 [22]),
        .I1(\ac97_1/u13/occ0_r_reg_n_0_[22] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[22] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[22]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[22]_i_3 
       (.I0(\mem_ctrl_0/mc_data_ir [22]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/mc_data_ir [6]),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/u3/byte2 [6]),
        .O(\wb_data_o[22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \wb_data_o[22]_i_3__0 
       (.I0(ac97_0_i[35]),
        .I1(ac97_0_i[36]),
        .I2(ac97_0_i[38]),
        .I3(ac97_0_i[37]),
        .O(\wb_data_o[22]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[22]_i_4 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [22]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I3(\mem_ctrl_0/u3/r3 [22]),
        .I4(\wb_data_o[22]_i_6_n_0 ),
        .O(\wb_data_o[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \wb_data_o[22]_i_4__0 
       (.I0(\ac97_0/data4 [22]),
        .I1(ac97_0_i[34]),
        .I2(\ac97_0/u13/intm [22]),
        .I3(ac97_0_i[36]),
        .I4(ac97_0_i[35]),
        .I5(\wb_data_o[22]_i_5__0_n_0 ),
        .O(\wb_data_o[22]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[22]_i_5 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[22] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[22] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[22] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[22] ),
        .O(\wb_data_o[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF888F88B0888088)) 
    \wb_data_o[22]_i_5__0 
       (.I0(\ac97_0/u13/ints [22]),
        .I1(ac97_0_i[36]),
        .I2(ac97_0_i[35]),
        .I3(ac97_0_i[34]),
        .I4(\ac97_0/u13/icc_r_reg_n_0_[22] ),
        .I5(\ac97_0/u13/occ0_r_reg_n_0_[22] ),
        .O(\wb_data_o[22]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[22]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [22]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [22]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(\wb_data_o[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAAAEE)) 
    \wb_data_o[23]_i_1 
       (.I0(\wb_data_o[23]_i_2_n_0 ),
        .I1(wb_ack_o_i_2_n_0),
        .I2(\wb_data_o[23]_i_3_n_0 ),
        .I3(\wb_data_o[23]_i_4_n_0 ),
        .I4(\mem_ctrl_0/csc [3]),
        .I5(\mem_ctrl_0/csc [2]),
        .O(\mem_ctrl_0/u6/p_0_in [23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \wb_data_o[23]_i_1__0 
       (.I0(\ac97_0/i3_dout [23]),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/i6_dout [23]),
        .I3(\wb_data_o[29]_i_2__0_n_0 ),
        .I4(\wb_data_o[23]_i_2__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [23]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \wb_data_o[23]_i_1__1 
       (.I0(\wb_data_o[29]_i_2__1_n_0 ),
        .I1(\wb_data_o[23]_i_2__1_n_0 ),
        .I2(\ac97_1/u13/ints [23]),
        .I3(\wb_data_o[23]_i_3__1_n_0 ),
        .I4(\ac97_1/u13/intm [23]),
        .I5(o9_we_i_1__0_n_0),
        .O(\ac97_1/u12/wb_data_o [23]));
  LUT6 #(
    .INIT(64'hAA0C0000AA000000)) 
    \wb_data_o[23]_i_2 
       (.I0(\wb_data_o[23]_i_5_n_0 ),
        .I1(atahost_o[34]),
        .I2(atahost_o[35]),
        .I3(atahost_o[36]),
        .I4(\wb_data_o[31]_i_2_n_0 ),
        .I5(\mem_ctrl_0/u0/poc_reg_n_0_[23] ),
        .O(\wb_data_o[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FF80FF80)) 
    \wb_data_o[23]_i_2__0 
       (.I0(ac97_0_i[36]),
        .I1(\ac97_0/u13/intm [23]),
        .I2(\wb_data_o[23]_i_3__0_n_0 ),
        .I3(\wb_data_o[23]_i_4__0_n_0 ),
        .I4(\ac97_0/i4_dout [23]),
        .I5(\wb_data_o[22]_i_3__0_n_0 ),
        .O(\wb_data_o[23]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h0A0C0000)) 
    \wb_data_o[23]_i_2__1 
       (.I0(\ac97_1/u13/icc_r_reg_n_0_[23] ),
        .I1(\ac97_1/u13/occ0_r_reg_n_0_[23] ),
        .I2(ac97_1_i[36]),
        .I3(ac97_1_i[35]),
        .I4(ac97_1_i[34]),
        .O(\wb_data_o[23]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[23]_i_3 
       (.I0(\mem_ctrl_0/mc_data_ir [23]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/mc_data_ir [7]),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/u3/byte2 [7]),
        .O(\wb_data_o[23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wb_data_o[23]_i_3__0 
       (.I0(ac97_0_i[34]),
        .I1(ac97_0_i[35]),
        .O(\wb_data_o[23]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \wb_data_o[23]_i_3__1 
       (.I0(ac97_1_i[36]),
        .I1(ac97_1_i[35]),
        .I2(ac97_1_i[37]),
        .I3(ac97_1_i[38]),
        .O(\wb_data_o[23]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[23]_i_4 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [23]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I3(\mem_ctrl_0/u3/r3 [23]),
        .I4(\wb_data_o[23]_i_6_n_0 ),
        .O(\wb_data_o[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000A0A0C0C0)) 
    \wb_data_o[23]_i_4__0 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[23] ),
        .I1(\ac97_0/u13/occ0_r_reg_n_0_[23] ),
        .I2(ac97_0_i[34]),
        .I3(\ac97_0/u13/ints [23]),
        .I4(ac97_0_i[35]),
        .I5(ac97_0_i[36]),
        .O(\wb_data_o[23]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[23]_i_5 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[23] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[23] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[23] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[23] ),
        .O(\wb_data_o[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[23]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [23]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [23]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(\wb_data_o[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A88FFFF0A880A88)) 
    \wb_data_o[24]_i_1 
       (.I0(wb_ack_o_i_2_n_0),
        .I1(\wb_data_o[24]_i_2_n_0 ),
        .I2(\wb_data_o[24]_i_3_n_0 ),
        .I3(\wb_data_o[31]_i_6_n_0 ),
        .I4(\wb_data_o[24]_i_4_n_0 ),
        .I5(\wb_data_o[31]_i_2_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \wb_data_o[24]_i_1__0 
       (.I0(\ac97_0/i3_dout [24]),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/i6_dout [24]),
        .I3(\wb_data_o[29]_i_2__0_n_0 ),
        .I4(\wb_data_o[24]_i_2__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [24]));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    \wb_data_o[24]_i_1__1 
       (.I0(\wb_data_o[24]_i_2__1_n_0 ),
        .I1(\ac97_1/u13/occ0_r_reg_n_0_[24] ),
        .I2(\ac97_1/u13/intm [24]),
        .I3(ac97_1_i[35]),
        .I4(ac97_1_i[36]),
        .I5(ac97_1_i[34]),
        .O(\ac97_1/u12/wb_data_o [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[24]_i_2 
       (.I0(\mem_ctrl_0/mc_data_ir [24]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/mc_data_ir [8]),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/mc_data_ir [0]),
        .O(\wb_data_o[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \wb_data_o[24]_i_2__0 
       (.I0(\ac97_0/i4_dout [24]),
        .I1(ac97_0_i[35]),
        .I2(ac97_0_i[36]),
        .I3(ac97_0_i[38]),
        .I4(ac97_0_i[37]),
        .I5(\wb_data_o[24]_i_3__0_n_0 ),
        .O(\wb_data_o[24]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wb_data_o[24]_i_2__1 
       (.I0(\ac97_1/i4_dout [0]),
        .I1(\wb_data_o[29]_i_3__1_n_0 ),
        .I2(\wb_data_o[29]_i_4__0_n_0 ),
        .I3(\ac97_1/i6_dout [0]),
        .I4(\wb_data_o[29]_i_5__0_n_0 ),
        .I5(\ac97_1/i3_dout [0]),
        .O(\wb_data_o[24]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[24]_i_3 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [24]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .I3(\mem_ctrl_0/u3/r1 [24]),
        .I4(\wb_data_o[24]_i_5_n_0 ),
        .O(\wb_data_o[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0FC0C0000)) 
    \wb_data_o[24]_i_3__0 
       (.I0(\ac97_0/u13/ints [24]),
        .I1(\ac97_0/u13/occ0_r_reg_n_0_[24] ),
        .I2(ac97_0_i[36]),
        .I3(\ac97_0/u13/intm [24]),
        .I4(ac97_0_i[34]),
        .I5(ac97_0_i[35]),
        .O(\wb_data_o[24]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5C5F5F5F5C5F)) 
    \wb_data_o[24]_i_4 
       (.I0(\wb_data_o[24]_i_6_n_0 ),
        .I1(atahost_o[35]),
        .I2(atahost_o[36]),
        .I3(\mem_ctrl_0/rfr_ps_val [0]),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/poc_reg_n_0_[24] ),
        .O(\wb_data_o[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[24]_i_5 
       (.I0(\mem_ctrl_0/u3/r0 [24]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r3 [24]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .O(\wb_data_o[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[24]_i_6 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[24] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[24] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[24] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[24] ),
        .O(\wb_data_o[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A88FFFF0A880A88)) 
    \wb_data_o[25]_i_1 
       (.I0(wb_ack_o_i_2_n_0),
        .I1(\wb_data_o[25]_i_2_n_0 ),
        .I2(\wb_data_o[25]_i_3_n_0 ),
        .I3(\wb_data_o[31]_i_6_n_0 ),
        .I4(\wb_data_o[25]_i_4_n_0 ),
        .I5(\wb_data_o[31]_i_2_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \wb_data_o[25]_i_1__0 
       (.I0(\ac97_0/i3_dout [25]),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/i6_dout [25]),
        .I3(\wb_data_o[29]_i_2__0_n_0 ),
        .I4(\wb_data_o[25]_i_2__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0800)) 
    \wb_data_o[25]_i_1__1 
       (.I0(ac97_1_i[34]),
        .I1(ac97_1_i[36]),
        .I2(ac97_1_i[35]),
        .I3(\ac97_1/u13/intm [25]),
        .I4(\wb_data_o[25]_i_2__1_n_0 ),
        .I5(\wb_data_o[25]_i_3__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[25]_i_2 
       (.I0(\mem_ctrl_0/mc_data_ir [25]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/mc_data_ir [9]),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/mc_data_ir [1]),
        .O(\wb_data_o[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \wb_data_o[25]_i_2__0 
       (.I0(\ac97_0/i4_dout [25]),
        .I1(ac97_0_i[35]),
        .I2(ac97_0_i[36]),
        .I3(ac97_0_i[38]),
        .I4(ac97_0_i[37]),
        .I5(\wb_data_o[25]_i_3__0_n_0 ),
        .O(\wb_data_o[25]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h888888F888888888)) 
    \wb_data_o[25]_i_2__1 
       (.I0(\ac97_1/u13/ints [25]),
        .I1(\wb_data_o[23]_i_3__1_n_0 ),
        .I2(\ac97_1/u13/occ0_r_reg_n_0_[25] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[25]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[25]_i_3 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [25]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .I3(\mem_ctrl_0/u3/r1 [25]),
        .I4(\wb_data_o[25]_i_5_n_0 ),
        .O(\wb_data_o[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0FC0C0000)) 
    \wb_data_o[25]_i_3__0 
       (.I0(\ac97_0/u13/ints [25]),
        .I1(\ac97_0/u13/occ0_r_reg_n_0_[25] ),
        .I2(ac97_0_i[36]),
        .I3(\ac97_0/u13/intm [25]),
        .I4(ac97_0_i[34]),
        .I5(ac97_0_i[35]),
        .O(\wb_data_o[25]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wb_data_o[25]_i_3__1 
       (.I0(\ac97_1/i4_dout [1]),
        .I1(\wb_data_o[29]_i_3__1_n_0 ),
        .I2(\wb_data_o[29]_i_4__0_n_0 ),
        .I3(\ac97_1/i6_dout [1]),
        .I4(\wb_data_o[29]_i_5__0_n_0 ),
        .I5(\ac97_1/i3_dout [1]),
        .O(\wb_data_o[25]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5C5F5F5F5C5F)) 
    \wb_data_o[25]_i_4 
       (.I0(\wb_data_o[25]_i_6_n_0 ),
        .I1(atahost_o[35]),
        .I2(atahost_o[36]),
        .I3(\mem_ctrl_0/rfr_ps_val [1]),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/poc_reg_n_0_[25] ),
        .O(\wb_data_o[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[25]_i_5 
       (.I0(\mem_ctrl_0/u3/r0 [25]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r3 [25]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .O(\wb_data_o[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[25]_i_6 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[25] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[25] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[25] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[25] ),
        .O(\wb_data_o[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4444F4F4F444F444)) 
    \wb_data_o[26]_i_1 
       (.I0(\wb_data_o[26]_i_2_n_0 ),
        .I1(\wb_data_o[31]_i_2_n_0 ),
        .I2(wb_ack_o_i_2_n_0),
        .I3(\wb_data_o[26]_i_3_n_0 ),
        .I4(\wb_data_o[26]_i_4_n_0 ),
        .I5(\wb_data_o[31]_i_6_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \wb_data_o[26]_i_1__0 
       (.I0(\ac97_0/i3_dout [26]),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/i6_dout [26]),
        .I3(\wb_data_o[29]_i_2__0_n_0 ),
        .I4(\wb_data_o[26]_i_2__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [26]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0800)) 
    \wb_data_o[26]_i_1__1 
       (.I0(ac97_1_i[34]),
        .I1(ac97_1_i[36]),
        .I2(ac97_1_i[35]),
        .I3(\ac97_1/u13/intm [26]),
        .I4(\wb_data_o[26]_i_2__1_n_0 ),
        .I5(\wb_data_o[26]_i_3__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [26]));
  LUT6 #(
    .INIT(64'h5C5C5C5F5F5F5C5F)) 
    \wb_data_o[26]_i_2 
       (.I0(\wb_data_o[26]_i_5_n_0 ),
        .I1(atahost_o[35]),
        .I2(atahost_o[36]),
        .I3(\mem_ctrl_0/rfr_ps_val [2]),
        .I4(atahost_o[34]),
        .I5(ac97_0_i[61]),
        .O(\wb_data_o[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \wb_data_o[26]_i_2__0 
       (.I0(\ac97_0/i4_dout [26]),
        .I1(ac97_0_i[35]),
        .I2(ac97_0_i[36]),
        .I3(ac97_0_i[38]),
        .I4(ac97_0_i[37]),
        .I5(\wb_data_o[26]_i_3__0_n_0 ),
        .O(\wb_data_o[26]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h888888F888888888)) 
    \wb_data_o[26]_i_2__1 
       (.I0(\ac97_1/u13/ints [26]),
        .I1(\wb_data_o[23]_i_3__1_n_0 ),
        .I2(\ac97_1/o7_mode [0]),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[26]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[26]_i_3 
       (.I0(\mem_ctrl_0/mc_data_ir [26]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/mc_data_ir [10]),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/mc_data_ir [2]),
        .O(\wb_data_o[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0FC0C0000)) 
    \wb_data_o[26]_i_3__0 
       (.I0(\ac97_0/u13/ints [26]),
        .I1(\ac97_0/o7_mode [0]),
        .I2(ac97_0_i[36]),
        .I3(\ac97_0/u13/intm [26]),
        .I4(ac97_0_i[34]),
        .I5(ac97_0_i[35]),
        .O(\wb_data_o[26]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wb_data_o[26]_i_3__1 
       (.I0(\ac97_1/i4_dout [2]),
        .I1(\wb_data_o[29]_i_3__1_n_0 ),
        .I2(\wb_data_o[29]_i_4__0_n_0 ),
        .I3(\ac97_1/i6_dout [2]),
        .I4(\wb_data_o[29]_i_5__0_n_0 ),
        .I5(\ac97_1/i3_dout [2]),
        .O(\wb_data_o[26]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[26]_i_4 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [26]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I3(\mem_ctrl_0/u3/r3 [26]),
        .I4(\wb_data_o[26]_i_6_n_0 ),
        .O(\wb_data_o[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[26]_i_5 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[26] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[26] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[26] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[26] ),
        .O(\wb_data_o[26]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[26]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [26]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [26]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(\wb_data_o[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \wb_data_o[27]_i_1 
       (.I0(\wb_data_o[27]_i_2_n_0 ),
        .I1(\wb_data_o[31]_i_2_n_0 ),
        .I2(wb_ack_o_i_2_n_0),
        .I3(\wb_data_o[27]_i_3_n_0 ),
        .I4(\wb_data_o[31]_i_6_n_0 ),
        .I5(\wb_data_o[27]_i_4_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \wb_data_o[27]_i_1__0 
       (.I0(\ac97_0/i3_dout [27]),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/i6_dout [27]),
        .I3(\wb_data_o[29]_i_2__0_n_0 ),
        .I4(\wb_data_o[27]_i_2__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [27]));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    \wb_data_o[27]_i_1__1 
       (.I0(\wb_data_o[27]_i_2__1_n_0 ),
        .I1(\ac97_1/o7_mode [1]),
        .I2(\ac97_1/u13/intm [27]),
        .I3(ac97_1_i[35]),
        .I4(ac97_1_i[36]),
        .I5(ac97_1_i[34]),
        .O(\ac97_1/u12/wb_data_o [27]));
  LUT6 #(
    .INIT(64'h5C5C5C5F5F5F5C5F)) 
    \wb_data_o[27]_i_2 
       (.I0(\wb_data_o[27]_i_5_n_0 ),
        .I1(atahost_o[35]),
        .I2(atahost_o[36]),
        .I3(\mem_ctrl_0/rfr_ps_val [3]),
        .I4(atahost_o[34]),
        .I5(ac97_0_i[62]),
        .O(\wb_data_o[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \wb_data_o[27]_i_2__0 
       (.I0(\ac97_0/i4_dout [27]),
        .I1(ac97_0_i[35]),
        .I2(ac97_0_i[36]),
        .I3(ac97_0_i[38]),
        .I4(ac97_0_i[37]),
        .I5(\wb_data_o[27]_i_3__0_n_0 ),
        .O(\wb_data_o[27]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wb_data_o[27]_i_2__1 
       (.I0(\ac97_1/i4_dout [3]),
        .I1(\wb_data_o[29]_i_3__1_n_0 ),
        .I2(\wb_data_o[29]_i_4__0_n_0 ),
        .I3(\ac97_1/i6_dout [3]),
        .I4(\wb_data_o[29]_i_5__0_n_0 ),
        .I5(\ac97_1/i3_dout [3]),
        .O(\wb_data_o[27]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \wb_data_o[27]_i_3 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [27]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I3(\mem_ctrl_0/u3/r3 [27]),
        .I4(\wb_data_o[27]_i_6_n_0 ),
        .O(\wb_data_o[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0FC0C0000)) 
    \wb_data_o[27]_i_3__0 
       (.I0(\ac97_0/u13/ints [27]),
        .I1(\ac97_0/o7_mode [1]),
        .I2(ac97_0_i[36]),
        .I3(\ac97_0/u13/intm [27]),
        .I4(ac97_0_i[34]),
        .I5(ac97_0_i[35]),
        .O(\wb_data_o[27]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[27]_i_4 
       (.I0(\mem_ctrl_0/mc_data_ir [27]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/mc_data_ir [11]),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/mc_data_ir [3]),
        .O(\wb_data_o[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[27]_i_5 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[27] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[27] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[27] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[27] ),
        .O(\wb_data_o[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[27]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [27]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [27]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(\wb_data_o[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A88FFFF0A880A88)) 
    \wb_data_o[28]_i_1 
       (.I0(wb_ack_o_i_2_n_0),
        .I1(\wb_data_o[28]_i_2_n_0 ),
        .I2(\wb_data_o[28]_i_3_n_0 ),
        .I3(\wb_data_o[31]_i_6_n_0 ),
        .I4(\wb_data_o[28]_i_4_n_0 ),
        .I5(\wb_data_o[31]_i_2_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \wb_data_o[28]_i_1__0 
       (.I0(\ac97_0/i3_dout [28]),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/i6_dout [28]),
        .I3(\wb_data_o[29]_i_2__0_n_0 ),
        .I4(\wb_data_o[28]_i_2__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [28]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0800)) 
    \wb_data_o[28]_i_1__1 
       (.I0(ac97_1_i[34]),
        .I1(ac97_1_i[36]),
        .I2(ac97_1_i[35]),
        .I3(\ac97_1/u13/intm [28]),
        .I4(\wb_data_o[28]_i_2__1_n_0 ),
        .I5(\wb_data_o[28]_i_3__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[28]_i_2 
       (.I0(\mem_ctrl_0/mc_data_ir [28]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/mc_data_ir [12]),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/mc_data_ir [4]),
        .O(\wb_data_o[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \wb_data_o[28]_i_2__0 
       (.I0(\ac97_0/i4_dout [28]),
        .I1(ac97_0_i[35]),
        .I2(ac97_0_i[36]),
        .I3(ac97_0_i[38]),
        .I4(ac97_0_i[37]),
        .I5(\wb_data_o[28]_i_3__0_n_0 ),
        .O(\wb_data_o[28]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h888888F888888888)) 
    \wb_data_o[28]_i_2__1 
       (.I0(\ac97_1/u13/ints [28]),
        .I1(\wb_data_o[23]_i_3__1_n_0 ),
        .I2(\ac97_1/u13/occ0_r_reg_n_0_[28] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[28]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[28]_i_3 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [28]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .I3(\mem_ctrl_0/u3/r1 [28]),
        .I4(\wb_data_o[28]_i_5_n_0 ),
        .O(\wb_data_o[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0FC0C0000)) 
    \wb_data_o[28]_i_3__0 
       (.I0(\ac97_0/u13/ints [28]),
        .I1(\ac97_0/u13/occ0_r_reg_n_0_[28] ),
        .I2(ac97_0_i[36]),
        .I3(\ac97_0/u13/intm [28]),
        .I4(ac97_0_i[34]),
        .I5(ac97_0_i[35]),
        .O(\wb_data_o[28]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wb_data_o[28]_i_3__1 
       (.I0(\ac97_1/i4_dout [4]),
        .I1(\wb_data_o[29]_i_3__1_n_0 ),
        .I2(\wb_data_o[29]_i_4__0_n_0 ),
        .I3(\ac97_1/i6_dout [4]),
        .I4(\wb_data_o[29]_i_5__0_n_0 ),
        .I5(\ac97_1/i3_dout [4]),
        .O(\wb_data_o[28]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5C5F5F5F5C5F)) 
    \wb_data_o[28]_i_4 
       (.I0(\wb_data_o[28]_i_6_n_0 ),
        .I1(atahost_o[35]),
        .I2(atahost_o[36]),
        .I3(\mem_ctrl_0/rfr_ps_val [4]),
        .I4(atahost_o[34]),
        .I5(ac97_0_i[63]),
        .O(\wb_data_o[28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[28]_i_5 
       (.I0(\mem_ctrl_0/u3/r0 [28]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r3 [28]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .O(\wb_data_o[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[28]_i_6 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[28] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[28] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[28] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[28] ),
        .O(\wb_data_o[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \wb_data_o[29]_i_1 
       (.I0(wb_ack_o_i_2_n_0),
        .I1(\wb_data_o[29]_i_2_n_0 ),
        .I2(\wb_data_o[31]_i_6_n_0 ),
        .I3(\wb_data_o[29]_i_3_n_0 ),
        .I4(\wb_data_o[29]_i_4_n_0 ),
        .I5(\wb_data_o[31]_i_2_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \wb_data_o[29]_i_1__0 
       (.I0(\ac97_0/i3_dout [29]),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/i6_dout [29]),
        .I3(\wb_data_o[29]_i_2__0_n_0 ),
        .I4(\wb_data_o[29]_i_3__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [29]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    \wb_data_o[29]_i_1__1 
       (.I0(\ac97_1/u13/occ0_r_reg_n_0_[29] ),
        .I1(ac97_1_i[36]),
        .I2(ac97_1_i[35]),
        .I3(ac97_1_i[34]),
        .I4(\wb_data_o[29]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [29]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \wb_data_o[29]_i_2 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [29]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .I3(\mem_ctrl_0/u3/r1 [29]),
        .I4(\wb_data_o[29]_i_5_n_0 ),
        .O(\wb_data_o[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00002004)) 
    \wb_data_o[29]_i_2__0 
       (.I0(ac97_0_i[35]),
        .I1(ac97_0_i[38]),
        .I2(ac97_0_i[37]),
        .I3(ac97_0_i[36]),
        .I4(ac97_0_i[34]),
        .O(\wb_data_o[29]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \wb_data_o[29]_i_2__1 
       (.I0(\ac97_1/i4_dout [5]),
        .I1(\wb_data_o[29]_i_3__1_n_0 ),
        .I2(\wb_data_o[29]_i_4__0_n_0 ),
        .I3(\ac97_1/i6_dout [5]),
        .I4(\wb_data_o[29]_i_5__0_n_0 ),
        .I5(\ac97_1/i3_dout [5]),
        .O(\wb_data_o[29]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[29]_i_3 
       (.I0(\mem_ctrl_0/mc_data_ir [29]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/mc_data_ir [13]),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/mc_data_ir [5]),
        .O(\wb_data_o[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888F888888888888)) 
    \wb_data_o[29]_i_3__0 
       (.I0(\wb_data_o[22]_i_3__0_n_0 ),
        .I1(\ac97_0/i4_dout [29]),
        .I2(ac97_0_i[36]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[34]),
        .I5(\ac97_0/u13/occ0_r_reg_n_0_[29] ),
        .O(\wb_data_o[29]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \wb_data_o[29]_i_3__1 
       (.I0(ac97_1_i[38]),
        .I1(ac97_1_i[37]),
        .I2(ac97_1_i[35]),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[34]),
        .O(\wb_data_o[29]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5C5F5F5F5C5F)) 
    \wb_data_o[29]_i_4 
       (.I0(\wb_data_o[29]_i_6_n_0 ),
        .I1(atahost_o[35]),
        .I2(atahost_o[36]),
        .I3(\mem_ctrl_0/rfr_ps_val [5]),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/poc_reg_n_0_[29] ),
        .O(\wb_data_o[29]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \wb_data_o[29]_i_4__0 
       (.I0(ac97_1_i[34]),
        .I1(ac97_1_i[35]),
        .I2(ac97_1_i[36]),
        .I3(ac97_1_i[38]),
        .I4(ac97_1_i[37]),
        .O(\wb_data_o[29]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[29]_i_5 
       (.I0(\mem_ctrl_0/u3/r0 [29]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r3 [29]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .O(\wb_data_o[29]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \wb_data_o[29]_i_5__0 
       (.I0(ac97_1_i[38]),
        .I1(ac97_1_i[37]),
        .I2(ac97_1_i[35]),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[34]),
        .O(\wb_data_o[29]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[29]_i_6 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[29] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[29] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[29] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[29] ),
        .O(\wb_data_o[29]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \wb_data_o[2]_i_1 
       (.I0(wb_ack_o_i_2_n_0),
        .I1(atahost_o[38]),
        .I2(atahost_o[37]),
        .I3(\wb_data_o[2]_i_2_n_0 ),
        .I4(\wb_data_o[2]_i_3_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[2]_i_1__0 
       (.I0(\wb_data_o[14]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [2]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[2]_i_2__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[2]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [2]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [2]),
        .I4(\wb_data_o[26]_i_3__1_n_0 ),
        .I5(\wb_data_o[2]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[2]_i_2 
       (.I0(\mem_ctrl_0/fs ),
        .I1(ac97_0_i[37]),
        .I2(\wb_data_o[10]_i_4_n_0 ),
        .I3(\mem_ctrl_0/u0/csc_mask [2]),
        .I4(\wb_data_o[10]_i_5_n_0 ),
        .I5(\wb_data_o[2]_i_4_n_0 ),
        .O(\wb_data_o[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFAAAA)) 
    \wb_data_o[2]_i_2__0 
       (.I0(\wb_data_o[2]_i_3__0_n_0 ),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/u13/ints [2]),
        .I3(ac97_0_i[36]),
        .I4(\wb_data_o[2]_i_4__0_n_0 ),
        .O(\wb_data_o[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000AA00CC0000)) 
    \wb_data_o[2]_i_2__1 
       (.I0(\ac97_1/o3_mode [0]),
        .I1(\ac97_1/o8_mode [0]),
        .I2(\ac97_1/mode [0]),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7774447400000000)) 
    \wb_data_o[2]_i_3 
       (.I0(\wb_data_o[2]_i_5_n_0 ),
        .I1(\wb_data_o[31]_i_6_n_0 ),
        .I2(\mem_ctrl_0/u3/byte0 [2]),
        .I3(\mem_ctrl_0/csc [5]),
        .I4(\mem_ctrl_0/mc_data_ir [2]),
        .I5(wb_ack_o_i_2_n_0),
        .O(\wb_data_o[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \wb_data_o[2]_i_3__0 
       (.I0(\ac97_0/u13/intm [2]),
        .I1(ac97_0_i[34]),
        .I2(\ac97_0/data4 [2]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[36]),
        .O(\wb_data_o[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[2]_i_4 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[2] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[2] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[2] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[2] ),
        .O(\wb_data_o[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFCF0FA00FCF0)) 
    \wb_data_o[2]_i_4__0 
       (.I0(\ac97_0/mode [0]),
        .I1(\ac97_0/o8_mode [0]),
        .I2(ac97_0_i[36]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[34]),
        .I5(\ac97_0/o3_mode [0]),
        .O(\wb_data_o[2]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[2]_i_5 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [2]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I3(\mem_ctrl_0/u3/r3 [2]),
        .I4(\wb_data_o[2]_i_6_n_0 ),
        .O(\wb_data_o[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[2]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [2]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [2]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(\wb_data_o[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8888F8F8F888F888)) 
    \wb_data_o[31]_i_1 
       (.I0(\wb_data_o[31]_i_2_n_0 ),
        .I1(\wb_data_o[31]_i_3_n_0 ),
        .I2(wb_ack_o_i_2_n_0),
        .I3(\wb_data_o[31]_i_4_n_0 ),
        .I4(\wb_data_o[31]_i_5_n_0 ),
        .I5(\wb_data_o[31]_i_6_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [31]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h000000FE)) 
    \wb_data_o[31]_i_2 
       (.I0(atahost_o[13]),
        .I1(atahost_o[12]),
        .I2(atahost_o[11]),
        .I3(atahost_o[38]),
        .I4(atahost_o[37]),
        .O(\wb_data_o[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA3A3A3A0A0A0A3A0)) 
    \wb_data_o[31]_i_3 
       (.I0(\wb_data_o[31]_i_7_n_0 ),
        .I1(atahost_o[35]),
        .I2(atahost_o[36]),
        .I3(\mem_ctrl_0/rfr_ps_val [7]),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/poc_reg_n_0_[31] ),
        .O(\wb_data_o[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[31]_i_4 
       (.I0(\mem_ctrl_0/mc_data_ir [31]),
        .I1(\mem_ctrl_0/csc [5]),
        .I2(\mem_ctrl_0/mc_data_ir [15]),
        .I3(\mem_ctrl_0/csc [4]),
        .I4(\mem_ctrl_0/mc_data_ir [7]),
        .O(\wb_data_o[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[31]_i_5 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [31]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I3(\mem_ctrl_0/u3/r3 [31]),
        .I4(\wb_data_o[31]_i_8_n_0 ),
        .O(\wb_data_o[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wb_data_o[31]_i_6 
       (.I0(\mem_ctrl_0/csc [3]),
        .I1(\mem_ctrl_0/csc [2]),
        .O(\wb_data_o[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[31]_i_7 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[31] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[31] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[31] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[31] ),
        .O(\wb_data_o[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[31]_i_8 
       (.I0(\mem_ctrl_0/u3/r0 [31]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [31]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(\wb_data_o[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFF100010)) 
    \wb_data_o[3]_i_1 
       (.I0(atahost_o[38]),
        .I1(atahost_o[37]),
        .I2(\wb_data_o[3]_i_2_n_0 ),
        .I3(wb_ack_o_i_2_n_0),
        .I4(\wb_data_o[3]_i_3_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[3]_i_1__0 
       (.I0(\wb_data_o[15]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [3]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[3]_i_2__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[3]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [3]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [3]),
        .I4(\wb_data_o[27]_i_2__1_n_0 ),
        .I5(\wb_data_o[3]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[3]_i_2 
       (.I0(\mem_ctrl_0/u0/csr_r [3]),
        .I1(ac97_0_i[38]),
        .I2(\wb_data_o[10]_i_4_n_0 ),
        .I3(\mem_ctrl_0/u0/csc_mask [3]),
        .I4(\wb_data_o[10]_i_5_n_0 ),
        .I5(\wb_data_o[3]_i_4_n_0 ),
        .O(\wb_data_o[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFAAAA)) 
    \wb_data_o[3]_i_2__0 
       (.I0(\wb_data_o[3]_i_3__0_n_0 ),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/u13/ints [3]),
        .I3(ac97_0_i[36]),
        .I4(\wb_data_o[3]_i_4__0_n_0 ),
        .O(\wb_data_o[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000AA00CC0000)) 
    \wb_data_o[3]_i_2__1 
       (.I0(\ac97_1/o3_mode [1]),
        .I1(\ac97_1/o8_mode [1]),
        .I2(\ac97_1/mode [1]),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \wb_data_o[3]_i_3 
       (.I0(\wb_data_o[3]_i_5_n_0 ),
        .I1(\mem_ctrl_0/csc [3]),
        .I2(\mem_ctrl_0/csc [2]),
        .I3(\mem_ctrl_0/mc_data_ir [3]),
        .I4(\mem_ctrl_0/csc [5]),
        .I5(\mem_ctrl_0/u3/byte0 [3]),
        .O(\wb_data_o[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \wb_data_o[3]_i_3__0 
       (.I0(\ac97_0/u13/intm [3]),
        .I1(ac97_0_i[34]),
        .I2(\ac97_0/data4 [2]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[36]),
        .O(\wb_data_o[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[3]_i_4 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[3] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[3] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[3] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[3] ),
        .O(\wb_data_o[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFCF0FA00FCF0)) 
    \wb_data_o[3]_i_4__0 
       (.I0(\ac97_0/mode [1]),
        .I1(\ac97_0/o8_mode [1]),
        .I2(ac97_0_i[36]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[34]),
        .I5(\ac97_0/o3_mode [1]),
        .O(\wb_data_o[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \wb_data_o[3]_i_5 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [3]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I3(\mem_ctrl_0/u3/r3 [3]),
        .I4(\wb_data_o[3]_i_6_n_0 ),
        .O(\wb_data_o[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[3]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [3]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [3]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(\wb_data_o[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \wb_data_o[4]_i_1 
       (.I0(wb_ack_o_i_2_n_0),
        .I1(atahost_o[38]),
        .I2(atahost_o[37]),
        .I3(\wb_data_o[4]_i_2_n_0 ),
        .I4(\wb_data_o[4]_i_3_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[4]_i_1__0 
       (.I0(\wb_data_o[16]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [4]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[4]_i_2__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[4]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [4]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [4]),
        .I4(\wb_data_o[28]_i_3__1_n_0 ),
        .I5(\wb_data_o[4]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[4]_i_2 
       (.I0(\mem_ctrl_0/u0/csr_r [4]),
        .I1(\mem_ctrl_0/u0/poc_reg_n_0_[4] ),
        .I2(\wb_data_o[10]_i_4_n_0 ),
        .I3(\mem_ctrl_0/u0/csc_mask [4]),
        .I4(\wb_data_o[10]_i_5_n_0 ),
        .I5(\wb_data_o[4]_i_4_n_0 ),
        .O(\wb_data_o[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFA0A0C0C0)) 
    \wb_data_o[4]_i_2__0 
       (.I0(\ac97_0/data4 [2]),
        .I1(\ac97_0/u13/intm [4]),
        .I2(\wb_data_o[14]_i_4__0_n_0 ),
        .I3(\ac97_0/u13/ints [4]),
        .I4(\wb_data_o[14]_i_5__0_n_0 ),
        .I5(\wb_data_o[4]_i_3__0_n_0 ),
        .O(\wb_data_o[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000AA00CC0000)) 
    \wb_data_o[4]_i_2__1 
       (.I0(\ac97_1/u13/occ0_r_reg_n_0_[4] ),
        .I1(\ac97_1/u13/occ1_r_reg_n_0_[4] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[4] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7774447400000000)) 
    \wb_data_o[4]_i_3 
       (.I0(\wb_data_o[4]_i_5_n_0 ),
        .I1(\wb_data_o[31]_i_6_n_0 ),
        .I2(\mem_ctrl_0/u3/byte0 [4]),
        .I3(\mem_ctrl_0/csc [5]),
        .I4(\mem_ctrl_0/mc_data_ir [4]),
        .I5(wb_ack_o_i_2_n_0),
        .O(\wb_data_o[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFCF0FA00FCF0)) 
    \wb_data_o[4]_i_3__0 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[4] ),
        .I1(\ac97_0/u13/occ1_r_reg_n_0_[4] ),
        .I2(ac97_0_i[36]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[34]),
        .I5(\ac97_0/u13/occ0_r_reg_n_0_[4] ),
        .O(\wb_data_o[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[4]_i_4 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[4] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[4] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[4] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[4] ),
        .O(\wb_data_o[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[4]_i_5 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [4]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .I3(\mem_ctrl_0/u3/r1 [4]),
        .I4(\wb_data_o[4]_i_6_n_0 ),
        .O(\wb_data_o[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[4]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [4]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r3 [4]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .O(\wb_data_o[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \wb_data_o[5]_i_1 
       (.I0(wb_ack_o_i_2_n_0),
        .I1(atahost_o[38]),
        .I2(atahost_o[37]),
        .I3(\wb_data_o[5]_i_2_n_0 ),
        .I4(\wb_data_o[5]_i_3_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[5]_i_1__0 
       (.I0(\wb_data_o[17]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [5]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[5]_i_2__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[5]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [5]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [5]),
        .I4(\wb_data_o[29]_i_2__1_n_0 ),
        .I5(\wb_data_o[5]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[5]_i_2 
       (.I0(\mem_ctrl_0/u0/csr_r [5]),
        .I1(\mem_ctrl_0/u0/poc_reg_n_0_[5] ),
        .I2(\wb_data_o[10]_i_4_n_0 ),
        .I3(\mem_ctrl_0/u0/csc_mask [5]),
        .I4(\wb_data_o[10]_i_5_n_0 ),
        .I5(\wb_data_o[5]_i_4_n_0 ),
        .O(\wb_data_o[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFA0A0C0C0)) 
    \wb_data_o[5]_i_2__0 
       (.I0(\ac97_0/data4 [2]),
        .I1(\ac97_0/u13/intm [5]),
        .I2(\wb_data_o[14]_i_4__0_n_0 ),
        .I3(\ac97_0/u13/ints [5]),
        .I4(\wb_data_o[14]_i_5__0_n_0 ),
        .I5(\wb_data_o[5]_i_3__0_n_0 ),
        .O(\wb_data_o[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000AA00CC0000)) 
    \wb_data_o[5]_i_2__1 
       (.I0(\ac97_1/u13/occ0_r_reg_n_0_[5] ),
        .I1(\ac97_1/u13/occ1_r_reg_n_0_[5] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[5] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7774447400000000)) 
    \wb_data_o[5]_i_3 
       (.I0(\wb_data_o[5]_i_5_n_0 ),
        .I1(\wb_data_o[31]_i_6_n_0 ),
        .I2(\mem_ctrl_0/u3/byte0 [5]),
        .I3(\mem_ctrl_0/csc [5]),
        .I4(\mem_ctrl_0/mc_data_ir [5]),
        .I5(wb_ack_o_i_2_n_0),
        .O(\wb_data_o[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFCF0FA00FCF0)) 
    \wb_data_o[5]_i_3__0 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[5] ),
        .I1(\ac97_0/u13/occ1_r_reg_n_0_[5] ),
        .I2(ac97_0_i[36]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[34]),
        .I5(\ac97_0/u13/occ0_r_reg_n_0_[5] ),
        .O(\wb_data_o[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[5]_i_4 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[5] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[5] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[5] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[5] ),
        .O(\wb_data_o[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[5]_i_5 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [5]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .I3(\mem_ctrl_0/u3/r1 [5]),
        .I4(\wb_data_o[5]_i_6_n_0 ),
        .O(\wb_data_o[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[5]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [5]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r3 [5]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .O(\wb_data_o[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF100010)) 
    \wb_data_o[6]_i_1 
       (.I0(atahost_o[38]),
        .I1(atahost_o[37]),
        .I2(\wb_data_o[6]_i_2_n_0 ),
        .I3(wb_ack_o_i_2_n_0),
        .I4(\wb_data_o[6]_i_3_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[6]_i_1__0 
       (.I0(\wb_data_o[12]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [0]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[6]_i_2__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[6]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [6]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [6]),
        .I4(\wb_data_o[24]_i_2__1_n_0 ),
        .I5(\wb_data_o[6]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[6]_i_2 
       (.I0(\mem_ctrl_0/u0/csr_r [6]),
        .I1(\mem_ctrl_0/u0/poc_reg_n_0_[6] ),
        .I2(\wb_data_o[10]_i_4_n_0 ),
        .I3(\mem_ctrl_0/u0/csc_mask [6]),
        .I4(\wb_data_o[10]_i_5_n_0 ),
        .I5(\wb_data_o[6]_i_4_n_0 ),
        .O(\wb_data_o[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[6]_i_2__0 
       (.I0(\ac97_0/data4 [2]),
        .I1(\ac97_0/u13/intm [6]),
        .I2(\wb_data_o[14]_i_4__0_n_0 ),
        .I3(\ac97_0/u13/ints [6]),
        .I4(\wb_data_o[14]_i_5__0_n_0 ),
        .I5(\wb_data_o[6]_i_3__0_n_0 ),
        .O(\wb_data_o[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000AA00CC0000)) 
    \wb_data_o[6]_i_2__1 
       (.I0(\ac97_1/u13/occ0_r_reg_n_0_[6] ),
        .I1(\ac97_1/u13/occ1_r_reg_n_0_[6] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[6] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \wb_data_o[6]_i_3 
       (.I0(\wb_data_o[6]_i_5_n_0 ),
        .I1(\mem_ctrl_0/csc [3]),
        .I2(\mem_ctrl_0/csc [2]),
        .I3(\mem_ctrl_0/mc_data_ir [6]),
        .I4(\mem_ctrl_0/csc [5]),
        .I5(\mem_ctrl_0/u3/byte0 [6]),
        .O(\wb_data_o[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \wb_data_o[6]_i_3__0 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[6] ),
        .I1(\ac97_0/u13/occ1_r_reg_n_0_[6] ),
        .I2(ac97_0_i[35]),
        .I3(ac97_0_i[34]),
        .I4(\ac97_0/u13/occ0_r_reg_n_0_[6] ),
        .O(\wb_data_o[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[6]_i_4 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[6] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[6] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[6] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[6] ),
        .O(\wb_data_o[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \wb_data_o[6]_i_5 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [6]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I3(\mem_ctrl_0/u3/r3 [6]),
        .I4(\wb_data_o[6]_i_6_n_0 ),
        .O(\wb_data_o[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[6]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [6]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [6]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(\wb_data_o[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \wb_data_o[7]_i_1 
       (.I0(wb_ack_o_i_2_n_0),
        .I1(atahost_o[38]),
        .I2(atahost_o[37]),
        .I3(\wb_data_o[7]_i_2_n_0 ),
        .I4(\wb_data_o[7]_i_3_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[7]_i_1__0 
       (.I0(\wb_data_o[13]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [1]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[7]_i_2__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[7]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [7]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [7]),
        .I4(\wb_data_o[25]_i_3__1_n_0 ),
        .I5(\wb_data_o[7]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[7]_i_2 
       (.I0(\mem_ctrl_0/u0/csr_r [7]),
        .I1(\mem_ctrl_0/u0/poc_reg_n_0_[7] ),
        .I2(\wb_data_o[10]_i_4_n_0 ),
        .I3(\mem_ctrl_0/u0/csc_mask [7]),
        .I4(\wb_data_o[10]_i_5_n_0 ),
        .I5(\wb_data_o[7]_i_4_n_0 ),
        .O(\wb_data_o[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0A0A0CFC0CFC0)) 
    \wb_data_o[7]_i_2__0 
       (.I0(\ac97_0/data4 [2]),
        .I1(\ac97_0/u13/intm [7]),
        .I2(\wb_data_o[14]_i_4__0_n_0 ),
        .I3(\wb_data_o[7]_i_3__0_n_0 ),
        .I4(\ac97_0/u13/ints [7]),
        .I5(\wb_data_o[14]_i_5__0_n_0 ),
        .O(\wb_data_o[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000AA00CC0000)) 
    \wb_data_o[7]_i_2__1 
       (.I0(\ac97_1/u13/occ0_r_reg_n_0_[7] ),
        .I1(\ac97_1/u13/occ1_r_reg_n_0_[7] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[7] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7774447400000000)) 
    \wb_data_o[7]_i_3 
       (.I0(\wb_data_o[7]_i_5_n_0 ),
        .I1(\wb_data_o[31]_i_6_n_0 ),
        .I2(\mem_ctrl_0/u3/byte0 [7]),
        .I3(\mem_ctrl_0/csc [5]),
        .I4(\mem_ctrl_0/mc_data_ir [7]),
        .I5(wb_ack_o_i_2_n_0),
        .O(\wb_data_o[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFCF0FA00FCF0)) 
    \wb_data_o[7]_i_3__0 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[7] ),
        .I1(\ac97_0/u13/occ1_r_reg_n_0_[7] ),
        .I2(ac97_0_i[36]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[34]),
        .I5(\ac97_0/u13/occ0_r_reg_n_0_[7] ),
        .O(\wb_data_o[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[7]_i_4 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[7] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[7] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[7] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[7] ),
        .O(\wb_data_o[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[7]_i_5 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [7]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I3(\mem_ctrl_0/u3/r3 [7]),
        .I4(\wb_data_o[7]_i_6_n_0 ),
        .O(\wb_data_o[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[7]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [7]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [7]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(\wb_data_o[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \wb_data_o[8]_i_1 
       (.I0(wb_ack_o_i_2_n_0),
        .I1(atahost_o[38]),
        .I2(atahost_o[37]),
        .I3(\wb_data_o[8]_i_2_n_0 ),
        .I4(\wb_data_o[8]_i_3_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[8]_i_1__0 
       (.I0(\wb_data_o[14]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [2]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[8]_i_2__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[8]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [8]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [8]),
        .I4(\wb_data_o[26]_i_3__1_n_0 ),
        .I5(\wb_data_o[8]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[8]_i_2 
       (.I0(\mem_ctrl_0/ref_int [0]),
        .I1(\mem_ctrl_0/u0/poc_reg_n_0_[8] ),
        .I2(\wb_data_o[10]_i_4_n_0 ),
        .I3(\mem_ctrl_0/u0/csc_mask__0 [8]),
        .I4(\wb_data_o[10]_i_5_n_0 ),
        .I5(\wb_data_o[8]_i_4_n_0 ),
        .O(\wb_data_o[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFAAAA)) 
    \wb_data_o[8]_i_2__0 
       (.I0(\wb_data_o[8]_i_3__0_n_0 ),
        .I1(ac97_0_i[35]),
        .I2(\ac97_0/u13/ints [8]),
        .I3(ac97_0_i[36]),
        .I4(\wb_data_o[8]_i_4__0_n_0 ),
        .O(\wb_data_o[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000AA00CC0000)) 
    \wb_data_o[8]_i_2__1 
       (.I0(\ac97_1/u13/occ0_r_reg_n_0_[8] ),
        .I1(\ac97_1/u13/occ1_r_reg_n_0_[8] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[8] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[8]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7774447400000000)) 
    \wb_data_o[8]_i_3 
       (.I0(\wb_data_o[8]_i_5_n_0 ),
        .I1(\wb_data_o[31]_i_6_n_0 ),
        .I2(\mem_ctrl_0/u3/byte1 [0]),
        .I3(\mem_ctrl_0/csc [5]),
        .I4(\mem_ctrl_0/mc_data_ir [8]),
        .I5(wb_ack_o_i_2_n_0),
        .O(\wb_data_o[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \wb_data_o[8]_i_3__0 
       (.I0(\ac97_0/u13/intm [8]),
        .I1(ac97_0_i[34]),
        .I2(\ac97_0/data4 [2]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[36]),
        .O(\wb_data_o[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[8]_i_4 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[8] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[8] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[8] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .O(\wb_data_o[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFCF0FA00FCF0)) 
    \wb_data_o[8]_i_4__0 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[8] ),
        .I1(\ac97_0/u13/occ1_r_reg_n_0_[8] ),
        .I2(ac97_0_i[36]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[34]),
        .I5(\ac97_0/u13/occ0_r_reg_n_0_[8] ),
        .O(\wb_data_o[8]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[8]_i_5 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [8]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .I3(\mem_ctrl_0/u3/r1 [8]),
        .I4(\wb_data_o[8]_i_6_n_0 ),
        .O(\wb_data_o[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[8]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [8]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r3 [8]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .O(\wb_data_o[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \wb_data_o[9]_i_1 
       (.I0(wb_ack_o_i_2_n_0),
        .I1(atahost_o[38]),
        .I2(atahost_o[37]),
        .I3(\wb_data_o[9]_i_2_n_0 ),
        .I4(\wb_data_o[9]_i_3_n_0 ),
        .O(\mem_ctrl_0/u6/p_0_in [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \wb_data_o[9]_i_1__0 
       (.I0(\wb_data_o[15]_i_2__0_n_0 ),
        .I1(\wb_data_o[29]_i_2__0_n_0 ),
        .I2(\ac97_0/i4_dout [3]),
        .I3(\wb_data_o[22]_i_3__0_n_0 ),
        .I4(\wb_data_o[9]_i_2__0_n_0 ),
        .O(\ac97_0/u12/wb_data_o [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \wb_data_o[9]_i_1__1 
       (.I0(\wb_data_o[23]_i_3__1_n_0 ),
        .I1(\ac97_1/u13/ints [9]),
        .I2(o9_we_i_1__0_n_0),
        .I3(\ac97_1/u13/intm [9]),
        .I4(\wb_data_o[27]_i_2__1_n_0 ),
        .I5(\wb_data_o[9]_i_2__1_n_0 ),
        .O(\ac97_1/u12/wb_data_o [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[9]_i_2 
       (.I0(\mem_ctrl_0/ref_int [1]),
        .I1(\mem_ctrl_0/u0/poc_reg_n_0_[9] ),
        .I2(\wb_data_o[10]_i_4_n_0 ),
        .I3(\mem_ctrl_0/u0/csc_mask__0 [9]),
        .I4(\wb_data_o[10]_i_5_n_0 ),
        .I5(\wb_data_o[9]_i_4_n_0 ),
        .O(\wb_data_o[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFA0A0C0C0)) 
    \wb_data_o[9]_i_2__0 
       (.I0(\ac97_0/data4 [2]),
        .I1(\ac97_0/u13/intm [9]),
        .I2(\wb_data_o[14]_i_4__0_n_0 ),
        .I3(\ac97_0/u13/ints [9]),
        .I4(\wb_data_o[14]_i_5__0_n_0 ),
        .I5(\wb_data_o[9]_i_3__0_n_0 ),
        .O(\wb_data_o[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F000AA00CC0000)) 
    \wb_data_o[9]_i_2__1 
       (.I0(\ac97_1/u13/occ0_r_reg_n_0_[9] ),
        .I1(\ac97_1/u13/occ1_r_reg_n_0_[9] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[9] ),
        .I3(ac97_1_i[36]),
        .I4(ac97_1_i[35]),
        .I5(ac97_1_i[34]),
        .O(\wb_data_o[9]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7774447400000000)) 
    \wb_data_o[9]_i_3 
       (.I0(\wb_data_o[9]_i_5_n_0 ),
        .I1(\wb_data_o[31]_i_6_n_0 ),
        .I2(\mem_ctrl_0/u3/byte1 [1]),
        .I3(\mem_ctrl_0/csc [5]),
        .I4(\mem_ctrl_0/mc_data_ir [9]),
        .I5(wb_ack_o_i_2_n_0),
        .O(\wb_data_o[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFCF0FA00FCF0)) 
    \wb_data_o[9]_i_3__0 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[9] ),
        .I1(\ac97_0/u13/occ1_r_reg_n_0_[9] ),
        .I2(ac97_0_i[36]),
        .I3(ac97_0_i[35]),
        .I4(ac97_0_i[34]),
        .I5(\ac97_0/u13/occ0_r_reg_n_0_[9] ),
        .O(\wb_data_o[9]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wb_data_o[9]_i_4 
       (.I0(\mem_ctrl_0/u0/u1/tms_reg_n_0_[9] ),
        .I1(\mem_ctrl_0/u0/u1/csc_reg_n_0_[9] ),
        .I2(atahost_o[35]),
        .I3(\mem_ctrl_0/u0/u0/tms_reg_n_0_[9] ),
        .I4(atahost_o[34]),
        .I5(\mem_ctrl_0/u0/u0/csc_reg_n_0_[9] ),
        .O(\wb_data_o[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wb_data_o[9]_i_5 
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .I1(\mem_ctrl_0/u3/r2 [9]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .I3(\mem_ctrl_0/u3/r1 [9]),
        .I4(\wb_data_o[9]_i_6_n_0 ),
        .O(\wb_data_o[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wb_data_o[9]_i_6 
       (.I0(\mem_ctrl_0/u3/r0 [9]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r3 [9]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .O(\wb_data_o[9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    wb_err_i_1
       (.I0(\mem_ctrl_0/u6/wb_err_reg_n_0 ),
        .I1(atahost_o[11]),
        .I2(atahost_o[12]),
        .I3(atahost_o[13]),
        .I4(wb_err_i_2_n_0),
        .O(\mem_ctrl_0/u6/wb_err0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    wb_err_i_10
       (.I0(wb_err_i_16_n_0),
        .I1(wb_err_i_17_n_0),
        .I2(\wb_data_o[8]_i_5_n_0 ),
        .I3(\wb_data_o[9]_i_5_n_0 ),
        .I4(\wb_data_o[10]_i_7_n_0 ),
        .I5(\wb_data_o[11]_i_4_n_0 ),
        .O(wb_err_i_10_n_0));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    wb_err_i_11
       (.I0(atahost_o[17]),
        .I1(wb_err_i_18_n_0),
        .I2(\wb_data_o[29]_i_2_n_0 ),
        .I3(\wb_data_o[28]_i_3_n_0 ),
        .I4(wb_err_i_19_n_0),
        .I5(wb_err_i_20_n_0),
        .O(wb_err_i_11_n_0));
  LUT4 #(
    .INIT(16'h2882)) 
    wb_err_i_12
       (.I0(atahost_o[14]),
        .I1(wb_err_i_21_n_0),
        .I2(wb_err_i_22_n_0),
        .I3(wb_err_i_23_n_0),
        .O(wb_err_i_12_n_0));
  LUT4 #(
    .INIT(16'hFFF6)) 
    wb_err_i_13
       (.I0(\mem_ctrl_0/u5/state [3]),
        .I1(\mem_ctrl_0/u5/state [4]),
        .I2(\mem_ctrl_0/u5/state [6]),
        .I3(\mem_ctrl_0/u5/state [0]),
        .O(wb_err_i_13_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    wb_err_i_14
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .I1(\mem_ctrl_0/u3/r1 [34]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I3(\mem_ctrl_0/u3/r0 [34]),
        .I4(wb_err_i_24_n_0),
        .O(wb_err_i_14_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    wb_err_i_15
       (.I0(\wb_data_o[20]_i_4_n_0 ),
        .I1(\wb_data_o[21]_i_3_n_0 ),
        .I2(\wb_data_o[22]_i_4_n_0 ),
        .I3(\wb_data_o[23]_i_4_n_0 ),
        .O(wb_err_i_15_n_0));
  LUT5 #(
    .INIT(32'h00000777)) 
    wb_err_i_16
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .I1(\mem_ctrl_0/u3/r1 [33]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I3(\mem_ctrl_0/u3/r0 [33]),
        .I4(wb_err_i_25_n_0),
        .O(wb_err_i_16_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    wb_err_i_17
       (.I0(\wb_data_o[14]_i_4_n_0 ),
        .I1(\wb_data_o[15]_i_5_n_0 ),
        .I2(\wb_data_o[13]_i_4_n_0 ),
        .I3(\wb_data_o[12]_i_4_n_0 ),
        .O(wb_err_i_17_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    wb_err_i_18
       (.I0(\wb_data_o[26]_i_4_n_0 ),
        .I1(\wb_data_o[27]_i_3_n_0 ),
        .I2(\wb_data_o[24]_i_3_n_0 ),
        .I3(\wb_data_o[25]_i_3_n_0 ),
        .O(wb_err_i_18_n_0));
  LUT6 #(
    .INIT(64'hAAAAA999A999A999)) 
    wb_err_i_19
       (.I0(\wb_data_o[31]_i_5_n_0 ),
        .I1(wb_err_i_26_n_0),
        .I2(\mem_ctrl_0/u3/r3 [30]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I4(\mem_ctrl_0/u3/r2 [30]),
        .I5(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .O(wb_err_i_19_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    wb_err_i_2
       (.I0(rf_we_i_2_n_0),
        .I1(wb_err_i_3_n_0),
        .I2(wb_err_i_4_n_0),
        .I3(\mem_ctrl_0/u5/p_69_in ),
        .I4(wb_err_i_5_n_0),
        .I5(wb_err_i_6_n_0),
        .O(wb_err_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000777)) 
    wb_err_i_20
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .I1(\mem_ctrl_0/u3/r1 [35]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I3(\mem_ctrl_0/u3/r0 [35]),
        .I4(wb_err_i_27_n_0),
        .O(wb_err_i_20_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    wb_err_i_21
       (.I0(\wb_data_o[4]_i_5_n_0 ),
        .I1(\wb_data_o[5]_i_5_n_0 ),
        .I2(\wb_data_o[7]_i_5_n_0 ),
        .I3(\wb_data_o[6]_i_5_n_0 ),
        .O(wb_err_i_21_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    wb_err_i_22
       (.I0(\wb_data_o[2]_i_5_n_0 ),
        .I1(\wb_data_o[3]_i_5_n_0 ),
        .I2(\wb_data_o[0]_i_5_n_0 ),
        .I3(\wb_data_o[1]_i_5_n_0 ),
        .O(wb_err_i_22_n_0));
  LUT5 #(
    .INIT(32'h00000777)) 
    wb_err_i_23
       (.I0(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .I1(\mem_ctrl_0/u3/r1 [32]),
        .I2(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I3(\mem_ctrl_0/u3/r0 [32]),
        .I4(wb_err_i_28_n_0),
        .O(wb_err_i_23_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    wb_err_i_24
       (.I0(\mem_ctrl_0/u3/r3 [34]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I2(\mem_ctrl_0/u3/r2 [34]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .O(wb_err_i_24_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    wb_err_i_25
       (.I0(\mem_ctrl_0/u3/r3 [33]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I2(\mem_ctrl_0/u3/r2 [33]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .O(wb_err_i_25_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    wb_err_i_26
       (.I0(\mem_ctrl_0/u3/r0 [30]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [0]),
        .I2(\mem_ctrl_0/u3/r1 [30]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [1]),
        .O(wb_err_i_26_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    wb_err_i_27
       (.I0(\mem_ctrl_0/u3/r3 [35]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I2(\mem_ctrl_0/u3/r2 [35]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .O(wb_err_i_27_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    wb_err_i_28
       (.I0(\mem_ctrl_0/u3/r3 [32]),
        .I1(\mem_ctrl_0/u3/u0/rd_adr [3]),
        .I2(\mem_ctrl_0/u3/r2 [32]),
        .I3(\mem_ctrl_0/u3/u0/rd_adr [2]),
        .O(wb_err_i_28_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    wb_err_i_3
       (.I0(\mem_ctrl_0/u5/state [1]),
        .I1(\mem_ctrl_0/u5/state [3]),
        .I2(wb_err_i_7_n_0),
        .I3(\mem_ctrl_0/u5/state [0]),
        .I4(wb_err_i_8_n_0),
        .I5(\mem_ctrl_0/wp_err ),
        .O(wb_err_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000DDD)) 
    wb_err_i_4
       (.I0(atahost_o[16]),
        .I1(wb_err_i_9_n_0),
        .I2(atahost_o[15]),
        .I3(wb_err_i_10_n_0),
        .I4(wb_err_i_11_n_0),
        .I5(wb_err_i_12_n_0),
        .O(wb_err_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000000DDDD000D)) 
    wb_err_i_5
       (.I0(mem_ack_r_i_6_n_0),
        .I1(wb_err_i_13_n_0),
        .I2(mem_ack_r_i_5_n_0),
        .I3(mem_ack_r_i_4_n_0),
        .I4(\timer2[8]_i_12_n_0 ),
        .I5(mem_ack_r_i_2_n_0),
        .O(wb_err_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hB)) 
    wb_err_i_6
       (.I0(atahost_o[18]),
        .I1(\mem_ctrl_0/csc [11]),
        .O(wb_err_i_6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    wb_err_i_7
       (.I0(\mem_ctrl_0/u5/state [4]),
        .I1(\mem_ctrl_0/u5/state [2]),
        .O(wb_err_i_7_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    wb_err_i_8
       (.I0(\mem_ctrl_0/u5/state [6]),
        .I1(\mem_ctrl_0/u5/state [5]),
        .O(wb_err_i_8_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    wb_err_i_9
       (.I0(wb_err_i_14_n_0),
        .I1(wb_err_i_15_n_0),
        .I2(\wb_data_o[16]_i_4_n_0 ),
        .I3(\wb_data_o[17]_i_4_n_0 ),
        .I4(\wb_data_o[18]_i_4_n_0 ),
        .I5(\wb_data_o[19]_i_4_n_0 ),
        .O(wb_err_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hF1F0)) 
    wb_first_r_i_1
       (.I0(\mem_ctrl_0/u6/wb_err_reg_n_0 ),
        .I1(\mem_ctrl_0/u6/wb_ack_o_reg_n_0 ),
        .I2(\mem_ctrl_0/u6/wb_first_set ),
        .I3(\mem_ctrl_0/u6/wb_first_r ),
        .O(wb_first_r_i_1_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    wb_first_r_i_2
       (.I0(wb_ack_o_i_2_n_0),
        .I1(\mem_ctrl_0/u6/read_go_r ),
        .I2(\mem_ctrl_0/u6/write_go_r ),
        .I3(atahost_o[20]),
        .I4(atahost_o[19]),
        .O(\mem_ctrl_0/u6/wb_first_set ));
  LUT3 #(
    .INIT(8'h32)) 
    wb_stb_first_i_1
       (.I0(wb_stb_first_i_2_n_0),
        .I1(\mem_ctrl_0/mem_ack ),
        .I2(\mem_ctrl_0/u5/wb_stb_first_reg_n_0 ),
        .O(wb_stb_first_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h888A8888)) 
    wb_stb_first_i_2
       (.I0(atahost_o[20]),
        .I1(\mem_ctrl_0/u6/wb_first_set ),
        .I2(\mem_ctrl_0/u6/wb_err_reg_n_0 ),
        .I3(\mem_ctrl_0/u6/wb_ack_o_reg_n_0 ),
        .I4(\mem_ctrl_0/u6/wb_first_r ),
        .O(wb_stb_first_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h45)) 
    wb_wait_r2_i_1
       (.I0(atahost_o[20]),
        .I1(\mem_ctrl_0/wb_write_go ),
        .I2(\mem_ctrl_0/u5/oe_d2 ),
        .O(wb_wait_r2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40400040)) 
    wb_write_go_r_i_1
       (.I0(wb_write_go_r_i_2_n_0),
        .I1(atahost_o[19]),
        .I2(\mem_ctrl_0/u6/write_go_r1 ),
        .I3(atahost_o[20]),
        .I4(atahost_o[18]),
        .O(\mem_ctrl_0/wb_write_go ));
  LUT6 #(
    .INIT(64'hBAAAAAAAAAAAAAAA)) 
    wb_write_go_r_i_2
       (.I0(\mem_ctrl_0/u6/rmw_r ),
        .I1(\mem_ctrl_0/wr_hold ),
        .I2(\mem_ctrl_0/u6/rmw_en ),
        .I3(atahost_o[18]),
        .I4(atahost_o[19]),
        .I5(atahost_o[20]),
        .O(wb_write_go_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0001000100000001)) 
    we1_i_1
       (.I0(ac97_0_i[62]),
        .I1(ac97_0_i[61]),
        .I2(ac97_0_i[63]),
        .I3(we1_i_2_n_0),
        .I4(\ac97_0/u12/we1 ),
        .I5(\ac97_0/u12/we2 ),
        .O(\ac97_0/u12/we10 ));
  LUT6 #(
    .INIT(64'h0010001000000010)) 
    we1_i_1__0
       (.I0(ac97_1_i[62]),
        .I1(ac97_1_i[63]),
        .I2(ac97_1_i[70]),
        .I3(ac97_1_i[61]),
        .I4(\ac97_1/u12/we1 ),
        .I5(\ac97_1/u12/we2 ),
        .O(\ac97_1/u12/we10 ));
  LUT3 #(
    .INIT(8'h7F)) 
    we1_i_2
       (.I0(ac97_0_i[69]),
        .I1(ac97_0_i[70]),
        .I2(ac97_0_i[68]),
        .O(we1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    we2_i_1
       (.I0(\ac97_0/u12/we1 ),
        .I1(ac97_0_i[69]),
        .I2(ac97_0_i[70]),
        .I3(ac97_0_i[68]),
        .O(\ac97_0/u12/we20 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    we2_i_1__0
       (.I0(ac97_1_i[70]),
        .I1(\ac97_1/u12/we1 ),
        .O(\ac97_1/u12/we20 ));
  LUT3 #(
    .INIT(8'h60)) 
    \wp[0]_i_1 
       (.I0(\ac97_0/u3/wp [0]),
        .I1(\ac97_0/o3_we ),
        .I2(\ac97_0/u13/occ0_r_reg_n_0_[0] ),
        .O(\wp[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \wp[0]_i_1__0 
       (.I0(\ac97_0/u4/wp [0]),
        .I1(\ac97_0/o4_we ),
        .I2(\ac97_0/u13/occ0_r_reg_n_0_[8] ),
        .O(\wp[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \wp[0]_i_1__1 
       (.I0(\ac97_0/u5/wp [0]),
        .I1(\ac97_0/o6_we ),
        .I2(\ac97_0/u13/occ0_r_reg_n_0_[16] ),
        .O(\wp[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \wp[0]_i_1__10 
       (.I0(\ac97_1/u8/wp [0]),
        .I1(\ac97_1/o9_we ),
        .I2(\ac97_1/u13/occ1_r_reg_n_0_[8] ),
        .O(\wp[0]_i_1__10_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \wp[0]_i_1__11 
       (.I0(\ac97_1/u9/wp_reg_n_0_[0] ),
        .I1(\ac97_1/mode [0]),
        .I2(\ac97_1/mode [1]),
        .O(\ac97_1/wp_p1 [0]));
  LUT3 #(
    .INIT(8'hA9)) 
    \wp[0]_i_1__12 
       (.I0(\ac97_1/u10/wp_reg_n_0_[0] ),
        .I1(\ac97_1/u13/icc_r_reg_n_0_[10] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[11] ),
        .O(\ac97_1/wp_p1__0 [0]));
  LUT3 #(
    .INIT(8'hA9)) 
    \wp[0]_i_1__13 
       (.I0(\ac97_1/u11/wp_reg_n_0_[0] ),
        .I1(\ac97_1/u13/icc_r_reg_n_0_[18] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[19] ),
        .O(\ac97_1/wp_p1__1 [0]));
  LUT3 #(
    .INIT(8'hA9)) 
    \wp[0]_i_1__14 
       (.I0(\ac97_0/u9/wp_reg_n_0_[0] ),
        .I1(\ac97_0/mode [1]),
        .I2(\ac97_0/mode [0]),
        .O(\wp[0]_i_1__14_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \wp[0]_i_1__15 
       (.I0(\ac97_0/u10/wp_reg_n_0_[0] ),
        .I1(\ac97_0/u13/icc_r_reg_n_0_[11] ),
        .I2(\ac97_0/u13/icc_r_reg_n_0_[10] ),
        .O(\wp[0]_i_1__15_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \wp[0]_i_1__16 
       (.I0(\ac97_0/u11/wp_reg_n_0_[0] ),
        .I1(\ac97_0/u13/icc_r_reg_n_0_[19] ),
        .I2(\ac97_0/u13/icc_r_reg_n_0_[18] ),
        .O(\wp[0]_i_1__16_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \wp[0]_i_1__2 
       (.I0(\ac97_0/u6/wp [0]),
        .I1(\ac97_0/o7_we ),
        .I2(\ac97_0/u13/occ0_r_reg_n_0_[24] ),
        .O(\wp[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \wp[0]_i_1__3 
       (.I0(\ac97_0/u7/wp [0]),
        .I1(\ac97_0/o8_we ),
        .I2(\ac97_0/u13/occ1_r_reg_n_0_[0] ),
        .O(\wp[0]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \wp[0]_i_1__4 
       (.I0(\ac97_0/u8/wp [0]),
        .I1(\ac97_0/o9_we ),
        .I2(\ac97_0/u13/occ1_r_reg_n_0_[8] ),
        .O(\wp[0]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \wp[0]_i_1__5 
       (.I0(\ac97_1/u3/wp [0]),
        .I1(\ac97_1/o3_we ),
        .I2(\ac97_1/u13/occ0_r_reg_n_0_[0] ),
        .O(\wp[0]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \wp[0]_i_1__6 
       (.I0(\ac97_1/u4/wp [0]),
        .I1(\ac97_1/o4_we ),
        .I2(\ac97_1/u13/occ0_r_reg_n_0_[8] ),
        .O(\wp[0]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \wp[0]_i_1__7 
       (.I0(\ac97_1/u5/wp [0]),
        .I1(\ac97_1/o6_we ),
        .I2(\ac97_1/u13/occ0_r_reg_n_0_[16] ),
        .O(\wp[0]_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \wp[0]_i_1__8 
       (.I0(\ac97_1/u6/wp [0]),
        .I1(\ac97_1/o7_we ),
        .I2(\ac97_1/u13/occ0_r_reg_n_0_[24] ),
        .O(\wp[0]_i_1__8_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \wp[0]_i_1__9 
       (.I0(\ac97_1/u7/wp [0]),
        .I1(\ac97_1/o8_we ),
        .I2(\ac97_1/u13/occ1_r_reg_n_0_[0] ),
        .O(\wp[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \wp[1]_i_1 
       (.I0(\ac97_0/u3/wp [1]),
        .I1(\ac97_0/o3_we ),
        .I2(\ac97_0/u3/wp [0]),
        .I3(\ac97_0/u13/occ0_r_reg_n_0_[0] ),
        .O(\wp[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \wp[1]_i_1__0 
       (.I0(\ac97_0/u4/wp [1]),
        .I1(\ac97_0/o4_we ),
        .I2(\ac97_0/u4/wp [0]),
        .I3(\ac97_0/u13/occ0_r_reg_n_0_[8] ),
        .O(\wp[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \wp[1]_i_1__1 
       (.I0(\ac97_0/u5/wp [1]),
        .I1(\ac97_0/o6_we ),
        .I2(\ac97_0/u5/wp [0]),
        .I3(\ac97_0/u13/occ0_r_reg_n_0_[16] ),
        .O(\wp[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \wp[1]_i_1__10 
       (.I0(\ac97_1/u8/wp [1]),
        .I1(\ac97_1/o9_we ),
        .I2(\ac97_1/u8/wp [0]),
        .I3(\ac97_1/u13/occ1_r_reg_n_0_[8] ),
        .O(\wp[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \wp[1]_i_1__11 
       (.I0(\ac97_1/u9/wp_reg_n_0_[0] ),
        .I1(\ac97_1/mode [0]),
        .I2(\ac97_1/mode [1]),
        .I3(\ac97_1/u9/p_1_in [0]),
        .O(\ac97_1/wp_p1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \wp[1]_i_1__12 
       (.I0(\ac97_1/u10/wp_reg_n_0_[0] ),
        .I1(\ac97_1/u13/icc_r_reg_n_0_[10] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[11] ),
        .I3(\ac97_1/u10/p_1_in [0]),
        .O(\ac97_1/wp_p1__0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \wp[1]_i_1__13 
       (.I0(\ac97_1/u11/wp_reg_n_0_[0] ),
        .I1(\ac97_1/u13/icc_r_reg_n_0_[18] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[19] ),
        .I3(\ac97_1/u11/p_1_in [0]),
        .O(\ac97_1/wp_p1__1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \wp[1]_i_1__14 
       (.I0(\ac97_0/u9/p_1_in [0]),
        .I1(\ac97_0/mode [0]),
        .I2(\ac97_0/mode [1]),
        .I3(\ac97_0/u9/wp_reg_n_0_[0] ),
        .O(\wp[1]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \wp[1]_i_1__15 
       (.I0(\ac97_0/u10/p_1_in [0]),
        .I1(\ac97_0/u13/icc_r_reg_n_0_[10] ),
        .I2(\ac97_0/u13/icc_r_reg_n_0_[11] ),
        .I3(\ac97_0/u10/wp_reg_n_0_[0] ),
        .O(\wp[1]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \wp[1]_i_1__16 
       (.I0(\ac97_0/u11/p_1_in [0]),
        .I1(\ac97_0/u13/icc_r_reg_n_0_[18] ),
        .I2(\ac97_0/u13/icc_r_reg_n_0_[19] ),
        .I3(\ac97_0/u11/wp_reg_n_0_[0] ),
        .O(\wp[1]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \wp[1]_i_1__2 
       (.I0(\ac97_0/u6/wp [1]),
        .I1(\ac97_0/o7_we ),
        .I2(\ac97_0/u6/wp [0]),
        .I3(\ac97_0/u13/occ0_r_reg_n_0_[24] ),
        .O(\wp[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \wp[1]_i_1__3 
       (.I0(\ac97_0/u7/wp [1]),
        .I1(\ac97_0/o8_we ),
        .I2(\ac97_0/u7/wp [0]),
        .I3(\ac97_0/u13/occ1_r_reg_n_0_[0] ),
        .O(\wp[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \wp[1]_i_1__4 
       (.I0(\ac97_0/u8/wp [1]),
        .I1(\ac97_0/o9_we ),
        .I2(\ac97_0/u8/wp [0]),
        .I3(\ac97_0/u13/occ1_r_reg_n_0_[8] ),
        .O(\wp[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \wp[1]_i_1__5 
       (.I0(\ac97_1/u3/wp [1]),
        .I1(\ac97_1/o3_we ),
        .I2(\ac97_1/u3/wp [0]),
        .I3(\ac97_1/u13/occ0_r_reg_n_0_[0] ),
        .O(\wp[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \wp[1]_i_1__6 
       (.I0(\ac97_1/u4/wp [1]),
        .I1(\ac97_1/o4_we ),
        .I2(\ac97_1/u4/wp [0]),
        .I3(\ac97_1/u13/occ0_r_reg_n_0_[8] ),
        .O(\wp[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \wp[1]_i_1__7 
       (.I0(\ac97_1/u5/wp [1]),
        .I1(\ac97_1/o6_we ),
        .I2(\ac97_1/u5/wp [0]),
        .I3(\ac97_1/u13/occ0_r_reg_n_0_[16] ),
        .O(\wp[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \wp[1]_i_1__8 
       (.I0(\ac97_1/u6/wp [1]),
        .I1(\ac97_1/o7_we ),
        .I2(\ac97_1/u6/wp [0]),
        .I3(\ac97_1/u13/occ0_r_reg_n_0_[24] ),
        .O(\wp[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \wp[1]_i_1__9 
       (.I0(\ac97_1/u7/wp [1]),
        .I1(\ac97_1/o8_we ),
        .I2(\ac97_1/u7/wp [0]),
        .I3(\ac97_1/u13/occ1_r_reg_n_0_[0] ),
        .O(\wp[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \wp[2]_i_1 
       (.I0(\ac97_0/u3/wp [2]),
        .I1(\ac97_0/o3_we ),
        .I2(\ac97_0/u3/wp [0]),
        .I3(\ac97_0/u3/wp [1]),
        .I4(\ac97_0/u13/occ0_r_reg_n_0_[0] ),
        .O(\wp[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \wp[2]_i_1__0 
       (.I0(\ac97_0/u4/wp [2]),
        .I1(\ac97_0/o4_we ),
        .I2(\ac97_0/u4/wp [0]),
        .I3(\ac97_0/u4/wp [1]),
        .I4(\ac97_0/u13/occ0_r_reg_n_0_[8] ),
        .O(\wp[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \wp[2]_i_1__1 
       (.I0(\ac97_0/u5/wp [2]),
        .I1(\ac97_0/o6_we ),
        .I2(\ac97_0/u5/wp [0]),
        .I3(\ac97_0/u5/wp [1]),
        .I4(\ac97_0/u13/occ0_r_reg_n_0_[16] ),
        .O(\wp[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \wp[2]_i_1__10 
       (.I0(\ac97_1/u5/wp [2]),
        .I1(\ac97_1/o6_we ),
        .I2(\ac97_1/u5/wp [0]),
        .I3(\ac97_1/u5/wp [1]),
        .I4(\ac97_1/u13/occ0_r_reg_n_0_[16] ),
        .O(\wp[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \wp[2]_i_1__11 
       (.I0(\ac97_1/u6/wp [2]),
        .I1(\ac97_1/o7_we ),
        .I2(\ac97_1/u6/wp [0]),
        .I3(\ac97_1/u6/wp [1]),
        .I4(\ac97_1/u13/occ0_r_reg_n_0_[24] ),
        .O(\wp[2]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \wp[2]_i_1__12 
       (.I0(\ac97_1/u7/wp [2]),
        .I1(\ac97_1/o8_we ),
        .I2(\ac97_1/u7/wp [0]),
        .I3(\ac97_1/u7/wp [1]),
        .I4(\ac97_1/u13/occ1_r_reg_n_0_[0] ),
        .O(\wp[2]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \wp[2]_i_1__13 
       (.I0(\ac97_1/u8/wp [2]),
        .I1(\ac97_1/o9_we ),
        .I2(\ac97_1/u8/wp [0]),
        .I3(\ac97_1/u8/wp [1]),
        .I4(\ac97_1/u13/occ1_r_reg_n_0_[8] ),
        .O(\wp[2]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \wp[2]_i_1__14 
       (.I0(\ac97_1/u9/p_1_in [0]),
        .I1(\ac97_1/mode [1]),
        .I2(\ac97_1/mode [0]),
        .I3(\ac97_1/u9/wp_reg_n_0_[0] ),
        .I4(\ac97_1/u9/p_1_in [1]),
        .O(\ac97_1/wp_p1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \wp[2]_i_1__15 
       (.I0(\ac97_1/u10/p_1_in [0]),
        .I1(\ac97_1/u13/icc_r_reg_n_0_[11] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[10] ),
        .I3(\ac97_1/u10/wp_reg_n_0_[0] ),
        .I4(\ac97_1/u10/p_1_in [1]),
        .O(\ac97_1/wp_p1__0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \wp[2]_i_1__16 
       (.I0(\ac97_1/u11/p_1_in [0]),
        .I1(\ac97_1/u13/icc_r_reg_n_0_[19] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[18] ),
        .I3(\ac97_1/u11/wp_reg_n_0_[0] ),
        .I4(\ac97_1/u11/p_1_in [1]),
        .O(\ac97_1/wp_p1__1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \wp[2]_i_1__2 
       (.I0(\ac97_0/u6/wp [2]),
        .I1(\ac97_0/o7_we ),
        .I2(\ac97_0/u6/wp [0]),
        .I3(\ac97_0/u6/wp [1]),
        .I4(\ac97_0/u13/occ0_r_reg_n_0_[24] ),
        .O(\wp[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \wp[2]_i_1__3 
       (.I0(\ac97_0/u7/wp [2]),
        .I1(\ac97_0/o8_we ),
        .I2(\ac97_0/u7/wp [0]),
        .I3(\ac97_0/u7/wp [1]),
        .I4(\ac97_0/u13/occ1_r_reg_n_0_[0] ),
        .O(\wp[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \wp[2]_i_1__4 
       (.I0(\ac97_0/u8/wp [2]),
        .I1(\ac97_0/o9_we ),
        .I2(\ac97_0/u8/wp [0]),
        .I3(\ac97_0/u8/wp [1]),
        .I4(\ac97_0/u13/occ1_r_reg_n_0_[8] ),
        .O(\wp[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \wp[2]_i_1__5 
       (.I0(\ac97_0/mode [0]),
        .I1(\ac97_0/mode [1]),
        .I2(\ac97_0/u9/wp_reg_n_0_[0] ),
        .I3(\ac97_0/u9/p_1_in [0]),
        .I4(\ac97_0/u9/p_1_in [1]),
        .O(\ac97_0/wp_p1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \wp[2]_i_1__6 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[10] ),
        .I1(\ac97_0/u13/icc_r_reg_n_0_[11] ),
        .I2(\ac97_0/u10/wp_reg_n_0_[0] ),
        .I3(\ac97_0/u10/p_1_in [0]),
        .I4(\ac97_0/u10/p_1_in [1]),
        .O(\ac97_0/wp_p1__0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \wp[2]_i_1__7 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[18] ),
        .I1(\ac97_0/u13/icc_r_reg_n_0_[19] ),
        .I2(\ac97_0/u11/wp_reg_n_0_[0] ),
        .I3(\ac97_0/u11/p_1_in [0]),
        .I4(\ac97_0/u11/p_1_in [1]),
        .O(\ac97_0/wp_p1__1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \wp[2]_i_1__8 
       (.I0(\ac97_1/u3/wp [2]),
        .I1(\ac97_1/o3_we ),
        .I2(\ac97_1/u3/wp [0]),
        .I3(\ac97_1/u3/wp [1]),
        .I4(\ac97_1/u13/occ0_r_reg_n_0_[0] ),
        .O(\wp[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \wp[2]_i_1__9 
       (.I0(\ac97_1/u4/wp [2]),
        .I1(\ac97_1/o4_we ),
        .I2(\ac97_1/u4/wp [0]),
        .I3(\ac97_1/u4/wp [1]),
        .I4(\ac97_1/u13/occ0_r_reg_n_0_[8] ),
        .O(\wp[2]_i_1__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wp[3]_i_1 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[0] ),
        .O(\wp[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wp[3]_i_1__0 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[16] ),
        .O(\wp[3]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wp[3]_i_1__1 
       (.I0(\ac97_0/u13/icc_r_reg_n_0_[8] ),
        .O(\wp[3]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wp[3]_i_1__2 
       (.I0(\ac97_1/u13/icc_r_reg_n_0_[0] ),
        .O(\wp[3]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wp[3]_i_1__3 
       (.I0(\ac97_1/u13/icc_r_reg_n_0_[16] ),
        .O(\wp[3]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wp[3]_i_1__4 
       (.I0(\ac97_1/u13/icc_r_reg_n_0_[8] ),
        .O(\wp[3]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \wp[3]_i_2 
       (.I0(\ac97_0/u14/u6/en_out_l_reg_n_0 ),
        .I1(\ac97_0/in_valid_s [0]),
        .I2(\ac97_0/u14/u6/en_out_l2_reg_n_0 ),
        .O(\ac97_0/i3_we ));
  LUT3 #(
    .INIT(8'h08)) 
    \wp[3]_i_2__0 
       (.I0(\ac97_0/u14/u7/en_out_l_reg_n_0 ),
        .I1(\ac97_0/in_valid_s [1]),
        .I2(\ac97_0/u14/u7/en_out_l2_reg_n_0 ),
        .O(\ac97_0/i4_we ));
  LUT3 #(
    .INIT(8'h08)) 
    \wp[3]_i_2__1 
       (.I0(\ac97_0/u14/u8/en_out_l_reg_n_0 ),
        .I1(\ac97_0/in_valid_s [2]),
        .I2(\ac97_0/u14/u8/en_out_l2_reg_n_0 ),
        .O(\ac97_0/i6_we ));
  LUT3 #(
    .INIT(8'h08)) 
    \wp[3]_i_2__2 
       (.I0(\ac97_1/in_valid_s [1]),
        .I1(\ac97_1/u14/u7/en_out_l_reg_n_0 ),
        .I2(\ac97_1/u14/u7/en_out_l2_reg_n_0 ),
        .O(\wp[3]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \wp[3]_i_2__3 
       (.I0(\ac97_1/in_valid_s [2]),
        .I1(\ac97_1/u14/u8/en_out_l_reg_n_0 ),
        .I2(\ac97_1/u14/u8/en_out_l2_reg_n_0 ),
        .O(\wp[3]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \wp[3]_i_2__4 
       (.I0(\ac97_1/u14/u6/en_out_l_reg_n_0 ),
        .I1(\ac97_1/in_valid_s [0]),
        .I2(\ac97_1/u14/u6/en_out_l2_reg_n_0 ),
        .O(\wp[3]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h5556AAAAAAAAAAAA)) 
    \wp[3]_i_3 
       (.I0(\ac97_0/u9/wp_reg__0 ),
        .I1(\ac97_0/mode [0]),
        .I2(\ac97_0/mode [1]),
        .I3(\ac97_0/u9/wp_reg_n_0_[0] ),
        .I4(\ac97_0/u9/p_1_in [0]),
        .I5(\ac97_0/u9/p_1_in [1]),
        .O(\ac97_0/wp_p1 [3]));
  LUT6 #(
    .INIT(64'h5556AAAAAAAAAAAA)) 
    \wp[3]_i_3__0 
       (.I0(\ac97_0/u10/wp_reg__0 ),
        .I1(\ac97_0/u13/icc_r_reg_n_0_[10] ),
        .I2(\ac97_0/u13/icc_r_reg_n_0_[11] ),
        .I3(\ac97_0/u10/wp_reg_n_0_[0] ),
        .I4(\ac97_0/u10/p_1_in [0]),
        .I5(\ac97_0/u10/p_1_in [1]),
        .O(\ac97_0/wp_p1__0 [3]));
  LUT6 #(
    .INIT(64'h5556AAAAAAAAAAAA)) 
    \wp[3]_i_3__1 
       (.I0(\ac97_0/u11/wp_reg__0 ),
        .I1(\ac97_0/u13/icc_r_reg_n_0_[18] ),
        .I2(\ac97_0/u13/icc_r_reg_n_0_[19] ),
        .I3(\ac97_0/u11/wp_reg_n_0_[0] ),
        .I4(\ac97_0/u11/p_1_in [0]),
        .I5(\ac97_0/u11/p_1_in [1]),
        .O(\ac97_0/wp_p1__1 [3]));
  LUT6 #(
    .INIT(64'h5557FFFFAAA80000)) 
    \wp[3]_i_3__2 
       (.I0(\ac97_1/u9/p_1_in [1]),
        .I1(\ac97_1/u9/wp_reg_n_0_[0] ),
        .I2(\ac97_1/mode [0]),
        .I3(\ac97_1/mode [1]),
        .I4(\ac97_1/u9/p_1_in [0]),
        .I5(\ac97_1/u9/wp_reg__0 ),
        .O(\ac97_1/wp_p1 [3]));
  LUT6 #(
    .INIT(64'h5557FFFFAAA80000)) 
    \wp[3]_i_3__3 
       (.I0(\ac97_1/u10/p_1_in [1]),
        .I1(\ac97_1/u10/wp_reg_n_0_[0] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[10] ),
        .I3(\ac97_1/u13/icc_r_reg_n_0_[11] ),
        .I4(\ac97_1/u10/p_1_in [0]),
        .I5(\ac97_1/u10/wp_reg__0 ),
        .O(\ac97_1/wp_p1__0 [3]));
  LUT6 #(
    .INIT(64'h5557FFFFAAA80000)) 
    \wp[3]_i_3__4 
       (.I0(\ac97_1/u11/p_1_in [1]),
        .I1(\ac97_1/u11/wp_reg_n_0_[0] ),
        .I2(\ac97_1/u13/icc_r_reg_n_0_[18] ),
        .I3(\ac97_1/u13/icc_r_reg_n_0_[19] ),
        .I4(\ac97_1/u11/p_1_in [0]),
        .I5(\ac97_1/u11/wp_reg__0 ),
        .O(\ac97_1/wp_p1__1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hBF008000)) 
    wp_err_i_1
       (.I0(wp_err_i_2_n_0),
        .I1(atahost_o[20]),
        .I2(\mem_ctrl_0/cs_le ),
        .I3(atahost_o[19]),
        .I4(\mem_ctrl_0/wp_err ),
        .O(wp_err_i_1_n_0));
  LUT5 #(
    .INIT(32'h4F004400)) 
    wp_err_i_2
       (.I0(\csc[11]_i_8_n_0 ),
        .I1(\mem_ctrl_0/u0/u0/csc_reg_n_0_[8] ),
        .I2(\csc[11]_i_19_n_0 ),
        .I3(atahost_o[18]),
        .I4(\mem_ctrl_0/u0/u1/csc_reg_n_0_[8] ),
        .O(wp_err_i_2_n_0));
  LUT4 #(
    .INIT(16'hFBBB)) 
    \wr_adr[0]_i_1 
       (.I0(\mem_ctrl_0/u3/u0/p_0_in ),
        .I1(atahost_o[19]),
        .I2(atahost_o[18]),
        .I3(atahost_o[20]),
        .O(\wr_adr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \wr_adr[1]_i_1 
       (.I0(\mem_ctrl_0/u3/u0/wr_adr_reg_n_0_[0] ),
        .I1(atahost_o[19]),
        .I2(atahost_o[18]),
        .I3(atahost_o[20]),
        .O(\wr_adr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \wr_adr[2]_i_1 
       (.I0(\mem_ctrl_0/u3/u0/p_0_in1_in ),
        .I1(atahost_o[19]),
        .I2(atahost_o[18]),
        .I3(atahost_o[20]),
        .O(\wr_adr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBBB)) 
    \wr_adr[3]_i_1 
       (.I0(\mem_ctrl_0/dv ),
        .I1(atahost_o[19]),
        .I2(atahost_o[18]),
        .I3(atahost_o[20]),
        .O(\wr_adr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \wr_adr[3]_i_2 
       (.I0(\mem_ctrl_0/u3/u0/p_0_in0_in ),
        .I1(atahost_o[19]),
        .I2(atahost_o[18]),
        .I3(atahost_o[20]),
        .O(\wr_adr[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7530)) 
    wr_cycle_i_1
       (.I0(\mem_ctrl_0/u5/burst_cnt_ld ),
        .I1(wr_cycle_i_2_n_0),
        .I2(wr_cycle_i_3_n_0),
        .I3(\mem_ctrl_0/wr_cycle ),
        .O(wr_cycle_i_1_n_0));
  LUT6 #(
    .INIT(64'hEE7EFFFFFFFFFFFF)) 
    wr_cycle_i_2
       (.I0(\mem_ctrl_0/u5/state [2]),
        .I1(\mem_ctrl_0/u5/state [1]),
        .I2(\mem_ctrl_0/u5/state [4]),
        .I3(\mem_ctrl_0/u5/state [3]),
        .I4(\mem_ctrl_0/u5/state [0]),
        .I5(init_ack_r_i_2_n_0),
        .O(wr_cycle_i_2_n_0));
  LUT6 #(
    .INIT(64'hF800F800F8FFF800)) 
    wr_cycle_i_3
       (.I0(atahost_o[20]),
        .I1(atahost_o[18]),
        .I2(\mem_ctrl_0/wb_write_go ),
        .I3(\mem_ctrl_0/u5/state [4]),
        .I4(\mem_ctrl_0/u5/wr_set25_out ),
        .I5(\mem_ctrl_0/u5/state [3]),
        .O(wr_cycle_i_3_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    wr_cycle_i_4
       (.I0(wb_cycle_i_4_n_0),
        .I1(\mem_ctrl_0/u5/lookup_ready2 ),
        .I2(\mem_ctrl_0/csc_s [1]),
        .I3(\mem_ctrl_0/csc_s [2]),
        .I4(atahost_o[18]),
        .I5(atahost_o[20]),
        .O(\mem_ctrl_0/u5/wr_set25_out ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    wr_hold_i_1
       (.I0(\mem_ctrl_0/wr_hold ),
        .I1(atahost_o[20]),
        .I2(atahost_o[19]),
        .I3(atahost_o[18]),
        .O(wr_hold_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hA8888888)) 
    write_go_r1_i_1
       (.I0(atahost_o[19]),
        .I1(\mem_ctrl_0/u6/write_go_r ),
        .I2(wb_ack_o_i_2_n_0),
        .I3(atahost_o[20]),
        .I4(atahost_o[18]),
        .O(\mem_ctrl_0/u6/write_go_r10 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    write_go_r_i_1
       (.I0(atahost_o[19]),
        .I1(\mem_ctrl_0/u6/write_go_r1 ),
        .I2(atahost_o[20]),
        .I3(atahost_o[18]),
        .O(\mem_ctrl_0/u6/write_go_r0 ));
endmodule
