
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_7040:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab000003; valaddr_reg:x3; val_offset:21120*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21120*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7041:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab000007; valaddr_reg:x3; val_offset:21123*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21123*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7042:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab00000f; valaddr_reg:x3; val_offset:21126*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21126*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7043:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab00001f; valaddr_reg:x3; val_offset:21129*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21129*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7044:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab00003f; valaddr_reg:x3; val_offset:21132*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21132*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7045:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab00007f; valaddr_reg:x3; val_offset:21135*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21135*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7046:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab0000ff; valaddr_reg:x3; val_offset:21138*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21138*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7047:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab0001ff; valaddr_reg:x3; val_offset:21141*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21141*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7048:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab0003ff; valaddr_reg:x3; val_offset:21144*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21144*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7049:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab0007ff; valaddr_reg:x3; val_offset:21147*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21147*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7050:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab000fff; valaddr_reg:x3; val_offset:21150*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21150*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7051:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab001fff; valaddr_reg:x3; val_offset:21153*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21153*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7052:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab003fff; valaddr_reg:x3; val_offset:21156*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21156*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7053:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab007fff; valaddr_reg:x3; val_offset:21159*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21159*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7054:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab00ffff; valaddr_reg:x3; val_offset:21162*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21162*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7055:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab01ffff; valaddr_reg:x3; val_offset:21165*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21165*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7056:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab03ffff; valaddr_reg:x3; val_offset:21168*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21168*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7057:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab07ffff; valaddr_reg:x3; val_offset:21171*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21171*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7058:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab0fffff; valaddr_reg:x3; val_offset:21174*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21174*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7059:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab1fffff; valaddr_reg:x3; val_offset:21177*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21177*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7060:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab3fffff; valaddr_reg:x3; val_offset:21180*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21180*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7061:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab400000; valaddr_reg:x3; val_offset:21183*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21183*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7062:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab600000; valaddr_reg:x3; val_offset:21186*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21186*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7063:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab700000; valaddr_reg:x3; val_offset:21189*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21189*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7064:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab780000; valaddr_reg:x3; val_offset:21192*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21192*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7065:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab7c0000; valaddr_reg:x3; val_offset:21195*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21195*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7066:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab7e0000; valaddr_reg:x3; val_offset:21198*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21198*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7067:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab7f0000; valaddr_reg:x3; val_offset:21201*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21201*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7068:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab7f8000; valaddr_reg:x3; val_offset:21204*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21204*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7069:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab7fc000; valaddr_reg:x3; val_offset:21207*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21207*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7070:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab7fe000; valaddr_reg:x3; val_offset:21210*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21210*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7071:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab7ff000; valaddr_reg:x3; val_offset:21213*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21213*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7072:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab7ff800; valaddr_reg:x3; val_offset:21216*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21216*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7073:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab7ffc00; valaddr_reg:x3; val_offset:21219*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21219*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7074:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab7ffe00; valaddr_reg:x3; val_offset:21222*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21222*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7075:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab7fff00; valaddr_reg:x3; val_offset:21225*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21225*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7076:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab7fff80; valaddr_reg:x3; val_offset:21228*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21228*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7077:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab7fffc0; valaddr_reg:x3; val_offset:21231*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21231*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7078:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab7fffe0; valaddr_reg:x3; val_offset:21234*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21234*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7079:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab7ffff0; valaddr_reg:x3; val_offset:21237*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21237*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7080:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab7ffff8; valaddr_reg:x3; val_offset:21240*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21240*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7081:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab7ffffc; valaddr_reg:x3; val_offset:21243*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21243*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7082:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab7ffffe; valaddr_reg:x3; val_offset:21246*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21246*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7083:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xab7fffff; valaddr_reg:x3; val_offset:21249*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21249*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7084:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xbf800001; valaddr_reg:x3; val_offset:21252*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21252*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7085:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xbf800003; valaddr_reg:x3; val_offset:21255*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21255*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7086:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xbf800007; valaddr_reg:x3; val_offset:21258*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21258*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7087:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xbf999999; valaddr_reg:x3; val_offset:21261*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21261*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7088:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:21264*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21264*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7089:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:21267*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21267*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7090:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:21270*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21270*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7091:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:21273*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21273*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7092:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:21276*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21276*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7093:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:21279*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21279*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7094:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:21282*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21282*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7095:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:21285*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21285*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7096:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:21288*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21288*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7097:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:21291*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21291*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7098:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:21294*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21294*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7099:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7e7a0c and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00c424 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfe7a0c; op2val:0x8100c424;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:21297*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21297*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7100:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:21300*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21300*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7101:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:21303*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21303*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7102:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:21306*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21306*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7103:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:21309*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21309*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7104:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:21312*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21312*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7105:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:21315*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21315*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7106:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:21318*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21318*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7107:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:21321*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21321*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7108:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:21324*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21324*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7109:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:21327*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21327*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7110:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:21330*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21330*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7111:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:21333*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21333*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7112:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:21336*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21336*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7113:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:21339*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21339*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7114:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:21342*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21342*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7115:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:21345*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21345*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7116:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x85000000; valaddr_reg:x3; val_offset:21348*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21348*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7117:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x85000001; valaddr_reg:x3; val_offset:21351*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21351*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7118:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x85000003; valaddr_reg:x3; val_offset:21354*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21354*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7119:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x85000007; valaddr_reg:x3; val_offset:21357*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21357*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7120:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x8500000f; valaddr_reg:x3; val_offset:21360*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21360*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7121:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x8500001f; valaddr_reg:x3; val_offset:21363*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21363*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7122:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x8500003f; valaddr_reg:x3; val_offset:21366*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21366*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7123:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x8500007f; valaddr_reg:x3; val_offset:21369*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21369*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7124:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x850000ff; valaddr_reg:x3; val_offset:21372*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21372*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7125:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x850001ff; valaddr_reg:x3; val_offset:21375*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21375*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7126:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x850003ff; valaddr_reg:x3; val_offset:21378*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21378*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7127:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x850007ff; valaddr_reg:x3; val_offset:21381*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21381*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7128:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x85000fff; valaddr_reg:x3; val_offset:21384*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21384*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7129:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x85001fff; valaddr_reg:x3; val_offset:21387*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21387*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7130:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x85003fff; valaddr_reg:x3; val_offset:21390*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21390*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7131:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x85007fff; valaddr_reg:x3; val_offset:21393*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21393*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7132:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x8500ffff; valaddr_reg:x3; val_offset:21396*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21396*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7133:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x8501ffff; valaddr_reg:x3; val_offset:21399*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21399*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7134:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x8503ffff; valaddr_reg:x3; val_offset:21402*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21402*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7135:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x8507ffff; valaddr_reg:x3; val_offset:21405*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21405*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7136:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x850fffff; valaddr_reg:x3; val_offset:21408*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21408*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7137:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x851fffff; valaddr_reg:x3; val_offset:21411*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21411*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7138:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x853fffff; valaddr_reg:x3; val_offset:21414*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21414*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7139:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x85400000; valaddr_reg:x3; val_offset:21417*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21417*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7140:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x85600000; valaddr_reg:x3; val_offset:21420*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21420*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7141:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x85700000; valaddr_reg:x3; val_offset:21423*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21423*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7142:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x85780000; valaddr_reg:x3; val_offset:21426*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21426*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7143:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x857c0000; valaddr_reg:x3; val_offset:21429*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21429*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7144:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x857e0000; valaddr_reg:x3; val_offset:21432*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21432*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7145:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x857f0000; valaddr_reg:x3; val_offset:21435*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21435*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7146:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x857f8000; valaddr_reg:x3; val_offset:21438*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21438*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7147:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x857fc000; valaddr_reg:x3; val_offset:21441*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21441*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7148:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x857fe000; valaddr_reg:x3; val_offset:21444*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21444*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7149:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x857ff000; valaddr_reg:x3; val_offset:21447*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21447*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7150:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x857ff800; valaddr_reg:x3; val_offset:21450*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21450*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7151:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x857ffc00; valaddr_reg:x3; val_offset:21453*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21453*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7152:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x857ffe00; valaddr_reg:x3; val_offset:21456*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21456*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7153:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x857fff00; valaddr_reg:x3; val_offset:21459*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21459*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7154:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x857fff80; valaddr_reg:x3; val_offset:21462*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21462*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7155:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x857fffc0; valaddr_reg:x3; val_offset:21465*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21465*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7156:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x857fffe0; valaddr_reg:x3; val_offset:21468*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21468*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7157:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x857ffff0; valaddr_reg:x3; val_offset:21471*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21471*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7158:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x857ffff8; valaddr_reg:x3; val_offset:21474*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21474*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7159:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x857ffffc; valaddr_reg:x3; val_offset:21477*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21477*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7160:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x857ffffe; valaddr_reg:x3; val_offset:21480*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21480*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7161:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fde5b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffde5b; op2val:0x80000000;
op3val:0x857fffff; valaddr_reg:x3; val_offset:21483*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21483*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7162:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x02ee14 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7a4569 and fs3 == 0 and fe3 == 0x5e and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e02ee14; op2val:0xfa4569;
op3val:0x2f000000; valaddr_reg:x3; val_offset:21486*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21486*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7163:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x02ee14 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7a4569 and fs3 == 0 and fe3 == 0x5e and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e02ee14; op2val:0xfa4569;
op3val:0x2f000001; valaddr_reg:x3; val_offset:21489*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21489*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7164:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x02ee14 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7a4569 and fs3 == 0 and fe3 == 0x5e and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e02ee14; op2val:0xfa4569;
op3val:0x2f000003; valaddr_reg:x3; val_offset:21492*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21492*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7165:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x02ee14 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7a4569 and fs3 == 0 and fe3 == 0x5e and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e02ee14; op2val:0xfa4569;
op3val:0x2f000007; valaddr_reg:x3; val_offset:21495*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21495*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7166:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x02ee14 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7a4569 and fs3 == 0 and fe3 == 0x5e and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e02ee14; op2val:0xfa4569;
op3val:0x2f00000f; valaddr_reg:x3; val_offset:21498*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21498*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7167:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x02ee14 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x7a4569 and fs3 == 0 and fe3 == 0x5e and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e02ee14; op2val:0xfa4569;
op3val:0x2f00001f; valaddr_reg:x3; val_offset:21501*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21501*0 + 3*55*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2868903939,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2868903943,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2868903951,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2868903967,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2868903999,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2868904063,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2868904191,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2868904447,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2868904959,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2868905983,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2868908031,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2868912127,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2868920319,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2868936703,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2868969471,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2869035007,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2869166079,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2869428223,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2869952511,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2871001087,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2873098239,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2873098240,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2875195392,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2876243968,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2876768256,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2877030400,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2877161472,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2877227008,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2877259776,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2877276160,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2877284352,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2877288448,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2877290496,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2877291520,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2877292032,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2877292288,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2877292416,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2877292480,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2877292512,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2877292528,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2877292536,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2877292540,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2877292542,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(2877292543,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2113829388,32,FLEN)
NAN_BOXED(2164311076,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369728,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369729,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369731,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369735,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369743,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369759,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369791,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369855,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369983,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231370239,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231370751,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231371775,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231373823,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231377919,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231386111,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231402495,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231435263,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231500799,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231631871,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231894015,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2232418303,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2233466879,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2235564031,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2235564032,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2237661184,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2238709760,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239234048,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239496192,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239627264,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239692800,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239725568,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239741952,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239750144,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239754240,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239756288,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239757312,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239757824,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758080,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758208,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758272,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758304,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758320,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758328,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758332,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758334,32,FLEN)
NAN_BOXED(2113920603,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758335,32,FLEN)
NAN_BOXED(2114121236,32,FLEN)
NAN_BOXED(16401769,32,FLEN)
NAN_BOXED(788529152,32,FLEN)
NAN_BOXED(2114121236,32,FLEN)
NAN_BOXED(16401769,32,FLEN)
NAN_BOXED(788529153,32,FLEN)
NAN_BOXED(2114121236,32,FLEN)
NAN_BOXED(16401769,32,FLEN)
NAN_BOXED(788529155,32,FLEN)
NAN_BOXED(2114121236,32,FLEN)
NAN_BOXED(16401769,32,FLEN)
NAN_BOXED(788529159,32,FLEN)
NAN_BOXED(2114121236,32,FLEN)
NAN_BOXED(16401769,32,FLEN)
NAN_BOXED(788529167,32,FLEN)
NAN_BOXED(2114121236,32,FLEN)
NAN_BOXED(16401769,32,FLEN)
NAN_BOXED(788529183,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
