

================================================================
== Vitis HLS Report for 'enc_Pipeline_VITIS_LOOP_48_3'
================================================================
* Date:           Thu Apr 20 21:14:41 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_axi_master
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.224 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2502|     2502|  12.510 us|  12.510 us|  2502|  2502|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_3  |     2500|     2500|         2|          1|          1|  2500|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       37|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|       15|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       15|       91|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_83_p2                      |         +|   0|  0|  19|          12|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln48_fu_77_p2                |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  37|          27|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   12|         24|
    |endPlaintextStrm_blk_n   |   9|          2|    1|          2|
    |i_fu_44                  |   9|          2|   12|         24|
    |plaintextStrm_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_44                  |  12|   0|   12|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  15|   0|   15|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  enc_Pipeline_VITIS_LOOP_48_3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  enc_Pipeline_VITIS_LOOP_48_3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  enc_Pipeline_VITIS_LOOP_48_3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  enc_Pipeline_VITIS_LOOP_48_3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  enc_Pipeline_VITIS_LOOP_48_3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  enc_Pipeline_VITIS_LOOP_48_3|  return value|
|plaintextStrm_din        |  out|  128|     ap_fifo|                 plaintextStrm|       pointer|
|plaintextStrm_full_n     |   in|    1|     ap_fifo|                 plaintextStrm|       pointer|
|plaintextStrm_write      |  out|    1|     ap_fifo|                 plaintextStrm|       pointer|
|endPlaintextStrm_din     |  out|    1|     ap_fifo|              endPlaintextStrm|       pointer|
|endPlaintextStrm_full_n  |   in|    1|     ap_fifo|              endPlaintextStrm|       pointer|
|endPlaintextStrm_write   |  out|    1|     ap_fifo|              endPlaintextStrm|       pointer|
|crypto_buff_load         |   in|  128|     ap_none|              crypto_buff_load|        scalar|
+-------------------------+-----+-----+------------+------------------------------+--------------+

