#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024277042610 .scope module, "tb_control_unit_and_alu" "tb_control_unit_and_alu" 2 3;
 .timescale -9 -12;
v00000242770a0260_0 .net "ALUControl", 3 0, v000002427709ff70_0;  1 drivers
v00000242770a0ee0_0 .net "ASel", 0 0, v000002427709f110_0;  1 drivers
v00000242770a13e0_0 .net "BSel", 0 0, v000002427709f930_0;  1 drivers
v00000242770a10c0_0 .net "BrUn", 0 0, v000002427709fb10_0;  1 drivers
v00000242770a0080_0 .net "ImmSel", 2 0, v000002427709fd90_0;  1 drivers
v00000242770a1ca0_0 .net "MemRW", 0 0, v000002427709f250_0;  1 drivers
v00000242770a0800_0 .net "PCSel", 0 0, v000002427709f2f0_0;  1 drivers
v00000242770a1e80_0 .net "RegWEn", 0 0, v00000242770a1520_0;  1 drivers
v00000242770a03a0_0 .net "Sign", 0 0, v0000024276fe3710_0;  1 drivers
v00000242770a1200_0 .net "WBSel", 1 0, v00000242770a1840_0;  1 drivers
v00000242770a1660_0 .var "a", 31 0;
v00000242770a08a0_0 .var "b", 31 0;
v00000242770a1f20_0 .var "instr", 31 0;
v00000242770a1160_0 .net "result", 31 0, v000002427709fcf0_0;  1 drivers
v00000242770a18e0_0 .net "zero", 0 0, v000002427709f610_0;  1 drivers
S_0000024277034c40 .scope module, "alu_inst" "ALU" 2 34, 3 1 0, S_0000024277042610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "Sign";
L_0000024277027e90 .functor NOT 32, v00000242770a08a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024276fe3710_0 .var "Sign", 0 0;
v000002427709fc50_0 .net *"_ivl_1", 0 0, L_00000242770a1480;  1 drivers
v000002427709f6b0_0 .net *"_ivl_10", 31 0, L_00000242770a09e0;  1 drivers
L_00000242770d0088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002427709f390_0 .net *"_ivl_13", 30 0, L_00000242770d0088;  1 drivers
v000002427709fed0_0 .net *"_ivl_2", 31 0, L_0000024277027e90;  1 drivers
v000002427709f4d0_0 .net *"_ivl_4", 31 0, L_00000242770a1b60;  1 drivers
v000002427709f750_0 .net *"_ivl_6", 31 0, L_00000242770a0120;  1 drivers
v000002427709f570_0 .net *"_ivl_9", 0 0, L_00000242770a1c00;  1 drivers
v000002427709fbb0_0 .net "a", 31 0, v00000242770a1660_0;  1 drivers
v000002427709f070_0 .net "alu_control", 3 0, v000002427709ff70_0;  alias, 1 drivers
v000002427709fa70_0 .net "b", 31 0, v00000242770a08a0_0;  1 drivers
v000002427709fcf0_0 .var "result", 31 0;
v000002427709f7f0_0 .net "sum", 31 0, L_00000242770a01c0;  1 drivers
v000002427709f610_0 .var "zero", 0 0;
E_0000024277046010/0 .event anyedge, v000002427709f070_0, v000002427709f7f0_0, v000002427709fbb0_0, v000002427709fa70_0;
E_0000024277046010/1 .event anyedge, v000002427709fcf0_0;
E_0000024277046010 .event/or E_0000024277046010/0, E_0000024277046010/1;
L_00000242770a1480 .part v000002427709ff70_0, 0, 1;
L_00000242770a1b60 .functor MUXZ 32, v00000242770a08a0_0, L_0000024277027e90, L_00000242770a1480, C4<>;
L_00000242770a0120 .arith/sum 32, v00000242770a1660_0, L_00000242770a1b60;
L_00000242770a1c00 .part v000002427709ff70_0, 0, 1;
L_00000242770a09e0 .concat [ 1 31 0 0], L_00000242770a1c00, L_00000242770d0088;
L_00000242770a01c0 .arith/sum 32, L_00000242770a0120, L_00000242770a09e0;
S_0000024277034dd0 .scope module, "control_unit" "Control_Unit_Top" 2 20, 4 1 0, S_0000024277042610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 1 "BrUn";
    .port_info 2 /OUTPUT 1 "ASel";
    .port_info 3 /OUTPUT 1 "BSel";
    .port_info 4 /OUTPUT 1 "MemRW";
    .port_info 5 /OUTPUT 1 "RegWEn";
    .port_info 6 /OUTPUT 3 "ImmSel";
    .port_info 7 /OUTPUT 2 "WBSel";
    .port_info 8 /OUTPUT 1 "PCSel";
    .port_info 9 /OUTPUT 4 "ALUControl";
v00000242770a0620_0 .net "ALUControl", 3 0, v000002427709ff70_0;  alias, 1 drivers
v00000242770a1a20_0 .net "ALUop", 1 0, v00000242770a0c60_0;  1 drivers
v00000242770a0e40_0 .net "ASel", 0 0, v000002427709f110_0;  alias, 1 drivers
v00000242770a17a0_0 .net "BSel", 0 0, v000002427709f930_0;  alias, 1 drivers
v00000242770a06c0_0 .net "BrUn", 0 0, v000002427709fb10_0;  alias, 1 drivers
v00000242770a1700_0 .net "ImmSel", 2 0, v000002427709fd90_0;  alias, 1 drivers
v00000242770a0bc0_0 .net "MemRW", 0 0, v000002427709f250_0;  alias, 1 drivers
v00000242770a0a80_0 .net "PCSel", 0 0, v000002427709f2f0_0;  alias, 1 drivers
v00000242770a1d40_0 .net "RegWEn", 0 0, v00000242770a1520_0;  alias, 1 drivers
v00000242770a0b20_0 .net "WBSel", 1 0, v00000242770a1840_0;  alias, 1 drivers
v00000242770a1ac0_0 .net "funct3", 2 0, L_00000242770a1980;  1 drivers
v00000242770a0d00_0 .net "funct7", 6 0, L_00000242770a12a0;  1 drivers
v00000242770a0f80_0 .net "funct7b5", 0 0, L_00000242770a15c0;  1 drivers
v00000242770a1de0_0 .net "instr", 31 0, v00000242770a1f20_0;  1 drivers
v00000242770a1020_0 .net "opb5", 0 0, L_00000242770a1340;  1 drivers
v00000242770a0da0_0 .net "opcode", 6 0, L_00000242770a0940;  1 drivers
L_00000242770a0940 .part v00000242770a1f20_0, 0, 7;
L_00000242770a1980 .part v00000242770a1f20_0, 12, 3;
L_00000242770a12a0 .part v00000242770a1f20_0, 25, 7;
L_00000242770a15c0 .part v00000242770a1f20_0, 30, 1;
L_00000242770a1340 .part v00000242770a1f20_0, 5, 1;
S_0000024277020ab0 .scope module, "alu_dec_inst" "alu_decoder" 4 35, 5 1 0, S_0000024277034dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "alu_op";
    .port_info 4 /OUTPUT 4 "alu_control";
L_0000024277027e20 .functor AND 1, L_00000242770a15c0, L_00000242770a1340, C4<1>, C4<1>;
v000002427709fe30_0 .net "RtypeSub", 0 0, L_0000024277027e20;  1 drivers
v000002427709ff70_0 .var "alu_control", 3 0;
v000002427709f9d0_0 .net "alu_op", 1 0, v00000242770a0c60_0;  alias, 1 drivers
v000002427709f430_0 .net "funct3", 2 0, L_00000242770a1980;  alias, 1 drivers
v000002427709f890_0 .net "funct7b5", 0 0, L_00000242770a15c0;  alias, 1 drivers
v000002427709f1b0_0 .net "opb5", 0 0, L_00000242770a1340;  alias, 1 drivers
E_0000024277046310 .event anyedge, v000002427709f9d0_0, v000002427709f430_0, v000002427709fe30_0, v000002427709f890_0;
S_0000024277020c40 .scope module, "main_dec_inst" "main_decoder" 4 21, 6 1 0, S_0000024277034dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 2 "alu_op";
    .port_info 2 /OUTPUT 1 "BrUn";
    .port_info 3 /OUTPUT 1 "ASel";
    .port_info 4 /OUTPUT 1 "BSel";
    .port_info 5 /OUTPUT 1 "MemRW";
    .port_info 6 /OUTPUT 1 "RegWEn";
    .port_info 7 /OUTPUT 3 "ImmSel";
    .port_info 8 /OUTPUT 2 "WBSel";
    .port_info 9 /OUTPUT 1 "PCSel";
v000002427709f110_0 .var "ASel", 0 0;
v000002427709f930_0 .var "BSel", 0 0;
v000002427709fb10_0 .var "BrUn", 0 0;
v000002427709fd90_0 .var "ImmSel", 2 0;
v000002427709f250_0 .var "MemRW", 0 0;
v000002427709f2f0_0 .var "PCSel", 0 0;
v00000242770a1520_0 .var "RegWEn", 0 0;
v00000242770a1840_0 .var "WBSel", 1 0;
v00000242770a0c60_0 .var "alu_op", 1 0;
v00000242770a0580_0 .net "opcode", 6 0, L_00000242770a0940;  alias, 1 drivers
E_0000024277045d50 .event anyedge, v00000242770a0580_0;
S_0000024277017fe0 .scope task, "print_result" "print_result" 2 44, 2 44 0, S_0000024277042610;
 .timescale -9 -12;
v00000242770a0760_0 .var "expected", 31 0;
TD_tb_control_unit_and_alu.print_result ;
    %delay 1000, 0;
    %vpi_call 2 47 "$display", "Instr = %b", v00000242770a1f20_0 {0 0 0};
    %vpi_call 2 48 "$display", "a = %0d, b = %0d", v00000242770a1660_0, v00000242770a08a0_0 {0 0 0};
    %vpi_call 2 49 "$display", "ALUControl = %b", v00000242770a0260_0 {0 0 0};
    %vpi_call 2 50 "$display", "Result = %0d (Expect %0d), Zero = %b, Sign = %b", v00000242770a1160_0, v00000242770a0760_0, v00000242770a18e0_0, v00000242770a03a0_0 {0 0 0};
    %vpi_call 2 51 "$display", "--------------------------------------------" {0 0 0};
    %end;
    .scope S_0000024277020c40;
T_1 ;
    %wait E_0000024277045d50;
    %load/vec4 v00000242770a0580_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000242770a0c60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709fb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000242770a1520_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002427709fd90_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000242770a1840_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f2f0_0, 0, 1;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000242770a0c60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709fb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000242770a1520_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002427709fd90_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000242770a1840_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f2f0_0, 0, 1;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000242770a0c60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709fb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002427709f930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000242770a1520_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002427709fd90_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000242770a1840_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f2f0_0, 0, 1;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000242770a0c60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709fb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002427709f930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002427709f250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000242770a1520_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002427709fd90_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000242770a1840_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f2f0_0, 0, 1;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000242770a0c60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002427709fb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002427709f930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000242770a1520_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002427709fd90_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000242770a1840_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002427709f2f0_0, 0, 1;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000242770a0c60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709fb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002427709f110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000242770a1520_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002427709fd90_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000242770a1840_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002427709f2f0_0, 0, 1;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000242770a0c60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709fb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002427709f930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000242770a1520_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002427709fd90_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000242770a1840_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f2f0_0, 0, 1;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000242770a0c60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709fb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002427709f930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000242770a1520_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002427709fd90_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000242770a1840_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f2f0_0, 0, 1;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000242770a0c60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709fb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002427709f110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002427709f930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000242770a1520_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002427709fd90_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000242770a1840_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002427709f2f0_0, 0, 1;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000024277020ab0;
T_2 ;
    %wait E_0000024277046310;
    %load/vec4 v000002427709f9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %load/vec4 v000002427709f430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002427709ff70_0, 0, 4;
    %jmp T_2.13;
T_2.4 ;
    %load/vec4 v000002427709fe30_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %store/vec4 v000002427709ff70_0, 0, 4;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002427709ff70_0, 0, 4;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002427709ff70_0, 0, 4;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002427709ff70_0, 0, 4;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002427709ff70_0, 0, 4;
    %jmp T_2.13;
T_2.9 ;
    %load/vec4 v000002427709f890_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.16, 8;
    %pushi/vec4 11, 0, 4;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 10, 0, 4;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %store/vec4 v000002427709ff70_0, 0, 4;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002427709ff70_0, 0, 4;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002427709ff70_0, 0, 4;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002427709ff70_0, 0, 4;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002427709ff70_0, 0, 4;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000024277034c40;
T_3 ;
    %wait E_0000024277046010;
    %load/vec4 v000002427709f070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002427709fcf0_0, 0, 32;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v000002427709f7f0_0;
    %store/vec4 v000002427709fcf0_0, 0, 32;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v000002427709f7f0_0;
    %store/vec4 v000002427709fcf0_0, 0, 32;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v000002427709fbb0_0;
    %load/vec4 v000002427709fa70_0;
    %and;
    %store/vec4 v000002427709fcf0_0, 0, 32;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v000002427709fbb0_0;
    %load/vec4 v000002427709fa70_0;
    %or;
    %store/vec4 v000002427709fcf0_0, 0, 32;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v000002427709fbb0_0;
    %load/vec4 v000002427709fa70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002427709fcf0_0, 0, 32;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v000002427709fbb0_0;
    %load/vec4 v000002427709fa70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %store/vec4 v000002427709fcf0_0, 0, 32;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v000002427709fbb0_0;
    %load/vec4 v000002427709fa70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %store/vec4 v000002427709fcf0_0, 0, 32;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v000002427709fbb0_0;
    %load/vec4 v000002427709fa70_0;
    %xor;
    %store/vec4 v000002427709fcf0_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v000002427709fbb0_0;
    %load/vec4 v000002427709fa70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002427709fcf0_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v000002427709fbb0_0;
    %load/vec4 v000002427709fa70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000002427709fcf0_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %load/vec4 v000002427709fcf0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002427709f610_0, 0, 1;
    %load/vec4 v000002427709fcf0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000024276fe3710_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024277042610;
T_4 ;
    %vpi_call 2 56 "$display", "=== TEST CONTROL UNIT + ALU ===" {0 0 0};
    %pushi/vec4 3211443, 0, 32;
    %store/vec4 v00000242770a1f20_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000242770a1660_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v00000242770a08a0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v00000242770a0760_0, 0, 32;
    %fork TD_tb_control_unit_and_alu.print_result, S_0000024277017fe0;
    %join;
    %pushi/vec4 1075937459, 0, 32;
    %store/vec4 v00000242770a1f20_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v00000242770a1660_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000242770a08a0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000242770a0760_0, 0, 32;
    %fork TD_tb_control_unit_and_alu.print_result, S_0000024277017fe0;
    %join;
    %pushi/vec4 32403635, 0, 32;
    %store/vec4 v00000242770a1f20_0, 0, 32;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v00000242770a1660_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v00000242770a08a0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000242770a0760_0, 0, 32;
    %fork TD_tb_control_unit_and_alu.print_result, S_0000024277017fe0;
    %join;
    %pushi/vec4 3236019, 0, 32;
    %store/vec4 v00000242770a1f20_0, 0, 32;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v00000242770a1660_0, 0, 32;
    %pushi/vec4 251658240, 0, 32;
    %store/vec4 v00000242770a08a0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4278190080, 0, 32;
    %store/vec4 v00000242770a0760_0, 0, 32;
    %fork TD_tb_control_unit_and_alu.print_result, S_0000024277017fe0;
    %join;
    %pushi/vec4 3219635, 0, 32;
    %store/vec4 v00000242770a1f20_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000242770a1660_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000242770a08a0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000242770a0760_0, 0, 32;
    %fork TD_tb_control_unit_and_alu.print_result, S_0000024277017fe0;
    %join;
    %pushi/vec4 3223731, 0, 32;
    %store/vec4 v00000242770a1f20_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000242770a1660_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000242770a08a0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000242770a0760_0, 0, 32;
    %fork TD_tb_control_unit_and_alu.print_result, S_0000024277017fe0;
    %join;
    %pushi/vec4 3227827, 0, 32;
    %store/vec4 v00000242770a1f20_0, 0, 32;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v00000242770a1660_0, 0, 32;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v00000242770a08a0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000242770a0760_0, 0, 32;
    %fork TD_tb_control_unit_and_alu.print_result, S_0000024277017fe0;
    %join;
    %pushi/vec4 2216115, 0, 32;
    %store/vec4 v00000242770a1f20_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v00000242770a1660_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000242770a08a0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v00000242770a0760_0, 0, 32;
    %fork TD_tb_control_unit_and_alu.print_result, S_0000024277017fe0;
    %join;
    %pushi/vec4 1075957939, 0, 32;
    %store/vec4 v00000242770a1f20_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v00000242770a1660_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000242770a08a0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 3758096384, 0, 32;
    %store/vec4 v00000242770a0760_0, 0, 32;
    %fork TD_tb_control_unit_and_alu.print_result, S_0000024277017fe0;
    %join;
    %vpi_call 2 103 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    ".\Control_unit_top_tb.v";
    ".\ALU.v";
    ".\Control_unit_top.v";
    ".\ALU_Decoder.v";
    ".\main_decoder.v";
