;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-100
	MOV -1, <-21
	MOV -7, <-20
	DJN -1, @-20
	SPL -70, <332
	SPL -220, <512
	SPL 800, <332
	SPL 800, <332
	JMP -700, @-90
	SLT #-700, -90
	CMP 210, 30
	DJN 300, 90
	ADD 210, 30
	JMP -9, @-20
	SPL 0, -33
	SUB #-270, <300
	SUB #-270, <300
	SUB #-270, <300
	SUB #-270, <300
	ADD -220, @512
	SPL -207, @-100
	SUB #0, -33
	ADD #360, -991
	SUB #0, -33
	ADD #360, -991
	DJN 300, 90
	SUB <0, @2
	SPL <121, 106
	ADD <-30, @309
	ADD @360, -911
	SPL 0, <332
	DJN 300, 90
	CMP #0, -33
	ADD -220, @512
	DJN 300, 90
	SPL 0, -33
	CMP -207, <-100
	SPL 0, -33
	MOV -7, <-420
	CMP #0, -33
	SUB @121, 106
	SLT #-700, -423
	MOV -7, <-20
	SPL -70, <332
	SPL -70, <332
	MOV -7, <-20
	SPL -70, <332
	SPL 0, <332
	CMP -207, <-100
	MOV -1, <-21
	MOV -7, <-20
	DJN -1, @-20
	SPL -70, <332
