0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/zedboard-imageProcessing/zedboard-imageProcessing.gen/sources_1/ip/outputBuffer/outputBuffer_sim_netlist.v,1689865154,verilog,,C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/zedboard-imageProcessing/zedboard-imageProcessing.srcs/sources_1/imports/rtl/conv1.v,,outputBuffer;outputBuffer_blk_mem_gen_generic_cstr;outputBuffer_blk_mem_gen_prim_width;outputBuffer_blk_mem_gen_prim_wrapper;outputBuffer_blk_mem_gen_top;outputBuffer_blk_mem_gen_v8_4_5;outputBuffer_blk_mem_gen_v8_4_5_synth;outputBuffer_fifo_generator_ramfifo;outputBuffer_fifo_generator_top;outputBuffer_fifo_generator_v13_2_7;outputBuffer_fifo_generator_v13_2_7_synth;outputBuffer_memory;outputBuffer_rd_bin_cntr;outputBuffer_rd_fwft;outputBuffer_rd_logic;outputBuffer_rd_status_flags_ss;outputBuffer_reset_blk_ramfifo;outputBuffer_wr_bin_cntr;outputBuffer_wr_logic;outputBuffer_wr_pf_ss;outputBuffer_wr_status_flags_ss;outputBuffer_xpm_cdc_sync_rst,,,,,,,,
C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/zedboard-imageProcessing/zedboard-imageProcessing.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/zedboard-imageProcessing/zedboard-imageProcessing.srcs/sim_1/imports/tb/tb.v,1689863694,verilog,,,,tb,,,,,,,,
C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/zedboard-imageProcessing/zedboard-imageProcessing.srcs/sources_1/imports/rtl/conv1.v,1689863694,verilog,,C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/zedboard-imageProcessing/zedboard-imageProcessing.srcs/sources_1/imports/rtl/imageControl.v,,conv,,,,,,,,
C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/zedboard-imageProcessing/zedboard-imageProcessing.srcs/sources_1/imports/rtl/imageControl.v,1689863694,verilog,,C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/zedboard-imageProcessing/zedboard-imageProcessing.srcs/sources_1/imports/rtl/imageProcessTop.v,,imageControl,,,,,,,,
C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/zedboard-imageProcessing/zedboard-imageProcessing.srcs/sources_1/imports/rtl/imageProcessTop.v,1689863694,verilog,,C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/zedboard-imageProcessing/zedboard-imageProcessing.srcs/sources_1/imports/rtl/lineBuffer.v,,imageProcessTop,,,,,,,,
C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/zedboard-imageProcessing/zedboard-imageProcessing.srcs/sources_1/imports/rtl/lineBuffer.v,1689863694,verilog,,C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/zedboard-imageProcessing/zedboard-imageProcessing.srcs/sim_1/imports/tb/tb.v,,lineBuffer,,,,,,,,
