SETUP> read library -Both -Replace  -sensitive    -Verilog /home/viterbi/01/kyletsen/EE577b/hw4/p2/include/gscl45nm.v -nooptimize   
// Command: read library -Both -Replace  -sensitive    -Verilog /home/viterbi/01/kyletsen/EE577b/hw4/p2/include/gscl45nm.v -nooptimize   
// Parsing file /home/viterbi/01/kyletsen/EE577b/hw4/p2/include/gscl45nm.v ...
// Warning: (RTL14) Signal has input but it has no output (occurrence:6)
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:1)
// Warning: (DIR6.1) Ignored compiler directive is detected (occurrence:32)
// Warning: (DIR6.2) Supported compiler directive is detected (occurrence:64)
// Note: Read VERILOG library successfully
SETUP> read design /home/viterbi/01/kyletsen/EE577b/hw4/p2/src/tm_alu.v -Verilog -Golden   -sensitive         -continuousassignment Bidirectional   -nokeep_unreach   -nosupply 
// Command: read design /home/viterbi/01/kyletsen/EE577b/hw4/p2/src/tm_alu.v -Verilog -Golden   -sensitive         -continuousassignment Bidirectional   -nokeep_unreach   -nosupply 
// Parsing file /home/viterbi/01/kyletsen/EE577b/hw4/p2/src/tm_alu.v ...
// Parsing file /usr/local/cadence/CONFRML161/share/cfm/lec/library/verilog/dw/DW01_add.v ...
// Golden root module is set to 'tm_alu'
// Warning: (RTL1.2) Variable/signal is assigned by multiple non-blocking assignments (occurrence:10)
// Warning: (RTL14) Signal has input but it has no output (occurrence:11)
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:8)
// Warning: (HRC3.15) Parameter positional association occurs in an instantiation (occurrence:4)
// Warning: (HRC5) DesignWare referenced but not defined (occurrence:2)
// Note: Read VERILOG design successfully
SETUP> read design /home/viterbi/01/kyletsen/EE577b/hw4/p2/netlist/tm_alu_syn.v -Verilog -Revised   -sensitive         -continuousassignment Bidirectional   -nokeep_unreach   -nosupply 
// Command: read design /home/viterbi/01/kyletsen/EE577b/hw4/p2/netlist/tm_alu_syn.v -Verilog -Revised   -sensitive         -continuousassignment Bidirectional   -nokeep_unreach   -nosupply 
// Parsing file /home/viterbi/01/kyletsen/EE577b/hw4/p2/netlist/tm_alu_syn.v ...
// Revised root module is set to 'tm_alu'
// Warning: (RTL2.13) Undriven pin is detected (occurrence:60)
// Warning: (RTL14) Signal has input but it has no output (occurrence:58)
// Note: (HRC3.5b) Open output port connection is detected (occurrence:4)
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:18)
// Warning: There are 60 undriven nets in Revised
// Warning: There are 60 undriven pins in Revised
// Note: Read VERILOG design successfully
SETUP> set system mode lec
// Command: set system mode lec
// Processing Golden ...
// Modeling Golden ...
// Processing Revised ...
// Modeling Revised ...
// (F28) Converted 60 internal output port(s) to inout port(s)
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            26     16     96        138     
--------------------------------------------------------------------------------
Revised           26     16     96        138     
================================================================================
LEC> add compared points -all
// Command: add compared points -all
// 112 compared points added to compare list
LEC> compare -NONEQ_Print
// Command: compare -NONEQ_Print
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           16     96        112     
================================================================================


