
InkubatorKontrola.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000096dc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000314  08009870  08009870  00019870  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b84  08009b84  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  08009b84  08009b84  00019b84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b8c  08009b8c  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b8c  08009b8c  00019b8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b90  08009b90  00019b90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  08009b94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000270  200001f0  08009d80  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000460  08009d80  00020460  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000109da  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001f6f  00000000  00000000  00030bf6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ec8  00000000  00000000  00032b68  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000df0  00000000  00000000  00033a30  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002244b  00000000  00000000  00034820  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b023  00000000  00000000  00056c6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cce71  00000000  00000000  00061c8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012eaff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004dfc  00000000  00000000  0012eb7c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009854 	.word	0x08009854

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	08009854 	.word	0x08009854

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <I2C_Read_Register>:
unsigned short dig_T1, dig_P1,dig_H1,dig_H3;
signed short dig_T2, dig_T3, dig_P2, dig_P3, dig_P4, dig_P5, dig_P6, dig_P7, dig_P8, dig_P9,dig_H2,dig_H4,dig_H5,dig_H6;
float  relative_humidity, temperature, pressure, altitude, init_height;

uint8_t I2C_Read_Register(uint8_t device_adr, uint8_t internal_adr)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b086      	sub	sp, #24
 8000f8c:	af02      	add	r7, sp, #8
 8000f8e:	4603      	mov	r3, r0
 8000f90:	460a      	mov	r2, r1
 8000f92:	71fb      	strb	r3, [r7, #7]
 8000f94:	4613      	mov	r3, r2
 8000f96:	71bb      	strb	r3, [r7, #6]
	uint8_t tx_buff[1];
	uint8_t rx_buff[1];

	tx_buff[0] = internal_adr;
 8000f98:	79bb      	ldrb	r3, [r7, #6]
 8000f9a:	733b      	strb	r3, [r7, #12]

	HAL_I2C_Master_Transmit(&hi2c1, device_adr, &tx_buff[0], 1, 10000);
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	b299      	uxth	r1, r3
 8000fa0:	f107 020c 	add.w	r2, r7, #12
 8000fa4:	f242 7310 	movw	r3, #10000	; 0x2710
 8000fa8:	9300      	str	r3, [sp, #0]
 8000faa:	2301      	movs	r3, #1
 8000fac:	480a      	ldr	r0, [pc, #40]	; (8000fd8 <I2C_Read_Register+0x50>)
 8000fae:	f002 f9af 	bl	8003310 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, device_adr + 1, &rx_buff[0], 1, 10000);
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	b29b      	uxth	r3, r3
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	b299      	uxth	r1, r3
 8000fba:	f107 0208 	add.w	r2, r7, #8
 8000fbe:	f242 7310 	movw	r3, #10000	; 0x2710
 8000fc2:	9300      	str	r3, [sp, #0]
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	4804      	ldr	r0, [pc, #16]	; (8000fd8 <I2C_Read_Register+0x50>)
 8000fc8:	f002 faa0 	bl	800350c <HAL_I2C_Master_Receive>


	return rx_buff[0];
 8000fcc:	7a3b      	ldrb	r3, [r7, #8]
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	200002a0 	.word	0x200002a0

08000fdc <I2C_Write_Register>:

void I2C_Write_Register(uint8_t device_adr, uint8_t internal_adr, uint8_t data)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af02      	add	r7, sp, #8
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	71fb      	strb	r3, [r7, #7]
 8000fe6:	460b      	mov	r3, r1
 8000fe8:	71bb      	strb	r3, [r7, #6]
 8000fea:	4613      	mov	r3, r2
 8000fec:	717b      	strb	r3, [r7, #5]
	uint8_t tx_buff[2];

	tx_buff[0] = internal_adr;
 8000fee:	79bb      	ldrb	r3, [r7, #6]
 8000ff0:	733b      	strb	r3, [r7, #12]
	tx_buff[1] = data;
 8000ff2:	797b      	ldrb	r3, [r7, #5]
 8000ff4:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Master_Transmit(&hi2c1, device_adr, tx_buff, 2, 10000);
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	b299      	uxth	r1, r3
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	f242 7310 	movw	r3, #10000	; 0x2710
 8001002:	9300      	str	r3, [sp, #0]
 8001004:	2302      	movs	r3, #2
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <I2C_Write_Register+0x38>)
 8001008:	f002 f982 	bl	8003310 <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	200002a0 	.word	0x200002a0

08001018 <BMP280_get_calib_values>:

void BMP280_get_calib_values(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b08c      	sub	sp, #48	; 0x30
 800101c:	af02      	add	r7, sp, #8
	uint8_t rx_buff[25], starting_address=0x88;
 800101e:	2388      	movs	r3, #136	; 0x88
 8001020:	72fb      	strb	r3, [r7, #11]
	uint8_t rx_buff2[7], starting_address2=0xE1;
 8001022:	23e1      	movs	r3, #225	; 0xe1
 8001024:	70fb      	strb	r3, [r7, #3]
	HAL_I2C_Master_Transmit(&hi2c1, BMP280_dev_address, &starting_address, 1, 10000);
 8001026:	f107 020b 	add.w	r2, r7, #11
 800102a:	f242 7310 	movw	r3, #10000	; 0x2710
 800102e:	9300      	str	r3, [sp, #0]
 8001030:	2301      	movs	r3, #1
 8001032:	21ec      	movs	r1, #236	; 0xec
 8001034:	486d      	ldr	r0, [pc, #436]	; (80011ec <BMP280_get_calib_values+0x1d4>)
 8001036:	f002 f96b 	bl	8003310 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, BMP280_dev_address + 1, &rx_buff[0], 24, 10000);
 800103a:	f107 020c 	add.w	r2, r7, #12
 800103e:	f242 7310 	movw	r3, #10000	; 0x2710
 8001042:	9300      	str	r3, [sp, #0]
 8001044:	2318      	movs	r3, #24
 8001046:	21ed      	movs	r1, #237	; 0xed
 8001048:	4868      	ldr	r0, [pc, #416]	; (80011ec <BMP280_get_calib_values+0x1d4>)
 800104a:	f002 fa5f 	bl	800350c <HAL_I2C_Master_Receive>

	dig_T1=(rx_buff[0])+(rx_buff[1]<<8);
 800104e:	7b3b      	ldrb	r3, [r7, #12]
 8001050:	b29a      	uxth	r2, r3
 8001052:	7b7b      	ldrb	r3, [r7, #13]
 8001054:	b29b      	uxth	r3, r3
 8001056:	021b      	lsls	r3, r3, #8
 8001058:	b29b      	uxth	r3, r3
 800105a:	4413      	add	r3, r2
 800105c:	b29a      	uxth	r2, r3
 800105e:	4b64      	ldr	r3, [pc, #400]	; (80011f0 <BMP280_get_calib_values+0x1d8>)
 8001060:	801a      	strh	r2, [r3, #0]
	dig_T2=(rx_buff[2])+(rx_buff[3]<<8);
 8001062:	7bbb      	ldrb	r3, [r7, #14]
 8001064:	b29a      	uxth	r2, r3
 8001066:	7bfb      	ldrb	r3, [r7, #15]
 8001068:	b29b      	uxth	r3, r3
 800106a:	021b      	lsls	r3, r3, #8
 800106c:	b29b      	uxth	r3, r3
 800106e:	4413      	add	r3, r2
 8001070:	b29b      	uxth	r3, r3
 8001072:	b21a      	sxth	r2, r3
 8001074:	4b5f      	ldr	r3, [pc, #380]	; (80011f4 <BMP280_get_calib_values+0x1dc>)
 8001076:	801a      	strh	r2, [r3, #0]
	dig_T3=(rx_buff[4])+(rx_buff[5]<<8);
 8001078:	7c3b      	ldrb	r3, [r7, #16]
 800107a:	b29a      	uxth	r2, r3
 800107c:	7c7b      	ldrb	r3, [r7, #17]
 800107e:	b29b      	uxth	r3, r3
 8001080:	021b      	lsls	r3, r3, #8
 8001082:	b29b      	uxth	r3, r3
 8001084:	4413      	add	r3, r2
 8001086:	b29b      	uxth	r3, r3
 8001088:	b21a      	sxth	r2, r3
 800108a:	4b5b      	ldr	r3, [pc, #364]	; (80011f8 <BMP280_get_calib_values+0x1e0>)
 800108c:	801a      	strh	r2, [r3, #0]
	dig_P1=(rx_buff[6])+(rx_buff[7]<<8);
 800108e:	7cbb      	ldrb	r3, [r7, #18]
 8001090:	b29a      	uxth	r2, r3
 8001092:	7cfb      	ldrb	r3, [r7, #19]
 8001094:	b29b      	uxth	r3, r3
 8001096:	021b      	lsls	r3, r3, #8
 8001098:	b29b      	uxth	r3, r3
 800109a:	4413      	add	r3, r2
 800109c:	b29a      	uxth	r2, r3
 800109e:	4b57      	ldr	r3, [pc, #348]	; (80011fc <BMP280_get_calib_values+0x1e4>)
 80010a0:	801a      	strh	r2, [r3, #0]
	dig_P2=(rx_buff[8])+(rx_buff[9]<<8);
 80010a2:	7d3b      	ldrb	r3, [r7, #20]
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	7d7b      	ldrb	r3, [r7, #21]
 80010a8:	b29b      	uxth	r3, r3
 80010aa:	021b      	lsls	r3, r3, #8
 80010ac:	b29b      	uxth	r3, r3
 80010ae:	4413      	add	r3, r2
 80010b0:	b29b      	uxth	r3, r3
 80010b2:	b21a      	sxth	r2, r3
 80010b4:	4b52      	ldr	r3, [pc, #328]	; (8001200 <BMP280_get_calib_values+0x1e8>)
 80010b6:	801a      	strh	r2, [r3, #0]
	dig_P3=(rx_buff[10])+(rx_buff[11]<<8);
 80010b8:	7dbb      	ldrb	r3, [r7, #22]
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	7dfb      	ldrb	r3, [r7, #23]
 80010be:	b29b      	uxth	r3, r3
 80010c0:	021b      	lsls	r3, r3, #8
 80010c2:	b29b      	uxth	r3, r3
 80010c4:	4413      	add	r3, r2
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	b21a      	sxth	r2, r3
 80010ca:	4b4e      	ldr	r3, [pc, #312]	; (8001204 <BMP280_get_calib_values+0x1ec>)
 80010cc:	801a      	strh	r2, [r3, #0]
	dig_P4=(rx_buff[12])+(rx_buff[13]<<8);
 80010ce:	7e3b      	ldrb	r3, [r7, #24]
 80010d0:	b29a      	uxth	r2, r3
 80010d2:	7e7b      	ldrb	r3, [r7, #25]
 80010d4:	b29b      	uxth	r3, r3
 80010d6:	021b      	lsls	r3, r3, #8
 80010d8:	b29b      	uxth	r3, r3
 80010da:	4413      	add	r3, r2
 80010dc:	b29b      	uxth	r3, r3
 80010de:	b21a      	sxth	r2, r3
 80010e0:	4b49      	ldr	r3, [pc, #292]	; (8001208 <BMP280_get_calib_values+0x1f0>)
 80010e2:	801a      	strh	r2, [r3, #0]
	dig_P5=(rx_buff[14])+(rx_buff[15]<<8);
 80010e4:	7ebb      	ldrb	r3, [r7, #26]
 80010e6:	b29a      	uxth	r2, r3
 80010e8:	7efb      	ldrb	r3, [r7, #27]
 80010ea:	b29b      	uxth	r3, r3
 80010ec:	021b      	lsls	r3, r3, #8
 80010ee:	b29b      	uxth	r3, r3
 80010f0:	4413      	add	r3, r2
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	b21a      	sxth	r2, r3
 80010f6:	4b45      	ldr	r3, [pc, #276]	; (800120c <BMP280_get_calib_values+0x1f4>)
 80010f8:	801a      	strh	r2, [r3, #0]
	dig_P6=(rx_buff[16])+(rx_buff[17]<<8);
 80010fa:	7f3b      	ldrb	r3, [r7, #28]
 80010fc:	b29a      	uxth	r2, r3
 80010fe:	7f7b      	ldrb	r3, [r7, #29]
 8001100:	b29b      	uxth	r3, r3
 8001102:	021b      	lsls	r3, r3, #8
 8001104:	b29b      	uxth	r3, r3
 8001106:	4413      	add	r3, r2
 8001108:	b29b      	uxth	r3, r3
 800110a:	b21a      	sxth	r2, r3
 800110c:	4b40      	ldr	r3, [pc, #256]	; (8001210 <BMP280_get_calib_values+0x1f8>)
 800110e:	801a      	strh	r2, [r3, #0]
	dig_P7=(rx_buff[18])+(rx_buff[19]<<8);
 8001110:	7fbb      	ldrb	r3, [r7, #30]
 8001112:	b29a      	uxth	r2, r3
 8001114:	7ffb      	ldrb	r3, [r7, #31]
 8001116:	b29b      	uxth	r3, r3
 8001118:	021b      	lsls	r3, r3, #8
 800111a:	b29b      	uxth	r3, r3
 800111c:	4413      	add	r3, r2
 800111e:	b29b      	uxth	r3, r3
 8001120:	b21a      	sxth	r2, r3
 8001122:	4b3c      	ldr	r3, [pc, #240]	; (8001214 <BMP280_get_calib_values+0x1fc>)
 8001124:	801a      	strh	r2, [r3, #0]
	dig_P8=(rx_buff[20])+(rx_buff[21]<<8);
 8001126:	f897 3020 	ldrb.w	r3, [r7, #32]
 800112a:	b29a      	uxth	r2, r3
 800112c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001130:	b29b      	uxth	r3, r3
 8001132:	021b      	lsls	r3, r3, #8
 8001134:	b29b      	uxth	r3, r3
 8001136:	4413      	add	r3, r2
 8001138:	b29b      	uxth	r3, r3
 800113a:	b21a      	sxth	r2, r3
 800113c:	4b36      	ldr	r3, [pc, #216]	; (8001218 <BMP280_get_calib_values+0x200>)
 800113e:	801a      	strh	r2, [r3, #0]
	dig_P9=(rx_buff[22])+(rx_buff[23]<<8);
 8001140:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001144:	b29a      	uxth	r2, r3
 8001146:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800114a:	b29b      	uxth	r3, r3
 800114c:	021b      	lsls	r3, r3, #8
 800114e:	b29b      	uxth	r3, r3
 8001150:	4413      	add	r3, r2
 8001152:	b29b      	uxth	r3, r3
 8001154:	b21a      	sxth	r2, r3
 8001156:	4b31      	ldr	r3, [pc, #196]	; (800121c <BMP280_get_calib_values+0x204>)
 8001158:	801a      	strh	r2, [r3, #0]
	dig_H1=rx_buff[25];
 800115a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800115e:	b29a      	uxth	r2, r3
 8001160:	4b2f      	ldr	r3, [pc, #188]	; (8001220 <BMP280_get_calib_values+0x208>)
 8001162:	801a      	strh	r2, [r3, #0]

	HAL_I2C_Master_Transmit(&hi2c1, BMP280_dev_address, &starting_address2, 1, 10000);
 8001164:	1cfa      	adds	r2, r7, #3
 8001166:	f242 7310 	movw	r3, #10000	; 0x2710
 800116a:	9300      	str	r3, [sp, #0]
 800116c:	2301      	movs	r3, #1
 800116e:	21ec      	movs	r1, #236	; 0xec
 8001170:	481e      	ldr	r0, [pc, #120]	; (80011ec <BMP280_get_calib_values+0x1d4>)
 8001172:	f002 f8cd 	bl	8003310 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, BMP280_dev_address + 1, &rx_buff2[0], 6, 10000);
 8001176:	1d3a      	adds	r2, r7, #4
 8001178:	f242 7310 	movw	r3, #10000	; 0x2710
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	2306      	movs	r3, #6
 8001180:	21ed      	movs	r1, #237	; 0xed
 8001182:	481a      	ldr	r0, [pc, #104]	; (80011ec <BMP280_get_calib_values+0x1d4>)
 8001184:	f002 f9c2 	bl	800350c <HAL_I2C_Master_Receive>

	dig_H2=(rx_buff2[0])+(rx_buff2[1]<<8);
 8001188:	793b      	ldrb	r3, [r7, #4]
 800118a:	b29a      	uxth	r2, r3
 800118c:	797b      	ldrb	r3, [r7, #5]
 800118e:	b29b      	uxth	r3, r3
 8001190:	021b      	lsls	r3, r3, #8
 8001192:	b29b      	uxth	r3, r3
 8001194:	4413      	add	r3, r2
 8001196:	b29b      	uxth	r3, r3
 8001198:	b21a      	sxth	r2, r3
 800119a:	4b22      	ldr	r3, [pc, #136]	; (8001224 <BMP280_get_calib_values+0x20c>)
 800119c:	801a      	strh	r2, [r3, #0]
	dig_H3=rx_buff2[2];
 800119e:	79bb      	ldrb	r3, [r7, #6]
 80011a0:	b29a      	uxth	r2, r3
 80011a2:	4b21      	ldr	r3, [pc, #132]	; (8001228 <BMP280_get_calib_values+0x210>)
 80011a4:	801a      	strh	r2, [r3, #0]
	dig_H4=(rx_buff2[3]<<4)+(rx_buff2[4]&(0x0F));
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	011b      	lsls	r3, r3, #4
 80011ac:	b29a      	uxth	r2, r3
 80011ae:	7a3b      	ldrb	r3, [r7, #8]
 80011b0:	b29b      	uxth	r3, r3
 80011b2:	f003 030f 	and.w	r3, r3, #15
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	4413      	add	r3, r2
 80011ba:	b29b      	uxth	r3, r3
 80011bc:	b21a      	sxth	r2, r3
 80011be:	4b1b      	ldr	r3, [pc, #108]	; (800122c <BMP280_get_calib_values+0x214>)
 80011c0:	801a      	strh	r2, [r3, #0]
	dig_H5=(rx_buff2[5]<<4)+((rx_buff2[4]&(0xF0))>>4);
 80011c2:	7a7b      	ldrb	r3, [r7, #9]
 80011c4:	b29b      	uxth	r3, r3
 80011c6:	011b      	lsls	r3, r3, #4
 80011c8:	b29a      	uxth	r2, r3
 80011ca:	7a3b      	ldrb	r3, [r7, #8]
 80011cc:	091b      	lsrs	r3, r3, #4
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	b29b      	uxth	r3, r3
 80011d2:	4413      	add	r3, r2
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	b21a      	sxth	r2, r3
 80011d8:	4b15      	ldr	r3, [pc, #84]	; (8001230 <BMP280_get_calib_values+0x218>)
 80011da:	801a      	strh	r2, [r3, #0]
	dig_H6=rx_buff2[6];
 80011dc:	7abb      	ldrb	r3, [r7, #10]
 80011de:	b21a      	sxth	r2, r3
 80011e0:	4b14      	ldr	r3, [pc, #80]	; (8001234 <BMP280_get_calib_values+0x21c>)
 80011e2:	801a      	strh	r2, [r3, #0]
}
 80011e4:	bf00      	nop
 80011e6:	3728      	adds	r7, #40	; 0x28
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	200002a0 	.word	0x200002a0
 80011f0:	20000246 	.word	0x20000246
 80011f4:	2000024e 	.word	0x2000024e
 80011f8:	20000284 	.word	0x20000284
 80011fc:	20000278 	.word	0x20000278
 8001200:	20000260 	.word	0x20000260
 8001204:	2000027a 	.word	0x2000027a
 8001208:	20000262 	.word	0x20000262
 800120c:	20000272 	.word	0x20000272
 8001210:	20000286 	.word	0x20000286
 8001214:	20000244 	.word	0x20000244
 8001218:	2000027c 	.word	0x2000027c
 800121c:	20000282 	.word	0x20000282
 8001220:	20000250 	.word	0x20000250
 8001224:	20000288 	.word	0x20000288
 8001228:	20000280 	.word	0x20000280
 800122c:	2000024c 	.word	0x2000024c
 8001230:	2000027e 	.word	0x2000027e
 8001234:	20000270 	.word	0x20000270

08001238 <BMP280_init>:

void BMP280_init(uint8_t register_F4, uint8_t register_F5,uint8_t register_F2)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	71fb      	strb	r3, [r7, #7]
 8001242:	460b      	mov	r3, r1
 8001244:	71bb      	strb	r3, [r7, #6]
 8001246:	4613      	mov	r3, r2
 8001248:	717b      	strb	r3, [r7, #5]
	I2C_Write_Register(BMP280_dev_address, 0xF2, register_F2);// oversampling x16 101
 800124a:	797b      	ldrb	r3, [r7, #5]
 800124c:	461a      	mov	r2, r3
 800124e:	21f2      	movs	r1, #242	; 0xf2
 8001250:	20ec      	movs	r0, #236	; 0xec
 8001252:	f7ff fec3 	bl	8000fdc <I2C_Write_Register>
	I2C_Write_Register(BMP280_dev_address, 0xF4, register_F4);// osrs_t 010 x2, osrs_p 16 101, mode normal 11
 8001256:	79fb      	ldrb	r3, [r7, #7]
 8001258:	461a      	mov	r2, r3
 800125a:	21f4      	movs	r1, #244	; 0xf4
 800125c:	20ec      	movs	r0, #236	; 0xec
 800125e:	f7ff febd 	bl	8000fdc <I2C_Write_Register>
	I2C_Write_Register(BMP280_dev_address, 0xF5, register_F5);// standby time 500ms 100, filter 16 100, SPI DIS 0
 8001262:	79bb      	ldrb	r3, [r7, #6]
 8001264:	461a      	mov	r2, r3
 8001266:	21f5      	movs	r1, #245	; 0xf5
 8001268:	20ec      	movs	r0, #236	; 0xec
 800126a:	f7ff feb7 	bl	8000fdc <I2C_Write_Register>

	BMP280_get_calib_values();
 800126e:	f7ff fed3 	bl	8001018 <BMP280_get_calib_values>
}
 8001272:	bf00      	nop
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	0000      	movs	r0, r0
 800127c:	0000      	movs	r0, r0
	...

08001280 <BMP280_calc_values>:

void BMP280_calc_values(void)
{
 8001280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001284:	b097      	sub	sp, #92	; 0x5c
 8001286:	af02      	add	r7, sp, #8
	uint8_t status, rx_buff[8], starting_address=0xF7;
 8001288:	23f7      	movs	r3, #247	; 0xf7
 800128a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	do
	{
		status=I2C_Read_Register(BMP280_dev_address, 0xF3);
 800128e:	21f3      	movs	r1, #243	; 0xf3
 8001290:	20ec      	movs	r0, #236	; 0xec
 8001292:	f7ff fe79 	bl	8000f88 <I2C_Read_Register>
 8001296:	4603      	mov	r3, r0
 8001298:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	} while(((status&0b00001000)==8)||((status&0b00000001)==1));
 800129c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80012a0:	f003 0308 	and.w	r3, r3, #8
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d1f2      	bne.n	800128e <BMP280_calc_values+0xe>
 80012a8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80012ac:	f003 0301 	and.w	r3, r3, #1
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d1ec      	bne.n	800128e <BMP280_calc_values+0xe>

	HAL_I2C_Master_Transmit(&hi2c1, BMP280_dev_address, &starting_address, 1, 10000);
 80012b4:	f107 0227 	add.w	r2, r7, #39	; 0x27
 80012b8:	f242 7310 	movw	r3, #10000	; 0x2710
 80012bc:	9300      	str	r3, [sp, #0]
 80012be:	2301      	movs	r3, #1
 80012c0:	21ec      	movs	r1, #236	; 0xec
 80012c2:	48cd      	ldr	r0, [pc, #820]	; (80015f8 <BMP280_calc_values+0x378>)
 80012c4:	f002 f824 	bl	8003310 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, BMP280_dev_address + 1, &rx_buff[0], 8, 10000);
 80012c8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80012cc:	f242 7310 	movw	r3, #10000	; 0x2710
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	2308      	movs	r3, #8
 80012d4:	21ed      	movs	r1, #237	; 0xed
 80012d6:	48c8      	ldr	r0, [pc, #800]	; (80015f8 <BMP280_calc_values+0x378>)
 80012d8:	f002 f918 	bl	800350c <HAL_I2C_Master_Receive>

	volatile uint32_t temp[3];
	temp[2]=rx_buff[3];
 80012dc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80012e0:	623b      	str	r3, [r7, #32]
	temp[1]=rx_buff[4];
 80012e2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80012e6:	61fb      	str	r3, [r7, #28]
	temp[0]=rx_buff[5];
 80012e8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80012ec:	61bb      	str	r3, [r7, #24]
	temperature_raw=(temp[2]<<12)+(temp[1]<<4)+(temp[0]>>4);
 80012ee:	6a3b      	ldr	r3, [r7, #32]
 80012f0:	031a      	lsls	r2, r3, #12
 80012f2:	69fb      	ldr	r3, [r7, #28]
 80012f4:	011b      	lsls	r3, r3, #4
 80012f6:	441a      	add	r2, r3
 80012f8:	69bb      	ldr	r3, [r7, #24]
 80012fa:	091b      	lsrs	r3, r3, #4
 80012fc:	4413      	add	r3, r2
 80012fe:	461a      	mov	r2, r3
 8001300:	4bbe      	ldr	r3, [pc, #760]	; (80015fc <BMP280_calc_values+0x37c>)
 8001302:	601a      	str	r2, [r3, #0]

	temp[2]=rx_buff[0];
 8001304:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001308:	623b      	str	r3, [r7, #32]
	temp[1]=rx_buff[1];
 800130a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800130e:	61fb      	str	r3, [r7, #28]
	temp[0]=rx_buff[2];
 8001310:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001314:	61bb      	str	r3, [r7, #24]
	pressure_raw=(temp[2]<<12)+(temp[1]<<4)+(temp[0]>>4);
 8001316:	6a3b      	ldr	r3, [r7, #32]
 8001318:	031a      	lsls	r2, r3, #12
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	011b      	lsls	r3, r3, #4
 800131e:	441a      	add	r2, r3
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	091b      	lsrs	r3, r3, #4
 8001324:	4413      	add	r3, r2
 8001326:	461a      	mov	r2, r3
 8001328:	4bb5      	ldr	r3, [pc, #724]	; (8001600 <BMP280_calc_values+0x380>)
 800132a:	601a      	str	r2, [r3, #0]

	temp[1]=rx_buff[6];
 800132c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001330:	61fb      	str	r3, [r7, #28]
	temp[0]=rx_buff[7];
 8001332:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001336:	61bb      	str	r3, [r7, #24]
	humidity_raw=(temp[1]<<8)+(temp[0]);
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	021a      	lsls	r2, r3, #8
 800133c:	69bb      	ldr	r3, [r7, #24]
 800133e:	4413      	add	r3, r2
 8001340:	461a      	mov	r2, r3
 8001342:	4bb0      	ldr	r3, [pc, #704]	; (8001604 <BMP280_calc_values+0x384>)
 8001344:	601a      	str	r2, [r3, #0]


	double var1, var2;
	var1=(((double)temperature_raw)/16384.0-((double)dig_T1)/1024.0)*((double)dig_T2);
 8001346:	4bad      	ldr	r3, [pc, #692]	; (80015fc <BMP280_calc_values+0x37c>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff f8ea 	bl	8000524 <__aeabi_i2d>
 8001350:	f04f 0200 	mov.w	r2, #0
 8001354:	4bac      	ldr	r3, [pc, #688]	; (8001608 <BMP280_calc_values+0x388>)
 8001356:	f7ff fa79 	bl	800084c <__aeabi_ddiv>
 800135a:	4603      	mov	r3, r0
 800135c:	460c      	mov	r4, r1
 800135e:	4625      	mov	r5, r4
 8001360:	461c      	mov	r4, r3
 8001362:	4baa      	ldr	r3, [pc, #680]	; (800160c <BMP280_calc_values+0x38c>)
 8001364:	881b      	ldrh	r3, [r3, #0]
 8001366:	4618      	mov	r0, r3
 8001368:	f7ff f8cc 	bl	8000504 <__aeabi_ui2d>
 800136c:	f04f 0200 	mov.w	r2, #0
 8001370:	4ba7      	ldr	r3, [pc, #668]	; (8001610 <BMP280_calc_values+0x390>)
 8001372:	f7ff fa6b 	bl	800084c <__aeabi_ddiv>
 8001376:	4602      	mov	r2, r0
 8001378:	460b      	mov	r3, r1
 800137a:	4620      	mov	r0, r4
 800137c:	4629      	mov	r1, r5
 800137e:	f7fe ff83 	bl	8000288 <__aeabi_dsub>
 8001382:	4603      	mov	r3, r0
 8001384:	460c      	mov	r4, r1
 8001386:	4625      	mov	r5, r4
 8001388:	461c      	mov	r4, r3
 800138a:	4ba2      	ldr	r3, [pc, #648]	; (8001614 <BMP280_calc_values+0x394>)
 800138c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001390:	4618      	mov	r0, r3
 8001392:	f7ff f8c7 	bl	8000524 <__aeabi_i2d>
 8001396:	4602      	mov	r2, r0
 8001398:	460b      	mov	r3, r1
 800139a:	4620      	mov	r0, r4
 800139c:	4629      	mov	r1, r5
 800139e:	f7ff f92b 	bl	80005f8 <__aeabi_dmul>
 80013a2:	4603      	mov	r3, r0
 80013a4:	460c      	mov	r4, r1
 80013a6:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	var2=((((double)temperature_raw)/131072.0-((double)dig_T1)/8192.0)*(((double)temperature_raw)/131072.0-((double)dig_T1)/8192.0))*((double)dig_T3);
 80013aa:	4b94      	ldr	r3, [pc, #592]	; (80015fc <BMP280_calc_values+0x37c>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff f8b8 	bl	8000524 <__aeabi_i2d>
 80013b4:	f04f 0200 	mov.w	r2, #0
 80013b8:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 80013bc:	f7ff fa46 	bl	800084c <__aeabi_ddiv>
 80013c0:	4603      	mov	r3, r0
 80013c2:	460c      	mov	r4, r1
 80013c4:	4625      	mov	r5, r4
 80013c6:	461c      	mov	r4, r3
 80013c8:	4b90      	ldr	r3, [pc, #576]	; (800160c <BMP280_calc_values+0x38c>)
 80013ca:	881b      	ldrh	r3, [r3, #0]
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff f899 	bl	8000504 <__aeabi_ui2d>
 80013d2:	f04f 0200 	mov.w	r2, #0
 80013d6:	4b90      	ldr	r3, [pc, #576]	; (8001618 <BMP280_calc_values+0x398>)
 80013d8:	f7ff fa38 	bl	800084c <__aeabi_ddiv>
 80013dc:	4602      	mov	r2, r0
 80013de:	460b      	mov	r3, r1
 80013e0:	4620      	mov	r0, r4
 80013e2:	4629      	mov	r1, r5
 80013e4:	f7fe ff50 	bl	8000288 <__aeabi_dsub>
 80013e8:	4603      	mov	r3, r0
 80013ea:	460c      	mov	r4, r1
 80013ec:	4625      	mov	r5, r4
 80013ee:	461c      	mov	r4, r3
 80013f0:	4b82      	ldr	r3, [pc, #520]	; (80015fc <BMP280_calc_values+0x37c>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff f895 	bl	8000524 <__aeabi_i2d>
 80013fa:	f04f 0200 	mov.w	r2, #0
 80013fe:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001402:	f7ff fa23 	bl	800084c <__aeabi_ddiv>
 8001406:	4602      	mov	r2, r0
 8001408:	460b      	mov	r3, r1
 800140a:	4690      	mov	r8, r2
 800140c:	4699      	mov	r9, r3
 800140e:	4b7f      	ldr	r3, [pc, #508]	; (800160c <BMP280_calc_values+0x38c>)
 8001410:	881b      	ldrh	r3, [r3, #0]
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff f876 	bl	8000504 <__aeabi_ui2d>
 8001418:	f04f 0200 	mov.w	r2, #0
 800141c:	4b7e      	ldr	r3, [pc, #504]	; (8001618 <BMP280_calc_values+0x398>)
 800141e:	f7ff fa15 	bl	800084c <__aeabi_ddiv>
 8001422:	4602      	mov	r2, r0
 8001424:	460b      	mov	r3, r1
 8001426:	4640      	mov	r0, r8
 8001428:	4649      	mov	r1, r9
 800142a:	f7fe ff2d 	bl	8000288 <__aeabi_dsub>
 800142e:	4602      	mov	r2, r0
 8001430:	460b      	mov	r3, r1
 8001432:	4620      	mov	r0, r4
 8001434:	4629      	mov	r1, r5
 8001436:	f7ff f8df 	bl	80005f8 <__aeabi_dmul>
 800143a:	4603      	mov	r3, r0
 800143c:	460c      	mov	r4, r1
 800143e:	4625      	mov	r5, r4
 8001440:	461c      	mov	r4, r3
 8001442:	4b76      	ldr	r3, [pc, #472]	; (800161c <BMP280_calc_values+0x39c>)
 8001444:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff f86b 	bl	8000524 <__aeabi_i2d>
 800144e:	4602      	mov	r2, r0
 8001450:	460b      	mov	r3, r1
 8001452:	4620      	mov	r0, r4
 8001454:	4629      	mov	r1, r5
 8001456:	f7ff f8cf 	bl	80005f8 <__aeabi_dmul>
 800145a:	4603      	mov	r3, r0
 800145c:	460c      	mov	r4, r1
 800145e:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	double t_fine = (int32_t)(var1+var2);
 8001462:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001466:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800146a:	f7fe ff0f 	bl	800028c <__adddf3>
 800146e:	4603      	mov	r3, r0
 8001470:	460c      	mov	r4, r1
 8001472:	4618      	mov	r0, r3
 8001474:	4621      	mov	r1, r4
 8001476:	f7ff fb6f 	bl	8000b58 <__aeabi_d2iz>
 800147a:	4603      	mov	r3, r0
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff f851 	bl	8000524 <__aeabi_i2d>
 8001482:	4603      	mov	r3, r0
 8001484:	460c      	mov	r4, r1
 8001486:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
volatile	float T = (var1+var2)/5120.0;
 800148a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800148e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001492:	f7fe fefb 	bl	800028c <__adddf3>
 8001496:	4603      	mov	r3, r0
 8001498:	460c      	mov	r4, r1
 800149a:	4618      	mov	r0, r3
 800149c:	4621      	mov	r1, r4
 800149e:	f04f 0200 	mov.w	r2, #0
 80014a2:	4b5f      	ldr	r3, [pc, #380]	; (8001620 <BMP280_calc_values+0x3a0>)
 80014a4:	f7ff f9d2 	bl	800084c <__aeabi_ddiv>
 80014a8:	4603      	mov	r3, r0
 80014aa:	460c      	mov	r4, r1
 80014ac:	4618      	mov	r0, r3
 80014ae:	4621      	mov	r1, r4
 80014b0:	f7ff fb9a 	bl	8000be8 <__aeabi_d2f>
 80014b4:	4603      	mov	r3, r0
 80014b6:	617b      	str	r3, [r7, #20]

	var1=((double)t_fine/2.0)-64000.0;
 80014b8:	f04f 0200 	mov.w	r2, #0
 80014bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014c0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80014c4:	f7ff f9c2 	bl	800084c <__aeabi_ddiv>
 80014c8:	4603      	mov	r3, r0
 80014ca:	460c      	mov	r4, r1
 80014cc:	4618      	mov	r0, r3
 80014ce:	4621      	mov	r1, r4
 80014d0:	f04f 0200 	mov.w	r2, #0
 80014d4:	4b53      	ldr	r3, [pc, #332]	; (8001624 <BMP280_calc_values+0x3a4>)
 80014d6:	f7fe fed7 	bl	8000288 <__aeabi_dsub>
 80014da:	4603      	mov	r3, r0
 80014dc:	460c      	mov	r4, r1
 80014de:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	var2=var1*var1*((double)dig_P6)/32768.0;
 80014e2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80014e6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80014ea:	f7ff f885 	bl	80005f8 <__aeabi_dmul>
 80014ee:	4603      	mov	r3, r0
 80014f0:	460c      	mov	r4, r1
 80014f2:	4625      	mov	r5, r4
 80014f4:	461c      	mov	r4, r3
 80014f6:	4b4c      	ldr	r3, [pc, #304]	; (8001628 <BMP280_calc_values+0x3a8>)
 80014f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff f811 	bl	8000524 <__aeabi_i2d>
 8001502:	4602      	mov	r2, r0
 8001504:	460b      	mov	r3, r1
 8001506:	4620      	mov	r0, r4
 8001508:	4629      	mov	r1, r5
 800150a:	f7ff f875 	bl	80005f8 <__aeabi_dmul>
 800150e:	4603      	mov	r3, r0
 8001510:	460c      	mov	r4, r1
 8001512:	4618      	mov	r0, r3
 8001514:	4621      	mov	r1, r4
 8001516:	f04f 0200 	mov.w	r2, #0
 800151a:	4b44      	ldr	r3, [pc, #272]	; (800162c <BMP280_calc_values+0x3ac>)
 800151c:	f7ff f996 	bl	800084c <__aeabi_ddiv>
 8001520:	4603      	mov	r3, r0
 8001522:	460c      	mov	r4, r1
 8001524:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	var2=var2+var1*((double)dig_P5)*2.0;
 8001528:	4b41      	ldr	r3, [pc, #260]	; (8001630 <BMP280_calc_values+0x3b0>)
 800152a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800152e:	4618      	mov	r0, r3
 8001530:	f7fe fff8 	bl	8000524 <__aeabi_i2d>
 8001534:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001538:	f7ff f85e 	bl	80005f8 <__aeabi_dmul>
 800153c:	4603      	mov	r3, r0
 800153e:	460c      	mov	r4, r1
 8001540:	4618      	mov	r0, r3
 8001542:	4621      	mov	r1, r4
 8001544:	4602      	mov	r2, r0
 8001546:	460b      	mov	r3, r1
 8001548:	f7fe fea0 	bl	800028c <__adddf3>
 800154c:	4603      	mov	r3, r0
 800154e:	460c      	mov	r4, r1
 8001550:	461a      	mov	r2, r3
 8001552:	4623      	mov	r3, r4
 8001554:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001558:	f7fe fe98 	bl	800028c <__adddf3>
 800155c:	4603      	mov	r3, r0
 800155e:	460c      	mov	r4, r1
 8001560:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	var2=(var2/4.0)+(((double)dig_P4)*65536.0);
 8001564:	f04f 0200 	mov.w	r2, #0
 8001568:	4b32      	ldr	r3, [pc, #200]	; (8001634 <BMP280_calc_values+0x3b4>)
 800156a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800156e:	f7ff f96d 	bl	800084c <__aeabi_ddiv>
 8001572:	4603      	mov	r3, r0
 8001574:	460c      	mov	r4, r1
 8001576:	4625      	mov	r5, r4
 8001578:	461c      	mov	r4, r3
 800157a:	4b2f      	ldr	r3, [pc, #188]	; (8001638 <BMP280_calc_values+0x3b8>)
 800157c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001580:	4618      	mov	r0, r3
 8001582:	f7fe ffcf 	bl	8000524 <__aeabi_i2d>
 8001586:	f04f 0200 	mov.w	r2, #0
 800158a:	4b2c      	ldr	r3, [pc, #176]	; (800163c <BMP280_calc_values+0x3bc>)
 800158c:	f7ff f834 	bl	80005f8 <__aeabi_dmul>
 8001590:	4602      	mov	r2, r0
 8001592:	460b      	mov	r3, r1
 8001594:	4620      	mov	r0, r4
 8001596:	4629      	mov	r1, r5
 8001598:	f7fe fe78 	bl	800028c <__adddf3>
 800159c:	4603      	mov	r3, r0
 800159e:	460c      	mov	r4, r1
 80015a0:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	var1=(((double)dig_P3)*var1*var1/524288.0+((double)dig_P2)*var1)/524288.0;
 80015a4:	4b26      	ldr	r3, [pc, #152]	; (8001640 <BMP280_calc_values+0x3c0>)
 80015a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7fe ffba 	bl	8000524 <__aeabi_i2d>
 80015b0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80015b4:	f7ff f820 	bl	80005f8 <__aeabi_dmul>
 80015b8:	4603      	mov	r3, r0
 80015ba:	460c      	mov	r4, r1
 80015bc:	4618      	mov	r0, r3
 80015be:	4621      	mov	r1, r4
 80015c0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80015c4:	f7ff f818 	bl	80005f8 <__aeabi_dmul>
 80015c8:	4603      	mov	r3, r0
 80015ca:	460c      	mov	r4, r1
 80015cc:	4618      	mov	r0, r3
 80015ce:	4621      	mov	r1, r4
 80015d0:	f04f 0200 	mov.w	r2, #0
 80015d4:	4b1b      	ldr	r3, [pc, #108]	; (8001644 <BMP280_calc_values+0x3c4>)
 80015d6:	f7ff f939 	bl	800084c <__aeabi_ddiv>
 80015da:	4603      	mov	r3, r0
 80015dc:	460c      	mov	r4, r1
 80015de:	4625      	mov	r5, r4
 80015e0:	461c      	mov	r4, r3
 80015e2:	4b19      	ldr	r3, [pc, #100]	; (8001648 <BMP280_calc_values+0x3c8>)
 80015e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7fe ff9b 	bl	8000524 <__aeabi_i2d>
 80015ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80015f2:	f7ff f801 	bl	80005f8 <__aeabi_dmul>
 80015f6:	e029      	b.n	800164c <BMP280_calc_values+0x3cc>
 80015f8:	200002a0 	.word	0x200002a0
 80015fc:	20000258 	.word	0x20000258
 8001600:	2000025c 	.word	0x2000025c
 8001604:	20000268 	.word	0x20000268
 8001608:	40d00000 	.word	0x40d00000
 800160c:	20000246 	.word	0x20000246
 8001610:	40900000 	.word	0x40900000
 8001614:	2000024e 	.word	0x2000024e
 8001618:	40c00000 	.word	0x40c00000
 800161c:	20000284 	.word	0x20000284
 8001620:	40b40000 	.word	0x40b40000
 8001624:	40ef4000 	.word	0x40ef4000
 8001628:	20000286 	.word	0x20000286
 800162c:	40e00000 	.word	0x40e00000
 8001630:	20000272 	.word	0x20000272
 8001634:	40100000 	.word	0x40100000
 8001638:	20000262 	.word	0x20000262
 800163c:	40f00000 	.word	0x40f00000
 8001640:	2000027a 	.word	0x2000027a
 8001644:	41200000 	.word	0x41200000
 8001648:	20000260 	.word	0x20000260
 800164c:	4602      	mov	r2, r0
 800164e:	460b      	mov	r3, r1
 8001650:	4620      	mov	r0, r4
 8001652:	4629      	mov	r1, r5
 8001654:	f7fe fe1a 	bl	800028c <__adddf3>
 8001658:	4603      	mov	r3, r0
 800165a:	460c      	mov	r4, r1
 800165c:	4618      	mov	r0, r3
 800165e:	4621      	mov	r1, r4
 8001660:	f04f 0200 	mov.w	r2, #0
 8001664:	4bd2      	ldr	r3, [pc, #840]	; (80019b0 <BMP280_calc_values+0x730>)
 8001666:	f7ff f8f1 	bl	800084c <__aeabi_ddiv>
 800166a:	4603      	mov	r3, r0
 800166c:	460c      	mov	r4, r1
 800166e:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	var1=(1.0+var1/32768.0)*((double)dig_P1);
 8001672:	f04f 0200 	mov.w	r2, #0
 8001676:	4bcf      	ldr	r3, [pc, #828]	; (80019b4 <BMP280_calc_values+0x734>)
 8001678:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800167c:	f7ff f8e6 	bl	800084c <__aeabi_ddiv>
 8001680:	4603      	mov	r3, r0
 8001682:	460c      	mov	r4, r1
 8001684:	4618      	mov	r0, r3
 8001686:	4621      	mov	r1, r4
 8001688:	f04f 0200 	mov.w	r2, #0
 800168c:	4bca      	ldr	r3, [pc, #808]	; (80019b8 <BMP280_calc_values+0x738>)
 800168e:	f7fe fdfd 	bl	800028c <__adddf3>
 8001692:	4603      	mov	r3, r0
 8001694:	460c      	mov	r4, r1
 8001696:	4625      	mov	r5, r4
 8001698:	461c      	mov	r4, r3
 800169a:	4bc8      	ldr	r3, [pc, #800]	; (80019bc <BMP280_calc_values+0x73c>)
 800169c:	881b      	ldrh	r3, [r3, #0]
 800169e:	4618      	mov	r0, r3
 80016a0:	f7fe ff30 	bl	8000504 <__aeabi_ui2d>
 80016a4:	4602      	mov	r2, r0
 80016a6:	460b      	mov	r3, r1
 80016a8:	4620      	mov	r0, r4
 80016aa:	4629      	mov	r1, r5
 80016ac:	f7fe ffa4 	bl	80005f8 <__aeabi_dmul>
 80016b0:	4603      	mov	r3, r0
 80016b2:	460c      	mov	r4, r1
 80016b4:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
volatile	double p=1048576.0-(double)pressure_raw;
 80016b8:	4bc1      	ldr	r3, [pc, #772]	; (80019c0 <BMP280_calc_values+0x740>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4618      	mov	r0, r3
 80016be:	f7fe ff31 	bl	8000524 <__aeabi_i2d>
 80016c2:	4603      	mov	r3, r0
 80016c4:	460c      	mov	r4, r1
 80016c6:	461a      	mov	r2, r3
 80016c8:	4623      	mov	r3, r4
 80016ca:	f04f 0000 	mov.w	r0, #0
 80016ce:	49bd      	ldr	r1, [pc, #756]	; (80019c4 <BMP280_calc_values+0x744>)
 80016d0:	f7fe fdda 	bl	8000288 <__aeabi_dsub>
 80016d4:	4603      	mov	r3, r0
 80016d6:	460c      	mov	r4, r1
 80016d8:	e9c7 3402 	strd	r3, r4, [r7, #8]
	p=(p-(var2/4096.0))*6250.0/var1;
 80016dc:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80016e0:	f04f 0200 	mov.w	r2, #0
 80016e4:	4bb8      	ldr	r3, [pc, #736]	; (80019c8 <BMP280_calc_values+0x748>)
 80016e6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80016ea:	f7ff f8af 	bl	800084c <__aeabi_ddiv>
 80016ee:	4602      	mov	r2, r0
 80016f0:	460b      	mov	r3, r1
 80016f2:	4620      	mov	r0, r4
 80016f4:	4629      	mov	r1, r5
 80016f6:	f7fe fdc7 	bl	8000288 <__aeabi_dsub>
 80016fa:	4603      	mov	r3, r0
 80016fc:	460c      	mov	r4, r1
 80016fe:	4618      	mov	r0, r3
 8001700:	4621      	mov	r1, r4
 8001702:	a3a9      	add	r3, pc, #676	; (adr r3, 80019a8 <BMP280_calc_values+0x728>)
 8001704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001708:	f7fe ff76 	bl	80005f8 <__aeabi_dmul>
 800170c:	4603      	mov	r3, r0
 800170e:	460c      	mov	r4, r1
 8001710:	4618      	mov	r0, r3
 8001712:	4621      	mov	r1, r4
 8001714:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001718:	f7ff f898 	bl	800084c <__aeabi_ddiv>
 800171c:	4603      	mov	r3, r0
 800171e:	460c      	mov	r4, r1
 8001720:	e9c7 3402 	strd	r3, r4, [r7, #8]
	var1=((double)dig_P9)*p*p/2147483648.0;
 8001724:	4ba9      	ldr	r3, [pc, #676]	; (80019cc <BMP280_calc_values+0x74c>)
 8001726:	f9b3 3000 	ldrsh.w	r3, [r3]
 800172a:	4618      	mov	r0, r3
 800172c:	f7fe fefa 	bl	8000524 <__aeabi_i2d>
 8001730:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001734:	461a      	mov	r2, r3
 8001736:	4623      	mov	r3, r4
 8001738:	f7fe ff5e 	bl	80005f8 <__aeabi_dmul>
 800173c:	4603      	mov	r3, r0
 800173e:	460c      	mov	r4, r1
 8001740:	4618      	mov	r0, r3
 8001742:	4621      	mov	r1, r4
 8001744:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001748:	461a      	mov	r2, r3
 800174a:	4623      	mov	r3, r4
 800174c:	f7fe ff54 	bl	80005f8 <__aeabi_dmul>
 8001750:	4603      	mov	r3, r0
 8001752:	460c      	mov	r4, r1
 8001754:	4618      	mov	r0, r3
 8001756:	4621      	mov	r1, r4
 8001758:	f04f 0200 	mov.w	r2, #0
 800175c:	4b9c      	ldr	r3, [pc, #624]	; (80019d0 <BMP280_calc_values+0x750>)
 800175e:	f7ff f875 	bl	800084c <__aeabi_ddiv>
 8001762:	4603      	mov	r3, r0
 8001764:	460c      	mov	r4, r1
 8001766:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	var2=p*((double)dig_P8)/32768.0;
 800176a:	4b9a      	ldr	r3, [pc, #616]	; (80019d4 <BMP280_calc_values+0x754>)
 800176c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001770:	4618      	mov	r0, r3
 8001772:	f7fe fed7 	bl	8000524 <__aeabi_i2d>
 8001776:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800177a:	461a      	mov	r2, r3
 800177c:	4623      	mov	r3, r4
 800177e:	f7fe ff3b 	bl	80005f8 <__aeabi_dmul>
 8001782:	4603      	mov	r3, r0
 8001784:	460c      	mov	r4, r1
 8001786:	4618      	mov	r0, r3
 8001788:	4621      	mov	r1, r4
 800178a:	f04f 0200 	mov.w	r2, #0
 800178e:	4b89      	ldr	r3, [pc, #548]	; (80019b4 <BMP280_calc_values+0x734>)
 8001790:	f7ff f85c 	bl	800084c <__aeabi_ddiv>
 8001794:	4603      	mov	r3, r0
 8001796:	460c      	mov	r4, r1
 8001798:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	p=p+(var1+var2+((double)dig_P7))/16.0;
 800179c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80017a0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80017a4:	f7fe fd72 	bl	800028c <__adddf3>
 80017a8:	4603      	mov	r3, r0
 80017aa:	460c      	mov	r4, r1
 80017ac:	4625      	mov	r5, r4
 80017ae:	461c      	mov	r4, r3
 80017b0:	4b89      	ldr	r3, [pc, #548]	; (80019d8 <BMP280_calc_values+0x758>)
 80017b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017b6:	4618      	mov	r0, r3
 80017b8:	f7fe feb4 	bl	8000524 <__aeabi_i2d>
 80017bc:	4602      	mov	r2, r0
 80017be:	460b      	mov	r3, r1
 80017c0:	4620      	mov	r0, r4
 80017c2:	4629      	mov	r1, r5
 80017c4:	f7fe fd62 	bl	800028c <__adddf3>
 80017c8:	4603      	mov	r3, r0
 80017ca:	460c      	mov	r4, r1
 80017cc:	4618      	mov	r0, r3
 80017ce:	4621      	mov	r1, r4
 80017d0:	f04f 0200 	mov.w	r2, #0
 80017d4:	4b81      	ldr	r3, [pc, #516]	; (80019dc <BMP280_calc_values+0x75c>)
 80017d6:	f7ff f839 	bl	800084c <__aeabi_ddiv>
 80017da:	4603      	mov	r3, r0
 80017dc:	460c      	mov	r4, r1
 80017de:	4618      	mov	r0, r3
 80017e0:	4621      	mov	r1, r4
 80017e2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80017e6:	461a      	mov	r2, r3
 80017e8:	4623      	mov	r3, r4
 80017ea:	f7fe fd4f 	bl	800028c <__adddf3>
 80017ee:	4603      	mov	r3, r0
 80017f0:	460c      	mov	r4, r1
 80017f2:	e9c7 3402 	strd	r3, r4, [r7, #8]

	volatile double h = (((double)t_fine)-76800.0);
 80017f6:	f04f 0200 	mov.w	r2, #0
 80017fa:	4b79      	ldr	r3, [pc, #484]	; (80019e0 <BMP280_calc_values+0x760>)
 80017fc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001800:	f7fe fd42 	bl	8000288 <__aeabi_dsub>
 8001804:	4603      	mov	r3, r0
 8001806:	460c      	mov	r4, r1
 8001808:	e9c7 3400 	strd	r3, r4, [r7]
	h = (humidity_raw-(((double)dig_H4)*64.0+((double)dig_H5) / 16384.0 * h))*(((double)dig_H2)/65536.0*(1.0 + ((double)dig_H6)/67108864.0*h*(1.0+((double)dig_H3)/67108864.0*h)));
 800180c:	4b75      	ldr	r3, [pc, #468]	; (80019e4 <BMP280_calc_values+0x764>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4618      	mov	r0, r3
 8001812:	f7fe fe87 	bl	8000524 <__aeabi_i2d>
 8001816:	4605      	mov	r5, r0
 8001818:	460e      	mov	r6, r1
 800181a:	4b73      	ldr	r3, [pc, #460]	; (80019e8 <BMP280_calc_values+0x768>)
 800181c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001820:	4618      	mov	r0, r3
 8001822:	f7fe fe7f 	bl	8000524 <__aeabi_i2d>
 8001826:	f04f 0200 	mov.w	r2, #0
 800182a:	4b70      	ldr	r3, [pc, #448]	; (80019ec <BMP280_calc_values+0x76c>)
 800182c:	f7fe fee4 	bl	80005f8 <__aeabi_dmul>
 8001830:	4603      	mov	r3, r0
 8001832:	460c      	mov	r4, r1
 8001834:	4698      	mov	r8, r3
 8001836:	46a1      	mov	r9, r4
 8001838:	4b6d      	ldr	r3, [pc, #436]	; (80019f0 <BMP280_calc_values+0x770>)
 800183a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800183e:	4618      	mov	r0, r3
 8001840:	f7fe fe70 	bl	8000524 <__aeabi_i2d>
 8001844:	f04f 0200 	mov.w	r2, #0
 8001848:	4b6a      	ldr	r3, [pc, #424]	; (80019f4 <BMP280_calc_values+0x774>)
 800184a:	f7fe ffff 	bl	800084c <__aeabi_ddiv>
 800184e:	4603      	mov	r3, r0
 8001850:	460c      	mov	r4, r1
 8001852:	4618      	mov	r0, r3
 8001854:	4621      	mov	r1, r4
 8001856:	e9d7 3400 	ldrd	r3, r4, [r7]
 800185a:	461a      	mov	r2, r3
 800185c:	4623      	mov	r3, r4
 800185e:	f7fe fecb 	bl	80005f8 <__aeabi_dmul>
 8001862:	4603      	mov	r3, r0
 8001864:	460c      	mov	r4, r1
 8001866:	461a      	mov	r2, r3
 8001868:	4623      	mov	r3, r4
 800186a:	4640      	mov	r0, r8
 800186c:	4649      	mov	r1, r9
 800186e:	f7fe fd0d 	bl	800028c <__adddf3>
 8001872:	4603      	mov	r3, r0
 8001874:	460c      	mov	r4, r1
 8001876:	461a      	mov	r2, r3
 8001878:	4623      	mov	r3, r4
 800187a:	4628      	mov	r0, r5
 800187c:	4631      	mov	r1, r6
 800187e:	f7fe fd03 	bl	8000288 <__aeabi_dsub>
 8001882:	4603      	mov	r3, r0
 8001884:	460c      	mov	r4, r1
 8001886:	461d      	mov	r5, r3
 8001888:	4626      	mov	r6, r4
 800188a:	4b5b      	ldr	r3, [pc, #364]	; (80019f8 <BMP280_calc_values+0x778>)
 800188c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001890:	4618      	mov	r0, r3
 8001892:	f7fe fe47 	bl	8000524 <__aeabi_i2d>
 8001896:	f04f 0200 	mov.w	r2, #0
 800189a:	4b58      	ldr	r3, [pc, #352]	; (80019fc <BMP280_calc_values+0x77c>)
 800189c:	f7fe ffd6 	bl	800084c <__aeabi_ddiv>
 80018a0:	4603      	mov	r3, r0
 80018a2:	460c      	mov	r4, r1
 80018a4:	4698      	mov	r8, r3
 80018a6:	46a1      	mov	r9, r4
 80018a8:	4b55      	ldr	r3, [pc, #340]	; (8001a00 <BMP280_calc_values+0x780>)
 80018aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7fe fe38 	bl	8000524 <__aeabi_i2d>
 80018b4:	f04f 0200 	mov.w	r2, #0
 80018b8:	4b52      	ldr	r3, [pc, #328]	; (8001a04 <BMP280_calc_values+0x784>)
 80018ba:	f7fe ffc7 	bl	800084c <__aeabi_ddiv>
 80018be:	4603      	mov	r3, r0
 80018c0:	460c      	mov	r4, r1
 80018c2:	4618      	mov	r0, r3
 80018c4:	4621      	mov	r1, r4
 80018c6:	e9d7 3400 	ldrd	r3, r4, [r7]
 80018ca:	461a      	mov	r2, r3
 80018cc:	4623      	mov	r3, r4
 80018ce:	f7fe fe93 	bl	80005f8 <__aeabi_dmul>
 80018d2:	4603      	mov	r3, r0
 80018d4:	460c      	mov	r4, r1
 80018d6:	469a      	mov	sl, r3
 80018d8:	46a3      	mov	fp, r4
 80018da:	4b4b      	ldr	r3, [pc, #300]	; (8001a08 <BMP280_calc_values+0x788>)
 80018dc:	881b      	ldrh	r3, [r3, #0]
 80018de:	4618      	mov	r0, r3
 80018e0:	f7fe fe10 	bl	8000504 <__aeabi_ui2d>
 80018e4:	f04f 0200 	mov.w	r2, #0
 80018e8:	4b46      	ldr	r3, [pc, #280]	; (8001a04 <BMP280_calc_values+0x784>)
 80018ea:	f7fe ffaf 	bl	800084c <__aeabi_ddiv>
 80018ee:	4603      	mov	r3, r0
 80018f0:	460c      	mov	r4, r1
 80018f2:	4618      	mov	r0, r3
 80018f4:	4621      	mov	r1, r4
 80018f6:	e9d7 3400 	ldrd	r3, r4, [r7]
 80018fa:	461a      	mov	r2, r3
 80018fc:	4623      	mov	r3, r4
 80018fe:	f7fe fe7b 	bl	80005f8 <__aeabi_dmul>
 8001902:	4603      	mov	r3, r0
 8001904:	460c      	mov	r4, r1
 8001906:	4618      	mov	r0, r3
 8001908:	4621      	mov	r1, r4
 800190a:	f04f 0200 	mov.w	r2, #0
 800190e:	4b2a      	ldr	r3, [pc, #168]	; (80019b8 <BMP280_calc_values+0x738>)
 8001910:	f7fe fcbc 	bl	800028c <__adddf3>
 8001914:	4603      	mov	r3, r0
 8001916:	460c      	mov	r4, r1
 8001918:	461a      	mov	r2, r3
 800191a:	4623      	mov	r3, r4
 800191c:	4650      	mov	r0, sl
 800191e:	4659      	mov	r1, fp
 8001920:	f7fe fe6a 	bl	80005f8 <__aeabi_dmul>
 8001924:	4603      	mov	r3, r0
 8001926:	460c      	mov	r4, r1
 8001928:	4618      	mov	r0, r3
 800192a:	4621      	mov	r1, r4
 800192c:	f04f 0200 	mov.w	r2, #0
 8001930:	4b21      	ldr	r3, [pc, #132]	; (80019b8 <BMP280_calc_values+0x738>)
 8001932:	f7fe fcab 	bl	800028c <__adddf3>
 8001936:	4603      	mov	r3, r0
 8001938:	460c      	mov	r4, r1
 800193a:	461a      	mov	r2, r3
 800193c:	4623      	mov	r3, r4
 800193e:	4640      	mov	r0, r8
 8001940:	4649      	mov	r1, r9
 8001942:	f7fe fe59 	bl	80005f8 <__aeabi_dmul>
 8001946:	4603      	mov	r3, r0
 8001948:	460c      	mov	r4, r1
 800194a:	461a      	mov	r2, r3
 800194c:	4623      	mov	r3, r4
 800194e:	4628      	mov	r0, r5
 8001950:	4631      	mov	r1, r6
 8001952:	f7fe fe51 	bl	80005f8 <__aeabi_dmul>
 8001956:	4603      	mov	r3, r0
 8001958:	460c      	mov	r4, r1
 800195a:	e9c7 3400 	strd	r3, r4, [r7]
	h = h * (1.0-((double)dig_H1)*h/524288.0);
 800195e:	4b2b      	ldr	r3, [pc, #172]	; (8001a0c <BMP280_calc_values+0x78c>)
 8001960:	881b      	ldrh	r3, [r3, #0]
 8001962:	4618      	mov	r0, r3
 8001964:	f7fe fdce 	bl	8000504 <__aeabi_ui2d>
 8001968:	e9d7 3400 	ldrd	r3, r4, [r7]
 800196c:	461a      	mov	r2, r3
 800196e:	4623      	mov	r3, r4
 8001970:	f7fe fe42 	bl	80005f8 <__aeabi_dmul>
 8001974:	4603      	mov	r3, r0
 8001976:	460c      	mov	r4, r1
 8001978:	4618      	mov	r0, r3
 800197a:	4621      	mov	r1, r4
 800197c:	f04f 0200 	mov.w	r2, #0
 8001980:	4b0b      	ldr	r3, [pc, #44]	; (80019b0 <BMP280_calc_values+0x730>)
 8001982:	f7fe ff63 	bl	800084c <__aeabi_ddiv>
 8001986:	4603      	mov	r3, r0
 8001988:	460c      	mov	r4, r1
 800198a:	461a      	mov	r2, r3
 800198c:	4623      	mov	r3, r4
 800198e:	f04f 0000 	mov.w	r0, #0
 8001992:	4909      	ldr	r1, [pc, #36]	; (80019b8 <BMP280_calc_values+0x738>)
 8001994:	f7fe fc78 	bl	8000288 <__aeabi_dsub>
 8001998:	4603      	mov	r3, r0
 800199a:	460c      	mov	r4, r1
 800199c:	4618      	mov	r0, r3
 800199e:	4621      	mov	r1, r4
 80019a0:	e9d7 3400 	ldrd	r3, r4, [r7]
 80019a4:	e034      	b.n	8001a10 <BMP280_calc_values+0x790>
 80019a6:	bf00      	nop
 80019a8:	00000000 	.word	0x00000000
 80019ac:	40b86a00 	.word	0x40b86a00
 80019b0:	41200000 	.word	0x41200000
 80019b4:	40e00000 	.word	0x40e00000
 80019b8:	3ff00000 	.word	0x3ff00000
 80019bc:	20000278 	.word	0x20000278
 80019c0:	2000025c 	.word	0x2000025c
 80019c4:	41300000 	.word	0x41300000
 80019c8:	40b00000 	.word	0x40b00000
 80019cc:	20000282 	.word	0x20000282
 80019d0:	41e00000 	.word	0x41e00000
 80019d4:	2000027c 	.word	0x2000027c
 80019d8:	20000244 	.word	0x20000244
 80019dc:	40300000 	.word	0x40300000
 80019e0:	40f2c000 	.word	0x40f2c000
 80019e4:	20000268 	.word	0x20000268
 80019e8:	2000024c 	.word	0x2000024c
 80019ec:	40500000 	.word	0x40500000
 80019f0:	2000027e 	.word	0x2000027e
 80019f4:	40d00000 	.word	0x40d00000
 80019f8:	20000288 	.word	0x20000288
 80019fc:	40f00000 	.word	0x40f00000
 8001a00:	20000270 	.word	0x20000270
 8001a04:	41900000 	.word	0x41900000
 8001a08:	20000280 	.word	0x20000280
 8001a0c:	20000250 	.word	0x20000250
 8001a10:	461a      	mov	r2, r3
 8001a12:	4623      	mov	r3, r4
 8001a14:	f7fe fdf0 	bl	80005f8 <__aeabi_dmul>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	460c      	mov	r4, r1
 8001a1c:	e9c7 3400 	strd	r3, r4, [r7]
	temperature=T;
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	4a19      	ldr	r2, [pc, #100]	; (8001a88 <BMP280_calc_values+0x808>)
 8001a24:	6013      	str	r3, [r2, #0]
	pressure=p;
 8001a26:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	4621      	mov	r1, r4
 8001a2e:	f7ff f8db 	bl	8000be8 <__aeabi_d2f>
 8001a32:	4602      	mov	r2, r0
 8001a34:	4b15      	ldr	r3, [pc, #84]	; (8001a8c <BMP280_calc_values+0x80c>)
 8001a36:	601a      	str	r2, [r3, #0]
	relative_humidity=h;
 8001a38:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	4621      	mov	r1, r4
 8001a40:	f7ff f8d2 	bl	8000be8 <__aeabi_d2f>
 8001a44:	4602      	mov	r2, r0
 8001a46:	4b12      	ldr	r3, [pc, #72]	; (8001a90 <BMP280_calc_values+0x810>)
 8001a48:	601a      	str	r2, [r3, #0]
	altitude=44330.0f*(1-powf(pressure/101325.0f,1.0f/5.255f));//altitude=((powf(101325.0/pressure, 1/5.257f)-1)*(temperature+273.15f))/0.0065f;
 8001a4a:	4b10      	ldr	r3, [pc, #64]	; (8001a8c <BMP280_calc_values+0x80c>)
 8001a4c:	edd3 7a00 	vldr	s15, [r3]
 8001a50:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001a94 <BMP280_calc_values+0x814>
 8001a54:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001a58:	eddf 0a0f 	vldr	s1, [pc, #60]	; 8001a98 <BMP280_calc_values+0x818>
 8001a5c:	eeb0 0a66 	vmov.f32	s0, s13
 8001a60:	f007 f9f8 	bl	8008e54 <powf>
 8001a64:	eeb0 7a40 	vmov.f32	s14, s0
 8001a68:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8001a6c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a70:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001a9c <BMP280_calc_values+0x81c>
 8001a74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a78:	4b09      	ldr	r3, [pc, #36]	; (8001aa0 <BMP280_calc_values+0x820>)
 8001a7a:	edc3 7a00 	vstr	s15, [r3]
}
 8001a7e:	bf00      	nop
 8001a80:	3754      	adds	r7, #84	; 0x54
 8001a82:	46bd      	mov	sp, r7
 8001a84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a88:	20000254 	.word	0x20000254
 8001a8c:	2000026c 	.word	0x2000026c
 8001a90:	20000248 	.word	0x20000248
 8001a94:	47c5e680 	.word	0x47c5e680
 8001a98:	3e42dcae 	.word	0x3e42dcae
 8001a9c:	472d2a00 	.word	0x472d2a00
 8001aa0:	20000274 	.word	0x20000274

08001aa4 <PID_control>:
/*----------------------------------------------------------------------------------------------------------------------
 * Funkcija za PID kontrolu grejaca inkubatora, vraca vrednost greske koja se koristi za prepravku  vrednosti kasnjenja
 * okidanja TRIACA koji pali grejac
 * --------------------------------------------------------------------------------------------------------------------*/
int PID_control(int setpoint, float Kp, float Ki ,float Kd, float stvarna_temperatura )
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b086      	sub	sp, #24
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6178      	str	r0, [r7, #20]
 8001aac:	ed87 0a04 	vstr	s0, [r7, #16]
 8001ab0:	edc7 0a03 	vstr	s1, [r7, #12]
 8001ab4:	ed87 1a02 	vstr	s2, [r7, #8]
 8001ab8:	edc7 1a01 	vstr	s3, [r7, #4]
			Time= millis();                //trenutno vreme
 8001abc:	f000 fd9c 	bl	80025f8 <millis>
 8001ac0:	ee07 0a90 	vmov	s15, r0
 8001ac4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ac8:	4b3d      	ldr	r3, [pc, #244]	; (8001bc0 <PID_control+0x11c>)
 8001aca:	edc3 7a00 	vstr	s15, [r3]
	        elapsedTime = (double)(Time - timePrev);        //izracunati vreme proslog vremena prethodnog racunanja
 8001ace:	4b3c      	ldr	r3, [pc, #240]	; (8001bc0 <PID_control+0x11c>)
 8001ad0:	ed93 7a00 	vldr	s14, [r3]
 8001ad4:	4b3b      	ldr	r3, [pc, #236]	; (8001bc4 <PID_control+0x120>)
 8001ad6:	edd3 7a00 	vldr	s15, [r3]
 8001ada:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ade:	4b3a      	ldr	r3, [pc, #232]	; (8001bc8 <PID_control+0x124>)
 8001ae0:	edc3 7a00 	vstr	s15, [r3]

	        PID_greska = stvarna_temperatura-setpoint  ;                                // greska
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	ee07 3a90 	vmov	s15, r3
 8001aea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aee:	ed97 7a01 	vldr	s14, [r7, #4]
 8001af2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001af6:	4b35      	ldr	r3, [pc, #212]	; (8001bcc <PID_control+0x128>)
 8001af8:	edc3 7a00 	vstr	s15, [r3]

	        PID_i += PID_greska * elapsedTime;                // integralni deo
 8001afc:	4b33      	ldr	r3, [pc, #204]	; (8001bcc <PID_control+0x128>)
 8001afe:	ed93 7a00 	vldr	s14, [r3]
 8001b02:	4b31      	ldr	r3, [pc, #196]	; (8001bc8 <PID_control+0x124>)
 8001b04:	edd3 7a00 	vldr	s15, [r3]
 8001b08:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b0c:	4b30      	ldr	r3, [pc, #192]	; (8001bd0 <PID_control+0x12c>)
 8001b0e:	edd3 7a00 	vldr	s15, [r3]
 8001b12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b16:	4b2e      	ldr	r3, [pc, #184]	; (8001bd0 <PID_control+0x12c>)
 8001b18:	edc3 7a00 	vstr	s15, [r3]
	        PID_d = (PID_greska - PID_prethodna_greska)/elapsedTime;   // deo izvoda
 8001b1c:	4b2b      	ldr	r3, [pc, #172]	; (8001bcc <PID_control+0x128>)
 8001b1e:	ed93 7a00 	vldr	s14, [r3]
 8001b22:	4b2c      	ldr	r3, [pc, #176]	; (8001bd4 <PID_control+0x130>)
 8001b24:	edd3 7a00 	vldr	s15, [r3]
 8001b28:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001b2c:	4b26      	ldr	r3, [pc, #152]	; (8001bc8 <PID_control+0x124>)
 8001b2e:	ed93 7a00 	vldr	s14, [r3]
 8001b32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b36:	4b28      	ldr	r3, [pc, #160]	; (8001bd8 <PID_control+0x134>)
 8001b38:	edc3 7a00 	vstr	s15, [r3]
	        if(PID_greska<0)
 8001b3c:	4b23      	ldr	r3, [pc, #140]	; (8001bcc <PID_control+0x128>)
 8001b3e:	edd3 7a00 	vldr	s15, [r3]
 8001b42:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b4a:	d503      	bpl.n	8001b54 <PID_control+0xb0>
	             {PID_i=0;}
 8001b4c:	4b20      	ldr	r3, [pc, #128]	; (8001bd0 <PID_control+0x12c>)
 8001b4e:	f04f 0200 	mov.w	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]
	        PID_vrednost = Kp*PID_greska + Ki*PID_i ;                //PID korekcija
 8001b54:	4b1d      	ldr	r3, [pc, #116]	; (8001bcc <PID_control+0x128>)
 8001b56:	ed93 7a00 	vldr	s14, [r3]
 8001b5a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b5e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b62:	4b1b      	ldr	r3, [pc, #108]	; (8001bd0 <PID_control+0x12c>)
 8001b64:	edd3 6a00 	vldr	s13, [r3]
 8001b68:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b78:	ee17 2a90 	vmov	r2, s15
 8001b7c:	4b17      	ldr	r3, [pc, #92]	; (8001bdc <PID_control+0x138>)
 8001b7e:	601a      	str	r2, [r3, #0]

	        PID_prethodna_greska = PID_greska;                                //sacuvati trenutnu gresku za sledecu iteraciju
 8001b80:	4b12      	ldr	r3, [pc, #72]	; (8001bcc <PID_control+0x128>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a13      	ldr	r2, [pc, #76]	; (8001bd4 <PID_control+0x130>)
 8001b86:	6013      	str	r3, [r2, #0]
	        timePrev = Time;                        //sacuvati trenutno vreme za sledecu iteraciju
 8001b88:	4b0d      	ldr	r3, [pc, #52]	; (8001bc0 <PID_control+0x11c>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a0d      	ldr	r2, [pc, #52]	; (8001bc4 <PID_control+0x120>)
 8001b8e:	6013      	str	r3, [r2, #0]

	        if(PID_vrednost > 10000)
 8001b90:	4b12      	ldr	r3, [pc, #72]	; (8001bdc <PID_control+0x138>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f242 7210 	movw	r2, #10000	; 0x2710
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	dd03      	ble.n	8001ba4 <PID_control+0x100>
	        	    	{
	        	    	PID_vrednost = 10000; //maksimalna vrednost kontrole u slucaju vremena od 10ms
 8001b9c:	4b0f      	ldr	r3, [pc, #60]	; (8001bdc <PID_control+0x138>)
 8001b9e:	f242 7210 	movw	r2, #10000	; 0x2710
 8001ba2:	601a      	str	r2, [r3, #0]
	        	    	};
	       if(PID_vrednost <0)
 8001ba4:	4b0d      	ldr	r3, [pc, #52]	; (8001bdc <PID_control+0x138>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	da02      	bge.n	8001bb2 <PID_control+0x10e>
	        {
	        	PID_vrednost = 0; //maksimalna vrednost kontrole u slucaju vremena od 10ms
 8001bac:	4b0b      	ldr	r3, [pc, #44]	; (8001bdc <PID_control+0x138>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]
	       	};
	    return PID_vrednost;
 8001bb2:	4b0a      	ldr	r3, [pc, #40]	; (8001bdc <PID_control+0x138>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3718      	adds	r7, #24
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	2000022c 	.word	0x2000022c
 8001bc4:	20000228 	.word	0x20000228
 8001bc8:	20000230 	.word	0x20000230
 8001bcc:	20000220 	.word	0x20000220
 8001bd0:	20000214 	.word	0x20000214
 8001bd4:	20000224 	.word	0x20000224
 8001bd8:	20000218 	.word	0x20000218
 8001bdc:	2000021c 	.word	0x2000021c

08001be0 <kontrola_grejac>:
/*-----------------------------------------------------------------------------------------------
 * Konrola snage grejaca preko delay funkcije koja odredjuje okidanje TRIACa
 * ----------------------------------------------------------------------------------------------*/
void kontrola_grejac(int PID_Greska)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(FiringPin_GPIO_Port, FiringPin_Pin, GPIO_PIN_SET);//HALGPIOPINSET
 8001be8:	2201      	movs	r2, #1
 8001bea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bee:	480d      	ldr	r0, [pc, #52]	; (8001c24 <kontrola_grejac+0x44>)
 8001bf0:	f001 fa22 	bl	8003038 <HAL_GPIO_WritePin>
	delay_us(max_firing_delay-PID_Greska);//Ovaj delay kontrolise snagu grejaca
 8001bf4:	4b0c      	ldr	r3, [pc, #48]	; (8001c28 <kontrola_grejac+0x48>)
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f000 fccb 	bl	8002598 <delay_us>
	HAL_GPIO_WritePin(FiringPin_GPIO_Port, FiringPin_Pin, GPIO_PIN_RESET); //HALGPIOPINRESET
 8001c02:	2200      	movs	r2, #0
 8001c04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c08:	4806      	ldr	r0, [pc, #24]	; (8001c24 <kontrola_grejac+0x44>)
 8001c0a:	f001 fa15 	bl	8003038 <HAL_GPIO_WritePin>
	delay_us(100);
 8001c0e:	2064      	movs	r0, #100	; 0x64
 8001c10:	f000 fcc2 	bl	8002598 <delay_us>
	zero_croosing=0;//false
 8001c14:	4b05      	ldr	r3, [pc, #20]	; (8001c2c <kontrola_grejac+0x4c>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	701a      	strb	r2, [r3, #0]
}
 8001c1a:	bf00      	nop
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	40020c00 	.word	0x40020c00
 8001c28:	08009890 	.word	0x08009890
 8001c2c:	20000234 	.word	0x20000234

08001c30 <find_I2C_deviceAddress>:
}
/*-----------------------------------------------------------------------------
 * funkcija koja trazi adresu uredjaja na I2C magistrali i vraca vrednost adrese
 * ---------------------------------------------------------------------------*/
int find_I2C_deviceAddress(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
	uint8_t i=0;
 8001c36:	2300      	movs	r3, #0
 8001c38:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<255;i++)
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	71fb      	strb	r3, [r7, #7]
 8001c3e:	e013      	b.n	8001c68 <find_I2C_deviceAddress+0x38>
	{
		if(HAL_I2C_IsDeviceReady(&hi2c1,i,1,10)==HAL_OK)
 8001c40:	79fb      	ldrb	r3, [r7, #7]
 8001c42:	b299      	uxth	r1, r3
 8001c44:	230a      	movs	r3, #10
 8001c46:	2201      	movs	r2, #1
 8001c48:	480c      	ldr	r0, [pc, #48]	; (8001c7c <find_I2C_deviceAddress+0x4c>)
 8001c4a:	f001 fe85 	bl	8003958 <HAL_I2C_IsDeviceReady>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d106      	bne.n	8001c62 <find_I2C_deviceAddress+0x32>
		{
			HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8001c54:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c58:	4809      	ldr	r0, [pc, #36]	; (8001c80 <find_I2C_deviceAddress+0x50>)
 8001c5a:	f001 fa06 	bl	800306a <HAL_GPIO_TogglePin>
			return i;
 8001c5e:	79fb      	ldrb	r3, [r7, #7]
 8001c60:	e007      	b.n	8001c72 <find_I2C_deviceAddress+0x42>
	for(i=0;i<255;i++)
 8001c62:	79fb      	ldrb	r3, [r7, #7]
 8001c64:	3301      	adds	r3, #1
 8001c66:	71fb      	strb	r3, [r7, #7]
 8001c68:	79fb      	ldrb	r3, [r7, #7]
 8001c6a:	2bff      	cmp	r3, #255	; 0xff
 8001c6c:	d1e8      	bne.n	8001c40 <find_I2C_deviceAddress+0x10>
			break;
		}
	}
	return -1;//greska
 8001c6e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	200002a0 	.word	0x200002a0
 8001c80:	40020c00 	.word	0x40020c00

08001c84 <lcd_send_cmd>:
/*-----------------------------------------------------------------------------
 * funkcija koja salje komandu na LCD kontroler putem i2c BUS-a
 * ---------------------------------------------------------------------------*/
void lcd_send_cmd (char cmd)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b086      	sub	sp, #24
 8001c88:	af02      	add	r7, sp, #8
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);      //4BIT HI
 8001c8e:	79fb      	ldrb	r3, [r7, #7]
 8001c90:	f023 030f 	bic.w	r3, r3, #15
 8001c94:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0); //4BIT LO
 8001c96:	79fb      	ldrb	r3, [r7, #7]
 8001c98:	011b      	lsls	r3, r3, #4
 8001c9a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8001c9c:	7bfb      	ldrb	r3, [r7, #15]
 8001c9e:	f043 030c 	orr.w	r3, r3, #12
 8001ca2:	b2db      	uxtb	r3, r3
 8001ca4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8001ca6:	7bfb      	ldrb	r3, [r7, #15]
 8001ca8:	f043 0308 	orr.w	r3, r3, #8
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001cb0:	7bbb      	ldrb	r3, [r7, #14]
 8001cb2:	f043 030c 	orr.w	r3, r3, #12
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8001cba:	7bbb      	ldrb	r3, [r7, #14]
 8001cbc:	f043 0308 	orr.w	r3, r3, #8
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1,LCD_I2C_SLAVE_ADDRESS,(uint8_t *) data_t, 4, 100);
 8001cc4:	f107 0208 	add.w	r2, r7, #8
 8001cc8:	2364      	movs	r3, #100	; 0x64
 8001cca:	9300      	str	r3, [sp, #0]
 8001ccc:	2304      	movs	r3, #4
 8001cce:	217e      	movs	r1, #126	; 0x7e
 8001cd0:	4803      	ldr	r0, [pc, #12]	; (8001ce0 <lcd_send_cmd+0x5c>)
 8001cd2:	f001 fb1d 	bl	8003310 <HAL_I2C_Master_Transmit>
}
 8001cd6:	bf00      	nop
 8001cd8:	3710      	adds	r7, #16
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	200002a0 	.word	0x200002a0

08001ce4 <lcd_send_data>:
/*-----------------------------------------------------------------------------
 * funkcija koja salje podatke na LCD kontroler putem i2c BUS-a
 * ---------------------------------------------------------------------------*/
void lcd_send_data (char data)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b086      	sub	sp, #24
 8001ce8:	af02      	add	r7, sp, #8
 8001cea:	4603      	mov	r3, r0
 8001cec:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001cee:	79fb      	ldrb	r3, [r7, #7]
 8001cf0:	f023 030f 	bic.w	r3, r3, #15
 8001cf4:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8001cf6:	79fb      	ldrb	r3, [r7, #7]
 8001cf8:	011b      	lsls	r3, r3, #4
 8001cfa:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  	//en=1, rs=0
 8001cfc:	7bfb      	ldrb	r3, [r7, #15]
 8001cfe:	f043 030d 	orr.w	r3, r3, #13
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  	//en=0, rs=0
 8001d06:	7bfb      	ldrb	r3, [r7, #15]
 8001d08:	f043 0309 	orr.w	r3, r3, #9
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  	//en=1, rs=0
 8001d10:	7bbb      	ldrb	r3, [r7, #14]
 8001d12:	f043 030d 	orr.w	r3, r3, #13
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  	//en=0, rs=0
 8001d1a:	7bbb      	ldrb	r3, [r7, #14]
 8001d1c:	f043 0309 	orr.w	r3, r3, #9
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, LCD_I2C_SLAVE_ADDRESS,(uint8_t *) data_t, 4, 100);
 8001d24:	f107 0208 	add.w	r2, r7, #8
 8001d28:	2364      	movs	r3, #100	; 0x64
 8001d2a:	9300      	str	r3, [sp, #0]
 8001d2c:	2304      	movs	r3, #4
 8001d2e:	217e      	movs	r1, #126	; 0x7e
 8001d30:	4803      	ldr	r0, [pc, #12]	; (8001d40 <lcd_send_data+0x5c>)
 8001d32:	f001 faed 	bl	8003310 <HAL_I2C_Master_Transmit>
}
 8001d36:	bf00      	nop
 8001d38:	3710      	adds	r7, #16
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	200002a0 	.word	0x200002a0

08001d44 <lcd_clear>:
/*-----------------------------------------------------------------------------
 * funkcija koja brise sve podatke i CGRAM-a LCD kontroler putem i2c BUS-a
 * ---------------------------------------------------------------------------*/
void lcd_clear (void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 8001d48:	2001      	movs	r0, #1
 8001d4a:	f7ff ff9b 	bl	8001c84 <lcd_send_cmd>
	/*for (int i=0; i<70; i++)
	{
		lcd_send_data (' ');
	}
	*/
}
 8001d4e:	bf00      	nop
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <lcd_put_cur>:
/*-----------------------------------------------------------------------------
 * funkcija koja setuje poziciju cursora na LCD ekranu
 * ---------------------------------------------------------------------------*/
void lcd_put_cur(int row, int col)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b082      	sub	sp, #8
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
 8001d5a:	6039      	str	r1, [r7, #0]
    switch (row)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d002      	beq.n	8001d68 <lcd_put_cur+0x16>
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d005      	beq.n	8001d72 <lcd_put_cur+0x20>
 8001d66:	e009      	b.n	8001d7c <lcd_put_cur+0x2a>
    {
        case 0:
            col |= 0x80;
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d6e:	603b      	str	r3, [r7, #0]
            break;
 8001d70:	e004      	b.n	8001d7c <lcd_put_cur+0x2a>
        case 1:
            col |= 0xC0;
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001d78:	603b      	str	r3, [r7, #0]
            break;
 8001d7a:	bf00      	nop
    }

    lcd_send_cmd (col);
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	4618      	mov	r0, r3
 8001d82:	f7ff ff7f 	bl	8001c84 <lcd_send_cmd>
}
 8001d86:	bf00      	nop
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <lcd_init>:
/*-----------------------------------------------------------------------------
 * Inicijalizacija samog LCD-a
 * ---------------------------------------------------------------------------*/
void lcd_init (void)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	af00      	add	r7, sp, #0
	// 4 BIT inicijalizacija
	HAL_Delay(50);  // cekaj >40ms
 8001d92:	2032      	movs	r0, #50	; 0x32
 8001d94:	f000 fe6a 	bl	8002a6c <HAL_Delay>
	lcd_send_cmd (0x30);
 8001d98:	2030      	movs	r0, #48	; 0x30
 8001d9a:	f7ff ff73 	bl	8001c84 <lcd_send_cmd>
	HAL_Delay(5);  // cekaj >4.1ms
 8001d9e:	2005      	movs	r0, #5
 8001da0:	f000 fe64 	bl	8002a6c <HAL_Delay>
	lcd_send_cmd (0x30);
 8001da4:	2030      	movs	r0, #48	; 0x30
 8001da6:	f7ff ff6d 	bl	8001c84 <lcd_send_cmd>
	HAL_Delay(1);  // cekaj  >100us
 8001daa:	2001      	movs	r0, #1
 8001dac:	f000 fe5e 	bl	8002a6c <HAL_Delay>
	lcd_send_cmd (0x30);
 8001db0:	2030      	movs	r0, #48	; 0x30
 8001db2:	f7ff ff67 	bl	8001c84 <lcd_send_cmd>
	HAL_Delay(10);
 8001db6:	200a      	movs	r0, #10
 8001db8:	f000 fe58 	bl	8002a6c <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mod
 8001dbc:	2020      	movs	r0, #32
 8001dbe:	f7ff ff61 	bl	8001c84 <lcd_send_cmd>
	HAL_Delay(10);
 8001dc2:	200a      	movs	r0, #10
 8001dc4:	f000 fe52 	bl	8002a6c <HAL_Delay>

  // inicijalizacija displeja
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001dc8:	2028      	movs	r0, #40	; 0x28
 8001dca:	f7ff ff5b 	bl	8001c84 <lcd_send_cmd>
	HAL_Delay(1);
 8001dce:	2001      	movs	r0, #1
 8001dd0:	f000 fe4c 	bl	8002a6c <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0 display,C=0 cursor, B=0 blink  ---> display OFF, blink OFF, cursor OFF
 8001dd4:	2008      	movs	r0, #8
 8001dd6:	f7ff ff55 	bl	8001c84 <lcd_send_cmd>
	HAL_Delay(1);
 8001dda:	2001      	movs	r0, #1
 8001ddc:	f000 fe46 	bl	8002a6c <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001de0:	2001      	movs	r0, #1
 8001de2:	f7ff ff4f 	bl	8001c84 <lcd_send_cmd>
	HAL_Delay(1);
 8001de6:	2001      	movs	r0, #1
 8001de8:	f000 fe40 	bl	8002a6c <HAL_Delay>
	HAL_Delay(1);
 8001dec:	2001      	movs	r0, #1
 8001dee:	f000 fe3d 	bl	8002a6c <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001df2:	2006      	movs	r0, #6
 8001df4:	f7ff ff46 	bl	8001c84 <lcd_send_cmd>
	HAL_Delay(1);
 8001df8:	2001      	movs	r0, #1
 8001dfa:	f000 fe37 	bl	8002a6c <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor OFF ,blink OFF
 8001dfe:	200c      	movs	r0, #12
 8001e00:	f7ff ff40 	bl	8001c84 <lcd_send_cmd>
}
 8001e04:	bf00      	nop
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <lcd_send_string>:
/*-----------------------------------------------------------------------------
 * Funkcija koja salje ceo string
 * ---------------------------------------------------------------------------*/
void lcd_send_string (char *str)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001e10:	e006      	b.n	8001e20 <lcd_send_string+0x18>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	1c5a      	adds	r2, r3, #1
 8001e16:	607a      	str	r2, [r7, #4]
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7ff ff62 	bl	8001ce4 <lcd_send_data>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d1f4      	bne.n	8001e12 <lcd_send_string+0xa>
}
 8001e28:	bf00      	nop
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e30:	b590      	push	{r4, r7, lr}
 8001e32:	b087      	sub	sp, #28
 8001e34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	int PidKorekcija=0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	613b      	str	r3, [r7, #16]
	float StvarnaTemperatura=0.0;
 8001e3a:	f04f 0300 	mov.w	r3, #0
 8001e3e:	60fb      	str	r3, [r7, #12]
	float RelativnaVlaznost=0.0;
 8001e40:	f04f 0300 	mov.w	r3, #0
 8001e44:	60bb      	str	r3, [r7, #8]
	double * RHTptr;
	double RH_value, T_value;
	char * strptr;
	strptr=lcd_string;
 8001e46:	4b68      	ldr	r3, [pc, #416]	; (8001fe8 <main+0x1b8>)
 8001e48:	617b      	str	r3, [r7, #20]
	uint8_t startDay,startMonth; 										//dan i mesec pocetka procesa inkubacije
	uint8_t currentDay,currentMonth,currentTime,prevousTime;			//trenutni dan i mesec u toku inkubacije
	bool hourSts=true;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	71fb      	strb	r3, [r7, #7]
	bool incubationStarted=false;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	71bb      	strb	r3, [r7, #6]
	bool incubationFinished=false;
 8001e52:	2300      	movs	r3, #0
 8001e54:	717b      	strb	r3, [r7, #5]
	int adrFound=0;
 8001e56:	2300      	movs	r3, #0
 8001e58:	603b      	str	r3, [r7, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e5a:	f000 fd95 	bl	8002988 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e5e:	f000 f8dd 	bl	800201c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e62:	f000 fa45 	bl	80022f0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001e66:	f000 f943 	bl	80020f0 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001e6a:	f000 f96f 	bl	800214c <MX_SPI1_Init>
  MX_TIM2_Init();
 8001e6e:	f000 f9a3 	bl	80021b8 <MX_TIM2_Init>
  MX_TIM5_Init();
 8001e72:	f000 f9ef 	bl	8002254 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
HAL_TIM_Base_Start_IT(&htim2);
 8001e76:	485d      	ldr	r0, [pc, #372]	; (8001fec <main+0x1bc>)
 8001e78:	f002 fea5 	bl	8004bc6 <HAL_TIM_Base_Start_IT>
HAL_TIM_Base_Start_IT(&htim5);
 8001e7c:	485c      	ldr	r0, [pc, #368]	; (8001ff0 <main+0x1c0>)
 8001e7e:	f002 fea2 	bl	8004bc6 <HAL_TIM_Base_Start_IT>


adrFound=find_I2C_deviceAddress();
 8001e82:	f7ff fed5 	bl	8001c30 <find_I2C_deviceAddress>
 8001e86:	6038      	str	r0, [r7, #0]
lcd_init ();
 8001e88:	f7ff ff81 	bl	8001d8e <lcd_init>
BMP280_init(0x57,0x48,0x05);// osrs_t 010 x2, osrs_p 16 101, mode normal 11 // standby time 500ms 100, filter 16 100, SPI DIS 0
 8001e8c:	2205      	movs	r2, #5
 8001e8e:	2148      	movs	r1, #72	; 0x48
 8001e90:	2057      	movs	r0, #87	; 0x57
 8001e92:	f7ff f9d1 	bl	8001238 <BMP280_init>
BMP280_calc_values();
 8001e96:	f7ff f9f3 	bl	8001280 <BMP280_calc_values>
lcd_clear();
 8001e9a:	f7ff ff53 	bl	8001d44 <lcd_clear>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 // lcd_clear();
	  BMP280_calc_values();
 8001e9e:	f7ff f9ef 	bl	8001280 <BMP280_calc_values>
	  }

	  delay_ms(1000);
	  //lcd_clear();
	  //stepperMotorControlFD(2);
	 */ StvarnaTemperatura=temperature;
 8001ea2:	4b54      	ldr	r3, [pc, #336]	; (8001ff4 <main+0x1c4>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	60fb      	str	r3, [r7, #12]
	  RelativnaVlaznost=relative_humidity;
 8001ea8:	4b53      	ldr	r3, [pc, #332]	; (8001ff8 <main+0x1c8>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	60bb      	str	r3, [r7, #8]
	 //stepperMotorControlFD(15);
	  incubationStarted=true;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	71bb      	strb	r3, [r7, #6]
	  if(incubationStarted==true)
 8001eb2:	79bb      	ldrb	r3, [r7, #6]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d0f2      	beq.n	8001e9e <main+0x6e>
	 {
		  PidKorekcija=PID_control(SETPOINT_TEMP, Kp,Ki,Kd,temperature);
 8001eb8:	4b50      	ldr	r3, [pc, #320]	; (8001ffc <main+0x1cc>)
 8001eba:	edd3 7a00 	vldr	s15, [r3]
 8001ebe:	4b50      	ldr	r3, [pc, #320]	; (8002000 <main+0x1d0>)
 8001ec0:	ed93 7a00 	vldr	s14, [r3]
 8001ec4:	4b4f      	ldr	r3, [pc, #316]	; (8002004 <main+0x1d4>)
 8001ec6:	edd3 6a00 	vldr	s13, [r3]
 8001eca:	4b4a      	ldr	r3, [pc, #296]	; (8001ff4 <main+0x1c4>)
 8001ecc:	ed93 6a00 	vldr	s12, [r3]
 8001ed0:	eef0 1a46 	vmov.f32	s3, s12
 8001ed4:	eeb0 1a66 	vmov.f32	s2, s13
 8001ed8:	eef0 0a47 	vmov.f32	s1, s14
 8001edc:	eeb0 0a67 	vmov.f32	s0, s15
 8001ee0:	2027      	movs	r0, #39	; 0x27
 8001ee2:	f7ff fddf 	bl	8001aa4 <PID_control>
 8001ee6:	6138      	str	r0, [r7, #16]
		  while(!((HAL_GPIO_ReadPin(zeroCrossing_GPIO_Port, zeroCrossing_Pin)==GPIO_PIN_SET)));
 8001ee8:	bf00      	nop
 8001eea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001eee:	4846      	ldr	r0, [pc, #280]	; (8002008 <main+0x1d8>)
 8001ef0:	f001 f88a 	bl	8003008 <HAL_GPIO_ReadPin>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d1f7      	bne.n	8001eea <main+0xba>
		  zero_croosing=1;
 8001efa:	4b44      	ldr	r3, [pc, #272]	; (800200c <main+0x1dc>)
 8001efc:	2201      	movs	r2, #1
 8001efe:	701a      	strb	r2, [r3, #0]


		  if(zero_croosing==1)
 8001f00:	4b42      	ldr	r3, [pc, #264]	; (800200c <main+0x1dc>)
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d002      	beq.n	8001f10 <main+0xe0>
			 {
				 kontrola_grejac(PidKorekcija);
 8001f0a:	6938      	ldr	r0, [r7, #16]
 8001f0c:	f7ff fe68 	bl	8001be0 <kontrola_grejac>
				 {
				  *(strptr++)=0;
				 }

		  }*/
		  if(HAL_GPIO_ReadPin(ShowTempPin_GPIO_Port, ShowTempPin_Pin)==GPIO_PIN_SET) //prikazuje vrednsot trenutne temperature i vlaznosti
 8001f10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f14:	483e      	ldr	r0, [pc, #248]	; (8002010 <main+0x1e0>)
 8001f16:	f001 f877 	bl	8003008 <HAL_GPIO_ReadPin>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d1be      	bne.n	8001e9e <main+0x6e>
		  {
			  delay_ms(40);				//debouncing
 8001f20:	2028      	movs	r0, #40	; 0x28
 8001f22:	f000 fb51 	bl	80025c8 <delay_ms>

			  if(HAL_GPIO_ReadPin(ShowTempPin_GPIO_Port, ShowTempPin_Pin)==GPIO_PIN_SET)
 8001f26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f2a:	4839      	ldr	r0, [pc, #228]	; (8002010 <main+0x1e0>)
 8001f2c:	f001 f86c 	bl	8003008 <HAL_GPIO_ReadPin>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d1b3      	bne.n	8001e9e <main+0x6e>
			  {
				  	  	  	  strptr=lcd_string;
 8001f36:	4b2c      	ldr	r3, [pc, #176]	; (8001fe8 <main+0x1b8>)
 8001f38:	617b      	str	r3, [r7, #20]
				  	  	  	  while(*(strptr) !='\0')
 8001f3a:	e004      	b.n	8001f46 <main+0x116>
				 			  {
				  	  	  		 *(strptr++)=0;
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	1c5a      	adds	r2, r3, #1
 8001f40:	617a      	str	r2, [r7, #20]
 8001f42:	2200      	movs	r2, #0
 8001f44:	701a      	strb	r2, [r3, #0]
				  	  	  	  while(*(strptr) !='\0')
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d1f6      	bne.n	8001f3c <main+0x10c>
				 			   }
							 // lcd_clear();
							  delay_ms(50);
 8001f4e:	2032      	movs	r0, #50	; 0x32
 8001f50:	f000 fb3a 	bl	80025c8 <delay_ms>
							  lcd_put_cur(0, 0);
 8001f54:	2100      	movs	r1, #0
 8001f56:	2000      	movs	r0, #0
 8001f58:	f7ff fefb 	bl	8001d52 <lcd_put_cur>
							  delay_ms(50);
 8001f5c:	2032      	movs	r0, #50	; 0x32
 8001f5e:	f000 fb33 	bl	80025c8 <delay_ms>
							  sprintf(lcd_string,"T=%2.1f[degC]",StvarnaTemperatura);
 8001f62:	68f8      	ldr	r0, [r7, #12]
 8001f64:	f7fe faf0 	bl	8000548 <__aeabi_f2d>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	460c      	mov	r4, r1
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	4623      	mov	r3, r4
 8001f70:	4928      	ldr	r1, [pc, #160]	; (8002014 <main+0x1e4>)
 8001f72:	481d      	ldr	r0, [pc, #116]	; (8001fe8 <main+0x1b8>)
 8001f74:	f004 f87c 	bl	8006070 <siprintf>
							  delay_ms(50);
 8001f78:	2032      	movs	r0, #50	; 0x32
 8001f7a:	f000 fb25 	bl	80025c8 <delay_ms>
							  lcd_send_string(lcd_string);
 8001f7e:	481a      	ldr	r0, [pc, #104]	; (8001fe8 <main+0x1b8>)
 8001f80:	f7ff ff42 	bl	8001e08 <lcd_send_string>
							  //delay_ms(500);
							 strptr=lcd_string;
 8001f84:	4b18      	ldr	r3, [pc, #96]	; (8001fe8 <main+0x1b8>)
 8001f86:	617b      	str	r3, [r7, #20]
							 while(*(strptr) !='\0')
 8001f88:	e004      	b.n	8001f94 <main+0x164>
							  {
								*(strptr++)=0;
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	1c5a      	adds	r2, r3, #1
 8001f8e:	617a      	str	r2, [r7, #20]
 8001f90:	2200      	movs	r2, #0
 8001f92:	701a      	strb	r2, [r3, #0]
							 while(*(strptr) !='\0')
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d1f6      	bne.n	8001f8a <main+0x15a>
							  }
							  lcd_put_cur(1, 0);
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	2001      	movs	r0, #1
 8001fa0:	f7ff fed7 	bl	8001d52 <lcd_put_cur>
							  delay_ms(50);
 8001fa4:	2032      	movs	r0, #50	; 0x32
 8001fa6:	f000 fb0f 	bl	80025c8 <delay_ms>
							  sprintf(lcd_string,"RH=%2.1f[%%]",RelativnaVlaznost);
 8001faa:	68b8      	ldr	r0, [r7, #8]
 8001fac:	f7fe facc 	bl	8000548 <__aeabi_f2d>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	460c      	mov	r4, r1
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	4623      	mov	r3, r4
 8001fb8:	4917      	ldr	r1, [pc, #92]	; (8002018 <main+0x1e8>)
 8001fba:	480b      	ldr	r0, [pc, #44]	; (8001fe8 <main+0x1b8>)
 8001fbc:	f004 f858 	bl	8006070 <siprintf>
							  //delay_ms(50);
							  lcd_send_string(lcd_string);
 8001fc0:	4809      	ldr	r0, [pc, #36]	; (8001fe8 <main+0x1b8>)
 8001fc2:	f7ff ff21 	bl	8001e08 <lcd_send_string>
							  strptr=lcd_string;
 8001fc6:	4b08      	ldr	r3, [pc, #32]	; (8001fe8 <main+0x1b8>)
 8001fc8:	617b      	str	r3, [r7, #20]
							  while(*(strptr) !='\0')
 8001fca:	e004      	b.n	8001fd6 <main+0x1a6>
							   {
							  	*(strptr++)=0;
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	1c5a      	adds	r2, r3, #1
 8001fd0:	617a      	str	r2, [r7, #20]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	701a      	strb	r2, [r3, #0]
							  while(*(strptr) !='\0')
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d1f6      	bne.n	8001fcc <main+0x19c>
							   }
							  delay_ms(200);
 8001fde:	20c8      	movs	r0, #200	; 0xc8
 8001fe0:	f000 faf2 	bl	80025c8 <delay_ms>
	  BMP280_calc_values();
 8001fe4:	e75b      	b.n	8001e9e <main+0x6e>
 8001fe6:	bf00      	nop
 8001fe8:	20000334 	.word	0x20000334
 8001fec:	20000418 	.word	0x20000418
 8001ff0:	200002f4 	.word	0x200002f4
 8001ff4:	20000254 	.word	0x20000254
 8001ff8:	20000248 	.word	0x20000248
 8001ffc:	20000000 	.word	0x20000000
 8002000:	20000004 	.word	0x20000004
 8002004:	20000008 	.word	0x20000008
 8002008:	40020c00 	.word	0x40020c00
 800200c:	20000234 	.word	0x20000234
 8002010:	40020400 	.word	0x40020400
 8002014:	08009870 	.word	0x08009870
 8002018:	08009880 	.word	0x08009880

0800201c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b094      	sub	sp, #80	; 0x50
 8002020:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002022:	f107 0320 	add.w	r3, r7, #32
 8002026:	2230      	movs	r2, #48	; 0x30
 8002028:	2100      	movs	r1, #0
 800202a:	4618      	mov	r0, r3
 800202c:	f003 f9d4 	bl	80053d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002030:	f107 030c 	add.w	r3, r7, #12
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
 800203a:	609a      	str	r2, [r3, #8]
 800203c:	60da      	str	r2, [r3, #12]
 800203e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002040:	2300      	movs	r3, #0
 8002042:	60bb      	str	r3, [r7, #8]
 8002044:	4b28      	ldr	r3, [pc, #160]	; (80020e8 <SystemClock_Config+0xcc>)
 8002046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002048:	4a27      	ldr	r2, [pc, #156]	; (80020e8 <SystemClock_Config+0xcc>)
 800204a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800204e:	6413      	str	r3, [r2, #64]	; 0x40
 8002050:	4b25      	ldr	r3, [pc, #148]	; (80020e8 <SystemClock_Config+0xcc>)
 8002052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002058:	60bb      	str	r3, [r7, #8]
 800205a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800205c:	2300      	movs	r3, #0
 800205e:	607b      	str	r3, [r7, #4]
 8002060:	4b22      	ldr	r3, [pc, #136]	; (80020ec <SystemClock_Config+0xd0>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a21      	ldr	r2, [pc, #132]	; (80020ec <SystemClock_Config+0xd0>)
 8002066:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800206a:	6013      	str	r3, [r2, #0]
 800206c:	4b1f      	ldr	r3, [pc, #124]	; (80020ec <SystemClock_Config+0xd0>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002074:	607b      	str	r3, [r7, #4]
 8002076:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002078:	2301      	movs	r3, #1
 800207a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800207c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002080:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002082:	2302      	movs	r3, #2
 8002084:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002086:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800208a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800208c:	2304      	movs	r3, #4
 800208e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 60;
 8002090:	233c      	movs	r3, #60	; 0x3c
 8002092:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002094:	2302      	movs	r3, #2
 8002096:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002098:	2307      	movs	r3, #7
 800209a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800209c:	f107 0320 	add.w	r3, r7, #32
 80020a0:	4618      	mov	r0, r3
 80020a2:	f002 f8b3 	bl	800420c <HAL_RCC_OscConfig>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80020ac:	f000 faaf 	bl	800260e <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020b0:	230f      	movs	r3, #15
 80020b2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020b4:	2302      	movs	r3, #2
 80020b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020b8:	2300      	movs	r3, #0
 80020ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80020bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020c0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80020c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020c6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80020c8:	f107 030c 	add.w	r3, r7, #12
 80020cc:	2101      	movs	r1, #1
 80020ce:	4618      	mov	r0, r3
 80020d0:	f002 fb0c 	bl	80046ec <HAL_RCC_ClockConfig>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80020da:	f000 fa98 	bl	800260e <Error_Handler>
  }
}
 80020de:	bf00      	nop
 80020e0:	3750      	adds	r7, #80	; 0x50
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40023800 	.word	0x40023800
 80020ec:	40007000 	.word	0x40007000

080020f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80020f4:	4b12      	ldr	r3, [pc, #72]	; (8002140 <MX_I2C1_Init+0x50>)
 80020f6:	4a13      	ldr	r2, [pc, #76]	; (8002144 <MX_I2C1_Init+0x54>)
 80020f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80020fa:	4b11      	ldr	r3, [pc, #68]	; (8002140 <MX_I2C1_Init+0x50>)
 80020fc:	4a12      	ldr	r2, [pc, #72]	; (8002148 <MX_I2C1_Init+0x58>)
 80020fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002100:	4b0f      	ldr	r3, [pc, #60]	; (8002140 <MX_I2C1_Init+0x50>)
 8002102:	2200      	movs	r2, #0
 8002104:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002106:	4b0e      	ldr	r3, [pc, #56]	; (8002140 <MX_I2C1_Init+0x50>)
 8002108:	2200      	movs	r2, #0
 800210a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800210c:	4b0c      	ldr	r3, [pc, #48]	; (8002140 <MX_I2C1_Init+0x50>)
 800210e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002112:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002114:	4b0a      	ldr	r3, [pc, #40]	; (8002140 <MX_I2C1_Init+0x50>)
 8002116:	2200      	movs	r2, #0
 8002118:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800211a:	4b09      	ldr	r3, [pc, #36]	; (8002140 <MX_I2C1_Init+0x50>)
 800211c:	2200      	movs	r2, #0
 800211e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002120:	4b07      	ldr	r3, [pc, #28]	; (8002140 <MX_I2C1_Init+0x50>)
 8002122:	2200      	movs	r2, #0
 8002124:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002126:	4b06      	ldr	r3, [pc, #24]	; (8002140 <MX_I2C1_Init+0x50>)
 8002128:	2200      	movs	r2, #0
 800212a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800212c:	4804      	ldr	r0, [pc, #16]	; (8002140 <MX_I2C1_Init+0x50>)
 800212e:	f000 ffb7 	bl	80030a0 <HAL_I2C_Init>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d001      	beq.n	800213c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002138:	f000 fa69 	bl	800260e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800213c:	bf00      	nop
 800213e:	bd80      	pop	{r7, pc}
 8002140:	200002a0 	.word	0x200002a0
 8002144:	40005400 	.word	0x40005400
 8002148:	000186a0 	.word	0x000186a0

0800214c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002150:	4b17      	ldr	r3, [pc, #92]	; (80021b0 <MX_SPI1_Init+0x64>)
 8002152:	4a18      	ldr	r2, [pc, #96]	; (80021b4 <MX_SPI1_Init+0x68>)
 8002154:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002156:	4b16      	ldr	r3, [pc, #88]	; (80021b0 <MX_SPI1_Init+0x64>)
 8002158:	f44f 7282 	mov.w	r2, #260	; 0x104
 800215c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800215e:	4b14      	ldr	r3, [pc, #80]	; (80021b0 <MX_SPI1_Init+0x64>)
 8002160:	2200      	movs	r2, #0
 8002162:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002164:	4b12      	ldr	r3, [pc, #72]	; (80021b0 <MX_SPI1_Init+0x64>)
 8002166:	2200      	movs	r2, #0
 8002168:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800216a:	4b11      	ldr	r3, [pc, #68]	; (80021b0 <MX_SPI1_Init+0x64>)
 800216c:	2200      	movs	r2, #0
 800216e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002170:	4b0f      	ldr	r3, [pc, #60]	; (80021b0 <MX_SPI1_Init+0x64>)
 8002172:	2200      	movs	r2, #0
 8002174:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002176:	4b0e      	ldr	r3, [pc, #56]	; (80021b0 <MX_SPI1_Init+0x64>)
 8002178:	f44f 7200 	mov.w	r2, #512	; 0x200
 800217c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800217e:	4b0c      	ldr	r3, [pc, #48]	; (80021b0 <MX_SPI1_Init+0x64>)
 8002180:	2200      	movs	r2, #0
 8002182:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002184:	4b0a      	ldr	r3, [pc, #40]	; (80021b0 <MX_SPI1_Init+0x64>)
 8002186:	2200      	movs	r2, #0
 8002188:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800218a:	4b09      	ldr	r3, [pc, #36]	; (80021b0 <MX_SPI1_Init+0x64>)
 800218c:	2200      	movs	r2, #0
 800218e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002190:	4b07      	ldr	r3, [pc, #28]	; (80021b0 <MX_SPI1_Init+0x64>)
 8002192:	2200      	movs	r2, #0
 8002194:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002196:	4b06      	ldr	r3, [pc, #24]	; (80021b0 <MX_SPI1_Init+0x64>)
 8002198:	220a      	movs	r2, #10
 800219a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800219c:	4804      	ldr	r0, [pc, #16]	; (80021b0 <MX_SPI1_Init+0x64>)
 800219e:	f002 fc83 	bl	8004aa8 <HAL_SPI_Init>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d001      	beq.n	80021ac <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80021a8:	f000 fa31 	bl	800260e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80021ac:	bf00      	nop
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	200003c0 	.word	0x200003c0
 80021b4:	40013000 	.word	0x40013000

080021b8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b086      	sub	sp, #24
 80021bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021be:	f107 0308 	add.w	r3, r7, #8
 80021c2:	2200      	movs	r2, #0
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	605a      	str	r2, [r3, #4]
 80021c8:	609a      	str	r2, [r3, #8]
 80021ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021cc:	463b      	mov	r3, r7
 80021ce:	2200      	movs	r2, #0
 80021d0:	601a      	str	r2, [r3, #0]
 80021d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021d4:	4b1e      	ldr	r3, [pc, #120]	; (8002250 <MX_TIM2_Init+0x98>)
 80021d6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021da:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 59999;
 80021dc:	4b1c      	ldr	r3, [pc, #112]	; (8002250 <MX_TIM2_Init+0x98>)
 80021de:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80021e2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021e4:	4b1a      	ldr	r3, [pc, #104]	; (8002250 <MX_TIM2_Init+0x98>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffffffff;
 80021ea:	4b19      	ldr	r3, [pc, #100]	; (8002250 <MX_TIM2_Init+0x98>)
 80021ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80021f0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021f2:	4b17      	ldr	r3, [pc, #92]	; (8002250 <MX_TIM2_Init+0x98>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021f8:	4b15      	ldr	r3, [pc, #84]	; (8002250 <MX_TIM2_Init+0x98>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80021fe:	4814      	ldr	r0, [pc, #80]	; (8002250 <MX_TIM2_Init+0x98>)
 8002200:	f002 fcb6 	bl	8004b70 <HAL_TIM_Base_Init>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800220a:	f000 fa00 	bl	800260e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800220e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002212:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002214:	f107 0308 	add.w	r3, r7, #8
 8002218:	4619      	mov	r1, r3
 800221a:	480d      	ldr	r0, [pc, #52]	; (8002250 <MX_TIM2_Init+0x98>)
 800221c:	f002 fdff 	bl	8004e1e <HAL_TIM_ConfigClockSource>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002226:	f000 f9f2 	bl	800260e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800222a:	2320      	movs	r3, #32
 800222c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800222e:	2300      	movs	r3, #0
 8002230:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002232:	463b      	mov	r3, r7
 8002234:	4619      	mov	r1, r3
 8002236:	4806      	ldr	r0, [pc, #24]	; (8002250 <MX_TIM2_Init+0x98>)
 8002238:	f003 f814 	bl	8005264 <HAL_TIMEx_MasterConfigSynchronization>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002242:	f000 f9e4 	bl	800260e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002246:	bf00      	nop
 8002248:	3718      	adds	r7, #24
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	20000418 	.word	0x20000418

08002254 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b086      	sub	sp, #24
 8002258:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800225a:	f107 0308 	add.w	r3, r7, #8
 800225e:	2200      	movs	r2, #0
 8002260:	601a      	str	r2, [r3, #0]
 8002262:	605a      	str	r2, [r3, #4]
 8002264:	609a      	str	r2, [r3, #8]
 8002266:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002268:	463b      	mov	r3, r7
 800226a:	2200      	movs	r2, #0
 800226c:	601a      	str	r2, [r3, #0]
 800226e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002270:	4b1d      	ldr	r3, [pc, #116]	; (80022e8 <MX_TIM5_Init+0x94>)
 8002272:	4a1e      	ldr	r2, [pc, #120]	; (80022ec <MX_TIM5_Init+0x98>)
 8002274:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 59;
 8002276:	4b1c      	ldr	r3, [pc, #112]	; (80022e8 <MX_TIM5_Init+0x94>)
 8002278:	223b      	movs	r2, #59	; 0x3b
 800227a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800227c:	4b1a      	ldr	r3, [pc, #104]	; (80022e8 <MX_TIM5_Init+0x94>)
 800227e:	2200      	movs	r2, #0
 8002280:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xfffffff;
 8002282:	4b19      	ldr	r3, [pc, #100]	; (80022e8 <MX_TIM5_Init+0x94>)
 8002284:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8002288:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800228a:	4b17      	ldr	r3, [pc, #92]	; (80022e8 <MX_TIM5_Init+0x94>)
 800228c:	2200      	movs	r2, #0
 800228e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002290:	4b15      	ldr	r3, [pc, #84]	; (80022e8 <MX_TIM5_Init+0x94>)
 8002292:	2200      	movs	r2, #0
 8002294:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002296:	4814      	ldr	r0, [pc, #80]	; (80022e8 <MX_TIM5_Init+0x94>)
 8002298:	f002 fc6a 	bl	8004b70 <HAL_TIM_Base_Init>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 80022a2:	f000 f9b4 	bl	800260e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022aa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80022ac:	f107 0308 	add.w	r3, r7, #8
 80022b0:	4619      	mov	r1, r3
 80022b2:	480d      	ldr	r0, [pc, #52]	; (80022e8 <MX_TIM5_Init+0x94>)
 80022b4:	f002 fdb3 	bl	8004e1e <HAL_TIM_ConfigClockSource>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 80022be:	f000 f9a6 	bl	800260e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80022c2:	2320      	movs	r3, #32
 80022c4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022c6:	2300      	movs	r3, #0
 80022c8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80022ca:	463b      	mov	r3, r7
 80022cc:	4619      	mov	r1, r3
 80022ce:	4806      	ldr	r0, [pc, #24]	; (80022e8 <MX_TIM5_Init+0x94>)
 80022d0:	f002 ffc8 	bl	8005264 <HAL_TIMEx_MasterConfigSynchronization>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80022da:	f000 f998 	bl	800260e <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80022de:	bf00      	nop
 80022e0:	3718      	adds	r7, #24
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	200002f4 	.word	0x200002f4
 80022ec:	40000c00 	.word	0x40000c00

080022f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b08c      	sub	sp, #48	; 0x30
 80022f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f6:	f107 031c 	add.w	r3, r7, #28
 80022fa:	2200      	movs	r2, #0
 80022fc:	601a      	str	r2, [r3, #0]
 80022fe:	605a      	str	r2, [r3, #4]
 8002300:	609a      	str	r2, [r3, #8]
 8002302:	60da      	str	r2, [r3, #12]
 8002304:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	61bb      	str	r3, [r7, #24]
 800230a:	4b9c      	ldr	r3, [pc, #624]	; (800257c <MX_GPIO_Init+0x28c>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230e:	4a9b      	ldr	r2, [pc, #620]	; (800257c <MX_GPIO_Init+0x28c>)
 8002310:	f043 0310 	orr.w	r3, r3, #16
 8002314:	6313      	str	r3, [r2, #48]	; 0x30
 8002316:	4b99      	ldr	r3, [pc, #612]	; (800257c <MX_GPIO_Init+0x28c>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231a:	f003 0310 	and.w	r3, r3, #16
 800231e:	61bb      	str	r3, [r7, #24]
 8002320:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002322:	2300      	movs	r3, #0
 8002324:	617b      	str	r3, [r7, #20]
 8002326:	4b95      	ldr	r3, [pc, #596]	; (800257c <MX_GPIO_Init+0x28c>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	4a94      	ldr	r2, [pc, #592]	; (800257c <MX_GPIO_Init+0x28c>)
 800232c:	f043 0304 	orr.w	r3, r3, #4
 8002330:	6313      	str	r3, [r2, #48]	; 0x30
 8002332:	4b92      	ldr	r3, [pc, #584]	; (800257c <MX_GPIO_Init+0x28c>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	f003 0304 	and.w	r3, r3, #4
 800233a:	617b      	str	r3, [r7, #20]
 800233c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800233e:	2300      	movs	r3, #0
 8002340:	613b      	str	r3, [r7, #16]
 8002342:	4b8e      	ldr	r3, [pc, #568]	; (800257c <MX_GPIO_Init+0x28c>)
 8002344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002346:	4a8d      	ldr	r2, [pc, #564]	; (800257c <MX_GPIO_Init+0x28c>)
 8002348:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800234c:	6313      	str	r3, [r2, #48]	; 0x30
 800234e:	4b8b      	ldr	r3, [pc, #556]	; (800257c <MX_GPIO_Init+0x28c>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002356:	613b      	str	r3, [r7, #16]
 8002358:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800235a:	2300      	movs	r3, #0
 800235c:	60fb      	str	r3, [r7, #12]
 800235e:	4b87      	ldr	r3, [pc, #540]	; (800257c <MX_GPIO_Init+0x28c>)
 8002360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002362:	4a86      	ldr	r2, [pc, #536]	; (800257c <MX_GPIO_Init+0x28c>)
 8002364:	f043 0301 	orr.w	r3, r3, #1
 8002368:	6313      	str	r3, [r2, #48]	; 0x30
 800236a:	4b84      	ldr	r3, [pc, #528]	; (800257c <MX_GPIO_Init+0x28c>)
 800236c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236e:	f003 0301 	and.w	r3, r3, #1
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002376:	2300      	movs	r3, #0
 8002378:	60bb      	str	r3, [r7, #8]
 800237a:	4b80      	ldr	r3, [pc, #512]	; (800257c <MX_GPIO_Init+0x28c>)
 800237c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237e:	4a7f      	ldr	r2, [pc, #508]	; (800257c <MX_GPIO_Init+0x28c>)
 8002380:	f043 0302 	orr.w	r3, r3, #2
 8002384:	6313      	str	r3, [r2, #48]	; 0x30
 8002386:	4b7d      	ldr	r3, [pc, #500]	; (800257c <MX_GPIO_Init+0x28c>)
 8002388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	60bb      	str	r3, [r7, #8]
 8002390:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002392:	2300      	movs	r3, #0
 8002394:	607b      	str	r3, [r7, #4]
 8002396:	4b79      	ldr	r3, [pc, #484]	; (800257c <MX_GPIO_Init+0x28c>)
 8002398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239a:	4a78      	ldr	r2, [pc, #480]	; (800257c <MX_GPIO_Init+0x28c>)
 800239c:	f043 0308 	orr.w	r3, r3, #8
 80023a0:	6313      	str	r3, [r2, #48]	; 0x30
 80023a2:	4b76      	ldr	r3, [pc, #472]	; (800257c <MX_GPIO_Init+0x28c>)
 80023a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a6:	f003 0308 	and.w	r3, r3, #8
 80023aa:	607b      	str	r3, [r7, #4]
 80023ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80023ae:	2200      	movs	r2, #0
 80023b0:	2108      	movs	r1, #8
 80023b2:	4873      	ldr	r0, [pc, #460]	; (8002580 <MX_GPIO_Init+0x290>)
 80023b4:	f000 fe40 	bl	8003038 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80023b8:	2201      	movs	r2, #1
 80023ba:	2101      	movs	r1, #1
 80023bc:	4871      	ldr	r0, [pc, #452]	; (8002584 <MX_GPIO_Init+0x294>)
 80023be:	f000 fe3b 	bl	8003038 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FanPin_Pin|StepperMotorPin4_Pin|StepperMotorPin3_Pin, GPIO_PIN_RESET);
 80023c2:	2200      	movs	r2, #0
 80023c4:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80023c8:	486f      	ldr	r0, [pc, #444]	; (8002588 <MX_GPIO_Init+0x298>)
 80023ca:	f000 fe35 	bl	8003038 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, StepperMotorPin2_Pin|StepperMotorPin1_Pin|FiringPin_Pin|LD4_Pin 
 80023ce:	2200      	movs	r2, #0
 80023d0:	f64f 3110 	movw	r1, #64272	; 0xfb10
 80023d4:	486d      	ldr	r0, [pc, #436]	; (800258c <MX_GPIO_Init+0x29c>)
 80023d6:	f000 fe2f 	bl	8003038 <HAL_GPIO_WritePin>
                          |LD3_Pin|LD5_Pin|LD6_Pin|Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80023da:	2308      	movs	r3, #8
 80023dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023de:	2301      	movs	r3, #1
 80023e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e2:	2300      	movs	r3, #0
 80023e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e6:	2300      	movs	r3, #0
 80023e8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80023ea:	f107 031c 	add.w	r3, r7, #28
 80023ee:	4619      	mov	r1, r3
 80023f0:	4863      	ldr	r0, [pc, #396]	; (8002580 <MX_GPIO_Init+0x290>)
 80023f2:	f000 fc6f 	bl	8002cd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80023f6:	2301      	movs	r3, #1
 80023f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023fa:	2301      	movs	r3, #1
 80023fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fe:	2300      	movs	r3, #0
 8002400:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002402:	2300      	movs	r3, #0
 8002404:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002406:	f107 031c 	add.w	r3, r7, #28
 800240a:	4619      	mov	r1, r3
 800240c:	485d      	ldr	r0, [pc, #372]	; (8002584 <MX_GPIO_Init+0x294>)
 800240e:	f000 fc61 	bl	8002cd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8002412:	2308      	movs	r3, #8
 8002414:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002416:	2302      	movs	r3, #2
 8002418:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241a:	2300      	movs	r3, #0
 800241c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241e:	2300      	movs	r3, #0
 8002420:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002422:	2305      	movs	r3, #5
 8002424:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8002426:	f107 031c 	add.w	r3, r7, #28
 800242a:	4619      	mov	r1, r3
 800242c:	4855      	ldr	r0, [pc, #340]	; (8002584 <MX_GPIO_Init+0x294>)
 800242e:	f000 fc51 	bl	8002cd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002432:	2301      	movs	r3, #1
 8002434:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002436:	4b56      	ldr	r3, [pc, #344]	; (8002590 <MX_GPIO_Init+0x2a0>)
 8002438:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243a:	2300      	movs	r3, #0
 800243c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800243e:	f107 031c 	add.w	r3, r7, #28
 8002442:	4619      	mov	r1, r3
 8002444:	4853      	ldr	r0, [pc, #332]	; (8002594 <MX_GPIO_Init+0x2a4>)
 8002446:	f000 fc45 	bl	8002cd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800244a:	2310      	movs	r3, #16
 800244c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244e:	2302      	movs	r3, #2
 8002450:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002452:	2300      	movs	r3, #0
 8002454:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002456:	2300      	movs	r3, #0
 8002458:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800245a:	2306      	movs	r3, #6
 800245c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800245e:	f107 031c 	add.w	r3, r7, #28
 8002462:	4619      	mov	r1, r3
 8002464:	484b      	ldr	r0, [pc, #300]	; (8002594 <MX_GPIO_Init+0x2a4>)
 8002466:	f000 fc35 	bl	8002cd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BOOT1_Pin ShowTempPin_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin|ShowTempPin_Pin;
 800246a:	f241 0304 	movw	r3, #4100	; 0x1004
 800246e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002470:	2300      	movs	r3, #0
 8002472:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002474:	2300      	movs	r3, #0
 8002476:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002478:	f107 031c 	add.w	r3, r7, #28
 800247c:	4619      	mov	r1, r3
 800247e:	4842      	ldr	r0, [pc, #264]	; (8002588 <MX_GPIO_Init+0x298>)
 8002480:	f000 fc28 	bl	8002cd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8002484:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002488:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248a:	2302      	movs	r3, #2
 800248c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248e:	2300      	movs	r3, #0
 8002490:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002492:	2300      	movs	r3, #0
 8002494:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002496:	2305      	movs	r3, #5
 8002498:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800249a:	f107 031c 	add.w	r3, r7, #28
 800249e:	4619      	mov	r1, r3
 80024a0:	4839      	ldr	r0, [pc, #228]	; (8002588 <MX_GPIO_Init+0x298>)
 80024a2:	f000 fc17 	bl	8002cd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : FanPin_Pin StepperMotorPin4_Pin StepperMotorPin3_Pin */
  GPIO_InitStruct.Pin = FanPin_Pin|StepperMotorPin4_Pin|StepperMotorPin3_Pin;
 80024a6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80024aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ac:	2301      	movs	r3, #1
 80024ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b0:	2300      	movs	r3, #0
 80024b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b4:	2300      	movs	r3, #0
 80024b6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024b8:	f107 031c 	add.w	r3, r7, #28
 80024bc:	4619      	mov	r1, r3
 80024be:	4832      	ldr	r0, [pc, #200]	; (8002588 <MX_GPIO_Init+0x298>)
 80024c0:	f000 fc08 	bl	8002cd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : StepperMotorPin2_Pin StepperMotorPin1_Pin FiringPin_Pin LD4_Pin 
                           LD3_Pin LD5_Pin LD6_Pin Audio_RST_Pin */
  GPIO_InitStruct.Pin = StepperMotorPin2_Pin|StepperMotorPin1_Pin|FiringPin_Pin|LD4_Pin 
 80024c4:	f64f 3310 	movw	r3, #64272	; 0xfb10
 80024c8:	61fb      	str	r3, [r7, #28]
                          |LD3_Pin|LD5_Pin|LD6_Pin|Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ca:	2301      	movs	r3, #1
 80024cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ce:	2300      	movs	r3, #0
 80024d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024d2:	2300      	movs	r3, #0
 80024d4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024d6:	f107 031c 	add.w	r3, r7, #28
 80024da:	4619      	mov	r1, r3
 80024dc:	482b      	ldr	r0, [pc, #172]	; (800258c <MX_GPIO_Init+0x29c>)
 80024de:	f000 fbf9 	bl	8002cd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : zeroCrossing_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = zeroCrossing_Pin|OTG_FS_OverCurrent_Pin;
 80024e2:	f44f 6384 	mov.w	r3, #1056	; 0x420
 80024e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024e8:	2300      	movs	r3, #0
 80024ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ec:	2300      	movs	r3, #0
 80024ee:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024f0:	f107 031c 	add.w	r3, r7, #28
 80024f4:	4619      	mov	r1, r3
 80024f6:	4825      	ldr	r0, [pc, #148]	; (800258c <MX_GPIO_Init+0x29c>)
 80024f8:	f000 fbec 	bl	8002cd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80024fc:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8002500:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002502:	2302      	movs	r3, #2
 8002504:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002506:	2300      	movs	r3, #0
 8002508:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800250a:	2300      	movs	r3, #0
 800250c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800250e:	2306      	movs	r3, #6
 8002510:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002512:	f107 031c 	add.w	r3, r7, #28
 8002516:	4619      	mov	r1, r3
 8002518:	481a      	ldr	r0, [pc, #104]	; (8002584 <MX_GPIO_Init+0x294>)
 800251a:	f000 fbdb 	bl	8002cd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800251e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002522:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002524:	2300      	movs	r3, #0
 8002526:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002528:	2300      	movs	r3, #0
 800252a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800252c:	f107 031c 	add.w	r3, r7, #28
 8002530:	4619      	mov	r1, r3
 8002532:	4818      	ldr	r0, [pc, #96]	; (8002594 <MX_GPIO_Init+0x2a4>)
 8002534:	f000 fbce 	bl	8002cd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8002538:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800253c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800253e:	2302      	movs	r3, #2
 8002540:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002542:	2300      	movs	r3, #0
 8002544:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002546:	2300      	movs	r3, #0
 8002548:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800254a:	230a      	movs	r3, #10
 800254c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800254e:	f107 031c 	add.w	r3, r7, #28
 8002552:	4619      	mov	r1, r3
 8002554:	480f      	ldr	r0, [pc, #60]	; (8002594 <MX_GPIO_Init+0x2a4>)
 8002556:	f000 fbbd 	bl	8002cd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800255a:	2302      	movs	r3, #2
 800255c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800255e:	4b0c      	ldr	r3, [pc, #48]	; (8002590 <MX_GPIO_Init+0x2a0>)
 8002560:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002562:	2300      	movs	r3, #0
 8002564:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8002566:	f107 031c 	add.w	r3, r7, #28
 800256a:	4619      	mov	r1, r3
 800256c:	4804      	ldr	r0, [pc, #16]	; (8002580 <MX_GPIO_Init+0x290>)
 800256e:	f000 fbb1 	bl	8002cd4 <HAL_GPIO_Init>

}
 8002572:	bf00      	nop
 8002574:	3730      	adds	r7, #48	; 0x30
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	40023800 	.word	0x40023800
 8002580:	40021000 	.word	0x40021000
 8002584:	40020800 	.word	0x40020800
 8002588:	40020400 	.word	0x40020400
 800258c:	40020c00 	.word	0x40020c00
 8002590:	10120000 	.word	0x10120000
 8002594:	40020000 	.word	0x40020000

08002598 <delay_us>:

/* USER CODE BEGIN 4 */
void delay_us(unsigned long delay_us)
{
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim5,0);
 80025a0:	4b08      	ldr	r3, [pc, #32]	; (80025c4 <delay_us+0x2c>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	2200      	movs	r2, #0
 80025a6:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim5)<delay_us);
 80025a8:	bf00      	nop
 80025aa:	4b06      	ldr	r3, [pc, #24]	; (80025c4 <delay_us+0x2c>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b0:	687a      	ldr	r2, [r7, #4]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d8f9      	bhi.n	80025aa <delay_us+0x12>
}
 80025b6:	bf00      	nop
 80025b8:	370c      	adds	r7, #12
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	200002f4 	.word	0x200002f4

080025c8 <delay_ms>:
void delay_ms(unsigned long delay_ms)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SET_COUNTER(&htim2,0);
 80025d0:	4b08      	ldr	r3, [pc, #32]	; (80025f4 <delay_ms+0x2c>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	2200      	movs	r2, #0
 80025d6:	625a      	str	r2, [r3, #36]	; 0x24
		while(__HAL_TIM_GET_COUNTER(&htim2)<delay_ms);
 80025d8:	bf00      	nop
 80025da:	4b06      	ldr	r3, [pc, #24]	; (80025f4 <delay_ms+0x2c>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e0:	687a      	ldr	r2, [r7, #4]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d8f9      	bhi.n	80025da <delay_ms+0x12>

}
 80025e6:	bf00      	nop
 80025e8:	370c      	adds	r7, #12
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	20000418 	.word	0x20000418

080025f8 <millis>:
unsigned long millis(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0

	unsigned long temp;
	temp= (unsigned long) HAL_GetTick();
 80025fe:	f000 fa29 	bl	8002a54 <HAL_GetTick>
 8002602:	6078      	str	r0, [r7, #4]
	 return temp;
 8002604:	687b      	ldr	r3, [r7, #4]
}
 8002606:	4618      	mov	r0, r3
 8002608:	3708      	adds	r7, #8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}

0800260e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800260e:	b480      	push	{r7}
 8002610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002612:	bf00      	nop
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002622:	2300      	movs	r3, #0
 8002624:	607b      	str	r3, [r7, #4]
 8002626:	4b10      	ldr	r3, [pc, #64]	; (8002668 <HAL_MspInit+0x4c>)
 8002628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800262a:	4a0f      	ldr	r2, [pc, #60]	; (8002668 <HAL_MspInit+0x4c>)
 800262c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002630:	6453      	str	r3, [r2, #68]	; 0x44
 8002632:	4b0d      	ldr	r3, [pc, #52]	; (8002668 <HAL_MspInit+0x4c>)
 8002634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002636:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800263a:	607b      	str	r3, [r7, #4]
 800263c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800263e:	2300      	movs	r3, #0
 8002640:	603b      	str	r3, [r7, #0]
 8002642:	4b09      	ldr	r3, [pc, #36]	; (8002668 <HAL_MspInit+0x4c>)
 8002644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002646:	4a08      	ldr	r2, [pc, #32]	; (8002668 <HAL_MspInit+0x4c>)
 8002648:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800264c:	6413      	str	r3, [r2, #64]	; 0x40
 800264e:	4b06      	ldr	r3, [pc, #24]	; (8002668 <HAL_MspInit+0x4c>)
 8002650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002652:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002656:	603b      	str	r3, [r7, #0]
 8002658:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800265a:	2007      	movs	r0, #7
 800265c:	f000 faf8 	bl	8002c50 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002660:	bf00      	nop
 8002662:	3708      	adds	r7, #8
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	40023800 	.word	0x40023800

0800266c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b08a      	sub	sp, #40	; 0x28
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002674:	f107 0314 	add.w	r3, r7, #20
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
 800267c:	605a      	str	r2, [r3, #4]
 800267e:	609a      	str	r2, [r3, #8]
 8002680:	60da      	str	r2, [r3, #12]
 8002682:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a19      	ldr	r2, [pc, #100]	; (80026f0 <HAL_I2C_MspInit+0x84>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d12c      	bne.n	80026e8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800268e:	2300      	movs	r3, #0
 8002690:	613b      	str	r3, [r7, #16]
 8002692:	4b18      	ldr	r3, [pc, #96]	; (80026f4 <HAL_I2C_MspInit+0x88>)
 8002694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002696:	4a17      	ldr	r2, [pc, #92]	; (80026f4 <HAL_I2C_MspInit+0x88>)
 8002698:	f043 0302 	orr.w	r3, r3, #2
 800269c:	6313      	str	r3, [r2, #48]	; 0x30
 800269e:	4b15      	ldr	r3, [pc, #84]	; (80026f4 <HAL_I2C_MspInit+0x88>)
 80026a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a2:	f003 0302 	and.w	r3, r3, #2
 80026a6:	613b      	str	r3, [r7, #16]
 80026a8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80026aa:	f44f 7310 	mov.w	r3, #576	; 0x240
 80026ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026b0:	2312      	movs	r3, #18
 80026b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026b4:	2301      	movs	r3, #1
 80026b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026b8:	2303      	movs	r3, #3
 80026ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80026bc:	2304      	movs	r3, #4
 80026be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026c0:	f107 0314 	add.w	r3, r7, #20
 80026c4:	4619      	mov	r1, r3
 80026c6:	480c      	ldr	r0, [pc, #48]	; (80026f8 <HAL_I2C_MspInit+0x8c>)
 80026c8:	f000 fb04 	bl	8002cd4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80026cc:	2300      	movs	r3, #0
 80026ce:	60fb      	str	r3, [r7, #12]
 80026d0:	4b08      	ldr	r3, [pc, #32]	; (80026f4 <HAL_I2C_MspInit+0x88>)
 80026d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d4:	4a07      	ldr	r2, [pc, #28]	; (80026f4 <HAL_I2C_MspInit+0x88>)
 80026d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80026da:	6413      	str	r3, [r2, #64]	; 0x40
 80026dc:	4b05      	ldr	r3, [pc, #20]	; (80026f4 <HAL_I2C_MspInit+0x88>)
 80026de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026e4:	60fb      	str	r3, [r7, #12]
 80026e6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80026e8:	bf00      	nop
 80026ea:	3728      	adds	r7, #40	; 0x28
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	40005400 	.word	0x40005400
 80026f4:	40023800 	.word	0x40023800
 80026f8:	40020400 	.word	0x40020400

080026fc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b08a      	sub	sp, #40	; 0x28
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002704:	f107 0314 	add.w	r3, r7, #20
 8002708:	2200      	movs	r2, #0
 800270a:	601a      	str	r2, [r3, #0]
 800270c:	605a      	str	r2, [r3, #4]
 800270e:	609a      	str	r2, [r3, #8]
 8002710:	60da      	str	r2, [r3, #12]
 8002712:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a19      	ldr	r2, [pc, #100]	; (8002780 <HAL_SPI_MspInit+0x84>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d12b      	bne.n	8002776 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800271e:	2300      	movs	r3, #0
 8002720:	613b      	str	r3, [r7, #16]
 8002722:	4b18      	ldr	r3, [pc, #96]	; (8002784 <HAL_SPI_MspInit+0x88>)
 8002724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002726:	4a17      	ldr	r2, [pc, #92]	; (8002784 <HAL_SPI_MspInit+0x88>)
 8002728:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800272c:	6453      	str	r3, [r2, #68]	; 0x44
 800272e:	4b15      	ldr	r3, [pc, #84]	; (8002784 <HAL_SPI_MspInit+0x88>)
 8002730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002732:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002736:	613b      	str	r3, [r7, #16]
 8002738:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800273a:	2300      	movs	r3, #0
 800273c:	60fb      	str	r3, [r7, #12]
 800273e:	4b11      	ldr	r3, [pc, #68]	; (8002784 <HAL_SPI_MspInit+0x88>)
 8002740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002742:	4a10      	ldr	r2, [pc, #64]	; (8002784 <HAL_SPI_MspInit+0x88>)
 8002744:	f043 0301 	orr.w	r3, r3, #1
 8002748:	6313      	str	r3, [r2, #48]	; 0x30
 800274a:	4b0e      	ldr	r3, [pc, #56]	; (8002784 <HAL_SPI_MspInit+0x88>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	60fb      	str	r3, [r7, #12]
 8002754:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8002756:	23e0      	movs	r3, #224	; 0xe0
 8002758:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800275a:	2302      	movs	r3, #2
 800275c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275e:	2300      	movs	r3, #0
 8002760:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002762:	2300      	movs	r3, #0
 8002764:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002766:	2305      	movs	r3, #5
 8002768:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800276a:	f107 0314 	add.w	r3, r7, #20
 800276e:	4619      	mov	r1, r3
 8002770:	4805      	ldr	r0, [pc, #20]	; (8002788 <HAL_SPI_MspInit+0x8c>)
 8002772:	f000 faaf 	bl	8002cd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002776:	bf00      	nop
 8002778:	3728      	adds	r7, #40	; 0x28
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	40013000 	.word	0x40013000
 8002784:	40023800 	.word	0x40023800
 8002788:	40020000 	.word	0x40020000

0800278c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800279c:	d116      	bne.n	80027cc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800279e:	2300      	movs	r3, #0
 80027a0:	60fb      	str	r3, [r7, #12]
 80027a2:	4b1a      	ldr	r3, [pc, #104]	; (800280c <HAL_TIM_Base_MspInit+0x80>)
 80027a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a6:	4a19      	ldr	r2, [pc, #100]	; (800280c <HAL_TIM_Base_MspInit+0x80>)
 80027a8:	f043 0301 	orr.w	r3, r3, #1
 80027ac:	6413      	str	r3, [r2, #64]	; 0x40
 80027ae:	4b17      	ldr	r3, [pc, #92]	; (800280c <HAL_TIM_Base_MspInit+0x80>)
 80027b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	60fb      	str	r3, [r7, #12]
 80027b8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80027ba:	2200      	movs	r2, #0
 80027bc:	2100      	movs	r1, #0
 80027be:	201c      	movs	r0, #28
 80027c0:	f000 fa51 	bl	8002c66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80027c4:	201c      	movs	r0, #28
 80027c6:	f000 fa6a 	bl	8002c9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80027ca:	e01a      	b.n	8002802 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM5)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a0f      	ldr	r2, [pc, #60]	; (8002810 <HAL_TIM_Base_MspInit+0x84>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d115      	bne.n	8002802 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80027d6:	2300      	movs	r3, #0
 80027d8:	60bb      	str	r3, [r7, #8]
 80027da:	4b0c      	ldr	r3, [pc, #48]	; (800280c <HAL_TIM_Base_MspInit+0x80>)
 80027dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027de:	4a0b      	ldr	r2, [pc, #44]	; (800280c <HAL_TIM_Base_MspInit+0x80>)
 80027e0:	f043 0308 	orr.w	r3, r3, #8
 80027e4:	6413      	str	r3, [r2, #64]	; 0x40
 80027e6:	4b09      	ldr	r3, [pc, #36]	; (800280c <HAL_TIM_Base_MspInit+0x80>)
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ea:	f003 0308 	and.w	r3, r3, #8
 80027ee:	60bb      	str	r3, [r7, #8]
 80027f0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80027f2:	2200      	movs	r2, #0
 80027f4:	2100      	movs	r1, #0
 80027f6:	2032      	movs	r0, #50	; 0x32
 80027f8:	f000 fa35 	bl	8002c66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80027fc:	2032      	movs	r0, #50	; 0x32
 80027fe:	f000 fa4e 	bl	8002c9e <HAL_NVIC_EnableIRQ>
}
 8002802:	bf00      	nop
 8002804:	3710      	adds	r7, #16
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	40023800 	.word	0x40023800
 8002810:	40000c00 	.word	0x40000c00

08002814 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002818:	bf00      	nop
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr

08002822 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002822:	b480      	push	{r7}
 8002824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002826:	e7fe      	b.n	8002826 <HardFault_Handler+0x4>

08002828 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002828:	b480      	push	{r7}
 800282a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800282c:	e7fe      	b.n	800282c <MemManage_Handler+0x4>

0800282e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800282e:	b480      	push	{r7}
 8002830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002832:	e7fe      	b.n	8002832 <BusFault_Handler+0x4>

08002834 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002838:	e7fe      	b.n	8002838 <UsageFault_Handler+0x4>

0800283a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800283a:	b480      	push	{r7}
 800283c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800283e:	bf00      	nop
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr

08002848 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800284c:	bf00      	nop
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr

08002856 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002856:	b480      	push	{r7}
 8002858:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800285a:	bf00      	nop
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002868:	f000 f8e0 	bl	8002a2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800286c:	bf00      	nop
 800286e:	bd80      	pop	{r7, pc}

08002870 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002874:	4804      	ldr	r0, [pc, #16]	; (8002888 <TIM2_IRQHandler+0x18>)
 8002876:	f002 f9ca 	bl	8004c0e <HAL_TIM_IRQHandler>


	 // HAL_GPIO_TogglePin(LD4_GPIO_Port,LD4_Pin);


	  count++;
 800287a:	4b04      	ldr	r3, [pc, #16]	; (800288c <TIM2_IRQHandler+0x1c>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	3301      	adds	r3, #1
 8002880:	4a02      	ldr	r2, [pc, #8]	; (800288c <TIM2_IRQHandler+0x1c>)
 8002882:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIM2_IRQn 1 */
}
 8002884:	bf00      	nop
 8002886:	bd80      	pop	{r7, pc}
 8002888:	20000418 	.word	0x20000418
 800288c:	2000020c 	.word	0x2000020c

08002890 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002894:	4804      	ldr	r0, [pc, #16]	; (80028a8 <TIM5_IRQHandler+0x18>)
 8002896:	f002 f9ba 	bl	8004c0e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */
 //HAL_GPIO_TogglePin(LD5_GPIO_Port,LD5_Pin);
  count_us++;
 800289a:	4b04      	ldr	r3, [pc, #16]	; (80028ac <TIM5_IRQHandler+0x1c>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	3301      	adds	r3, #1
 80028a0:	4a02      	ldr	r2, [pc, #8]	; (80028ac <TIM5_IRQHandler+0x1c>)
 80028a2:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM5_IRQn 1 */
}
 80028a4:	bf00      	nop
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	200002f4 	.word	0x200002f4
 80028ac:	20000210 	.word	0x20000210

080028b0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80028b8:	4b11      	ldr	r3, [pc, #68]	; (8002900 <_sbrk+0x50>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d102      	bne.n	80028c6 <_sbrk+0x16>
		heap_end = &end;
 80028c0:	4b0f      	ldr	r3, [pc, #60]	; (8002900 <_sbrk+0x50>)
 80028c2:	4a10      	ldr	r2, [pc, #64]	; (8002904 <_sbrk+0x54>)
 80028c4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80028c6:	4b0e      	ldr	r3, [pc, #56]	; (8002900 <_sbrk+0x50>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80028cc:	4b0c      	ldr	r3, [pc, #48]	; (8002900 <_sbrk+0x50>)
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	4413      	add	r3, r2
 80028d4:	466a      	mov	r2, sp
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d907      	bls.n	80028ea <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80028da:	f002 fd53 	bl	8005384 <__errno>
 80028de:	4602      	mov	r2, r0
 80028e0:	230c      	movs	r3, #12
 80028e2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80028e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80028e8:	e006      	b.n	80028f8 <_sbrk+0x48>
	}

	heap_end += incr;
 80028ea:	4b05      	ldr	r3, [pc, #20]	; (8002900 <_sbrk+0x50>)
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4413      	add	r3, r2
 80028f2:	4a03      	ldr	r2, [pc, #12]	; (8002900 <_sbrk+0x50>)
 80028f4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80028f6:	68fb      	ldr	r3, [r7, #12]
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3710      	adds	r7, #16
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	20000238 	.word	0x20000238
 8002904:	20000460 	.word	0x20000460

08002908 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800290c:	4b08      	ldr	r3, [pc, #32]	; (8002930 <SystemInit+0x28>)
 800290e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002912:	4a07      	ldr	r2, [pc, #28]	; (8002930 <SystemInit+0x28>)
 8002914:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002918:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800291c:	4b04      	ldr	r3, [pc, #16]	; (8002930 <SystemInit+0x28>)
 800291e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002922:	609a      	str	r2, [r3, #8]
#endif
}
 8002924:	bf00      	nop
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	e000ed00 	.word	0xe000ed00

08002934 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002934:	f8df d034 	ldr.w	sp, [pc, #52]	; 800296c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002938:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800293a:	e003      	b.n	8002944 <LoopCopyDataInit>

0800293c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800293c:	4b0c      	ldr	r3, [pc, #48]	; (8002970 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800293e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002940:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002942:	3104      	adds	r1, #4

08002944 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002944:	480b      	ldr	r0, [pc, #44]	; (8002974 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002946:	4b0c      	ldr	r3, [pc, #48]	; (8002978 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002948:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800294a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800294c:	d3f6      	bcc.n	800293c <CopyDataInit>
  ldr  r2, =_sbss
 800294e:	4a0b      	ldr	r2, [pc, #44]	; (800297c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002950:	e002      	b.n	8002958 <LoopFillZerobss>

08002952 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002952:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002954:	f842 3b04 	str.w	r3, [r2], #4

08002958 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002958:	4b09      	ldr	r3, [pc, #36]	; (8002980 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800295a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800295c:	d3f9      	bcc.n	8002952 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800295e:	f7ff ffd3 	bl	8002908 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002962:	f002 fd15 	bl	8005390 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002966:	f7ff fa63 	bl	8001e30 <main>
  bx  lr    
 800296a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800296c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002970:	08009b94 	.word	0x08009b94
  ldr  r0, =_sdata
 8002974:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002978:	200001ec 	.word	0x200001ec
  ldr  r2, =_sbss
 800297c:	200001f0 	.word	0x200001f0
  ldr  r3, = _ebss
 8002980:	20000460 	.word	0x20000460

08002984 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002984:	e7fe      	b.n	8002984 <ADC_IRQHandler>
	...

08002988 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800298c:	4b0e      	ldr	r3, [pc, #56]	; (80029c8 <HAL_Init+0x40>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a0d      	ldr	r2, [pc, #52]	; (80029c8 <HAL_Init+0x40>)
 8002992:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002996:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002998:	4b0b      	ldr	r3, [pc, #44]	; (80029c8 <HAL_Init+0x40>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a0a      	ldr	r2, [pc, #40]	; (80029c8 <HAL_Init+0x40>)
 800299e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029a4:	4b08      	ldr	r3, [pc, #32]	; (80029c8 <HAL_Init+0x40>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a07      	ldr	r2, [pc, #28]	; (80029c8 <HAL_Init+0x40>)
 80029aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029b0:	2003      	movs	r0, #3
 80029b2:	f000 f94d 	bl	8002c50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029b6:	2000      	movs	r0, #0
 80029b8:	f000 f808 	bl	80029cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029bc:	f7ff fe2e 	bl	800261c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029c0:	2300      	movs	r3, #0
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	40023c00 	.word	0x40023c00

080029cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029d4:	4b12      	ldr	r3, [pc, #72]	; (8002a20 <HAL_InitTick+0x54>)
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	4b12      	ldr	r3, [pc, #72]	; (8002a24 <HAL_InitTick+0x58>)
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	4619      	mov	r1, r3
 80029de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80029e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80029ea:	4618      	mov	r0, r3
 80029ec:	f000 f965 	bl	8002cba <HAL_SYSTICK_Config>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d001      	beq.n	80029fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e00e      	b.n	8002a18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2b0f      	cmp	r3, #15
 80029fe:	d80a      	bhi.n	8002a16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a00:	2200      	movs	r2, #0
 8002a02:	6879      	ldr	r1, [r7, #4]
 8002a04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002a08:	f000 f92d 	bl	8002c66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a0c:	4a06      	ldr	r2, [pc, #24]	; (8002a28 <HAL_InitTick+0x5c>)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a12:	2300      	movs	r3, #0
 8002a14:	e000      	b.n	8002a18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3708      	adds	r7, #8
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	2000000c 	.word	0x2000000c
 8002a24:	20000014 	.word	0x20000014
 8002a28:	20000010 	.word	0x20000010

08002a2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a30:	4b06      	ldr	r3, [pc, #24]	; (8002a4c <HAL_IncTick+0x20>)
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	461a      	mov	r2, r3
 8002a36:	4b06      	ldr	r3, [pc, #24]	; (8002a50 <HAL_IncTick+0x24>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4413      	add	r3, r2
 8002a3c:	4a04      	ldr	r2, [pc, #16]	; (8002a50 <HAL_IncTick+0x24>)
 8002a3e:	6013      	str	r3, [r2, #0]
}
 8002a40:	bf00      	nop
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	20000014 	.word	0x20000014
 8002a50:	20000458 	.word	0x20000458

08002a54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a54:	b480      	push	{r7}
 8002a56:	af00      	add	r7, sp, #0
  return uwTick;
 8002a58:	4b03      	ldr	r3, [pc, #12]	; (8002a68 <HAL_GetTick+0x14>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop
 8002a68:	20000458 	.word	0x20000458

08002a6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a74:	f7ff ffee 	bl	8002a54 <HAL_GetTick>
 8002a78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a84:	d005      	beq.n	8002a92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a86:	4b09      	ldr	r3, [pc, #36]	; (8002aac <HAL_Delay+0x40>)
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	4413      	add	r3, r2
 8002a90:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a92:	bf00      	nop
 8002a94:	f7ff ffde 	bl	8002a54 <HAL_GetTick>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	68fa      	ldr	r2, [r7, #12]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d8f7      	bhi.n	8002a94 <HAL_Delay+0x28>
  {
  }
}
 8002aa4:	bf00      	nop
 8002aa6:	3710      	adds	r7, #16
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	20000014 	.word	0x20000014

08002ab0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b085      	sub	sp, #20
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f003 0307 	and.w	r3, r3, #7
 8002abe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ac0:	4b0c      	ldr	r3, [pc, #48]	; (8002af4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ac6:	68ba      	ldr	r2, [r7, #8]
 8002ac8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002acc:	4013      	ands	r3, r2
 8002ace:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ad8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002adc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ae0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ae2:	4a04      	ldr	r2, [pc, #16]	; (8002af4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	60d3      	str	r3, [r2, #12]
}
 8002ae8:	bf00      	nop
 8002aea:	3714      	adds	r7, #20
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr
 8002af4:	e000ed00 	.word	0xe000ed00

08002af8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002af8:	b480      	push	{r7}
 8002afa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002afc:	4b04      	ldr	r3, [pc, #16]	; (8002b10 <__NVIC_GetPriorityGrouping+0x18>)
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	0a1b      	lsrs	r3, r3, #8
 8002b02:	f003 0307 	and.w	r3, r3, #7
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr
 8002b10:	e000ed00 	.word	0xe000ed00

08002b14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	db0b      	blt.n	8002b3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b26:	79fb      	ldrb	r3, [r7, #7]
 8002b28:	f003 021f 	and.w	r2, r3, #31
 8002b2c:	4907      	ldr	r1, [pc, #28]	; (8002b4c <__NVIC_EnableIRQ+0x38>)
 8002b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b32:	095b      	lsrs	r3, r3, #5
 8002b34:	2001      	movs	r0, #1
 8002b36:	fa00 f202 	lsl.w	r2, r0, r2
 8002b3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b3e:	bf00      	nop
 8002b40:	370c      	adds	r7, #12
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop
 8002b4c:	e000e100 	.word	0xe000e100

08002b50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	4603      	mov	r3, r0
 8002b58:	6039      	str	r1, [r7, #0]
 8002b5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	db0a      	blt.n	8002b7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	b2da      	uxtb	r2, r3
 8002b68:	490c      	ldr	r1, [pc, #48]	; (8002b9c <__NVIC_SetPriority+0x4c>)
 8002b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b6e:	0112      	lsls	r2, r2, #4
 8002b70:	b2d2      	uxtb	r2, r2
 8002b72:	440b      	add	r3, r1
 8002b74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b78:	e00a      	b.n	8002b90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	b2da      	uxtb	r2, r3
 8002b7e:	4908      	ldr	r1, [pc, #32]	; (8002ba0 <__NVIC_SetPriority+0x50>)
 8002b80:	79fb      	ldrb	r3, [r7, #7]
 8002b82:	f003 030f 	and.w	r3, r3, #15
 8002b86:	3b04      	subs	r3, #4
 8002b88:	0112      	lsls	r2, r2, #4
 8002b8a:	b2d2      	uxtb	r2, r2
 8002b8c:	440b      	add	r3, r1
 8002b8e:	761a      	strb	r2, [r3, #24]
}
 8002b90:	bf00      	nop
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr
 8002b9c:	e000e100 	.word	0xe000e100
 8002ba0:	e000ed00 	.word	0xe000ed00

08002ba4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b089      	sub	sp, #36	; 0x24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f003 0307 	and.w	r3, r3, #7
 8002bb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	f1c3 0307 	rsb	r3, r3, #7
 8002bbe:	2b04      	cmp	r3, #4
 8002bc0:	bf28      	it	cs
 8002bc2:	2304      	movcs	r3, #4
 8002bc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	3304      	adds	r3, #4
 8002bca:	2b06      	cmp	r3, #6
 8002bcc:	d902      	bls.n	8002bd4 <NVIC_EncodePriority+0x30>
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	3b03      	subs	r3, #3
 8002bd2:	e000      	b.n	8002bd6 <NVIC_EncodePriority+0x32>
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bd8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	fa02 f303 	lsl.w	r3, r2, r3
 8002be2:	43da      	mvns	r2, r3
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	401a      	ands	r2, r3
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf6:	43d9      	mvns	r1, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bfc:	4313      	orrs	r3, r2
         );
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3724      	adds	r7, #36	; 0x24
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
	...

08002c0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	3b01      	subs	r3, #1
 8002c18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c1c:	d301      	bcc.n	8002c22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e00f      	b.n	8002c42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c22:	4a0a      	ldr	r2, [pc, #40]	; (8002c4c <SysTick_Config+0x40>)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	3b01      	subs	r3, #1
 8002c28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c2a:	210f      	movs	r1, #15
 8002c2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c30:	f7ff ff8e 	bl	8002b50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c34:	4b05      	ldr	r3, [pc, #20]	; (8002c4c <SysTick_Config+0x40>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c3a:	4b04      	ldr	r3, [pc, #16]	; (8002c4c <SysTick_Config+0x40>)
 8002c3c:	2207      	movs	r2, #7
 8002c3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3708      	adds	r7, #8
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	e000e010 	.word	0xe000e010

08002c50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f7ff ff29 	bl	8002ab0 <__NVIC_SetPriorityGrouping>
}
 8002c5e:	bf00      	nop
 8002c60:	3708      	adds	r7, #8
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c66:	b580      	push	{r7, lr}
 8002c68:	b086      	sub	sp, #24
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	60b9      	str	r1, [r7, #8]
 8002c70:	607a      	str	r2, [r7, #4]
 8002c72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c74:	2300      	movs	r3, #0
 8002c76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c78:	f7ff ff3e 	bl	8002af8 <__NVIC_GetPriorityGrouping>
 8002c7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	68b9      	ldr	r1, [r7, #8]
 8002c82:	6978      	ldr	r0, [r7, #20]
 8002c84:	f7ff ff8e 	bl	8002ba4 <NVIC_EncodePriority>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c8e:	4611      	mov	r1, r2
 8002c90:	4618      	mov	r0, r3
 8002c92:	f7ff ff5d 	bl	8002b50 <__NVIC_SetPriority>
}
 8002c96:	bf00      	nop
 8002c98:	3718      	adds	r7, #24
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b082      	sub	sp, #8
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ca8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cac:	4618      	mov	r0, r3
 8002cae:	f7ff ff31 	bl	8002b14 <__NVIC_EnableIRQ>
}
 8002cb2:	bf00      	nop
 8002cb4:	3708      	adds	r7, #8
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}

08002cba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cba:	b580      	push	{r7, lr}
 8002cbc:	b082      	sub	sp, #8
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f7ff ffa2 	bl	8002c0c <SysTick_Config>
 8002cc8:	4603      	mov	r3, r0
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3708      	adds	r7, #8
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
	...

08002cd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b089      	sub	sp, #36	; 0x24
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cea:	2300      	movs	r3, #0
 8002cec:	61fb      	str	r3, [r7, #28]
 8002cee:	e16b      	b.n	8002fc8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	697a      	ldr	r2, [r7, #20]
 8002d00:	4013      	ands	r3, r2
 8002d02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d04:	693a      	ldr	r2, [r7, #16]
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	f040 815a 	bne.w	8002fc2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d00b      	beq.n	8002d2e <HAL_GPIO_Init+0x5a>
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	2b02      	cmp	r3, #2
 8002d1c:	d007      	beq.n	8002d2e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d22:	2b11      	cmp	r3, #17
 8002d24:	d003      	beq.n	8002d2e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	2b12      	cmp	r3, #18
 8002d2c:	d130      	bne.n	8002d90 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	2203      	movs	r2, #3
 8002d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3e:	43db      	mvns	r3, r3
 8002d40:	69ba      	ldr	r2, [r7, #24]
 8002d42:	4013      	ands	r3, r2
 8002d44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	68da      	ldr	r2, [r3, #12]
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	005b      	lsls	r3, r3, #1
 8002d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d52:	69ba      	ldr	r2, [r7, #24]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	69ba      	ldr	r2, [r7, #24]
 8002d5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d64:	2201      	movs	r2, #1
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6c:	43db      	mvns	r3, r3
 8002d6e:	69ba      	ldr	r2, [r7, #24]
 8002d70:	4013      	ands	r3, r2
 8002d72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	091b      	lsrs	r3, r3, #4
 8002d7a:	f003 0201 	and.w	r2, r3, #1
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	fa02 f303 	lsl.w	r3, r2, r3
 8002d84:	69ba      	ldr	r2, [r7, #24]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	69ba      	ldr	r2, [r7, #24]
 8002d8e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d96:	69fb      	ldr	r3, [r7, #28]
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	2203      	movs	r2, #3
 8002d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002da0:	43db      	mvns	r3, r3
 8002da2:	69ba      	ldr	r2, [r7, #24]
 8002da4:	4013      	ands	r3, r2
 8002da6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	689a      	ldr	r2, [r3, #8]
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	005b      	lsls	r3, r3, #1
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	69ba      	ldr	r2, [r7, #24]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	2b02      	cmp	r3, #2
 8002dc6:	d003      	beq.n	8002dd0 <HAL_GPIO_Init+0xfc>
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	2b12      	cmp	r3, #18
 8002dce:	d123      	bne.n	8002e18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002dd0:	69fb      	ldr	r3, [r7, #28]
 8002dd2:	08da      	lsrs	r2, r3, #3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	3208      	adds	r2, #8
 8002dd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	f003 0307 	and.w	r3, r3, #7
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	220f      	movs	r2, #15
 8002de8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dec:	43db      	mvns	r3, r3
 8002dee:	69ba      	ldr	r2, [r7, #24]
 8002df0:	4013      	ands	r3, r2
 8002df2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	691a      	ldr	r2, [r3, #16]
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	f003 0307 	and.w	r3, r3, #7
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	fa02 f303 	lsl.w	r3, r2, r3
 8002e04:	69ba      	ldr	r2, [r7, #24]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	08da      	lsrs	r2, r3, #3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	3208      	adds	r2, #8
 8002e12:	69b9      	ldr	r1, [r7, #24]
 8002e14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	005b      	lsls	r3, r3, #1
 8002e22:	2203      	movs	r2, #3
 8002e24:	fa02 f303 	lsl.w	r3, r2, r3
 8002e28:	43db      	mvns	r3, r3
 8002e2a:	69ba      	ldr	r2, [r7, #24]
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	f003 0203 	and.w	r2, r3, #3
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	005b      	lsls	r3, r3, #1
 8002e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e40:	69ba      	ldr	r2, [r7, #24]
 8002e42:	4313      	orrs	r3, r2
 8002e44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	f000 80b4 	beq.w	8002fc2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	60fb      	str	r3, [r7, #12]
 8002e5e:	4b5f      	ldr	r3, [pc, #380]	; (8002fdc <HAL_GPIO_Init+0x308>)
 8002e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e62:	4a5e      	ldr	r2, [pc, #376]	; (8002fdc <HAL_GPIO_Init+0x308>)
 8002e64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e68:	6453      	str	r3, [r2, #68]	; 0x44
 8002e6a:	4b5c      	ldr	r3, [pc, #368]	; (8002fdc <HAL_GPIO_Init+0x308>)
 8002e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e72:	60fb      	str	r3, [r7, #12]
 8002e74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e76:	4a5a      	ldr	r2, [pc, #360]	; (8002fe0 <HAL_GPIO_Init+0x30c>)
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	089b      	lsrs	r3, r3, #2
 8002e7c:	3302      	adds	r3, #2
 8002e7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	f003 0303 	and.w	r3, r3, #3
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	220f      	movs	r2, #15
 8002e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e92:	43db      	mvns	r3, r3
 8002e94:	69ba      	ldr	r2, [r7, #24]
 8002e96:	4013      	ands	r3, r2
 8002e98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4a51      	ldr	r2, [pc, #324]	; (8002fe4 <HAL_GPIO_Init+0x310>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d02b      	beq.n	8002efa <HAL_GPIO_Init+0x226>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4a50      	ldr	r2, [pc, #320]	; (8002fe8 <HAL_GPIO_Init+0x314>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d025      	beq.n	8002ef6 <HAL_GPIO_Init+0x222>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4a4f      	ldr	r2, [pc, #316]	; (8002fec <HAL_GPIO_Init+0x318>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d01f      	beq.n	8002ef2 <HAL_GPIO_Init+0x21e>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4a4e      	ldr	r2, [pc, #312]	; (8002ff0 <HAL_GPIO_Init+0x31c>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d019      	beq.n	8002eee <HAL_GPIO_Init+0x21a>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4a4d      	ldr	r2, [pc, #308]	; (8002ff4 <HAL_GPIO_Init+0x320>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d013      	beq.n	8002eea <HAL_GPIO_Init+0x216>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4a4c      	ldr	r2, [pc, #304]	; (8002ff8 <HAL_GPIO_Init+0x324>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d00d      	beq.n	8002ee6 <HAL_GPIO_Init+0x212>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	4a4b      	ldr	r2, [pc, #300]	; (8002ffc <HAL_GPIO_Init+0x328>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d007      	beq.n	8002ee2 <HAL_GPIO_Init+0x20e>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a4a      	ldr	r2, [pc, #296]	; (8003000 <HAL_GPIO_Init+0x32c>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d101      	bne.n	8002ede <HAL_GPIO_Init+0x20a>
 8002eda:	2307      	movs	r3, #7
 8002edc:	e00e      	b.n	8002efc <HAL_GPIO_Init+0x228>
 8002ede:	2308      	movs	r3, #8
 8002ee0:	e00c      	b.n	8002efc <HAL_GPIO_Init+0x228>
 8002ee2:	2306      	movs	r3, #6
 8002ee4:	e00a      	b.n	8002efc <HAL_GPIO_Init+0x228>
 8002ee6:	2305      	movs	r3, #5
 8002ee8:	e008      	b.n	8002efc <HAL_GPIO_Init+0x228>
 8002eea:	2304      	movs	r3, #4
 8002eec:	e006      	b.n	8002efc <HAL_GPIO_Init+0x228>
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e004      	b.n	8002efc <HAL_GPIO_Init+0x228>
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	e002      	b.n	8002efc <HAL_GPIO_Init+0x228>
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e000      	b.n	8002efc <HAL_GPIO_Init+0x228>
 8002efa:	2300      	movs	r3, #0
 8002efc:	69fa      	ldr	r2, [r7, #28]
 8002efe:	f002 0203 	and.w	r2, r2, #3
 8002f02:	0092      	lsls	r2, r2, #2
 8002f04:	4093      	lsls	r3, r2
 8002f06:	69ba      	ldr	r2, [r7, #24]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f0c:	4934      	ldr	r1, [pc, #208]	; (8002fe0 <HAL_GPIO_Init+0x30c>)
 8002f0e:	69fb      	ldr	r3, [r7, #28]
 8002f10:	089b      	lsrs	r3, r3, #2
 8002f12:	3302      	adds	r3, #2
 8002f14:	69ba      	ldr	r2, [r7, #24]
 8002f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f1a:	4b3a      	ldr	r3, [pc, #232]	; (8003004 <HAL_GPIO_Init+0x330>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	43db      	mvns	r3, r3
 8002f24:	69ba      	ldr	r2, [r7, #24]
 8002f26:	4013      	ands	r3, r2
 8002f28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d003      	beq.n	8002f3e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002f36:	69ba      	ldr	r2, [r7, #24]
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f3e:	4a31      	ldr	r2, [pc, #196]	; (8003004 <HAL_GPIO_Init+0x330>)
 8002f40:	69bb      	ldr	r3, [r7, #24]
 8002f42:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002f44:	4b2f      	ldr	r3, [pc, #188]	; (8003004 <HAL_GPIO_Init+0x330>)
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	43db      	mvns	r3, r3
 8002f4e:	69ba      	ldr	r2, [r7, #24]
 8002f50:	4013      	ands	r3, r2
 8002f52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d003      	beq.n	8002f68 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002f60:	69ba      	ldr	r2, [r7, #24]
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f68:	4a26      	ldr	r2, [pc, #152]	; (8003004 <HAL_GPIO_Init+0x330>)
 8002f6a:	69bb      	ldr	r3, [r7, #24]
 8002f6c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f6e:	4b25      	ldr	r3, [pc, #148]	; (8003004 <HAL_GPIO_Init+0x330>)
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	43db      	mvns	r3, r3
 8002f78:	69ba      	ldr	r2, [r7, #24]
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d003      	beq.n	8002f92 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002f8a:	69ba      	ldr	r2, [r7, #24]
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f92:	4a1c      	ldr	r2, [pc, #112]	; (8003004 <HAL_GPIO_Init+0x330>)
 8002f94:	69bb      	ldr	r3, [r7, #24]
 8002f96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f98:	4b1a      	ldr	r3, [pc, #104]	; (8003004 <HAL_GPIO_Init+0x330>)
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	43db      	mvns	r3, r3
 8002fa2:	69ba      	ldr	r2, [r7, #24]
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d003      	beq.n	8002fbc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002fb4:	69ba      	ldr	r2, [r7, #24]
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002fbc:	4a11      	ldr	r2, [pc, #68]	; (8003004 <HAL_GPIO_Init+0x330>)
 8002fbe:	69bb      	ldr	r3, [r7, #24]
 8002fc0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	61fb      	str	r3, [r7, #28]
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	2b0f      	cmp	r3, #15
 8002fcc:	f67f ae90 	bls.w	8002cf0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002fd0:	bf00      	nop
 8002fd2:	3724      	adds	r7, #36	; 0x24
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr
 8002fdc:	40023800 	.word	0x40023800
 8002fe0:	40013800 	.word	0x40013800
 8002fe4:	40020000 	.word	0x40020000
 8002fe8:	40020400 	.word	0x40020400
 8002fec:	40020800 	.word	0x40020800
 8002ff0:	40020c00 	.word	0x40020c00
 8002ff4:	40021000 	.word	0x40021000
 8002ff8:	40021400 	.word	0x40021400
 8002ffc:	40021800 	.word	0x40021800
 8003000:	40021c00 	.word	0x40021c00
 8003004:	40013c00 	.word	0x40013c00

08003008 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003008:	b480      	push	{r7}
 800300a:	b085      	sub	sp, #20
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	460b      	mov	r3, r1
 8003012:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	691a      	ldr	r2, [r3, #16]
 8003018:	887b      	ldrh	r3, [r7, #2]
 800301a:	4013      	ands	r3, r2
 800301c:	2b00      	cmp	r3, #0
 800301e:	d002      	beq.n	8003026 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003020:	2301      	movs	r3, #1
 8003022:	73fb      	strb	r3, [r7, #15]
 8003024:	e001      	b.n	800302a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003026:	2300      	movs	r3, #0
 8003028:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800302a:	7bfb      	ldrb	r3, [r7, #15]
}
 800302c:	4618      	mov	r0, r3
 800302e:	3714      	adds	r7, #20
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr

08003038 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	460b      	mov	r3, r1
 8003042:	807b      	strh	r3, [r7, #2]
 8003044:	4613      	mov	r3, r2
 8003046:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003048:	787b      	ldrb	r3, [r7, #1]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d003      	beq.n	8003056 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800304e:	887a      	ldrh	r2, [r7, #2]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003054:	e003      	b.n	800305e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003056:	887b      	ldrh	r3, [r7, #2]
 8003058:	041a      	lsls	r2, r3, #16
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	619a      	str	r2, [r3, #24]
}
 800305e:	bf00      	nop
 8003060:	370c      	adds	r7, #12
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr

0800306a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800306a:	b480      	push	{r7}
 800306c:	b083      	sub	sp, #12
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
 8003072:	460b      	mov	r3, r1
 8003074:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	695a      	ldr	r2, [r3, #20]
 800307a:	887b      	ldrh	r3, [r7, #2]
 800307c:	401a      	ands	r2, r3
 800307e:	887b      	ldrh	r3, [r7, #2]
 8003080:	429a      	cmp	r2, r3
 8003082:	d104      	bne.n	800308e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003084:	887b      	ldrh	r3, [r7, #2]
 8003086:	041a      	lsls	r2, r3, #16
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 800308c:	e002      	b.n	8003094 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800308e:	887a      	ldrh	r2, [r7, #2]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	619a      	str	r2, [r3, #24]
}
 8003094:	bf00      	nop
 8003096:	370c      	adds	r7, #12
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr

080030a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d101      	bne.n	80030b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e11f      	b.n	80032f2 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d106      	bne.n	80030cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f7ff fad0 	bl	800266c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2224      	movs	r2, #36	; 0x24
 80030d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f022 0201 	bic.w	r2, r2, #1
 80030e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003102:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003104:	f001 fcbc 	bl	8004a80 <HAL_RCC_GetPCLK1Freq>
 8003108:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	4a7b      	ldr	r2, [pc, #492]	; (80032fc <HAL_I2C_Init+0x25c>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d807      	bhi.n	8003124 <HAL_I2C_Init+0x84>
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	4a7a      	ldr	r2, [pc, #488]	; (8003300 <HAL_I2C_Init+0x260>)
 8003118:	4293      	cmp	r3, r2
 800311a:	bf94      	ite	ls
 800311c:	2301      	movls	r3, #1
 800311e:	2300      	movhi	r3, #0
 8003120:	b2db      	uxtb	r3, r3
 8003122:	e006      	b.n	8003132 <HAL_I2C_Init+0x92>
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	4a77      	ldr	r2, [pc, #476]	; (8003304 <HAL_I2C_Init+0x264>)
 8003128:	4293      	cmp	r3, r2
 800312a:	bf94      	ite	ls
 800312c:	2301      	movls	r3, #1
 800312e:	2300      	movhi	r3, #0
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e0db      	b.n	80032f2 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	4a72      	ldr	r2, [pc, #456]	; (8003308 <HAL_I2C_Init+0x268>)
 800313e:	fba2 2303 	umull	r2, r3, r2, r3
 8003142:	0c9b      	lsrs	r3, r3, #18
 8003144:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	68ba      	ldr	r2, [r7, #8]
 8003156:	430a      	orrs	r2, r1
 8003158:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	6a1b      	ldr	r3, [r3, #32]
 8003160:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	4a64      	ldr	r2, [pc, #400]	; (80032fc <HAL_I2C_Init+0x25c>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d802      	bhi.n	8003174 <HAL_I2C_Init+0xd4>
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	3301      	adds	r3, #1
 8003172:	e009      	b.n	8003188 <HAL_I2C_Init+0xe8>
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800317a:	fb02 f303 	mul.w	r3, r2, r3
 800317e:	4a63      	ldr	r2, [pc, #396]	; (800330c <HAL_I2C_Init+0x26c>)
 8003180:	fba2 2303 	umull	r2, r3, r2, r3
 8003184:	099b      	lsrs	r3, r3, #6
 8003186:	3301      	adds	r3, #1
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	6812      	ldr	r2, [r2, #0]
 800318c:	430b      	orrs	r3, r1
 800318e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	69db      	ldr	r3, [r3, #28]
 8003196:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800319a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	4956      	ldr	r1, [pc, #344]	; (80032fc <HAL_I2C_Init+0x25c>)
 80031a4:	428b      	cmp	r3, r1
 80031a6:	d80d      	bhi.n	80031c4 <HAL_I2C_Init+0x124>
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	1e59      	subs	r1, r3, #1
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	005b      	lsls	r3, r3, #1
 80031b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80031b6:	3301      	adds	r3, #1
 80031b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031bc:	2b04      	cmp	r3, #4
 80031be:	bf38      	it	cc
 80031c0:	2304      	movcc	r3, #4
 80031c2:	e04f      	b.n	8003264 <HAL_I2C_Init+0x1c4>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d111      	bne.n	80031f0 <HAL_I2C_Init+0x150>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	1e58      	subs	r0, r3, #1
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6859      	ldr	r1, [r3, #4]
 80031d4:	460b      	mov	r3, r1
 80031d6:	005b      	lsls	r3, r3, #1
 80031d8:	440b      	add	r3, r1
 80031da:	fbb0 f3f3 	udiv	r3, r0, r3
 80031de:	3301      	adds	r3, #1
 80031e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	bf0c      	ite	eq
 80031e8:	2301      	moveq	r3, #1
 80031ea:	2300      	movne	r3, #0
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	e012      	b.n	8003216 <HAL_I2C_Init+0x176>
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	1e58      	subs	r0, r3, #1
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6859      	ldr	r1, [r3, #4]
 80031f8:	460b      	mov	r3, r1
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	440b      	add	r3, r1
 80031fe:	0099      	lsls	r1, r3, #2
 8003200:	440b      	add	r3, r1
 8003202:	fbb0 f3f3 	udiv	r3, r0, r3
 8003206:	3301      	adds	r3, #1
 8003208:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800320c:	2b00      	cmp	r3, #0
 800320e:	bf0c      	ite	eq
 8003210:	2301      	moveq	r3, #1
 8003212:	2300      	movne	r3, #0
 8003214:	b2db      	uxtb	r3, r3
 8003216:	2b00      	cmp	r3, #0
 8003218:	d001      	beq.n	800321e <HAL_I2C_Init+0x17e>
 800321a:	2301      	movs	r3, #1
 800321c:	e022      	b.n	8003264 <HAL_I2C_Init+0x1c4>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d10e      	bne.n	8003244 <HAL_I2C_Init+0x1a4>
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	1e58      	subs	r0, r3, #1
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6859      	ldr	r1, [r3, #4]
 800322e:	460b      	mov	r3, r1
 8003230:	005b      	lsls	r3, r3, #1
 8003232:	440b      	add	r3, r1
 8003234:	fbb0 f3f3 	udiv	r3, r0, r3
 8003238:	3301      	adds	r3, #1
 800323a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800323e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003242:	e00f      	b.n	8003264 <HAL_I2C_Init+0x1c4>
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	1e58      	subs	r0, r3, #1
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6859      	ldr	r1, [r3, #4]
 800324c:	460b      	mov	r3, r1
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	440b      	add	r3, r1
 8003252:	0099      	lsls	r1, r3, #2
 8003254:	440b      	add	r3, r1
 8003256:	fbb0 f3f3 	udiv	r3, r0, r3
 800325a:	3301      	adds	r3, #1
 800325c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003260:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003264:	6879      	ldr	r1, [r7, #4]
 8003266:	6809      	ldr	r1, [r1, #0]
 8003268:	4313      	orrs	r3, r2
 800326a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	69da      	ldr	r2, [r3, #28]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6a1b      	ldr	r3, [r3, #32]
 800327e:	431a      	orrs	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	430a      	orrs	r2, r1
 8003286:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003292:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	6911      	ldr	r1, [r2, #16]
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	68d2      	ldr	r2, [r2, #12]
 800329e:	4311      	orrs	r1, r2
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	6812      	ldr	r2, [r2, #0]
 80032a4:	430b      	orrs	r3, r1
 80032a6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	695a      	ldr	r2, [r3, #20]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	699b      	ldr	r3, [r3, #24]
 80032ba:	431a      	orrs	r2, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	430a      	orrs	r2, r1
 80032c2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f042 0201 	orr.w	r2, r2, #1
 80032d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2220      	movs	r2, #32
 80032de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2200      	movs	r2, #0
 80032e6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80032f0:	2300      	movs	r3, #0
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3710      	adds	r7, #16
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	000186a0 	.word	0x000186a0
 8003300:	001e847f 	.word	0x001e847f
 8003304:	003d08ff 	.word	0x003d08ff
 8003308:	431bde83 	.word	0x431bde83
 800330c:	10624dd3 	.word	0x10624dd3

08003310 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b088      	sub	sp, #32
 8003314:	af02      	add	r7, sp, #8
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	607a      	str	r2, [r7, #4]
 800331a:	461a      	mov	r2, r3
 800331c:	460b      	mov	r3, r1
 800331e:	817b      	strh	r3, [r7, #10]
 8003320:	4613      	mov	r3, r2
 8003322:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003324:	f7ff fb96 	bl	8002a54 <HAL_GetTick>
 8003328:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003330:	b2db      	uxtb	r3, r3
 8003332:	2b20      	cmp	r3, #32
 8003334:	f040 80e0 	bne.w	80034f8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	9300      	str	r3, [sp, #0]
 800333c:	2319      	movs	r3, #25
 800333e:	2201      	movs	r2, #1
 8003340:	4970      	ldr	r1, [pc, #448]	; (8003504 <HAL_I2C_Master_Transmit+0x1f4>)
 8003342:	68f8      	ldr	r0, [r7, #12]
 8003344:	f000 fd84 	bl	8003e50 <I2C_WaitOnFlagUntilTimeout>
 8003348:	4603      	mov	r3, r0
 800334a:	2b00      	cmp	r3, #0
 800334c:	d001      	beq.n	8003352 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800334e:	2302      	movs	r3, #2
 8003350:	e0d3      	b.n	80034fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003358:	2b01      	cmp	r3, #1
 800335a:	d101      	bne.n	8003360 <HAL_I2C_Master_Transmit+0x50>
 800335c:	2302      	movs	r3, #2
 800335e:	e0cc      	b.n	80034fa <HAL_I2C_Master_Transmit+0x1ea>
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	2b01      	cmp	r3, #1
 8003374:	d007      	beq.n	8003386 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f042 0201 	orr.w	r2, r2, #1
 8003384:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003394:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2221      	movs	r2, #33	; 0x21
 800339a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2210      	movs	r2, #16
 80033a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2200      	movs	r2, #0
 80033aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	893a      	ldrh	r2, [r7, #8]
 80033b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033bc:	b29a      	uxth	r2, r3
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	4a50      	ldr	r2, [pc, #320]	; (8003508 <HAL_I2C_Master_Transmit+0x1f8>)
 80033c6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80033c8:	8979      	ldrh	r1, [r7, #10]
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	6a3a      	ldr	r2, [r7, #32]
 80033ce:	68f8      	ldr	r0, [r7, #12]
 80033d0:	f000 fbf0 	bl	8003bb4 <I2C_MasterRequestWrite>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d001      	beq.n	80033de <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e08d      	b.n	80034fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033de:	2300      	movs	r3, #0
 80033e0:	613b      	str	r3, [r7, #16]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	695b      	ldr	r3, [r3, #20]
 80033e8:	613b      	str	r3, [r7, #16]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	699b      	ldr	r3, [r3, #24]
 80033f0:	613b      	str	r3, [r7, #16]
 80033f2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80033f4:	e066      	b.n	80034c4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033f6:	697a      	ldr	r2, [r7, #20]
 80033f8:	6a39      	ldr	r1, [r7, #32]
 80033fa:	68f8      	ldr	r0, [r7, #12]
 80033fc:	f000 fdfe 	bl	8003ffc <I2C_WaitOnTXEFlagUntilTimeout>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d00d      	beq.n	8003422 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340a:	2b04      	cmp	r3, #4
 800340c:	d107      	bne.n	800341e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800341c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e06b      	b.n	80034fa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003426:	781a      	ldrb	r2, [r3, #0]
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003432:	1c5a      	adds	r2, r3, #1
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800343c:	b29b      	uxth	r3, r3
 800343e:	3b01      	subs	r3, #1
 8003440:	b29a      	uxth	r2, r3
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800344a:	3b01      	subs	r3, #1
 800344c:	b29a      	uxth	r2, r3
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	695b      	ldr	r3, [r3, #20]
 8003458:	f003 0304 	and.w	r3, r3, #4
 800345c:	2b04      	cmp	r3, #4
 800345e:	d11b      	bne.n	8003498 <HAL_I2C_Master_Transmit+0x188>
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003464:	2b00      	cmp	r3, #0
 8003466:	d017      	beq.n	8003498 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346c:	781a      	ldrb	r2, [r3, #0]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003478:	1c5a      	adds	r2, r3, #1
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003482:	b29b      	uxth	r3, r3
 8003484:	3b01      	subs	r3, #1
 8003486:	b29a      	uxth	r2, r3
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003490:	3b01      	subs	r3, #1
 8003492:	b29a      	uxth	r2, r3
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003498:	697a      	ldr	r2, [r7, #20]
 800349a:	6a39      	ldr	r1, [r7, #32]
 800349c:	68f8      	ldr	r0, [r7, #12]
 800349e:	f000 fdee 	bl	800407e <I2C_WaitOnBTFFlagUntilTimeout>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d00d      	beq.n	80034c4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ac:	2b04      	cmp	r3, #4
 80034ae:	d107      	bne.n	80034c0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034be:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e01a      	b.n	80034fa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d194      	bne.n	80033f6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2220      	movs	r2, #32
 80034e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2200      	movs	r2, #0
 80034e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80034f4:	2300      	movs	r3, #0
 80034f6:	e000      	b.n	80034fa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80034f8:	2302      	movs	r3, #2
  }
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3718      	adds	r7, #24
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	00100002 	.word	0x00100002
 8003508:	ffff0000 	.word	0xffff0000

0800350c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b08c      	sub	sp, #48	; 0x30
 8003510:	af02      	add	r7, sp, #8
 8003512:	60f8      	str	r0, [r7, #12]
 8003514:	607a      	str	r2, [r7, #4]
 8003516:	461a      	mov	r2, r3
 8003518:	460b      	mov	r3, r1
 800351a:	817b      	strh	r3, [r7, #10]
 800351c:	4613      	mov	r3, r2
 800351e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003520:	f7ff fa98 	bl	8002a54 <HAL_GetTick>
 8003524:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800352c:	b2db      	uxtb	r3, r3
 800352e:	2b20      	cmp	r3, #32
 8003530:	f040 820b 	bne.w	800394a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003536:	9300      	str	r3, [sp, #0]
 8003538:	2319      	movs	r3, #25
 800353a:	2201      	movs	r2, #1
 800353c:	497c      	ldr	r1, [pc, #496]	; (8003730 <HAL_I2C_Master_Receive+0x224>)
 800353e:	68f8      	ldr	r0, [r7, #12]
 8003540:	f000 fc86 	bl	8003e50 <I2C_WaitOnFlagUntilTimeout>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d001      	beq.n	800354e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800354a:	2302      	movs	r3, #2
 800354c:	e1fe      	b.n	800394c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003554:	2b01      	cmp	r3, #1
 8003556:	d101      	bne.n	800355c <HAL_I2C_Master_Receive+0x50>
 8003558:	2302      	movs	r3, #2
 800355a:	e1f7      	b.n	800394c <HAL_I2C_Master_Receive+0x440>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	2b01      	cmp	r3, #1
 8003570:	d007      	beq.n	8003582 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f042 0201 	orr.w	r2, r2, #1
 8003580:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003590:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2222      	movs	r2, #34	; 0x22
 8003596:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2210      	movs	r2, #16
 800359e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2200      	movs	r2, #0
 80035a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	893a      	ldrh	r2, [r7, #8]
 80035b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035b8:	b29a      	uxth	r2, r3
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	4a5c      	ldr	r2, [pc, #368]	; (8003734 <HAL_I2C_Master_Receive+0x228>)
 80035c2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80035c4:	8979      	ldrh	r1, [r7, #10]
 80035c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035ca:	68f8      	ldr	r0, [r7, #12]
 80035cc:	f000 fb74 	bl	8003cb8 <I2C_MasterRequestRead>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e1b8      	b.n	800394c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d113      	bne.n	800360a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035e2:	2300      	movs	r3, #0
 80035e4:	623b      	str	r3, [r7, #32]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	695b      	ldr	r3, [r3, #20]
 80035ec:	623b      	str	r3, [r7, #32]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	699b      	ldr	r3, [r3, #24]
 80035f4:	623b      	str	r3, [r7, #32]
 80035f6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003606:	601a      	str	r2, [r3, #0]
 8003608:	e18c      	b.n	8003924 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800360e:	2b01      	cmp	r3, #1
 8003610:	d11b      	bne.n	800364a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003620:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003622:	2300      	movs	r3, #0
 8003624:	61fb      	str	r3, [r7, #28]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	695b      	ldr	r3, [r3, #20]
 800362c:	61fb      	str	r3, [r7, #28]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	699b      	ldr	r3, [r3, #24]
 8003634:	61fb      	str	r3, [r7, #28]
 8003636:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003646:	601a      	str	r2, [r3, #0]
 8003648:	e16c      	b.n	8003924 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800364e:	2b02      	cmp	r3, #2
 8003650:	d11b      	bne.n	800368a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003660:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003670:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003672:	2300      	movs	r3, #0
 8003674:	61bb      	str	r3, [r7, #24]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	695b      	ldr	r3, [r3, #20]
 800367c:	61bb      	str	r3, [r7, #24]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	699b      	ldr	r3, [r3, #24]
 8003684:	61bb      	str	r3, [r7, #24]
 8003686:	69bb      	ldr	r3, [r7, #24]
 8003688:	e14c      	b.n	8003924 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003698:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800369a:	2300      	movs	r3, #0
 800369c:	617b      	str	r3, [r7, #20]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	695b      	ldr	r3, [r3, #20]
 80036a4:	617b      	str	r3, [r7, #20]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	699b      	ldr	r3, [r3, #24]
 80036ac:	617b      	str	r3, [r7, #20]
 80036ae:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80036b0:	e138      	b.n	8003924 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036b6:	2b03      	cmp	r3, #3
 80036b8:	f200 80f1 	bhi.w	800389e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d123      	bne.n	800370c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80036c8:	68f8      	ldr	r0, [r7, #12]
 80036ca:	f000 fd19 	bl	8004100 <I2C_WaitOnRXNEFlagUntilTimeout>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d001      	beq.n	80036d8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e139      	b.n	800394c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	691a      	ldr	r2, [r3, #16]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e2:	b2d2      	uxtb	r2, r2
 80036e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ea:	1c5a      	adds	r2, r3, #1
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036f4:	3b01      	subs	r3, #1
 80036f6:	b29a      	uxth	r2, r3
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003700:	b29b      	uxth	r3, r3
 8003702:	3b01      	subs	r3, #1
 8003704:	b29a      	uxth	r2, r3
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	855a      	strh	r2, [r3, #42]	; 0x2a
 800370a:	e10b      	b.n	8003924 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003710:	2b02      	cmp	r3, #2
 8003712:	d14e      	bne.n	80037b2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003716:	9300      	str	r3, [sp, #0]
 8003718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800371a:	2200      	movs	r2, #0
 800371c:	4906      	ldr	r1, [pc, #24]	; (8003738 <HAL_I2C_Master_Receive+0x22c>)
 800371e:	68f8      	ldr	r0, [r7, #12]
 8003720:	f000 fb96 	bl	8003e50 <I2C_WaitOnFlagUntilTimeout>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d008      	beq.n	800373c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e10e      	b.n	800394c <HAL_I2C_Master_Receive+0x440>
 800372e:	bf00      	nop
 8003730:	00100002 	.word	0x00100002
 8003734:	ffff0000 	.word	0xffff0000
 8003738:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800374a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	691a      	ldr	r2, [r3, #16]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003756:	b2d2      	uxtb	r2, r2
 8003758:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375e:	1c5a      	adds	r2, r3, #1
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003768:	3b01      	subs	r3, #1
 800376a:	b29a      	uxth	r2, r3
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003774:	b29b      	uxth	r3, r3
 8003776:	3b01      	subs	r3, #1
 8003778:	b29a      	uxth	r2, r3
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	691a      	ldr	r2, [r3, #16]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003788:	b2d2      	uxtb	r2, r2
 800378a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003790:	1c5a      	adds	r2, r3, #1
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800379a:	3b01      	subs	r3, #1
 800379c:	b29a      	uxth	r2, r3
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	3b01      	subs	r3, #1
 80037aa:	b29a      	uxth	r2, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 80037b0:	e0b8      	b.n	8003924 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80037b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b4:	9300      	str	r3, [sp, #0]
 80037b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037b8:	2200      	movs	r2, #0
 80037ba:	4966      	ldr	r1, [pc, #408]	; (8003954 <HAL_I2C_Master_Receive+0x448>)
 80037bc:	68f8      	ldr	r0, [r7, #12]
 80037be:	f000 fb47 	bl	8003e50 <I2C_WaitOnFlagUntilTimeout>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d001      	beq.n	80037cc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e0bf      	b.n	800394c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	691a      	ldr	r2, [r3, #16]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e6:	b2d2      	uxtb	r2, r2
 80037e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ee:	1c5a      	adds	r2, r3, #1
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037f8:	3b01      	subs	r3, #1
 80037fa:	b29a      	uxth	r2, r3
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003804:	b29b      	uxth	r3, r3
 8003806:	3b01      	subs	r3, #1
 8003808:	b29a      	uxth	r2, r3
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800380e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003810:	9300      	str	r3, [sp, #0]
 8003812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003814:	2200      	movs	r2, #0
 8003816:	494f      	ldr	r1, [pc, #316]	; (8003954 <HAL_I2C_Master_Receive+0x448>)
 8003818:	68f8      	ldr	r0, [r7, #12]
 800381a:	f000 fb19 	bl	8003e50 <I2C_WaitOnFlagUntilTimeout>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d001      	beq.n	8003828 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e091      	b.n	800394c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003836:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	691a      	ldr	r2, [r3, #16]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003842:	b2d2      	uxtb	r2, r2
 8003844:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384a:	1c5a      	adds	r2, r3, #1
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003854:	3b01      	subs	r3, #1
 8003856:	b29a      	uxth	r2, r3
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003860:	b29b      	uxth	r3, r3
 8003862:	3b01      	subs	r3, #1
 8003864:	b29a      	uxth	r2, r3
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	691a      	ldr	r2, [r3, #16]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003874:	b2d2      	uxtb	r2, r2
 8003876:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387c:	1c5a      	adds	r2, r3, #1
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003886:	3b01      	subs	r3, #1
 8003888:	b29a      	uxth	r2, r3
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003892:	b29b      	uxth	r3, r3
 8003894:	3b01      	subs	r3, #1
 8003896:	b29a      	uxth	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800389c:	e042      	b.n	8003924 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800389e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80038a2:	68f8      	ldr	r0, [r7, #12]
 80038a4:	f000 fc2c 	bl	8004100 <I2C_WaitOnRXNEFlagUntilTimeout>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d001      	beq.n	80038b2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e04c      	b.n	800394c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	691a      	ldr	r2, [r3, #16]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038bc:	b2d2      	uxtb	r2, r2
 80038be:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c4:	1c5a      	adds	r2, r3, #1
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ce:	3b01      	subs	r3, #1
 80038d0:	b29a      	uxth	r2, r3
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038da:	b29b      	uxth	r3, r3
 80038dc:	3b01      	subs	r3, #1
 80038de:	b29a      	uxth	r2, r3
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	695b      	ldr	r3, [r3, #20]
 80038ea:	f003 0304 	and.w	r3, r3, #4
 80038ee:	2b04      	cmp	r3, #4
 80038f0:	d118      	bne.n	8003924 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	691a      	ldr	r2, [r3, #16]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038fc:	b2d2      	uxtb	r2, r2
 80038fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003904:	1c5a      	adds	r2, r3, #1
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800390e:	3b01      	subs	r3, #1
 8003910:	b29a      	uxth	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800391a:	b29b      	uxth	r3, r3
 800391c:	3b01      	subs	r3, #1
 800391e:	b29a      	uxth	r2, r3
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003928:	2b00      	cmp	r3, #0
 800392a:	f47f aec2 	bne.w	80036b2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2220      	movs	r2, #32
 8003932:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003946:	2300      	movs	r3, #0
 8003948:	e000      	b.n	800394c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800394a:	2302      	movs	r3, #2
  }
}
 800394c:	4618      	mov	r0, r3
 800394e:	3728      	adds	r7, #40	; 0x28
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	00010004 	.word	0x00010004

08003958 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b08a      	sub	sp, #40	; 0x28
 800395c:	af02      	add	r7, sp, #8
 800395e:	60f8      	str	r0, [r7, #12]
 8003960:	607a      	str	r2, [r7, #4]
 8003962:	603b      	str	r3, [r7, #0]
 8003964:	460b      	mov	r3, r1
 8003966:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003968:	f7ff f874 	bl	8002a54 <HAL_GetTick>
 800396c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800396e:	2301      	movs	r3, #1
 8003970:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003978:	b2db      	uxtb	r3, r3
 800397a:	2b20      	cmp	r3, #32
 800397c:	f040 8110 	bne.w	8003ba0 <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	9300      	str	r3, [sp, #0]
 8003984:	2319      	movs	r3, #25
 8003986:	2201      	movs	r2, #1
 8003988:	4988      	ldr	r1, [pc, #544]	; (8003bac <HAL_I2C_IsDeviceReady+0x254>)
 800398a:	68f8      	ldr	r0, [r7, #12]
 800398c:	f000 fa60 	bl	8003e50 <I2C_WaitOnFlagUntilTimeout>
 8003990:	4603      	mov	r3, r0
 8003992:	2b00      	cmp	r3, #0
 8003994:	d001      	beq.n	800399a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003996:	2302      	movs	r3, #2
 8003998:	e103      	b.n	8003ba2 <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d101      	bne.n	80039a8 <HAL_I2C_IsDeviceReady+0x50>
 80039a4:	2302      	movs	r3, #2
 80039a6:	e0fc      	b.n	8003ba2 <HAL_I2C_IsDeviceReady+0x24a>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d007      	beq.n	80039ce <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f042 0201 	orr.w	r2, r2, #1
 80039cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039dc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2224      	movs	r2, #36	; 0x24
 80039e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2200      	movs	r2, #0
 80039ea:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	4a70      	ldr	r2, [pc, #448]	; (8003bb0 <HAL_I2C_IsDeviceReady+0x258>)
 80039f0:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a00:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003a02:	69fb      	ldr	r3, [r7, #28]
 8003a04:	9300      	str	r3, [sp, #0]
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a0e:	68f8      	ldr	r0, [r7, #12]
 8003a10:	f000 fa1e 	bl	8003e50 <I2C_WaitOnFlagUntilTimeout>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d00c      	beq.n	8003a34 <HAL_I2C_IsDeviceReady+0xdc>
      {
        if (hi2c->Instance->CR1 & I2C_CR1_START)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d003      	beq.n	8003a30 <HAL_I2C_IsDeviceReady+0xd8>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a2e:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003a30:	2303      	movs	r3, #3
 8003a32:	e0b6      	b.n	8003ba2 <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a34:	897b      	ldrh	r3, [r7, #10]
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	461a      	mov	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003a42:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003a44:	f7ff f806 	bl	8002a54 <HAL_GetTick>
 8003a48:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	695b      	ldr	r3, [r3, #20]
 8003a50:	f003 0302 	and.w	r3, r3, #2
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	bf0c      	ite	eq
 8003a58:	2301      	moveq	r3, #1
 8003a5a:	2300      	movne	r3, #0
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	695b      	ldr	r3, [r3, #20]
 8003a66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a6e:	bf0c      	ite	eq
 8003a70:	2301      	moveq	r3, #1
 8003a72:	2300      	movne	r3, #0
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003a78:	e025      	b.n	8003ac6 <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003a7a:	f7fe ffeb 	bl	8002a54 <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	683a      	ldr	r2, [r7, #0]
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d302      	bcc.n	8003a90 <HAL_I2C_IsDeviceReady+0x138>
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d103      	bne.n	8003a98 <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	22a0      	movs	r2, #160	; 0xa0
 8003a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	695b      	ldr	r3, [r3, #20]
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	bf0c      	ite	eq
 8003aa6:	2301      	moveq	r3, #1
 8003aa8:	2300      	movne	r3, #0
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ab8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003abc:	bf0c      	ite	eq
 8003abe:	2301      	moveq	r3, #1
 8003ac0:	2300      	movne	r3, #0
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	2ba0      	cmp	r3, #160	; 0xa0
 8003ad0:	d005      	beq.n	8003ade <HAL_I2C_IsDeviceReady+0x186>
 8003ad2:	7dfb      	ldrb	r3, [r7, #23]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d102      	bne.n	8003ade <HAL_I2C_IsDeviceReady+0x186>
 8003ad8:	7dbb      	ldrb	r3, [r7, #22]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d0cd      	beq.n	8003a7a <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2220      	movs	r2, #32
 8003ae2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	695b      	ldr	r3, [r3, #20]
 8003aec:	f003 0302 	and.w	r3, r3, #2
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d129      	bne.n	8003b48 <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b02:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b04:	2300      	movs	r3, #0
 8003b06:	613b      	str	r3, [r7, #16]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	695b      	ldr	r3, [r3, #20]
 8003b0e:	613b      	str	r3, [r7, #16]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	699b      	ldr	r3, [r3, #24]
 8003b16:	613b      	str	r3, [r7, #16]
 8003b18:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	9300      	str	r3, [sp, #0]
 8003b1e:	2319      	movs	r3, #25
 8003b20:	2201      	movs	r2, #1
 8003b22:	4922      	ldr	r1, [pc, #136]	; (8003bac <HAL_I2C_IsDeviceReady+0x254>)
 8003b24:	68f8      	ldr	r0, [r7, #12]
 8003b26:	f000 f993 	bl	8003e50 <I2C_WaitOnFlagUntilTimeout>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d001      	beq.n	8003b34 <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e036      	b.n	8003ba2 <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2220      	movs	r2, #32
 8003b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003b44:	2300      	movs	r3, #0
 8003b46:	e02c      	b.n	8003ba2 <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b56:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b60:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	9300      	str	r3, [sp, #0]
 8003b66:	2319      	movs	r3, #25
 8003b68:	2201      	movs	r2, #1
 8003b6a:	4910      	ldr	r1, [pc, #64]	; (8003bac <HAL_I2C_IsDeviceReady+0x254>)
 8003b6c:	68f8      	ldr	r0, [r7, #12]
 8003b6e:	f000 f96f 	bl	8003e50 <I2C_WaitOnFlagUntilTimeout>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d001      	beq.n	8003b7c <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e012      	b.n	8003ba2 <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	3301      	adds	r3, #1
 8003b80:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003b82:	69ba      	ldr	r2, [r7, #24]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	f4ff af33 	bcc.w	80039f2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2220      	movs	r2, #32
 8003b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e000      	b.n	8003ba2 <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 8003ba0:	2302      	movs	r3, #2
  }
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3720      	adds	r7, #32
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	00100002 	.word	0x00100002
 8003bb0:	ffff0000 	.word	0xffff0000

08003bb4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b088      	sub	sp, #32
 8003bb8:	af02      	add	r7, sp, #8
 8003bba:	60f8      	str	r0, [r7, #12]
 8003bbc:	607a      	str	r2, [r7, #4]
 8003bbe:	603b      	str	r3, [r7, #0]
 8003bc0:	460b      	mov	r3, r1
 8003bc2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	2b08      	cmp	r3, #8
 8003bce:	d006      	beq.n	8003bde <I2C_MasterRequestWrite+0x2a>
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d003      	beq.n	8003bde <I2C_MasterRequestWrite+0x2a>
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003bdc:	d108      	bne.n	8003bf0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bec:	601a      	str	r2, [r3, #0]
 8003bee:	e00b      	b.n	8003c08 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf4:	2b12      	cmp	r3, #18
 8003bf6:	d107      	bne.n	8003c08 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c06:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	9300      	str	r3, [sp, #0]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c14:	68f8      	ldr	r0, [r7, #12]
 8003c16:	f000 f91b 	bl	8003e50 <I2C_WaitOnFlagUntilTimeout>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d00c      	beq.n	8003c3a <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d003      	beq.n	8003c36 <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c34:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	e035      	b.n	8003ca6 <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	691b      	ldr	r3, [r3, #16]
 8003c3e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c42:	d108      	bne.n	8003c56 <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c44:	897b      	ldrh	r3, [r7, #10]
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	461a      	mov	r2, r3
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003c52:	611a      	str	r2, [r3, #16]
 8003c54:	e01b      	b.n	8003c8e <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003c56:	897b      	ldrh	r3, [r7, #10]
 8003c58:	11db      	asrs	r3, r3, #7
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	f003 0306 	and.w	r3, r3, #6
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	f063 030f 	orn	r3, r3, #15
 8003c66:	b2da      	uxtb	r2, r3
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	687a      	ldr	r2, [r7, #4]
 8003c72:	490f      	ldr	r1, [pc, #60]	; (8003cb0 <I2C_MasterRequestWrite+0xfc>)
 8003c74:	68f8      	ldr	r0, [r7, #12]
 8003c76:	f000 f942 	bl	8003efe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d001      	beq.n	8003c84 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e010      	b.n	8003ca6 <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003c84:	897b      	ldrh	r3, [r7, #10]
 8003c86:	b2da      	uxtb	r2, r3
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	687a      	ldr	r2, [r7, #4]
 8003c92:	4908      	ldr	r1, [pc, #32]	; (8003cb4 <I2C_MasterRequestWrite+0x100>)
 8003c94:	68f8      	ldr	r0, [r7, #12]
 8003c96:	f000 f932 	bl	8003efe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d001      	beq.n	8003ca4 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e000      	b.n	8003ca6 <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3718      	adds	r7, #24
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}
 8003cae:	bf00      	nop
 8003cb0:	00010008 	.word	0x00010008
 8003cb4:	00010002 	.word	0x00010002

08003cb8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b088      	sub	sp, #32
 8003cbc:	af02      	add	r7, sp, #8
 8003cbe:	60f8      	str	r0, [r7, #12]
 8003cc0:	607a      	str	r2, [r7, #4]
 8003cc2:	603b      	str	r3, [r7, #0]
 8003cc4:	460b      	mov	r3, r1
 8003cc6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ccc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003cdc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	2b08      	cmp	r3, #8
 8003ce2:	d006      	beq.n	8003cf2 <I2C_MasterRequestRead+0x3a>
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d003      	beq.n	8003cf2 <I2C_MasterRequestRead+0x3a>
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003cf0:	d108      	bne.n	8003d04 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d00:	601a      	str	r2, [r3, #0]
 8003d02:	e00b      	b.n	8003d1c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d08:	2b11      	cmp	r3, #17
 8003d0a:	d107      	bne.n	8003d1c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d1a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	9300      	str	r3, [sp, #0]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003d28:	68f8      	ldr	r0, [r7, #12]
 8003d2a:	f000 f891 	bl	8003e50 <I2C_WaitOnFlagUntilTimeout>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d00c      	beq.n	8003d4e <I2C_MasterRequestRead+0x96>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d003      	beq.n	8003d4a <I2C_MasterRequestRead+0x92>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d48:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e078      	b.n	8003e40 <I2C_MasterRequestRead+0x188>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	691b      	ldr	r3, [r3, #16]
 8003d52:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d56:	d108      	bne.n	8003d6a <I2C_MasterRequestRead+0xb2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003d58:	897b      	ldrh	r3, [r7, #10]
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	f043 0301 	orr.w	r3, r3, #1
 8003d60:	b2da      	uxtb	r2, r3
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	611a      	str	r2, [r3, #16]
 8003d68:	e05e      	b.n	8003e28 <I2C_MasterRequestRead+0x170>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003d6a:	897b      	ldrh	r3, [r7, #10]
 8003d6c:	11db      	asrs	r3, r3, #7
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	f003 0306 	and.w	r3, r3, #6
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	f063 030f 	orn	r3, r3, #15
 8003d7a:	b2da      	uxtb	r2, r3
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	4930      	ldr	r1, [pc, #192]	; (8003e48 <I2C_MasterRequestRead+0x190>)
 8003d88:	68f8      	ldr	r0, [r7, #12]
 8003d8a:	f000 f8b8 	bl	8003efe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d001      	beq.n	8003d98 <I2C_MasterRequestRead+0xe0>
    {
      return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e053      	b.n	8003e40 <I2C_MasterRequestRead+0x188>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003d98:	897b      	ldrh	r3, [r7, #10]
 8003d9a:	b2da      	uxtb	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	4929      	ldr	r1, [pc, #164]	; (8003e4c <I2C_MasterRequestRead+0x194>)
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	f000 f8a8 	bl	8003efe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <I2C_MasterRequestRead+0x100>
    {
      return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e043      	b.n	8003e40 <I2C_MasterRequestRead+0x188>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003db8:	2300      	movs	r3, #0
 8003dba:	613b      	str	r3, [r7, #16]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	695b      	ldr	r3, [r3, #20]
 8003dc2:	613b      	str	r3, [r7, #16]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	699b      	ldr	r3, [r3, #24]
 8003dca:	613b      	str	r3, [r7, #16]
 8003dcc:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ddc:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	9300      	str	r3, [sp, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	f000 f830 	bl	8003e50 <I2C_WaitOnFlagUntilTimeout>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d00c      	beq.n	8003e10 <I2C_MasterRequestRead+0x158>
    {
      if (hi2c->Instance->CR1 & I2C_CR1_START)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d003      	beq.n	8003e0c <I2C_MasterRequestRead+0x154>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e0a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e017      	b.n	8003e40 <I2C_MasterRequestRead+0x188>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003e10:	897b      	ldrh	r3, [r7, #10]
 8003e12:	11db      	asrs	r3, r3, #7
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	f003 0306 	and.w	r3, r3, #6
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	f063 030e 	orn	r3, r3, #14
 8003e20:	b2da      	uxtb	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	4907      	ldr	r1, [pc, #28]	; (8003e4c <I2C_MasterRequestRead+0x194>)
 8003e2e:	68f8      	ldr	r0, [r7, #12]
 8003e30:	f000 f865 	bl	8003efe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <I2C_MasterRequestRead+0x186>
  {
    return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e000      	b.n	8003e40 <I2C_MasterRequestRead+0x188>
  }

  return HAL_OK;
 8003e3e:	2300      	movs	r3, #0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3718      	adds	r7, #24
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	00010008 	.word	0x00010008
 8003e4c:	00010002 	.word	0x00010002

08003e50 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	603b      	str	r3, [r7, #0]
 8003e5c:	4613      	mov	r3, r2
 8003e5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e60:	e025      	b.n	8003eae <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e68:	d021      	beq.n	8003eae <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e6a:	f7fe fdf3 	bl	8002a54 <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	69bb      	ldr	r3, [r7, #24]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	683a      	ldr	r2, [r7, #0]
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d302      	bcc.n	8003e80 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d116      	bne.n	8003eae <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2220      	movs	r2, #32
 8003e8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9a:	f043 0220 	orr.w	r2, r3, #32
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e023      	b.n	8003ef6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	0c1b      	lsrs	r3, r3, #16
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	d10d      	bne.n	8003ed4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	43da      	mvns	r2, r3
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	bf0c      	ite	eq
 8003eca:	2301      	moveq	r3, #1
 8003ecc:	2300      	movne	r3, #0
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	e00c      	b.n	8003eee <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	699b      	ldr	r3, [r3, #24]
 8003eda:	43da      	mvns	r2, r3
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	4013      	ands	r3, r2
 8003ee0:	b29b      	uxth	r3, r3
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	bf0c      	ite	eq
 8003ee6:	2301      	moveq	r3, #1
 8003ee8:	2300      	movne	r3, #0
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	461a      	mov	r2, r3
 8003eee:	79fb      	ldrb	r3, [r7, #7]
 8003ef0:	429a      	cmp	r2, r3
 8003ef2:	d0b6      	beq.n	8003e62 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3710      	adds	r7, #16
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}

08003efe <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003efe:	b580      	push	{r7, lr}
 8003f00:	b084      	sub	sp, #16
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	60f8      	str	r0, [r7, #12]
 8003f06:	60b9      	str	r1, [r7, #8]
 8003f08:	607a      	str	r2, [r7, #4]
 8003f0a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f0c:	e051      	b.n	8003fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	695b      	ldr	r3, [r3, #20]
 8003f14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f1c:	d123      	bne.n	8003f66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f2c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003f36:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2220      	movs	r2, #32
 8003f42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f52:	f043 0204 	orr.w	r2, r3, #4
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e046      	b.n	8003ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f6c:	d021      	beq.n	8003fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f6e:	f7fe fd71 	bl	8002a54 <HAL_GetTick>
 8003f72:	4602      	mov	r2, r0
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	d302      	bcc.n	8003f84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d116      	bne.n	8003fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2200      	movs	r2, #0
 8003f88:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2220      	movs	r2, #32
 8003f8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9e:	f043 0220 	orr.w	r2, r3, #32
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e020      	b.n	8003ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	0c1b      	lsrs	r3, r3, #16
 8003fb6:	b2db      	uxtb	r3, r3
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d10c      	bne.n	8003fd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	695b      	ldr	r3, [r3, #20]
 8003fc2:	43da      	mvns	r2, r3
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	bf14      	ite	ne
 8003fce:	2301      	movne	r3, #1
 8003fd0:	2300      	moveq	r3, #0
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	e00b      	b.n	8003fee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	699b      	ldr	r3, [r3, #24]
 8003fdc:	43da      	mvns	r2, r3
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	bf14      	ite	ne
 8003fe8:	2301      	movne	r3, #1
 8003fea:	2300      	moveq	r3, #0
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d18d      	bne.n	8003f0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003ff2:	2300      	movs	r3, #0
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3710      	adds	r7, #16
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b084      	sub	sp, #16
 8004000:	af00      	add	r7, sp, #0
 8004002:	60f8      	str	r0, [r7, #12]
 8004004:	60b9      	str	r1, [r7, #8]
 8004006:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004008:	e02d      	b.n	8004066 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f000 f8ce 	bl	80041ac <I2C_IsAcknowledgeFailed>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d001      	beq.n	800401a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e02d      	b.n	8004076 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004020:	d021      	beq.n	8004066 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004022:	f7fe fd17 	bl	8002a54 <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	68ba      	ldr	r2, [r7, #8]
 800402e:	429a      	cmp	r2, r3
 8004030:	d302      	bcc.n	8004038 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d116      	bne.n	8004066 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2220      	movs	r2, #32
 8004042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2200      	movs	r2, #0
 800404a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004052:	f043 0220 	orr.w	r2, r3, #32
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e007      	b.n	8004076 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	695b      	ldr	r3, [r3, #20]
 800406c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004070:	2b80      	cmp	r3, #128	; 0x80
 8004072:	d1ca      	bne.n	800400a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800407e:	b580      	push	{r7, lr}
 8004080:	b084      	sub	sp, #16
 8004082:	af00      	add	r7, sp, #0
 8004084:	60f8      	str	r0, [r7, #12]
 8004086:	60b9      	str	r1, [r7, #8]
 8004088:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800408a:	e02d      	b.n	80040e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800408c:	68f8      	ldr	r0, [r7, #12]
 800408e:	f000 f88d 	bl	80041ac <I2C_IsAcknowledgeFailed>
 8004092:	4603      	mov	r3, r0
 8004094:	2b00      	cmp	r3, #0
 8004096:	d001      	beq.n	800409c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e02d      	b.n	80040f8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040a2:	d021      	beq.n	80040e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040a4:	f7fe fcd6 	bl	8002a54 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	68ba      	ldr	r2, [r7, #8]
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d302      	bcc.n	80040ba <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d116      	bne.n	80040e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2200      	movs	r2, #0
 80040be:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2220      	movs	r2, #32
 80040c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2200      	movs	r2, #0
 80040cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d4:	f043 0220 	orr.w	r2, r3, #32
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e007      	b.n	80040f8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	695b      	ldr	r3, [r3, #20]
 80040ee:	f003 0304 	and.w	r3, r3, #4
 80040f2:	2b04      	cmp	r3, #4
 80040f4:	d1ca      	bne.n	800408c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80040f6:	2300      	movs	r3, #0
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	3710      	adds	r7, #16
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}

08004100 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b084      	sub	sp, #16
 8004104:	af00      	add	r7, sp, #0
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800410c:	e042      	b.n	8004194 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	695b      	ldr	r3, [r3, #20]
 8004114:	f003 0310 	and.w	r3, r3, #16
 8004118:	2b10      	cmp	r3, #16
 800411a:	d119      	bne.n	8004150 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f06f 0210 	mvn.w	r2, #16
 8004124:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2200      	movs	r2, #0
 800412a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2220      	movs	r2, #32
 8004130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2200      	movs	r2, #0
 8004138:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2200      	movs	r2, #0
 8004148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e029      	b.n	80041a4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004150:	f7fe fc80 	bl	8002a54 <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	68ba      	ldr	r2, [r7, #8]
 800415c:	429a      	cmp	r2, r3
 800415e:	d302      	bcc.n	8004166 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d116      	bne.n	8004194 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2200      	movs	r2, #0
 800416a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2220      	movs	r2, #32
 8004170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2200      	movs	r2, #0
 8004178:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004180:	f043 0220 	orr.w	r2, r3, #32
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e007      	b.n	80041a4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	695b      	ldr	r3, [r3, #20]
 800419a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800419e:	2b40      	cmp	r3, #64	; 0x40
 80041a0:	d1b5      	bne.n	800410e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80041a2:	2300      	movs	r3, #0
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3710      	adds	r7, #16
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041c2:	d11b      	bne.n	80041fc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80041cc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2220      	movs	r2, #32
 80041d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e8:	f043 0204 	orr.w	r2, r3, #4
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2200      	movs	r2, #0
 80041f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e000      	b.n	80041fe <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80041fc:	2300      	movs	r3, #0
}
 80041fe:	4618      	mov	r0, r3
 8004200:	370c      	adds	r7, #12
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr
	...

0800420c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b086      	sub	sp, #24
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d101      	bne.n	800421e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e25b      	b.n	80046d6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 0301 	and.w	r3, r3, #1
 8004226:	2b00      	cmp	r3, #0
 8004228:	d075      	beq.n	8004316 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800422a:	4ba3      	ldr	r3, [pc, #652]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f003 030c 	and.w	r3, r3, #12
 8004232:	2b04      	cmp	r3, #4
 8004234:	d00c      	beq.n	8004250 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004236:	4ba0      	ldr	r3, [pc, #640]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800423e:	2b08      	cmp	r3, #8
 8004240:	d112      	bne.n	8004268 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004242:	4b9d      	ldr	r3, [pc, #628]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800424a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800424e:	d10b      	bne.n	8004268 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004250:	4b99      	ldr	r3, [pc, #612]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004258:	2b00      	cmp	r3, #0
 800425a:	d05b      	beq.n	8004314 <HAL_RCC_OscConfig+0x108>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d157      	bne.n	8004314 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	e236      	b.n	80046d6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004270:	d106      	bne.n	8004280 <HAL_RCC_OscConfig+0x74>
 8004272:	4b91      	ldr	r3, [pc, #580]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a90      	ldr	r2, [pc, #576]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 8004278:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800427c:	6013      	str	r3, [r2, #0]
 800427e:	e01d      	b.n	80042bc <HAL_RCC_OscConfig+0xb0>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004288:	d10c      	bne.n	80042a4 <HAL_RCC_OscConfig+0x98>
 800428a:	4b8b      	ldr	r3, [pc, #556]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a8a      	ldr	r2, [pc, #552]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 8004290:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004294:	6013      	str	r3, [r2, #0]
 8004296:	4b88      	ldr	r3, [pc, #544]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a87      	ldr	r2, [pc, #540]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 800429c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042a0:	6013      	str	r3, [r2, #0]
 80042a2:	e00b      	b.n	80042bc <HAL_RCC_OscConfig+0xb0>
 80042a4:	4b84      	ldr	r3, [pc, #528]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a83      	ldr	r2, [pc, #524]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 80042aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042ae:	6013      	str	r3, [r2, #0]
 80042b0:	4b81      	ldr	r3, [pc, #516]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a80      	ldr	r2, [pc, #512]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 80042b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d013      	beq.n	80042ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042c4:	f7fe fbc6 	bl	8002a54 <HAL_GetTick>
 80042c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ca:	e008      	b.n	80042de <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80042cc:	f7fe fbc2 	bl	8002a54 <HAL_GetTick>
 80042d0:	4602      	mov	r2, r0
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	2b64      	cmp	r3, #100	; 0x64
 80042d8:	d901      	bls.n	80042de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e1fb      	b.n	80046d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042de:	4b76      	ldr	r3, [pc, #472]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d0f0      	beq.n	80042cc <HAL_RCC_OscConfig+0xc0>
 80042ea:	e014      	b.n	8004316 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042ec:	f7fe fbb2 	bl	8002a54 <HAL_GetTick>
 80042f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042f2:	e008      	b.n	8004306 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80042f4:	f7fe fbae 	bl	8002a54 <HAL_GetTick>
 80042f8:	4602      	mov	r2, r0
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	2b64      	cmp	r3, #100	; 0x64
 8004300:	d901      	bls.n	8004306 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004302:	2303      	movs	r3, #3
 8004304:	e1e7      	b.n	80046d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004306:	4b6c      	ldr	r3, [pc, #432]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d1f0      	bne.n	80042f4 <HAL_RCC_OscConfig+0xe8>
 8004312:	e000      	b.n	8004316 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004314:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0302 	and.w	r3, r3, #2
 800431e:	2b00      	cmp	r3, #0
 8004320:	d063      	beq.n	80043ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004322:	4b65      	ldr	r3, [pc, #404]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	f003 030c 	and.w	r3, r3, #12
 800432a:	2b00      	cmp	r3, #0
 800432c:	d00b      	beq.n	8004346 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800432e:	4b62      	ldr	r3, [pc, #392]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004336:	2b08      	cmp	r3, #8
 8004338:	d11c      	bne.n	8004374 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800433a:	4b5f      	ldr	r3, [pc, #380]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d116      	bne.n	8004374 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004346:	4b5c      	ldr	r3, [pc, #368]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0302 	and.w	r3, r3, #2
 800434e:	2b00      	cmp	r3, #0
 8004350:	d005      	beq.n	800435e <HAL_RCC_OscConfig+0x152>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	2b01      	cmp	r3, #1
 8004358:	d001      	beq.n	800435e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e1bb      	b.n	80046d6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800435e:	4b56      	ldr	r3, [pc, #344]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	691b      	ldr	r3, [r3, #16]
 800436a:	00db      	lsls	r3, r3, #3
 800436c:	4952      	ldr	r1, [pc, #328]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 800436e:	4313      	orrs	r3, r2
 8004370:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004372:	e03a      	b.n	80043ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d020      	beq.n	80043be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800437c:	4b4f      	ldr	r3, [pc, #316]	; (80044bc <HAL_RCC_OscConfig+0x2b0>)
 800437e:	2201      	movs	r2, #1
 8004380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004382:	f7fe fb67 	bl	8002a54 <HAL_GetTick>
 8004386:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004388:	e008      	b.n	800439c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800438a:	f7fe fb63 	bl	8002a54 <HAL_GetTick>
 800438e:	4602      	mov	r2, r0
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	2b02      	cmp	r3, #2
 8004396:	d901      	bls.n	800439c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e19c      	b.n	80046d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800439c:	4b46      	ldr	r3, [pc, #280]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 0302 	and.w	r3, r3, #2
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d0f0      	beq.n	800438a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043a8:	4b43      	ldr	r3, [pc, #268]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	691b      	ldr	r3, [r3, #16]
 80043b4:	00db      	lsls	r3, r3, #3
 80043b6:	4940      	ldr	r1, [pc, #256]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 80043b8:	4313      	orrs	r3, r2
 80043ba:	600b      	str	r3, [r1, #0]
 80043bc:	e015      	b.n	80043ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043be:	4b3f      	ldr	r3, [pc, #252]	; (80044bc <HAL_RCC_OscConfig+0x2b0>)
 80043c0:	2200      	movs	r2, #0
 80043c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043c4:	f7fe fb46 	bl	8002a54 <HAL_GetTick>
 80043c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043ca:	e008      	b.n	80043de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80043cc:	f7fe fb42 	bl	8002a54 <HAL_GetTick>
 80043d0:	4602      	mov	r2, r0
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d901      	bls.n	80043de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e17b      	b.n	80046d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043de:	4b36      	ldr	r3, [pc, #216]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0302 	and.w	r3, r3, #2
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d1f0      	bne.n	80043cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0308 	and.w	r3, r3, #8
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d030      	beq.n	8004458 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	695b      	ldr	r3, [r3, #20]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d016      	beq.n	800442c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043fe:	4b30      	ldr	r3, [pc, #192]	; (80044c0 <HAL_RCC_OscConfig+0x2b4>)
 8004400:	2201      	movs	r2, #1
 8004402:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004404:	f7fe fb26 	bl	8002a54 <HAL_GetTick>
 8004408:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800440a:	e008      	b.n	800441e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800440c:	f7fe fb22 	bl	8002a54 <HAL_GetTick>
 8004410:	4602      	mov	r2, r0
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	1ad3      	subs	r3, r2, r3
 8004416:	2b02      	cmp	r3, #2
 8004418:	d901      	bls.n	800441e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800441a:	2303      	movs	r3, #3
 800441c:	e15b      	b.n	80046d6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800441e:	4b26      	ldr	r3, [pc, #152]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 8004420:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004422:	f003 0302 	and.w	r3, r3, #2
 8004426:	2b00      	cmp	r3, #0
 8004428:	d0f0      	beq.n	800440c <HAL_RCC_OscConfig+0x200>
 800442a:	e015      	b.n	8004458 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800442c:	4b24      	ldr	r3, [pc, #144]	; (80044c0 <HAL_RCC_OscConfig+0x2b4>)
 800442e:	2200      	movs	r2, #0
 8004430:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004432:	f7fe fb0f 	bl	8002a54 <HAL_GetTick>
 8004436:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004438:	e008      	b.n	800444c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800443a:	f7fe fb0b 	bl	8002a54 <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	2b02      	cmp	r3, #2
 8004446:	d901      	bls.n	800444c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e144      	b.n	80046d6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800444c:	4b1a      	ldr	r3, [pc, #104]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 800444e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	2b00      	cmp	r3, #0
 8004456:	d1f0      	bne.n	800443a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0304 	and.w	r3, r3, #4
 8004460:	2b00      	cmp	r3, #0
 8004462:	f000 80a0 	beq.w	80045a6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004466:	2300      	movs	r3, #0
 8004468:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800446a:	4b13      	ldr	r3, [pc, #76]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 800446c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800446e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004472:	2b00      	cmp	r3, #0
 8004474:	d10f      	bne.n	8004496 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004476:	2300      	movs	r3, #0
 8004478:	60bb      	str	r3, [r7, #8]
 800447a:	4b0f      	ldr	r3, [pc, #60]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 800447c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447e:	4a0e      	ldr	r2, [pc, #56]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 8004480:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004484:	6413      	str	r3, [r2, #64]	; 0x40
 8004486:	4b0c      	ldr	r3, [pc, #48]	; (80044b8 <HAL_RCC_OscConfig+0x2ac>)
 8004488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800448a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800448e:	60bb      	str	r3, [r7, #8]
 8004490:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004492:	2301      	movs	r3, #1
 8004494:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004496:	4b0b      	ldr	r3, [pc, #44]	; (80044c4 <HAL_RCC_OscConfig+0x2b8>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d121      	bne.n	80044e6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80044a2:	4b08      	ldr	r3, [pc, #32]	; (80044c4 <HAL_RCC_OscConfig+0x2b8>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a07      	ldr	r2, [pc, #28]	; (80044c4 <HAL_RCC_OscConfig+0x2b8>)
 80044a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044ae:	f7fe fad1 	bl	8002a54 <HAL_GetTick>
 80044b2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044b4:	e011      	b.n	80044da <HAL_RCC_OscConfig+0x2ce>
 80044b6:	bf00      	nop
 80044b8:	40023800 	.word	0x40023800
 80044bc:	42470000 	.word	0x42470000
 80044c0:	42470e80 	.word	0x42470e80
 80044c4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044c8:	f7fe fac4 	bl	8002a54 <HAL_GetTick>
 80044cc:	4602      	mov	r2, r0
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	2b02      	cmp	r3, #2
 80044d4:	d901      	bls.n	80044da <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80044d6:	2303      	movs	r3, #3
 80044d8:	e0fd      	b.n	80046d6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044da:	4b81      	ldr	r3, [pc, #516]	; (80046e0 <HAL_RCC_OscConfig+0x4d4>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d0f0      	beq.n	80044c8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d106      	bne.n	80044fc <HAL_RCC_OscConfig+0x2f0>
 80044ee:	4b7d      	ldr	r3, [pc, #500]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 80044f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044f2:	4a7c      	ldr	r2, [pc, #496]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 80044f4:	f043 0301 	orr.w	r3, r3, #1
 80044f8:	6713      	str	r3, [r2, #112]	; 0x70
 80044fa:	e01c      	b.n	8004536 <HAL_RCC_OscConfig+0x32a>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	2b05      	cmp	r3, #5
 8004502:	d10c      	bne.n	800451e <HAL_RCC_OscConfig+0x312>
 8004504:	4b77      	ldr	r3, [pc, #476]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 8004506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004508:	4a76      	ldr	r2, [pc, #472]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 800450a:	f043 0304 	orr.w	r3, r3, #4
 800450e:	6713      	str	r3, [r2, #112]	; 0x70
 8004510:	4b74      	ldr	r3, [pc, #464]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 8004512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004514:	4a73      	ldr	r2, [pc, #460]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 8004516:	f043 0301 	orr.w	r3, r3, #1
 800451a:	6713      	str	r3, [r2, #112]	; 0x70
 800451c:	e00b      	b.n	8004536 <HAL_RCC_OscConfig+0x32a>
 800451e:	4b71      	ldr	r3, [pc, #452]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 8004520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004522:	4a70      	ldr	r2, [pc, #448]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 8004524:	f023 0301 	bic.w	r3, r3, #1
 8004528:	6713      	str	r3, [r2, #112]	; 0x70
 800452a:	4b6e      	ldr	r3, [pc, #440]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 800452c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800452e:	4a6d      	ldr	r2, [pc, #436]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 8004530:	f023 0304 	bic.w	r3, r3, #4
 8004534:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d015      	beq.n	800456a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800453e:	f7fe fa89 	bl	8002a54 <HAL_GetTick>
 8004542:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004544:	e00a      	b.n	800455c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004546:	f7fe fa85 	bl	8002a54 <HAL_GetTick>
 800454a:	4602      	mov	r2, r0
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	f241 3288 	movw	r2, #5000	; 0x1388
 8004554:	4293      	cmp	r3, r2
 8004556:	d901      	bls.n	800455c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004558:	2303      	movs	r3, #3
 800455a:	e0bc      	b.n	80046d6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800455c:	4b61      	ldr	r3, [pc, #388]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 800455e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004560:	f003 0302 	and.w	r3, r3, #2
 8004564:	2b00      	cmp	r3, #0
 8004566:	d0ee      	beq.n	8004546 <HAL_RCC_OscConfig+0x33a>
 8004568:	e014      	b.n	8004594 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800456a:	f7fe fa73 	bl	8002a54 <HAL_GetTick>
 800456e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004570:	e00a      	b.n	8004588 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004572:	f7fe fa6f 	bl	8002a54 <HAL_GetTick>
 8004576:	4602      	mov	r2, r0
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	1ad3      	subs	r3, r2, r3
 800457c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004580:	4293      	cmp	r3, r2
 8004582:	d901      	bls.n	8004588 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e0a6      	b.n	80046d6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004588:	4b56      	ldr	r3, [pc, #344]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 800458a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800458c:	f003 0302 	and.w	r3, r3, #2
 8004590:	2b00      	cmp	r3, #0
 8004592:	d1ee      	bne.n	8004572 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004594:	7dfb      	ldrb	r3, [r7, #23]
 8004596:	2b01      	cmp	r3, #1
 8004598:	d105      	bne.n	80045a6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800459a:	4b52      	ldr	r3, [pc, #328]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 800459c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459e:	4a51      	ldr	r2, [pc, #324]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 80045a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045a4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	699b      	ldr	r3, [r3, #24]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	f000 8092 	beq.w	80046d4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80045b0:	4b4c      	ldr	r3, [pc, #304]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f003 030c 	and.w	r3, r3, #12
 80045b8:	2b08      	cmp	r3, #8
 80045ba:	d05c      	beq.n	8004676 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	699b      	ldr	r3, [r3, #24]
 80045c0:	2b02      	cmp	r3, #2
 80045c2:	d141      	bne.n	8004648 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045c4:	4b48      	ldr	r3, [pc, #288]	; (80046e8 <HAL_RCC_OscConfig+0x4dc>)
 80045c6:	2200      	movs	r2, #0
 80045c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045ca:	f7fe fa43 	bl	8002a54 <HAL_GetTick>
 80045ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045d0:	e008      	b.n	80045e4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045d2:	f7fe fa3f 	bl	8002a54 <HAL_GetTick>
 80045d6:	4602      	mov	r2, r0
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	1ad3      	subs	r3, r2, r3
 80045dc:	2b02      	cmp	r3, #2
 80045de:	d901      	bls.n	80045e4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80045e0:	2303      	movs	r3, #3
 80045e2:	e078      	b.n	80046d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045e4:	4b3f      	ldr	r3, [pc, #252]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d1f0      	bne.n	80045d2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	69da      	ldr	r2, [r3, #28]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6a1b      	ldr	r3, [r3, #32]
 80045f8:	431a      	orrs	r2, r3
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045fe:	019b      	lsls	r3, r3, #6
 8004600:	431a      	orrs	r2, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004606:	085b      	lsrs	r3, r3, #1
 8004608:	3b01      	subs	r3, #1
 800460a:	041b      	lsls	r3, r3, #16
 800460c:	431a      	orrs	r2, r3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004612:	061b      	lsls	r3, r3, #24
 8004614:	4933      	ldr	r1, [pc, #204]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 8004616:	4313      	orrs	r3, r2
 8004618:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800461a:	4b33      	ldr	r3, [pc, #204]	; (80046e8 <HAL_RCC_OscConfig+0x4dc>)
 800461c:	2201      	movs	r2, #1
 800461e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004620:	f7fe fa18 	bl	8002a54 <HAL_GetTick>
 8004624:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004626:	e008      	b.n	800463a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004628:	f7fe fa14 	bl	8002a54 <HAL_GetTick>
 800462c:	4602      	mov	r2, r0
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	2b02      	cmp	r3, #2
 8004634:	d901      	bls.n	800463a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004636:	2303      	movs	r3, #3
 8004638:	e04d      	b.n	80046d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800463a:	4b2a      	ldr	r3, [pc, #168]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d0f0      	beq.n	8004628 <HAL_RCC_OscConfig+0x41c>
 8004646:	e045      	b.n	80046d4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004648:	4b27      	ldr	r3, [pc, #156]	; (80046e8 <HAL_RCC_OscConfig+0x4dc>)
 800464a:	2200      	movs	r2, #0
 800464c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800464e:	f7fe fa01 	bl	8002a54 <HAL_GetTick>
 8004652:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004654:	e008      	b.n	8004668 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004656:	f7fe f9fd 	bl	8002a54 <HAL_GetTick>
 800465a:	4602      	mov	r2, r0
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	2b02      	cmp	r3, #2
 8004662:	d901      	bls.n	8004668 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e036      	b.n	80046d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004668:	4b1e      	ldr	r3, [pc, #120]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004670:	2b00      	cmp	r3, #0
 8004672:	d1f0      	bne.n	8004656 <HAL_RCC_OscConfig+0x44a>
 8004674:	e02e      	b.n	80046d4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	699b      	ldr	r3, [r3, #24]
 800467a:	2b01      	cmp	r3, #1
 800467c:	d101      	bne.n	8004682 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e029      	b.n	80046d6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004682:	4b18      	ldr	r3, [pc, #96]	; (80046e4 <HAL_RCC_OscConfig+0x4d8>)
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	69db      	ldr	r3, [r3, #28]
 8004692:	429a      	cmp	r2, r3
 8004694:	d11c      	bne.n	80046d0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d115      	bne.n	80046d0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80046a4:	68fa      	ldr	r2, [r7, #12]
 80046a6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80046aa:	4013      	ands	r3, r2
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d10d      	bne.n	80046d0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80046be:	429a      	cmp	r2, r3
 80046c0:	d106      	bne.n	80046d0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d001      	beq.n	80046d4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	e000      	b.n	80046d6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80046d4:	2300      	movs	r3, #0
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3718      	adds	r7, #24
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	40007000 	.word	0x40007000
 80046e4:	40023800 	.word	0x40023800
 80046e8:	42470060 	.word	0x42470060

080046ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b084      	sub	sp, #16
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d101      	bne.n	8004700 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e0cc      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004700:	4b68      	ldr	r3, [pc, #416]	; (80048a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 030f 	and.w	r3, r3, #15
 8004708:	683a      	ldr	r2, [r7, #0]
 800470a:	429a      	cmp	r2, r3
 800470c:	d90c      	bls.n	8004728 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800470e:	4b65      	ldr	r3, [pc, #404]	; (80048a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004710:	683a      	ldr	r2, [r7, #0]
 8004712:	b2d2      	uxtb	r2, r2
 8004714:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004716:	4b63      	ldr	r3, [pc, #396]	; (80048a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 030f 	and.w	r3, r3, #15
 800471e:	683a      	ldr	r2, [r7, #0]
 8004720:	429a      	cmp	r2, r3
 8004722:	d001      	beq.n	8004728 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e0b8      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 0302 	and.w	r3, r3, #2
 8004730:	2b00      	cmp	r3, #0
 8004732:	d020      	beq.n	8004776 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 0304 	and.w	r3, r3, #4
 800473c:	2b00      	cmp	r3, #0
 800473e:	d005      	beq.n	800474c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004740:	4b59      	ldr	r3, [pc, #356]	; (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	4a58      	ldr	r2, [pc, #352]	; (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004746:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800474a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f003 0308 	and.w	r3, r3, #8
 8004754:	2b00      	cmp	r3, #0
 8004756:	d005      	beq.n	8004764 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004758:	4b53      	ldr	r3, [pc, #332]	; (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	4a52      	ldr	r2, [pc, #328]	; (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 800475e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004762:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004764:	4b50      	ldr	r3, [pc, #320]	; (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	494d      	ldr	r1, [pc, #308]	; (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004772:	4313      	orrs	r3, r2
 8004774:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 0301 	and.w	r3, r3, #1
 800477e:	2b00      	cmp	r3, #0
 8004780:	d044      	beq.n	800480c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	2b01      	cmp	r3, #1
 8004788:	d107      	bne.n	800479a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800478a:	4b47      	ldr	r3, [pc, #284]	; (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004792:	2b00      	cmp	r3, #0
 8004794:	d119      	bne.n	80047ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e07f      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d003      	beq.n	80047aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047a6:	2b03      	cmp	r3, #3
 80047a8:	d107      	bne.n	80047ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047aa:	4b3f      	ldr	r3, [pc, #252]	; (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d109      	bne.n	80047ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e06f      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047ba:	4b3b      	ldr	r3, [pc, #236]	; (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0302 	and.w	r3, r3, #2
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d101      	bne.n	80047ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e067      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047ca:	4b37      	ldr	r3, [pc, #220]	; (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f023 0203 	bic.w	r2, r3, #3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	4934      	ldr	r1, [pc, #208]	; (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047dc:	f7fe f93a 	bl	8002a54 <HAL_GetTick>
 80047e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047e2:	e00a      	b.n	80047fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047e4:	f7fe f936 	bl	8002a54 <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d901      	bls.n	80047fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047f6:	2303      	movs	r3, #3
 80047f8:	e04f      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047fa:	4b2b      	ldr	r3, [pc, #172]	; (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	f003 020c 	and.w	r2, r3, #12
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	429a      	cmp	r2, r3
 800480a:	d1eb      	bne.n	80047e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800480c:	4b25      	ldr	r3, [pc, #148]	; (80048a4 <HAL_RCC_ClockConfig+0x1b8>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 030f 	and.w	r3, r3, #15
 8004814:	683a      	ldr	r2, [r7, #0]
 8004816:	429a      	cmp	r2, r3
 8004818:	d20c      	bcs.n	8004834 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800481a:	4b22      	ldr	r3, [pc, #136]	; (80048a4 <HAL_RCC_ClockConfig+0x1b8>)
 800481c:	683a      	ldr	r2, [r7, #0]
 800481e:	b2d2      	uxtb	r2, r2
 8004820:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004822:	4b20      	ldr	r3, [pc, #128]	; (80048a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 030f 	and.w	r3, r3, #15
 800482a:	683a      	ldr	r2, [r7, #0]
 800482c:	429a      	cmp	r2, r3
 800482e:	d001      	beq.n	8004834 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e032      	b.n	800489a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0304 	and.w	r3, r3, #4
 800483c:	2b00      	cmp	r3, #0
 800483e:	d008      	beq.n	8004852 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004840:	4b19      	ldr	r3, [pc, #100]	; (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	4916      	ldr	r1, [pc, #88]	; (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 800484e:	4313      	orrs	r3, r2
 8004850:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 0308 	and.w	r3, r3, #8
 800485a:	2b00      	cmp	r3, #0
 800485c:	d009      	beq.n	8004872 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800485e:	4b12      	ldr	r3, [pc, #72]	; (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	691b      	ldr	r3, [r3, #16]
 800486a:	00db      	lsls	r3, r3, #3
 800486c:	490e      	ldr	r1, [pc, #56]	; (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 800486e:	4313      	orrs	r3, r2
 8004870:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004872:	f000 f821 	bl	80048b8 <HAL_RCC_GetSysClockFreq>
 8004876:	4601      	mov	r1, r0
 8004878:	4b0b      	ldr	r3, [pc, #44]	; (80048a8 <HAL_RCC_ClockConfig+0x1bc>)
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	091b      	lsrs	r3, r3, #4
 800487e:	f003 030f 	and.w	r3, r3, #15
 8004882:	4a0a      	ldr	r2, [pc, #40]	; (80048ac <HAL_RCC_ClockConfig+0x1c0>)
 8004884:	5cd3      	ldrb	r3, [r2, r3]
 8004886:	fa21 f303 	lsr.w	r3, r1, r3
 800488a:	4a09      	ldr	r2, [pc, #36]	; (80048b0 <HAL_RCC_ClockConfig+0x1c4>)
 800488c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800488e:	4b09      	ldr	r3, [pc, #36]	; (80048b4 <HAL_RCC_ClockConfig+0x1c8>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4618      	mov	r0, r3
 8004894:	f7fe f89a 	bl	80029cc <HAL_InitTick>

  return HAL_OK;
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	3710      	adds	r7, #16
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	bf00      	nop
 80048a4:	40023c00 	.word	0x40023c00
 80048a8:	40023800 	.word	0x40023800
 80048ac:	08009894 	.word	0x08009894
 80048b0:	2000000c 	.word	0x2000000c
 80048b4:	20000010 	.word	0x20000010

080048b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048ba:	b085      	sub	sp, #20
 80048bc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80048be:	2300      	movs	r3, #0
 80048c0:	607b      	str	r3, [r7, #4]
 80048c2:	2300      	movs	r3, #0
 80048c4:	60fb      	str	r3, [r7, #12]
 80048c6:	2300      	movs	r3, #0
 80048c8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80048ca:	2300      	movs	r3, #0
 80048cc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80048ce:	4b63      	ldr	r3, [pc, #396]	; (8004a5c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f003 030c 	and.w	r3, r3, #12
 80048d6:	2b04      	cmp	r3, #4
 80048d8:	d007      	beq.n	80048ea <HAL_RCC_GetSysClockFreq+0x32>
 80048da:	2b08      	cmp	r3, #8
 80048dc:	d008      	beq.n	80048f0 <HAL_RCC_GetSysClockFreq+0x38>
 80048de:	2b00      	cmp	r3, #0
 80048e0:	f040 80b4 	bne.w	8004a4c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80048e4:	4b5e      	ldr	r3, [pc, #376]	; (8004a60 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80048e6:	60bb      	str	r3, [r7, #8]
       break;
 80048e8:	e0b3      	b.n	8004a52 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80048ea:	4b5e      	ldr	r3, [pc, #376]	; (8004a64 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80048ec:	60bb      	str	r3, [r7, #8]
      break;
 80048ee:	e0b0      	b.n	8004a52 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80048f0:	4b5a      	ldr	r3, [pc, #360]	; (8004a5c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80048f8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80048fa:	4b58      	ldr	r3, [pc, #352]	; (8004a5c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d04a      	beq.n	800499c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004906:	4b55      	ldr	r3, [pc, #340]	; (8004a5c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	099b      	lsrs	r3, r3, #6
 800490c:	f04f 0400 	mov.w	r4, #0
 8004910:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004914:	f04f 0200 	mov.w	r2, #0
 8004918:	ea03 0501 	and.w	r5, r3, r1
 800491c:	ea04 0602 	and.w	r6, r4, r2
 8004920:	4629      	mov	r1, r5
 8004922:	4632      	mov	r2, r6
 8004924:	f04f 0300 	mov.w	r3, #0
 8004928:	f04f 0400 	mov.w	r4, #0
 800492c:	0154      	lsls	r4, r2, #5
 800492e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004932:	014b      	lsls	r3, r1, #5
 8004934:	4619      	mov	r1, r3
 8004936:	4622      	mov	r2, r4
 8004938:	1b49      	subs	r1, r1, r5
 800493a:	eb62 0206 	sbc.w	r2, r2, r6
 800493e:	f04f 0300 	mov.w	r3, #0
 8004942:	f04f 0400 	mov.w	r4, #0
 8004946:	0194      	lsls	r4, r2, #6
 8004948:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800494c:	018b      	lsls	r3, r1, #6
 800494e:	1a5b      	subs	r3, r3, r1
 8004950:	eb64 0402 	sbc.w	r4, r4, r2
 8004954:	f04f 0100 	mov.w	r1, #0
 8004958:	f04f 0200 	mov.w	r2, #0
 800495c:	00e2      	lsls	r2, r4, #3
 800495e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004962:	00d9      	lsls	r1, r3, #3
 8004964:	460b      	mov	r3, r1
 8004966:	4614      	mov	r4, r2
 8004968:	195b      	adds	r3, r3, r5
 800496a:	eb44 0406 	adc.w	r4, r4, r6
 800496e:	f04f 0100 	mov.w	r1, #0
 8004972:	f04f 0200 	mov.w	r2, #0
 8004976:	0262      	lsls	r2, r4, #9
 8004978:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800497c:	0259      	lsls	r1, r3, #9
 800497e:	460b      	mov	r3, r1
 8004980:	4614      	mov	r4, r2
 8004982:	4618      	mov	r0, r3
 8004984:	4621      	mov	r1, r4
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f04f 0400 	mov.w	r4, #0
 800498c:	461a      	mov	r2, r3
 800498e:	4623      	mov	r3, r4
 8004990:	f7fc f97a 	bl	8000c88 <__aeabi_uldivmod>
 8004994:	4603      	mov	r3, r0
 8004996:	460c      	mov	r4, r1
 8004998:	60fb      	str	r3, [r7, #12]
 800499a:	e049      	b.n	8004a30 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800499c:	4b2f      	ldr	r3, [pc, #188]	; (8004a5c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	099b      	lsrs	r3, r3, #6
 80049a2:	f04f 0400 	mov.w	r4, #0
 80049a6:	f240 11ff 	movw	r1, #511	; 0x1ff
 80049aa:	f04f 0200 	mov.w	r2, #0
 80049ae:	ea03 0501 	and.w	r5, r3, r1
 80049b2:	ea04 0602 	and.w	r6, r4, r2
 80049b6:	4629      	mov	r1, r5
 80049b8:	4632      	mov	r2, r6
 80049ba:	f04f 0300 	mov.w	r3, #0
 80049be:	f04f 0400 	mov.w	r4, #0
 80049c2:	0154      	lsls	r4, r2, #5
 80049c4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80049c8:	014b      	lsls	r3, r1, #5
 80049ca:	4619      	mov	r1, r3
 80049cc:	4622      	mov	r2, r4
 80049ce:	1b49      	subs	r1, r1, r5
 80049d0:	eb62 0206 	sbc.w	r2, r2, r6
 80049d4:	f04f 0300 	mov.w	r3, #0
 80049d8:	f04f 0400 	mov.w	r4, #0
 80049dc:	0194      	lsls	r4, r2, #6
 80049de:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80049e2:	018b      	lsls	r3, r1, #6
 80049e4:	1a5b      	subs	r3, r3, r1
 80049e6:	eb64 0402 	sbc.w	r4, r4, r2
 80049ea:	f04f 0100 	mov.w	r1, #0
 80049ee:	f04f 0200 	mov.w	r2, #0
 80049f2:	00e2      	lsls	r2, r4, #3
 80049f4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80049f8:	00d9      	lsls	r1, r3, #3
 80049fa:	460b      	mov	r3, r1
 80049fc:	4614      	mov	r4, r2
 80049fe:	195b      	adds	r3, r3, r5
 8004a00:	eb44 0406 	adc.w	r4, r4, r6
 8004a04:	f04f 0100 	mov.w	r1, #0
 8004a08:	f04f 0200 	mov.w	r2, #0
 8004a0c:	02a2      	lsls	r2, r4, #10
 8004a0e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004a12:	0299      	lsls	r1, r3, #10
 8004a14:	460b      	mov	r3, r1
 8004a16:	4614      	mov	r4, r2
 8004a18:	4618      	mov	r0, r3
 8004a1a:	4621      	mov	r1, r4
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	f04f 0400 	mov.w	r4, #0
 8004a22:	461a      	mov	r2, r3
 8004a24:	4623      	mov	r3, r4
 8004a26:	f7fc f92f 	bl	8000c88 <__aeabi_uldivmod>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	460c      	mov	r4, r1
 8004a2e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004a30:	4b0a      	ldr	r3, [pc, #40]	; (8004a5c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	0c1b      	lsrs	r3, r3, #16
 8004a36:	f003 0303 	and.w	r3, r3, #3
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	005b      	lsls	r3, r3, #1
 8004a3e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004a40:	68fa      	ldr	r2, [r7, #12]
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a48:	60bb      	str	r3, [r7, #8]
      break;
 8004a4a:	e002      	b.n	8004a52 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a4c:	4b04      	ldr	r3, [pc, #16]	; (8004a60 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004a4e:	60bb      	str	r3, [r7, #8]
      break;
 8004a50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a52:	68bb      	ldr	r3, [r7, #8]
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3714      	adds	r7, #20
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a5c:	40023800 	.word	0x40023800
 8004a60:	00f42400 	.word	0x00f42400
 8004a64:	007a1200 	.word	0x007a1200

08004a68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a6c:	4b03      	ldr	r3, [pc, #12]	; (8004a7c <HAL_RCC_GetHCLKFreq+0x14>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop
 8004a7c:	2000000c 	.word	0x2000000c

08004a80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004a84:	f7ff fff0 	bl	8004a68 <HAL_RCC_GetHCLKFreq>
 8004a88:	4601      	mov	r1, r0
 8004a8a:	4b05      	ldr	r3, [pc, #20]	; (8004aa0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	0a9b      	lsrs	r3, r3, #10
 8004a90:	f003 0307 	and.w	r3, r3, #7
 8004a94:	4a03      	ldr	r2, [pc, #12]	; (8004aa4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a96:	5cd3      	ldrb	r3, [r2, r3]
 8004a98:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	40023800 	.word	0x40023800
 8004aa4:	080098a4 	.word	0x080098a4

08004aa8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b082      	sub	sp, #8
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d101      	bne.n	8004aba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e056      	b.n	8004b68 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d106      	bne.n	8004ada <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	f7fd fe11 	bl	80026fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2202      	movs	r2, #2
 8004ade:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004af0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	685a      	ldr	r2, [r3, #4]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	431a      	orrs	r2, r3
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	68db      	ldr	r3, [r3, #12]
 8004b00:	431a      	orrs	r2, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	691b      	ldr	r3, [r3, #16]
 8004b06:	431a      	orrs	r2, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	695b      	ldr	r3, [r3, #20]
 8004b0c:	431a      	orrs	r2, r3
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b16:	431a      	orrs	r2, r3
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	69db      	ldr	r3, [r3, #28]
 8004b1c:	431a      	orrs	r2, r3
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a1b      	ldr	r3, [r3, #32]
 8004b22:	ea42 0103 	orr.w	r1, r2, r3
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	430a      	orrs	r2, r1
 8004b30:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	699b      	ldr	r3, [r3, #24]
 8004b36:	0c1b      	lsrs	r3, r3, #16
 8004b38:	f003 0104 	and.w	r1, r3, #4
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	430a      	orrs	r2, r1
 8004b46:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	69da      	ldr	r2, [r3, #28]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b56:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2201      	movs	r2, #1
 8004b62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004b66:	2300      	movs	r3, #0
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3708      	adds	r7, #8
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b082      	sub	sp, #8
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d101      	bne.n	8004b82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e01d      	b.n	8004bbe <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b88:	b2db      	uxtb	r3, r3
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d106      	bne.n	8004b9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f7fd fdf8 	bl	800278c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2202      	movs	r2, #2
 8004ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	3304      	adds	r3, #4
 8004bac:	4619      	mov	r1, r3
 8004bae:	4610      	mov	r0, r2
 8004bb0:	f000 fa1e 	bl	8004ff0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004bbc:	2300      	movs	r3, #0
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3708      	adds	r7, #8
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004bc6:	b480      	push	{r7}
 8004bc8:	b085      	sub	sp, #20
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	68da      	ldr	r2, [r3, #12]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f042 0201 	orr.w	r2, r2, #1
 8004bdc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	f003 0307 	and.w	r3, r3, #7
 8004be8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2b06      	cmp	r3, #6
 8004bee:	d007      	beq.n	8004c00 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f042 0201 	orr.w	r2, r2, #1
 8004bfe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c00:	2300      	movs	r3, #0
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3714      	adds	r7, #20
 8004c06:	46bd      	mov	sp, r7
 8004c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0c:	4770      	bx	lr

08004c0e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c0e:	b580      	push	{r7, lr}
 8004c10:	b082      	sub	sp, #8
 8004c12:	af00      	add	r7, sp, #0
 8004c14:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	691b      	ldr	r3, [r3, #16]
 8004c1c:	f003 0302 	and.w	r3, r3, #2
 8004c20:	2b02      	cmp	r3, #2
 8004c22:	d122      	bne.n	8004c6a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	f003 0302 	and.w	r3, r3, #2
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d11b      	bne.n	8004c6a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f06f 0202 	mvn.w	r2, #2
 8004c3a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	699b      	ldr	r3, [r3, #24]
 8004c48:	f003 0303 	and.w	r3, r3, #3
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d003      	beq.n	8004c58 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f000 f9af 	bl	8004fb4 <HAL_TIM_IC_CaptureCallback>
 8004c56:	e005      	b.n	8004c64 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f000 f9a1 	bl	8004fa0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f000 f9b2 	bl	8004fc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	691b      	ldr	r3, [r3, #16]
 8004c70:	f003 0304 	and.w	r3, r3, #4
 8004c74:	2b04      	cmp	r3, #4
 8004c76:	d122      	bne.n	8004cbe <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68db      	ldr	r3, [r3, #12]
 8004c7e:	f003 0304 	and.w	r3, r3, #4
 8004c82:	2b04      	cmp	r3, #4
 8004c84:	d11b      	bne.n	8004cbe <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f06f 0204 	mvn.w	r2, #4
 8004c8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2202      	movs	r2, #2
 8004c94:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	699b      	ldr	r3, [r3, #24]
 8004c9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d003      	beq.n	8004cac <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f000 f985 	bl	8004fb4 <HAL_TIM_IC_CaptureCallback>
 8004caa:	e005      	b.n	8004cb8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f000 f977 	bl	8004fa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f000 f988 	bl	8004fc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	691b      	ldr	r3, [r3, #16]
 8004cc4:	f003 0308 	and.w	r3, r3, #8
 8004cc8:	2b08      	cmp	r3, #8
 8004cca:	d122      	bne.n	8004d12 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	68db      	ldr	r3, [r3, #12]
 8004cd2:	f003 0308 	and.w	r3, r3, #8
 8004cd6:	2b08      	cmp	r3, #8
 8004cd8:	d11b      	bne.n	8004d12 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f06f 0208 	mvn.w	r2, #8
 8004ce2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2204      	movs	r2, #4
 8004ce8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	69db      	ldr	r3, [r3, #28]
 8004cf0:	f003 0303 	and.w	r3, r3, #3
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d003      	beq.n	8004d00 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 f95b 	bl	8004fb4 <HAL_TIM_IC_CaptureCallback>
 8004cfe:	e005      	b.n	8004d0c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f000 f94d 	bl	8004fa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f000 f95e 	bl	8004fc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	691b      	ldr	r3, [r3, #16]
 8004d18:	f003 0310 	and.w	r3, r3, #16
 8004d1c:	2b10      	cmp	r3, #16
 8004d1e:	d122      	bne.n	8004d66 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	68db      	ldr	r3, [r3, #12]
 8004d26:	f003 0310 	and.w	r3, r3, #16
 8004d2a:	2b10      	cmp	r3, #16
 8004d2c:	d11b      	bne.n	8004d66 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f06f 0210 	mvn.w	r2, #16
 8004d36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2208      	movs	r2, #8
 8004d3c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	69db      	ldr	r3, [r3, #28]
 8004d44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d003      	beq.n	8004d54 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f000 f931 	bl	8004fb4 <HAL_TIM_IC_CaptureCallback>
 8004d52:	e005      	b.n	8004d60 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f000 f923 	bl	8004fa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f000 f934 	bl	8004fc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	691b      	ldr	r3, [r3, #16]
 8004d6c:	f003 0301 	and.w	r3, r3, #1
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d10e      	bne.n	8004d92 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	f003 0301 	and.w	r3, r3, #1
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d107      	bne.n	8004d92 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f06f 0201 	mvn.w	r2, #1
 8004d8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f000 f8fd 	bl	8004f8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	691b      	ldr	r3, [r3, #16]
 8004d98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d9c:	2b80      	cmp	r3, #128	; 0x80
 8004d9e:	d10e      	bne.n	8004dbe <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004daa:	2b80      	cmp	r3, #128	; 0x80
 8004dac:	d107      	bne.n	8004dbe <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004db6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f000 fad9 	bl	8005370 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dc8:	2b40      	cmp	r3, #64	; 0x40
 8004dca:	d10e      	bne.n	8004dea <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	68db      	ldr	r3, [r3, #12]
 8004dd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dd6:	2b40      	cmp	r3, #64	; 0x40
 8004dd8:	d107      	bne.n	8004dea <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004de2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f000 f8f9 	bl	8004fdc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	691b      	ldr	r3, [r3, #16]
 8004df0:	f003 0320 	and.w	r3, r3, #32
 8004df4:	2b20      	cmp	r3, #32
 8004df6:	d10e      	bne.n	8004e16 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	f003 0320 	and.w	r3, r3, #32
 8004e02:	2b20      	cmp	r3, #32
 8004e04:	d107      	bne.n	8004e16 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f06f 0220 	mvn.w	r2, #32
 8004e0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f000 faa3 	bl	800535c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e16:	bf00      	nop
 8004e18:	3708      	adds	r7, #8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}

08004e1e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e1e:	b580      	push	{r7, lr}
 8004e20:	b084      	sub	sp, #16
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6078      	str	r0, [r7, #4]
 8004e26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d101      	bne.n	8004e36 <HAL_TIM_ConfigClockSource+0x18>
 8004e32:	2302      	movs	r3, #2
 8004e34:	e0a6      	b.n	8004f84 <HAL_TIM_ConfigClockSource+0x166>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2201      	movs	r2, #1
 8004e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2202      	movs	r2, #2
 8004e42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004e54:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e5c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	68fa      	ldr	r2, [r7, #12]
 8004e64:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	2b40      	cmp	r3, #64	; 0x40
 8004e6c:	d067      	beq.n	8004f3e <HAL_TIM_ConfigClockSource+0x120>
 8004e6e:	2b40      	cmp	r3, #64	; 0x40
 8004e70:	d80b      	bhi.n	8004e8a <HAL_TIM_ConfigClockSource+0x6c>
 8004e72:	2b10      	cmp	r3, #16
 8004e74:	d073      	beq.n	8004f5e <HAL_TIM_ConfigClockSource+0x140>
 8004e76:	2b10      	cmp	r3, #16
 8004e78:	d802      	bhi.n	8004e80 <HAL_TIM_ConfigClockSource+0x62>
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d06f      	beq.n	8004f5e <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004e7e:	e078      	b.n	8004f72 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004e80:	2b20      	cmp	r3, #32
 8004e82:	d06c      	beq.n	8004f5e <HAL_TIM_ConfigClockSource+0x140>
 8004e84:	2b30      	cmp	r3, #48	; 0x30
 8004e86:	d06a      	beq.n	8004f5e <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004e88:	e073      	b.n	8004f72 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004e8a:	2b70      	cmp	r3, #112	; 0x70
 8004e8c:	d00d      	beq.n	8004eaa <HAL_TIM_ConfigClockSource+0x8c>
 8004e8e:	2b70      	cmp	r3, #112	; 0x70
 8004e90:	d804      	bhi.n	8004e9c <HAL_TIM_ConfigClockSource+0x7e>
 8004e92:	2b50      	cmp	r3, #80	; 0x50
 8004e94:	d033      	beq.n	8004efe <HAL_TIM_ConfigClockSource+0xe0>
 8004e96:	2b60      	cmp	r3, #96	; 0x60
 8004e98:	d041      	beq.n	8004f1e <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004e9a:	e06a      	b.n	8004f72 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004e9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ea0:	d066      	beq.n	8004f70 <HAL_TIM_ConfigClockSource+0x152>
 8004ea2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ea6:	d017      	beq.n	8004ed8 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004ea8:	e063      	b.n	8004f72 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6818      	ldr	r0, [r3, #0]
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	6899      	ldr	r1, [r3, #8]
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	685a      	ldr	r2, [r3, #4]
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	68db      	ldr	r3, [r3, #12]
 8004eba:	f000 f9b3 	bl	8005224 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004ecc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	68fa      	ldr	r2, [r7, #12]
 8004ed4:	609a      	str	r2, [r3, #8]
      break;
 8004ed6:	e04c      	b.n	8004f72 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6818      	ldr	r0, [r3, #0]
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	6899      	ldr	r1, [r3, #8]
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	685a      	ldr	r2, [r3, #4]
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	f000 f99c 	bl	8005224 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	689a      	ldr	r2, [r3, #8]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004efa:	609a      	str	r2, [r3, #8]
      break;
 8004efc:	e039      	b.n	8004f72 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6818      	ldr	r0, [r3, #0]
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	6859      	ldr	r1, [r3, #4]
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	68db      	ldr	r3, [r3, #12]
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	f000 f910 	bl	8005130 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	2150      	movs	r1, #80	; 0x50
 8004f16:	4618      	mov	r0, r3
 8004f18:	f000 f969 	bl	80051ee <TIM_ITRx_SetConfig>
      break;
 8004f1c:	e029      	b.n	8004f72 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6818      	ldr	r0, [r3, #0]
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	6859      	ldr	r1, [r3, #4]
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	68db      	ldr	r3, [r3, #12]
 8004f2a:	461a      	mov	r2, r3
 8004f2c:	f000 f92f 	bl	800518e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2160      	movs	r1, #96	; 0x60
 8004f36:	4618      	mov	r0, r3
 8004f38:	f000 f959 	bl	80051ee <TIM_ITRx_SetConfig>
      break;
 8004f3c:	e019      	b.n	8004f72 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6818      	ldr	r0, [r3, #0]
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	6859      	ldr	r1, [r3, #4]
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	68db      	ldr	r3, [r3, #12]
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	f000 f8f0 	bl	8005130 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2140      	movs	r1, #64	; 0x40
 8004f56:	4618      	mov	r0, r3
 8004f58:	f000 f949 	bl	80051ee <TIM_ITRx_SetConfig>
      break;
 8004f5c:	e009      	b.n	8004f72 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4619      	mov	r1, r3
 8004f68:	4610      	mov	r0, r2
 8004f6a:	f000 f940 	bl	80051ee <TIM_ITRx_SetConfig>
      break;
 8004f6e:	e000      	b.n	8004f72 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004f70:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2201      	movs	r2, #1
 8004f76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f82:	2300      	movs	r3, #0
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3710      	adds	r7, #16
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}

08004f8c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b083      	sub	sp, #12
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004f94:	bf00      	nop
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004fa8:	bf00      	nop
 8004faa:	370c      	adds	r7, #12
 8004fac:	46bd      	mov	sp, r7
 8004fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb2:	4770      	bx	lr

08004fb4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b083      	sub	sp, #12
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004fbc:	bf00      	nop
 8004fbe:	370c      	adds	r7, #12
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b083      	sub	sp, #12
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004fd0:	bf00      	nop
 8004fd2:	370c      	adds	r7, #12
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr

08004fdc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b083      	sub	sp, #12
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004fe4:	bf00      	nop
 8004fe6:	370c      	adds	r7, #12
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr

08004ff0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b085      	sub	sp, #20
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
 8004ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a40      	ldr	r2, [pc, #256]	; (8005104 <TIM_Base_SetConfig+0x114>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d013      	beq.n	8005030 <TIM_Base_SetConfig+0x40>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800500e:	d00f      	beq.n	8005030 <TIM_Base_SetConfig+0x40>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	4a3d      	ldr	r2, [pc, #244]	; (8005108 <TIM_Base_SetConfig+0x118>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d00b      	beq.n	8005030 <TIM_Base_SetConfig+0x40>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	4a3c      	ldr	r2, [pc, #240]	; (800510c <TIM_Base_SetConfig+0x11c>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d007      	beq.n	8005030 <TIM_Base_SetConfig+0x40>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	4a3b      	ldr	r2, [pc, #236]	; (8005110 <TIM_Base_SetConfig+0x120>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d003      	beq.n	8005030 <TIM_Base_SetConfig+0x40>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	4a3a      	ldr	r2, [pc, #232]	; (8005114 <TIM_Base_SetConfig+0x124>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d108      	bne.n	8005042 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005036:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	68fa      	ldr	r2, [r7, #12]
 800503e:	4313      	orrs	r3, r2
 8005040:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	4a2f      	ldr	r2, [pc, #188]	; (8005104 <TIM_Base_SetConfig+0x114>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d02b      	beq.n	80050a2 <TIM_Base_SetConfig+0xb2>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005050:	d027      	beq.n	80050a2 <TIM_Base_SetConfig+0xb2>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a2c      	ldr	r2, [pc, #176]	; (8005108 <TIM_Base_SetConfig+0x118>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d023      	beq.n	80050a2 <TIM_Base_SetConfig+0xb2>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a2b      	ldr	r2, [pc, #172]	; (800510c <TIM_Base_SetConfig+0x11c>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d01f      	beq.n	80050a2 <TIM_Base_SetConfig+0xb2>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a2a      	ldr	r2, [pc, #168]	; (8005110 <TIM_Base_SetConfig+0x120>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d01b      	beq.n	80050a2 <TIM_Base_SetConfig+0xb2>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a29      	ldr	r2, [pc, #164]	; (8005114 <TIM_Base_SetConfig+0x124>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d017      	beq.n	80050a2 <TIM_Base_SetConfig+0xb2>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	4a28      	ldr	r2, [pc, #160]	; (8005118 <TIM_Base_SetConfig+0x128>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d013      	beq.n	80050a2 <TIM_Base_SetConfig+0xb2>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4a27      	ldr	r2, [pc, #156]	; (800511c <TIM_Base_SetConfig+0x12c>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d00f      	beq.n	80050a2 <TIM_Base_SetConfig+0xb2>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4a26      	ldr	r2, [pc, #152]	; (8005120 <TIM_Base_SetConfig+0x130>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d00b      	beq.n	80050a2 <TIM_Base_SetConfig+0xb2>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a25      	ldr	r2, [pc, #148]	; (8005124 <TIM_Base_SetConfig+0x134>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d007      	beq.n	80050a2 <TIM_Base_SetConfig+0xb2>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a24      	ldr	r2, [pc, #144]	; (8005128 <TIM_Base_SetConfig+0x138>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d003      	beq.n	80050a2 <TIM_Base_SetConfig+0xb2>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a23      	ldr	r2, [pc, #140]	; (800512c <TIM_Base_SetConfig+0x13c>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d108      	bne.n	80050b4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	68db      	ldr	r3, [r3, #12]
 80050ae:	68fa      	ldr	r2, [r7, #12]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	695b      	ldr	r3, [r3, #20]
 80050be:	4313      	orrs	r3, r2
 80050c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	68fa      	ldr	r2, [r7, #12]
 80050c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	689a      	ldr	r2, [r3, #8]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	4a0a      	ldr	r2, [pc, #40]	; (8005104 <TIM_Base_SetConfig+0x114>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d003      	beq.n	80050e8 <TIM_Base_SetConfig+0xf8>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	4a0c      	ldr	r2, [pc, #48]	; (8005114 <TIM_Base_SetConfig+0x124>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d103      	bne.n	80050f0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	691a      	ldr	r2, [r3, #16]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	615a      	str	r2, [r3, #20]
}
 80050f6:	bf00      	nop
 80050f8:	3714      	adds	r7, #20
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	40010000 	.word	0x40010000
 8005108:	40000400 	.word	0x40000400
 800510c:	40000800 	.word	0x40000800
 8005110:	40000c00 	.word	0x40000c00
 8005114:	40010400 	.word	0x40010400
 8005118:	40014000 	.word	0x40014000
 800511c:	40014400 	.word	0x40014400
 8005120:	40014800 	.word	0x40014800
 8005124:	40001800 	.word	0x40001800
 8005128:	40001c00 	.word	0x40001c00
 800512c:	40002000 	.word	0x40002000

08005130 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005130:	b480      	push	{r7}
 8005132:	b087      	sub	sp, #28
 8005134:	af00      	add	r7, sp, #0
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6a1b      	ldr	r3, [r3, #32]
 8005140:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	6a1b      	ldr	r3, [r3, #32]
 8005146:	f023 0201 	bic.w	r2, r3, #1
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	699b      	ldr	r3, [r3, #24]
 8005152:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800515a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	011b      	lsls	r3, r3, #4
 8005160:	693a      	ldr	r2, [r7, #16]
 8005162:	4313      	orrs	r3, r2
 8005164:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	f023 030a 	bic.w	r3, r3, #10
 800516c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800516e:	697a      	ldr	r2, [r7, #20]
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	4313      	orrs	r3, r2
 8005174:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	693a      	ldr	r2, [r7, #16]
 800517a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	697a      	ldr	r2, [r7, #20]
 8005180:	621a      	str	r2, [r3, #32]
}
 8005182:	bf00      	nop
 8005184:	371c      	adds	r7, #28
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr

0800518e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800518e:	b480      	push	{r7}
 8005190:	b087      	sub	sp, #28
 8005192:	af00      	add	r7, sp, #0
 8005194:	60f8      	str	r0, [r7, #12]
 8005196:	60b9      	str	r1, [r7, #8]
 8005198:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	6a1b      	ldr	r3, [r3, #32]
 800519e:	f023 0210 	bic.w	r2, r3, #16
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	699b      	ldr	r3, [r3, #24]
 80051aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6a1b      	ldr	r3, [r3, #32]
 80051b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80051b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	031b      	lsls	r3, r3, #12
 80051be:	697a      	ldr	r2, [r7, #20]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80051ca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	011b      	lsls	r3, r3, #4
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	697a      	ldr	r2, [r7, #20]
 80051da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	693a      	ldr	r2, [r7, #16]
 80051e0:	621a      	str	r2, [r3, #32]
}
 80051e2:	bf00      	nop
 80051e4:	371c      	adds	r7, #28
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr

080051ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051ee:	b480      	push	{r7}
 80051f0:	b085      	sub	sp, #20
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
 80051f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005204:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005206:	683a      	ldr	r2, [r7, #0]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	4313      	orrs	r3, r2
 800520c:	f043 0307 	orr.w	r3, r3, #7
 8005210:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	68fa      	ldr	r2, [r7, #12]
 8005216:	609a      	str	r2, [r3, #8]
}
 8005218:	bf00      	nop
 800521a:	3714      	adds	r7, #20
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr

08005224 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005224:	b480      	push	{r7}
 8005226:	b087      	sub	sp, #28
 8005228:	af00      	add	r7, sp, #0
 800522a:	60f8      	str	r0, [r7, #12]
 800522c:	60b9      	str	r1, [r7, #8]
 800522e:	607a      	str	r2, [r7, #4]
 8005230:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800523e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	021a      	lsls	r2, r3, #8
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	431a      	orrs	r2, r3
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	4313      	orrs	r3, r2
 800524c:	697a      	ldr	r2, [r7, #20]
 800524e:	4313      	orrs	r3, r2
 8005250:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	697a      	ldr	r2, [r7, #20]
 8005256:	609a      	str	r2, [r3, #8]
}
 8005258:	bf00      	nop
 800525a:	371c      	adds	r7, #28
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr

08005264 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005264:	b480      	push	{r7}
 8005266:	b085      	sub	sp, #20
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005274:	2b01      	cmp	r3, #1
 8005276:	d101      	bne.n	800527c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005278:	2302      	movs	r3, #2
 800527a:	e05a      	b.n	8005332 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2201      	movs	r2, #1
 8005280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2202      	movs	r2, #2
 8005288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	68fa      	ldr	r2, [r7, #12]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	68fa      	ldr	r2, [r7, #12]
 80052b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a21      	ldr	r2, [pc, #132]	; (8005340 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d022      	beq.n	8005306 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052c8:	d01d      	beq.n	8005306 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a1d      	ldr	r2, [pc, #116]	; (8005344 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d018      	beq.n	8005306 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a1b      	ldr	r2, [pc, #108]	; (8005348 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d013      	beq.n	8005306 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a1a      	ldr	r2, [pc, #104]	; (800534c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d00e      	beq.n	8005306 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a18      	ldr	r2, [pc, #96]	; (8005350 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d009      	beq.n	8005306 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a17      	ldr	r2, [pc, #92]	; (8005354 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d004      	beq.n	8005306 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a15      	ldr	r2, [pc, #84]	; (8005358 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d10c      	bne.n	8005320 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800530c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	68ba      	ldr	r2, [r7, #8]
 8005314:	4313      	orrs	r3, r2
 8005316:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	68ba      	ldr	r2, [r7, #8]
 800531e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005330:	2300      	movs	r3, #0
}
 8005332:	4618      	mov	r0, r3
 8005334:	3714      	adds	r7, #20
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr
 800533e:	bf00      	nop
 8005340:	40010000 	.word	0x40010000
 8005344:	40000400 	.word	0x40000400
 8005348:	40000800 	.word	0x40000800
 800534c:	40000c00 	.word	0x40000c00
 8005350:	40010400 	.word	0x40010400
 8005354:	40014000 	.word	0x40014000
 8005358:	40001800 	.word	0x40001800

0800535c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005364:	bf00      	nop
 8005366:	370c      	adds	r7, #12
 8005368:	46bd      	mov	sp, r7
 800536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536e:	4770      	bx	lr

08005370 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005370:	b480      	push	{r7}
 8005372:	b083      	sub	sp, #12
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005378:	bf00      	nop
 800537a:	370c      	adds	r7, #12
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr

08005384 <__errno>:
 8005384:	4b01      	ldr	r3, [pc, #4]	; (800538c <__errno+0x8>)
 8005386:	6818      	ldr	r0, [r3, #0]
 8005388:	4770      	bx	lr
 800538a:	bf00      	nop
 800538c:	20000018 	.word	0x20000018

08005390 <__libc_init_array>:
 8005390:	b570      	push	{r4, r5, r6, lr}
 8005392:	4e0d      	ldr	r6, [pc, #52]	; (80053c8 <__libc_init_array+0x38>)
 8005394:	4c0d      	ldr	r4, [pc, #52]	; (80053cc <__libc_init_array+0x3c>)
 8005396:	1ba4      	subs	r4, r4, r6
 8005398:	10a4      	asrs	r4, r4, #2
 800539a:	2500      	movs	r5, #0
 800539c:	42a5      	cmp	r5, r4
 800539e:	d109      	bne.n	80053b4 <__libc_init_array+0x24>
 80053a0:	4e0b      	ldr	r6, [pc, #44]	; (80053d0 <__libc_init_array+0x40>)
 80053a2:	4c0c      	ldr	r4, [pc, #48]	; (80053d4 <__libc_init_array+0x44>)
 80053a4:	f004 fa56 	bl	8009854 <_init>
 80053a8:	1ba4      	subs	r4, r4, r6
 80053aa:	10a4      	asrs	r4, r4, #2
 80053ac:	2500      	movs	r5, #0
 80053ae:	42a5      	cmp	r5, r4
 80053b0:	d105      	bne.n	80053be <__libc_init_array+0x2e>
 80053b2:	bd70      	pop	{r4, r5, r6, pc}
 80053b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80053b8:	4798      	blx	r3
 80053ba:	3501      	adds	r5, #1
 80053bc:	e7ee      	b.n	800539c <__libc_init_array+0xc>
 80053be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80053c2:	4798      	blx	r3
 80053c4:	3501      	adds	r5, #1
 80053c6:	e7f2      	b.n	80053ae <__libc_init_array+0x1e>
 80053c8:	08009b8c 	.word	0x08009b8c
 80053cc:	08009b8c 	.word	0x08009b8c
 80053d0:	08009b8c 	.word	0x08009b8c
 80053d4:	08009b90 	.word	0x08009b90

080053d8 <memset>:
 80053d8:	4402      	add	r2, r0
 80053da:	4603      	mov	r3, r0
 80053dc:	4293      	cmp	r3, r2
 80053de:	d100      	bne.n	80053e2 <memset+0xa>
 80053e0:	4770      	bx	lr
 80053e2:	f803 1b01 	strb.w	r1, [r3], #1
 80053e6:	e7f9      	b.n	80053dc <memset+0x4>

080053e8 <__cvt>:
 80053e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053ec:	ec55 4b10 	vmov	r4, r5, d0
 80053f0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80053f2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80053f6:	2d00      	cmp	r5, #0
 80053f8:	460e      	mov	r6, r1
 80053fa:	4691      	mov	r9, r2
 80053fc:	4619      	mov	r1, r3
 80053fe:	bfb8      	it	lt
 8005400:	4622      	movlt	r2, r4
 8005402:	462b      	mov	r3, r5
 8005404:	f027 0720 	bic.w	r7, r7, #32
 8005408:	bfbb      	ittet	lt
 800540a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800540e:	461d      	movlt	r5, r3
 8005410:	2300      	movge	r3, #0
 8005412:	232d      	movlt	r3, #45	; 0x2d
 8005414:	bfb8      	it	lt
 8005416:	4614      	movlt	r4, r2
 8005418:	2f46      	cmp	r7, #70	; 0x46
 800541a:	700b      	strb	r3, [r1, #0]
 800541c:	d004      	beq.n	8005428 <__cvt+0x40>
 800541e:	2f45      	cmp	r7, #69	; 0x45
 8005420:	d100      	bne.n	8005424 <__cvt+0x3c>
 8005422:	3601      	adds	r6, #1
 8005424:	2102      	movs	r1, #2
 8005426:	e000      	b.n	800542a <__cvt+0x42>
 8005428:	2103      	movs	r1, #3
 800542a:	ab03      	add	r3, sp, #12
 800542c:	9301      	str	r3, [sp, #4]
 800542e:	ab02      	add	r3, sp, #8
 8005430:	9300      	str	r3, [sp, #0]
 8005432:	4632      	mov	r2, r6
 8005434:	4653      	mov	r3, sl
 8005436:	ec45 4b10 	vmov	d0, r4, r5
 800543a:	f001 fd75 	bl	8006f28 <_dtoa_r>
 800543e:	2f47      	cmp	r7, #71	; 0x47
 8005440:	4680      	mov	r8, r0
 8005442:	d102      	bne.n	800544a <__cvt+0x62>
 8005444:	f019 0f01 	tst.w	r9, #1
 8005448:	d026      	beq.n	8005498 <__cvt+0xb0>
 800544a:	2f46      	cmp	r7, #70	; 0x46
 800544c:	eb08 0906 	add.w	r9, r8, r6
 8005450:	d111      	bne.n	8005476 <__cvt+0x8e>
 8005452:	f898 3000 	ldrb.w	r3, [r8]
 8005456:	2b30      	cmp	r3, #48	; 0x30
 8005458:	d10a      	bne.n	8005470 <__cvt+0x88>
 800545a:	2200      	movs	r2, #0
 800545c:	2300      	movs	r3, #0
 800545e:	4620      	mov	r0, r4
 8005460:	4629      	mov	r1, r5
 8005462:	f7fb fb31 	bl	8000ac8 <__aeabi_dcmpeq>
 8005466:	b918      	cbnz	r0, 8005470 <__cvt+0x88>
 8005468:	f1c6 0601 	rsb	r6, r6, #1
 800546c:	f8ca 6000 	str.w	r6, [sl]
 8005470:	f8da 3000 	ldr.w	r3, [sl]
 8005474:	4499      	add	r9, r3
 8005476:	2200      	movs	r2, #0
 8005478:	2300      	movs	r3, #0
 800547a:	4620      	mov	r0, r4
 800547c:	4629      	mov	r1, r5
 800547e:	f7fb fb23 	bl	8000ac8 <__aeabi_dcmpeq>
 8005482:	b938      	cbnz	r0, 8005494 <__cvt+0xac>
 8005484:	2230      	movs	r2, #48	; 0x30
 8005486:	9b03      	ldr	r3, [sp, #12]
 8005488:	454b      	cmp	r3, r9
 800548a:	d205      	bcs.n	8005498 <__cvt+0xb0>
 800548c:	1c59      	adds	r1, r3, #1
 800548e:	9103      	str	r1, [sp, #12]
 8005490:	701a      	strb	r2, [r3, #0]
 8005492:	e7f8      	b.n	8005486 <__cvt+0x9e>
 8005494:	f8cd 900c 	str.w	r9, [sp, #12]
 8005498:	9b03      	ldr	r3, [sp, #12]
 800549a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800549c:	eba3 0308 	sub.w	r3, r3, r8
 80054a0:	4640      	mov	r0, r8
 80054a2:	6013      	str	r3, [r2, #0]
 80054a4:	b004      	add	sp, #16
 80054a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080054aa <__exponent>:
 80054aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80054ac:	2900      	cmp	r1, #0
 80054ae:	4604      	mov	r4, r0
 80054b0:	bfba      	itte	lt
 80054b2:	4249      	neglt	r1, r1
 80054b4:	232d      	movlt	r3, #45	; 0x2d
 80054b6:	232b      	movge	r3, #43	; 0x2b
 80054b8:	2909      	cmp	r1, #9
 80054ba:	f804 2b02 	strb.w	r2, [r4], #2
 80054be:	7043      	strb	r3, [r0, #1]
 80054c0:	dd20      	ble.n	8005504 <__exponent+0x5a>
 80054c2:	f10d 0307 	add.w	r3, sp, #7
 80054c6:	461f      	mov	r7, r3
 80054c8:	260a      	movs	r6, #10
 80054ca:	fb91 f5f6 	sdiv	r5, r1, r6
 80054ce:	fb06 1115 	mls	r1, r6, r5, r1
 80054d2:	3130      	adds	r1, #48	; 0x30
 80054d4:	2d09      	cmp	r5, #9
 80054d6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80054da:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 80054de:	4629      	mov	r1, r5
 80054e0:	dc09      	bgt.n	80054f6 <__exponent+0x4c>
 80054e2:	3130      	adds	r1, #48	; 0x30
 80054e4:	3b02      	subs	r3, #2
 80054e6:	f802 1c01 	strb.w	r1, [r2, #-1]
 80054ea:	42bb      	cmp	r3, r7
 80054ec:	4622      	mov	r2, r4
 80054ee:	d304      	bcc.n	80054fa <__exponent+0x50>
 80054f0:	1a10      	subs	r0, r2, r0
 80054f2:	b003      	add	sp, #12
 80054f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054f6:	4613      	mov	r3, r2
 80054f8:	e7e7      	b.n	80054ca <__exponent+0x20>
 80054fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80054fe:	f804 2b01 	strb.w	r2, [r4], #1
 8005502:	e7f2      	b.n	80054ea <__exponent+0x40>
 8005504:	2330      	movs	r3, #48	; 0x30
 8005506:	4419      	add	r1, r3
 8005508:	7083      	strb	r3, [r0, #2]
 800550a:	1d02      	adds	r2, r0, #4
 800550c:	70c1      	strb	r1, [r0, #3]
 800550e:	e7ef      	b.n	80054f0 <__exponent+0x46>

08005510 <_printf_float>:
 8005510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005514:	b08d      	sub	sp, #52	; 0x34
 8005516:	460c      	mov	r4, r1
 8005518:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800551c:	4616      	mov	r6, r2
 800551e:	461f      	mov	r7, r3
 8005520:	4605      	mov	r5, r0
 8005522:	f002 fde5 	bl	80080f0 <_localeconv_r>
 8005526:	6803      	ldr	r3, [r0, #0]
 8005528:	9304      	str	r3, [sp, #16]
 800552a:	4618      	mov	r0, r3
 800552c:	f7fa fe50 	bl	80001d0 <strlen>
 8005530:	2300      	movs	r3, #0
 8005532:	930a      	str	r3, [sp, #40]	; 0x28
 8005534:	f8d8 3000 	ldr.w	r3, [r8]
 8005538:	9005      	str	r0, [sp, #20]
 800553a:	3307      	adds	r3, #7
 800553c:	f023 0307 	bic.w	r3, r3, #7
 8005540:	f103 0208 	add.w	r2, r3, #8
 8005544:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005548:	f8d4 b000 	ldr.w	fp, [r4]
 800554c:	f8c8 2000 	str.w	r2, [r8]
 8005550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005554:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005558:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800555c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005560:	9307      	str	r3, [sp, #28]
 8005562:	f8cd 8018 	str.w	r8, [sp, #24]
 8005566:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800556a:	4ba7      	ldr	r3, [pc, #668]	; (8005808 <_printf_float+0x2f8>)
 800556c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005570:	f7fb fadc 	bl	8000b2c <__aeabi_dcmpun>
 8005574:	bb70      	cbnz	r0, 80055d4 <_printf_float+0xc4>
 8005576:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800557a:	4ba3      	ldr	r3, [pc, #652]	; (8005808 <_printf_float+0x2f8>)
 800557c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005580:	f7fb fab6 	bl	8000af0 <__aeabi_dcmple>
 8005584:	bb30      	cbnz	r0, 80055d4 <_printf_float+0xc4>
 8005586:	2200      	movs	r2, #0
 8005588:	2300      	movs	r3, #0
 800558a:	4640      	mov	r0, r8
 800558c:	4649      	mov	r1, r9
 800558e:	f7fb faa5 	bl	8000adc <__aeabi_dcmplt>
 8005592:	b110      	cbz	r0, 800559a <_printf_float+0x8a>
 8005594:	232d      	movs	r3, #45	; 0x2d
 8005596:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800559a:	4a9c      	ldr	r2, [pc, #624]	; (800580c <_printf_float+0x2fc>)
 800559c:	4b9c      	ldr	r3, [pc, #624]	; (8005810 <_printf_float+0x300>)
 800559e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80055a2:	bf8c      	ite	hi
 80055a4:	4690      	movhi	r8, r2
 80055a6:	4698      	movls	r8, r3
 80055a8:	2303      	movs	r3, #3
 80055aa:	f02b 0204 	bic.w	r2, fp, #4
 80055ae:	6123      	str	r3, [r4, #16]
 80055b0:	6022      	str	r2, [r4, #0]
 80055b2:	f04f 0900 	mov.w	r9, #0
 80055b6:	9700      	str	r7, [sp, #0]
 80055b8:	4633      	mov	r3, r6
 80055ba:	aa0b      	add	r2, sp, #44	; 0x2c
 80055bc:	4621      	mov	r1, r4
 80055be:	4628      	mov	r0, r5
 80055c0:	f000 f9e6 	bl	8005990 <_printf_common>
 80055c4:	3001      	adds	r0, #1
 80055c6:	f040 808d 	bne.w	80056e4 <_printf_float+0x1d4>
 80055ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80055ce:	b00d      	add	sp, #52	; 0x34
 80055d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055d4:	4642      	mov	r2, r8
 80055d6:	464b      	mov	r3, r9
 80055d8:	4640      	mov	r0, r8
 80055da:	4649      	mov	r1, r9
 80055dc:	f7fb faa6 	bl	8000b2c <__aeabi_dcmpun>
 80055e0:	b110      	cbz	r0, 80055e8 <_printf_float+0xd8>
 80055e2:	4a8c      	ldr	r2, [pc, #560]	; (8005814 <_printf_float+0x304>)
 80055e4:	4b8c      	ldr	r3, [pc, #560]	; (8005818 <_printf_float+0x308>)
 80055e6:	e7da      	b.n	800559e <_printf_float+0x8e>
 80055e8:	6861      	ldr	r1, [r4, #4]
 80055ea:	1c4b      	adds	r3, r1, #1
 80055ec:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80055f0:	a80a      	add	r0, sp, #40	; 0x28
 80055f2:	d13e      	bne.n	8005672 <_printf_float+0x162>
 80055f4:	2306      	movs	r3, #6
 80055f6:	6063      	str	r3, [r4, #4]
 80055f8:	2300      	movs	r3, #0
 80055fa:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80055fe:	ab09      	add	r3, sp, #36	; 0x24
 8005600:	9300      	str	r3, [sp, #0]
 8005602:	ec49 8b10 	vmov	d0, r8, r9
 8005606:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800560a:	6022      	str	r2, [r4, #0]
 800560c:	f8cd a004 	str.w	sl, [sp, #4]
 8005610:	6861      	ldr	r1, [r4, #4]
 8005612:	4628      	mov	r0, r5
 8005614:	f7ff fee8 	bl	80053e8 <__cvt>
 8005618:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800561c:	2b47      	cmp	r3, #71	; 0x47
 800561e:	4680      	mov	r8, r0
 8005620:	d109      	bne.n	8005636 <_printf_float+0x126>
 8005622:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005624:	1cd8      	adds	r0, r3, #3
 8005626:	db02      	blt.n	800562e <_printf_float+0x11e>
 8005628:	6862      	ldr	r2, [r4, #4]
 800562a:	4293      	cmp	r3, r2
 800562c:	dd47      	ble.n	80056be <_printf_float+0x1ae>
 800562e:	f1aa 0a02 	sub.w	sl, sl, #2
 8005632:	fa5f fa8a 	uxtb.w	sl, sl
 8005636:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800563a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800563c:	d824      	bhi.n	8005688 <_printf_float+0x178>
 800563e:	3901      	subs	r1, #1
 8005640:	4652      	mov	r2, sl
 8005642:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005646:	9109      	str	r1, [sp, #36]	; 0x24
 8005648:	f7ff ff2f 	bl	80054aa <__exponent>
 800564c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800564e:	1813      	adds	r3, r2, r0
 8005650:	2a01      	cmp	r2, #1
 8005652:	4681      	mov	r9, r0
 8005654:	6123      	str	r3, [r4, #16]
 8005656:	dc02      	bgt.n	800565e <_printf_float+0x14e>
 8005658:	6822      	ldr	r2, [r4, #0]
 800565a:	07d1      	lsls	r1, r2, #31
 800565c:	d501      	bpl.n	8005662 <_printf_float+0x152>
 800565e:	3301      	adds	r3, #1
 8005660:	6123      	str	r3, [r4, #16]
 8005662:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005666:	2b00      	cmp	r3, #0
 8005668:	d0a5      	beq.n	80055b6 <_printf_float+0xa6>
 800566a:	232d      	movs	r3, #45	; 0x2d
 800566c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005670:	e7a1      	b.n	80055b6 <_printf_float+0xa6>
 8005672:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8005676:	f000 8177 	beq.w	8005968 <_printf_float+0x458>
 800567a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800567e:	d1bb      	bne.n	80055f8 <_printf_float+0xe8>
 8005680:	2900      	cmp	r1, #0
 8005682:	d1b9      	bne.n	80055f8 <_printf_float+0xe8>
 8005684:	2301      	movs	r3, #1
 8005686:	e7b6      	b.n	80055f6 <_printf_float+0xe6>
 8005688:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800568c:	d119      	bne.n	80056c2 <_printf_float+0x1b2>
 800568e:	2900      	cmp	r1, #0
 8005690:	6863      	ldr	r3, [r4, #4]
 8005692:	dd0c      	ble.n	80056ae <_printf_float+0x19e>
 8005694:	6121      	str	r1, [r4, #16]
 8005696:	b913      	cbnz	r3, 800569e <_printf_float+0x18e>
 8005698:	6822      	ldr	r2, [r4, #0]
 800569a:	07d2      	lsls	r2, r2, #31
 800569c:	d502      	bpl.n	80056a4 <_printf_float+0x194>
 800569e:	3301      	adds	r3, #1
 80056a0:	440b      	add	r3, r1
 80056a2:	6123      	str	r3, [r4, #16]
 80056a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056a6:	65a3      	str	r3, [r4, #88]	; 0x58
 80056a8:	f04f 0900 	mov.w	r9, #0
 80056ac:	e7d9      	b.n	8005662 <_printf_float+0x152>
 80056ae:	b913      	cbnz	r3, 80056b6 <_printf_float+0x1a6>
 80056b0:	6822      	ldr	r2, [r4, #0]
 80056b2:	07d0      	lsls	r0, r2, #31
 80056b4:	d501      	bpl.n	80056ba <_printf_float+0x1aa>
 80056b6:	3302      	adds	r3, #2
 80056b8:	e7f3      	b.n	80056a2 <_printf_float+0x192>
 80056ba:	2301      	movs	r3, #1
 80056bc:	e7f1      	b.n	80056a2 <_printf_float+0x192>
 80056be:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80056c2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80056c6:	4293      	cmp	r3, r2
 80056c8:	db05      	blt.n	80056d6 <_printf_float+0x1c6>
 80056ca:	6822      	ldr	r2, [r4, #0]
 80056cc:	6123      	str	r3, [r4, #16]
 80056ce:	07d1      	lsls	r1, r2, #31
 80056d0:	d5e8      	bpl.n	80056a4 <_printf_float+0x194>
 80056d2:	3301      	adds	r3, #1
 80056d4:	e7e5      	b.n	80056a2 <_printf_float+0x192>
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	bfd4      	ite	le
 80056da:	f1c3 0302 	rsble	r3, r3, #2
 80056de:	2301      	movgt	r3, #1
 80056e0:	4413      	add	r3, r2
 80056e2:	e7de      	b.n	80056a2 <_printf_float+0x192>
 80056e4:	6823      	ldr	r3, [r4, #0]
 80056e6:	055a      	lsls	r2, r3, #21
 80056e8:	d407      	bmi.n	80056fa <_printf_float+0x1ea>
 80056ea:	6923      	ldr	r3, [r4, #16]
 80056ec:	4642      	mov	r2, r8
 80056ee:	4631      	mov	r1, r6
 80056f0:	4628      	mov	r0, r5
 80056f2:	47b8      	blx	r7
 80056f4:	3001      	adds	r0, #1
 80056f6:	d12b      	bne.n	8005750 <_printf_float+0x240>
 80056f8:	e767      	b.n	80055ca <_printf_float+0xba>
 80056fa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80056fe:	f240 80dc 	bls.w	80058ba <_printf_float+0x3aa>
 8005702:	2200      	movs	r2, #0
 8005704:	2300      	movs	r3, #0
 8005706:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800570a:	f7fb f9dd 	bl	8000ac8 <__aeabi_dcmpeq>
 800570e:	2800      	cmp	r0, #0
 8005710:	d033      	beq.n	800577a <_printf_float+0x26a>
 8005712:	2301      	movs	r3, #1
 8005714:	4a41      	ldr	r2, [pc, #260]	; (800581c <_printf_float+0x30c>)
 8005716:	4631      	mov	r1, r6
 8005718:	4628      	mov	r0, r5
 800571a:	47b8      	blx	r7
 800571c:	3001      	adds	r0, #1
 800571e:	f43f af54 	beq.w	80055ca <_printf_float+0xba>
 8005722:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005726:	429a      	cmp	r2, r3
 8005728:	db02      	blt.n	8005730 <_printf_float+0x220>
 800572a:	6823      	ldr	r3, [r4, #0]
 800572c:	07d8      	lsls	r0, r3, #31
 800572e:	d50f      	bpl.n	8005750 <_printf_float+0x240>
 8005730:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005734:	4631      	mov	r1, r6
 8005736:	4628      	mov	r0, r5
 8005738:	47b8      	blx	r7
 800573a:	3001      	adds	r0, #1
 800573c:	f43f af45 	beq.w	80055ca <_printf_float+0xba>
 8005740:	f04f 0800 	mov.w	r8, #0
 8005744:	f104 091a 	add.w	r9, r4, #26
 8005748:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800574a:	3b01      	subs	r3, #1
 800574c:	4543      	cmp	r3, r8
 800574e:	dc09      	bgt.n	8005764 <_printf_float+0x254>
 8005750:	6823      	ldr	r3, [r4, #0]
 8005752:	079b      	lsls	r3, r3, #30
 8005754:	f100 8103 	bmi.w	800595e <_printf_float+0x44e>
 8005758:	68e0      	ldr	r0, [r4, #12]
 800575a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800575c:	4298      	cmp	r0, r3
 800575e:	bfb8      	it	lt
 8005760:	4618      	movlt	r0, r3
 8005762:	e734      	b.n	80055ce <_printf_float+0xbe>
 8005764:	2301      	movs	r3, #1
 8005766:	464a      	mov	r2, r9
 8005768:	4631      	mov	r1, r6
 800576a:	4628      	mov	r0, r5
 800576c:	47b8      	blx	r7
 800576e:	3001      	adds	r0, #1
 8005770:	f43f af2b 	beq.w	80055ca <_printf_float+0xba>
 8005774:	f108 0801 	add.w	r8, r8, #1
 8005778:	e7e6      	b.n	8005748 <_printf_float+0x238>
 800577a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800577c:	2b00      	cmp	r3, #0
 800577e:	dc2b      	bgt.n	80057d8 <_printf_float+0x2c8>
 8005780:	2301      	movs	r3, #1
 8005782:	4a26      	ldr	r2, [pc, #152]	; (800581c <_printf_float+0x30c>)
 8005784:	4631      	mov	r1, r6
 8005786:	4628      	mov	r0, r5
 8005788:	47b8      	blx	r7
 800578a:	3001      	adds	r0, #1
 800578c:	f43f af1d 	beq.w	80055ca <_printf_float+0xba>
 8005790:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005792:	b923      	cbnz	r3, 800579e <_printf_float+0x28e>
 8005794:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005796:	b913      	cbnz	r3, 800579e <_printf_float+0x28e>
 8005798:	6823      	ldr	r3, [r4, #0]
 800579a:	07d9      	lsls	r1, r3, #31
 800579c:	d5d8      	bpl.n	8005750 <_printf_float+0x240>
 800579e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057a2:	4631      	mov	r1, r6
 80057a4:	4628      	mov	r0, r5
 80057a6:	47b8      	blx	r7
 80057a8:	3001      	adds	r0, #1
 80057aa:	f43f af0e 	beq.w	80055ca <_printf_float+0xba>
 80057ae:	f04f 0900 	mov.w	r9, #0
 80057b2:	f104 0a1a 	add.w	sl, r4, #26
 80057b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057b8:	425b      	negs	r3, r3
 80057ba:	454b      	cmp	r3, r9
 80057bc:	dc01      	bgt.n	80057c2 <_printf_float+0x2b2>
 80057be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057c0:	e794      	b.n	80056ec <_printf_float+0x1dc>
 80057c2:	2301      	movs	r3, #1
 80057c4:	4652      	mov	r2, sl
 80057c6:	4631      	mov	r1, r6
 80057c8:	4628      	mov	r0, r5
 80057ca:	47b8      	blx	r7
 80057cc:	3001      	adds	r0, #1
 80057ce:	f43f aefc 	beq.w	80055ca <_printf_float+0xba>
 80057d2:	f109 0901 	add.w	r9, r9, #1
 80057d6:	e7ee      	b.n	80057b6 <_printf_float+0x2a6>
 80057d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80057da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80057dc:	429a      	cmp	r2, r3
 80057de:	bfa8      	it	ge
 80057e0:	461a      	movge	r2, r3
 80057e2:	2a00      	cmp	r2, #0
 80057e4:	4691      	mov	r9, r2
 80057e6:	dd07      	ble.n	80057f8 <_printf_float+0x2e8>
 80057e8:	4613      	mov	r3, r2
 80057ea:	4631      	mov	r1, r6
 80057ec:	4642      	mov	r2, r8
 80057ee:	4628      	mov	r0, r5
 80057f0:	47b8      	blx	r7
 80057f2:	3001      	adds	r0, #1
 80057f4:	f43f aee9 	beq.w	80055ca <_printf_float+0xba>
 80057f8:	f104 031a 	add.w	r3, r4, #26
 80057fc:	f04f 0b00 	mov.w	fp, #0
 8005800:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005804:	9306      	str	r3, [sp, #24]
 8005806:	e015      	b.n	8005834 <_printf_float+0x324>
 8005808:	7fefffff 	.word	0x7fefffff
 800580c:	080098b0 	.word	0x080098b0
 8005810:	080098ac 	.word	0x080098ac
 8005814:	080098b8 	.word	0x080098b8
 8005818:	080098b4 	.word	0x080098b4
 800581c:	080098bc 	.word	0x080098bc
 8005820:	2301      	movs	r3, #1
 8005822:	9a06      	ldr	r2, [sp, #24]
 8005824:	4631      	mov	r1, r6
 8005826:	4628      	mov	r0, r5
 8005828:	47b8      	blx	r7
 800582a:	3001      	adds	r0, #1
 800582c:	f43f aecd 	beq.w	80055ca <_printf_float+0xba>
 8005830:	f10b 0b01 	add.w	fp, fp, #1
 8005834:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005838:	ebaa 0309 	sub.w	r3, sl, r9
 800583c:	455b      	cmp	r3, fp
 800583e:	dcef      	bgt.n	8005820 <_printf_float+0x310>
 8005840:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005844:	429a      	cmp	r2, r3
 8005846:	44d0      	add	r8, sl
 8005848:	db15      	blt.n	8005876 <_printf_float+0x366>
 800584a:	6823      	ldr	r3, [r4, #0]
 800584c:	07da      	lsls	r2, r3, #31
 800584e:	d412      	bmi.n	8005876 <_printf_float+0x366>
 8005850:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005852:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005854:	eba3 020a 	sub.w	r2, r3, sl
 8005858:	eba3 0a01 	sub.w	sl, r3, r1
 800585c:	4592      	cmp	sl, r2
 800585e:	bfa8      	it	ge
 8005860:	4692      	movge	sl, r2
 8005862:	f1ba 0f00 	cmp.w	sl, #0
 8005866:	dc0e      	bgt.n	8005886 <_printf_float+0x376>
 8005868:	f04f 0800 	mov.w	r8, #0
 800586c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005870:	f104 091a 	add.w	r9, r4, #26
 8005874:	e019      	b.n	80058aa <_printf_float+0x39a>
 8005876:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800587a:	4631      	mov	r1, r6
 800587c:	4628      	mov	r0, r5
 800587e:	47b8      	blx	r7
 8005880:	3001      	adds	r0, #1
 8005882:	d1e5      	bne.n	8005850 <_printf_float+0x340>
 8005884:	e6a1      	b.n	80055ca <_printf_float+0xba>
 8005886:	4653      	mov	r3, sl
 8005888:	4642      	mov	r2, r8
 800588a:	4631      	mov	r1, r6
 800588c:	4628      	mov	r0, r5
 800588e:	47b8      	blx	r7
 8005890:	3001      	adds	r0, #1
 8005892:	d1e9      	bne.n	8005868 <_printf_float+0x358>
 8005894:	e699      	b.n	80055ca <_printf_float+0xba>
 8005896:	2301      	movs	r3, #1
 8005898:	464a      	mov	r2, r9
 800589a:	4631      	mov	r1, r6
 800589c:	4628      	mov	r0, r5
 800589e:	47b8      	blx	r7
 80058a0:	3001      	adds	r0, #1
 80058a2:	f43f ae92 	beq.w	80055ca <_printf_float+0xba>
 80058a6:	f108 0801 	add.w	r8, r8, #1
 80058aa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058ae:	1a9b      	subs	r3, r3, r2
 80058b0:	eba3 030a 	sub.w	r3, r3, sl
 80058b4:	4543      	cmp	r3, r8
 80058b6:	dcee      	bgt.n	8005896 <_printf_float+0x386>
 80058b8:	e74a      	b.n	8005750 <_printf_float+0x240>
 80058ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80058bc:	2a01      	cmp	r2, #1
 80058be:	dc01      	bgt.n	80058c4 <_printf_float+0x3b4>
 80058c0:	07db      	lsls	r3, r3, #31
 80058c2:	d53a      	bpl.n	800593a <_printf_float+0x42a>
 80058c4:	2301      	movs	r3, #1
 80058c6:	4642      	mov	r2, r8
 80058c8:	4631      	mov	r1, r6
 80058ca:	4628      	mov	r0, r5
 80058cc:	47b8      	blx	r7
 80058ce:	3001      	adds	r0, #1
 80058d0:	f43f ae7b 	beq.w	80055ca <_printf_float+0xba>
 80058d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058d8:	4631      	mov	r1, r6
 80058da:	4628      	mov	r0, r5
 80058dc:	47b8      	blx	r7
 80058de:	3001      	adds	r0, #1
 80058e0:	f108 0801 	add.w	r8, r8, #1
 80058e4:	f43f ae71 	beq.w	80055ca <_printf_float+0xba>
 80058e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058ea:	2200      	movs	r2, #0
 80058ec:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 80058f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80058f4:	2300      	movs	r3, #0
 80058f6:	f7fb f8e7 	bl	8000ac8 <__aeabi_dcmpeq>
 80058fa:	b9c8      	cbnz	r0, 8005930 <_printf_float+0x420>
 80058fc:	4653      	mov	r3, sl
 80058fe:	4642      	mov	r2, r8
 8005900:	4631      	mov	r1, r6
 8005902:	4628      	mov	r0, r5
 8005904:	47b8      	blx	r7
 8005906:	3001      	adds	r0, #1
 8005908:	d10e      	bne.n	8005928 <_printf_float+0x418>
 800590a:	e65e      	b.n	80055ca <_printf_float+0xba>
 800590c:	2301      	movs	r3, #1
 800590e:	4652      	mov	r2, sl
 8005910:	4631      	mov	r1, r6
 8005912:	4628      	mov	r0, r5
 8005914:	47b8      	blx	r7
 8005916:	3001      	adds	r0, #1
 8005918:	f43f ae57 	beq.w	80055ca <_printf_float+0xba>
 800591c:	f108 0801 	add.w	r8, r8, #1
 8005920:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005922:	3b01      	subs	r3, #1
 8005924:	4543      	cmp	r3, r8
 8005926:	dcf1      	bgt.n	800590c <_printf_float+0x3fc>
 8005928:	464b      	mov	r3, r9
 800592a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800592e:	e6de      	b.n	80056ee <_printf_float+0x1de>
 8005930:	f04f 0800 	mov.w	r8, #0
 8005934:	f104 0a1a 	add.w	sl, r4, #26
 8005938:	e7f2      	b.n	8005920 <_printf_float+0x410>
 800593a:	2301      	movs	r3, #1
 800593c:	e7df      	b.n	80058fe <_printf_float+0x3ee>
 800593e:	2301      	movs	r3, #1
 8005940:	464a      	mov	r2, r9
 8005942:	4631      	mov	r1, r6
 8005944:	4628      	mov	r0, r5
 8005946:	47b8      	blx	r7
 8005948:	3001      	adds	r0, #1
 800594a:	f43f ae3e 	beq.w	80055ca <_printf_float+0xba>
 800594e:	f108 0801 	add.w	r8, r8, #1
 8005952:	68e3      	ldr	r3, [r4, #12]
 8005954:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005956:	1a9b      	subs	r3, r3, r2
 8005958:	4543      	cmp	r3, r8
 800595a:	dcf0      	bgt.n	800593e <_printf_float+0x42e>
 800595c:	e6fc      	b.n	8005758 <_printf_float+0x248>
 800595e:	f04f 0800 	mov.w	r8, #0
 8005962:	f104 0919 	add.w	r9, r4, #25
 8005966:	e7f4      	b.n	8005952 <_printf_float+0x442>
 8005968:	2900      	cmp	r1, #0
 800596a:	f43f ae8b 	beq.w	8005684 <_printf_float+0x174>
 800596e:	2300      	movs	r3, #0
 8005970:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005974:	ab09      	add	r3, sp, #36	; 0x24
 8005976:	9300      	str	r3, [sp, #0]
 8005978:	ec49 8b10 	vmov	d0, r8, r9
 800597c:	6022      	str	r2, [r4, #0]
 800597e:	f8cd a004 	str.w	sl, [sp, #4]
 8005982:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005986:	4628      	mov	r0, r5
 8005988:	f7ff fd2e 	bl	80053e8 <__cvt>
 800598c:	4680      	mov	r8, r0
 800598e:	e648      	b.n	8005622 <_printf_float+0x112>

08005990 <_printf_common>:
 8005990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005994:	4691      	mov	r9, r2
 8005996:	461f      	mov	r7, r3
 8005998:	688a      	ldr	r2, [r1, #8]
 800599a:	690b      	ldr	r3, [r1, #16]
 800599c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80059a0:	4293      	cmp	r3, r2
 80059a2:	bfb8      	it	lt
 80059a4:	4613      	movlt	r3, r2
 80059a6:	f8c9 3000 	str.w	r3, [r9]
 80059aa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80059ae:	4606      	mov	r6, r0
 80059b0:	460c      	mov	r4, r1
 80059b2:	b112      	cbz	r2, 80059ba <_printf_common+0x2a>
 80059b4:	3301      	adds	r3, #1
 80059b6:	f8c9 3000 	str.w	r3, [r9]
 80059ba:	6823      	ldr	r3, [r4, #0]
 80059bc:	0699      	lsls	r1, r3, #26
 80059be:	bf42      	ittt	mi
 80059c0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80059c4:	3302      	addmi	r3, #2
 80059c6:	f8c9 3000 	strmi.w	r3, [r9]
 80059ca:	6825      	ldr	r5, [r4, #0]
 80059cc:	f015 0506 	ands.w	r5, r5, #6
 80059d0:	d107      	bne.n	80059e2 <_printf_common+0x52>
 80059d2:	f104 0a19 	add.w	sl, r4, #25
 80059d6:	68e3      	ldr	r3, [r4, #12]
 80059d8:	f8d9 2000 	ldr.w	r2, [r9]
 80059dc:	1a9b      	subs	r3, r3, r2
 80059de:	42ab      	cmp	r3, r5
 80059e0:	dc28      	bgt.n	8005a34 <_printf_common+0xa4>
 80059e2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80059e6:	6822      	ldr	r2, [r4, #0]
 80059e8:	3300      	adds	r3, #0
 80059ea:	bf18      	it	ne
 80059ec:	2301      	movne	r3, #1
 80059ee:	0692      	lsls	r2, r2, #26
 80059f0:	d42d      	bmi.n	8005a4e <_printf_common+0xbe>
 80059f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80059f6:	4639      	mov	r1, r7
 80059f8:	4630      	mov	r0, r6
 80059fa:	47c0      	blx	r8
 80059fc:	3001      	adds	r0, #1
 80059fe:	d020      	beq.n	8005a42 <_printf_common+0xb2>
 8005a00:	6823      	ldr	r3, [r4, #0]
 8005a02:	68e5      	ldr	r5, [r4, #12]
 8005a04:	f8d9 2000 	ldr.w	r2, [r9]
 8005a08:	f003 0306 	and.w	r3, r3, #6
 8005a0c:	2b04      	cmp	r3, #4
 8005a0e:	bf08      	it	eq
 8005a10:	1aad      	subeq	r5, r5, r2
 8005a12:	68a3      	ldr	r3, [r4, #8]
 8005a14:	6922      	ldr	r2, [r4, #16]
 8005a16:	bf0c      	ite	eq
 8005a18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a1c:	2500      	movne	r5, #0
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	bfc4      	itt	gt
 8005a22:	1a9b      	subgt	r3, r3, r2
 8005a24:	18ed      	addgt	r5, r5, r3
 8005a26:	f04f 0900 	mov.w	r9, #0
 8005a2a:	341a      	adds	r4, #26
 8005a2c:	454d      	cmp	r5, r9
 8005a2e:	d11a      	bne.n	8005a66 <_printf_common+0xd6>
 8005a30:	2000      	movs	r0, #0
 8005a32:	e008      	b.n	8005a46 <_printf_common+0xb6>
 8005a34:	2301      	movs	r3, #1
 8005a36:	4652      	mov	r2, sl
 8005a38:	4639      	mov	r1, r7
 8005a3a:	4630      	mov	r0, r6
 8005a3c:	47c0      	blx	r8
 8005a3e:	3001      	adds	r0, #1
 8005a40:	d103      	bne.n	8005a4a <_printf_common+0xba>
 8005a42:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005a46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a4a:	3501      	adds	r5, #1
 8005a4c:	e7c3      	b.n	80059d6 <_printf_common+0x46>
 8005a4e:	18e1      	adds	r1, r4, r3
 8005a50:	1c5a      	adds	r2, r3, #1
 8005a52:	2030      	movs	r0, #48	; 0x30
 8005a54:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005a58:	4422      	add	r2, r4
 8005a5a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005a5e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005a62:	3302      	adds	r3, #2
 8005a64:	e7c5      	b.n	80059f2 <_printf_common+0x62>
 8005a66:	2301      	movs	r3, #1
 8005a68:	4622      	mov	r2, r4
 8005a6a:	4639      	mov	r1, r7
 8005a6c:	4630      	mov	r0, r6
 8005a6e:	47c0      	blx	r8
 8005a70:	3001      	adds	r0, #1
 8005a72:	d0e6      	beq.n	8005a42 <_printf_common+0xb2>
 8005a74:	f109 0901 	add.w	r9, r9, #1
 8005a78:	e7d8      	b.n	8005a2c <_printf_common+0x9c>
	...

08005a7c <_printf_i>:
 8005a7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005a80:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005a84:	460c      	mov	r4, r1
 8005a86:	7e09      	ldrb	r1, [r1, #24]
 8005a88:	b085      	sub	sp, #20
 8005a8a:	296e      	cmp	r1, #110	; 0x6e
 8005a8c:	4617      	mov	r7, r2
 8005a8e:	4606      	mov	r6, r0
 8005a90:	4698      	mov	r8, r3
 8005a92:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a94:	f000 80b3 	beq.w	8005bfe <_printf_i+0x182>
 8005a98:	d822      	bhi.n	8005ae0 <_printf_i+0x64>
 8005a9a:	2963      	cmp	r1, #99	; 0x63
 8005a9c:	d036      	beq.n	8005b0c <_printf_i+0x90>
 8005a9e:	d80a      	bhi.n	8005ab6 <_printf_i+0x3a>
 8005aa0:	2900      	cmp	r1, #0
 8005aa2:	f000 80b9 	beq.w	8005c18 <_printf_i+0x19c>
 8005aa6:	2958      	cmp	r1, #88	; 0x58
 8005aa8:	f000 8083 	beq.w	8005bb2 <_printf_i+0x136>
 8005aac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ab0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005ab4:	e032      	b.n	8005b1c <_printf_i+0xa0>
 8005ab6:	2964      	cmp	r1, #100	; 0x64
 8005ab8:	d001      	beq.n	8005abe <_printf_i+0x42>
 8005aba:	2969      	cmp	r1, #105	; 0x69
 8005abc:	d1f6      	bne.n	8005aac <_printf_i+0x30>
 8005abe:	6820      	ldr	r0, [r4, #0]
 8005ac0:	6813      	ldr	r3, [r2, #0]
 8005ac2:	0605      	lsls	r5, r0, #24
 8005ac4:	f103 0104 	add.w	r1, r3, #4
 8005ac8:	d52a      	bpl.n	8005b20 <_printf_i+0xa4>
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	6011      	str	r1, [r2, #0]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	da03      	bge.n	8005ada <_printf_i+0x5e>
 8005ad2:	222d      	movs	r2, #45	; 0x2d
 8005ad4:	425b      	negs	r3, r3
 8005ad6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005ada:	486f      	ldr	r0, [pc, #444]	; (8005c98 <_printf_i+0x21c>)
 8005adc:	220a      	movs	r2, #10
 8005ade:	e039      	b.n	8005b54 <_printf_i+0xd8>
 8005ae0:	2973      	cmp	r1, #115	; 0x73
 8005ae2:	f000 809d 	beq.w	8005c20 <_printf_i+0x1a4>
 8005ae6:	d808      	bhi.n	8005afa <_printf_i+0x7e>
 8005ae8:	296f      	cmp	r1, #111	; 0x6f
 8005aea:	d020      	beq.n	8005b2e <_printf_i+0xb2>
 8005aec:	2970      	cmp	r1, #112	; 0x70
 8005aee:	d1dd      	bne.n	8005aac <_printf_i+0x30>
 8005af0:	6823      	ldr	r3, [r4, #0]
 8005af2:	f043 0320 	orr.w	r3, r3, #32
 8005af6:	6023      	str	r3, [r4, #0]
 8005af8:	e003      	b.n	8005b02 <_printf_i+0x86>
 8005afa:	2975      	cmp	r1, #117	; 0x75
 8005afc:	d017      	beq.n	8005b2e <_printf_i+0xb2>
 8005afe:	2978      	cmp	r1, #120	; 0x78
 8005b00:	d1d4      	bne.n	8005aac <_printf_i+0x30>
 8005b02:	2378      	movs	r3, #120	; 0x78
 8005b04:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005b08:	4864      	ldr	r0, [pc, #400]	; (8005c9c <_printf_i+0x220>)
 8005b0a:	e055      	b.n	8005bb8 <_printf_i+0x13c>
 8005b0c:	6813      	ldr	r3, [r2, #0]
 8005b0e:	1d19      	adds	r1, r3, #4
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	6011      	str	r1, [r2, #0]
 8005b14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e08c      	b.n	8005c3a <_printf_i+0x1be>
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	6011      	str	r1, [r2, #0]
 8005b24:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005b28:	bf18      	it	ne
 8005b2a:	b21b      	sxthne	r3, r3
 8005b2c:	e7cf      	b.n	8005ace <_printf_i+0x52>
 8005b2e:	6813      	ldr	r3, [r2, #0]
 8005b30:	6825      	ldr	r5, [r4, #0]
 8005b32:	1d18      	adds	r0, r3, #4
 8005b34:	6010      	str	r0, [r2, #0]
 8005b36:	0628      	lsls	r0, r5, #24
 8005b38:	d501      	bpl.n	8005b3e <_printf_i+0xc2>
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	e002      	b.n	8005b44 <_printf_i+0xc8>
 8005b3e:	0668      	lsls	r0, r5, #25
 8005b40:	d5fb      	bpl.n	8005b3a <_printf_i+0xbe>
 8005b42:	881b      	ldrh	r3, [r3, #0]
 8005b44:	4854      	ldr	r0, [pc, #336]	; (8005c98 <_printf_i+0x21c>)
 8005b46:	296f      	cmp	r1, #111	; 0x6f
 8005b48:	bf14      	ite	ne
 8005b4a:	220a      	movne	r2, #10
 8005b4c:	2208      	moveq	r2, #8
 8005b4e:	2100      	movs	r1, #0
 8005b50:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005b54:	6865      	ldr	r5, [r4, #4]
 8005b56:	60a5      	str	r5, [r4, #8]
 8005b58:	2d00      	cmp	r5, #0
 8005b5a:	f2c0 8095 	blt.w	8005c88 <_printf_i+0x20c>
 8005b5e:	6821      	ldr	r1, [r4, #0]
 8005b60:	f021 0104 	bic.w	r1, r1, #4
 8005b64:	6021      	str	r1, [r4, #0]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d13d      	bne.n	8005be6 <_printf_i+0x16a>
 8005b6a:	2d00      	cmp	r5, #0
 8005b6c:	f040 808e 	bne.w	8005c8c <_printf_i+0x210>
 8005b70:	4665      	mov	r5, ip
 8005b72:	2a08      	cmp	r2, #8
 8005b74:	d10b      	bne.n	8005b8e <_printf_i+0x112>
 8005b76:	6823      	ldr	r3, [r4, #0]
 8005b78:	07db      	lsls	r3, r3, #31
 8005b7a:	d508      	bpl.n	8005b8e <_printf_i+0x112>
 8005b7c:	6923      	ldr	r3, [r4, #16]
 8005b7e:	6862      	ldr	r2, [r4, #4]
 8005b80:	429a      	cmp	r2, r3
 8005b82:	bfde      	ittt	le
 8005b84:	2330      	movle	r3, #48	; 0x30
 8005b86:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005b8a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005b8e:	ebac 0305 	sub.w	r3, ip, r5
 8005b92:	6123      	str	r3, [r4, #16]
 8005b94:	f8cd 8000 	str.w	r8, [sp]
 8005b98:	463b      	mov	r3, r7
 8005b9a:	aa03      	add	r2, sp, #12
 8005b9c:	4621      	mov	r1, r4
 8005b9e:	4630      	mov	r0, r6
 8005ba0:	f7ff fef6 	bl	8005990 <_printf_common>
 8005ba4:	3001      	adds	r0, #1
 8005ba6:	d14d      	bne.n	8005c44 <_printf_i+0x1c8>
 8005ba8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005bac:	b005      	add	sp, #20
 8005bae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005bb2:	4839      	ldr	r0, [pc, #228]	; (8005c98 <_printf_i+0x21c>)
 8005bb4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005bb8:	6813      	ldr	r3, [r2, #0]
 8005bba:	6821      	ldr	r1, [r4, #0]
 8005bbc:	1d1d      	adds	r5, r3, #4
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	6015      	str	r5, [r2, #0]
 8005bc2:	060a      	lsls	r2, r1, #24
 8005bc4:	d50b      	bpl.n	8005bde <_printf_i+0x162>
 8005bc6:	07ca      	lsls	r2, r1, #31
 8005bc8:	bf44      	itt	mi
 8005bca:	f041 0120 	orrmi.w	r1, r1, #32
 8005bce:	6021      	strmi	r1, [r4, #0]
 8005bd0:	b91b      	cbnz	r3, 8005bda <_printf_i+0x15e>
 8005bd2:	6822      	ldr	r2, [r4, #0]
 8005bd4:	f022 0220 	bic.w	r2, r2, #32
 8005bd8:	6022      	str	r2, [r4, #0]
 8005bda:	2210      	movs	r2, #16
 8005bdc:	e7b7      	b.n	8005b4e <_printf_i+0xd2>
 8005bde:	064d      	lsls	r5, r1, #25
 8005be0:	bf48      	it	mi
 8005be2:	b29b      	uxthmi	r3, r3
 8005be4:	e7ef      	b.n	8005bc6 <_printf_i+0x14a>
 8005be6:	4665      	mov	r5, ip
 8005be8:	fbb3 f1f2 	udiv	r1, r3, r2
 8005bec:	fb02 3311 	mls	r3, r2, r1, r3
 8005bf0:	5cc3      	ldrb	r3, [r0, r3]
 8005bf2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	2900      	cmp	r1, #0
 8005bfa:	d1f5      	bne.n	8005be8 <_printf_i+0x16c>
 8005bfc:	e7b9      	b.n	8005b72 <_printf_i+0xf6>
 8005bfe:	6813      	ldr	r3, [r2, #0]
 8005c00:	6825      	ldr	r5, [r4, #0]
 8005c02:	6961      	ldr	r1, [r4, #20]
 8005c04:	1d18      	adds	r0, r3, #4
 8005c06:	6010      	str	r0, [r2, #0]
 8005c08:	0628      	lsls	r0, r5, #24
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	d501      	bpl.n	8005c12 <_printf_i+0x196>
 8005c0e:	6019      	str	r1, [r3, #0]
 8005c10:	e002      	b.n	8005c18 <_printf_i+0x19c>
 8005c12:	066a      	lsls	r2, r5, #25
 8005c14:	d5fb      	bpl.n	8005c0e <_printf_i+0x192>
 8005c16:	8019      	strh	r1, [r3, #0]
 8005c18:	2300      	movs	r3, #0
 8005c1a:	6123      	str	r3, [r4, #16]
 8005c1c:	4665      	mov	r5, ip
 8005c1e:	e7b9      	b.n	8005b94 <_printf_i+0x118>
 8005c20:	6813      	ldr	r3, [r2, #0]
 8005c22:	1d19      	adds	r1, r3, #4
 8005c24:	6011      	str	r1, [r2, #0]
 8005c26:	681d      	ldr	r5, [r3, #0]
 8005c28:	6862      	ldr	r2, [r4, #4]
 8005c2a:	2100      	movs	r1, #0
 8005c2c:	4628      	mov	r0, r5
 8005c2e:	f7fa fad7 	bl	80001e0 <memchr>
 8005c32:	b108      	cbz	r0, 8005c38 <_printf_i+0x1bc>
 8005c34:	1b40      	subs	r0, r0, r5
 8005c36:	6060      	str	r0, [r4, #4]
 8005c38:	6863      	ldr	r3, [r4, #4]
 8005c3a:	6123      	str	r3, [r4, #16]
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c42:	e7a7      	b.n	8005b94 <_printf_i+0x118>
 8005c44:	6923      	ldr	r3, [r4, #16]
 8005c46:	462a      	mov	r2, r5
 8005c48:	4639      	mov	r1, r7
 8005c4a:	4630      	mov	r0, r6
 8005c4c:	47c0      	blx	r8
 8005c4e:	3001      	adds	r0, #1
 8005c50:	d0aa      	beq.n	8005ba8 <_printf_i+0x12c>
 8005c52:	6823      	ldr	r3, [r4, #0]
 8005c54:	079b      	lsls	r3, r3, #30
 8005c56:	d413      	bmi.n	8005c80 <_printf_i+0x204>
 8005c58:	68e0      	ldr	r0, [r4, #12]
 8005c5a:	9b03      	ldr	r3, [sp, #12]
 8005c5c:	4298      	cmp	r0, r3
 8005c5e:	bfb8      	it	lt
 8005c60:	4618      	movlt	r0, r3
 8005c62:	e7a3      	b.n	8005bac <_printf_i+0x130>
 8005c64:	2301      	movs	r3, #1
 8005c66:	464a      	mov	r2, r9
 8005c68:	4639      	mov	r1, r7
 8005c6a:	4630      	mov	r0, r6
 8005c6c:	47c0      	blx	r8
 8005c6e:	3001      	adds	r0, #1
 8005c70:	d09a      	beq.n	8005ba8 <_printf_i+0x12c>
 8005c72:	3501      	adds	r5, #1
 8005c74:	68e3      	ldr	r3, [r4, #12]
 8005c76:	9a03      	ldr	r2, [sp, #12]
 8005c78:	1a9b      	subs	r3, r3, r2
 8005c7a:	42ab      	cmp	r3, r5
 8005c7c:	dcf2      	bgt.n	8005c64 <_printf_i+0x1e8>
 8005c7e:	e7eb      	b.n	8005c58 <_printf_i+0x1dc>
 8005c80:	2500      	movs	r5, #0
 8005c82:	f104 0919 	add.w	r9, r4, #25
 8005c86:	e7f5      	b.n	8005c74 <_printf_i+0x1f8>
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d1ac      	bne.n	8005be6 <_printf_i+0x16a>
 8005c8c:	7803      	ldrb	r3, [r0, #0]
 8005c8e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005c92:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c96:	e76c      	b.n	8005b72 <_printf_i+0xf6>
 8005c98:	080098be 	.word	0x080098be
 8005c9c:	080098cf 	.word	0x080098cf

08005ca0 <_scanf_float>:
 8005ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ca4:	469a      	mov	sl, r3
 8005ca6:	688b      	ldr	r3, [r1, #8]
 8005ca8:	4616      	mov	r6, r2
 8005caa:	1e5a      	subs	r2, r3, #1
 8005cac:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005cb0:	b087      	sub	sp, #28
 8005cb2:	bf83      	ittte	hi
 8005cb4:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8005cb8:	189b      	addhi	r3, r3, r2
 8005cba:	9301      	strhi	r3, [sp, #4]
 8005cbc:	2300      	movls	r3, #0
 8005cbe:	bf86      	itte	hi
 8005cc0:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005cc4:	608b      	strhi	r3, [r1, #8]
 8005cc6:	9301      	strls	r3, [sp, #4]
 8005cc8:	680b      	ldr	r3, [r1, #0]
 8005cca:	4688      	mov	r8, r1
 8005ccc:	f04f 0b00 	mov.w	fp, #0
 8005cd0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005cd4:	f848 3b1c 	str.w	r3, [r8], #28
 8005cd8:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8005cdc:	4607      	mov	r7, r0
 8005cde:	460c      	mov	r4, r1
 8005ce0:	4645      	mov	r5, r8
 8005ce2:	465a      	mov	r2, fp
 8005ce4:	46d9      	mov	r9, fp
 8005ce6:	f8cd b008 	str.w	fp, [sp, #8]
 8005cea:	68a1      	ldr	r1, [r4, #8]
 8005cec:	b181      	cbz	r1, 8005d10 <_scanf_float+0x70>
 8005cee:	6833      	ldr	r3, [r6, #0]
 8005cf0:	781b      	ldrb	r3, [r3, #0]
 8005cf2:	2b49      	cmp	r3, #73	; 0x49
 8005cf4:	d071      	beq.n	8005dda <_scanf_float+0x13a>
 8005cf6:	d84d      	bhi.n	8005d94 <_scanf_float+0xf4>
 8005cf8:	2b39      	cmp	r3, #57	; 0x39
 8005cfa:	d840      	bhi.n	8005d7e <_scanf_float+0xde>
 8005cfc:	2b31      	cmp	r3, #49	; 0x31
 8005cfe:	f080 8088 	bcs.w	8005e12 <_scanf_float+0x172>
 8005d02:	2b2d      	cmp	r3, #45	; 0x2d
 8005d04:	f000 8090 	beq.w	8005e28 <_scanf_float+0x188>
 8005d08:	d815      	bhi.n	8005d36 <_scanf_float+0x96>
 8005d0a:	2b2b      	cmp	r3, #43	; 0x2b
 8005d0c:	f000 808c 	beq.w	8005e28 <_scanf_float+0x188>
 8005d10:	f1b9 0f00 	cmp.w	r9, #0
 8005d14:	d003      	beq.n	8005d1e <_scanf_float+0x7e>
 8005d16:	6823      	ldr	r3, [r4, #0]
 8005d18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d1c:	6023      	str	r3, [r4, #0]
 8005d1e:	3a01      	subs	r2, #1
 8005d20:	2a01      	cmp	r2, #1
 8005d22:	f200 80ea 	bhi.w	8005efa <_scanf_float+0x25a>
 8005d26:	4545      	cmp	r5, r8
 8005d28:	f200 80dc 	bhi.w	8005ee4 <_scanf_float+0x244>
 8005d2c:	2601      	movs	r6, #1
 8005d2e:	4630      	mov	r0, r6
 8005d30:	b007      	add	sp, #28
 8005d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d36:	2b2e      	cmp	r3, #46	; 0x2e
 8005d38:	f000 809f 	beq.w	8005e7a <_scanf_float+0x1da>
 8005d3c:	2b30      	cmp	r3, #48	; 0x30
 8005d3e:	d1e7      	bne.n	8005d10 <_scanf_float+0x70>
 8005d40:	6820      	ldr	r0, [r4, #0]
 8005d42:	f410 7f80 	tst.w	r0, #256	; 0x100
 8005d46:	d064      	beq.n	8005e12 <_scanf_float+0x172>
 8005d48:	9b01      	ldr	r3, [sp, #4]
 8005d4a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8005d4e:	6020      	str	r0, [r4, #0]
 8005d50:	f109 0901 	add.w	r9, r9, #1
 8005d54:	b11b      	cbz	r3, 8005d5e <_scanf_float+0xbe>
 8005d56:	3b01      	subs	r3, #1
 8005d58:	3101      	adds	r1, #1
 8005d5a:	9301      	str	r3, [sp, #4]
 8005d5c:	60a1      	str	r1, [r4, #8]
 8005d5e:	68a3      	ldr	r3, [r4, #8]
 8005d60:	3b01      	subs	r3, #1
 8005d62:	60a3      	str	r3, [r4, #8]
 8005d64:	6923      	ldr	r3, [r4, #16]
 8005d66:	3301      	adds	r3, #1
 8005d68:	6123      	str	r3, [r4, #16]
 8005d6a:	6873      	ldr	r3, [r6, #4]
 8005d6c:	3b01      	subs	r3, #1
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	6073      	str	r3, [r6, #4]
 8005d72:	f340 80ac 	ble.w	8005ece <_scanf_float+0x22e>
 8005d76:	6833      	ldr	r3, [r6, #0]
 8005d78:	3301      	adds	r3, #1
 8005d7a:	6033      	str	r3, [r6, #0]
 8005d7c:	e7b5      	b.n	8005cea <_scanf_float+0x4a>
 8005d7e:	2b45      	cmp	r3, #69	; 0x45
 8005d80:	f000 8085 	beq.w	8005e8e <_scanf_float+0x1ee>
 8005d84:	2b46      	cmp	r3, #70	; 0x46
 8005d86:	d06a      	beq.n	8005e5e <_scanf_float+0x1be>
 8005d88:	2b41      	cmp	r3, #65	; 0x41
 8005d8a:	d1c1      	bne.n	8005d10 <_scanf_float+0x70>
 8005d8c:	2a01      	cmp	r2, #1
 8005d8e:	d1bf      	bne.n	8005d10 <_scanf_float+0x70>
 8005d90:	2202      	movs	r2, #2
 8005d92:	e046      	b.n	8005e22 <_scanf_float+0x182>
 8005d94:	2b65      	cmp	r3, #101	; 0x65
 8005d96:	d07a      	beq.n	8005e8e <_scanf_float+0x1ee>
 8005d98:	d818      	bhi.n	8005dcc <_scanf_float+0x12c>
 8005d9a:	2b54      	cmp	r3, #84	; 0x54
 8005d9c:	d066      	beq.n	8005e6c <_scanf_float+0x1cc>
 8005d9e:	d811      	bhi.n	8005dc4 <_scanf_float+0x124>
 8005da0:	2b4e      	cmp	r3, #78	; 0x4e
 8005da2:	d1b5      	bne.n	8005d10 <_scanf_float+0x70>
 8005da4:	2a00      	cmp	r2, #0
 8005da6:	d146      	bne.n	8005e36 <_scanf_float+0x196>
 8005da8:	f1b9 0f00 	cmp.w	r9, #0
 8005dac:	d145      	bne.n	8005e3a <_scanf_float+0x19a>
 8005dae:	6821      	ldr	r1, [r4, #0]
 8005db0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8005db4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8005db8:	d13f      	bne.n	8005e3a <_scanf_float+0x19a>
 8005dba:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8005dbe:	6021      	str	r1, [r4, #0]
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	e02e      	b.n	8005e22 <_scanf_float+0x182>
 8005dc4:	2b59      	cmp	r3, #89	; 0x59
 8005dc6:	d01e      	beq.n	8005e06 <_scanf_float+0x166>
 8005dc8:	2b61      	cmp	r3, #97	; 0x61
 8005dca:	e7de      	b.n	8005d8a <_scanf_float+0xea>
 8005dcc:	2b6e      	cmp	r3, #110	; 0x6e
 8005dce:	d0e9      	beq.n	8005da4 <_scanf_float+0x104>
 8005dd0:	d815      	bhi.n	8005dfe <_scanf_float+0x15e>
 8005dd2:	2b66      	cmp	r3, #102	; 0x66
 8005dd4:	d043      	beq.n	8005e5e <_scanf_float+0x1be>
 8005dd6:	2b69      	cmp	r3, #105	; 0x69
 8005dd8:	d19a      	bne.n	8005d10 <_scanf_float+0x70>
 8005dda:	f1bb 0f00 	cmp.w	fp, #0
 8005dde:	d138      	bne.n	8005e52 <_scanf_float+0x1b2>
 8005de0:	f1b9 0f00 	cmp.w	r9, #0
 8005de4:	d197      	bne.n	8005d16 <_scanf_float+0x76>
 8005de6:	6821      	ldr	r1, [r4, #0]
 8005de8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8005dec:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8005df0:	d195      	bne.n	8005d1e <_scanf_float+0x7e>
 8005df2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8005df6:	6021      	str	r1, [r4, #0]
 8005df8:	f04f 0b01 	mov.w	fp, #1
 8005dfc:	e011      	b.n	8005e22 <_scanf_float+0x182>
 8005dfe:	2b74      	cmp	r3, #116	; 0x74
 8005e00:	d034      	beq.n	8005e6c <_scanf_float+0x1cc>
 8005e02:	2b79      	cmp	r3, #121	; 0x79
 8005e04:	d184      	bne.n	8005d10 <_scanf_float+0x70>
 8005e06:	f1bb 0f07 	cmp.w	fp, #7
 8005e0a:	d181      	bne.n	8005d10 <_scanf_float+0x70>
 8005e0c:	f04f 0b08 	mov.w	fp, #8
 8005e10:	e007      	b.n	8005e22 <_scanf_float+0x182>
 8005e12:	eb12 0f0b 	cmn.w	r2, fp
 8005e16:	f47f af7b 	bne.w	8005d10 <_scanf_float+0x70>
 8005e1a:	6821      	ldr	r1, [r4, #0]
 8005e1c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8005e20:	6021      	str	r1, [r4, #0]
 8005e22:	702b      	strb	r3, [r5, #0]
 8005e24:	3501      	adds	r5, #1
 8005e26:	e79a      	b.n	8005d5e <_scanf_float+0xbe>
 8005e28:	6821      	ldr	r1, [r4, #0]
 8005e2a:	0608      	lsls	r0, r1, #24
 8005e2c:	f57f af70 	bpl.w	8005d10 <_scanf_float+0x70>
 8005e30:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005e34:	e7f4      	b.n	8005e20 <_scanf_float+0x180>
 8005e36:	2a02      	cmp	r2, #2
 8005e38:	d047      	beq.n	8005eca <_scanf_float+0x22a>
 8005e3a:	f1bb 0f01 	cmp.w	fp, #1
 8005e3e:	d003      	beq.n	8005e48 <_scanf_float+0x1a8>
 8005e40:	f1bb 0f04 	cmp.w	fp, #4
 8005e44:	f47f af64 	bne.w	8005d10 <_scanf_float+0x70>
 8005e48:	f10b 0b01 	add.w	fp, fp, #1
 8005e4c:	fa5f fb8b 	uxtb.w	fp, fp
 8005e50:	e7e7      	b.n	8005e22 <_scanf_float+0x182>
 8005e52:	f1bb 0f03 	cmp.w	fp, #3
 8005e56:	d0f7      	beq.n	8005e48 <_scanf_float+0x1a8>
 8005e58:	f1bb 0f05 	cmp.w	fp, #5
 8005e5c:	e7f2      	b.n	8005e44 <_scanf_float+0x1a4>
 8005e5e:	f1bb 0f02 	cmp.w	fp, #2
 8005e62:	f47f af55 	bne.w	8005d10 <_scanf_float+0x70>
 8005e66:	f04f 0b03 	mov.w	fp, #3
 8005e6a:	e7da      	b.n	8005e22 <_scanf_float+0x182>
 8005e6c:	f1bb 0f06 	cmp.w	fp, #6
 8005e70:	f47f af4e 	bne.w	8005d10 <_scanf_float+0x70>
 8005e74:	f04f 0b07 	mov.w	fp, #7
 8005e78:	e7d3      	b.n	8005e22 <_scanf_float+0x182>
 8005e7a:	6821      	ldr	r1, [r4, #0]
 8005e7c:	0588      	lsls	r0, r1, #22
 8005e7e:	f57f af47 	bpl.w	8005d10 <_scanf_float+0x70>
 8005e82:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8005e86:	6021      	str	r1, [r4, #0]
 8005e88:	f8cd 9008 	str.w	r9, [sp, #8]
 8005e8c:	e7c9      	b.n	8005e22 <_scanf_float+0x182>
 8005e8e:	6821      	ldr	r1, [r4, #0]
 8005e90:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8005e94:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8005e98:	d006      	beq.n	8005ea8 <_scanf_float+0x208>
 8005e9a:	0548      	lsls	r0, r1, #21
 8005e9c:	f57f af38 	bpl.w	8005d10 <_scanf_float+0x70>
 8005ea0:	f1b9 0f00 	cmp.w	r9, #0
 8005ea4:	f43f af3b 	beq.w	8005d1e <_scanf_float+0x7e>
 8005ea8:	0588      	lsls	r0, r1, #22
 8005eaa:	bf58      	it	pl
 8005eac:	9802      	ldrpl	r0, [sp, #8]
 8005eae:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8005eb2:	bf58      	it	pl
 8005eb4:	eba9 0000 	subpl.w	r0, r9, r0
 8005eb8:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8005ebc:	bf58      	it	pl
 8005ebe:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8005ec2:	6021      	str	r1, [r4, #0]
 8005ec4:	f04f 0900 	mov.w	r9, #0
 8005ec8:	e7ab      	b.n	8005e22 <_scanf_float+0x182>
 8005eca:	2203      	movs	r2, #3
 8005ecc:	e7a9      	b.n	8005e22 <_scanf_float+0x182>
 8005ece:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005ed2:	9205      	str	r2, [sp, #20]
 8005ed4:	4631      	mov	r1, r6
 8005ed6:	4638      	mov	r0, r7
 8005ed8:	4798      	blx	r3
 8005eda:	9a05      	ldr	r2, [sp, #20]
 8005edc:	2800      	cmp	r0, #0
 8005ede:	f43f af04 	beq.w	8005cea <_scanf_float+0x4a>
 8005ee2:	e715      	b.n	8005d10 <_scanf_float+0x70>
 8005ee4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005ee8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8005eec:	4632      	mov	r2, r6
 8005eee:	4638      	mov	r0, r7
 8005ef0:	4798      	blx	r3
 8005ef2:	6923      	ldr	r3, [r4, #16]
 8005ef4:	3b01      	subs	r3, #1
 8005ef6:	6123      	str	r3, [r4, #16]
 8005ef8:	e715      	b.n	8005d26 <_scanf_float+0x86>
 8005efa:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8005efe:	2b06      	cmp	r3, #6
 8005f00:	d80a      	bhi.n	8005f18 <_scanf_float+0x278>
 8005f02:	f1bb 0f02 	cmp.w	fp, #2
 8005f06:	d968      	bls.n	8005fda <_scanf_float+0x33a>
 8005f08:	f1ab 0b03 	sub.w	fp, fp, #3
 8005f0c:	fa5f fb8b 	uxtb.w	fp, fp
 8005f10:	eba5 0b0b 	sub.w	fp, r5, fp
 8005f14:	455d      	cmp	r5, fp
 8005f16:	d14b      	bne.n	8005fb0 <_scanf_float+0x310>
 8005f18:	6823      	ldr	r3, [r4, #0]
 8005f1a:	05da      	lsls	r2, r3, #23
 8005f1c:	d51f      	bpl.n	8005f5e <_scanf_float+0x2be>
 8005f1e:	055b      	lsls	r3, r3, #21
 8005f20:	d468      	bmi.n	8005ff4 <_scanf_float+0x354>
 8005f22:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8005f26:	6923      	ldr	r3, [r4, #16]
 8005f28:	2965      	cmp	r1, #101	; 0x65
 8005f2a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8005f2e:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 8005f32:	6123      	str	r3, [r4, #16]
 8005f34:	d00d      	beq.n	8005f52 <_scanf_float+0x2b2>
 8005f36:	2945      	cmp	r1, #69	; 0x45
 8005f38:	d00b      	beq.n	8005f52 <_scanf_float+0x2b2>
 8005f3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005f3e:	4632      	mov	r2, r6
 8005f40:	4638      	mov	r0, r7
 8005f42:	4798      	blx	r3
 8005f44:	6923      	ldr	r3, [r4, #16]
 8005f46:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	f1a5 0b02 	sub.w	fp, r5, #2
 8005f50:	6123      	str	r3, [r4, #16]
 8005f52:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005f56:	4632      	mov	r2, r6
 8005f58:	4638      	mov	r0, r7
 8005f5a:	4798      	blx	r3
 8005f5c:	465d      	mov	r5, fp
 8005f5e:	6826      	ldr	r6, [r4, #0]
 8005f60:	f016 0610 	ands.w	r6, r6, #16
 8005f64:	d17a      	bne.n	800605c <_scanf_float+0x3bc>
 8005f66:	702e      	strb	r6, [r5, #0]
 8005f68:	6823      	ldr	r3, [r4, #0]
 8005f6a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005f6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f72:	d142      	bne.n	8005ffa <_scanf_float+0x35a>
 8005f74:	9b02      	ldr	r3, [sp, #8]
 8005f76:	eba9 0303 	sub.w	r3, r9, r3
 8005f7a:	425a      	negs	r2, r3
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d149      	bne.n	8006014 <_scanf_float+0x374>
 8005f80:	2200      	movs	r2, #0
 8005f82:	4641      	mov	r1, r8
 8005f84:	4638      	mov	r0, r7
 8005f86:	f000 fea3 	bl	8006cd0 <_strtod_r>
 8005f8a:	6825      	ldr	r5, [r4, #0]
 8005f8c:	f8da 3000 	ldr.w	r3, [sl]
 8005f90:	f015 0f02 	tst.w	r5, #2
 8005f94:	f103 0204 	add.w	r2, r3, #4
 8005f98:	ec59 8b10 	vmov	r8, r9, d0
 8005f9c:	f8ca 2000 	str.w	r2, [sl]
 8005fa0:	d043      	beq.n	800602a <_scanf_float+0x38a>
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	e9c3 8900 	strd	r8, r9, [r3]
 8005fa8:	68e3      	ldr	r3, [r4, #12]
 8005faa:	3301      	adds	r3, #1
 8005fac:	60e3      	str	r3, [r4, #12]
 8005fae:	e6be      	b.n	8005d2e <_scanf_float+0x8e>
 8005fb0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005fb4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8005fb8:	4632      	mov	r2, r6
 8005fba:	4638      	mov	r0, r7
 8005fbc:	4798      	blx	r3
 8005fbe:	6923      	ldr	r3, [r4, #16]
 8005fc0:	3b01      	subs	r3, #1
 8005fc2:	6123      	str	r3, [r4, #16]
 8005fc4:	e7a6      	b.n	8005f14 <_scanf_float+0x274>
 8005fc6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005fca:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8005fce:	4632      	mov	r2, r6
 8005fd0:	4638      	mov	r0, r7
 8005fd2:	4798      	blx	r3
 8005fd4:	6923      	ldr	r3, [r4, #16]
 8005fd6:	3b01      	subs	r3, #1
 8005fd8:	6123      	str	r3, [r4, #16]
 8005fda:	4545      	cmp	r5, r8
 8005fdc:	d8f3      	bhi.n	8005fc6 <_scanf_float+0x326>
 8005fde:	e6a5      	b.n	8005d2c <_scanf_float+0x8c>
 8005fe0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005fe4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8005fe8:	4632      	mov	r2, r6
 8005fea:	4638      	mov	r0, r7
 8005fec:	4798      	blx	r3
 8005fee:	6923      	ldr	r3, [r4, #16]
 8005ff0:	3b01      	subs	r3, #1
 8005ff2:	6123      	str	r3, [r4, #16]
 8005ff4:	4545      	cmp	r5, r8
 8005ff6:	d8f3      	bhi.n	8005fe0 <_scanf_float+0x340>
 8005ff8:	e698      	b.n	8005d2c <_scanf_float+0x8c>
 8005ffa:	9b03      	ldr	r3, [sp, #12]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d0bf      	beq.n	8005f80 <_scanf_float+0x2e0>
 8006000:	9904      	ldr	r1, [sp, #16]
 8006002:	230a      	movs	r3, #10
 8006004:	4632      	mov	r2, r6
 8006006:	3101      	adds	r1, #1
 8006008:	4638      	mov	r0, r7
 800600a:	f000 feed 	bl	8006de8 <_strtol_r>
 800600e:	9b03      	ldr	r3, [sp, #12]
 8006010:	9d04      	ldr	r5, [sp, #16]
 8006012:	1ac2      	subs	r2, r0, r3
 8006014:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006018:	429d      	cmp	r5, r3
 800601a:	bf28      	it	cs
 800601c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8006020:	490f      	ldr	r1, [pc, #60]	; (8006060 <_scanf_float+0x3c0>)
 8006022:	4628      	mov	r0, r5
 8006024:	f000 f824 	bl	8006070 <siprintf>
 8006028:	e7aa      	b.n	8005f80 <_scanf_float+0x2e0>
 800602a:	f015 0504 	ands.w	r5, r5, #4
 800602e:	d1b8      	bne.n	8005fa2 <_scanf_float+0x302>
 8006030:	681f      	ldr	r7, [r3, #0]
 8006032:	ee10 2a10 	vmov	r2, s0
 8006036:	464b      	mov	r3, r9
 8006038:	ee10 0a10 	vmov	r0, s0
 800603c:	4649      	mov	r1, r9
 800603e:	f7fa fd75 	bl	8000b2c <__aeabi_dcmpun>
 8006042:	b128      	cbz	r0, 8006050 <_scanf_float+0x3b0>
 8006044:	4628      	mov	r0, r5
 8006046:	f000 f80d 	bl	8006064 <nanf>
 800604a:	ed87 0a00 	vstr	s0, [r7]
 800604e:	e7ab      	b.n	8005fa8 <_scanf_float+0x308>
 8006050:	4640      	mov	r0, r8
 8006052:	4649      	mov	r1, r9
 8006054:	f7fa fdc8 	bl	8000be8 <__aeabi_d2f>
 8006058:	6038      	str	r0, [r7, #0]
 800605a:	e7a5      	b.n	8005fa8 <_scanf_float+0x308>
 800605c:	2600      	movs	r6, #0
 800605e:	e666      	b.n	8005d2e <_scanf_float+0x8e>
 8006060:	080098e0 	.word	0x080098e0

08006064 <nanf>:
 8006064:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800606c <nanf+0x8>
 8006068:	4770      	bx	lr
 800606a:	bf00      	nop
 800606c:	7fc00000 	.word	0x7fc00000

08006070 <siprintf>:
 8006070:	b40e      	push	{r1, r2, r3}
 8006072:	b500      	push	{lr}
 8006074:	b09c      	sub	sp, #112	; 0x70
 8006076:	ab1d      	add	r3, sp, #116	; 0x74
 8006078:	9002      	str	r0, [sp, #8]
 800607a:	9006      	str	r0, [sp, #24]
 800607c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006080:	4809      	ldr	r0, [pc, #36]	; (80060a8 <siprintf+0x38>)
 8006082:	9107      	str	r1, [sp, #28]
 8006084:	9104      	str	r1, [sp, #16]
 8006086:	4909      	ldr	r1, [pc, #36]	; (80060ac <siprintf+0x3c>)
 8006088:	f853 2b04 	ldr.w	r2, [r3], #4
 800608c:	9105      	str	r1, [sp, #20]
 800608e:	6800      	ldr	r0, [r0, #0]
 8006090:	9301      	str	r3, [sp, #4]
 8006092:	a902      	add	r1, sp, #8
 8006094:	f002 fd6e 	bl	8008b74 <_svfiprintf_r>
 8006098:	9b02      	ldr	r3, [sp, #8]
 800609a:	2200      	movs	r2, #0
 800609c:	701a      	strb	r2, [r3, #0]
 800609e:	b01c      	add	sp, #112	; 0x70
 80060a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80060a4:	b003      	add	sp, #12
 80060a6:	4770      	bx	lr
 80060a8:	20000018 	.word	0x20000018
 80060ac:	ffff0208 	.word	0xffff0208

080060b0 <sulp>:
 80060b0:	b570      	push	{r4, r5, r6, lr}
 80060b2:	4604      	mov	r4, r0
 80060b4:	460d      	mov	r5, r1
 80060b6:	ec45 4b10 	vmov	d0, r4, r5
 80060ba:	4616      	mov	r6, r2
 80060bc:	f002 fb16 	bl	80086ec <__ulp>
 80060c0:	ec51 0b10 	vmov	r0, r1, d0
 80060c4:	b17e      	cbz	r6, 80060e6 <sulp+0x36>
 80060c6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80060ca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	dd09      	ble.n	80060e6 <sulp+0x36>
 80060d2:	051b      	lsls	r3, r3, #20
 80060d4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80060d8:	2400      	movs	r4, #0
 80060da:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80060de:	4622      	mov	r2, r4
 80060e0:	462b      	mov	r3, r5
 80060e2:	f7fa fa89 	bl	80005f8 <__aeabi_dmul>
 80060e6:	bd70      	pop	{r4, r5, r6, pc}

080060e8 <_strtod_l>:
 80060e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060ec:	461f      	mov	r7, r3
 80060ee:	b0a1      	sub	sp, #132	; 0x84
 80060f0:	2300      	movs	r3, #0
 80060f2:	4681      	mov	r9, r0
 80060f4:	4638      	mov	r0, r7
 80060f6:	460e      	mov	r6, r1
 80060f8:	9217      	str	r2, [sp, #92]	; 0x5c
 80060fa:	931c      	str	r3, [sp, #112]	; 0x70
 80060fc:	f001 fff5 	bl	80080ea <__localeconv_l>
 8006100:	4680      	mov	r8, r0
 8006102:	6800      	ldr	r0, [r0, #0]
 8006104:	f7fa f864 	bl	80001d0 <strlen>
 8006108:	f04f 0a00 	mov.w	sl, #0
 800610c:	4604      	mov	r4, r0
 800610e:	f04f 0b00 	mov.w	fp, #0
 8006112:	961b      	str	r6, [sp, #108]	; 0x6c
 8006114:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006116:	781a      	ldrb	r2, [r3, #0]
 8006118:	2a0d      	cmp	r2, #13
 800611a:	d832      	bhi.n	8006182 <_strtod_l+0x9a>
 800611c:	2a09      	cmp	r2, #9
 800611e:	d236      	bcs.n	800618e <_strtod_l+0xa6>
 8006120:	2a00      	cmp	r2, #0
 8006122:	d03e      	beq.n	80061a2 <_strtod_l+0xba>
 8006124:	2300      	movs	r3, #0
 8006126:	930d      	str	r3, [sp, #52]	; 0x34
 8006128:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800612a:	782b      	ldrb	r3, [r5, #0]
 800612c:	2b30      	cmp	r3, #48	; 0x30
 800612e:	f040 80ac 	bne.w	800628a <_strtod_l+0x1a2>
 8006132:	786b      	ldrb	r3, [r5, #1]
 8006134:	2b58      	cmp	r3, #88	; 0x58
 8006136:	d001      	beq.n	800613c <_strtod_l+0x54>
 8006138:	2b78      	cmp	r3, #120	; 0x78
 800613a:	d167      	bne.n	800620c <_strtod_l+0x124>
 800613c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800613e:	9301      	str	r3, [sp, #4]
 8006140:	ab1c      	add	r3, sp, #112	; 0x70
 8006142:	9300      	str	r3, [sp, #0]
 8006144:	9702      	str	r7, [sp, #8]
 8006146:	ab1d      	add	r3, sp, #116	; 0x74
 8006148:	4a88      	ldr	r2, [pc, #544]	; (800636c <_strtod_l+0x284>)
 800614a:	a91b      	add	r1, sp, #108	; 0x6c
 800614c:	4648      	mov	r0, r9
 800614e:	f001 fcf2 	bl	8007b36 <__gethex>
 8006152:	f010 0407 	ands.w	r4, r0, #7
 8006156:	4606      	mov	r6, r0
 8006158:	d005      	beq.n	8006166 <_strtod_l+0x7e>
 800615a:	2c06      	cmp	r4, #6
 800615c:	d12b      	bne.n	80061b6 <_strtod_l+0xce>
 800615e:	3501      	adds	r5, #1
 8006160:	2300      	movs	r3, #0
 8006162:	951b      	str	r5, [sp, #108]	; 0x6c
 8006164:	930d      	str	r3, [sp, #52]	; 0x34
 8006166:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006168:	2b00      	cmp	r3, #0
 800616a:	f040 859a 	bne.w	8006ca2 <_strtod_l+0xbba>
 800616e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006170:	b1e3      	cbz	r3, 80061ac <_strtod_l+0xc4>
 8006172:	4652      	mov	r2, sl
 8006174:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006178:	ec43 2b10 	vmov	d0, r2, r3
 800617c:	b021      	add	sp, #132	; 0x84
 800617e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006182:	2a2b      	cmp	r2, #43	; 0x2b
 8006184:	d015      	beq.n	80061b2 <_strtod_l+0xca>
 8006186:	2a2d      	cmp	r2, #45	; 0x2d
 8006188:	d004      	beq.n	8006194 <_strtod_l+0xac>
 800618a:	2a20      	cmp	r2, #32
 800618c:	d1ca      	bne.n	8006124 <_strtod_l+0x3c>
 800618e:	3301      	adds	r3, #1
 8006190:	931b      	str	r3, [sp, #108]	; 0x6c
 8006192:	e7bf      	b.n	8006114 <_strtod_l+0x2c>
 8006194:	2201      	movs	r2, #1
 8006196:	920d      	str	r2, [sp, #52]	; 0x34
 8006198:	1c5a      	adds	r2, r3, #1
 800619a:	921b      	str	r2, [sp, #108]	; 0x6c
 800619c:	785b      	ldrb	r3, [r3, #1]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d1c2      	bne.n	8006128 <_strtod_l+0x40>
 80061a2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80061a4:	961b      	str	r6, [sp, #108]	; 0x6c
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	f040 8579 	bne.w	8006c9e <_strtod_l+0xbb6>
 80061ac:	4652      	mov	r2, sl
 80061ae:	465b      	mov	r3, fp
 80061b0:	e7e2      	b.n	8006178 <_strtod_l+0x90>
 80061b2:	2200      	movs	r2, #0
 80061b4:	e7ef      	b.n	8006196 <_strtod_l+0xae>
 80061b6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80061b8:	b13a      	cbz	r2, 80061ca <_strtod_l+0xe2>
 80061ba:	2135      	movs	r1, #53	; 0x35
 80061bc:	a81e      	add	r0, sp, #120	; 0x78
 80061be:	f002 fb8d 	bl	80088dc <__copybits>
 80061c2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80061c4:	4648      	mov	r0, r9
 80061c6:	f001 fffa 	bl	80081be <_Bfree>
 80061ca:	3c01      	subs	r4, #1
 80061cc:	2c04      	cmp	r4, #4
 80061ce:	d806      	bhi.n	80061de <_strtod_l+0xf6>
 80061d0:	e8df f004 	tbb	[pc, r4]
 80061d4:	1714030a 	.word	0x1714030a
 80061d8:	0a          	.byte	0x0a
 80061d9:	00          	.byte	0x00
 80061da:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80061de:	0730      	lsls	r0, r6, #28
 80061e0:	d5c1      	bpl.n	8006166 <_strtod_l+0x7e>
 80061e2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80061e6:	e7be      	b.n	8006166 <_strtod_l+0x7e>
 80061e8:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 80061ec:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80061ee:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80061f2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80061f6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80061fa:	e7f0      	b.n	80061de <_strtod_l+0xf6>
 80061fc:	f8df b170 	ldr.w	fp, [pc, #368]	; 8006370 <_strtod_l+0x288>
 8006200:	e7ed      	b.n	80061de <_strtod_l+0xf6>
 8006202:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006206:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800620a:	e7e8      	b.n	80061de <_strtod_l+0xf6>
 800620c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800620e:	1c5a      	adds	r2, r3, #1
 8006210:	921b      	str	r2, [sp, #108]	; 0x6c
 8006212:	785b      	ldrb	r3, [r3, #1]
 8006214:	2b30      	cmp	r3, #48	; 0x30
 8006216:	d0f9      	beq.n	800620c <_strtod_l+0x124>
 8006218:	2b00      	cmp	r3, #0
 800621a:	d0a4      	beq.n	8006166 <_strtod_l+0x7e>
 800621c:	2301      	movs	r3, #1
 800621e:	2500      	movs	r5, #0
 8006220:	9306      	str	r3, [sp, #24]
 8006222:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006224:	9308      	str	r3, [sp, #32]
 8006226:	9507      	str	r5, [sp, #28]
 8006228:	9505      	str	r5, [sp, #20]
 800622a:	220a      	movs	r2, #10
 800622c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800622e:	7807      	ldrb	r7, [r0, #0]
 8006230:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8006234:	b2d9      	uxtb	r1, r3
 8006236:	2909      	cmp	r1, #9
 8006238:	d929      	bls.n	800628e <_strtod_l+0x1a6>
 800623a:	4622      	mov	r2, r4
 800623c:	f8d8 1000 	ldr.w	r1, [r8]
 8006240:	f002 fda0 	bl	8008d84 <strncmp>
 8006244:	2800      	cmp	r0, #0
 8006246:	d031      	beq.n	80062ac <_strtod_l+0x1c4>
 8006248:	2000      	movs	r0, #0
 800624a:	9c05      	ldr	r4, [sp, #20]
 800624c:	9004      	str	r0, [sp, #16]
 800624e:	463b      	mov	r3, r7
 8006250:	4602      	mov	r2, r0
 8006252:	2b65      	cmp	r3, #101	; 0x65
 8006254:	d001      	beq.n	800625a <_strtod_l+0x172>
 8006256:	2b45      	cmp	r3, #69	; 0x45
 8006258:	d114      	bne.n	8006284 <_strtod_l+0x19c>
 800625a:	b924      	cbnz	r4, 8006266 <_strtod_l+0x17e>
 800625c:	b910      	cbnz	r0, 8006264 <_strtod_l+0x17c>
 800625e:	9b06      	ldr	r3, [sp, #24]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d09e      	beq.n	80061a2 <_strtod_l+0xba>
 8006264:	2400      	movs	r4, #0
 8006266:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8006268:	1c73      	adds	r3, r6, #1
 800626a:	931b      	str	r3, [sp, #108]	; 0x6c
 800626c:	7873      	ldrb	r3, [r6, #1]
 800626e:	2b2b      	cmp	r3, #43	; 0x2b
 8006270:	d078      	beq.n	8006364 <_strtod_l+0x27c>
 8006272:	2b2d      	cmp	r3, #45	; 0x2d
 8006274:	d070      	beq.n	8006358 <_strtod_l+0x270>
 8006276:	f04f 0c00 	mov.w	ip, #0
 800627a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800627e:	2f09      	cmp	r7, #9
 8006280:	d97c      	bls.n	800637c <_strtod_l+0x294>
 8006282:	961b      	str	r6, [sp, #108]	; 0x6c
 8006284:	f04f 0e00 	mov.w	lr, #0
 8006288:	e09a      	b.n	80063c0 <_strtod_l+0x2d8>
 800628a:	2300      	movs	r3, #0
 800628c:	e7c7      	b.n	800621e <_strtod_l+0x136>
 800628e:	9905      	ldr	r1, [sp, #20]
 8006290:	2908      	cmp	r1, #8
 8006292:	bfdd      	ittte	le
 8006294:	9907      	ldrle	r1, [sp, #28]
 8006296:	fb02 3301 	mlale	r3, r2, r1, r3
 800629a:	9307      	strle	r3, [sp, #28]
 800629c:	fb02 3505 	mlagt	r5, r2, r5, r3
 80062a0:	9b05      	ldr	r3, [sp, #20]
 80062a2:	3001      	adds	r0, #1
 80062a4:	3301      	adds	r3, #1
 80062a6:	9305      	str	r3, [sp, #20]
 80062a8:	901b      	str	r0, [sp, #108]	; 0x6c
 80062aa:	e7bf      	b.n	800622c <_strtod_l+0x144>
 80062ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80062ae:	191a      	adds	r2, r3, r4
 80062b0:	921b      	str	r2, [sp, #108]	; 0x6c
 80062b2:	9a05      	ldr	r2, [sp, #20]
 80062b4:	5d1b      	ldrb	r3, [r3, r4]
 80062b6:	2a00      	cmp	r2, #0
 80062b8:	d037      	beq.n	800632a <_strtod_l+0x242>
 80062ba:	9c05      	ldr	r4, [sp, #20]
 80062bc:	4602      	mov	r2, r0
 80062be:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80062c2:	2909      	cmp	r1, #9
 80062c4:	d913      	bls.n	80062ee <_strtod_l+0x206>
 80062c6:	2101      	movs	r1, #1
 80062c8:	9104      	str	r1, [sp, #16]
 80062ca:	e7c2      	b.n	8006252 <_strtod_l+0x16a>
 80062cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80062ce:	1c5a      	adds	r2, r3, #1
 80062d0:	921b      	str	r2, [sp, #108]	; 0x6c
 80062d2:	785b      	ldrb	r3, [r3, #1]
 80062d4:	3001      	adds	r0, #1
 80062d6:	2b30      	cmp	r3, #48	; 0x30
 80062d8:	d0f8      	beq.n	80062cc <_strtod_l+0x1e4>
 80062da:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80062de:	2a08      	cmp	r2, #8
 80062e0:	f200 84e4 	bhi.w	8006cac <_strtod_l+0xbc4>
 80062e4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80062e6:	9208      	str	r2, [sp, #32]
 80062e8:	4602      	mov	r2, r0
 80062ea:	2000      	movs	r0, #0
 80062ec:	4604      	mov	r4, r0
 80062ee:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80062f2:	f100 0101 	add.w	r1, r0, #1
 80062f6:	d012      	beq.n	800631e <_strtod_l+0x236>
 80062f8:	440a      	add	r2, r1
 80062fa:	eb00 0c04 	add.w	ip, r0, r4
 80062fe:	4621      	mov	r1, r4
 8006300:	270a      	movs	r7, #10
 8006302:	458c      	cmp	ip, r1
 8006304:	d113      	bne.n	800632e <_strtod_l+0x246>
 8006306:	1821      	adds	r1, r4, r0
 8006308:	2908      	cmp	r1, #8
 800630a:	f104 0401 	add.w	r4, r4, #1
 800630e:	4404      	add	r4, r0
 8006310:	dc19      	bgt.n	8006346 <_strtod_l+0x25e>
 8006312:	9b07      	ldr	r3, [sp, #28]
 8006314:	210a      	movs	r1, #10
 8006316:	fb01 e303 	mla	r3, r1, r3, lr
 800631a:	9307      	str	r3, [sp, #28]
 800631c:	2100      	movs	r1, #0
 800631e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006320:	1c58      	adds	r0, r3, #1
 8006322:	901b      	str	r0, [sp, #108]	; 0x6c
 8006324:	785b      	ldrb	r3, [r3, #1]
 8006326:	4608      	mov	r0, r1
 8006328:	e7c9      	b.n	80062be <_strtod_l+0x1d6>
 800632a:	9805      	ldr	r0, [sp, #20]
 800632c:	e7d3      	b.n	80062d6 <_strtod_l+0x1ee>
 800632e:	2908      	cmp	r1, #8
 8006330:	f101 0101 	add.w	r1, r1, #1
 8006334:	dc03      	bgt.n	800633e <_strtod_l+0x256>
 8006336:	9b07      	ldr	r3, [sp, #28]
 8006338:	437b      	muls	r3, r7
 800633a:	9307      	str	r3, [sp, #28]
 800633c:	e7e1      	b.n	8006302 <_strtod_l+0x21a>
 800633e:	2910      	cmp	r1, #16
 8006340:	bfd8      	it	le
 8006342:	437d      	mulle	r5, r7
 8006344:	e7dd      	b.n	8006302 <_strtod_l+0x21a>
 8006346:	2c10      	cmp	r4, #16
 8006348:	bfdc      	itt	le
 800634a:	210a      	movle	r1, #10
 800634c:	fb01 e505 	mlale	r5, r1, r5, lr
 8006350:	e7e4      	b.n	800631c <_strtod_l+0x234>
 8006352:	2301      	movs	r3, #1
 8006354:	9304      	str	r3, [sp, #16]
 8006356:	e781      	b.n	800625c <_strtod_l+0x174>
 8006358:	f04f 0c01 	mov.w	ip, #1
 800635c:	1cb3      	adds	r3, r6, #2
 800635e:	931b      	str	r3, [sp, #108]	; 0x6c
 8006360:	78b3      	ldrb	r3, [r6, #2]
 8006362:	e78a      	b.n	800627a <_strtod_l+0x192>
 8006364:	f04f 0c00 	mov.w	ip, #0
 8006368:	e7f8      	b.n	800635c <_strtod_l+0x274>
 800636a:	bf00      	nop
 800636c:	080098e8 	.word	0x080098e8
 8006370:	7ff00000 	.word	0x7ff00000
 8006374:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006376:	1c5f      	adds	r7, r3, #1
 8006378:	971b      	str	r7, [sp, #108]	; 0x6c
 800637a:	785b      	ldrb	r3, [r3, #1]
 800637c:	2b30      	cmp	r3, #48	; 0x30
 800637e:	d0f9      	beq.n	8006374 <_strtod_l+0x28c>
 8006380:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8006384:	2f08      	cmp	r7, #8
 8006386:	f63f af7d 	bhi.w	8006284 <_strtod_l+0x19c>
 800638a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800638e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006390:	930a      	str	r3, [sp, #40]	; 0x28
 8006392:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006394:	1c5f      	adds	r7, r3, #1
 8006396:	971b      	str	r7, [sp, #108]	; 0x6c
 8006398:	785b      	ldrb	r3, [r3, #1]
 800639a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800639e:	f1b8 0f09 	cmp.w	r8, #9
 80063a2:	d937      	bls.n	8006414 <_strtod_l+0x32c>
 80063a4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80063a6:	1a7f      	subs	r7, r7, r1
 80063a8:	2f08      	cmp	r7, #8
 80063aa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80063ae:	dc37      	bgt.n	8006420 <_strtod_l+0x338>
 80063b0:	45be      	cmp	lr, r7
 80063b2:	bfa8      	it	ge
 80063b4:	46be      	movge	lr, r7
 80063b6:	f1bc 0f00 	cmp.w	ip, #0
 80063ba:	d001      	beq.n	80063c0 <_strtod_l+0x2d8>
 80063bc:	f1ce 0e00 	rsb	lr, lr, #0
 80063c0:	2c00      	cmp	r4, #0
 80063c2:	d151      	bne.n	8006468 <_strtod_l+0x380>
 80063c4:	2800      	cmp	r0, #0
 80063c6:	f47f aece 	bne.w	8006166 <_strtod_l+0x7e>
 80063ca:	9a06      	ldr	r2, [sp, #24]
 80063cc:	2a00      	cmp	r2, #0
 80063ce:	f47f aeca 	bne.w	8006166 <_strtod_l+0x7e>
 80063d2:	9a04      	ldr	r2, [sp, #16]
 80063d4:	2a00      	cmp	r2, #0
 80063d6:	f47f aee4 	bne.w	80061a2 <_strtod_l+0xba>
 80063da:	2b4e      	cmp	r3, #78	; 0x4e
 80063dc:	d027      	beq.n	800642e <_strtod_l+0x346>
 80063de:	dc21      	bgt.n	8006424 <_strtod_l+0x33c>
 80063e0:	2b49      	cmp	r3, #73	; 0x49
 80063e2:	f47f aede 	bne.w	80061a2 <_strtod_l+0xba>
 80063e6:	49a0      	ldr	r1, [pc, #640]	; (8006668 <_strtod_l+0x580>)
 80063e8:	a81b      	add	r0, sp, #108	; 0x6c
 80063ea:	f001 fdd7 	bl	8007f9c <__match>
 80063ee:	2800      	cmp	r0, #0
 80063f0:	f43f aed7 	beq.w	80061a2 <_strtod_l+0xba>
 80063f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80063f6:	499d      	ldr	r1, [pc, #628]	; (800666c <_strtod_l+0x584>)
 80063f8:	3b01      	subs	r3, #1
 80063fa:	a81b      	add	r0, sp, #108	; 0x6c
 80063fc:	931b      	str	r3, [sp, #108]	; 0x6c
 80063fe:	f001 fdcd 	bl	8007f9c <__match>
 8006402:	b910      	cbnz	r0, 800640a <_strtod_l+0x322>
 8006404:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006406:	3301      	adds	r3, #1
 8006408:	931b      	str	r3, [sp, #108]	; 0x6c
 800640a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8006680 <_strtod_l+0x598>
 800640e:	f04f 0a00 	mov.w	sl, #0
 8006412:	e6a8      	b.n	8006166 <_strtod_l+0x7e>
 8006414:	210a      	movs	r1, #10
 8006416:	fb01 3e0e 	mla	lr, r1, lr, r3
 800641a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800641e:	e7b8      	b.n	8006392 <_strtod_l+0x2aa>
 8006420:	46be      	mov	lr, r7
 8006422:	e7c8      	b.n	80063b6 <_strtod_l+0x2ce>
 8006424:	2b69      	cmp	r3, #105	; 0x69
 8006426:	d0de      	beq.n	80063e6 <_strtod_l+0x2fe>
 8006428:	2b6e      	cmp	r3, #110	; 0x6e
 800642a:	f47f aeba 	bne.w	80061a2 <_strtod_l+0xba>
 800642e:	4990      	ldr	r1, [pc, #576]	; (8006670 <_strtod_l+0x588>)
 8006430:	a81b      	add	r0, sp, #108	; 0x6c
 8006432:	f001 fdb3 	bl	8007f9c <__match>
 8006436:	2800      	cmp	r0, #0
 8006438:	f43f aeb3 	beq.w	80061a2 <_strtod_l+0xba>
 800643c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800643e:	781b      	ldrb	r3, [r3, #0]
 8006440:	2b28      	cmp	r3, #40	; 0x28
 8006442:	d10e      	bne.n	8006462 <_strtod_l+0x37a>
 8006444:	aa1e      	add	r2, sp, #120	; 0x78
 8006446:	498b      	ldr	r1, [pc, #556]	; (8006674 <_strtod_l+0x58c>)
 8006448:	a81b      	add	r0, sp, #108	; 0x6c
 800644a:	f001 fdbb 	bl	8007fc4 <__hexnan>
 800644e:	2805      	cmp	r0, #5
 8006450:	d107      	bne.n	8006462 <_strtod_l+0x37a>
 8006452:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006454:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8006458:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800645c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006460:	e681      	b.n	8006166 <_strtod_l+0x7e>
 8006462:	f8df b224 	ldr.w	fp, [pc, #548]	; 8006688 <_strtod_l+0x5a0>
 8006466:	e7d2      	b.n	800640e <_strtod_l+0x326>
 8006468:	ebae 0302 	sub.w	r3, lr, r2
 800646c:	9306      	str	r3, [sp, #24]
 800646e:	9b05      	ldr	r3, [sp, #20]
 8006470:	9807      	ldr	r0, [sp, #28]
 8006472:	2b00      	cmp	r3, #0
 8006474:	bf08      	it	eq
 8006476:	4623      	moveq	r3, r4
 8006478:	2c10      	cmp	r4, #16
 800647a:	9305      	str	r3, [sp, #20]
 800647c:	46a0      	mov	r8, r4
 800647e:	bfa8      	it	ge
 8006480:	f04f 0810 	movge.w	r8, #16
 8006484:	f7fa f83e 	bl	8000504 <__aeabi_ui2d>
 8006488:	2c09      	cmp	r4, #9
 800648a:	4682      	mov	sl, r0
 800648c:	468b      	mov	fp, r1
 800648e:	dc13      	bgt.n	80064b8 <_strtod_l+0x3d0>
 8006490:	9b06      	ldr	r3, [sp, #24]
 8006492:	2b00      	cmp	r3, #0
 8006494:	f43f ae67 	beq.w	8006166 <_strtod_l+0x7e>
 8006498:	9b06      	ldr	r3, [sp, #24]
 800649a:	dd7a      	ble.n	8006592 <_strtod_l+0x4aa>
 800649c:	2b16      	cmp	r3, #22
 800649e:	dc61      	bgt.n	8006564 <_strtod_l+0x47c>
 80064a0:	4a75      	ldr	r2, [pc, #468]	; (8006678 <_strtod_l+0x590>)
 80064a2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80064a6:	e9de 0100 	ldrd	r0, r1, [lr]
 80064aa:	4652      	mov	r2, sl
 80064ac:	465b      	mov	r3, fp
 80064ae:	f7fa f8a3 	bl	80005f8 <__aeabi_dmul>
 80064b2:	4682      	mov	sl, r0
 80064b4:	468b      	mov	fp, r1
 80064b6:	e656      	b.n	8006166 <_strtod_l+0x7e>
 80064b8:	4b6f      	ldr	r3, [pc, #444]	; (8006678 <_strtod_l+0x590>)
 80064ba:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80064be:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80064c2:	f7fa f899 	bl	80005f8 <__aeabi_dmul>
 80064c6:	4606      	mov	r6, r0
 80064c8:	4628      	mov	r0, r5
 80064ca:	460f      	mov	r7, r1
 80064cc:	f7fa f81a 	bl	8000504 <__aeabi_ui2d>
 80064d0:	4602      	mov	r2, r0
 80064d2:	460b      	mov	r3, r1
 80064d4:	4630      	mov	r0, r6
 80064d6:	4639      	mov	r1, r7
 80064d8:	f7f9 fed8 	bl	800028c <__adddf3>
 80064dc:	2c0f      	cmp	r4, #15
 80064de:	4682      	mov	sl, r0
 80064e0:	468b      	mov	fp, r1
 80064e2:	ddd5      	ble.n	8006490 <_strtod_l+0x3a8>
 80064e4:	9b06      	ldr	r3, [sp, #24]
 80064e6:	eba4 0808 	sub.w	r8, r4, r8
 80064ea:	4498      	add	r8, r3
 80064ec:	f1b8 0f00 	cmp.w	r8, #0
 80064f0:	f340 8096 	ble.w	8006620 <_strtod_l+0x538>
 80064f4:	f018 030f 	ands.w	r3, r8, #15
 80064f8:	d00a      	beq.n	8006510 <_strtod_l+0x428>
 80064fa:	495f      	ldr	r1, [pc, #380]	; (8006678 <_strtod_l+0x590>)
 80064fc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006500:	4652      	mov	r2, sl
 8006502:	465b      	mov	r3, fp
 8006504:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006508:	f7fa f876 	bl	80005f8 <__aeabi_dmul>
 800650c:	4682      	mov	sl, r0
 800650e:	468b      	mov	fp, r1
 8006510:	f038 080f 	bics.w	r8, r8, #15
 8006514:	d073      	beq.n	80065fe <_strtod_l+0x516>
 8006516:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800651a:	dd47      	ble.n	80065ac <_strtod_l+0x4c4>
 800651c:	2400      	movs	r4, #0
 800651e:	46a0      	mov	r8, r4
 8006520:	9407      	str	r4, [sp, #28]
 8006522:	9405      	str	r4, [sp, #20]
 8006524:	2322      	movs	r3, #34	; 0x22
 8006526:	f8df b158 	ldr.w	fp, [pc, #344]	; 8006680 <_strtod_l+0x598>
 800652a:	f8c9 3000 	str.w	r3, [r9]
 800652e:	f04f 0a00 	mov.w	sl, #0
 8006532:	9b07      	ldr	r3, [sp, #28]
 8006534:	2b00      	cmp	r3, #0
 8006536:	f43f ae16 	beq.w	8006166 <_strtod_l+0x7e>
 800653a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800653c:	4648      	mov	r0, r9
 800653e:	f001 fe3e 	bl	80081be <_Bfree>
 8006542:	9905      	ldr	r1, [sp, #20]
 8006544:	4648      	mov	r0, r9
 8006546:	f001 fe3a 	bl	80081be <_Bfree>
 800654a:	4641      	mov	r1, r8
 800654c:	4648      	mov	r0, r9
 800654e:	f001 fe36 	bl	80081be <_Bfree>
 8006552:	9907      	ldr	r1, [sp, #28]
 8006554:	4648      	mov	r0, r9
 8006556:	f001 fe32 	bl	80081be <_Bfree>
 800655a:	4621      	mov	r1, r4
 800655c:	4648      	mov	r0, r9
 800655e:	f001 fe2e 	bl	80081be <_Bfree>
 8006562:	e600      	b.n	8006166 <_strtod_l+0x7e>
 8006564:	9a06      	ldr	r2, [sp, #24]
 8006566:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800656a:	4293      	cmp	r3, r2
 800656c:	dbba      	blt.n	80064e4 <_strtod_l+0x3fc>
 800656e:	4d42      	ldr	r5, [pc, #264]	; (8006678 <_strtod_l+0x590>)
 8006570:	f1c4 040f 	rsb	r4, r4, #15
 8006574:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8006578:	4652      	mov	r2, sl
 800657a:	465b      	mov	r3, fp
 800657c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006580:	f7fa f83a 	bl	80005f8 <__aeabi_dmul>
 8006584:	9b06      	ldr	r3, [sp, #24]
 8006586:	1b1c      	subs	r4, r3, r4
 8006588:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800658c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006590:	e78d      	b.n	80064ae <_strtod_l+0x3c6>
 8006592:	f113 0f16 	cmn.w	r3, #22
 8006596:	dba5      	blt.n	80064e4 <_strtod_l+0x3fc>
 8006598:	4a37      	ldr	r2, [pc, #220]	; (8006678 <_strtod_l+0x590>)
 800659a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800659e:	e9d2 2300 	ldrd	r2, r3, [r2]
 80065a2:	4650      	mov	r0, sl
 80065a4:	4659      	mov	r1, fp
 80065a6:	f7fa f951 	bl	800084c <__aeabi_ddiv>
 80065aa:	e782      	b.n	80064b2 <_strtod_l+0x3ca>
 80065ac:	2300      	movs	r3, #0
 80065ae:	4e33      	ldr	r6, [pc, #204]	; (800667c <_strtod_l+0x594>)
 80065b0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80065b4:	4650      	mov	r0, sl
 80065b6:	4659      	mov	r1, fp
 80065b8:	461d      	mov	r5, r3
 80065ba:	f1b8 0f01 	cmp.w	r8, #1
 80065be:	dc21      	bgt.n	8006604 <_strtod_l+0x51c>
 80065c0:	b10b      	cbz	r3, 80065c6 <_strtod_l+0x4de>
 80065c2:	4682      	mov	sl, r0
 80065c4:	468b      	mov	fp, r1
 80065c6:	4b2d      	ldr	r3, [pc, #180]	; (800667c <_strtod_l+0x594>)
 80065c8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80065cc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80065d0:	4652      	mov	r2, sl
 80065d2:	465b      	mov	r3, fp
 80065d4:	e9d5 0100 	ldrd	r0, r1, [r5]
 80065d8:	f7fa f80e 	bl	80005f8 <__aeabi_dmul>
 80065dc:	4b28      	ldr	r3, [pc, #160]	; (8006680 <_strtod_l+0x598>)
 80065de:	460a      	mov	r2, r1
 80065e0:	400b      	ands	r3, r1
 80065e2:	4928      	ldr	r1, [pc, #160]	; (8006684 <_strtod_l+0x59c>)
 80065e4:	428b      	cmp	r3, r1
 80065e6:	4682      	mov	sl, r0
 80065e8:	d898      	bhi.n	800651c <_strtod_l+0x434>
 80065ea:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80065ee:	428b      	cmp	r3, r1
 80065f0:	bf86      	itte	hi
 80065f2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800668c <_strtod_l+0x5a4>
 80065f6:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 80065fa:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80065fe:	2300      	movs	r3, #0
 8006600:	9304      	str	r3, [sp, #16]
 8006602:	e077      	b.n	80066f4 <_strtod_l+0x60c>
 8006604:	f018 0f01 	tst.w	r8, #1
 8006608:	d006      	beq.n	8006618 <_strtod_l+0x530>
 800660a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800660e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006612:	f7f9 fff1 	bl	80005f8 <__aeabi_dmul>
 8006616:	2301      	movs	r3, #1
 8006618:	3501      	adds	r5, #1
 800661a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800661e:	e7cc      	b.n	80065ba <_strtod_l+0x4d2>
 8006620:	d0ed      	beq.n	80065fe <_strtod_l+0x516>
 8006622:	f1c8 0800 	rsb	r8, r8, #0
 8006626:	f018 020f 	ands.w	r2, r8, #15
 800662a:	d00a      	beq.n	8006642 <_strtod_l+0x55a>
 800662c:	4b12      	ldr	r3, [pc, #72]	; (8006678 <_strtod_l+0x590>)
 800662e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006632:	4650      	mov	r0, sl
 8006634:	4659      	mov	r1, fp
 8006636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800663a:	f7fa f907 	bl	800084c <__aeabi_ddiv>
 800663e:	4682      	mov	sl, r0
 8006640:	468b      	mov	fp, r1
 8006642:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006646:	d0da      	beq.n	80065fe <_strtod_l+0x516>
 8006648:	f1b8 0f1f 	cmp.w	r8, #31
 800664c:	dd20      	ble.n	8006690 <_strtod_l+0x5a8>
 800664e:	2400      	movs	r4, #0
 8006650:	46a0      	mov	r8, r4
 8006652:	9407      	str	r4, [sp, #28]
 8006654:	9405      	str	r4, [sp, #20]
 8006656:	2322      	movs	r3, #34	; 0x22
 8006658:	f04f 0a00 	mov.w	sl, #0
 800665c:	f04f 0b00 	mov.w	fp, #0
 8006660:	f8c9 3000 	str.w	r3, [r9]
 8006664:	e765      	b.n	8006532 <_strtod_l+0x44a>
 8006666:	bf00      	nop
 8006668:	080098b1 	.word	0x080098b1
 800666c:	0800993b 	.word	0x0800993b
 8006670:	080098b9 	.word	0x080098b9
 8006674:	080098fc 	.word	0x080098fc
 8006678:	08009978 	.word	0x08009978
 800667c:	08009950 	.word	0x08009950
 8006680:	7ff00000 	.word	0x7ff00000
 8006684:	7ca00000 	.word	0x7ca00000
 8006688:	fff80000 	.word	0xfff80000
 800668c:	7fefffff 	.word	0x7fefffff
 8006690:	f018 0310 	ands.w	r3, r8, #16
 8006694:	bf18      	it	ne
 8006696:	236a      	movne	r3, #106	; 0x6a
 8006698:	4da0      	ldr	r5, [pc, #640]	; (800691c <_strtod_l+0x834>)
 800669a:	9304      	str	r3, [sp, #16]
 800669c:	4650      	mov	r0, sl
 800669e:	4659      	mov	r1, fp
 80066a0:	2300      	movs	r3, #0
 80066a2:	f1b8 0f00 	cmp.w	r8, #0
 80066a6:	f300 810a 	bgt.w	80068be <_strtod_l+0x7d6>
 80066aa:	b10b      	cbz	r3, 80066b0 <_strtod_l+0x5c8>
 80066ac:	4682      	mov	sl, r0
 80066ae:	468b      	mov	fp, r1
 80066b0:	9b04      	ldr	r3, [sp, #16]
 80066b2:	b1bb      	cbz	r3, 80066e4 <_strtod_l+0x5fc>
 80066b4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80066b8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80066bc:	2b00      	cmp	r3, #0
 80066be:	4659      	mov	r1, fp
 80066c0:	dd10      	ble.n	80066e4 <_strtod_l+0x5fc>
 80066c2:	2b1f      	cmp	r3, #31
 80066c4:	f340 8107 	ble.w	80068d6 <_strtod_l+0x7ee>
 80066c8:	2b34      	cmp	r3, #52	; 0x34
 80066ca:	bfde      	ittt	le
 80066cc:	3b20      	suble	r3, #32
 80066ce:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 80066d2:	fa02 f303 	lslle.w	r3, r2, r3
 80066d6:	f04f 0a00 	mov.w	sl, #0
 80066da:	bfcc      	ite	gt
 80066dc:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80066e0:	ea03 0b01 	andle.w	fp, r3, r1
 80066e4:	2200      	movs	r2, #0
 80066e6:	2300      	movs	r3, #0
 80066e8:	4650      	mov	r0, sl
 80066ea:	4659      	mov	r1, fp
 80066ec:	f7fa f9ec 	bl	8000ac8 <__aeabi_dcmpeq>
 80066f0:	2800      	cmp	r0, #0
 80066f2:	d1ac      	bne.n	800664e <_strtod_l+0x566>
 80066f4:	9b07      	ldr	r3, [sp, #28]
 80066f6:	9300      	str	r3, [sp, #0]
 80066f8:	9a05      	ldr	r2, [sp, #20]
 80066fa:	9908      	ldr	r1, [sp, #32]
 80066fc:	4623      	mov	r3, r4
 80066fe:	4648      	mov	r0, r9
 8006700:	f001 fdaf 	bl	8008262 <__s2b>
 8006704:	9007      	str	r0, [sp, #28]
 8006706:	2800      	cmp	r0, #0
 8006708:	f43f af08 	beq.w	800651c <_strtod_l+0x434>
 800670c:	9a06      	ldr	r2, [sp, #24]
 800670e:	9b06      	ldr	r3, [sp, #24]
 8006710:	2a00      	cmp	r2, #0
 8006712:	f1c3 0300 	rsb	r3, r3, #0
 8006716:	bfa8      	it	ge
 8006718:	2300      	movge	r3, #0
 800671a:	930e      	str	r3, [sp, #56]	; 0x38
 800671c:	2400      	movs	r4, #0
 800671e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006722:	9316      	str	r3, [sp, #88]	; 0x58
 8006724:	46a0      	mov	r8, r4
 8006726:	9b07      	ldr	r3, [sp, #28]
 8006728:	4648      	mov	r0, r9
 800672a:	6859      	ldr	r1, [r3, #4]
 800672c:	f001 fd13 	bl	8008156 <_Balloc>
 8006730:	9005      	str	r0, [sp, #20]
 8006732:	2800      	cmp	r0, #0
 8006734:	f43f aef6 	beq.w	8006524 <_strtod_l+0x43c>
 8006738:	9b07      	ldr	r3, [sp, #28]
 800673a:	691a      	ldr	r2, [r3, #16]
 800673c:	3202      	adds	r2, #2
 800673e:	f103 010c 	add.w	r1, r3, #12
 8006742:	0092      	lsls	r2, r2, #2
 8006744:	300c      	adds	r0, #12
 8006746:	f001 fcfb 	bl	8008140 <memcpy>
 800674a:	aa1e      	add	r2, sp, #120	; 0x78
 800674c:	a91d      	add	r1, sp, #116	; 0x74
 800674e:	ec4b ab10 	vmov	d0, sl, fp
 8006752:	4648      	mov	r0, r9
 8006754:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8006758:	f002 f83e 	bl	80087d8 <__d2b>
 800675c:	901c      	str	r0, [sp, #112]	; 0x70
 800675e:	2800      	cmp	r0, #0
 8006760:	f43f aee0 	beq.w	8006524 <_strtod_l+0x43c>
 8006764:	2101      	movs	r1, #1
 8006766:	4648      	mov	r0, r9
 8006768:	f001 fe07 	bl	800837a <__i2b>
 800676c:	4680      	mov	r8, r0
 800676e:	2800      	cmp	r0, #0
 8006770:	f43f aed8 	beq.w	8006524 <_strtod_l+0x43c>
 8006774:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006776:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006778:	2e00      	cmp	r6, #0
 800677a:	bfab      	itete	ge
 800677c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800677e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8006780:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8006782:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8006784:	bfac      	ite	ge
 8006786:	18f7      	addge	r7, r6, r3
 8006788:	1b9d      	sublt	r5, r3, r6
 800678a:	9b04      	ldr	r3, [sp, #16]
 800678c:	1af6      	subs	r6, r6, r3
 800678e:	4416      	add	r6, r2
 8006790:	4b63      	ldr	r3, [pc, #396]	; (8006920 <_strtod_l+0x838>)
 8006792:	3e01      	subs	r6, #1
 8006794:	429e      	cmp	r6, r3
 8006796:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800679a:	f280 80af 	bge.w	80068fc <_strtod_l+0x814>
 800679e:	1b9b      	subs	r3, r3, r6
 80067a0:	2b1f      	cmp	r3, #31
 80067a2:	eba2 0203 	sub.w	r2, r2, r3
 80067a6:	f04f 0101 	mov.w	r1, #1
 80067aa:	f300 809b 	bgt.w	80068e4 <_strtod_l+0x7fc>
 80067ae:	fa01 f303 	lsl.w	r3, r1, r3
 80067b2:	930f      	str	r3, [sp, #60]	; 0x3c
 80067b4:	2300      	movs	r3, #0
 80067b6:	930a      	str	r3, [sp, #40]	; 0x28
 80067b8:	18be      	adds	r6, r7, r2
 80067ba:	9b04      	ldr	r3, [sp, #16]
 80067bc:	42b7      	cmp	r7, r6
 80067be:	4415      	add	r5, r2
 80067c0:	441d      	add	r5, r3
 80067c2:	463b      	mov	r3, r7
 80067c4:	bfa8      	it	ge
 80067c6:	4633      	movge	r3, r6
 80067c8:	42ab      	cmp	r3, r5
 80067ca:	bfa8      	it	ge
 80067cc:	462b      	movge	r3, r5
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	bfc2      	ittt	gt
 80067d2:	1af6      	subgt	r6, r6, r3
 80067d4:	1aed      	subgt	r5, r5, r3
 80067d6:	1aff      	subgt	r7, r7, r3
 80067d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067da:	b1bb      	cbz	r3, 800680c <_strtod_l+0x724>
 80067dc:	4641      	mov	r1, r8
 80067de:	461a      	mov	r2, r3
 80067e0:	4648      	mov	r0, r9
 80067e2:	f001 fe69 	bl	80084b8 <__pow5mult>
 80067e6:	4680      	mov	r8, r0
 80067e8:	2800      	cmp	r0, #0
 80067ea:	f43f ae9b 	beq.w	8006524 <_strtod_l+0x43c>
 80067ee:	4601      	mov	r1, r0
 80067f0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80067f2:	4648      	mov	r0, r9
 80067f4:	f001 fdca 	bl	800838c <__multiply>
 80067f8:	900c      	str	r0, [sp, #48]	; 0x30
 80067fa:	2800      	cmp	r0, #0
 80067fc:	f43f ae92 	beq.w	8006524 <_strtod_l+0x43c>
 8006800:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006802:	4648      	mov	r0, r9
 8006804:	f001 fcdb 	bl	80081be <_Bfree>
 8006808:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800680a:	931c      	str	r3, [sp, #112]	; 0x70
 800680c:	2e00      	cmp	r6, #0
 800680e:	dc7a      	bgt.n	8006906 <_strtod_l+0x81e>
 8006810:	9b06      	ldr	r3, [sp, #24]
 8006812:	2b00      	cmp	r3, #0
 8006814:	dd08      	ble.n	8006828 <_strtod_l+0x740>
 8006816:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006818:	9905      	ldr	r1, [sp, #20]
 800681a:	4648      	mov	r0, r9
 800681c:	f001 fe4c 	bl	80084b8 <__pow5mult>
 8006820:	9005      	str	r0, [sp, #20]
 8006822:	2800      	cmp	r0, #0
 8006824:	f43f ae7e 	beq.w	8006524 <_strtod_l+0x43c>
 8006828:	2d00      	cmp	r5, #0
 800682a:	dd08      	ble.n	800683e <_strtod_l+0x756>
 800682c:	462a      	mov	r2, r5
 800682e:	9905      	ldr	r1, [sp, #20]
 8006830:	4648      	mov	r0, r9
 8006832:	f001 fe8f 	bl	8008554 <__lshift>
 8006836:	9005      	str	r0, [sp, #20]
 8006838:	2800      	cmp	r0, #0
 800683a:	f43f ae73 	beq.w	8006524 <_strtod_l+0x43c>
 800683e:	2f00      	cmp	r7, #0
 8006840:	dd08      	ble.n	8006854 <_strtod_l+0x76c>
 8006842:	4641      	mov	r1, r8
 8006844:	463a      	mov	r2, r7
 8006846:	4648      	mov	r0, r9
 8006848:	f001 fe84 	bl	8008554 <__lshift>
 800684c:	4680      	mov	r8, r0
 800684e:	2800      	cmp	r0, #0
 8006850:	f43f ae68 	beq.w	8006524 <_strtod_l+0x43c>
 8006854:	9a05      	ldr	r2, [sp, #20]
 8006856:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006858:	4648      	mov	r0, r9
 800685a:	f001 fee9 	bl	8008630 <__mdiff>
 800685e:	4604      	mov	r4, r0
 8006860:	2800      	cmp	r0, #0
 8006862:	f43f ae5f 	beq.w	8006524 <_strtod_l+0x43c>
 8006866:	68c3      	ldr	r3, [r0, #12]
 8006868:	930c      	str	r3, [sp, #48]	; 0x30
 800686a:	2300      	movs	r3, #0
 800686c:	60c3      	str	r3, [r0, #12]
 800686e:	4641      	mov	r1, r8
 8006870:	f001 fec4 	bl	80085fc <__mcmp>
 8006874:	2800      	cmp	r0, #0
 8006876:	da55      	bge.n	8006924 <_strtod_l+0x83c>
 8006878:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800687a:	b9e3      	cbnz	r3, 80068b6 <_strtod_l+0x7ce>
 800687c:	f1ba 0f00 	cmp.w	sl, #0
 8006880:	d119      	bne.n	80068b6 <_strtod_l+0x7ce>
 8006882:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006886:	b9b3      	cbnz	r3, 80068b6 <_strtod_l+0x7ce>
 8006888:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800688c:	0d1b      	lsrs	r3, r3, #20
 800688e:	051b      	lsls	r3, r3, #20
 8006890:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006894:	d90f      	bls.n	80068b6 <_strtod_l+0x7ce>
 8006896:	6963      	ldr	r3, [r4, #20]
 8006898:	b913      	cbnz	r3, 80068a0 <_strtod_l+0x7b8>
 800689a:	6923      	ldr	r3, [r4, #16]
 800689c:	2b01      	cmp	r3, #1
 800689e:	dd0a      	ble.n	80068b6 <_strtod_l+0x7ce>
 80068a0:	4621      	mov	r1, r4
 80068a2:	2201      	movs	r2, #1
 80068a4:	4648      	mov	r0, r9
 80068a6:	f001 fe55 	bl	8008554 <__lshift>
 80068aa:	4641      	mov	r1, r8
 80068ac:	4604      	mov	r4, r0
 80068ae:	f001 fea5 	bl	80085fc <__mcmp>
 80068b2:	2800      	cmp	r0, #0
 80068b4:	dc67      	bgt.n	8006986 <_strtod_l+0x89e>
 80068b6:	9b04      	ldr	r3, [sp, #16]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d171      	bne.n	80069a0 <_strtod_l+0x8b8>
 80068bc:	e63d      	b.n	800653a <_strtod_l+0x452>
 80068be:	f018 0f01 	tst.w	r8, #1
 80068c2:	d004      	beq.n	80068ce <_strtod_l+0x7e6>
 80068c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80068c8:	f7f9 fe96 	bl	80005f8 <__aeabi_dmul>
 80068cc:	2301      	movs	r3, #1
 80068ce:	ea4f 0868 	mov.w	r8, r8, asr #1
 80068d2:	3508      	adds	r5, #8
 80068d4:	e6e5      	b.n	80066a2 <_strtod_l+0x5ba>
 80068d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80068da:	fa02 f303 	lsl.w	r3, r2, r3
 80068de:	ea03 0a0a 	and.w	sl, r3, sl
 80068e2:	e6ff      	b.n	80066e4 <_strtod_l+0x5fc>
 80068e4:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80068e8:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80068ec:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80068f0:	36e2      	adds	r6, #226	; 0xe2
 80068f2:	fa01 f306 	lsl.w	r3, r1, r6
 80068f6:	930a      	str	r3, [sp, #40]	; 0x28
 80068f8:	910f      	str	r1, [sp, #60]	; 0x3c
 80068fa:	e75d      	b.n	80067b8 <_strtod_l+0x6d0>
 80068fc:	2300      	movs	r3, #0
 80068fe:	930a      	str	r3, [sp, #40]	; 0x28
 8006900:	2301      	movs	r3, #1
 8006902:	930f      	str	r3, [sp, #60]	; 0x3c
 8006904:	e758      	b.n	80067b8 <_strtod_l+0x6d0>
 8006906:	4632      	mov	r2, r6
 8006908:	991c      	ldr	r1, [sp, #112]	; 0x70
 800690a:	4648      	mov	r0, r9
 800690c:	f001 fe22 	bl	8008554 <__lshift>
 8006910:	901c      	str	r0, [sp, #112]	; 0x70
 8006912:	2800      	cmp	r0, #0
 8006914:	f47f af7c 	bne.w	8006810 <_strtod_l+0x728>
 8006918:	e604      	b.n	8006524 <_strtod_l+0x43c>
 800691a:	bf00      	nop
 800691c:	08009910 	.word	0x08009910
 8006920:	fffffc02 	.word	0xfffffc02
 8006924:	465d      	mov	r5, fp
 8006926:	f040 8086 	bne.w	8006a36 <_strtod_l+0x94e>
 800692a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800692c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006930:	b32a      	cbz	r2, 800697e <_strtod_l+0x896>
 8006932:	4aaf      	ldr	r2, [pc, #700]	; (8006bf0 <_strtod_l+0xb08>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d153      	bne.n	80069e0 <_strtod_l+0x8f8>
 8006938:	9b04      	ldr	r3, [sp, #16]
 800693a:	4650      	mov	r0, sl
 800693c:	b1d3      	cbz	r3, 8006974 <_strtod_l+0x88c>
 800693e:	4aad      	ldr	r2, [pc, #692]	; (8006bf4 <_strtod_l+0xb0c>)
 8006940:	402a      	ands	r2, r5
 8006942:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8006946:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800694a:	d816      	bhi.n	800697a <_strtod_l+0x892>
 800694c:	0d12      	lsrs	r2, r2, #20
 800694e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006952:	fa01 f303 	lsl.w	r3, r1, r3
 8006956:	4298      	cmp	r0, r3
 8006958:	d142      	bne.n	80069e0 <_strtod_l+0x8f8>
 800695a:	4ba7      	ldr	r3, [pc, #668]	; (8006bf8 <_strtod_l+0xb10>)
 800695c:	429d      	cmp	r5, r3
 800695e:	d102      	bne.n	8006966 <_strtod_l+0x87e>
 8006960:	3001      	adds	r0, #1
 8006962:	f43f addf 	beq.w	8006524 <_strtod_l+0x43c>
 8006966:	4ba3      	ldr	r3, [pc, #652]	; (8006bf4 <_strtod_l+0xb0c>)
 8006968:	402b      	ands	r3, r5
 800696a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800696e:	f04f 0a00 	mov.w	sl, #0
 8006972:	e7a0      	b.n	80068b6 <_strtod_l+0x7ce>
 8006974:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006978:	e7ed      	b.n	8006956 <_strtod_l+0x86e>
 800697a:	460b      	mov	r3, r1
 800697c:	e7eb      	b.n	8006956 <_strtod_l+0x86e>
 800697e:	bb7b      	cbnz	r3, 80069e0 <_strtod_l+0x8f8>
 8006980:	f1ba 0f00 	cmp.w	sl, #0
 8006984:	d12c      	bne.n	80069e0 <_strtod_l+0x8f8>
 8006986:	9904      	ldr	r1, [sp, #16]
 8006988:	4a9a      	ldr	r2, [pc, #616]	; (8006bf4 <_strtod_l+0xb0c>)
 800698a:	465b      	mov	r3, fp
 800698c:	b1f1      	cbz	r1, 80069cc <_strtod_l+0x8e4>
 800698e:	ea02 010b 	and.w	r1, r2, fp
 8006992:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006996:	dc19      	bgt.n	80069cc <_strtod_l+0x8e4>
 8006998:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800699c:	f77f ae5b 	ble.w	8006656 <_strtod_l+0x56e>
 80069a0:	4a96      	ldr	r2, [pc, #600]	; (8006bfc <_strtod_l+0xb14>)
 80069a2:	2300      	movs	r3, #0
 80069a4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80069a8:	4650      	mov	r0, sl
 80069aa:	4659      	mov	r1, fp
 80069ac:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80069b0:	f7f9 fe22 	bl	80005f8 <__aeabi_dmul>
 80069b4:	4682      	mov	sl, r0
 80069b6:	468b      	mov	fp, r1
 80069b8:	2900      	cmp	r1, #0
 80069ba:	f47f adbe 	bne.w	800653a <_strtod_l+0x452>
 80069be:	2800      	cmp	r0, #0
 80069c0:	f47f adbb 	bne.w	800653a <_strtod_l+0x452>
 80069c4:	2322      	movs	r3, #34	; 0x22
 80069c6:	f8c9 3000 	str.w	r3, [r9]
 80069ca:	e5b6      	b.n	800653a <_strtod_l+0x452>
 80069cc:	4013      	ands	r3, r2
 80069ce:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80069d2:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80069d6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80069da:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80069de:	e76a      	b.n	80068b6 <_strtod_l+0x7ce>
 80069e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069e2:	b193      	cbz	r3, 8006a0a <_strtod_l+0x922>
 80069e4:	422b      	tst	r3, r5
 80069e6:	f43f af66 	beq.w	80068b6 <_strtod_l+0x7ce>
 80069ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80069ec:	9a04      	ldr	r2, [sp, #16]
 80069ee:	4650      	mov	r0, sl
 80069f0:	4659      	mov	r1, fp
 80069f2:	b173      	cbz	r3, 8006a12 <_strtod_l+0x92a>
 80069f4:	f7ff fb5c 	bl	80060b0 <sulp>
 80069f8:	4602      	mov	r2, r0
 80069fa:	460b      	mov	r3, r1
 80069fc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006a00:	f7f9 fc44 	bl	800028c <__adddf3>
 8006a04:	4682      	mov	sl, r0
 8006a06:	468b      	mov	fp, r1
 8006a08:	e755      	b.n	80068b6 <_strtod_l+0x7ce>
 8006a0a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a0c:	ea13 0f0a 	tst.w	r3, sl
 8006a10:	e7e9      	b.n	80069e6 <_strtod_l+0x8fe>
 8006a12:	f7ff fb4d 	bl	80060b0 <sulp>
 8006a16:	4602      	mov	r2, r0
 8006a18:	460b      	mov	r3, r1
 8006a1a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006a1e:	f7f9 fc33 	bl	8000288 <__aeabi_dsub>
 8006a22:	2200      	movs	r2, #0
 8006a24:	2300      	movs	r3, #0
 8006a26:	4682      	mov	sl, r0
 8006a28:	468b      	mov	fp, r1
 8006a2a:	f7fa f84d 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a2e:	2800      	cmp	r0, #0
 8006a30:	f47f ae11 	bne.w	8006656 <_strtod_l+0x56e>
 8006a34:	e73f      	b.n	80068b6 <_strtod_l+0x7ce>
 8006a36:	4641      	mov	r1, r8
 8006a38:	4620      	mov	r0, r4
 8006a3a:	f001 ff1c 	bl	8008876 <__ratio>
 8006a3e:	ec57 6b10 	vmov	r6, r7, d0
 8006a42:	2200      	movs	r2, #0
 8006a44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006a48:	ee10 0a10 	vmov	r0, s0
 8006a4c:	4639      	mov	r1, r7
 8006a4e:	f7fa f84f 	bl	8000af0 <__aeabi_dcmple>
 8006a52:	2800      	cmp	r0, #0
 8006a54:	d077      	beq.n	8006b46 <_strtod_l+0xa5e>
 8006a56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d04a      	beq.n	8006af2 <_strtod_l+0xa0a>
 8006a5c:	4b68      	ldr	r3, [pc, #416]	; (8006c00 <_strtod_l+0xb18>)
 8006a5e:	2200      	movs	r2, #0
 8006a60:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006a64:	4f66      	ldr	r7, [pc, #408]	; (8006c00 <_strtod_l+0xb18>)
 8006a66:	2600      	movs	r6, #0
 8006a68:	4b62      	ldr	r3, [pc, #392]	; (8006bf4 <_strtod_l+0xb0c>)
 8006a6a:	402b      	ands	r3, r5
 8006a6c:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a6e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006a70:	4b64      	ldr	r3, [pc, #400]	; (8006c04 <_strtod_l+0xb1c>)
 8006a72:	429a      	cmp	r2, r3
 8006a74:	f040 80ce 	bne.w	8006c14 <_strtod_l+0xb2c>
 8006a78:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006a7c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006a80:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8006a84:	ec4b ab10 	vmov	d0, sl, fp
 8006a88:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8006a8c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006a90:	f001 fe2c 	bl	80086ec <__ulp>
 8006a94:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006a98:	ec53 2b10 	vmov	r2, r3, d0
 8006a9c:	f7f9 fdac 	bl	80005f8 <__aeabi_dmul>
 8006aa0:	4652      	mov	r2, sl
 8006aa2:	465b      	mov	r3, fp
 8006aa4:	f7f9 fbf2 	bl	800028c <__adddf3>
 8006aa8:	460b      	mov	r3, r1
 8006aaa:	4952      	ldr	r1, [pc, #328]	; (8006bf4 <_strtod_l+0xb0c>)
 8006aac:	4a56      	ldr	r2, [pc, #344]	; (8006c08 <_strtod_l+0xb20>)
 8006aae:	4019      	ands	r1, r3
 8006ab0:	4291      	cmp	r1, r2
 8006ab2:	4682      	mov	sl, r0
 8006ab4:	d95b      	bls.n	8006b6e <_strtod_l+0xa86>
 8006ab6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ab8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d103      	bne.n	8006ac8 <_strtod_l+0x9e0>
 8006ac0:	9b08      	ldr	r3, [sp, #32]
 8006ac2:	3301      	adds	r3, #1
 8006ac4:	f43f ad2e 	beq.w	8006524 <_strtod_l+0x43c>
 8006ac8:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8006bf8 <_strtod_l+0xb10>
 8006acc:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006ad0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006ad2:	4648      	mov	r0, r9
 8006ad4:	f001 fb73 	bl	80081be <_Bfree>
 8006ad8:	9905      	ldr	r1, [sp, #20]
 8006ada:	4648      	mov	r0, r9
 8006adc:	f001 fb6f 	bl	80081be <_Bfree>
 8006ae0:	4641      	mov	r1, r8
 8006ae2:	4648      	mov	r0, r9
 8006ae4:	f001 fb6b 	bl	80081be <_Bfree>
 8006ae8:	4621      	mov	r1, r4
 8006aea:	4648      	mov	r0, r9
 8006aec:	f001 fb67 	bl	80081be <_Bfree>
 8006af0:	e619      	b.n	8006726 <_strtod_l+0x63e>
 8006af2:	f1ba 0f00 	cmp.w	sl, #0
 8006af6:	d11a      	bne.n	8006b2e <_strtod_l+0xa46>
 8006af8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006afc:	b9eb      	cbnz	r3, 8006b3a <_strtod_l+0xa52>
 8006afe:	2200      	movs	r2, #0
 8006b00:	4b3f      	ldr	r3, [pc, #252]	; (8006c00 <_strtod_l+0xb18>)
 8006b02:	4630      	mov	r0, r6
 8006b04:	4639      	mov	r1, r7
 8006b06:	f7f9 ffe9 	bl	8000adc <__aeabi_dcmplt>
 8006b0a:	b9c8      	cbnz	r0, 8006b40 <_strtod_l+0xa58>
 8006b0c:	4630      	mov	r0, r6
 8006b0e:	4639      	mov	r1, r7
 8006b10:	2200      	movs	r2, #0
 8006b12:	4b3e      	ldr	r3, [pc, #248]	; (8006c0c <_strtod_l+0xb24>)
 8006b14:	f7f9 fd70 	bl	80005f8 <__aeabi_dmul>
 8006b18:	4606      	mov	r6, r0
 8006b1a:	460f      	mov	r7, r1
 8006b1c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006b20:	9618      	str	r6, [sp, #96]	; 0x60
 8006b22:	9319      	str	r3, [sp, #100]	; 0x64
 8006b24:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8006b28:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006b2c:	e79c      	b.n	8006a68 <_strtod_l+0x980>
 8006b2e:	f1ba 0f01 	cmp.w	sl, #1
 8006b32:	d102      	bne.n	8006b3a <_strtod_l+0xa52>
 8006b34:	2d00      	cmp	r5, #0
 8006b36:	f43f ad8e 	beq.w	8006656 <_strtod_l+0x56e>
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	4b34      	ldr	r3, [pc, #208]	; (8006c10 <_strtod_l+0xb28>)
 8006b3e:	e78f      	b.n	8006a60 <_strtod_l+0x978>
 8006b40:	2600      	movs	r6, #0
 8006b42:	4f32      	ldr	r7, [pc, #200]	; (8006c0c <_strtod_l+0xb24>)
 8006b44:	e7ea      	b.n	8006b1c <_strtod_l+0xa34>
 8006b46:	4b31      	ldr	r3, [pc, #196]	; (8006c0c <_strtod_l+0xb24>)
 8006b48:	4630      	mov	r0, r6
 8006b4a:	4639      	mov	r1, r7
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	f7f9 fd53 	bl	80005f8 <__aeabi_dmul>
 8006b52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b54:	4606      	mov	r6, r0
 8006b56:	460f      	mov	r7, r1
 8006b58:	b933      	cbnz	r3, 8006b68 <_strtod_l+0xa80>
 8006b5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006b5e:	9010      	str	r0, [sp, #64]	; 0x40
 8006b60:	9311      	str	r3, [sp, #68]	; 0x44
 8006b62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006b66:	e7df      	b.n	8006b28 <_strtod_l+0xa40>
 8006b68:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8006b6c:	e7f9      	b.n	8006b62 <_strtod_l+0xa7a>
 8006b6e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006b72:	9b04      	ldr	r3, [sp, #16]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d1ab      	bne.n	8006ad0 <_strtod_l+0x9e8>
 8006b78:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006b7c:	0d1b      	lsrs	r3, r3, #20
 8006b7e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006b80:	051b      	lsls	r3, r3, #20
 8006b82:	429a      	cmp	r2, r3
 8006b84:	465d      	mov	r5, fp
 8006b86:	d1a3      	bne.n	8006ad0 <_strtod_l+0x9e8>
 8006b88:	4639      	mov	r1, r7
 8006b8a:	4630      	mov	r0, r6
 8006b8c:	f7f9 ffe4 	bl	8000b58 <__aeabi_d2iz>
 8006b90:	f7f9 fcc8 	bl	8000524 <__aeabi_i2d>
 8006b94:	460b      	mov	r3, r1
 8006b96:	4602      	mov	r2, r0
 8006b98:	4639      	mov	r1, r7
 8006b9a:	4630      	mov	r0, r6
 8006b9c:	f7f9 fb74 	bl	8000288 <__aeabi_dsub>
 8006ba0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ba2:	4606      	mov	r6, r0
 8006ba4:	460f      	mov	r7, r1
 8006ba6:	b933      	cbnz	r3, 8006bb6 <_strtod_l+0xace>
 8006ba8:	f1ba 0f00 	cmp.w	sl, #0
 8006bac:	d103      	bne.n	8006bb6 <_strtod_l+0xace>
 8006bae:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8006bb2:	2d00      	cmp	r5, #0
 8006bb4:	d06d      	beq.n	8006c92 <_strtod_l+0xbaa>
 8006bb6:	a30a      	add	r3, pc, #40	; (adr r3, 8006be0 <_strtod_l+0xaf8>)
 8006bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bbc:	4630      	mov	r0, r6
 8006bbe:	4639      	mov	r1, r7
 8006bc0:	f7f9 ff8c 	bl	8000adc <__aeabi_dcmplt>
 8006bc4:	2800      	cmp	r0, #0
 8006bc6:	f47f acb8 	bne.w	800653a <_strtod_l+0x452>
 8006bca:	a307      	add	r3, pc, #28	; (adr r3, 8006be8 <_strtod_l+0xb00>)
 8006bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd0:	4630      	mov	r0, r6
 8006bd2:	4639      	mov	r1, r7
 8006bd4:	f7f9 ffa0 	bl	8000b18 <__aeabi_dcmpgt>
 8006bd8:	2800      	cmp	r0, #0
 8006bda:	f43f af79 	beq.w	8006ad0 <_strtod_l+0x9e8>
 8006bde:	e4ac      	b.n	800653a <_strtod_l+0x452>
 8006be0:	94a03595 	.word	0x94a03595
 8006be4:	3fdfffff 	.word	0x3fdfffff
 8006be8:	35afe535 	.word	0x35afe535
 8006bec:	3fe00000 	.word	0x3fe00000
 8006bf0:	000fffff 	.word	0x000fffff
 8006bf4:	7ff00000 	.word	0x7ff00000
 8006bf8:	7fefffff 	.word	0x7fefffff
 8006bfc:	39500000 	.word	0x39500000
 8006c00:	3ff00000 	.word	0x3ff00000
 8006c04:	7fe00000 	.word	0x7fe00000
 8006c08:	7c9fffff 	.word	0x7c9fffff
 8006c0c:	3fe00000 	.word	0x3fe00000
 8006c10:	bff00000 	.word	0xbff00000
 8006c14:	9b04      	ldr	r3, [sp, #16]
 8006c16:	b333      	cbz	r3, 8006c66 <_strtod_l+0xb7e>
 8006c18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c1a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006c1e:	d822      	bhi.n	8006c66 <_strtod_l+0xb7e>
 8006c20:	a327      	add	r3, pc, #156	; (adr r3, 8006cc0 <_strtod_l+0xbd8>)
 8006c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c26:	4630      	mov	r0, r6
 8006c28:	4639      	mov	r1, r7
 8006c2a:	f7f9 ff61 	bl	8000af0 <__aeabi_dcmple>
 8006c2e:	b1a0      	cbz	r0, 8006c5a <_strtod_l+0xb72>
 8006c30:	4639      	mov	r1, r7
 8006c32:	4630      	mov	r0, r6
 8006c34:	f7f9 ffb8 	bl	8000ba8 <__aeabi_d2uiz>
 8006c38:	2800      	cmp	r0, #0
 8006c3a:	bf08      	it	eq
 8006c3c:	2001      	moveq	r0, #1
 8006c3e:	f7f9 fc61 	bl	8000504 <__aeabi_ui2d>
 8006c42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c44:	4606      	mov	r6, r0
 8006c46:	460f      	mov	r7, r1
 8006c48:	bb03      	cbnz	r3, 8006c8c <_strtod_l+0xba4>
 8006c4a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006c4e:	9012      	str	r0, [sp, #72]	; 0x48
 8006c50:	9313      	str	r3, [sp, #76]	; 0x4c
 8006c52:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8006c56:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006c5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c5c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006c5e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006c62:	1a9b      	subs	r3, r3, r2
 8006c64:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c66:	ed9d 0b08 	vldr	d0, [sp, #32]
 8006c6a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8006c6e:	f001 fd3d 	bl	80086ec <__ulp>
 8006c72:	4650      	mov	r0, sl
 8006c74:	ec53 2b10 	vmov	r2, r3, d0
 8006c78:	4659      	mov	r1, fp
 8006c7a:	f7f9 fcbd 	bl	80005f8 <__aeabi_dmul>
 8006c7e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006c82:	f7f9 fb03 	bl	800028c <__adddf3>
 8006c86:	4682      	mov	sl, r0
 8006c88:	468b      	mov	fp, r1
 8006c8a:	e772      	b.n	8006b72 <_strtod_l+0xa8a>
 8006c8c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8006c90:	e7df      	b.n	8006c52 <_strtod_l+0xb6a>
 8006c92:	a30d      	add	r3, pc, #52	; (adr r3, 8006cc8 <_strtod_l+0xbe0>)
 8006c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c98:	f7f9 ff20 	bl	8000adc <__aeabi_dcmplt>
 8006c9c:	e79c      	b.n	8006bd8 <_strtod_l+0xaf0>
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	930d      	str	r3, [sp, #52]	; 0x34
 8006ca2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006ca4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006ca6:	6013      	str	r3, [r2, #0]
 8006ca8:	f7ff ba61 	b.w	800616e <_strtod_l+0x86>
 8006cac:	2b65      	cmp	r3, #101	; 0x65
 8006cae:	f04f 0200 	mov.w	r2, #0
 8006cb2:	f43f ab4e 	beq.w	8006352 <_strtod_l+0x26a>
 8006cb6:	2101      	movs	r1, #1
 8006cb8:	4614      	mov	r4, r2
 8006cba:	9104      	str	r1, [sp, #16]
 8006cbc:	f7ff bacb 	b.w	8006256 <_strtod_l+0x16e>
 8006cc0:	ffc00000 	.word	0xffc00000
 8006cc4:	41dfffff 	.word	0x41dfffff
 8006cc8:	94a03595 	.word	0x94a03595
 8006ccc:	3fcfffff 	.word	0x3fcfffff

08006cd0 <_strtod_r>:
 8006cd0:	4b05      	ldr	r3, [pc, #20]	; (8006ce8 <_strtod_r+0x18>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	b410      	push	{r4}
 8006cd6:	6a1b      	ldr	r3, [r3, #32]
 8006cd8:	4c04      	ldr	r4, [pc, #16]	; (8006cec <_strtod_r+0x1c>)
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	bf08      	it	eq
 8006cde:	4623      	moveq	r3, r4
 8006ce0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ce4:	f7ff ba00 	b.w	80060e8 <_strtod_l>
 8006ce8:	20000018 	.word	0x20000018
 8006cec:	2000007c 	.word	0x2000007c

08006cf0 <_strtol_l.isra.0>:
 8006cf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cf4:	4680      	mov	r8, r0
 8006cf6:	4689      	mov	r9, r1
 8006cf8:	4692      	mov	sl, r2
 8006cfa:	461e      	mov	r6, r3
 8006cfc:	460f      	mov	r7, r1
 8006cfe:	463d      	mov	r5, r7
 8006d00:	9808      	ldr	r0, [sp, #32]
 8006d02:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006d06:	f001 f9ed 	bl	80080e4 <__locale_ctype_ptr_l>
 8006d0a:	4420      	add	r0, r4
 8006d0c:	7843      	ldrb	r3, [r0, #1]
 8006d0e:	f013 0308 	ands.w	r3, r3, #8
 8006d12:	d132      	bne.n	8006d7a <_strtol_l.isra.0+0x8a>
 8006d14:	2c2d      	cmp	r4, #45	; 0x2d
 8006d16:	d132      	bne.n	8006d7e <_strtol_l.isra.0+0x8e>
 8006d18:	787c      	ldrb	r4, [r7, #1]
 8006d1a:	1cbd      	adds	r5, r7, #2
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	2e00      	cmp	r6, #0
 8006d20:	d05d      	beq.n	8006dde <_strtol_l.isra.0+0xee>
 8006d22:	2e10      	cmp	r6, #16
 8006d24:	d109      	bne.n	8006d3a <_strtol_l.isra.0+0x4a>
 8006d26:	2c30      	cmp	r4, #48	; 0x30
 8006d28:	d107      	bne.n	8006d3a <_strtol_l.isra.0+0x4a>
 8006d2a:	782b      	ldrb	r3, [r5, #0]
 8006d2c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006d30:	2b58      	cmp	r3, #88	; 0x58
 8006d32:	d14f      	bne.n	8006dd4 <_strtol_l.isra.0+0xe4>
 8006d34:	786c      	ldrb	r4, [r5, #1]
 8006d36:	2610      	movs	r6, #16
 8006d38:	3502      	adds	r5, #2
 8006d3a:	2a00      	cmp	r2, #0
 8006d3c:	bf14      	ite	ne
 8006d3e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8006d42:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8006d46:	2700      	movs	r7, #0
 8006d48:	fbb1 fcf6 	udiv	ip, r1, r6
 8006d4c:	4638      	mov	r0, r7
 8006d4e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8006d52:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8006d56:	2b09      	cmp	r3, #9
 8006d58:	d817      	bhi.n	8006d8a <_strtol_l.isra.0+0x9a>
 8006d5a:	461c      	mov	r4, r3
 8006d5c:	42a6      	cmp	r6, r4
 8006d5e:	dd23      	ble.n	8006da8 <_strtol_l.isra.0+0xb8>
 8006d60:	1c7b      	adds	r3, r7, #1
 8006d62:	d007      	beq.n	8006d74 <_strtol_l.isra.0+0x84>
 8006d64:	4584      	cmp	ip, r0
 8006d66:	d31c      	bcc.n	8006da2 <_strtol_l.isra.0+0xb2>
 8006d68:	d101      	bne.n	8006d6e <_strtol_l.isra.0+0x7e>
 8006d6a:	45a6      	cmp	lr, r4
 8006d6c:	db19      	blt.n	8006da2 <_strtol_l.isra.0+0xb2>
 8006d6e:	fb00 4006 	mla	r0, r0, r6, r4
 8006d72:	2701      	movs	r7, #1
 8006d74:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006d78:	e7eb      	b.n	8006d52 <_strtol_l.isra.0+0x62>
 8006d7a:	462f      	mov	r7, r5
 8006d7c:	e7bf      	b.n	8006cfe <_strtol_l.isra.0+0xe>
 8006d7e:	2c2b      	cmp	r4, #43	; 0x2b
 8006d80:	bf04      	itt	eq
 8006d82:	1cbd      	addeq	r5, r7, #2
 8006d84:	787c      	ldrbeq	r4, [r7, #1]
 8006d86:	461a      	mov	r2, r3
 8006d88:	e7c9      	b.n	8006d1e <_strtol_l.isra.0+0x2e>
 8006d8a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8006d8e:	2b19      	cmp	r3, #25
 8006d90:	d801      	bhi.n	8006d96 <_strtol_l.isra.0+0xa6>
 8006d92:	3c37      	subs	r4, #55	; 0x37
 8006d94:	e7e2      	b.n	8006d5c <_strtol_l.isra.0+0x6c>
 8006d96:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8006d9a:	2b19      	cmp	r3, #25
 8006d9c:	d804      	bhi.n	8006da8 <_strtol_l.isra.0+0xb8>
 8006d9e:	3c57      	subs	r4, #87	; 0x57
 8006da0:	e7dc      	b.n	8006d5c <_strtol_l.isra.0+0x6c>
 8006da2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006da6:	e7e5      	b.n	8006d74 <_strtol_l.isra.0+0x84>
 8006da8:	1c7b      	adds	r3, r7, #1
 8006daa:	d108      	bne.n	8006dbe <_strtol_l.isra.0+0xce>
 8006dac:	2322      	movs	r3, #34	; 0x22
 8006dae:	f8c8 3000 	str.w	r3, [r8]
 8006db2:	4608      	mov	r0, r1
 8006db4:	f1ba 0f00 	cmp.w	sl, #0
 8006db8:	d107      	bne.n	8006dca <_strtol_l.isra.0+0xda>
 8006dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dbe:	b102      	cbz	r2, 8006dc2 <_strtol_l.isra.0+0xd2>
 8006dc0:	4240      	negs	r0, r0
 8006dc2:	f1ba 0f00 	cmp.w	sl, #0
 8006dc6:	d0f8      	beq.n	8006dba <_strtol_l.isra.0+0xca>
 8006dc8:	b10f      	cbz	r7, 8006dce <_strtol_l.isra.0+0xde>
 8006dca:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8006dce:	f8ca 9000 	str.w	r9, [sl]
 8006dd2:	e7f2      	b.n	8006dba <_strtol_l.isra.0+0xca>
 8006dd4:	2430      	movs	r4, #48	; 0x30
 8006dd6:	2e00      	cmp	r6, #0
 8006dd8:	d1af      	bne.n	8006d3a <_strtol_l.isra.0+0x4a>
 8006dda:	2608      	movs	r6, #8
 8006ddc:	e7ad      	b.n	8006d3a <_strtol_l.isra.0+0x4a>
 8006dde:	2c30      	cmp	r4, #48	; 0x30
 8006de0:	d0a3      	beq.n	8006d2a <_strtol_l.isra.0+0x3a>
 8006de2:	260a      	movs	r6, #10
 8006de4:	e7a9      	b.n	8006d3a <_strtol_l.isra.0+0x4a>
	...

08006de8 <_strtol_r>:
 8006de8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006dea:	4c06      	ldr	r4, [pc, #24]	; (8006e04 <_strtol_r+0x1c>)
 8006dec:	4d06      	ldr	r5, [pc, #24]	; (8006e08 <_strtol_r+0x20>)
 8006dee:	6824      	ldr	r4, [r4, #0]
 8006df0:	6a24      	ldr	r4, [r4, #32]
 8006df2:	2c00      	cmp	r4, #0
 8006df4:	bf08      	it	eq
 8006df6:	462c      	moveq	r4, r5
 8006df8:	9400      	str	r4, [sp, #0]
 8006dfa:	f7ff ff79 	bl	8006cf0 <_strtol_l.isra.0>
 8006dfe:	b003      	add	sp, #12
 8006e00:	bd30      	pop	{r4, r5, pc}
 8006e02:	bf00      	nop
 8006e04:	20000018 	.word	0x20000018
 8006e08:	2000007c 	.word	0x2000007c

08006e0c <quorem>:
 8006e0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e10:	6903      	ldr	r3, [r0, #16]
 8006e12:	690c      	ldr	r4, [r1, #16]
 8006e14:	42a3      	cmp	r3, r4
 8006e16:	4680      	mov	r8, r0
 8006e18:	f2c0 8082 	blt.w	8006f20 <quorem+0x114>
 8006e1c:	3c01      	subs	r4, #1
 8006e1e:	f101 0714 	add.w	r7, r1, #20
 8006e22:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8006e26:	f100 0614 	add.w	r6, r0, #20
 8006e2a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006e2e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006e32:	eb06 030c 	add.w	r3, r6, ip
 8006e36:	3501      	adds	r5, #1
 8006e38:	eb07 090c 	add.w	r9, r7, ip
 8006e3c:	9301      	str	r3, [sp, #4]
 8006e3e:	fbb0 f5f5 	udiv	r5, r0, r5
 8006e42:	b395      	cbz	r5, 8006eaa <quorem+0x9e>
 8006e44:	f04f 0a00 	mov.w	sl, #0
 8006e48:	4638      	mov	r0, r7
 8006e4a:	46b6      	mov	lr, r6
 8006e4c:	46d3      	mov	fp, sl
 8006e4e:	f850 2b04 	ldr.w	r2, [r0], #4
 8006e52:	b293      	uxth	r3, r2
 8006e54:	fb05 a303 	mla	r3, r5, r3, sl
 8006e58:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006e5c:	b29b      	uxth	r3, r3
 8006e5e:	ebab 0303 	sub.w	r3, fp, r3
 8006e62:	0c12      	lsrs	r2, r2, #16
 8006e64:	f8de b000 	ldr.w	fp, [lr]
 8006e68:	fb05 a202 	mla	r2, r5, r2, sl
 8006e6c:	fa13 f38b 	uxtah	r3, r3, fp
 8006e70:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006e74:	fa1f fb82 	uxth.w	fp, r2
 8006e78:	f8de 2000 	ldr.w	r2, [lr]
 8006e7c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006e80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e84:	b29b      	uxth	r3, r3
 8006e86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e8a:	4581      	cmp	r9, r0
 8006e8c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006e90:	f84e 3b04 	str.w	r3, [lr], #4
 8006e94:	d2db      	bcs.n	8006e4e <quorem+0x42>
 8006e96:	f856 300c 	ldr.w	r3, [r6, ip]
 8006e9a:	b933      	cbnz	r3, 8006eaa <quorem+0x9e>
 8006e9c:	9b01      	ldr	r3, [sp, #4]
 8006e9e:	3b04      	subs	r3, #4
 8006ea0:	429e      	cmp	r6, r3
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	d330      	bcc.n	8006f08 <quorem+0xfc>
 8006ea6:	f8c8 4010 	str.w	r4, [r8, #16]
 8006eaa:	4640      	mov	r0, r8
 8006eac:	f001 fba6 	bl	80085fc <__mcmp>
 8006eb0:	2800      	cmp	r0, #0
 8006eb2:	db25      	blt.n	8006f00 <quorem+0xf4>
 8006eb4:	3501      	adds	r5, #1
 8006eb6:	4630      	mov	r0, r6
 8006eb8:	f04f 0c00 	mov.w	ip, #0
 8006ebc:	f857 2b04 	ldr.w	r2, [r7], #4
 8006ec0:	f8d0 e000 	ldr.w	lr, [r0]
 8006ec4:	b293      	uxth	r3, r2
 8006ec6:	ebac 0303 	sub.w	r3, ip, r3
 8006eca:	0c12      	lsrs	r2, r2, #16
 8006ecc:	fa13 f38e 	uxtah	r3, r3, lr
 8006ed0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006ed4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ede:	45b9      	cmp	r9, r7
 8006ee0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006ee4:	f840 3b04 	str.w	r3, [r0], #4
 8006ee8:	d2e8      	bcs.n	8006ebc <quorem+0xb0>
 8006eea:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006eee:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006ef2:	b92a      	cbnz	r2, 8006f00 <quorem+0xf4>
 8006ef4:	3b04      	subs	r3, #4
 8006ef6:	429e      	cmp	r6, r3
 8006ef8:	461a      	mov	r2, r3
 8006efa:	d30b      	bcc.n	8006f14 <quorem+0x108>
 8006efc:	f8c8 4010 	str.w	r4, [r8, #16]
 8006f00:	4628      	mov	r0, r5
 8006f02:	b003      	add	sp, #12
 8006f04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f08:	6812      	ldr	r2, [r2, #0]
 8006f0a:	3b04      	subs	r3, #4
 8006f0c:	2a00      	cmp	r2, #0
 8006f0e:	d1ca      	bne.n	8006ea6 <quorem+0x9a>
 8006f10:	3c01      	subs	r4, #1
 8006f12:	e7c5      	b.n	8006ea0 <quorem+0x94>
 8006f14:	6812      	ldr	r2, [r2, #0]
 8006f16:	3b04      	subs	r3, #4
 8006f18:	2a00      	cmp	r2, #0
 8006f1a:	d1ef      	bne.n	8006efc <quorem+0xf0>
 8006f1c:	3c01      	subs	r4, #1
 8006f1e:	e7ea      	b.n	8006ef6 <quorem+0xea>
 8006f20:	2000      	movs	r0, #0
 8006f22:	e7ee      	b.n	8006f02 <quorem+0xf6>
 8006f24:	0000      	movs	r0, r0
	...

08006f28 <_dtoa_r>:
 8006f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f2c:	ec57 6b10 	vmov	r6, r7, d0
 8006f30:	b097      	sub	sp, #92	; 0x5c
 8006f32:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006f34:	9106      	str	r1, [sp, #24]
 8006f36:	4604      	mov	r4, r0
 8006f38:	920b      	str	r2, [sp, #44]	; 0x2c
 8006f3a:	9312      	str	r3, [sp, #72]	; 0x48
 8006f3c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006f40:	e9cd 6700 	strd	r6, r7, [sp]
 8006f44:	b93d      	cbnz	r5, 8006f56 <_dtoa_r+0x2e>
 8006f46:	2010      	movs	r0, #16
 8006f48:	f001 f8e0 	bl	800810c <malloc>
 8006f4c:	6260      	str	r0, [r4, #36]	; 0x24
 8006f4e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006f52:	6005      	str	r5, [r0, #0]
 8006f54:	60c5      	str	r5, [r0, #12]
 8006f56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f58:	6819      	ldr	r1, [r3, #0]
 8006f5a:	b151      	cbz	r1, 8006f72 <_dtoa_r+0x4a>
 8006f5c:	685a      	ldr	r2, [r3, #4]
 8006f5e:	604a      	str	r2, [r1, #4]
 8006f60:	2301      	movs	r3, #1
 8006f62:	4093      	lsls	r3, r2
 8006f64:	608b      	str	r3, [r1, #8]
 8006f66:	4620      	mov	r0, r4
 8006f68:	f001 f929 	bl	80081be <_Bfree>
 8006f6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f6e:	2200      	movs	r2, #0
 8006f70:	601a      	str	r2, [r3, #0]
 8006f72:	1e3b      	subs	r3, r7, #0
 8006f74:	bfbb      	ittet	lt
 8006f76:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006f7a:	9301      	strlt	r3, [sp, #4]
 8006f7c:	2300      	movge	r3, #0
 8006f7e:	2201      	movlt	r2, #1
 8006f80:	bfac      	ite	ge
 8006f82:	f8c8 3000 	strge.w	r3, [r8]
 8006f86:	f8c8 2000 	strlt.w	r2, [r8]
 8006f8a:	4baf      	ldr	r3, [pc, #700]	; (8007248 <_dtoa_r+0x320>)
 8006f8c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006f90:	ea33 0308 	bics.w	r3, r3, r8
 8006f94:	d114      	bne.n	8006fc0 <_dtoa_r+0x98>
 8006f96:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006f98:	f242 730f 	movw	r3, #9999	; 0x270f
 8006f9c:	6013      	str	r3, [r2, #0]
 8006f9e:	9b00      	ldr	r3, [sp, #0]
 8006fa0:	b923      	cbnz	r3, 8006fac <_dtoa_r+0x84>
 8006fa2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8006fa6:	2800      	cmp	r0, #0
 8006fa8:	f000 8542 	beq.w	8007a30 <_dtoa_r+0xb08>
 8006fac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fae:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800725c <_dtoa_r+0x334>
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	f000 8544 	beq.w	8007a40 <_dtoa_r+0xb18>
 8006fb8:	f10b 0303 	add.w	r3, fp, #3
 8006fbc:	f000 bd3e 	b.w	8007a3c <_dtoa_r+0xb14>
 8006fc0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	4630      	mov	r0, r6
 8006fca:	4639      	mov	r1, r7
 8006fcc:	f7f9 fd7c 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fd0:	4681      	mov	r9, r0
 8006fd2:	b168      	cbz	r0, 8006ff0 <_dtoa_r+0xc8>
 8006fd4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	6013      	str	r3, [r2, #0]
 8006fda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	f000 8524 	beq.w	8007a2a <_dtoa_r+0xb02>
 8006fe2:	4b9a      	ldr	r3, [pc, #616]	; (800724c <_dtoa_r+0x324>)
 8006fe4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006fe6:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8006fea:	6013      	str	r3, [r2, #0]
 8006fec:	f000 bd28 	b.w	8007a40 <_dtoa_r+0xb18>
 8006ff0:	aa14      	add	r2, sp, #80	; 0x50
 8006ff2:	a915      	add	r1, sp, #84	; 0x54
 8006ff4:	ec47 6b10 	vmov	d0, r6, r7
 8006ff8:	4620      	mov	r0, r4
 8006ffa:	f001 fbed 	bl	80087d8 <__d2b>
 8006ffe:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007002:	9004      	str	r0, [sp, #16]
 8007004:	2d00      	cmp	r5, #0
 8007006:	d07c      	beq.n	8007102 <_dtoa_r+0x1da>
 8007008:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800700c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8007010:	46b2      	mov	sl, r6
 8007012:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8007016:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800701a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800701e:	2200      	movs	r2, #0
 8007020:	4b8b      	ldr	r3, [pc, #556]	; (8007250 <_dtoa_r+0x328>)
 8007022:	4650      	mov	r0, sl
 8007024:	4659      	mov	r1, fp
 8007026:	f7f9 f92f 	bl	8000288 <__aeabi_dsub>
 800702a:	a381      	add	r3, pc, #516	; (adr r3, 8007230 <_dtoa_r+0x308>)
 800702c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007030:	f7f9 fae2 	bl	80005f8 <__aeabi_dmul>
 8007034:	a380      	add	r3, pc, #512	; (adr r3, 8007238 <_dtoa_r+0x310>)
 8007036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800703a:	f7f9 f927 	bl	800028c <__adddf3>
 800703e:	4606      	mov	r6, r0
 8007040:	4628      	mov	r0, r5
 8007042:	460f      	mov	r7, r1
 8007044:	f7f9 fa6e 	bl	8000524 <__aeabi_i2d>
 8007048:	a37d      	add	r3, pc, #500	; (adr r3, 8007240 <_dtoa_r+0x318>)
 800704a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800704e:	f7f9 fad3 	bl	80005f8 <__aeabi_dmul>
 8007052:	4602      	mov	r2, r0
 8007054:	460b      	mov	r3, r1
 8007056:	4630      	mov	r0, r6
 8007058:	4639      	mov	r1, r7
 800705a:	f7f9 f917 	bl	800028c <__adddf3>
 800705e:	4606      	mov	r6, r0
 8007060:	460f      	mov	r7, r1
 8007062:	f7f9 fd79 	bl	8000b58 <__aeabi_d2iz>
 8007066:	2200      	movs	r2, #0
 8007068:	4682      	mov	sl, r0
 800706a:	2300      	movs	r3, #0
 800706c:	4630      	mov	r0, r6
 800706e:	4639      	mov	r1, r7
 8007070:	f7f9 fd34 	bl	8000adc <__aeabi_dcmplt>
 8007074:	b148      	cbz	r0, 800708a <_dtoa_r+0x162>
 8007076:	4650      	mov	r0, sl
 8007078:	f7f9 fa54 	bl	8000524 <__aeabi_i2d>
 800707c:	4632      	mov	r2, r6
 800707e:	463b      	mov	r3, r7
 8007080:	f7f9 fd22 	bl	8000ac8 <__aeabi_dcmpeq>
 8007084:	b908      	cbnz	r0, 800708a <_dtoa_r+0x162>
 8007086:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800708a:	f1ba 0f16 	cmp.w	sl, #22
 800708e:	d859      	bhi.n	8007144 <_dtoa_r+0x21c>
 8007090:	4970      	ldr	r1, [pc, #448]	; (8007254 <_dtoa_r+0x32c>)
 8007092:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007096:	e9dd 2300 	ldrd	r2, r3, [sp]
 800709a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800709e:	f7f9 fd3b 	bl	8000b18 <__aeabi_dcmpgt>
 80070a2:	2800      	cmp	r0, #0
 80070a4:	d050      	beq.n	8007148 <_dtoa_r+0x220>
 80070a6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80070aa:	2300      	movs	r3, #0
 80070ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80070ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80070b0:	1b5d      	subs	r5, r3, r5
 80070b2:	f1b5 0801 	subs.w	r8, r5, #1
 80070b6:	bf49      	itett	mi
 80070b8:	f1c5 0301 	rsbmi	r3, r5, #1
 80070bc:	2300      	movpl	r3, #0
 80070be:	9305      	strmi	r3, [sp, #20]
 80070c0:	f04f 0800 	movmi.w	r8, #0
 80070c4:	bf58      	it	pl
 80070c6:	9305      	strpl	r3, [sp, #20]
 80070c8:	f1ba 0f00 	cmp.w	sl, #0
 80070cc:	db3e      	blt.n	800714c <_dtoa_r+0x224>
 80070ce:	2300      	movs	r3, #0
 80070d0:	44d0      	add	r8, sl
 80070d2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80070d6:	9307      	str	r3, [sp, #28]
 80070d8:	9b06      	ldr	r3, [sp, #24]
 80070da:	2b09      	cmp	r3, #9
 80070dc:	f200 8090 	bhi.w	8007200 <_dtoa_r+0x2d8>
 80070e0:	2b05      	cmp	r3, #5
 80070e2:	bfc4      	itt	gt
 80070e4:	3b04      	subgt	r3, #4
 80070e6:	9306      	strgt	r3, [sp, #24]
 80070e8:	9b06      	ldr	r3, [sp, #24]
 80070ea:	f1a3 0302 	sub.w	r3, r3, #2
 80070ee:	bfcc      	ite	gt
 80070f0:	2500      	movgt	r5, #0
 80070f2:	2501      	movle	r5, #1
 80070f4:	2b03      	cmp	r3, #3
 80070f6:	f200 808f 	bhi.w	8007218 <_dtoa_r+0x2f0>
 80070fa:	e8df f003 	tbb	[pc, r3]
 80070fe:	7f7d      	.short	0x7f7d
 8007100:	7131      	.short	0x7131
 8007102:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8007106:	441d      	add	r5, r3
 8007108:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800710c:	2820      	cmp	r0, #32
 800710e:	dd13      	ble.n	8007138 <_dtoa_r+0x210>
 8007110:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007114:	9b00      	ldr	r3, [sp, #0]
 8007116:	fa08 f800 	lsl.w	r8, r8, r0
 800711a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800711e:	fa23 f000 	lsr.w	r0, r3, r0
 8007122:	ea48 0000 	orr.w	r0, r8, r0
 8007126:	f7f9 f9ed 	bl	8000504 <__aeabi_ui2d>
 800712a:	2301      	movs	r3, #1
 800712c:	4682      	mov	sl, r0
 800712e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8007132:	3d01      	subs	r5, #1
 8007134:	9313      	str	r3, [sp, #76]	; 0x4c
 8007136:	e772      	b.n	800701e <_dtoa_r+0xf6>
 8007138:	9b00      	ldr	r3, [sp, #0]
 800713a:	f1c0 0020 	rsb	r0, r0, #32
 800713e:	fa03 f000 	lsl.w	r0, r3, r0
 8007142:	e7f0      	b.n	8007126 <_dtoa_r+0x1fe>
 8007144:	2301      	movs	r3, #1
 8007146:	e7b1      	b.n	80070ac <_dtoa_r+0x184>
 8007148:	900f      	str	r0, [sp, #60]	; 0x3c
 800714a:	e7b0      	b.n	80070ae <_dtoa_r+0x186>
 800714c:	9b05      	ldr	r3, [sp, #20]
 800714e:	eba3 030a 	sub.w	r3, r3, sl
 8007152:	9305      	str	r3, [sp, #20]
 8007154:	f1ca 0300 	rsb	r3, sl, #0
 8007158:	9307      	str	r3, [sp, #28]
 800715a:	2300      	movs	r3, #0
 800715c:	930e      	str	r3, [sp, #56]	; 0x38
 800715e:	e7bb      	b.n	80070d8 <_dtoa_r+0x1b0>
 8007160:	2301      	movs	r3, #1
 8007162:	930a      	str	r3, [sp, #40]	; 0x28
 8007164:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007166:	2b00      	cmp	r3, #0
 8007168:	dd59      	ble.n	800721e <_dtoa_r+0x2f6>
 800716a:	9302      	str	r3, [sp, #8]
 800716c:	4699      	mov	r9, r3
 800716e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007170:	2200      	movs	r2, #0
 8007172:	6072      	str	r2, [r6, #4]
 8007174:	2204      	movs	r2, #4
 8007176:	f102 0014 	add.w	r0, r2, #20
 800717a:	4298      	cmp	r0, r3
 800717c:	6871      	ldr	r1, [r6, #4]
 800717e:	d953      	bls.n	8007228 <_dtoa_r+0x300>
 8007180:	4620      	mov	r0, r4
 8007182:	f000 ffe8 	bl	8008156 <_Balloc>
 8007186:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007188:	6030      	str	r0, [r6, #0]
 800718a:	f1b9 0f0e 	cmp.w	r9, #14
 800718e:	f8d3 b000 	ldr.w	fp, [r3]
 8007192:	f200 80e6 	bhi.w	8007362 <_dtoa_r+0x43a>
 8007196:	2d00      	cmp	r5, #0
 8007198:	f000 80e3 	beq.w	8007362 <_dtoa_r+0x43a>
 800719c:	ed9d 7b00 	vldr	d7, [sp]
 80071a0:	f1ba 0f00 	cmp.w	sl, #0
 80071a4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80071a8:	dd74      	ble.n	8007294 <_dtoa_r+0x36c>
 80071aa:	4a2a      	ldr	r2, [pc, #168]	; (8007254 <_dtoa_r+0x32c>)
 80071ac:	f00a 030f 	and.w	r3, sl, #15
 80071b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80071b4:	ed93 7b00 	vldr	d7, [r3]
 80071b8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80071bc:	06f0      	lsls	r0, r6, #27
 80071be:	ed8d 7b08 	vstr	d7, [sp, #32]
 80071c2:	d565      	bpl.n	8007290 <_dtoa_r+0x368>
 80071c4:	4b24      	ldr	r3, [pc, #144]	; (8007258 <_dtoa_r+0x330>)
 80071c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80071ca:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80071ce:	f7f9 fb3d 	bl	800084c <__aeabi_ddiv>
 80071d2:	e9cd 0100 	strd	r0, r1, [sp]
 80071d6:	f006 060f 	and.w	r6, r6, #15
 80071da:	2503      	movs	r5, #3
 80071dc:	4f1e      	ldr	r7, [pc, #120]	; (8007258 <_dtoa_r+0x330>)
 80071de:	e04c      	b.n	800727a <_dtoa_r+0x352>
 80071e0:	2301      	movs	r3, #1
 80071e2:	930a      	str	r3, [sp, #40]	; 0x28
 80071e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071e6:	4453      	add	r3, sl
 80071e8:	f103 0901 	add.w	r9, r3, #1
 80071ec:	9302      	str	r3, [sp, #8]
 80071ee:	464b      	mov	r3, r9
 80071f0:	2b01      	cmp	r3, #1
 80071f2:	bfb8      	it	lt
 80071f4:	2301      	movlt	r3, #1
 80071f6:	e7ba      	b.n	800716e <_dtoa_r+0x246>
 80071f8:	2300      	movs	r3, #0
 80071fa:	e7b2      	b.n	8007162 <_dtoa_r+0x23a>
 80071fc:	2300      	movs	r3, #0
 80071fe:	e7f0      	b.n	80071e2 <_dtoa_r+0x2ba>
 8007200:	2501      	movs	r5, #1
 8007202:	2300      	movs	r3, #0
 8007204:	9306      	str	r3, [sp, #24]
 8007206:	950a      	str	r5, [sp, #40]	; 0x28
 8007208:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800720c:	9302      	str	r3, [sp, #8]
 800720e:	4699      	mov	r9, r3
 8007210:	2200      	movs	r2, #0
 8007212:	2312      	movs	r3, #18
 8007214:	920b      	str	r2, [sp, #44]	; 0x2c
 8007216:	e7aa      	b.n	800716e <_dtoa_r+0x246>
 8007218:	2301      	movs	r3, #1
 800721a:	930a      	str	r3, [sp, #40]	; 0x28
 800721c:	e7f4      	b.n	8007208 <_dtoa_r+0x2e0>
 800721e:	2301      	movs	r3, #1
 8007220:	9302      	str	r3, [sp, #8]
 8007222:	4699      	mov	r9, r3
 8007224:	461a      	mov	r2, r3
 8007226:	e7f5      	b.n	8007214 <_dtoa_r+0x2ec>
 8007228:	3101      	adds	r1, #1
 800722a:	6071      	str	r1, [r6, #4]
 800722c:	0052      	lsls	r2, r2, #1
 800722e:	e7a2      	b.n	8007176 <_dtoa_r+0x24e>
 8007230:	636f4361 	.word	0x636f4361
 8007234:	3fd287a7 	.word	0x3fd287a7
 8007238:	8b60c8b3 	.word	0x8b60c8b3
 800723c:	3fc68a28 	.word	0x3fc68a28
 8007240:	509f79fb 	.word	0x509f79fb
 8007244:	3fd34413 	.word	0x3fd34413
 8007248:	7ff00000 	.word	0x7ff00000
 800724c:	080098bd 	.word	0x080098bd
 8007250:	3ff80000 	.word	0x3ff80000
 8007254:	08009978 	.word	0x08009978
 8007258:	08009950 	.word	0x08009950
 800725c:	08009941 	.word	0x08009941
 8007260:	07f1      	lsls	r1, r6, #31
 8007262:	d508      	bpl.n	8007276 <_dtoa_r+0x34e>
 8007264:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007268:	e9d7 2300 	ldrd	r2, r3, [r7]
 800726c:	f7f9 f9c4 	bl	80005f8 <__aeabi_dmul>
 8007270:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007274:	3501      	adds	r5, #1
 8007276:	1076      	asrs	r6, r6, #1
 8007278:	3708      	adds	r7, #8
 800727a:	2e00      	cmp	r6, #0
 800727c:	d1f0      	bne.n	8007260 <_dtoa_r+0x338>
 800727e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007282:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007286:	f7f9 fae1 	bl	800084c <__aeabi_ddiv>
 800728a:	e9cd 0100 	strd	r0, r1, [sp]
 800728e:	e01a      	b.n	80072c6 <_dtoa_r+0x39e>
 8007290:	2502      	movs	r5, #2
 8007292:	e7a3      	b.n	80071dc <_dtoa_r+0x2b4>
 8007294:	f000 80a0 	beq.w	80073d8 <_dtoa_r+0x4b0>
 8007298:	f1ca 0600 	rsb	r6, sl, #0
 800729c:	4b9f      	ldr	r3, [pc, #636]	; (800751c <_dtoa_r+0x5f4>)
 800729e:	4fa0      	ldr	r7, [pc, #640]	; (8007520 <_dtoa_r+0x5f8>)
 80072a0:	f006 020f 	and.w	r2, r6, #15
 80072a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80072a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80072b0:	f7f9 f9a2 	bl	80005f8 <__aeabi_dmul>
 80072b4:	e9cd 0100 	strd	r0, r1, [sp]
 80072b8:	1136      	asrs	r6, r6, #4
 80072ba:	2300      	movs	r3, #0
 80072bc:	2502      	movs	r5, #2
 80072be:	2e00      	cmp	r6, #0
 80072c0:	d17f      	bne.n	80073c2 <_dtoa_r+0x49a>
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d1e1      	bne.n	800728a <_dtoa_r+0x362>
 80072c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	f000 8087 	beq.w	80073dc <_dtoa_r+0x4b4>
 80072ce:	e9dd 6700 	ldrd	r6, r7, [sp]
 80072d2:	2200      	movs	r2, #0
 80072d4:	4b93      	ldr	r3, [pc, #588]	; (8007524 <_dtoa_r+0x5fc>)
 80072d6:	4630      	mov	r0, r6
 80072d8:	4639      	mov	r1, r7
 80072da:	f7f9 fbff 	bl	8000adc <__aeabi_dcmplt>
 80072de:	2800      	cmp	r0, #0
 80072e0:	d07c      	beq.n	80073dc <_dtoa_r+0x4b4>
 80072e2:	f1b9 0f00 	cmp.w	r9, #0
 80072e6:	d079      	beq.n	80073dc <_dtoa_r+0x4b4>
 80072e8:	9b02      	ldr	r3, [sp, #8]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	dd35      	ble.n	800735a <_dtoa_r+0x432>
 80072ee:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80072f2:	9308      	str	r3, [sp, #32]
 80072f4:	4639      	mov	r1, r7
 80072f6:	2200      	movs	r2, #0
 80072f8:	4b8b      	ldr	r3, [pc, #556]	; (8007528 <_dtoa_r+0x600>)
 80072fa:	4630      	mov	r0, r6
 80072fc:	f7f9 f97c 	bl	80005f8 <__aeabi_dmul>
 8007300:	e9cd 0100 	strd	r0, r1, [sp]
 8007304:	9f02      	ldr	r7, [sp, #8]
 8007306:	3501      	adds	r5, #1
 8007308:	4628      	mov	r0, r5
 800730a:	f7f9 f90b 	bl	8000524 <__aeabi_i2d>
 800730e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007312:	f7f9 f971 	bl	80005f8 <__aeabi_dmul>
 8007316:	2200      	movs	r2, #0
 8007318:	4b84      	ldr	r3, [pc, #528]	; (800752c <_dtoa_r+0x604>)
 800731a:	f7f8 ffb7 	bl	800028c <__adddf3>
 800731e:	4605      	mov	r5, r0
 8007320:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007324:	2f00      	cmp	r7, #0
 8007326:	d15d      	bne.n	80073e4 <_dtoa_r+0x4bc>
 8007328:	2200      	movs	r2, #0
 800732a:	4b81      	ldr	r3, [pc, #516]	; (8007530 <_dtoa_r+0x608>)
 800732c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007330:	f7f8 ffaa 	bl	8000288 <__aeabi_dsub>
 8007334:	462a      	mov	r2, r5
 8007336:	4633      	mov	r3, r6
 8007338:	e9cd 0100 	strd	r0, r1, [sp]
 800733c:	f7f9 fbec 	bl	8000b18 <__aeabi_dcmpgt>
 8007340:	2800      	cmp	r0, #0
 8007342:	f040 8288 	bne.w	8007856 <_dtoa_r+0x92e>
 8007346:	462a      	mov	r2, r5
 8007348:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800734c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007350:	f7f9 fbc4 	bl	8000adc <__aeabi_dcmplt>
 8007354:	2800      	cmp	r0, #0
 8007356:	f040 827c 	bne.w	8007852 <_dtoa_r+0x92a>
 800735a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800735e:	e9cd 2300 	strd	r2, r3, [sp]
 8007362:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007364:	2b00      	cmp	r3, #0
 8007366:	f2c0 8150 	blt.w	800760a <_dtoa_r+0x6e2>
 800736a:	f1ba 0f0e 	cmp.w	sl, #14
 800736e:	f300 814c 	bgt.w	800760a <_dtoa_r+0x6e2>
 8007372:	4b6a      	ldr	r3, [pc, #424]	; (800751c <_dtoa_r+0x5f4>)
 8007374:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007378:	ed93 7b00 	vldr	d7, [r3]
 800737c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800737e:	2b00      	cmp	r3, #0
 8007380:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007384:	f280 80d8 	bge.w	8007538 <_dtoa_r+0x610>
 8007388:	f1b9 0f00 	cmp.w	r9, #0
 800738c:	f300 80d4 	bgt.w	8007538 <_dtoa_r+0x610>
 8007390:	f040 825e 	bne.w	8007850 <_dtoa_r+0x928>
 8007394:	2200      	movs	r2, #0
 8007396:	4b66      	ldr	r3, [pc, #408]	; (8007530 <_dtoa_r+0x608>)
 8007398:	ec51 0b17 	vmov	r0, r1, d7
 800739c:	f7f9 f92c 	bl	80005f8 <__aeabi_dmul>
 80073a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80073a4:	f7f9 fbae 	bl	8000b04 <__aeabi_dcmpge>
 80073a8:	464f      	mov	r7, r9
 80073aa:	464e      	mov	r6, r9
 80073ac:	2800      	cmp	r0, #0
 80073ae:	f040 8234 	bne.w	800781a <_dtoa_r+0x8f2>
 80073b2:	2331      	movs	r3, #49	; 0x31
 80073b4:	f10b 0501 	add.w	r5, fp, #1
 80073b8:	f88b 3000 	strb.w	r3, [fp]
 80073bc:	f10a 0a01 	add.w	sl, sl, #1
 80073c0:	e22f      	b.n	8007822 <_dtoa_r+0x8fa>
 80073c2:	07f2      	lsls	r2, r6, #31
 80073c4:	d505      	bpl.n	80073d2 <_dtoa_r+0x4aa>
 80073c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073ca:	f7f9 f915 	bl	80005f8 <__aeabi_dmul>
 80073ce:	3501      	adds	r5, #1
 80073d0:	2301      	movs	r3, #1
 80073d2:	1076      	asrs	r6, r6, #1
 80073d4:	3708      	adds	r7, #8
 80073d6:	e772      	b.n	80072be <_dtoa_r+0x396>
 80073d8:	2502      	movs	r5, #2
 80073da:	e774      	b.n	80072c6 <_dtoa_r+0x39e>
 80073dc:	f8cd a020 	str.w	sl, [sp, #32]
 80073e0:	464f      	mov	r7, r9
 80073e2:	e791      	b.n	8007308 <_dtoa_r+0x3e0>
 80073e4:	4b4d      	ldr	r3, [pc, #308]	; (800751c <_dtoa_r+0x5f4>)
 80073e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80073ea:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80073ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d047      	beq.n	8007484 <_dtoa_r+0x55c>
 80073f4:	4602      	mov	r2, r0
 80073f6:	460b      	mov	r3, r1
 80073f8:	2000      	movs	r0, #0
 80073fa:	494e      	ldr	r1, [pc, #312]	; (8007534 <_dtoa_r+0x60c>)
 80073fc:	f7f9 fa26 	bl	800084c <__aeabi_ddiv>
 8007400:	462a      	mov	r2, r5
 8007402:	4633      	mov	r3, r6
 8007404:	f7f8 ff40 	bl	8000288 <__aeabi_dsub>
 8007408:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800740c:	465d      	mov	r5, fp
 800740e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007412:	f7f9 fba1 	bl	8000b58 <__aeabi_d2iz>
 8007416:	4606      	mov	r6, r0
 8007418:	f7f9 f884 	bl	8000524 <__aeabi_i2d>
 800741c:	4602      	mov	r2, r0
 800741e:	460b      	mov	r3, r1
 8007420:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007424:	f7f8 ff30 	bl	8000288 <__aeabi_dsub>
 8007428:	3630      	adds	r6, #48	; 0x30
 800742a:	f805 6b01 	strb.w	r6, [r5], #1
 800742e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007432:	e9cd 0100 	strd	r0, r1, [sp]
 8007436:	f7f9 fb51 	bl	8000adc <__aeabi_dcmplt>
 800743a:	2800      	cmp	r0, #0
 800743c:	d163      	bne.n	8007506 <_dtoa_r+0x5de>
 800743e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007442:	2000      	movs	r0, #0
 8007444:	4937      	ldr	r1, [pc, #220]	; (8007524 <_dtoa_r+0x5fc>)
 8007446:	f7f8 ff1f 	bl	8000288 <__aeabi_dsub>
 800744a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800744e:	f7f9 fb45 	bl	8000adc <__aeabi_dcmplt>
 8007452:	2800      	cmp	r0, #0
 8007454:	f040 80b7 	bne.w	80075c6 <_dtoa_r+0x69e>
 8007458:	eba5 030b 	sub.w	r3, r5, fp
 800745c:	429f      	cmp	r7, r3
 800745e:	f77f af7c 	ble.w	800735a <_dtoa_r+0x432>
 8007462:	2200      	movs	r2, #0
 8007464:	4b30      	ldr	r3, [pc, #192]	; (8007528 <_dtoa_r+0x600>)
 8007466:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800746a:	f7f9 f8c5 	bl	80005f8 <__aeabi_dmul>
 800746e:	2200      	movs	r2, #0
 8007470:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007474:	4b2c      	ldr	r3, [pc, #176]	; (8007528 <_dtoa_r+0x600>)
 8007476:	e9dd 0100 	ldrd	r0, r1, [sp]
 800747a:	f7f9 f8bd 	bl	80005f8 <__aeabi_dmul>
 800747e:	e9cd 0100 	strd	r0, r1, [sp]
 8007482:	e7c4      	b.n	800740e <_dtoa_r+0x4e6>
 8007484:	462a      	mov	r2, r5
 8007486:	4633      	mov	r3, r6
 8007488:	f7f9 f8b6 	bl	80005f8 <__aeabi_dmul>
 800748c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007490:	eb0b 0507 	add.w	r5, fp, r7
 8007494:	465e      	mov	r6, fp
 8007496:	e9dd 0100 	ldrd	r0, r1, [sp]
 800749a:	f7f9 fb5d 	bl	8000b58 <__aeabi_d2iz>
 800749e:	4607      	mov	r7, r0
 80074a0:	f7f9 f840 	bl	8000524 <__aeabi_i2d>
 80074a4:	3730      	adds	r7, #48	; 0x30
 80074a6:	4602      	mov	r2, r0
 80074a8:	460b      	mov	r3, r1
 80074aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80074ae:	f7f8 feeb 	bl	8000288 <__aeabi_dsub>
 80074b2:	f806 7b01 	strb.w	r7, [r6], #1
 80074b6:	42ae      	cmp	r6, r5
 80074b8:	e9cd 0100 	strd	r0, r1, [sp]
 80074bc:	f04f 0200 	mov.w	r2, #0
 80074c0:	d126      	bne.n	8007510 <_dtoa_r+0x5e8>
 80074c2:	4b1c      	ldr	r3, [pc, #112]	; (8007534 <_dtoa_r+0x60c>)
 80074c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80074c8:	f7f8 fee0 	bl	800028c <__adddf3>
 80074cc:	4602      	mov	r2, r0
 80074ce:	460b      	mov	r3, r1
 80074d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80074d4:	f7f9 fb20 	bl	8000b18 <__aeabi_dcmpgt>
 80074d8:	2800      	cmp	r0, #0
 80074da:	d174      	bne.n	80075c6 <_dtoa_r+0x69e>
 80074dc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80074e0:	2000      	movs	r0, #0
 80074e2:	4914      	ldr	r1, [pc, #80]	; (8007534 <_dtoa_r+0x60c>)
 80074e4:	f7f8 fed0 	bl	8000288 <__aeabi_dsub>
 80074e8:	4602      	mov	r2, r0
 80074ea:	460b      	mov	r3, r1
 80074ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80074f0:	f7f9 faf4 	bl	8000adc <__aeabi_dcmplt>
 80074f4:	2800      	cmp	r0, #0
 80074f6:	f43f af30 	beq.w	800735a <_dtoa_r+0x432>
 80074fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80074fe:	2b30      	cmp	r3, #48	; 0x30
 8007500:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8007504:	d002      	beq.n	800750c <_dtoa_r+0x5e4>
 8007506:	f8dd a020 	ldr.w	sl, [sp, #32]
 800750a:	e04a      	b.n	80075a2 <_dtoa_r+0x67a>
 800750c:	4615      	mov	r5, r2
 800750e:	e7f4      	b.n	80074fa <_dtoa_r+0x5d2>
 8007510:	4b05      	ldr	r3, [pc, #20]	; (8007528 <_dtoa_r+0x600>)
 8007512:	f7f9 f871 	bl	80005f8 <__aeabi_dmul>
 8007516:	e9cd 0100 	strd	r0, r1, [sp]
 800751a:	e7bc      	b.n	8007496 <_dtoa_r+0x56e>
 800751c:	08009978 	.word	0x08009978
 8007520:	08009950 	.word	0x08009950
 8007524:	3ff00000 	.word	0x3ff00000
 8007528:	40240000 	.word	0x40240000
 800752c:	401c0000 	.word	0x401c0000
 8007530:	40140000 	.word	0x40140000
 8007534:	3fe00000 	.word	0x3fe00000
 8007538:	e9dd 6700 	ldrd	r6, r7, [sp]
 800753c:	465d      	mov	r5, fp
 800753e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007542:	4630      	mov	r0, r6
 8007544:	4639      	mov	r1, r7
 8007546:	f7f9 f981 	bl	800084c <__aeabi_ddiv>
 800754a:	f7f9 fb05 	bl	8000b58 <__aeabi_d2iz>
 800754e:	4680      	mov	r8, r0
 8007550:	f7f8 ffe8 	bl	8000524 <__aeabi_i2d>
 8007554:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007558:	f7f9 f84e 	bl	80005f8 <__aeabi_dmul>
 800755c:	4602      	mov	r2, r0
 800755e:	460b      	mov	r3, r1
 8007560:	4630      	mov	r0, r6
 8007562:	4639      	mov	r1, r7
 8007564:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007568:	f7f8 fe8e 	bl	8000288 <__aeabi_dsub>
 800756c:	f805 6b01 	strb.w	r6, [r5], #1
 8007570:	eba5 060b 	sub.w	r6, r5, fp
 8007574:	45b1      	cmp	r9, r6
 8007576:	4602      	mov	r2, r0
 8007578:	460b      	mov	r3, r1
 800757a:	d139      	bne.n	80075f0 <_dtoa_r+0x6c8>
 800757c:	f7f8 fe86 	bl	800028c <__adddf3>
 8007580:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007584:	4606      	mov	r6, r0
 8007586:	460f      	mov	r7, r1
 8007588:	f7f9 fac6 	bl	8000b18 <__aeabi_dcmpgt>
 800758c:	b9c8      	cbnz	r0, 80075c2 <_dtoa_r+0x69a>
 800758e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007592:	4630      	mov	r0, r6
 8007594:	4639      	mov	r1, r7
 8007596:	f7f9 fa97 	bl	8000ac8 <__aeabi_dcmpeq>
 800759a:	b110      	cbz	r0, 80075a2 <_dtoa_r+0x67a>
 800759c:	f018 0f01 	tst.w	r8, #1
 80075a0:	d10f      	bne.n	80075c2 <_dtoa_r+0x69a>
 80075a2:	9904      	ldr	r1, [sp, #16]
 80075a4:	4620      	mov	r0, r4
 80075a6:	f000 fe0a 	bl	80081be <_Bfree>
 80075aa:	2300      	movs	r3, #0
 80075ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80075ae:	702b      	strb	r3, [r5, #0]
 80075b0:	f10a 0301 	add.w	r3, sl, #1
 80075b4:	6013      	str	r3, [r2, #0]
 80075b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	f000 8241 	beq.w	8007a40 <_dtoa_r+0xb18>
 80075be:	601d      	str	r5, [r3, #0]
 80075c0:	e23e      	b.n	8007a40 <_dtoa_r+0xb18>
 80075c2:	f8cd a020 	str.w	sl, [sp, #32]
 80075c6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80075ca:	2a39      	cmp	r2, #57	; 0x39
 80075cc:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 80075d0:	d108      	bne.n	80075e4 <_dtoa_r+0x6bc>
 80075d2:	459b      	cmp	fp, r3
 80075d4:	d10a      	bne.n	80075ec <_dtoa_r+0x6c4>
 80075d6:	9b08      	ldr	r3, [sp, #32]
 80075d8:	3301      	adds	r3, #1
 80075da:	9308      	str	r3, [sp, #32]
 80075dc:	2330      	movs	r3, #48	; 0x30
 80075de:	f88b 3000 	strb.w	r3, [fp]
 80075e2:	465b      	mov	r3, fp
 80075e4:	781a      	ldrb	r2, [r3, #0]
 80075e6:	3201      	adds	r2, #1
 80075e8:	701a      	strb	r2, [r3, #0]
 80075ea:	e78c      	b.n	8007506 <_dtoa_r+0x5de>
 80075ec:	461d      	mov	r5, r3
 80075ee:	e7ea      	b.n	80075c6 <_dtoa_r+0x69e>
 80075f0:	2200      	movs	r2, #0
 80075f2:	4b9b      	ldr	r3, [pc, #620]	; (8007860 <_dtoa_r+0x938>)
 80075f4:	f7f9 f800 	bl	80005f8 <__aeabi_dmul>
 80075f8:	2200      	movs	r2, #0
 80075fa:	2300      	movs	r3, #0
 80075fc:	4606      	mov	r6, r0
 80075fe:	460f      	mov	r7, r1
 8007600:	f7f9 fa62 	bl	8000ac8 <__aeabi_dcmpeq>
 8007604:	2800      	cmp	r0, #0
 8007606:	d09a      	beq.n	800753e <_dtoa_r+0x616>
 8007608:	e7cb      	b.n	80075a2 <_dtoa_r+0x67a>
 800760a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800760c:	2a00      	cmp	r2, #0
 800760e:	f000 808b 	beq.w	8007728 <_dtoa_r+0x800>
 8007612:	9a06      	ldr	r2, [sp, #24]
 8007614:	2a01      	cmp	r2, #1
 8007616:	dc6e      	bgt.n	80076f6 <_dtoa_r+0x7ce>
 8007618:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800761a:	2a00      	cmp	r2, #0
 800761c:	d067      	beq.n	80076ee <_dtoa_r+0x7c6>
 800761e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007622:	9f07      	ldr	r7, [sp, #28]
 8007624:	9d05      	ldr	r5, [sp, #20]
 8007626:	9a05      	ldr	r2, [sp, #20]
 8007628:	2101      	movs	r1, #1
 800762a:	441a      	add	r2, r3
 800762c:	4620      	mov	r0, r4
 800762e:	9205      	str	r2, [sp, #20]
 8007630:	4498      	add	r8, r3
 8007632:	f000 fea2 	bl	800837a <__i2b>
 8007636:	4606      	mov	r6, r0
 8007638:	2d00      	cmp	r5, #0
 800763a:	dd0c      	ble.n	8007656 <_dtoa_r+0x72e>
 800763c:	f1b8 0f00 	cmp.w	r8, #0
 8007640:	dd09      	ble.n	8007656 <_dtoa_r+0x72e>
 8007642:	4545      	cmp	r5, r8
 8007644:	9a05      	ldr	r2, [sp, #20]
 8007646:	462b      	mov	r3, r5
 8007648:	bfa8      	it	ge
 800764a:	4643      	movge	r3, r8
 800764c:	1ad2      	subs	r2, r2, r3
 800764e:	9205      	str	r2, [sp, #20]
 8007650:	1aed      	subs	r5, r5, r3
 8007652:	eba8 0803 	sub.w	r8, r8, r3
 8007656:	9b07      	ldr	r3, [sp, #28]
 8007658:	b1eb      	cbz	r3, 8007696 <_dtoa_r+0x76e>
 800765a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800765c:	2b00      	cmp	r3, #0
 800765e:	d067      	beq.n	8007730 <_dtoa_r+0x808>
 8007660:	b18f      	cbz	r7, 8007686 <_dtoa_r+0x75e>
 8007662:	4631      	mov	r1, r6
 8007664:	463a      	mov	r2, r7
 8007666:	4620      	mov	r0, r4
 8007668:	f000 ff26 	bl	80084b8 <__pow5mult>
 800766c:	9a04      	ldr	r2, [sp, #16]
 800766e:	4601      	mov	r1, r0
 8007670:	4606      	mov	r6, r0
 8007672:	4620      	mov	r0, r4
 8007674:	f000 fe8a 	bl	800838c <__multiply>
 8007678:	9904      	ldr	r1, [sp, #16]
 800767a:	9008      	str	r0, [sp, #32]
 800767c:	4620      	mov	r0, r4
 800767e:	f000 fd9e 	bl	80081be <_Bfree>
 8007682:	9b08      	ldr	r3, [sp, #32]
 8007684:	9304      	str	r3, [sp, #16]
 8007686:	9b07      	ldr	r3, [sp, #28]
 8007688:	1bda      	subs	r2, r3, r7
 800768a:	d004      	beq.n	8007696 <_dtoa_r+0x76e>
 800768c:	9904      	ldr	r1, [sp, #16]
 800768e:	4620      	mov	r0, r4
 8007690:	f000 ff12 	bl	80084b8 <__pow5mult>
 8007694:	9004      	str	r0, [sp, #16]
 8007696:	2101      	movs	r1, #1
 8007698:	4620      	mov	r0, r4
 800769a:	f000 fe6e 	bl	800837a <__i2b>
 800769e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80076a0:	4607      	mov	r7, r0
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	f000 81d0 	beq.w	8007a48 <_dtoa_r+0xb20>
 80076a8:	461a      	mov	r2, r3
 80076aa:	4601      	mov	r1, r0
 80076ac:	4620      	mov	r0, r4
 80076ae:	f000 ff03 	bl	80084b8 <__pow5mult>
 80076b2:	9b06      	ldr	r3, [sp, #24]
 80076b4:	2b01      	cmp	r3, #1
 80076b6:	4607      	mov	r7, r0
 80076b8:	dc40      	bgt.n	800773c <_dtoa_r+0x814>
 80076ba:	9b00      	ldr	r3, [sp, #0]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d139      	bne.n	8007734 <_dtoa_r+0x80c>
 80076c0:	9b01      	ldr	r3, [sp, #4]
 80076c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d136      	bne.n	8007738 <_dtoa_r+0x810>
 80076ca:	9b01      	ldr	r3, [sp, #4]
 80076cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80076d0:	0d1b      	lsrs	r3, r3, #20
 80076d2:	051b      	lsls	r3, r3, #20
 80076d4:	b12b      	cbz	r3, 80076e2 <_dtoa_r+0x7ba>
 80076d6:	9b05      	ldr	r3, [sp, #20]
 80076d8:	3301      	adds	r3, #1
 80076da:	9305      	str	r3, [sp, #20]
 80076dc:	f108 0801 	add.w	r8, r8, #1
 80076e0:	2301      	movs	r3, #1
 80076e2:	9307      	str	r3, [sp, #28]
 80076e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d12a      	bne.n	8007740 <_dtoa_r+0x818>
 80076ea:	2001      	movs	r0, #1
 80076ec:	e030      	b.n	8007750 <_dtoa_r+0x828>
 80076ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80076f0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80076f4:	e795      	b.n	8007622 <_dtoa_r+0x6fa>
 80076f6:	9b07      	ldr	r3, [sp, #28]
 80076f8:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 80076fc:	42bb      	cmp	r3, r7
 80076fe:	bfbf      	itttt	lt
 8007700:	9b07      	ldrlt	r3, [sp, #28]
 8007702:	9707      	strlt	r7, [sp, #28]
 8007704:	1afa      	sublt	r2, r7, r3
 8007706:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007708:	bfbb      	ittet	lt
 800770a:	189b      	addlt	r3, r3, r2
 800770c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800770e:	1bdf      	subge	r7, r3, r7
 8007710:	2700      	movlt	r7, #0
 8007712:	f1b9 0f00 	cmp.w	r9, #0
 8007716:	bfb5      	itete	lt
 8007718:	9b05      	ldrlt	r3, [sp, #20]
 800771a:	9d05      	ldrge	r5, [sp, #20]
 800771c:	eba3 0509 	sublt.w	r5, r3, r9
 8007720:	464b      	movge	r3, r9
 8007722:	bfb8      	it	lt
 8007724:	2300      	movlt	r3, #0
 8007726:	e77e      	b.n	8007626 <_dtoa_r+0x6fe>
 8007728:	9f07      	ldr	r7, [sp, #28]
 800772a:	9d05      	ldr	r5, [sp, #20]
 800772c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800772e:	e783      	b.n	8007638 <_dtoa_r+0x710>
 8007730:	9a07      	ldr	r2, [sp, #28]
 8007732:	e7ab      	b.n	800768c <_dtoa_r+0x764>
 8007734:	2300      	movs	r3, #0
 8007736:	e7d4      	b.n	80076e2 <_dtoa_r+0x7ba>
 8007738:	9b00      	ldr	r3, [sp, #0]
 800773a:	e7d2      	b.n	80076e2 <_dtoa_r+0x7ba>
 800773c:	2300      	movs	r3, #0
 800773e:	9307      	str	r3, [sp, #28]
 8007740:	693b      	ldr	r3, [r7, #16]
 8007742:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8007746:	6918      	ldr	r0, [r3, #16]
 8007748:	f000 fdc9 	bl	80082de <__hi0bits>
 800774c:	f1c0 0020 	rsb	r0, r0, #32
 8007750:	4440      	add	r0, r8
 8007752:	f010 001f 	ands.w	r0, r0, #31
 8007756:	d047      	beq.n	80077e8 <_dtoa_r+0x8c0>
 8007758:	f1c0 0320 	rsb	r3, r0, #32
 800775c:	2b04      	cmp	r3, #4
 800775e:	dd3b      	ble.n	80077d8 <_dtoa_r+0x8b0>
 8007760:	9b05      	ldr	r3, [sp, #20]
 8007762:	f1c0 001c 	rsb	r0, r0, #28
 8007766:	4403      	add	r3, r0
 8007768:	9305      	str	r3, [sp, #20]
 800776a:	4405      	add	r5, r0
 800776c:	4480      	add	r8, r0
 800776e:	9b05      	ldr	r3, [sp, #20]
 8007770:	2b00      	cmp	r3, #0
 8007772:	dd05      	ble.n	8007780 <_dtoa_r+0x858>
 8007774:	461a      	mov	r2, r3
 8007776:	9904      	ldr	r1, [sp, #16]
 8007778:	4620      	mov	r0, r4
 800777a:	f000 feeb 	bl	8008554 <__lshift>
 800777e:	9004      	str	r0, [sp, #16]
 8007780:	f1b8 0f00 	cmp.w	r8, #0
 8007784:	dd05      	ble.n	8007792 <_dtoa_r+0x86a>
 8007786:	4639      	mov	r1, r7
 8007788:	4642      	mov	r2, r8
 800778a:	4620      	mov	r0, r4
 800778c:	f000 fee2 	bl	8008554 <__lshift>
 8007790:	4607      	mov	r7, r0
 8007792:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007794:	b353      	cbz	r3, 80077ec <_dtoa_r+0x8c4>
 8007796:	4639      	mov	r1, r7
 8007798:	9804      	ldr	r0, [sp, #16]
 800779a:	f000 ff2f 	bl	80085fc <__mcmp>
 800779e:	2800      	cmp	r0, #0
 80077a0:	da24      	bge.n	80077ec <_dtoa_r+0x8c4>
 80077a2:	2300      	movs	r3, #0
 80077a4:	220a      	movs	r2, #10
 80077a6:	9904      	ldr	r1, [sp, #16]
 80077a8:	4620      	mov	r0, r4
 80077aa:	f000 fd1f 	bl	80081ec <__multadd>
 80077ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077b0:	9004      	str	r0, [sp, #16]
 80077b2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	f000 814d 	beq.w	8007a56 <_dtoa_r+0xb2e>
 80077bc:	2300      	movs	r3, #0
 80077be:	4631      	mov	r1, r6
 80077c0:	220a      	movs	r2, #10
 80077c2:	4620      	mov	r0, r4
 80077c4:	f000 fd12 	bl	80081ec <__multadd>
 80077c8:	9b02      	ldr	r3, [sp, #8]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	4606      	mov	r6, r0
 80077ce:	dc4f      	bgt.n	8007870 <_dtoa_r+0x948>
 80077d0:	9b06      	ldr	r3, [sp, #24]
 80077d2:	2b02      	cmp	r3, #2
 80077d4:	dd4c      	ble.n	8007870 <_dtoa_r+0x948>
 80077d6:	e011      	b.n	80077fc <_dtoa_r+0x8d4>
 80077d8:	d0c9      	beq.n	800776e <_dtoa_r+0x846>
 80077da:	9a05      	ldr	r2, [sp, #20]
 80077dc:	331c      	adds	r3, #28
 80077de:	441a      	add	r2, r3
 80077e0:	9205      	str	r2, [sp, #20]
 80077e2:	441d      	add	r5, r3
 80077e4:	4498      	add	r8, r3
 80077e6:	e7c2      	b.n	800776e <_dtoa_r+0x846>
 80077e8:	4603      	mov	r3, r0
 80077ea:	e7f6      	b.n	80077da <_dtoa_r+0x8b2>
 80077ec:	f1b9 0f00 	cmp.w	r9, #0
 80077f0:	dc38      	bgt.n	8007864 <_dtoa_r+0x93c>
 80077f2:	9b06      	ldr	r3, [sp, #24]
 80077f4:	2b02      	cmp	r3, #2
 80077f6:	dd35      	ble.n	8007864 <_dtoa_r+0x93c>
 80077f8:	f8cd 9008 	str.w	r9, [sp, #8]
 80077fc:	9b02      	ldr	r3, [sp, #8]
 80077fe:	b963      	cbnz	r3, 800781a <_dtoa_r+0x8f2>
 8007800:	4639      	mov	r1, r7
 8007802:	2205      	movs	r2, #5
 8007804:	4620      	mov	r0, r4
 8007806:	f000 fcf1 	bl	80081ec <__multadd>
 800780a:	4601      	mov	r1, r0
 800780c:	4607      	mov	r7, r0
 800780e:	9804      	ldr	r0, [sp, #16]
 8007810:	f000 fef4 	bl	80085fc <__mcmp>
 8007814:	2800      	cmp	r0, #0
 8007816:	f73f adcc 	bgt.w	80073b2 <_dtoa_r+0x48a>
 800781a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800781c:	465d      	mov	r5, fp
 800781e:	ea6f 0a03 	mvn.w	sl, r3
 8007822:	f04f 0900 	mov.w	r9, #0
 8007826:	4639      	mov	r1, r7
 8007828:	4620      	mov	r0, r4
 800782a:	f000 fcc8 	bl	80081be <_Bfree>
 800782e:	2e00      	cmp	r6, #0
 8007830:	f43f aeb7 	beq.w	80075a2 <_dtoa_r+0x67a>
 8007834:	f1b9 0f00 	cmp.w	r9, #0
 8007838:	d005      	beq.n	8007846 <_dtoa_r+0x91e>
 800783a:	45b1      	cmp	r9, r6
 800783c:	d003      	beq.n	8007846 <_dtoa_r+0x91e>
 800783e:	4649      	mov	r1, r9
 8007840:	4620      	mov	r0, r4
 8007842:	f000 fcbc 	bl	80081be <_Bfree>
 8007846:	4631      	mov	r1, r6
 8007848:	4620      	mov	r0, r4
 800784a:	f000 fcb8 	bl	80081be <_Bfree>
 800784e:	e6a8      	b.n	80075a2 <_dtoa_r+0x67a>
 8007850:	2700      	movs	r7, #0
 8007852:	463e      	mov	r6, r7
 8007854:	e7e1      	b.n	800781a <_dtoa_r+0x8f2>
 8007856:	f8dd a020 	ldr.w	sl, [sp, #32]
 800785a:	463e      	mov	r6, r7
 800785c:	e5a9      	b.n	80073b2 <_dtoa_r+0x48a>
 800785e:	bf00      	nop
 8007860:	40240000 	.word	0x40240000
 8007864:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007866:	f8cd 9008 	str.w	r9, [sp, #8]
 800786a:	2b00      	cmp	r3, #0
 800786c:	f000 80fa 	beq.w	8007a64 <_dtoa_r+0xb3c>
 8007870:	2d00      	cmp	r5, #0
 8007872:	dd05      	ble.n	8007880 <_dtoa_r+0x958>
 8007874:	4631      	mov	r1, r6
 8007876:	462a      	mov	r2, r5
 8007878:	4620      	mov	r0, r4
 800787a:	f000 fe6b 	bl	8008554 <__lshift>
 800787e:	4606      	mov	r6, r0
 8007880:	9b07      	ldr	r3, [sp, #28]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d04c      	beq.n	8007920 <_dtoa_r+0x9f8>
 8007886:	6871      	ldr	r1, [r6, #4]
 8007888:	4620      	mov	r0, r4
 800788a:	f000 fc64 	bl	8008156 <_Balloc>
 800788e:	6932      	ldr	r2, [r6, #16]
 8007890:	3202      	adds	r2, #2
 8007892:	4605      	mov	r5, r0
 8007894:	0092      	lsls	r2, r2, #2
 8007896:	f106 010c 	add.w	r1, r6, #12
 800789a:	300c      	adds	r0, #12
 800789c:	f000 fc50 	bl	8008140 <memcpy>
 80078a0:	2201      	movs	r2, #1
 80078a2:	4629      	mov	r1, r5
 80078a4:	4620      	mov	r0, r4
 80078a6:	f000 fe55 	bl	8008554 <__lshift>
 80078aa:	9b00      	ldr	r3, [sp, #0]
 80078ac:	f8cd b014 	str.w	fp, [sp, #20]
 80078b0:	f003 0301 	and.w	r3, r3, #1
 80078b4:	46b1      	mov	r9, r6
 80078b6:	9307      	str	r3, [sp, #28]
 80078b8:	4606      	mov	r6, r0
 80078ba:	4639      	mov	r1, r7
 80078bc:	9804      	ldr	r0, [sp, #16]
 80078be:	f7ff faa5 	bl	8006e0c <quorem>
 80078c2:	4649      	mov	r1, r9
 80078c4:	4605      	mov	r5, r0
 80078c6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80078ca:	9804      	ldr	r0, [sp, #16]
 80078cc:	f000 fe96 	bl	80085fc <__mcmp>
 80078d0:	4632      	mov	r2, r6
 80078d2:	9000      	str	r0, [sp, #0]
 80078d4:	4639      	mov	r1, r7
 80078d6:	4620      	mov	r0, r4
 80078d8:	f000 feaa 	bl	8008630 <__mdiff>
 80078dc:	68c3      	ldr	r3, [r0, #12]
 80078de:	4602      	mov	r2, r0
 80078e0:	bb03      	cbnz	r3, 8007924 <_dtoa_r+0x9fc>
 80078e2:	4601      	mov	r1, r0
 80078e4:	9008      	str	r0, [sp, #32]
 80078e6:	9804      	ldr	r0, [sp, #16]
 80078e8:	f000 fe88 	bl	80085fc <__mcmp>
 80078ec:	9a08      	ldr	r2, [sp, #32]
 80078ee:	4603      	mov	r3, r0
 80078f0:	4611      	mov	r1, r2
 80078f2:	4620      	mov	r0, r4
 80078f4:	9308      	str	r3, [sp, #32]
 80078f6:	f000 fc62 	bl	80081be <_Bfree>
 80078fa:	9b08      	ldr	r3, [sp, #32]
 80078fc:	b9a3      	cbnz	r3, 8007928 <_dtoa_r+0xa00>
 80078fe:	9a06      	ldr	r2, [sp, #24]
 8007900:	b992      	cbnz	r2, 8007928 <_dtoa_r+0xa00>
 8007902:	9a07      	ldr	r2, [sp, #28]
 8007904:	b982      	cbnz	r2, 8007928 <_dtoa_r+0xa00>
 8007906:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800790a:	d029      	beq.n	8007960 <_dtoa_r+0xa38>
 800790c:	9b00      	ldr	r3, [sp, #0]
 800790e:	2b00      	cmp	r3, #0
 8007910:	dd01      	ble.n	8007916 <_dtoa_r+0x9ee>
 8007912:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8007916:	9b05      	ldr	r3, [sp, #20]
 8007918:	1c5d      	adds	r5, r3, #1
 800791a:	f883 8000 	strb.w	r8, [r3]
 800791e:	e782      	b.n	8007826 <_dtoa_r+0x8fe>
 8007920:	4630      	mov	r0, r6
 8007922:	e7c2      	b.n	80078aa <_dtoa_r+0x982>
 8007924:	2301      	movs	r3, #1
 8007926:	e7e3      	b.n	80078f0 <_dtoa_r+0x9c8>
 8007928:	9a00      	ldr	r2, [sp, #0]
 800792a:	2a00      	cmp	r2, #0
 800792c:	db04      	blt.n	8007938 <_dtoa_r+0xa10>
 800792e:	d125      	bne.n	800797c <_dtoa_r+0xa54>
 8007930:	9a06      	ldr	r2, [sp, #24]
 8007932:	bb1a      	cbnz	r2, 800797c <_dtoa_r+0xa54>
 8007934:	9a07      	ldr	r2, [sp, #28]
 8007936:	bb0a      	cbnz	r2, 800797c <_dtoa_r+0xa54>
 8007938:	2b00      	cmp	r3, #0
 800793a:	ddec      	ble.n	8007916 <_dtoa_r+0x9ee>
 800793c:	2201      	movs	r2, #1
 800793e:	9904      	ldr	r1, [sp, #16]
 8007940:	4620      	mov	r0, r4
 8007942:	f000 fe07 	bl	8008554 <__lshift>
 8007946:	4639      	mov	r1, r7
 8007948:	9004      	str	r0, [sp, #16]
 800794a:	f000 fe57 	bl	80085fc <__mcmp>
 800794e:	2800      	cmp	r0, #0
 8007950:	dc03      	bgt.n	800795a <_dtoa_r+0xa32>
 8007952:	d1e0      	bne.n	8007916 <_dtoa_r+0x9ee>
 8007954:	f018 0f01 	tst.w	r8, #1
 8007958:	d0dd      	beq.n	8007916 <_dtoa_r+0x9ee>
 800795a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800795e:	d1d8      	bne.n	8007912 <_dtoa_r+0x9ea>
 8007960:	9b05      	ldr	r3, [sp, #20]
 8007962:	9a05      	ldr	r2, [sp, #20]
 8007964:	1c5d      	adds	r5, r3, #1
 8007966:	2339      	movs	r3, #57	; 0x39
 8007968:	7013      	strb	r3, [r2, #0]
 800796a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800796e:	2b39      	cmp	r3, #57	; 0x39
 8007970:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8007974:	d04f      	beq.n	8007a16 <_dtoa_r+0xaee>
 8007976:	3301      	adds	r3, #1
 8007978:	7013      	strb	r3, [r2, #0]
 800797a:	e754      	b.n	8007826 <_dtoa_r+0x8fe>
 800797c:	9a05      	ldr	r2, [sp, #20]
 800797e:	2b00      	cmp	r3, #0
 8007980:	f102 0501 	add.w	r5, r2, #1
 8007984:	dd06      	ble.n	8007994 <_dtoa_r+0xa6c>
 8007986:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800798a:	d0e9      	beq.n	8007960 <_dtoa_r+0xa38>
 800798c:	f108 0801 	add.w	r8, r8, #1
 8007990:	9b05      	ldr	r3, [sp, #20]
 8007992:	e7c2      	b.n	800791a <_dtoa_r+0x9f2>
 8007994:	9a02      	ldr	r2, [sp, #8]
 8007996:	f805 8c01 	strb.w	r8, [r5, #-1]
 800799a:	eba5 030b 	sub.w	r3, r5, fp
 800799e:	4293      	cmp	r3, r2
 80079a0:	d021      	beq.n	80079e6 <_dtoa_r+0xabe>
 80079a2:	2300      	movs	r3, #0
 80079a4:	220a      	movs	r2, #10
 80079a6:	9904      	ldr	r1, [sp, #16]
 80079a8:	4620      	mov	r0, r4
 80079aa:	f000 fc1f 	bl	80081ec <__multadd>
 80079ae:	45b1      	cmp	r9, r6
 80079b0:	9004      	str	r0, [sp, #16]
 80079b2:	f04f 0300 	mov.w	r3, #0
 80079b6:	f04f 020a 	mov.w	r2, #10
 80079ba:	4649      	mov	r1, r9
 80079bc:	4620      	mov	r0, r4
 80079be:	d105      	bne.n	80079cc <_dtoa_r+0xaa4>
 80079c0:	f000 fc14 	bl	80081ec <__multadd>
 80079c4:	4681      	mov	r9, r0
 80079c6:	4606      	mov	r6, r0
 80079c8:	9505      	str	r5, [sp, #20]
 80079ca:	e776      	b.n	80078ba <_dtoa_r+0x992>
 80079cc:	f000 fc0e 	bl	80081ec <__multadd>
 80079d0:	4631      	mov	r1, r6
 80079d2:	4681      	mov	r9, r0
 80079d4:	2300      	movs	r3, #0
 80079d6:	220a      	movs	r2, #10
 80079d8:	4620      	mov	r0, r4
 80079da:	f000 fc07 	bl	80081ec <__multadd>
 80079de:	4606      	mov	r6, r0
 80079e0:	e7f2      	b.n	80079c8 <_dtoa_r+0xaa0>
 80079e2:	f04f 0900 	mov.w	r9, #0
 80079e6:	2201      	movs	r2, #1
 80079e8:	9904      	ldr	r1, [sp, #16]
 80079ea:	4620      	mov	r0, r4
 80079ec:	f000 fdb2 	bl	8008554 <__lshift>
 80079f0:	4639      	mov	r1, r7
 80079f2:	9004      	str	r0, [sp, #16]
 80079f4:	f000 fe02 	bl	80085fc <__mcmp>
 80079f8:	2800      	cmp	r0, #0
 80079fa:	dcb6      	bgt.n	800796a <_dtoa_r+0xa42>
 80079fc:	d102      	bne.n	8007a04 <_dtoa_r+0xadc>
 80079fe:	f018 0f01 	tst.w	r8, #1
 8007a02:	d1b2      	bne.n	800796a <_dtoa_r+0xa42>
 8007a04:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007a08:	2b30      	cmp	r3, #48	; 0x30
 8007a0a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8007a0e:	f47f af0a 	bne.w	8007826 <_dtoa_r+0x8fe>
 8007a12:	4615      	mov	r5, r2
 8007a14:	e7f6      	b.n	8007a04 <_dtoa_r+0xadc>
 8007a16:	4593      	cmp	fp, r2
 8007a18:	d105      	bne.n	8007a26 <_dtoa_r+0xafe>
 8007a1a:	2331      	movs	r3, #49	; 0x31
 8007a1c:	f10a 0a01 	add.w	sl, sl, #1
 8007a20:	f88b 3000 	strb.w	r3, [fp]
 8007a24:	e6ff      	b.n	8007826 <_dtoa_r+0x8fe>
 8007a26:	4615      	mov	r5, r2
 8007a28:	e79f      	b.n	800796a <_dtoa_r+0xa42>
 8007a2a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8007a90 <_dtoa_r+0xb68>
 8007a2e:	e007      	b.n	8007a40 <_dtoa_r+0xb18>
 8007a30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a32:	f8df b060 	ldr.w	fp, [pc, #96]	; 8007a94 <_dtoa_r+0xb6c>
 8007a36:	b11b      	cbz	r3, 8007a40 <_dtoa_r+0xb18>
 8007a38:	f10b 0308 	add.w	r3, fp, #8
 8007a3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007a3e:	6013      	str	r3, [r2, #0]
 8007a40:	4658      	mov	r0, fp
 8007a42:	b017      	add	sp, #92	; 0x5c
 8007a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a48:	9b06      	ldr	r3, [sp, #24]
 8007a4a:	2b01      	cmp	r3, #1
 8007a4c:	f77f ae35 	ble.w	80076ba <_dtoa_r+0x792>
 8007a50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a52:	9307      	str	r3, [sp, #28]
 8007a54:	e649      	b.n	80076ea <_dtoa_r+0x7c2>
 8007a56:	9b02      	ldr	r3, [sp, #8]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	dc03      	bgt.n	8007a64 <_dtoa_r+0xb3c>
 8007a5c:	9b06      	ldr	r3, [sp, #24]
 8007a5e:	2b02      	cmp	r3, #2
 8007a60:	f73f aecc 	bgt.w	80077fc <_dtoa_r+0x8d4>
 8007a64:	465d      	mov	r5, fp
 8007a66:	4639      	mov	r1, r7
 8007a68:	9804      	ldr	r0, [sp, #16]
 8007a6a:	f7ff f9cf 	bl	8006e0c <quorem>
 8007a6e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007a72:	f805 8b01 	strb.w	r8, [r5], #1
 8007a76:	9a02      	ldr	r2, [sp, #8]
 8007a78:	eba5 030b 	sub.w	r3, r5, fp
 8007a7c:	429a      	cmp	r2, r3
 8007a7e:	ddb0      	ble.n	80079e2 <_dtoa_r+0xaba>
 8007a80:	2300      	movs	r3, #0
 8007a82:	220a      	movs	r2, #10
 8007a84:	9904      	ldr	r1, [sp, #16]
 8007a86:	4620      	mov	r0, r4
 8007a88:	f000 fbb0 	bl	80081ec <__multadd>
 8007a8c:	9004      	str	r0, [sp, #16]
 8007a8e:	e7ea      	b.n	8007a66 <_dtoa_r+0xb3e>
 8007a90:	080098bc 	.word	0x080098bc
 8007a94:	08009938 	.word	0x08009938

08007a98 <rshift>:
 8007a98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a9a:	6906      	ldr	r6, [r0, #16]
 8007a9c:	114b      	asrs	r3, r1, #5
 8007a9e:	429e      	cmp	r6, r3
 8007aa0:	f100 0414 	add.w	r4, r0, #20
 8007aa4:	dd30      	ble.n	8007b08 <rshift+0x70>
 8007aa6:	f011 011f 	ands.w	r1, r1, #31
 8007aaa:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8007aae:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8007ab2:	d108      	bne.n	8007ac6 <rshift+0x2e>
 8007ab4:	4621      	mov	r1, r4
 8007ab6:	42b2      	cmp	r2, r6
 8007ab8:	460b      	mov	r3, r1
 8007aba:	d211      	bcs.n	8007ae0 <rshift+0x48>
 8007abc:	f852 3b04 	ldr.w	r3, [r2], #4
 8007ac0:	f841 3b04 	str.w	r3, [r1], #4
 8007ac4:	e7f7      	b.n	8007ab6 <rshift+0x1e>
 8007ac6:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8007aca:	f1c1 0c20 	rsb	ip, r1, #32
 8007ace:	40cd      	lsrs	r5, r1
 8007ad0:	3204      	adds	r2, #4
 8007ad2:	4623      	mov	r3, r4
 8007ad4:	42b2      	cmp	r2, r6
 8007ad6:	4617      	mov	r7, r2
 8007ad8:	d30c      	bcc.n	8007af4 <rshift+0x5c>
 8007ada:	601d      	str	r5, [r3, #0]
 8007adc:	b105      	cbz	r5, 8007ae0 <rshift+0x48>
 8007ade:	3304      	adds	r3, #4
 8007ae0:	1b1a      	subs	r2, r3, r4
 8007ae2:	42a3      	cmp	r3, r4
 8007ae4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007ae8:	bf08      	it	eq
 8007aea:	2300      	moveq	r3, #0
 8007aec:	6102      	str	r2, [r0, #16]
 8007aee:	bf08      	it	eq
 8007af0:	6143      	streq	r3, [r0, #20]
 8007af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007af4:	683f      	ldr	r7, [r7, #0]
 8007af6:	fa07 f70c 	lsl.w	r7, r7, ip
 8007afa:	433d      	orrs	r5, r7
 8007afc:	f843 5b04 	str.w	r5, [r3], #4
 8007b00:	f852 5b04 	ldr.w	r5, [r2], #4
 8007b04:	40cd      	lsrs	r5, r1
 8007b06:	e7e5      	b.n	8007ad4 <rshift+0x3c>
 8007b08:	4623      	mov	r3, r4
 8007b0a:	e7e9      	b.n	8007ae0 <rshift+0x48>

08007b0c <__hexdig_fun>:
 8007b0c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007b10:	2b09      	cmp	r3, #9
 8007b12:	d802      	bhi.n	8007b1a <__hexdig_fun+0xe>
 8007b14:	3820      	subs	r0, #32
 8007b16:	b2c0      	uxtb	r0, r0
 8007b18:	4770      	bx	lr
 8007b1a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007b1e:	2b05      	cmp	r3, #5
 8007b20:	d801      	bhi.n	8007b26 <__hexdig_fun+0x1a>
 8007b22:	3847      	subs	r0, #71	; 0x47
 8007b24:	e7f7      	b.n	8007b16 <__hexdig_fun+0xa>
 8007b26:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007b2a:	2b05      	cmp	r3, #5
 8007b2c:	d801      	bhi.n	8007b32 <__hexdig_fun+0x26>
 8007b2e:	3827      	subs	r0, #39	; 0x27
 8007b30:	e7f1      	b.n	8007b16 <__hexdig_fun+0xa>
 8007b32:	2000      	movs	r0, #0
 8007b34:	4770      	bx	lr

08007b36 <__gethex>:
 8007b36:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b3a:	b08b      	sub	sp, #44	; 0x2c
 8007b3c:	468a      	mov	sl, r1
 8007b3e:	9002      	str	r0, [sp, #8]
 8007b40:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007b42:	9306      	str	r3, [sp, #24]
 8007b44:	4690      	mov	r8, r2
 8007b46:	f000 fad0 	bl	80080ea <__localeconv_l>
 8007b4a:	6803      	ldr	r3, [r0, #0]
 8007b4c:	9303      	str	r3, [sp, #12]
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f7f8 fb3e 	bl	80001d0 <strlen>
 8007b54:	9b03      	ldr	r3, [sp, #12]
 8007b56:	9001      	str	r0, [sp, #4]
 8007b58:	4403      	add	r3, r0
 8007b5a:	f04f 0b00 	mov.w	fp, #0
 8007b5e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007b62:	9307      	str	r3, [sp, #28]
 8007b64:	f8da 3000 	ldr.w	r3, [sl]
 8007b68:	3302      	adds	r3, #2
 8007b6a:	461f      	mov	r7, r3
 8007b6c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007b70:	2830      	cmp	r0, #48	; 0x30
 8007b72:	d06c      	beq.n	8007c4e <__gethex+0x118>
 8007b74:	f7ff ffca 	bl	8007b0c <__hexdig_fun>
 8007b78:	4604      	mov	r4, r0
 8007b7a:	2800      	cmp	r0, #0
 8007b7c:	d16a      	bne.n	8007c54 <__gethex+0x11e>
 8007b7e:	9a01      	ldr	r2, [sp, #4]
 8007b80:	9903      	ldr	r1, [sp, #12]
 8007b82:	4638      	mov	r0, r7
 8007b84:	f001 f8fe 	bl	8008d84 <strncmp>
 8007b88:	2800      	cmp	r0, #0
 8007b8a:	d166      	bne.n	8007c5a <__gethex+0x124>
 8007b8c:	9b01      	ldr	r3, [sp, #4]
 8007b8e:	5cf8      	ldrb	r0, [r7, r3]
 8007b90:	18fe      	adds	r6, r7, r3
 8007b92:	f7ff ffbb 	bl	8007b0c <__hexdig_fun>
 8007b96:	2800      	cmp	r0, #0
 8007b98:	d062      	beq.n	8007c60 <__gethex+0x12a>
 8007b9a:	4633      	mov	r3, r6
 8007b9c:	7818      	ldrb	r0, [r3, #0]
 8007b9e:	2830      	cmp	r0, #48	; 0x30
 8007ba0:	461f      	mov	r7, r3
 8007ba2:	f103 0301 	add.w	r3, r3, #1
 8007ba6:	d0f9      	beq.n	8007b9c <__gethex+0x66>
 8007ba8:	f7ff ffb0 	bl	8007b0c <__hexdig_fun>
 8007bac:	fab0 f580 	clz	r5, r0
 8007bb0:	096d      	lsrs	r5, r5, #5
 8007bb2:	4634      	mov	r4, r6
 8007bb4:	f04f 0b01 	mov.w	fp, #1
 8007bb8:	463a      	mov	r2, r7
 8007bba:	4616      	mov	r6, r2
 8007bbc:	3201      	adds	r2, #1
 8007bbe:	7830      	ldrb	r0, [r6, #0]
 8007bc0:	f7ff ffa4 	bl	8007b0c <__hexdig_fun>
 8007bc4:	2800      	cmp	r0, #0
 8007bc6:	d1f8      	bne.n	8007bba <__gethex+0x84>
 8007bc8:	9a01      	ldr	r2, [sp, #4]
 8007bca:	9903      	ldr	r1, [sp, #12]
 8007bcc:	4630      	mov	r0, r6
 8007bce:	f001 f8d9 	bl	8008d84 <strncmp>
 8007bd2:	b950      	cbnz	r0, 8007bea <__gethex+0xb4>
 8007bd4:	b954      	cbnz	r4, 8007bec <__gethex+0xb6>
 8007bd6:	9b01      	ldr	r3, [sp, #4]
 8007bd8:	18f4      	adds	r4, r6, r3
 8007bda:	4622      	mov	r2, r4
 8007bdc:	4616      	mov	r6, r2
 8007bde:	3201      	adds	r2, #1
 8007be0:	7830      	ldrb	r0, [r6, #0]
 8007be2:	f7ff ff93 	bl	8007b0c <__hexdig_fun>
 8007be6:	2800      	cmp	r0, #0
 8007be8:	d1f8      	bne.n	8007bdc <__gethex+0xa6>
 8007bea:	b10c      	cbz	r4, 8007bf0 <__gethex+0xba>
 8007bec:	1ba4      	subs	r4, r4, r6
 8007bee:	00a4      	lsls	r4, r4, #2
 8007bf0:	7833      	ldrb	r3, [r6, #0]
 8007bf2:	2b50      	cmp	r3, #80	; 0x50
 8007bf4:	d001      	beq.n	8007bfa <__gethex+0xc4>
 8007bf6:	2b70      	cmp	r3, #112	; 0x70
 8007bf8:	d140      	bne.n	8007c7c <__gethex+0x146>
 8007bfa:	7873      	ldrb	r3, [r6, #1]
 8007bfc:	2b2b      	cmp	r3, #43	; 0x2b
 8007bfe:	d031      	beq.n	8007c64 <__gethex+0x12e>
 8007c00:	2b2d      	cmp	r3, #45	; 0x2d
 8007c02:	d033      	beq.n	8007c6c <__gethex+0x136>
 8007c04:	1c71      	adds	r1, r6, #1
 8007c06:	f04f 0900 	mov.w	r9, #0
 8007c0a:	7808      	ldrb	r0, [r1, #0]
 8007c0c:	f7ff ff7e 	bl	8007b0c <__hexdig_fun>
 8007c10:	1e43      	subs	r3, r0, #1
 8007c12:	b2db      	uxtb	r3, r3
 8007c14:	2b18      	cmp	r3, #24
 8007c16:	d831      	bhi.n	8007c7c <__gethex+0x146>
 8007c18:	f1a0 0210 	sub.w	r2, r0, #16
 8007c1c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007c20:	f7ff ff74 	bl	8007b0c <__hexdig_fun>
 8007c24:	1e43      	subs	r3, r0, #1
 8007c26:	b2db      	uxtb	r3, r3
 8007c28:	2b18      	cmp	r3, #24
 8007c2a:	d922      	bls.n	8007c72 <__gethex+0x13c>
 8007c2c:	f1b9 0f00 	cmp.w	r9, #0
 8007c30:	d000      	beq.n	8007c34 <__gethex+0xfe>
 8007c32:	4252      	negs	r2, r2
 8007c34:	4414      	add	r4, r2
 8007c36:	f8ca 1000 	str.w	r1, [sl]
 8007c3a:	b30d      	cbz	r5, 8007c80 <__gethex+0x14a>
 8007c3c:	f1bb 0f00 	cmp.w	fp, #0
 8007c40:	bf0c      	ite	eq
 8007c42:	2706      	moveq	r7, #6
 8007c44:	2700      	movne	r7, #0
 8007c46:	4638      	mov	r0, r7
 8007c48:	b00b      	add	sp, #44	; 0x2c
 8007c4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c4e:	f10b 0b01 	add.w	fp, fp, #1
 8007c52:	e78a      	b.n	8007b6a <__gethex+0x34>
 8007c54:	2500      	movs	r5, #0
 8007c56:	462c      	mov	r4, r5
 8007c58:	e7ae      	b.n	8007bb8 <__gethex+0x82>
 8007c5a:	463e      	mov	r6, r7
 8007c5c:	2501      	movs	r5, #1
 8007c5e:	e7c7      	b.n	8007bf0 <__gethex+0xba>
 8007c60:	4604      	mov	r4, r0
 8007c62:	e7fb      	b.n	8007c5c <__gethex+0x126>
 8007c64:	f04f 0900 	mov.w	r9, #0
 8007c68:	1cb1      	adds	r1, r6, #2
 8007c6a:	e7ce      	b.n	8007c0a <__gethex+0xd4>
 8007c6c:	f04f 0901 	mov.w	r9, #1
 8007c70:	e7fa      	b.n	8007c68 <__gethex+0x132>
 8007c72:	230a      	movs	r3, #10
 8007c74:	fb03 0202 	mla	r2, r3, r2, r0
 8007c78:	3a10      	subs	r2, #16
 8007c7a:	e7cf      	b.n	8007c1c <__gethex+0xe6>
 8007c7c:	4631      	mov	r1, r6
 8007c7e:	e7da      	b.n	8007c36 <__gethex+0x100>
 8007c80:	1bf3      	subs	r3, r6, r7
 8007c82:	3b01      	subs	r3, #1
 8007c84:	4629      	mov	r1, r5
 8007c86:	2b07      	cmp	r3, #7
 8007c88:	dc49      	bgt.n	8007d1e <__gethex+0x1e8>
 8007c8a:	9802      	ldr	r0, [sp, #8]
 8007c8c:	f000 fa63 	bl	8008156 <_Balloc>
 8007c90:	9b01      	ldr	r3, [sp, #4]
 8007c92:	f100 0914 	add.w	r9, r0, #20
 8007c96:	f04f 0b00 	mov.w	fp, #0
 8007c9a:	f1c3 0301 	rsb	r3, r3, #1
 8007c9e:	4605      	mov	r5, r0
 8007ca0:	f8cd 9010 	str.w	r9, [sp, #16]
 8007ca4:	46da      	mov	sl, fp
 8007ca6:	9308      	str	r3, [sp, #32]
 8007ca8:	42b7      	cmp	r7, r6
 8007caa:	d33b      	bcc.n	8007d24 <__gethex+0x1ee>
 8007cac:	9804      	ldr	r0, [sp, #16]
 8007cae:	f840 ab04 	str.w	sl, [r0], #4
 8007cb2:	eba0 0009 	sub.w	r0, r0, r9
 8007cb6:	1080      	asrs	r0, r0, #2
 8007cb8:	6128      	str	r0, [r5, #16]
 8007cba:	0147      	lsls	r7, r0, #5
 8007cbc:	4650      	mov	r0, sl
 8007cbe:	f000 fb0e 	bl	80082de <__hi0bits>
 8007cc2:	f8d8 6000 	ldr.w	r6, [r8]
 8007cc6:	1a3f      	subs	r7, r7, r0
 8007cc8:	42b7      	cmp	r7, r6
 8007cca:	dd64      	ble.n	8007d96 <__gethex+0x260>
 8007ccc:	1bbf      	subs	r7, r7, r6
 8007cce:	4639      	mov	r1, r7
 8007cd0:	4628      	mov	r0, r5
 8007cd2:	f000 fe1d 	bl	8008910 <__any_on>
 8007cd6:	4682      	mov	sl, r0
 8007cd8:	b178      	cbz	r0, 8007cfa <__gethex+0x1c4>
 8007cda:	1e7b      	subs	r3, r7, #1
 8007cdc:	1159      	asrs	r1, r3, #5
 8007cde:	f003 021f 	and.w	r2, r3, #31
 8007ce2:	f04f 0a01 	mov.w	sl, #1
 8007ce6:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007cea:	fa0a f202 	lsl.w	r2, sl, r2
 8007cee:	420a      	tst	r2, r1
 8007cf0:	d003      	beq.n	8007cfa <__gethex+0x1c4>
 8007cf2:	4553      	cmp	r3, sl
 8007cf4:	dc46      	bgt.n	8007d84 <__gethex+0x24e>
 8007cf6:	f04f 0a02 	mov.w	sl, #2
 8007cfa:	4639      	mov	r1, r7
 8007cfc:	4628      	mov	r0, r5
 8007cfe:	f7ff fecb 	bl	8007a98 <rshift>
 8007d02:	443c      	add	r4, r7
 8007d04:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007d08:	42a3      	cmp	r3, r4
 8007d0a:	da52      	bge.n	8007db2 <__gethex+0x27c>
 8007d0c:	4629      	mov	r1, r5
 8007d0e:	9802      	ldr	r0, [sp, #8]
 8007d10:	f000 fa55 	bl	80081be <_Bfree>
 8007d14:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007d16:	2300      	movs	r3, #0
 8007d18:	6013      	str	r3, [r2, #0]
 8007d1a:	27a3      	movs	r7, #163	; 0xa3
 8007d1c:	e793      	b.n	8007c46 <__gethex+0x110>
 8007d1e:	3101      	adds	r1, #1
 8007d20:	105b      	asrs	r3, r3, #1
 8007d22:	e7b0      	b.n	8007c86 <__gethex+0x150>
 8007d24:	1e73      	subs	r3, r6, #1
 8007d26:	9305      	str	r3, [sp, #20]
 8007d28:	9a07      	ldr	r2, [sp, #28]
 8007d2a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d018      	beq.n	8007d64 <__gethex+0x22e>
 8007d32:	f1bb 0f20 	cmp.w	fp, #32
 8007d36:	d107      	bne.n	8007d48 <__gethex+0x212>
 8007d38:	9b04      	ldr	r3, [sp, #16]
 8007d3a:	f8c3 a000 	str.w	sl, [r3]
 8007d3e:	3304      	adds	r3, #4
 8007d40:	f04f 0a00 	mov.w	sl, #0
 8007d44:	9304      	str	r3, [sp, #16]
 8007d46:	46d3      	mov	fp, sl
 8007d48:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007d4c:	f7ff fede 	bl	8007b0c <__hexdig_fun>
 8007d50:	f000 000f 	and.w	r0, r0, #15
 8007d54:	fa00 f00b 	lsl.w	r0, r0, fp
 8007d58:	ea4a 0a00 	orr.w	sl, sl, r0
 8007d5c:	f10b 0b04 	add.w	fp, fp, #4
 8007d60:	9b05      	ldr	r3, [sp, #20]
 8007d62:	e00d      	b.n	8007d80 <__gethex+0x24a>
 8007d64:	9b05      	ldr	r3, [sp, #20]
 8007d66:	9a08      	ldr	r2, [sp, #32]
 8007d68:	4413      	add	r3, r2
 8007d6a:	42bb      	cmp	r3, r7
 8007d6c:	d3e1      	bcc.n	8007d32 <__gethex+0x1fc>
 8007d6e:	4618      	mov	r0, r3
 8007d70:	9a01      	ldr	r2, [sp, #4]
 8007d72:	9903      	ldr	r1, [sp, #12]
 8007d74:	9309      	str	r3, [sp, #36]	; 0x24
 8007d76:	f001 f805 	bl	8008d84 <strncmp>
 8007d7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d7c:	2800      	cmp	r0, #0
 8007d7e:	d1d8      	bne.n	8007d32 <__gethex+0x1fc>
 8007d80:	461e      	mov	r6, r3
 8007d82:	e791      	b.n	8007ca8 <__gethex+0x172>
 8007d84:	1eb9      	subs	r1, r7, #2
 8007d86:	4628      	mov	r0, r5
 8007d88:	f000 fdc2 	bl	8008910 <__any_on>
 8007d8c:	2800      	cmp	r0, #0
 8007d8e:	d0b2      	beq.n	8007cf6 <__gethex+0x1c0>
 8007d90:	f04f 0a03 	mov.w	sl, #3
 8007d94:	e7b1      	b.n	8007cfa <__gethex+0x1c4>
 8007d96:	da09      	bge.n	8007dac <__gethex+0x276>
 8007d98:	1bf7      	subs	r7, r6, r7
 8007d9a:	4629      	mov	r1, r5
 8007d9c:	463a      	mov	r2, r7
 8007d9e:	9802      	ldr	r0, [sp, #8]
 8007da0:	f000 fbd8 	bl	8008554 <__lshift>
 8007da4:	1be4      	subs	r4, r4, r7
 8007da6:	4605      	mov	r5, r0
 8007da8:	f100 0914 	add.w	r9, r0, #20
 8007dac:	f04f 0a00 	mov.w	sl, #0
 8007db0:	e7a8      	b.n	8007d04 <__gethex+0x1ce>
 8007db2:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007db6:	42a0      	cmp	r0, r4
 8007db8:	dd6a      	ble.n	8007e90 <__gethex+0x35a>
 8007dba:	1b04      	subs	r4, r0, r4
 8007dbc:	42a6      	cmp	r6, r4
 8007dbe:	dc2e      	bgt.n	8007e1e <__gethex+0x2e8>
 8007dc0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007dc4:	2b02      	cmp	r3, #2
 8007dc6:	d022      	beq.n	8007e0e <__gethex+0x2d8>
 8007dc8:	2b03      	cmp	r3, #3
 8007dca:	d024      	beq.n	8007e16 <__gethex+0x2e0>
 8007dcc:	2b01      	cmp	r3, #1
 8007dce:	d115      	bne.n	8007dfc <__gethex+0x2c6>
 8007dd0:	42a6      	cmp	r6, r4
 8007dd2:	d113      	bne.n	8007dfc <__gethex+0x2c6>
 8007dd4:	2e01      	cmp	r6, #1
 8007dd6:	dc0b      	bgt.n	8007df0 <__gethex+0x2ba>
 8007dd8:	9a06      	ldr	r2, [sp, #24]
 8007dda:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007dde:	6013      	str	r3, [r2, #0]
 8007de0:	2301      	movs	r3, #1
 8007de2:	612b      	str	r3, [r5, #16]
 8007de4:	f8c9 3000 	str.w	r3, [r9]
 8007de8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007dea:	2762      	movs	r7, #98	; 0x62
 8007dec:	601d      	str	r5, [r3, #0]
 8007dee:	e72a      	b.n	8007c46 <__gethex+0x110>
 8007df0:	1e71      	subs	r1, r6, #1
 8007df2:	4628      	mov	r0, r5
 8007df4:	f000 fd8c 	bl	8008910 <__any_on>
 8007df8:	2800      	cmp	r0, #0
 8007dfa:	d1ed      	bne.n	8007dd8 <__gethex+0x2a2>
 8007dfc:	4629      	mov	r1, r5
 8007dfe:	9802      	ldr	r0, [sp, #8]
 8007e00:	f000 f9dd 	bl	80081be <_Bfree>
 8007e04:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007e06:	2300      	movs	r3, #0
 8007e08:	6013      	str	r3, [r2, #0]
 8007e0a:	2750      	movs	r7, #80	; 0x50
 8007e0c:	e71b      	b.n	8007c46 <__gethex+0x110>
 8007e0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d0e1      	beq.n	8007dd8 <__gethex+0x2a2>
 8007e14:	e7f2      	b.n	8007dfc <__gethex+0x2c6>
 8007e16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d1dd      	bne.n	8007dd8 <__gethex+0x2a2>
 8007e1c:	e7ee      	b.n	8007dfc <__gethex+0x2c6>
 8007e1e:	1e67      	subs	r7, r4, #1
 8007e20:	f1ba 0f00 	cmp.w	sl, #0
 8007e24:	d131      	bne.n	8007e8a <__gethex+0x354>
 8007e26:	b127      	cbz	r7, 8007e32 <__gethex+0x2fc>
 8007e28:	4639      	mov	r1, r7
 8007e2a:	4628      	mov	r0, r5
 8007e2c:	f000 fd70 	bl	8008910 <__any_on>
 8007e30:	4682      	mov	sl, r0
 8007e32:	117a      	asrs	r2, r7, #5
 8007e34:	2301      	movs	r3, #1
 8007e36:	f007 071f 	and.w	r7, r7, #31
 8007e3a:	fa03 f707 	lsl.w	r7, r3, r7
 8007e3e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8007e42:	4621      	mov	r1, r4
 8007e44:	421f      	tst	r7, r3
 8007e46:	4628      	mov	r0, r5
 8007e48:	bf18      	it	ne
 8007e4a:	f04a 0a02 	orrne.w	sl, sl, #2
 8007e4e:	1b36      	subs	r6, r6, r4
 8007e50:	f7ff fe22 	bl	8007a98 <rshift>
 8007e54:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8007e58:	2702      	movs	r7, #2
 8007e5a:	f1ba 0f00 	cmp.w	sl, #0
 8007e5e:	d048      	beq.n	8007ef2 <__gethex+0x3bc>
 8007e60:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007e64:	2b02      	cmp	r3, #2
 8007e66:	d015      	beq.n	8007e94 <__gethex+0x35e>
 8007e68:	2b03      	cmp	r3, #3
 8007e6a:	d017      	beq.n	8007e9c <__gethex+0x366>
 8007e6c:	2b01      	cmp	r3, #1
 8007e6e:	d109      	bne.n	8007e84 <__gethex+0x34e>
 8007e70:	f01a 0f02 	tst.w	sl, #2
 8007e74:	d006      	beq.n	8007e84 <__gethex+0x34e>
 8007e76:	f8d9 3000 	ldr.w	r3, [r9]
 8007e7a:	ea4a 0a03 	orr.w	sl, sl, r3
 8007e7e:	f01a 0f01 	tst.w	sl, #1
 8007e82:	d10e      	bne.n	8007ea2 <__gethex+0x36c>
 8007e84:	f047 0710 	orr.w	r7, r7, #16
 8007e88:	e033      	b.n	8007ef2 <__gethex+0x3bc>
 8007e8a:	f04f 0a01 	mov.w	sl, #1
 8007e8e:	e7d0      	b.n	8007e32 <__gethex+0x2fc>
 8007e90:	2701      	movs	r7, #1
 8007e92:	e7e2      	b.n	8007e5a <__gethex+0x324>
 8007e94:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e96:	f1c3 0301 	rsb	r3, r3, #1
 8007e9a:	9315      	str	r3, [sp, #84]	; 0x54
 8007e9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d0f0      	beq.n	8007e84 <__gethex+0x34e>
 8007ea2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8007ea6:	f105 0314 	add.w	r3, r5, #20
 8007eaa:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8007eae:	eb03 010a 	add.w	r1, r3, sl
 8007eb2:	f04f 0c00 	mov.w	ip, #0
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ebc:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8007ec0:	d01c      	beq.n	8007efc <__gethex+0x3c6>
 8007ec2:	3201      	adds	r2, #1
 8007ec4:	6002      	str	r2, [r0, #0]
 8007ec6:	2f02      	cmp	r7, #2
 8007ec8:	f105 0314 	add.w	r3, r5, #20
 8007ecc:	d138      	bne.n	8007f40 <__gethex+0x40a>
 8007ece:	f8d8 2000 	ldr.w	r2, [r8]
 8007ed2:	3a01      	subs	r2, #1
 8007ed4:	42b2      	cmp	r2, r6
 8007ed6:	d10a      	bne.n	8007eee <__gethex+0x3b8>
 8007ed8:	1171      	asrs	r1, r6, #5
 8007eda:	2201      	movs	r2, #1
 8007edc:	f006 061f 	and.w	r6, r6, #31
 8007ee0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007ee4:	fa02 f606 	lsl.w	r6, r2, r6
 8007ee8:	421e      	tst	r6, r3
 8007eea:	bf18      	it	ne
 8007eec:	4617      	movne	r7, r2
 8007eee:	f047 0720 	orr.w	r7, r7, #32
 8007ef2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007ef4:	601d      	str	r5, [r3, #0]
 8007ef6:	9b06      	ldr	r3, [sp, #24]
 8007ef8:	601c      	str	r4, [r3, #0]
 8007efa:	e6a4      	b.n	8007c46 <__gethex+0x110>
 8007efc:	4299      	cmp	r1, r3
 8007efe:	f843 cc04 	str.w	ip, [r3, #-4]
 8007f02:	d8d8      	bhi.n	8007eb6 <__gethex+0x380>
 8007f04:	68ab      	ldr	r3, [r5, #8]
 8007f06:	4599      	cmp	r9, r3
 8007f08:	db12      	blt.n	8007f30 <__gethex+0x3fa>
 8007f0a:	6869      	ldr	r1, [r5, #4]
 8007f0c:	9802      	ldr	r0, [sp, #8]
 8007f0e:	3101      	adds	r1, #1
 8007f10:	f000 f921 	bl	8008156 <_Balloc>
 8007f14:	692a      	ldr	r2, [r5, #16]
 8007f16:	3202      	adds	r2, #2
 8007f18:	f105 010c 	add.w	r1, r5, #12
 8007f1c:	4683      	mov	fp, r0
 8007f1e:	0092      	lsls	r2, r2, #2
 8007f20:	300c      	adds	r0, #12
 8007f22:	f000 f90d 	bl	8008140 <memcpy>
 8007f26:	4629      	mov	r1, r5
 8007f28:	9802      	ldr	r0, [sp, #8]
 8007f2a:	f000 f948 	bl	80081be <_Bfree>
 8007f2e:	465d      	mov	r5, fp
 8007f30:	692b      	ldr	r3, [r5, #16]
 8007f32:	1c5a      	adds	r2, r3, #1
 8007f34:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007f38:	612a      	str	r2, [r5, #16]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	615a      	str	r2, [r3, #20]
 8007f3e:	e7c2      	b.n	8007ec6 <__gethex+0x390>
 8007f40:	692a      	ldr	r2, [r5, #16]
 8007f42:	454a      	cmp	r2, r9
 8007f44:	dd0b      	ble.n	8007f5e <__gethex+0x428>
 8007f46:	2101      	movs	r1, #1
 8007f48:	4628      	mov	r0, r5
 8007f4a:	f7ff fda5 	bl	8007a98 <rshift>
 8007f4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007f52:	3401      	adds	r4, #1
 8007f54:	42a3      	cmp	r3, r4
 8007f56:	f6ff aed9 	blt.w	8007d0c <__gethex+0x1d6>
 8007f5a:	2701      	movs	r7, #1
 8007f5c:	e7c7      	b.n	8007eee <__gethex+0x3b8>
 8007f5e:	f016 061f 	ands.w	r6, r6, #31
 8007f62:	d0fa      	beq.n	8007f5a <__gethex+0x424>
 8007f64:	449a      	add	sl, r3
 8007f66:	f1c6 0620 	rsb	r6, r6, #32
 8007f6a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8007f6e:	f000 f9b6 	bl	80082de <__hi0bits>
 8007f72:	42b0      	cmp	r0, r6
 8007f74:	dbe7      	blt.n	8007f46 <__gethex+0x410>
 8007f76:	e7f0      	b.n	8007f5a <__gethex+0x424>

08007f78 <L_shift>:
 8007f78:	f1c2 0208 	rsb	r2, r2, #8
 8007f7c:	0092      	lsls	r2, r2, #2
 8007f7e:	b570      	push	{r4, r5, r6, lr}
 8007f80:	f1c2 0620 	rsb	r6, r2, #32
 8007f84:	6843      	ldr	r3, [r0, #4]
 8007f86:	6804      	ldr	r4, [r0, #0]
 8007f88:	fa03 f506 	lsl.w	r5, r3, r6
 8007f8c:	432c      	orrs	r4, r5
 8007f8e:	40d3      	lsrs	r3, r2
 8007f90:	6004      	str	r4, [r0, #0]
 8007f92:	f840 3f04 	str.w	r3, [r0, #4]!
 8007f96:	4288      	cmp	r0, r1
 8007f98:	d3f4      	bcc.n	8007f84 <L_shift+0xc>
 8007f9a:	bd70      	pop	{r4, r5, r6, pc}

08007f9c <__match>:
 8007f9c:	b530      	push	{r4, r5, lr}
 8007f9e:	6803      	ldr	r3, [r0, #0]
 8007fa0:	3301      	adds	r3, #1
 8007fa2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007fa6:	b914      	cbnz	r4, 8007fae <__match+0x12>
 8007fa8:	6003      	str	r3, [r0, #0]
 8007faa:	2001      	movs	r0, #1
 8007fac:	bd30      	pop	{r4, r5, pc}
 8007fae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fb2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007fb6:	2d19      	cmp	r5, #25
 8007fb8:	bf98      	it	ls
 8007fba:	3220      	addls	r2, #32
 8007fbc:	42a2      	cmp	r2, r4
 8007fbe:	d0f0      	beq.n	8007fa2 <__match+0x6>
 8007fc0:	2000      	movs	r0, #0
 8007fc2:	e7f3      	b.n	8007fac <__match+0x10>

08007fc4 <__hexnan>:
 8007fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fc8:	680b      	ldr	r3, [r1, #0]
 8007fca:	6801      	ldr	r1, [r0, #0]
 8007fcc:	115f      	asrs	r7, r3, #5
 8007fce:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8007fd2:	f013 031f 	ands.w	r3, r3, #31
 8007fd6:	b087      	sub	sp, #28
 8007fd8:	bf18      	it	ne
 8007fda:	3704      	addne	r7, #4
 8007fdc:	2500      	movs	r5, #0
 8007fde:	1f3e      	subs	r6, r7, #4
 8007fe0:	4682      	mov	sl, r0
 8007fe2:	4690      	mov	r8, r2
 8007fe4:	9301      	str	r3, [sp, #4]
 8007fe6:	f847 5c04 	str.w	r5, [r7, #-4]
 8007fea:	46b1      	mov	r9, r6
 8007fec:	4634      	mov	r4, r6
 8007fee:	9502      	str	r5, [sp, #8]
 8007ff0:	46ab      	mov	fp, r5
 8007ff2:	784a      	ldrb	r2, [r1, #1]
 8007ff4:	1c4b      	adds	r3, r1, #1
 8007ff6:	9303      	str	r3, [sp, #12]
 8007ff8:	b342      	cbz	r2, 800804c <__hexnan+0x88>
 8007ffa:	4610      	mov	r0, r2
 8007ffc:	9105      	str	r1, [sp, #20]
 8007ffe:	9204      	str	r2, [sp, #16]
 8008000:	f7ff fd84 	bl	8007b0c <__hexdig_fun>
 8008004:	2800      	cmp	r0, #0
 8008006:	d143      	bne.n	8008090 <__hexnan+0xcc>
 8008008:	9a04      	ldr	r2, [sp, #16]
 800800a:	9905      	ldr	r1, [sp, #20]
 800800c:	2a20      	cmp	r2, #32
 800800e:	d818      	bhi.n	8008042 <__hexnan+0x7e>
 8008010:	9b02      	ldr	r3, [sp, #8]
 8008012:	459b      	cmp	fp, r3
 8008014:	dd13      	ble.n	800803e <__hexnan+0x7a>
 8008016:	454c      	cmp	r4, r9
 8008018:	d206      	bcs.n	8008028 <__hexnan+0x64>
 800801a:	2d07      	cmp	r5, #7
 800801c:	dc04      	bgt.n	8008028 <__hexnan+0x64>
 800801e:	462a      	mov	r2, r5
 8008020:	4649      	mov	r1, r9
 8008022:	4620      	mov	r0, r4
 8008024:	f7ff ffa8 	bl	8007f78 <L_shift>
 8008028:	4544      	cmp	r4, r8
 800802a:	d944      	bls.n	80080b6 <__hexnan+0xf2>
 800802c:	2300      	movs	r3, #0
 800802e:	f1a4 0904 	sub.w	r9, r4, #4
 8008032:	f844 3c04 	str.w	r3, [r4, #-4]
 8008036:	f8cd b008 	str.w	fp, [sp, #8]
 800803a:	464c      	mov	r4, r9
 800803c:	461d      	mov	r5, r3
 800803e:	9903      	ldr	r1, [sp, #12]
 8008040:	e7d7      	b.n	8007ff2 <__hexnan+0x2e>
 8008042:	2a29      	cmp	r2, #41	; 0x29
 8008044:	d14a      	bne.n	80080dc <__hexnan+0x118>
 8008046:	3102      	adds	r1, #2
 8008048:	f8ca 1000 	str.w	r1, [sl]
 800804c:	f1bb 0f00 	cmp.w	fp, #0
 8008050:	d044      	beq.n	80080dc <__hexnan+0x118>
 8008052:	454c      	cmp	r4, r9
 8008054:	d206      	bcs.n	8008064 <__hexnan+0xa0>
 8008056:	2d07      	cmp	r5, #7
 8008058:	dc04      	bgt.n	8008064 <__hexnan+0xa0>
 800805a:	462a      	mov	r2, r5
 800805c:	4649      	mov	r1, r9
 800805e:	4620      	mov	r0, r4
 8008060:	f7ff ff8a 	bl	8007f78 <L_shift>
 8008064:	4544      	cmp	r4, r8
 8008066:	d928      	bls.n	80080ba <__hexnan+0xf6>
 8008068:	4643      	mov	r3, r8
 800806a:	f854 2b04 	ldr.w	r2, [r4], #4
 800806e:	f843 2b04 	str.w	r2, [r3], #4
 8008072:	42a6      	cmp	r6, r4
 8008074:	d2f9      	bcs.n	800806a <__hexnan+0xa6>
 8008076:	2200      	movs	r2, #0
 8008078:	f843 2b04 	str.w	r2, [r3], #4
 800807c:	429e      	cmp	r6, r3
 800807e:	d2fb      	bcs.n	8008078 <__hexnan+0xb4>
 8008080:	6833      	ldr	r3, [r6, #0]
 8008082:	b91b      	cbnz	r3, 800808c <__hexnan+0xc8>
 8008084:	4546      	cmp	r6, r8
 8008086:	d127      	bne.n	80080d8 <__hexnan+0x114>
 8008088:	2301      	movs	r3, #1
 800808a:	6033      	str	r3, [r6, #0]
 800808c:	2005      	movs	r0, #5
 800808e:	e026      	b.n	80080de <__hexnan+0x11a>
 8008090:	3501      	adds	r5, #1
 8008092:	2d08      	cmp	r5, #8
 8008094:	f10b 0b01 	add.w	fp, fp, #1
 8008098:	dd06      	ble.n	80080a8 <__hexnan+0xe4>
 800809a:	4544      	cmp	r4, r8
 800809c:	d9cf      	bls.n	800803e <__hexnan+0x7a>
 800809e:	2300      	movs	r3, #0
 80080a0:	f844 3c04 	str.w	r3, [r4, #-4]
 80080a4:	2501      	movs	r5, #1
 80080a6:	3c04      	subs	r4, #4
 80080a8:	6822      	ldr	r2, [r4, #0]
 80080aa:	f000 000f 	and.w	r0, r0, #15
 80080ae:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80080b2:	6020      	str	r0, [r4, #0]
 80080b4:	e7c3      	b.n	800803e <__hexnan+0x7a>
 80080b6:	2508      	movs	r5, #8
 80080b8:	e7c1      	b.n	800803e <__hexnan+0x7a>
 80080ba:	9b01      	ldr	r3, [sp, #4]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d0df      	beq.n	8008080 <__hexnan+0xbc>
 80080c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80080c4:	f1c3 0320 	rsb	r3, r3, #32
 80080c8:	fa22 f303 	lsr.w	r3, r2, r3
 80080cc:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80080d0:	401a      	ands	r2, r3
 80080d2:	f847 2c04 	str.w	r2, [r7, #-4]
 80080d6:	e7d3      	b.n	8008080 <__hexnan+0xbc>
 80080d8:	3e04      	subs	r6, #4
 80080da:	e7d1      	b.n	8008080 <__hexnan+0xbc>
 80080dc:	2004      	movs	r0, #4
 80080de:	b007      	add	sp, #28
 80080e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080080e4 <__locale_ctype_ptr_l>:
 80080e4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80080e8:	4770      	bx	lr

080080ea <__localeconv_l>:
 80080ea:	30f0      	adds	r0, #240	; 0xf0
 80080ec:	4770      	bx	lr
	...

080080f0 <_localeconv_r>:
 80080f0:	4b04      	ldr	r3, [pc, #16]	; (8008104 <_localeconv_r+0x14>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	6a18      	ldr	r0, [r3, #32]
 80080f6:	4b04      	ldr	r3, [pc, #16]	; (8008108 <_localeconv_r+0x18>)
 80080f8:	2800      	cmp	r0, #0
 80080fa:	bf08      	it	eq
 80080fc:	4618      	moveq	r0, r3
 80080fe:	30f0      	adds	r0, #240	; 0xf0
 8008100:	4770      	bx	lr
 8008102:	bf00      	nop
 8008104:	20000018 	.word	0x20000018
 8008108:	2000007c 	.word	0x2000007c

0800810c <malloc>:
 800810c:	4b02      	ldr	r3, [pc, #8]	; (8008118 <malloc+0xc>)
 800810e:	4601      	mov	r1, r0
 8008110:	6818      	ldr	r0, [r3, #0]
 8008112:	f000 bc7b 	b.w	8008a0c <_malloc_r>
 8008116:	bf00      	nop
 8008118:	20000018 	.word	0x20000018

0800811c <__ascii_mbtowc>:
 800811c:	b082      	sub	sp, #8
 800811e:	b901      	cbnz	r1, 8008122 <__ascii_mbtowc+0x6>
 8008120:	a901      	add	r1, sp, #4
 8008122:	b142      	cbz	r2, 8008136 <__ascii_mbtowc+0x1a>
 8008124:	b14b      	cbz	r3, 800813a <__ascii_mbtowc+0x1e>
 8008126:	7813      	ldrb	r3, [r2, #0]
 8008128:	600b      	str	r3, [r1, #0]
 800812a:	7812      	ldrb	r2, [r2, #0]
 800812c:	1c10      	adds	r0, r2, #0
 800812e:	bf18      	it	ne
 8008130:	2001      	movne	r0, #1
 8008132:	b002      	add	sp, #8
 8008134:	4770      	bx	lr
 8008136:	4610      	mov	r0, r2
 8008138:	e7fb      	b.n	8008132 <__ascii_mbtowc+0x16>
 800813a:	f06f 0001 	mvn.w	r0, #1
 800813e:	e7f8      	b.n	8008132 <__ascii_mbtowc+0x16>

08008140 <memcpy>:
 8008140:	b510      	push	{r4, lr}
 8008142:	1e43      	subs	r3, r0, #1
 8008144:	440a      	add	r2, r1
 8008146:	4291      	cmp	r1, r2
 8008148:	d100      	bne.n	800814c <memcpy+0xc>
 800814a:	bd10      	pop	{r4, pc}
 800814c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008150:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008154:	e7f7      	b.n	8008146 <memcpy+0x6>

08008156 <_Balloc>:
 8008156:	b570      	push	{r4, r5, r6, lr}
 8008158:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800815a:	4604      	mov	r4, r0
 800815c:	460e      	mov	r6, r1
 800815e:	b93d      	cbnz	r5, 8008170 <_Balloc+0x1a>
 8008160:	2010      	movs	r0, #16
 8008162:	f7ff ffd3 	bl	800810c <malloc>
 8008166:	6260      	str	r0, [r4, #36]	; 0x24
 8008168:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800816c:	6005      	str	r5, [r0, #0]
 800816e:	60c5      	str	r5, [r0, #12]
 8008170:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008172:	68eb      	ldr	r3, [r5, #12]
 8008174:	b183      	cbz	r3, 8008198 <_Balloc+0x42>
 8008176:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008178:	68db      	ldr	r3, [r3, #12]
 800817a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800817e:	b9b8      	cbnz	r0, 80081b0 <_Balloc+0x5a>
 8008180:	2101      	movs	r1, #1
 8008182:	fa01 f506 	lsl.w	r5, r1, r6
 8008186:	1d6a      	adds	r2, r5, #5
 8008188:	0092      	lsls	r2, r2, #2
 800818a:	4620      	mov	r0, r4
 800818c:	f000 fbe1 	bl	8008952 <_calloc_r>
 8008190:	b160      	cbz	r0, 80081ac <_Balloc+0x56>
 8008192:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008196:	e00e      	b.n	80081b6 <_Balloc+0x60>
 8008198:	2221      	movs	r2, #33	; 0x21
 800819a:	2104      	movs	r1, #4
 800819c:	4620      	mov	r0, r4
 800819e:	f000 fbd8 	bl	8008952 <_calloc_r>
 80081a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081a4:	60e8      	str	r0, [r5, #12]
 80081a6:	68db      	ldr	r3, [r3, #12]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d1e4      	bne.n	8008176 <_Balloc+0x20>
 80081ac:	2000      	movs	r0, #0
 80081ae:	bd70      	pop	{r4, r5, r6, pc}
 80081b0:	6802      	ldr	r2, [r0, #0]
 80081b2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80081b6:	2300      	movs	r3, #0
 80081b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80081bc:	e7f7      	b.n	80081ae <_Balloc+0x58>

080081be <_Bfree>:
 80081be:	b570      	push	{r4, r5, r6, lr}
 80081c0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80081c2:	4606      	mov	r6, r0
 80081c4:	460d      	mov	r5, r1
 80081c6:	b93c      	cbnz	r4, 80081d8 <_Bfree+0x1a>
 80081c8:	2010      	movs	r0, #16
 80081ca:	f7ff ff9f 	bl	800810c <malloc>
 80081ce:	6270      	str	r0, [r6, #36]	; 0x24
 80081d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80081d4:	6004      	str	r4, [r0, #0]
 80081d6:	60c4      	str	r4, [r0, #12]
 80081d8:	b13d      	cbz	r5, 80081ea <_Bfree+0x2c>
 80081da:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80081dc:	686a      	ldr	r2, [r5, #4]
 80081de:	68db      	ldr	r3, [r3, #12]
 80081e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80081e4:	6029      	str	r1, [r5, #0]
 80081e6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80081ea:	bd70      	pop	{r4, r5, r6, pc}

080081ec <__multadd>:
 80081ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081f0:	690d      	ldr	r5, [r1, #16]
 80081f2:	461f      	mov	r7, r3
 80081f4:	4606      	mov	r6, r0
 80081f6:	460c      	mov	r4, r1
 80081f8:	f101 0c14 	add.w	ip, r1, #20
 80081fc:	2300      	movs	r3, #0
 80081fe:	f8dc 0000 	ldr.w	r0, [ip]
 8008202:	b281      	uxth	r1, r0
 8008204:	fb02 7101 	mla	r1, r2, r1, r7
 8008208:	0c0f      	lsrs	r7, r1, #16
 800820a:	0c00      	lsrs	r0, r0, #16
 800820c:	fb02 7000 	mla	r0, r2, r0, r7
 8008210:	b289      	uxth	r1, r1
 8008212:	3301      	adds	r3, #1
 8008214:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008218:	429d      	cmp	r5, r3
 800821a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800821e:	f84c 1b04 	str.w	r1, [ip], #4
 8008222:	dcec      	bgt.n	80081fe <__multadd+0x12>
 8008224:	b1d7      	cbz	r7, 800825c <__multadd+0x70>
 8008226:	68a3      	ldr	r3, [r4, #8]
 8008228:	42ab      	cmp	r3, r5
 800822a:	dc12      	bgt.n	8008252 <__multadd+0x66>
 800822c:	6861      	ldr	r1, [r4, #4]
 800822e:	4630      	mov	r0, r6
 8008230:	3101      	adds	r1, #1
 8008232:	f7ff ff90 	bl	8008156 <_Balloc>
 8008236:	6922      	ldr	r2, [r4, #16]
 8008238:	3202      	adds	r2, #2
 800823a:	f104 010c 	add.w	r1, r4, #12
 800823e:	4680      	mov	r8, r0
 8008240:	0092      	lsls	r2, r2, #2
 8008242:	300c      	adds	r0, #12
 8008244:	f7ff ff7c 	bl	8008140 <memcpy>
 8008248:	4621      	mov	r1, r4
 800824a:	4630      	mov	r0, r6
 800824c:	f7ff ffb7 	bl	80081be <_Bfree>
 8008250:	4644      	mov	r4, r8
 8008252:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008256:	3501      	adds	r5, #1
 8008258:	615f      	str	r7, [r3, #20]
 800825a:	6125      	str	r5, [r4, #16]
 800825c:	4620      	mov	r0, r4
 800825e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008262 <__s2b>:
 8008262:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008266:	460c      	mov	r4, r1
 8008268:	4615      	mov	r5, r2
 800826a:	461f      	mov	r7, r3
 800826c:	2209      	movs	r2, #9
 800826e:	3308      	adds	r3, #8
 8008270:	4606      	mov	r6, r0
 8008272:	fb93 f3f2 	sdiv	r3, r3, r2
 8008276:	2100      	movs	r1, #0
 8008278:	2201      	movs	r2, #1
 800827a:	429a      	cmp	r2, r3
 800827c:	db20      	blt.n	80082c0 <__s2b+0x5e>
 800827e:	4630      	mov	r0, r6
 8008280:	f7ff ff69 	bl	8008156 <_Balloc>
 8008284:	9b08      	ldr	r3, [sp, #32]
 8008286:	6143      	str	r3, [r0, #20]
 8008288:	2d09      	cmp	r5, #9
 800828a:	f04f 0301 	mov.w	r3, #1
 800828e:	6103      	str	r3, [r0, #16]
 8008290:	dd19      	ble.n	80082c6 <__s2b+0x64>
 8008292:	f104 0809 	add.w	r8, r4, #9
 8008296:	46c1      	mov	r9, r8
 8008298:	442c      	add	r4, r5
 800829a:	f819 3b01 	ldrb.w	r3, [r9], #1
 800829e:	4601      	mov	r1, r0
 80082a0:	3b30      	subs	r3, #48	; 0x30
 80082a2:	220a      	movs	r2, #10
 80082a4:	4630      	mov	r0, r6
 80082a6:	f7ff ffa1 	bl	80081ec <__multadd>
 80082aa:	45a1      	cmp	r9, r4
 80082ac:	d1f5      	bne.n	800829a <__s2b+0x38>
 80082ae:	eb08 0405 	add.w	r4, r8, r5
 80082b2:	3c08      	subs	r4, #8
 80082b4:	1b2d      	subs	r5, r5, r4
 80082b6:	1963      	adds	r3, r4, r5
 80082b8:	42bb      	cmp	r3, r7
 80082ba:	db07      	blt.n	80082cc <__s2b+0x6a>
 80082bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082c0:	0052      	lsls	r2, r2, #1
 80082c2:	3101      	adds	r1, #1
 80082c4:	e7d9      	b.n	800827a <__s2b+0x18>
 80082c6:	340a      	adds	r4, #10
 80082c8:	2509      	movs	r5, #9
 80082ca:	e7f3      	b.n	80082b4 <__s2b+0x52>
 80082cc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80082d0:	4601      	mov	r1, r0
 80082d2:	3b30      	subs	r3, #48	; 0x30
 80082d4:	220a      	movs	r2, #10
 80082d6:	4630      	mov	r0, r6
 80082d8:	f7ff ff88 	bl	80081ec <__multadd>
 80082dc:	e7eb      	b.n	80082b6 <__s2b+0x54>

080082de <__hi0bits>:
 80082de:	0c02      	lsrs	r2, r0, #16
 80082e0:	0412      	lsls	r2, r2, #16
 80082e2:	4603      	mov	r3, r0
 80082e4:	b9b2      	cbnz	r2, 8008314 <__hi0bits+0x36>
 80082e6:	0403      	lsls	r3, r0, #16
 80082e8:	2010      	movs	r0, #16
 80082ea:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80082ee:	bf04      	itt	eq
 80082f0:	021b      	lsleq	r3, r3, #8
 80082f2:	3008      	addeq	r0, #8
 80082f4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80082f8:	bf04      	itt	eq
 80082fa:	011b      	lsleq	r3, r3, #4
 80082fc:	3004      	addeq	r0, #4
 80082fe:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008302:	bf04      	itt	eq
 8008304:	009b      	lsleq	r3, r3, #2
 8008306:	3002      	addeq	r0, #2
 8008308:	2b00      	cmp	r3, #0
 800830a:	db06      	blt.n	800831a <__hi0bits+0x3c>
 800830c:	005b      	lsls	r3, r3, #1
 800830e:	d503      	bpl.n	8008318 <__hi0bits+0x3a>
 8008310:	3001      	adds	r0, #1
 8008312:	4770      	bx	lr
 8008314:	2000      	movs	r0, #0
 8008316:	e7e8      	b.n	80082ea <__hi0bits+0xc>
 8008318:	2020      	movs	r0, #32
 800831a:	4770      	bx	lr

0800831c <__lo0bits>:
 800831c:	6803      	ldr	r3, [r0, #0]
 800831e:	f013 0207 	ands.w	r2, r3, #7
 8008322:	4601      	mov	r1, r0
 8008324:	d00b      	beq.n	800833e <__lo0bits+0x22>
 8008326:	07da      	lsls	r2, r3, #31
 8008328:	d423      	bmi.n	8008372 <__lo0bits+0x56>
 800832a:	0798      	lsls	r0, r3, #30
 800832c:	bf49      	itett	mi
 800832e:	085b      	lsrmi	r3, r3, #1
 8008330:	089b      	lsrpl	r3, r3, #2
 8008332:	2001      	movmi	r0, #1
 8008334:	600b      	strmi	r3, [r1, #0]
 8008336:	bf5c      	itt	pl
 8008338:	600b      	strpl	r3, [r1, #0]
 800833a:	2002      	movpl	r0, #2
 800833c:	4770      	bx	lr
 800833e:	b298      	uxth	r0, r3
 8008340:	b9a8      	cbnz	r0, 800836e <__lo0bits+0x52>
 8008342:	0c1b      	lsrs	r3, r3, #16
 8008344:	2010      	movs	r0, #16
 8008346:	f013 0fff 	tst.w	r3, #255	; 0xff
 800834a:	bf04      	itt	eq
 800834c:	0a1b      	lsreq	r3, r3, #8
 800834e:	3008      	addeq	r0, #8
 8008350:	071a      	lsls	r2, r3, #28
 8008352:	bf04      	itt	eq
 8008354:	091b      	lsreq	r3, r3, #4
 8008356:	3004      	addeq	r0, #4
 8008358:	079a      	lsls	r2, r3, #30
 800835a:	bf04      	itt	eq
 800835c:	089b      	lsreq	r3, r3, #2
 800835e:	3002      	addeq	r0, #2
 8008360:	07da      	lsls	r2, r3, #31
 8008362:	d402      	bmi.n	800836a <__lo0bits+0x4e>
 8008364:	085b      	lsrs	r3, r3, #1
 8008366:	d006      	beq.n	8008376 <__lo0bits+0x5a>
 8008368:	3001      	adds	r0, #1
 800836a:	600b      	str	r3, [r1, #0]
 800836c:	4770      	bx	lr
 800836e:	4610      	mov	r0, r2
 8008370:	e7e9      	b.n	8008346 <__lo0bits+0x2a>
 8008372:	2000      	movs	r0, #0
 8008374:	4770      	bx	lr
 8008376:	2020      	movs	r0, #32
 8008378:	4770      	bx	lr

0800837a <__i2b>:
 800837a:	b510      	push	{r4, lr}
 800837c:	460c      	mov	r4, r1
 800837e:	2101      	movs	r1, #1
 8008380:	f7ff fee9 	bl	8008156 <_Balloc>
 8008384:	2201      	movs	r2, #1
 8008386:	6144      	str	r4, [r0, #20]
 8008388:	6102      	str	r2, [r0, #16]
 800838a:	bd10      	pop	{r4, pc}

0800838c <__multiply>:
 800838c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008390:	4614      	mov	r4, r2
 8008392:	690a      	ldr	r2, [r1, #16]
 8008394:	6923      	ldr	r3, [r4, #16]
 8008396:	429a      	cmp	r2, r3
 8008398:	bfb8      	it	lt
 800839a:	460b      	movlt	r3, r1
 800839c:	4688      	mov	r8, r1
 800839e:	bfbc      	itt	lt
 80083a0:	46a0      	movlt	r8, r4
 80083a2:	461c      	movlt	r4, r3
 80083a4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80083a8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80083ac:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80083b0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80083b4:	eb07 0609 	add.w	r6, r7, r9
 80083b8:	42b3      	cmp	r3, r6
 80083ba:	bfb8      	it	lt
 80083bc:	3101      	addlt	r1, #1
 80083be:	f7ff feca 	bl	8008156 <_Balloc>
 80083c2:	f100 0514 	add.w	r5, r0, #20
 80083c6:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80083ca:	462b      	mov	r3, r5
 80083cc:	2200      	movs	r2, #0
 80083ce:	4573      	cmp	r3, lr
 80083d0:	d316      	bcc.n	8008400 <__multiply+0x74>
 80083d2:	f104 0214 	add.w	r2, r4, #20
 80083d6:	f108 0114 	add.w	r1, r8, #20
 80083da:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80083de:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80083e2:	9300      	str	r3, [sp, #0]
 80083e4:	9b00      	ldr	r3, [sp, #0]
 80083e6:	9201      	str	r2, [sp, #4]
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d80c      	bhi.n	8008406 <__multiply+0x7a>
 80083ec:	2e00      	cmp	r6, #0
 80083ee:	dd03      	ble.n	80083f8 <__multiply+0x6c>
 80083f0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d05d      	beq.n	80084b4 <__multiply+0x128>
 80083f8:	6106      	str	r6, [r0, #16]
 80083fa:	b003      	add	sp, #12
 80083fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008400:	f843 2b04 	str.w	r2, [r3], #4
 8008404:	e7e3      	b.n	80083ce <__multiply+0x42>
 8008406:	f8b2 b000 	ldrh.w	fp, [r2]
 800840a:	f1bb 0f00 	cmp.w	fp, #0
 800840e:	d023      	beq.n	8008458 <__multiply+0xcc>
 8008410:	4689      	mov	r9, r1
 8008412:	46ac      	mov	ip, r5
 8008414:	f04f 0800 	mov.w	r8, #0
 8008418:	f859 4b04 	ldr.w	r4, [r9], #4
 800841c:	f8dc a000 	ldr.w	sl, [ip]
 8008420:	b2a3      	uxth	r3, r4
 8008422:	fa1f fa8a 	uxth.w	sl, sl
 8008426:	fb0b a303 	mla	r3, fp, r3, sl
 800842a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800842e:	f8dc 4000 	ldr.w	r4, [ip]
 8008432:	4443      	add	r3, r8
 8008434:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008438:	fb0b 840a 	mla	r4, fp, sl, r8
 800843c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008440:	46e2      	mov	sl, ip
 8008442:	b29b      	uxth	r3, r3
 8008444:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008448:	454f      	cmp	r7, r9
 800844a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800844e:	f84a 3b04 	str.w	r3, [sl], #4
 8008452:	d82b      	bhi.n	80084ac <__multiply+0x120>
 8008454:	f8cc 8004 	str.w	r8, [ip, #4]
 8008458:	9b01      	ldr	r3, [sp, #4]
 800845a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800845e:	3204      	adds	r2, #4
 8008460:	f1ba 0f00 	cmp.w	sl, #0
 8008464:	d020      	beq.n	80084a8 <__multiply+0x11c>
 8008466:	682b      	ldr	r3, [r5, #0]
 8008468:	4689      	mov	r9, r1
 800846a:	46a8      	mov	r8, r5
 800846c:	f04f 0b00 	mov.w	fp, #0
 8008470:	f8b9 c000 	ldrh.w	ip, [r9]
 8008474:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008478:	fb0a 440c 	mla	r4, sl, ip, r4
 800847c:	445c      	add	r4, fp
 800847e:	46c4      	mov	ip, r8
 8008480:	b29b      	uxth	r3, r3
 8008482:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008486:	f84c 3b04 	str.w	r3, [ip], #4
 800848a:	f859 3b04 	ldr.w	r3, [r9], #4
 800848e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008492:	0c1b      	lsrs	r3, r3, #16
 8008494:	fb0a b303 	mla	r3, sl, r3, fp
 8008498:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800849c:	454f      	cmp	r7, r9
 800849e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80084a2:	d805      	bhi.n	80084b0 <__multiply+0x124>
 80084a4:	f8c8 3004 	str.w	r3, [r8, #4]
 80084a8:	3504      	adds	r5, #4
 80084aa:	e79b      	b.n	80083e4 <__multiply+0x58>
 80084ac:	46d4      	mov	ip, sl
 80084ae:	e7b3      	b.n	8008418 <__multiply+0x8c>
 80084b0:	46e0      	mov	r8, ip
 80084b2:	e7dd      	b.n	8008470 <__multiply+0xe4>
 80084b4:	3e01      	subs	r6, #1
 80084b6:	e799      	b.n	80083ec <__multiply+0x60>

080084b8 <__pow5mult>:
 80084b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084bc:	4615      	mov	r5, r2
 80084be:	f012 0203 	ands.w	r2, r2, #3
 80084c2:	4606      	mov	r6, r0
 80084c4:	460f      	mov	r7, r1
 80084c6:	d007      	beq.n	80084d8 <__pow5mult+0x20>
 80084c8:	3a01      	subs	r2, #1
 80084ca:	4c21      	ldr	r4, [pc, #132]	; (8008550 <__pow5mult+0x98>)
 80084cc:	2300      	movs	r3, #0
 80084ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80084d2:	f7ff fe8b 	bl	80081ec <__multadd>
 80084d6:	4607      	mov	r7, r0
 80084d8:	10ad      	asrs	r5, r5, #2
 80084da:	d035      	beq.n	8008548 <__pow5mult+0x90>
 80084dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80084de:	b93c      	cbnz	r4, 80084f0 <__pow5mult+0x38>
 80084e0:	2010      	movs	r0, #16
 80084e2:	f7ff fe13 	bl	800810c <malloc>
 80084e6:	6270      	str	r0, [r6, #36]	; 0x24
 80084e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80084ec:	6004      	str	r4, [r0, #0]
 80084ee:	60c4      	str	r4, [r0, #12]
 80084f0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80084f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80084f8:	b94c      	cbnz	r4, 800850e <__pow5mult+0x56>
 80084fa:	f240 2171 	movw	r1, #625	; 0x271
 80084fe:	4630      	mov	r0, r6
 8008500:	f7ff ff3b 	bl	800837a <__i2b>
 8008504:	2300      	movs	r3, #0
 8008506:	f8c8 0008 	str.w	r0, [r8, #8]
 800850a:	4604      	mov	r4, r0
 800850c:	6003      	str	r3, [r0, #0]
 800850e:	f04f 0800 	mov.w	r8, #0
 8008512:	07eb      	lsls	r3, r5, #31
 8008514:	d50a      	bpl.n	800852c <__pow5mult+0x74>
 8008516:	4639      	mov	r1, r7
 8008518:	4622      	mov	r2, r4
 800851a:	4630      	mov	r0, r6
 800851c:	f7ff ff36 	bl	800838c <__multiply>
 8008520:	4639      	mov	r1, r7
 8008522:	4681      	mov	r9, r0
 8008524:	4630      	mov	r0, r6
 8008526:	f7ff fe4a 	bl	80081be <_Bfree>
 800852a:	464f      	mov	r7, r9
 800852c:	106d      	asrs	r5, r5, #1
 800852e:	d00b      	beq.n	8008548 <__pow5mult+0x90>
 8008530:	6820      	ldr	r0, [r4, #0]
 8008532:	b938      	cbnz	r0, 8008544 <__pow5mult+0x8c>
 8008534:	4622      	mov	r2, r4
 8008536:	4621      	mov	r1, r4
 8008538:	4630      	mov	r0, r6
 800853a:	f7ff ff27 	bl	800838c <__multiply>
 800853e:	6020      	str	r0, [r4, #0]
 8008540:	f8c0 8000 	str.w	r8, [r0]
 8008544:	4604      	mov	r4, r0
 8008546:	e7e4      	b.n	8008512 <__pow5mult+0x5a>
 8008548:	4638      	mov	r0, r7
 800854a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800854e:	bf00      	nop
 8008550:	08009a40 	.word	0x08009a40

08008554 <__lshift>:
 8008554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008558:	460c      	mov	r4, r1
 800855a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800855e:	6923      	ldr	r3, [r4, #16]
 8008560:	6849      	ldr	r1, [r1, #4]
 8008562:	eb0a 0903 	add.w	r9, sl, r3
 8008566:	68a3      	ldr	r3, [r4, #8]
 8008568:	4607      	mov	r7, r0
 800856a:	4616      	mov	r6, r2
 800856c:	f109 0501 	add.w	r5, r9, #1
 8008570:	42ab      	cmp	r3, r5
 8008572:	db32      	blt.n	80085da <__lshift+0x86>
 8008574:	4638      	mov	r0, r7
 8008576:	f7ff fdee 	bl	8008156 <_Balloc>
 800857a:	2300      	movs	r3, #0
 800857c:	4680      	mov	r8, r0
 800857e:	f100 0114 	add.w	r1, r0, #20
 8008582:	461a      	mov	r2, r3
 8008584:	4553      	cmp	r3, sl
 8008586:	db2b      	blt.n	80085e0 <__lshift+0x8c>
 8008588:	6920      	ldr	r0, [r4, #16]
 800858a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800858e:	f104 0314 	add.w	r3, r4, #20
 8008592:	f016 021f 	ands.w	r2, r6, #31
 8008596:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800859a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800859e:	d025      	beq.n	80085ec <__lshift+0x98>
 80085a0:	f1c2 0e20 	rsb	lr, r2, #32
 80085a4:	2000      	movs	r0, #0
 80085a6:	681e      	ldr	r6, [r3, #0]
 80085a8:	468a      	mov	sl, r1
 80085aa:	4096      	lsls	r6, r2
 80085ac:	4330      	orrs	r0, r6
 80085ae:	f84a 0b04 	str.w	r0, [sl], #4
 80085b2:	f853 0b04 	ldr.w	r0, [r3], #4
 80085b6:	459c      	cmp	ip, r3
 80085b8:	fa20 f00e 	lsr.w	r0, r0, lr
 80085bc:	d814      	bhi.n	80085e8 <__lshift+0x94>
 80085be:	6048      	str	r0, [r1, #4]
 80085c0:	b108      	cbz	r0, 80085c6 <__lshift+0x72>
 80085c2:	f109 0502 	add.w	r5, r9, #2
 80085c6:	3d01      	subs	r5, #1
 80085c8:	4638      	mov	r0, r7
 80085ca:	f8c8 5010 	str.w	r5, [r8, #16]
 80085ce:	4621      	mov	r1, r4
 80085d0:	f7ff fdf5 	bl	80081be <_Bfree>
 80085d4:	4640      	mov	r0, r8
 80085d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085da:	3101      	adds	r1, #1
 80085dc:	005b      	lsls	r3, r3, #1
 80085de:	e7c7      	b.n	8008570 <__lshift+0x1c>
 80085e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80085e4:	3301      	adds	r3, #1
 80085e6:	e7cd      	b.n	8008584 <__lshift+0x30>
 80085e8:	4651      	mov	r1, sl
 80085ea:	e7dc      	b.n	80085a6 <__lshift+0x52>
 80085ec:	3904      	subs	r1, #4
 80085ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80085f2:	f841 2f04 	str.w	r2, [r1, #4]!
 80085f6:	459c      	cmp	ip, r3
 80085f8:	d8f9      	bhi.n	80085ee <__lshift+0x9a>
 80085fa:	e7e4      	b.n	80085c6 <__lshift+0x72>

080085fc <__mcmp>:
 80085fc:	6903      	ldr	r3, [r0, #16]
 80085fe:	690a      	ldr	r2, [r1, #16]
 8008600:	1a9b      	subs	r3, r3, r2
 8008602:	b530      	push	{r4, r5, lr}
 8008604:	d10c      	bne.n	8008620 <__mcmp+0x24>
 8008606:	0092      	lsls	r2, r2, #2
 8008608:	3014      	adds	r0, #20
 800860a:	3114      	adds	r1, #20
 800860c:	1884      	adds	r4, r0, r2
 800860e:	4411      	add	r1, r2
 8008610:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008614:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008618:	4295      	cmp	r5, r2
 800861a:	d003      	beq.n	8008624 <__mcmp+0x28>
 800861c:	d305      	bcc.n	800862a <__mcmp+0x2e>
 800861e:	2301      	movs	r3, #1
 8008620:	4618      	mov	r0, r3
 8008622:	bd30      	pop	{r4, r5, pc}
 8008624:	42a0      	cmp	r0, r4
 8008626:	d3f3      	bcc.n	8008610 <__mcmp+0x14>
 8008628:	e7fa      	b.n	8008620 <__mcmp+0x24>
 800862a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800862e:	e7f7      	b.n	8008620 <__mcmp+0x24>

08008630 <__mdiff>:
 8008630:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008634:	460d      	mov	r5, r1
 8008636:	4607      	mov	r7, r0
 8008638:	4611      	mov	r1, r2
 800863a:	4628      	mov	r0, r5
 800863c:	4614      	mov	r4, r2
 800863e:	f7ff ffdd 	bl	80085fc <__mcmp>
 8008642:	1e06      	subs	r6, r0, #0
 8008644:	d108      	bne.n	8008658 <__mdiff+0x28>
 8008646:	4631      	mov	r1, r6
 8008648:	4638      	mov	r0, r7
 800864a:	f7ff fd84 	bl	8008156 <_Balloc>
 800864e:	2301      	movs	r3, #1
 8008650:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008654:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008658:	bfa4      	itt	ge
 800865a:	4623      	movge	r3, r4
 800865c:	462c      	movge	r4, r5
 800865e:	4638      	mov	r0, r7
 8008660:	6861      	ldr	r1, [r4, #4]
 8008662:	bfa6      	itte	ge
 8008664:	461d      	movge	r5, r3
 8008666:	2600      	movge	r6, #0
 8008668:	2601      	movlt	r6, #1
 800866a:	f7ff fd74 	bl	8008156 <_Balloc>
 800866e:	692b      	ldr	r3, [r5, #16]
 8008670:	60c6      	str	r6, [r0, #12]
 8008672:	6926      	ldr	r6, [r4, #16]
 8008674:	f105 0914 	add.w	r9, r5, #20
 8008678:	f104 0214 	add.w	r2, r4, #20
 800867c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008680:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008684:	f100 0514 	add.w	r5, r0, #20
 8008688:	f04f 0e00 	mov.w	lr, #0
 800868c:	f852 ab04 	ldr.w	sl, [r2], #4
 8008690:	f859 4b04 	ldr.w	r4, [r9], #4
 8008694:	fa1e f18a 	uxtah	r1, lr, sl
 8008698:	b2a3      	uxth	r3, r4
 800869a:	1ac9      	subs	r1, r1, r3
 800869c:	0c23      	lsrs	r3, r4, #16
 800869e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80086a2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80086a6:	b289      	uxth	r1, r1
 80086a8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80086ac:	45c8      	cmp	r8, r9
 80086ae:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80086b2:	4694      	mov	ip, r2
 80086b4:	f845 3b04 	str.w	r3, [r5], #4
 80086b8:	d8e8      	bhi.n	800868c <__mdiff+0x5c>
 80086ba:	45bc      	cmp	ip, r7
 80086bc:	d304      	bcc.n	80086c8 <__mdiff+0x98>
 80086be:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80086c2:	b183      	cbz	r3, 80086e6 <__mdiff+0xb6>
 80086c4:	6106      	str	r6, [r0, #16]
 80086c6:	e7c5      	b.n	8008654 <__mdiff+0x24>
 80086c8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80086cc:	fa1e f381 	uxtah	r3, lr, r1
 80086d0:	141a      	asrs	r2, r3, #16
 80086d2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80086dc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80086e0:	f845 3b04 	str.w	r3, [r5], #4
 80086e4:	e7e9      	b.n	80086ba <__mdiff+0x8a>
 80086e6:	3e01      	subs	r6, #1
 80086e8:	e7e9      	b.n	80086be <__mdiff+0x8e>
	...

080086ec <__ulp>:
 80086ec:	4b12      	ldr	r3, [pc, #72]	; (8008738 <__ulp+0x4c>)
 80086ee:	ee10 2a90 	vmov	r2, s1
 80086f2:	401a      	ands	r2, r3
 80086f4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	dd04      	ble.n	8008706 <__ulp+0x1a>
 80086fc:	2000      	movs	r0, #0
 80086fe:	4619      	mov	r1, r3
 8008700:	ec41 0b10 	vmov	d0, r0, r1
 8008704:	4770      	bx	lr
 8008706:	425b      	negs	r3, r3
 8008708:	151b      	asrs	r3, r3, #20
 800870a:	2b13      	cmp	r3, #19
 800870c:	f04f 0000 	mov.w	r0, #0
 8008710:	f04f 0100 	mov.w	r1, #0
 8008714:	dc04      	bgt.n	8008720 <__ulp+0x34>
 8008716:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800871a:	fa42 f103 	asr.w	r1, r2, r3
 800871e:	e7ef      	b.n	8008700 <__ulp+0x14>
 8008720:	3b14      	subs	r3, #20
 8008722:	2b1e      	cmp	r3, #30
 8008724:	f04f 0201 	mov.w	r2, #1
 8008728:	bfda      	itte	le
 800872a:	f1c3 031f 	rsble	r3, r3, #31
 800872e:	fa02 f303 	lslle.w	r3, r2, r3
 8008732:	4613      	movgt	r3, r2
 8008734:	4618      	mov	r0, r3
 8008736:	e7e3      	b.n	8008700 <__ulp+0x14>
 8008738:	7ff00000 	.word	0x7ff00000

0800873c <__b2d>:
 800873c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800873e:	6905      	ldr	r5, [r0, #16]
 8008740:	f100 0714 	add.w	r7, r0, #20
 8008744:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008748:	1f2e      	subs	r6, r5, #4
 800874a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800874e:	4620      	mov	r0, r4
 8008750:	f7ff fdc5 	bl	80082de <__hi0bits>
 8008754:	f1c0 0320 	rsb	r3, r0, #32
 8008758:	280a      	cmp	r0, #10
 800875a:	600b      	str	r3, [r1, #0]
 800875c:	f8df c074 	ldr.w	ip, [pc, #116]	; 80087d4 <__b2d+0x98>
 8008760:	dc14      	bgt.n	800878c <__b2d+0x50>
 8008762:	f1c0 0e0b 	rsb	lr, r0, #11
 8008766:	fa24 f10e 	lsr.w	r1, r4, lr
 800876a:	42b7      	cmp	r7, r6
 800876c:	ea41 030c 	orr.w	r3, r1, ip
 8008770:	bf34      	ite	cc
 8008772:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008776:	2100      	movcs	r1, #0
 8008778:	3015      	adds	r0, #21
 800877a:	fa04 f000 	lsl.w	r0, r4, r0
 800877e:	fa21 f10e 	lsr.w	r1, r1, lr
 8008782:	ea40 0201 	orr.w	r2, r0, r1
 8008786:	ec43 2b10 	vmov	d0, r2, r3
 800878a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800878c:	42b7      	cmp	r7, r6
 800878e:	bf3a      	itte	cc
 8008790:	f1a5 0608 	subcc.w	r6, r5, #8
 8008794:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008798:	2100      	movcs	r1, #0
 800879a:	380b      	subs	r0, #11
 800879c:	d015      	beq.n	80087ca <__b2d+0x8e>
 800879e:	4084      	lsls	r4, r0
 80087a0:	f1c0 0520 	rsb	r5, r0, #32
 80087a4:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80087a8:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80087ac:	42be      	cmp	r6, r7
 80087ae:	fa21 fc05 	lsr.w	ip, r1, r5
 80087b2:	ea44 030c 	orr.w	r3, r4, ip
 80087b6:	bf8c      	ite	hi
 80087b8:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80087bc:	2400      	movls	r4, #0
 80087be:	fa01 f000 	lsl.w	r0, r1, r0
 80087c2:	40ec      	lsrs	r4, r5
 80087c4:	ea40 0204 	orr.w	r2, r0, r4
 80087c8:	e7dd      	b.n	8008786 <__b2d+0x4a>
 80087ca:	ea44 030c 	orr.w	r3, r4, ip
 80087ce:	460a      	mov	r2, r1
 80087d0:	e7d9      	b.n	8008786 <__b2d+0x4a>
 80087d2:	bf00      	nop
 80087d4:	3ff00000 	.word	0x3ff00000

080087d8 <__d2b>:
 80087d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80087dc:	460e      	mov	r6, r1
 80087de:	2101      	movs	r1, #1
 80087e0:	ec59 8b10 	vmov	r8, r9, d0
 80087e4:	4615      	mov	r5, r2
 80087e6:	f7ff fcb6 	bl	8008156 <_Balloc>
 80087ea:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80087ee:	4607      	mov	r7, r0
 80087f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80087f4:	bb34      	cbnz	r4, 8008844 <__d2b+0x6c>
 80087f6:	9301      	str	r3, [sp, #4]
 80087f8:	f1b8 0300 	subs.w	r3, r8, #0
 80087fc:	d027      	beq.n	800884e <__d2b+0x76>
 80087fe:	a802      	add	r0, sp, #8
 8008800:	f840 3d08 	str.w	r3, [r0, #-8]!
 8008804:	f7ff fd8a 	bl	800831c <__lo0bits>
 8008808:	9900      	ldr	r1, [sp, #0]
 800880a:	b1f0      	cbz	r0, 800884a <__d2b+0x72>
 800880c:	9a01      	ldr	r2, [sp, #4]
 800880e:	f1c0 0320 	rsb	r3, r0, #32
 8008812:	fa02 f303 	lsl.w	r3, r2, r3
 8008816:	430b      	orrs	r3, r1
 8008818:	40c2      	lsrs	r2, r0
 800881a:	617b      	str	r3, [r7, #20]
 800881c:	9201      	str	r2, [sp, #4]
 800881e:	9b01      	ldr	r3, [sp, #4]
 8008820:	61bb      	str	r3, [r7, #24]
 8008822:	2b00      	cmp	r3, #0
 8008824:	bf14      	ite	ne
 8008826:	2102      	movne	r1, #2
 8008828:	2101      	moveq	r1, #1
 800882a:	6139      	str	r1, [r7, #16]
 800882c:	b1c4      	cbz	r4, 8008860 <__d2b+0x88>
 800882e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008832:	4404      	add	r4, r0
 8008834:	6034      	str	r4, [r6, #0]
 8008836:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800883a:	6028      	str	r0, [r5, #0]
 800883c:	4638      	mov	r0, r7
 800883e:	b003      	add	sp, #12
 8008840:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008844:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008848:	e7d5      	b.n	80087f6 <__d2b+0x1e>
 800884a:	6179      	str	r1, [r7, #20]
 800884c:	e7e7      	b.n	800881e <__d2b+0x46>
 800884e:	a801      	add	r0, sp, #4
 8008850:	f7ff fd64 	bl	800831c <__lo0bits>
 8008854:	9b01      	ldr	r3, [sp, #4]
 8008856:	617b      	str	r3, [r7, #20]
 8008858:	2101      	movs	r1, #1
 800885a:	6139      	str	r1, [r7, #16]
 800885c:	3020      	adds	r0, #32
 800885e:	e7e5      	b.n	800882c <__d2b+0x54>
 8008860:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008864:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008868:	6030      	str	r0, [r6, #0]
 800886a:	6918      	ldr	r0, [r3, #16]
 800886c:	f7ff fd37 	bl	80082de <__hi0bits>
 8008870:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008874:	e7e1      	b.n	800883a <__d2b+0x62>

08008876 <__ratio>:
 8008876:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800887a:	4688      	mov	r8, r1
 800887c:	4669      	mov	r1, sp
 800887e:	4681      	mov	r9, r0
 8008880:	f7ff ff5c 	bl	800873c <__b2d>
 8008884:	a901      	add	r1, sp, #4
 8008886:	4640      	mov	r0, r8
 8008888:	ec57 6b10 	vmov	r6, r7, d0
 800888c:	f7ff ff56 	bl	800873c <__b2d>
 8008890:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008894:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008898:	eba3 0c02 	sub.w	ip, r3, r2
 800889c:	e9dd 3200 	ldrd	r3, r2, [sp]
 80088a0:	1a9b      	subs	r3, r3, r2
 80088a2:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80088a6:	ec5b ab10 	vmov	sl, fp, d0
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	bfce      	itee	gt
 80088ae:	463a      	movgt	r2, r7
 80088b0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80088b4:	465a      	movle	r2, fp
 80088b6:	4659      	mov	r1, fp
 80088b8:	463d      	mov	r5, r7
 80088ba:	bfd4      	ite	le
 80088bc:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80088c0:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80088c4:	4630      	mov	r0, r6
 80088c6:	ee10 2a10 	vmov	r2, s0
 80088ca:	460b      	mov	r3, r1
 80088cc:	4629      	mov	r1, r5
 80088ce:	f7f7 ffbd 	bl	800084c <__aeabi_ddiv>
 80088d2:	ec41 0b10 	vmov	d0, r0, r1
 80088d6:	b003      	add	sp, #12
 80088d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080088dc <__copybits>:
 80088dc:	3901      	subs	r1, #1
 80088de:	b510      	push	{r4, lr}
 80088e0:	1149      	asrs	r1, r1, #5
 80088e2:	6914      	ldr	r4, [r2, #16]
 80088e4:	3101      	adds	r1, #1
 80088e6:	f102 0314 	add.w	r3, r2, #20
 80088ea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80088ee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80088f2:	42a3      	cmp	r3, r4
 80088f4:	4602      	mov	r2, r0
 80088f6:	d303      	bcc.n	8008900 <__copybits+0x24>
 80088f8:	2300      	movs	r3, #0
 80088fa:	428a      	cmp	r2, r1
 80088fc:	d305      	bcc.n	800890a <__copybits+0x2e>
 80088fe:	bd10      	pop	{r4, pc}
 8008900:	f853 2b04 	ldr.w	r2, [r3], #4
 8008904:	f840 2b04 	str.w	r2, [r0], #4
 8008908:	e7f3      	b.n	80088f2 <__copybits+0x16>
 800890a:	f842 3b04 	str.w	r3, [r2], #4
 800890e:	e7f4      	b.n	80088fa <__copybits+0x1e>

08008910 <__any_on>:
 8008910:	f100 0214 	add.w	r2, r0, #20
 8008914:	6900      	ldr	r0, [r0, #16]
 8008916:	114b      	asrs	r3, r1, #5
 8008918:	4298      	cmp	r0, r3
 800891a:	b510      	push	{r4, lr}
 800891c:	db11      	blt.n	8008942 <__any_on+0x32>
 800891e:	dd0a      	ble.n	8008936 <__any_on+0x26>
 8008920:	f011 011f 	ands.w	r1, r1, #31
 8008924:	d007      	beq.n	8008936 <__any_on+0x26>
 8008926:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800892a:	fa24 f001 	lsr.w	r0, r4, r1
 800892e:	fa00 f101 	lsl.w	r1, r0, r1
 8008932:	428c      	cmp	r4, r1
 8008934:	d10b      	bne.n	800894e <__any_on+0x3e>
 8008936:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800893a:	4293      	cmp	r3, r2
 800893c:	d803      	bhi.n	8008946 <__any_on+0x36>
 800893e:	2000      	movs	r0, #0
 8008940:	bd10      	pop	{r4, pc}
 8008942:	4603      	mov	r3, r0
 8008944:	e7f7      	b.n	8008936 <__any_on+0x26>
 8008946:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800894a:	2900      	cmp	r1, #0
 800894c:	d0f5      	beq.n	800893a <__any_on+0x2a>
 800894e:	2001      	movs	r0, #1
 8008950:	e7f6      	b.n	8008940 <__any_on+0x30>

08008952 <_calloc_r>:
 8008952:	b538      	push	{r3, r4, r5, lr}
 8008954:	fb02 f401 	mul.w	r4, r2, r1
 8008958:	4621      	mov	r1, r4
 800895a:	f000 f857 	bl	8008a0c <_malloc_r>
 800895e:	4605      	mov	r5, r0
 8008960:	b118      	cbz	r0, 800896a <_calloc_r+0x18>
 8008962:	4622      	mov	r2, r4
 8008964:	2100      	movs	r1, #0
 8008966:	f7fc fd37 	bl	80053d8 <memset>
 800896a:	4628      	mov	r0, r5
 800896c:	bd38      	pop	{r3, r4, r5, pc}
	...

08008970 <_free_r>:
 8008970:	b538      	push	{r3, r4, r5, lr}
 8008972:	4605      	mov	r5, r0
 8008974:	2900      	cmp	r1, #0
 8008976:	d045      	beq.n	8008a04 <_free_r+0x94>
 8008978:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800897c:	1f0c      	subs	r4, r1, #4
 800897e:	2b00      	cmp	r3, #0
 8008980:	bfb8      	it	lt
 8008982:	18e4      	addlt	r4, r4, r3
 8008984:	f000 fa36 	bl	8008df4 <__malloc_lock>
 8008988:	4a1f      	ldr	r2, [pc, #124]	; (8008a08 <_free_r+0x98>)
 800898a:	6813      	ldr	r3, [r2, #0]
 800898c:	4610      	mov	r0, r2
 800898e:	b933      	cbnz	r3, 800899e <_free_r+0x2e>
 8008990:	6063      	str	r3, [r4, #4]
 8008992:	6014      	str	r4, [r2, #0]
 8008994:	4628      	mov	r0, r5
 8008996:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800899a:	f000 ba2c 	b.w	8008df6 <__malloc_unlock>
 800899e:	42a3      	cmp	r3, r4
 80089a0:	d90c      	bls.n	80089bc <_free_r+0x4c>
 80089a2:	6821      	ldr	r1, [r4, #0]
 80089a4:	1862      	adds	r2, r4, r1
 80089a6:	4293      	cmp	r3, r2
 80089a8:	bf04      	itt	eq
 80089aa:	681a      	ldreq	r2, [r3, #0]
 80089ac:	685b      	ldreq	r3, [r3, #4]
 80089ae:	6063      	str	r3, [r4, #4]
 80089b0:	bf04      	itt	eq
 80089b2:	1852      	addeq	r2, r2, r1
 80089b4:	6022      	streq	r2, [r4, #0]
 80089b6:	6004      	str	r4, [r0, #0]
 80089b8:	e7ec      	b.n	8008994 <_free_r+0x24>
 80089ba:	4613      	mov	r3, r2
 80089bc:	685a      	ldr	r2, [r3, #4]
 80089be:	b10a      	cbz	r2, 80089c4 <_free_r+0x54>
 80089c0:	42a2      	cmp	r2, r4
 80089c2:	d9fa      	bls.n	80089ba <_free_r+0x4a>
 80089c4:	6819      	ldr	r1, [r3, #0]
 80089c6:	1858      	adds	r0, r3, r1
 80089c8:	42a0      	cmp	r0, r4
 80089ca:	d10b      	bne.n	80089e4 <_free_r+0x74>
 80089cc:	6820      	ldr	r0, [r4, #0]
 80089ce:	4401      	add	r1, r0
 80089d0:	1858      	adds	r0, r3, r1
 80089d2:	4282      	cmp	r2, r0
 80089d4:	6019      	str	r1, [r3, #0]
 80089d6:	d1dd      	bne.n	8008994 <_free_r+0x24>
 80089d8:	6810      	ldr	r0, [r2, #0]
 80089da:	6852      	ldr	r2, [r2, #4]
 80089dc:	605a      	str	r2, [r3, #4]
 80089de:	4401      	add	r1, r0
 80089e0:	6019      	str	r1, [r3, #0]
 80089e2:	e7d7      	b.n	8008994 <_free_r+0x24>
 80089e4:	d902      	bls.n	80089ec <_free_r+0x7c>
 80089e6:	230c      	movs	r3, #12
 80089e8:	602b      	str	r3, [r5, #0]
 80089ea:	e7d3      	b.n	8008994 <_free_r+0x24>
 80089ec:	6820      	ldr	r0, [r4, #0]
 80089ee:	1821      	adds	r1, r4, r0
 80089f0:	428a      	cmp	r2, r1
 80089f2:	bf04      	itt	eq
 80089f4:	6811      	ldreq	r1, [r2, #0]
 80089f6:	6852      	ldreq	r2, [r2, #4]
 80089f8:	6062      	str	r2, [r4, #4]
 80089fa:	bf04      	itt	eq
 80089fc:	1809      	addeq	r1, r1, r0
 80089fe:	6021      	streq	r1, [r4, #0]
 8008a00:	605c      	str	r4, [r3, #4]
 8008a02:	e7c7      	b.n	8008994 <_free_r+0x24>
 8008a04:	bd38      	pop	{r3, r4, r5, pc}
 8008a06:	bf00      	nop
 8008a08:	2000023c 	.word	0x2000023c

08008a0c <_malloc_r>:
 8008a0c:	b570      	push	{r4, r5, r6, lr}
 8008a0e:	1ccd      	adds	r5, r1, #3
 8008a10:	f025 0503 	bic.w	r5, r5, #3
 8008a14:	3508      	adds	r5, #8
 8008a16:	2d0c      	cmp	r5, #12
 8008a18:	bf38      	it	cc
 8008a1a:	250c      	movcc	r5, #12
 8008a1c:	2d00      	cmp	r5, #0
 8008a1e:	4606      	mov	r6, r0
 8008a20:	db01      	blt.n	8008a26 <_malloc_r+0x1a>
 8008a22:	42a9      	cmp	r1, r5
 8008a24:	d903      	bls.n	8008a2e <_malloc_r+0x22>
 8008a26:	230c      	movs	r3, #12
 8008a28:	6033      	str	r3, [r6, #0]
 8008a2a:	2000      	movs	r0, #0
 8008a2c:	bd70      	pop	{r4, r5, r6, pc}
 8008a2e:	f000 f9e1 	bl	8008df4 <__malloc_lock>
 8008a32:	4a21      	ldr	r2, [pc, #132]	; (8008ab8 <_malloc_r+0xac>)
 8008a34:	6814      	ldr	r4, [r2, #0]
 8008a36:	4621      	mov	r1, r4
 8008a38:	b991      	cbnz	r1, 8008a60 <_malloc_r+0x54>
 8008a3a:	4c20      	ldr	r4, [pc, #128]	; (8008abc <_malloc_r+0xb0>)
 8008a3c:	6823      	ldr	r3, [r4, #0]
 8008a3e:	b91b      	cbnz	r3, 8008a48 <_malloc_r+0x3c>
 8008a40:	4630      	mov	r0, r6
 8008a42:	f000 f98f 	bl	8008d64 <_sbrk_r>
 8008a46:	6020      	str	r0, [r4, #0]
 8008a48:	4629      	mov	r1, r5
 8008a4a:	4630      	mov	r0, r6
 8008a4c:	f000 f98a 	bl	8008d64 <_sbrk_r>
 8008a50:	1c43      	adds	r3, r0, #1
 8008a52:	d124      	bne.n	8008a9e <_malloc_r+0x92>
 8008a54:	230c      	movs	r3, #12
 8008a56:	6033      	str	r3, [r6, #0]
 8008a58:	4630      	mov	r0, r6
 8008a5a:	f000 f9cc 	bl	8008df6 <__malloc_unlock>
 8008a5e:	e7e4      	b.n	8008a2a <_malloc_r+0x1e>
 8008a60:	680b      	ldr	r3, [r1, #0]
 8008a62:	1b5b      	subs	r3, r3, r5
 8008a64:	d418      	bmi.n	8008a98 <_malloc_r+0x8c>
 8008a66:	2b0b      	cmp	r3, #11
 8008a68:	d90f      	bls.n	8008a8a <_malloc_r+0x7e>
 8008a6a:	600b      	str	r3, [r1, #0]
 8008a6c:	50cd      	str	r5, [r1, r3]
 8008a6e:	18cc      	adds	r4, r1, r3
 8008a70:	4630      	mov	r0, r6
 8008a72:	f000 f9c0 	bl	8008df6 <__malloc_unlock>
 8008a76:	f104 000b 	add.w	r0, r4, #11
 8008a7a:	1d23      	adds	r3, r4, #4
 8008a7c:	f020 0007 	bic.w	r0, r0, #7
 8008a80:	1ac3      	subs	r3, r0, r3
 8008a82:	d0d3      	beq.n	8008a2c <_malloc_r+0x20>
 8008a84:	425a      	negs	r2, r3
 8008a86:	50e2      	str	r2, [r4, r3]
 8008a88:	e7d0      	b.n	8008a2c <_malloc_r+0x20>
 8008a8a:	428c      	cmp	r4, r1
 8008a8c:	684b      	ldr	r3, [r1, #4]
 8008a8e:	bf16      	itet	ne
 8008a90:	6063      	strne	r3, [r4, #4]
 8008a92:	6013      	streq	r3, [r2, #0]
 8008a94:	460c      	movne	r4, r1
 8008a96:	e7eb      	b.n	8008a70 <_malloc_r+0x64>
 8008a98:	460c      	mov	r4, r1
 8008a9a:	6849      	ldr	r1, [r1, #4]
 8008a9c:	e7cc      	b.n	8008a38 <_malloc_r+0x2c>
 8008a9e:	1cc4      	adds	r4, r0, #3
 8008aa0:	f024 0403 	bic.w	r4, r4, #3
 8008aa4:	42a0      	cmp	r0, r4
 8008aa6:	d005      	beq.n	8008ab4 <_malloc_r+0xa8>
 8008aa8:	1a21      	subs	r1, r4, r0
 8008aaa:	4630      	mov	r0, r6
 8008aac:	f000 f95a 	bl	8008d64 <_sbrk_r>
 8008ab0:	3001      	adds	r0, #1
 8008ab2:	d0cf      	beq.n	8008a54 <_malloc_r+0x48>
 8008ab4:	6025      	str	r5, [r4, #0]
 8008ab6:	e7db      	b.n	8008a70 <_malloc_r+0x64>
 8008ab8:	2000023c 	.word	0x2000023c
 8008abc:	20000240 	.word	0x20000240

08008ac0 <__ssputs_r>:
 8008ac0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ac4:	688e      	ldr	r6, [r1, #8]
 8008ac6:	429e      	cmp	r6, r3
 8008ac8:	4682      	mov	sl, r0
 8008aca:	460c      	mov	r4, r1
 8008acc:	4690      	mov	r8, r2
 8008ace:	4699      	mov	r9, r3
 8008ad0:	d837      	bhi.n	8008b42 <__ssputs_r+0x82>
 8008ad2:	898a      	ldrh	r2, [r1, #12]
 8008ad4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008ad8:	d031      	beq.n	8008b3e <__ssputs_r+0x7e>
 8008ada:	6825      	ldr	r5, [r4, #0]
 8008adc:	6909      	ldr	r1, [r1, #16]
 8008ade:	1a6f      	subs	r7, r5, r1
 8008ae0:	6965      	ldr	r5, [r4, #20]
 8008ae2:	2302      	movs	r3, #2
 8008ae4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ae8:	fb95 f5f3 	sdiv	r5, r5, r3
 8008aec:	f109 0301 	add.w	r3, r9, #1
 8008af0:	443b      	add	r3, r7
 8008af2:	429d      	cmp	r5, r3
 8008af4:	bf38      	it	cc
 8008af6:	461d      	movcc	r5, r3
 8008af8:	0553      	lsls	r3, r2, #21
 8008afa:	d530      	bpl.n	8008b5e <__ssputs_r+0x9e>
 8008afc:	4629      	mov	r1, r5
 8008afe:	f7ff ff85 	bl	8008a0c <_malloc_r>
 8008b02:	4606      	mov	r6, r0
 8008b04:	b950      	cbnz	r0, 8008b1c <__ssputs_r+0x5c>
 8008b06:	230c      	movs	r3, #12
 8008b08:	f8ca 3000 	str.w	r3, [sl]
 8008b0c:	89a3      	ldrh	r3, [r4, #12]
 8008b0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b12:	81a3      	strh	r3, [r4, #12]
 8008b14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008b18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b1c:	463a      	mov	r2, r7
 8008b1e:	6921      	ldr	r1, [r4, #16]
 8008b20:	f7ff fb0e 	bl	8008140 <memcpy>
 8008b24:	89a3      	ldrh	r3, [r4, #12]
 8008b26:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008b2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b2e:	81a3      	strh	r3, [r4, #12]
 8008b30:	6126      	str	r6, [r4, #16]
 8008b32:	6165      	str	r5, [r4, #20]
 8008b34:	443e      	add	r6, r7
 8008b36:	1bed      	subs	r5, r5, r7
 8008b38:	6026      	str	r6, [r4, #0]
 8008b3a:	60a5      	str	r5, [r4, #8]
 8008b3c:	464e      	mov	r6, r9
 8008b3e:	454e      	cmp	r6, r9
 8008b40:	d900      	bls.n	8008b44 <__ssputs_r+0x84>
 8008b42:	464e      	mov	r6, r9
 8008b44:	4632      	mov	r2, r6
 8008b46:	4641      	mov	r1, r8
 8008b48:	6820      	ldr	r0, [r4, #0]
 8008b4a:	f000 f93a 	bl	8008dc2 <memmove>
 8008b4e:	68a3      	ldr	r3, [r4, #8]
 8008b50:	1b9b      	subs	r3, r3, r6
 8008b52:	60a3      	str	r3, [r4, #8]
 8008b54:	6823      	ldr	r3, [r4, #0]
 8008b56:	441e      	add	r6, r3
 8008b58:	6026      	str	r6, [r4, #0]
 8008b5a:	2000      	movs	r0, #0
 8008b5c:	e7dc      	b.n	8008b18 <__ssputs_r+0x58>
 8008b5e:	462a      	mov	r2, r5
 8008b60:	f000 f94a 	bl	8008df8 <_realloc_r>
 8008b64:	4606      	mov	r6, r0
 8008b66:	2800      	cmp	r0, #0
 8008b68:	d1e2      	bne.n	8008b30 <__ssputs_r+0x70>
 8008b6a:	6921      	ldr	r1, [r4, #16]
 8008b6c:	4650      	mov	r0, sl
 8008b6e:	f7ff feff 	bl	8008970 <_free_r>
 8008b72:	e7c8      	b.n	8008b06 <__ssputs_r+0x46>

08008b74 <_svfiprintf_r>:
 8008b74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b78:	461d      	mov	r5, r3
 8008b7a:	898b      	ldrh	r3, [r1, #12]
 8008b7c:	061f      	lsls	r7, r3, #24
 8008b7e:	b09d      	sub	sp, #116	; 0x74
 8008b80:	4680      	mov	r8, r0
 8008b82:	460c      	mov	r4, r1
 8008b84:	4616      	mov	r6, r2
 8008b86:	d50f      	bpl.n	8008ba8 <_svfiprintf_r+0x34>
 8008b88:	690b      	ldr	r3, [r1, #16]
 8008b8a:	b96b      	cbnz	r3, 8008ba8 <_svfiprintf_r+0x34>
 8008b8c:	2140      	movs	r1, #64	; 0x40
 8008b8e:	f7ff ff3d 	bl	8008a0c <_malloc_r>
 8008b92:	6020      	str	r0, [r4, #0]
 8008b94:	6120      	str	r0, [r4, #16]
 8008b96:	b928      	cbnz	r0, 8008ba4 <_svfiprintf_r+0x30>
 8008b98:	230c      	movs	r3, #12
 8008b9a:	f8c8 3000 	str.w	r3, [r8]
 8008b9e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008ba2:	e0c8      	b.n	8008d36 <_svfiprintf_r+0x1c2>
 8008ba4:	2340      	movs	r3, #64	; 0x40
 8008ba6:	6163      	str	r3, [r4, #20]
 8008ba8:	2300      	movs	r3, #0
 8008baa:	9309      	str	r3, [sp, #36]	; 0x24
 8008bac:	2320      	movs	r3, #32
 8008bae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008bb2:	2330      	movs	r3, #48	; 0x30
 8008bb4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008bb8:	9503      	str	r5, [sp, #12]
 8008bba:	f04f 0b01 	mov.w	fp, #1
 8008bbe:	4637      	mov	r7, r6
 8008bc0:	463d      	mov	r5, r7
 8008bc2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008bc6:	b10b      	cbz	r3, 8008bcc <_svfiprintf_r+0x58>
 8008bc8:	2b25      	cmp	r3, #37	; 0x25
 8008bca:	d13e      	bne.n	8008c4a <_svfiprintf_r+0xd6>
 8008bcc:	ebb7 0a06 	subs.w	sl, r7, r6
 8008bd0:	d00b      	beq.n	8008bea <_svfiprintf_r+0x76>
 8008bd2:	4653      	mov	r3, sl
 8008bd4:	4632      	mov	r2, r6
 8008bd6:	4621      	mov	r1, r4
 8008bd8:	4640      	mov	r0, r8
 8008bda:	f7ff ff71 	bl	8008ac0 <__ssputs_r>
 8008bde:	3001      	adds	r0, #1
 8008be0:	f000 80a4 	beq.w	8008d2c <_svfiprintf_r+0x1b8>
 8008be4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008be6:	4453      	add	r3, sl
 8008be8:	9309      	str	r3, [sp, #36]	; 0x24
 8008bea:	783b      	ldrb	r3, [r7, #0]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	f000 809d 	beq.w	8008d2c <_svfiprintf_r+0x1b8>
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008bf8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008bfc:	9304      	str	r3, [sp, #16]
 8008bfe:	9307      	str	r3, [sp, #28]
 8008c00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008c04:	931a      	str	r3, [sp, #104]	; 0x68
 8008c06:	462f      	mov	r7, r5
 8008c08:	2205      	movs	r2, #5
 8008c0a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008c0e:	4850      	ldr	r0, [pc, #320]	; (8008d50 <_svfiprintf_r+0x1dc>)
 8008c10:	f7f7 fae6 	bl	80001e0 <memchr>
 8008c14:	9b04      	ldr	r3, [sp, #16]
 8008c16:	b9d0      	cbnz	r0, 8008c4e <_svfiprintf_r+0xda>
 8008c18:	06d9      	lsls	r1, r3, #27
 8008c1a:	bf44      	itt	mi
 8008c1c:	2220      	movmi	r2, #32
 8008c1e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008c22:	071a      	lsls	r2, r3, #28
 8008c24:	bf44      	itt	mi
 8008c26:	222b      	movmi	r2, #43	; 0x2b
 8008c28:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008c2c:	782a      	ldrb	r2, [r5, #0]
 8008c2e:	2a2a      	cmp	r2, #42	; 0x2a
 8008c30:	d015      	beq.n	8008c5e <_svfiprintf_r+0xea>
 8008c32:	9a07      	ldr	r2, [sp, #28]
 8008c34:	462f      	mov	r7, r5
 8008c36:	2000      	movs	r0, #0
 8008c38:	250a      	movs	r5, #10
 8008c3a:	4639      	mov	r1, r7
 8008c3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c40:	3b30      	subs	r3, #48	; 0x30
 8008c42:	2b09      	cmp	r3, #9
 8008c44:	d94d      	bls.n	8008ce2 <_svfiprintf_r+0x16e>
 8008c46:	b1b8      	cbz	r0, 8008c78 <_svfiprintf_r+0x104>
 8008c48:	e00f      	b.n	8008c6a <_svfiprintf_r+0xf6>
 8008c4a:	462f      	mov	r7, r5
 8008c4c:	e7b8      	b.n	8008bc0 <_svfiprintf_r+0x4c>
 8008c4e:	4a40      	ldr	r2, [pc, #256]	; (8008d50 <_svfiprintf_r+0x1dc>)
 8008c50:	1a80      	subs	r0, r0, r2
 8008c52:	fa0b f000 	lsl.w	r0, fp, r0
 8008c56:	4318      	orrs	r0, r3
 8008c58:	9004      	str	r0, [sp, #16]
 8008c5a:	463d      	mov	r5, r7
 8008c5c:	e7d3      	b.n	8008c06 <_svfiprintf_r+0x92>
 8008c5e:	9a03      	ldr	r2, [sp, #12]
 8008c60:	1d11      	adds	r1, r2, #4
 8008c62:	6812      	ldr	r2, [r2, #0]
 8008c64:	9103      	str	r1, [sp, #12]
 8008c66:	2a00      	cmp	r2, #0
 8008c68:	db01      	blt.n	8008c6e <_svfiprintf_r+0xfa>
 8008c6a:	9207      	str	r2, [sp, #28]
 8008c6c:	e004      	b.n	8008c78 <_svfiprintf_r+0x104>
 8008c6e:	4252      	negs	r2, r2
 8008c70:	f043 0302 	orr.w	r3, r3, #2
 8008c74:	9207      	str	r2, [sp, #28]
 8008c76:	9304      	str	r3, [sp, #16]
 8008c78:	783b      	ldrb	r3, [r7, #0]
 8008c7a:	2b2e      	cmp	r3, #46	; 0x2e
 8008c7c:	d10c      	bne.n	8008c98 <_svfiprintf_r+0x124>
 8008c7e:	787b      	ldrb	r3, [r7, #1]
 8008c80:	2b2a      	cmp	r3, #42	; 0x2a
 8008c82:	d133      	bne.n	8008cec <_svfiprintf_r+0x178>
 8008c84:	9b03      	ldr	r3, [sp, #12]
 8008c86:	1d1a      	adds	r2, r3, #4
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	9203      	str	r2, [sp, #12]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	bfb8      	it	lt
 8008c90:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008c94:	3702      	adds	r7, #2
 8008c96:	9305      	str	r3, [sp, #20]
 8008c98:	4d2e      	ldr	r5, [pc, #184]	; (8008d54 <_svfiprintf_r+0x1e0>)
 8008c9a:	7839      	ldrb	r1, [r7, #0]
 8008c9c:	2203      	movs	r2, #3
 8008c9e:	4628      	mov	r0, r5
 8008ca0:	f7f7 fa9e 	bl	80001e0 <memchr>
 8008ca4:	b138      	cbz	r0, 8008cb6 <_svfiprintf_r+0x142>
 8008ca6:	2340      	movs	r3, #64	; 0x40
 8008ca8:	1b40      	subs	r0, r0, r5
 8008caa:	fa03 f000 	lsl.w	r0, r3, r0
 8008cae:	9b04      	ldr	r3, [sp, #16]
 8008cb0:	4303      	orrs	r3, r0
 8008cb2:	3701      	adds	r7, #1
 8008cb4:	9304      	str	r3, [sp, #16]
 8008cb6:	7839      	ldrb	r1, [r7, #0]
 8008cb8:	4827      	ldr	r0, [pc, #156]	; (8008d58 <_svfiprintf_r+0x1e4>)
 8008cba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008cbe:	2206      	movs	r2, #6
 8008cc0:	1c7e      	adds	r6, r7, #1
 8008cc2:	f7f7 fa8d 	bl	80001e0 <memchr>
 8008cc6:	2800      	cmp	r0, #0
 8008cc8:	d038      	beq.n	8008d3c <_svfiprintf_r+0x1c8>
 8008cca:	4b24      	ldr	r3, [pc, #144]	; (8008d5c <_svfiprintf_r+0x1e8>)
 8008ccc:	bb13      	cbnz	r3, 8008d14 <_svfiprintf_r+0x1a0>
 8008cce:	9b03      	ldr	r3, [sp, #12]
 8008cd0:	3307      	adds	r3, #7
 8008cd2:	f023 0307 	bic.w	r3, r3, #7
 8008cd6:	3308      	adds	r3, #8
 8008cd8:	9303      	str	r3, [sp, #12]
 8008cda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cdc:	444b      	add	r3, r9
 8008cde:	9309      	str	r3, [sp, #36]	; 0x24
 8008ce0:	e76d      	b.n	8008bbe <_svfiprintf_r+0x4a>
 8008ce2:	fb05 3202 	mla	r2, r5, r2, r3
 8008ce6:	2001      	movs	r0, #1
 8008ce8:	460f      	mov	r7, r1
 8008cea:	e7a6      	b.n	8008c3a <_svfiprintf_r+0xc6>
 8008cec:	2300      	movs	r3, #0
 8008cee:	3701      	adds	r7, #1
 8008cf0:	9305      	str	r3, [sp, #20]
 8008cf2:	4619      	mov	r1, r3
 8008cf4:	250a      	movs	r5, #10
 8008cf6:	4638      	mov	r0, r7
 8008cf8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008cfc:	3a30      	subs	r2, #48	; 0x30
 8008cfe:	2a09      	cmp	r2, #9
 8008d00:	d903      	bls.n	8008d0a <_svfiprintf_r+0x196>
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d0c8      	beq.n	8008c98 <_svfiprintf_r+0x124>
 8008d06:	9105      	str	r1, [sp, #20]
 8008d08:	e7c6      	b.n	8008c98 <_svfiprintf_r+0x124>
 8008d0a:	fb05 2101 	mla	r1, r5, r1, r2
 8008d0e:	2301      	movs	r3, #1
 8008d10:	4607      	mov	r7, r0
 8008d12:	e7f0      	b.n	8008cf6 <_svfiprintf_r+0x182>
 8008d14:	ab03      	add	r3, sp, #12
 8008d16:	9300      	str	r3, [sp, #0]
 8008d18:	4622      	mov	r2, r4
 8008d1a:	4b11      	ldr	r3, [pc, #68]	; (8008d60 <_svfiprintf_r+0x1ec>)
 8008d1c:	a904      	add	r1, sp, #16
 8008d1e:	4640      	mov	r0, r8
 8008d20:	f7fc fbf6 	bl	8005510 <_printf_float>
 8008d24:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8008d28:	4681      	mov	r9, r0
 8008d2a:	d1d6      	bne.n	8008cda <_svfiprintf_r+0x166>
 8008d2c:	89a3      	ldrh	r3, [r4, #12]
 8008d2e:	065b      	lsls	r3, r3, #25
 8008d30:	f53f af35 	bmi.w	8008b9e <_svfiprintf_r+0x2a>
 8008d34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008d36:	b01d      	add	sp, #116	; 0x74
 8008d38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d3c:	ab03      	add	r3, sp, #12
 8008d3e:	9300      	str	r3, [sp, #0]
 8008d40:	4622      	mov	r2, r4
 8008d42:	4b07      	ldr	r3, [pc, #28]	; (8008d60 <_svfiprintf_r+0x1ec>)
 8008d44:	a904      	add	r1, sp, #16
 8008d46:	4640      	mov	r0, r8
 8008d48:	f7fc fe98 	bl	8005a7c <_printf_i>
 8008d4c:	e7ea      	b.n	8008d24 <_svfiprintf_r+0x1b0>
 8008d4e:	bf00      	nop
 8008d50:	08009a4c 	.word	0x08009a4c
 8008d54:	08009a52 	.word	0x08009a52
 8008d58:	08009a56 	.word	0x08009a56
 8008d5c:	08005511 	.word	0x08005511
 8008d60:	08008ac1 	.word	0x08008ac1

08008d64 <_sbrk_r>:
 8008d64:	b538      	push	{r3, r4, r5, lr}
 8008d66:	4c06      	ldr	r4, [pc, #24]	; (8008d80 <_sbrk_r+0x1c>)
 8008d68:	2300      	movs	r3, #0
 8008d6a:	4605      	mov	r5, r0
 8008d6c:	4608      	mov	r0, r1
 8008d6e:	6023      	str	r3, [r4, #0]
 8008d70:	f7f9 fd9e 	bl	80028b0 <_sbrk>
 8008d74:	1c43      	adds	r3, r0, #1
 8008d76:	d102      	bne.n	8008d7e <_sbrk_r+0x1a>
 8008d78:	6823      	ldr	r3, [r4, #0]
 8008d7a:	b103      	cbz	r3, 8008d7e <_sbrk_r+0x1a>
 8008d7c:	602b      	str	r3, [r5, #0]
 8008d7e:	bd38      	pop	{r3, r4, r5, pc}
 8008d80:	2000045c 	.word	0x2000045c

08008d84 <strncmp>:
 8008d84:	b510      	push	{r4, lr}
 8008d86:	b16a      	cbz	r2, 8008da4 <strncmp+0x20>
 8008d88:	3901      	subs	r1, #1
 8008d8a:	1884      	adds	r4, r0, r2
 8008d8c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008d90:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008d94:	4293      	cmp	r3, r2
 8008d96:	d103      	bne.n	8008da0 <strncmp+0x1c>
 8008d98:	42a0      	cmp	r0, r4
 8008d9a:	d001      	beq.n	8008da0 <strncmp+0x1c>
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d1f5      	bne.n	8008d8c <strncmp+0x8>
 8008da0:	1a98      	subs	r0, r3, r2
 8008da2:	bd10      	pop	{r4, pc}
 8008da4:	4610      	mov	r0, r2
 8008da6:	e7fc      	b.n	8008da2 <strncmp+0x1e>

08008da8 <__ascii_wctomb>:
 8008da8:	b149      	cbz	r1, 8008dbe <__ascii_wctomb+0x16>
 8008daa:	2aff      	cmp	r2, #255	; 0xff
 8008dac:	bf85      	ittet	hi
 8008dae:	238a      	movhi	r3, #138	; 0x8a
 8008db0:	6003      	strhi	r3, [r0, #0]
 8008db2:	700a      	strbls	r2, [r1, #0]
 8008db4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8008db8:	bf98      	it	ls
 8008dba:	2001      	movls	r0, #1
 8008dbc:	4770      	bx	lr
 8008dbe:	4608      	mov	r0, r1
 8008dc0:	4770      	bx	lr

08008dc2 <memmove>:
 8008dc2:	4288      	cmp	r0, r1
 8008dc4:	b510      	push	{r4, lr}
 8008dc6:	eb01 0302 	add.w	r3, r1, r2
 8008dca:	d807      	bhi.n	8008ddc <memmove+0x1a>
 8008dcc:	1e42      	subs	r2, r0, #1
 8008dce:	4299      	cmp	r1, r3
 8008dd0:	d00a      	beq.n	8008de8 <memmove+0x26>
 8008dd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008dd6:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008dda:	e7f8      	b.n	8008dce <memmove+0xc>
 8008ddc:	4283      	cmp	r3, r0
 8008dde:	d9f5      	bls.n	8008dcc <memmove+0xa>
 8008de0:	1881      	adds	r1, r0, r2
 8008de2:	1ad2      	subs	r2, r2, r3
 8008de4:	42d3      	cmn	r3, r2
 8008de6:	d100      	bne.n	8008dea <memmove+0x28>
 8008de8:	bd10      	pop	{r4, pc}
 8008dea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008dee:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008df2:	e7f7      	b.n	8008de4 <memmove+0x22>

08008df4 <__malloc_lock>:
 8008df4:	4770      	bx	lr

08008df6 <__malloc_unlock>:
 8008df6:	4770      	bx	lr

08008df8 <_realloc_r>:
 8008df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dfa:	4607      	mov	r7, r0
 8008dfc:	4614      	mov	r4, r2
 8008dfe:	460e      	mov	r6, r1
 8008e00:	b921      	cbnz	r1, 8008e0c <_realloc_r+0x14>
 8008e02:	4611      	mov	r1, r2
 8008e04:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008e08:	f7ff be00 	b.w	8008a0c <_malloc_r>
 8008e0c:	b922      	cbnz	r2, 8008e18 <_realloc_r+0x20>
 8008e0e:	f7ff fdaf 	bl	8008970 <_free_r>
 8008e12:	4625      	mov	r5, r4
 8008e14:	4628      	mov	r0, r5
 8008e16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e18:	f000 f814 	bl	8008e44 <_malloc_usable_size_r>
 8008e1c:	42a0      	cmp	r0, r4
 8008e1e:	d20f      	bcs.n	8008e40 <_realloc_r+0x48>
 8008e20:	4621      	mov	r1, r4
 8008e22:	4638      	mov	r0, r7
 8008e24:	f7ff fdf2 	bl	8008a0c <_malloc_r>
 8008e28:	4605      	mov	r5, r0
 8008e2a:	2800      	cmp	r0, #0
 8008e2c:	d0f2      	beq.n	8008e14 <_realloc_r+0x1c>
 8008e2e:	4631      	mov	r1, r6
 8008e30:	4622      	mov	r2, r4
 8008e32:	f7ff f985 	bl	8008140 <memcpy>
 8008e36:	4631      	mov	r1, r6
 8008e38:	4638      	mov	r0, r7
 8008e3a:	f7ff fd99 	bl	8008970 <_free_r>
 8008e3e:	e7e9      	b.n	8008e14 <_realloc_r+0x1c>
 8008e40:	4635      	mov	r5, r6
 8008e42:	e7e7      	b.n	8008e14 <_realloc_r+0x1c>

08008e44 <_malloc_usable_size_r>:
 8008e44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e48:	1f18      	subs	r0, r3, #4
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	bfbc      	itt	lt
 8008e4e:	580b      	ldrlt	r3, [r1, r0]
 8008e50:	18c0      	addlt	r0, r0, r3
 8008e52:	4770      	bx	lr

08008e54 <powf>:
 8008e54:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8008e58:	ed2d 8b04 	vpush	{d8-d9}
 8008e5c:	4ca7      	ldr	r4, [pc, #668]	; (80090fc <powf+0x2a8>)
 8008e5e:	b08a      	sub	sp, #40	; 0x28
 8008e60:	eef0 8a40 	vmov.f32	s17, s0
 8008e64:	eeb0 8a60 	vmov.f32	s16, s1
 8008e68:	f000 f958 	bl	800911c <__ieee754_powf>
 8008e6c:	f994 5000 	ldrsb.w	r5, [r4]
 8008e70:	1c6b      	adds	r3, r5, #1
 8008e72:	eeb0 9a40 	vmov.f32	s18, s0
 8008e76:	4626      	mov	r6, r4
 8008e78:	d05f      	beq.n	8008f3a <powf+0xe6>
 8008e7a:	eeb4 8a48 	vcmp.f32	s16, s16
 8008e7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e82:	d65a      	bvs.n	8008f3a <powf+0xe6>
 8008e84:	eef4 8a68 	vcmp.f32	s17, s17
 8008e88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e8c:	d721      	bvc.n	8008ed2 <powf+0x7e>
 8008e8e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8008e92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e96:	d150      	bne.n	8008f3a <powf+0xe6>
 8008e98:	2301      	movs	r3, #1
 8008e9a:	9300      	str	r3, [sp, #0]
 8008e9c:	4b98      	ldr	r3, [pc, #608]	; (8009100 <powf+0x2ac>)
 8008e9e:	9301      	str	r3, [sp, #4]
 8008ea0:	ee18 0a90 	vmov	r0, s17
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	9308      	str	r3, [sp, #32]
 8008ea8:	f7f7 fb4e 	bl	8000548 <__aeabi_f2d>
 8008eac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008eb0:	ee18 0a10 	vmov	r0, s16
 8008eb4:	f7f7 fb48 	bl	8000548 <__aeabi_f2d>
 8008eb8:	4b92      	ldr	r3, [pc, #584]	; (8009104 <powf+0x2b0>)
 8008eba:	2200      	movs	r2, #0
 8008ebc:	2d02      	cmp	r5, #2
 8008ebe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ec2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008ec6:	d032      	beq.n	8008f2e <powf+0xda>
 8008ec8:	4668      	mov	r0, sp
 8008eca:	f000 fbea 	bl	80096a2 <matherr>
 8008ece:	bb40      	cbnz	r0, 8008f22 <powf+0xce>
 8008ed0:	e065      	b.n	8008f9e <powf+0x14a>
 8008ed2:	eddf 9a8d 	vldr	s19, [pc, #564]	; 8009108 <powf+0x2b4>
 8008ed6:	eef4 8a69 	vcmp.f32	s17, s19
 8008eda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ede:	d163      	bne.n	8008fa8 <powf+0x154>
 8008ee0:	eeb4 8a69 	vcmp.f32	s16, s19
 8008ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ee8:	d12e      	bne.n	8008f48 <powf+0xf4>
 8008eea:	2301      	movs	r3, #1
 8008eec:	9300      	str	r3, [sp, #0]
 8008eee:	4b84      	ldr	r3, [pc, #528]	; (8009100 <powf+0x2ac>)
 8008ef0:	9301      	str	r3, [sp, #4]
 8008ef2:	ee18 0a90 	vmov	r0, s17
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	9308      	str	r3, [sp, #32]
 8008efa:	f7f7 fb25 	bl	8000548 <__aeabi_f2d>
 8008efe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f02:	ee18 0a10 	vmov	r0, s16
 8008f06:	f7f7 fb1f 	bl	8000548 <__aeabi_f2d>
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f12:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008f16:	2d00      	cmp	r5, #0
 8008f18:	d0d6      	beq.n	8008ec8 <powf+0x74>
 8008f1a:	4b7a      	ldr	r3, [pc, #488]	; (8009104 <powf+0x2b0>)
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008f22:	9b08      	ldr	r3, [sp, #32]
 8008f24:	b11b      	cbz	r3, 8008f2e <powf+0xda>
 8008f26:	f7fc fa2d 	bl	8005384 <__errno>
 8008f2a:	9b08      	ldr	r3, [sp, #32]
 8008f2c:	6003      	str	r3, [r0, #0]
 8008f2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008f32:	f7f7 fe59 	bl	8000be8 <__aeabi_d2f>
 8008f36:	ee09 0a10 	vmov	s18, r0
 8008f3a:	eeb0 0a49 	vmov.f32	s0, s18
 8008f3e:	b00a      	add	sp, #40	; 0x28
 8008f40:	ecbd 8b04 	vpop	{d8-d9}
 8008f44:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008f48:	eeb0 0a48 	vmov.f32	s0, s16
 8008f4c:	f000 fbb2 	bl	80096b4 <finitef>
 8008f50:	2800      	cmp	r0, #0
 8008f52:	d0f2      	beq.n	8008f3a <powf+0xe6>
 8008f54:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8008f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f5c:	d5ed      	bpl.n	8008f3a <powf+0xe6>
 8008f5e:	2301      	movs	r3, #1
 8008f60:	9300      	str	r3, [sp, #0]
 8008f62:	4b67      	ldr	r3, [pc, #412]	; (8009100 <powf+0x2ac>)
 8008f64:	9301      	str	r3, [sp, #4]
 8008f66:	ee18 0a90 	vmov	r0, s17
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	9308      	str	r3, [sp, #32]
 8008f6e:	f7f7 faeb 	bl	8000548 <__aeabi_f2d>
 8008f72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f76:	ee18 0a10 	vmov	r0, s16
 8008f7a:	f7f7 fae5 	bl	8000548 <__aeabi_f2d>
 8008f7e:	f994 3000 	ldrsb.w	r3, [r4]
 8008f82:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f86:	b923      	cbnz	r3, 8008f92 <powf+0x13e>
 8008f88:	2200      	movs	r2, #0
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008f90:	e79a      	b.n	8008ec8 <powf+0x74>
 8008f92:	495e      	ldr	r1, [pc, #376]	; (800910c <powf+0x2b8>)
 8008f94:	2000      	movs	r0, #0
 8008f96:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008f9a:	2b02      	cmp	r3, #2
 8008f9c:	d194      	bne.n	8008ec8 <powf+0x74>
 8008f9e:	f7fc f9f1 	bl	8005384 <__errno>
 8008fa2:	2321      	movs	r3, #33	; 0x21
 8008fa4:	6003      	str	r3, [r0, #0]
 8008fa6:	e7bc      	b.n	8008f22 <powf+0xce>
 8008fa8:	f000 fb84 	bl	80096b4 <finitef>
 8008fac:	4605      	mov	r5, r0
 8008fae:	2800      	cmp	r0, #0
 8008fb0:	d173      	bne.n	800909a <powf+0x246>
 8008fb2:	eeb0 0a68 	vmov.f32	s0, s17
 8008fb6:	f000 fb7d 	bl	80096b4 <finitef>
 8008fba:	2800      	cmp	r0, #0
 8008fbc:	d06d      	beq.n	800909a <powf+0x246>
 8008fbe:	eeb0 0a48 	vmov.f32	s0, s16
 8008fc2:	f000 fb77 	bl	80096b4 <finitef>
 8008fc6:	2800      	cmp	r0, #0
 8008fc8:	d067      	beq.n	800909a <powf+0x246>
 8008fca:	ee18 0a90 	vmov	r0, s17
 8008fce:	f7f7 fabb 	bl	8000548 <__aeabi_f2d>
 8008fd2:	4680      	mov	r8, r0
 8008fd4:	ee18 0a10 	vmov	r0, s16
 8008fd8:	4689      	mov	r9, r1
 8008fda:	f7f7 fab5 	bl	8000548 <__aeabi_f2d>
 8008fde:	eeb4 9a49 	vcmp.f32	s18, s18
 8008fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fe6:	f994 4000 	ldrsb.w	r4, [r4]
 8008fea:	4b45      	ldr	r3, [pc, #276]	; (8009100 <powf+0x2ac>)
 8008fec:	d713      	bvc.n	8009016 <powf+0x1c2>
 8008fee:	2201      	movs	r2, #1
 8008ff0:	e9cd 2300 	strd	r2, r3, [sp]
 8008ff4:	9508      	str	r5, [sp, #32]
 8008ff6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8008ffa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ffe:	2c00      	cmp	r4, #0
 8009000:	d0c2      	beq.n	8008f88 <powf+0x134>
 8009002:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 8009006:	ee17 0a90 	vmov	r0, s15
 800900a:	f7f7 fa9d 	bl	8000548 <__aeabi_f2d>
 800900e:	2c02      	cmp	r4, #2
 8009010:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009014:	e7c2      	b.n	8008f9c <powf+0x148>
 8009016:	2203      	movs	r2, #3
 8009018:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800901c:	e9cd 2300 	strd	r2, r3, [sp]
 8009020:	9508      	str	r5, [sp, #32]
 8009022:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8009026:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800902a:	ee28 8a27 	vmul.f32	s16, s16, s15
 800902e:	b9fc      	cbnz	r4, 8009070 <powf+0x21c>
 8009030:	4b37      	ldr	r3, [pc, #220]	; (8009110 <powf+0x2bc>)
 8009032:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8009036:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800903a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800903e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009042:	d553      	bpl.n	80090ec <powf+0x298>
 8009044:	eeb0 0a48 	vmov.f32	s0, s16
 8009048:	f000 fb3e 	bl	80096c8 <rintf>
 800904c:	eeb4 0a48 	vcmp.f32	s0, s16
 8009050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009054:	d004      	beq.n	8009060 <powf+0x20c>
 8009056:	4b2f      	ldr	r3, [pc, #188]	; (8009114 <powf+0x2c0>)
 8009058:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800905c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009060:	f996 3000 	ldrsb.w	r3, [r6]
 8009064:	2b02      	cmp	r3, #2
 8009066:	d141      	bne.n	80090ec <powf+0x298>
 8009068:	f7fc f98c 	bl	8005384 <__errno>
 800906c:	2322      	movs	r3, #34	; 0x22
 800906e:	e799      	b.n	8008fa4 <powf+0x150>
 8009070:	4b29      	ldr	r3, [pc, #164]	; (8009118 <powf+0x2c4>)
 8009072:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8009076:	2200      	movs	r2, #0
 8009078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800907c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009080:	d5ee      	bpl.n	8009060 <powf+0x20c>
 8009082:	eeb0 0a48 	vmov.f32	s0, s16
 8009086:	f000 fb1f 	bl	80096c8 <rintf>
 800908a:	eeb4 0a48 	vcmp.f32	s0, s16
 800908e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009092:	d0e5      	beq.n	8009060 <powf+0x20c>
 8009094:	2200      	movs	r2, #0
 8009096:	4b1d      	ldr	r3, [pc, #116]	; (800910c <powf+0x2b8>)
 8009098:	e7e0      	b.n	800905c <powf+0x208>
 800909a:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800909e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090a2:	f47f af4a 	bne.w	8008f3a <powf+0xe6>
 80090a6:	eeb0 0a68 	vmov.f32	s0, s17
 80090aa:	f000 fb03 	bl	80096b4 <finitef>
 80090ae:	2800      	cmp	r0, #0
 80090b0:	f43f af43 	beq.w	8008f3a <powf+0xe6>
 80090b4:	eeb0 0a48 	vmov.f32	s0, s16
 80090b8:	f000 fafc 	bl	80096b4 <finitef>
 80090bc:	2800      	cmp	r0, #0
 80090be:	f43f af3c 	beq.w	8008f3a <powf+0xe6>
 80090c2:	2304      	movs	r3, #4
 80090c4:	9300      	str	r3, [sp, #0]
 80090c6:	4b0e      	ldr	r3, [pc, #56]	; (8009100 <powf+0x2ac>)
 80090c8:	9301      	str	r3, [sp, #4]
 80090ca:	ee18 0a90 	vmov	r0, s17
 80090ce:	2300      	movs	r3, #0
 80090d0:	9308      	str	r3, [sp, #32]
 80090d2:	f7f7 fa39 	bl	8000548 <__aeabi_f2d>
 80090d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090da:	ee18 0a10 	vmov	r0, s16
 80090de:	f7f7 fa33 	bl	8000548 <__aeabi_f2d>
 80090e2:	2200      	movs	r2, #0
 80090e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80090e8:	2300      	movs	r3, #0
 80090ea:	e7b7      	b.n	800905c <powf+0x208>
 80090ec:	4668      	mov	r0, sp
 80090ee:	f000 fad8 	bl	80096a2 <matherr>
 80090f2:	2800      	cmp	r0, #0
 80090f4:	f47f af15 	bne.w	8008f22 <powf+0xce>
 80090f8:	e7b6      	b.n	8009068 <powf+0x214>
 80090fa:	bf00      	nop
 80090fc:	200001e8 	.word	0x200001e8
 8009100:	08009b5e 	.word	0x08009b5e
 8009104:	3ff00000 	.word	0x3ff00000
 8009108:	00000000 	.word	0x00000000
 800910c:	fff00000 	.word	0xfff00000
 8009110:	47efffff 	.word	0x47efffff
 8009114:	c7efffff 	.word	0xc7efffff
 8009118:	7ff00000 	.word	0x7ff00000

0800911c <__ieee754_powf>:
 800911c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009120:	ee10 5a90 	vmov	r5, s1
 8009124:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8009128:	ed2d 8b02 	vpush	{d8}
 800912c:	eeb0 8a40 	vmov.f32	s16, s0
 8009130:	eef0 8a60 	vmov.f32	s17, s1
 8009134:	f000 8293 	beq.w	800965e <__ieee754_powf+0x542>
 8009138:	ee10 8a10 	vmov	r8, s0
 800913c:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8009140:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8009144:	dc06      	bgt.n	8009154 <__ieee754_powf+0x38>
 8009146:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800914a:	dd0a      	ble.n	8009162 <__ieee754_powf+0x46>
 800914c:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8009150:	f000 8285 	beq.w	800965e <__ieee754_powf+0x542>
 8009154:	ecbd 8b02 	vpop	{d8}
 8009158:	48d9      	ldr	r0, [pc, #868]	; (80094c0 <__ieee754_powf+0x3a4>)
 800915a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800915e:	f7fc bf81 	b.w	8006064 <nanf>
 8009162:	f1b8 0f00 	cmp.w	r8, #0
 8009166:	da1d      	bge.n	80091a4 <__ieee754_powf+0x88>
 8009168:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 800916c:	da2c      	bge.n	80091c8 <__ieee754_powf+0xac>
 800916e:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8009172:	db30      	blt.n	80091d6 <__ieee754_powf+0xba>
 8009174:	15fb      	asrs	r3, r7, #23
 8009176:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800917a:	fa47 f603 	asr.w	r6, r7, r3
 800917e:	fa06 f303 	lsl.w	r3, r6, r3
 8009182:	42bb      	cmp	r3, r7
 8009184:	d127      	bne.n	80091d6 <__ieee754_powf+0xba>
 8009186:	f006 0601 	and.w	r6, r6, #1
 800918a:	f1c6 0602 	rsb	r6, r6, #2
 800918e:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8009192:	d122      	bne.n	80091da <__ieee754_powf+0xbe>
 8009194:	2d00      	cmp	r5, #0
 8009196:	f280 8268 	bge.w	800966a <__ieee754_powf+0x54e>
 800919a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800919e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80091a2:	e00d      	b.n	80091c0 <__ieee754_powf+0xa4>
 80091a4:	2600      	movs	r6, #0
 80091a6:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 80091aa:	d1f0      	bne.n	800918e <__ieee754_powf+0x72>
 80091ac:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80091b0:	f000 8255 	beq.w	800965e <__ieee754_powf+0x542>
 80091b4:	dd0a      	ble.n	80091cc <__ieee754_powf+0xb0>
 80091b6:	2d00      	cmp	r5, #0
 80091b8:	f280 8254 	bge.w	8009664 <__ieee754_powf+0x548>
 80091bc:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 80094c4 <__ieee754_powf+0x3a8>
 80091c0:	ecbd 8b02 	vpop	{d8}
 80091c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091c8:	2602      	movs	r6, #2
 80091ca:	e7ec      	b.n	80091a6 <__ieee754_powf+0x8a>
 80091cc:	2d00      	cmp	r5, #0
 80091ce:	daf5      	bge.n	80091bc <__ieee754_powf+0xa0>
 80091d0:	eeb1 0a68 	vneg.f32	s0, s17
 80091d4:	e7f4      	b.n	80091c0 <__ieee754_powf+0xa4>
 80091d6:	2600      	movs	r6, #0
 80091d8:	e7d9      	b.n	800918e <__ieee754_powf+0x72>
 80091da:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 80091de:	d102      	bne.n	80091e6 <__ieee754_powf+0xca>
 80091e0:	ee28 0a08 	vmul.f32	s0, s16, s16
 80091e4:	e7ec      	b.n	80091c0 <__ieee754_powf+0xa4>
 80091e6:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 80091ea:	eeb0 0a48 	vmov.f32	s0, s16
 80091ee:	d108      	bne.n	8009202 <__ieee754_powf+0xe6>
 80091f0:	f1b8 0f00 	cmp.w	r8, #0
 80091f4:	db05      	blt.n	8009202 <__ieee754_powf+0xe6>
 80091f6:	ecbd 8b02 	vpop	{d8}
 80091fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80091fe:	f000 ba4d 	b.w	800969c <__ieee754_sqrtf>
 8009202:	f000 fa50 	bl	80096a6 <fabsf>
 8009206:	b124      	cbz	r4, 8009212 <__ieee754_powf+0xf6>
 8009208:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 800920c:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8009210:	d117      	bne.n	8009242 <__ieee754_powf+0x126>
 8009212:	2d00      	cmp	r5, #0
 8009214:	bfbc      	itt	lt
 8009216:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800921a:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800921e:	f1b8 0f00 	cmp.w	r8, #0
 8009222:	dacd      	bge.n	80091c0 <__ieee754_powf+0xa4>
 8009224:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8009228:	ea54 0306 	orrs.w	r3, r4, r6
 800922c:	d104      	bne.n	8009238 <__ieee754_powf+0x11c>
 800922e:	ee70 7a40 	vsub.f32	s15, s0, s0
 8009232:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8009236:	e7c3      	b.n	80091c0 <__ieee754_powf+0xa4>
 8009238:	2e01      	cmp	r6, #1
 800923a:	d1c1      	bne.n	80091c0 <__ieee754_powf+0xa4>
 800923c:	eeb1 0a40 	vneg.f32	s0, s0
 8009240:	e7be      	b.n	80091c0 <__ieee754_powf+0xa4>
 8009242:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 8009246:	3801      	subs	r0, #1
 8009248:	ea56 0300 	orrs.w	r3, r6, r0
 800924c:	d104      	bne.n	8009258 <__ieee754_powf+0x13c>
 800924e:	ee38 8a48 	vsub.f32	s16, s16, s16
 8009252:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8009256:	e7b3      	b.n	80091c0 <__ieee754_powf+0xa4>
 8009258:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 800925c:	dd6d      	ble.n	800933a <__ieee754_powf+0x21e>
 800925e:	4b9a      	ldr	r3, [pc, #616]	; (80094c8 <__ieee754_powf+0x3ac>)
 8009260:	429c      	cmp	r4, r3
 8009262:	dc06      	bgt.n	8009272 <__ieee754_powf+0x156>
 8009264:	2d00      	cmp	r5, #0
 8009266:	daa9      	bge.n	80091bc <__ieee754_powf+0xa0>
 8009268:	ed9f 0a98 	vldr	s0, [pc, #608]	; 80094cc <__ieee754_powf+0x3b0>
 800926c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009270:	e7a6      	b.n	80091c0 <__ieee754_powf+0xa4>
 8009272:	4b97      	ldr	r3, [pc, #604]	; (80094d0 <__ieee754_powf+0x3b4>)
 8009274:	429c      	cmp	r4, r3
 8009276:	dd02      	ble.n	800927e <__ieee754_powf+0x162>
 8009278:	2d00      	cmp	r5, #0
 800927a:	dcf5      	bgt.n	8009268 <__ieee754_powf+0x14c>
 800927c:	e79e      	b.n	80091bc <__ieee754_powf+0xa0>
 800927e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8009282:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009286:	ed9f 7a93 	vldr	s14, [pc, #588]	; 80094d4 <__ieee754_powf+0x3b8>
 800928a:	eef1 6a40 	vneg.f32	s13, s0
 800928e:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8009292:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009296:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800929a:	eee7 7a40 	vfms.f32	s15, s14, s0
 800929e:	ee60 0a00 	vmul.f32	s1, s0, s0
 80092a2:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 80094d8 <__ieee754_powf+0x3bc>
 80092a6:	ee67 0aa0 	vmul.f32	s1, s15, s1
 80092aa:	eddf 7a8c 	vldr	s15, [pc, #560]	; 80094dc <__ieee754_powf+0x3c0>
 80092ae:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 80092b2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80092b6:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 80094e0 <__ieee754_powf+0x3c4>
 80092ba:	eeb0 6a67 	vmov.f32	s12, s15
 80092be:	eea0 6a07 	vfma.f32	s12, s0, s14
 80092c2:	ee16 3a10 	vmov	r3, s12
 80092c6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80092ca:	f023 030f 	bic.w	r3, r3, #15
 80092ce:	ee00 3a90 	vmov	s1, r3
 80092d2:	eee6 0a87 	vfma.f32	s1, s13, s14
 80092d6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80092da:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 80092de:	f025 050f 	bic.w	r5, r5, #15
 80092e2:	ee07 5a10 	vmov	s14, r5
 80092e6:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80092ea:	ee38 7ac7 	vsub.f32	s14, s17, s14
 80092ee:	ee07 3a90 	vmov	s15, r3
 80092f2:	eee7 0a27 	vfma.f32	s1, s14, s15
 80092f6:	3e01      	subs	r6, #1
 80092f8:	ea56 0200 	orrs.w	r2, r6, r0
 80092fc:	ee07 5a10 	vmov	s14, r5
 8009300:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009304:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8009308:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800930c:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8009310:	ee17 4a10 	vmov	r4, s14
 8009314:	bf08      	it	eq
 8009316:	eeb0 8a40 	vmoveq.f32	s16, s0
 800931a:	2c00      	cmp	r4, #0
 800931c:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8009320:	f340 8184 	ble.w	800962c <__ieee754_powf+0x510>
 8009324:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8009328:	f340 80fc 	ble.w	8009524 <__ieee754_powf+0x408>
 800932c:	eddf 7a67 	vldr	s15, [pc, #412]	; 80094cc <__ieee754_powf+0x3b0>
 8009330:	ee28 0a27 	vmul.f32	s0, s16, s15
 8009334:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009338:	e742      	b.n	80091c0 <__ieee754_powf+0xa4>
 800933a:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 800933e:	bfbf      	itttt	lt
 8009340:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 80094e4 <__ieee754_powf+0x3c8>
 8009344:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8009348:	f06f 0217 	mvnlt.w	r2, #23
 800934c:	ee17 4a90 	vmovlt	r4, s15
 8009350:	ea4f 53e4 	mov.w	r3, r4, asr #23
 8009354:	bfa8      	it	ge
 8009356:	2200      	movge	r2, #0
 8009358:	3b7f      	subs	r3, #127	; 0x7f
 800935a:	4413      	add	r3, r2
 800935c:	4a62      	ldr	r2, [pc, #392]	; (80094e8 <__ieee754_powf+0x3cc>)
 800935e:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8009362:	4294      	cmp	r4, r2
 8009364:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8009368:	dd06      	ble.n	8009378 <__ieee754_powf+0x25c>
 800936a:	4a60      	ldr	r2, [pc, #384]	; (80094ec <__ieee754_powf+0x3d0>)
 800936c:	4294      	cmp	r4, r2
 800936e:	f340 80a5 	ble.w	80094bc <__ieee754_powf+0x3a0>
 8009372:	3301      	adds	r3, #1
 8009374:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8009378:	2400      	movs	r4, #0
 800937a:	4a5d      	ldr	r2, [pc, #372]	; (80094f0 <__ieee754_powf+0x3d4>)
 800937c:	00a7      	lsls	r7, r4, #2
 800937e:	443a      	add	r2, r7
 8009380:	ee07 1a90 	vmov	s15, r1
 8009384:	ed92 7a00 	vldr	s14, [r2]
 8009388:	4a5a      	ldr	r2, [pc, #360]	; (80094f4 <__ieee754_powf+0x3d8>)
 800938a:	ee37 6a27 	vadd.f32	s12, s14, s15
 800938e:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8009392:	eec5 6a06 	vdiv.f32	s13, s10, s12
 8009396:	1049      	asrs	r1, r1, #1
 8009398:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800939c:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80093a0:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 80093a4:	ee77 5ac7 	vsub.f32	s11, s15, s14
 80093a8:	ee06 1a10 	vmov	s12, r1
 80093ac:	ee65 4aa6 	vmul.f32	s9, s11, s13
 80093b0:	ee14 ca90 	vmov	ip, s9
 80093b4:	ea02 0c0c 	and.w	ip, r2, ip
 80093b8:	ee05 ca10 	vmov	s10, ip
 80093bc:	eeb1 4a45 	vneg.f32	s8, s10
 80093c0:	eee4 5a06 	vfma.f32	s11, s8, s12
 80093c4:	ee36 6a47 	vsub.f32	s12, s12, s14
 80093c8:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80094f8 <__ieee754_powf+0x3dc>
 80093cc:	ee37 6ac6 	vsub.f32	s12, s15, s12
 80093d0:	ee64 7aa4 	vmul.f32	s15, s9, s9
 80093d4:	eee4 5a06 	vfma.f32	s11, s8, s12
 80093d8:	ee67 3aa7 	vmul.f32	s7, s15, s15
 80093dc:	ee25 6aa6 	vmul.f32	s12, s11, s13
 80093e0:	eddf 5a46 	vldr	s11, [pc, #280]	; 80094fc <__ieee754_powf+0x3e0>
 80093e4:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80093e8:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009500 <__ieee754_powf+0x3e4>
 80093ec:	eee7 5a27 	vfma.f32	s11, s14, s15
 80093f0:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80094d4 <__ieee754_powf+0x3b8>
 80093f4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80093f8:	eddf 5a42 	vldr	s11, [pc, #264]	; 8009504 <__ieee754_powf+0x3e8>
 80093fc:	eee7 5a27 	vfma.f32	s11, s14, s15
 8009400:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8009508 <__ieee754_powf+0x3ec>
 8009404:	ee75 6a24 	vadd.f32	s13, s10, s9
 8009408:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800940c:	ee66 6a86 	vmul.f32	s13, s13, s12
 8009410:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 8009414:	eef0 7a65 	vmov.f32	s15, s11
 8009418:	eee3 6a87 	vfma.f32	s13, s7, s14
 800941c:	eee5 7a05 	vfma.f32	s15, s10, s10
 8009420:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009424:	ee17 1a90 	vmov	r1, s15
 8009428:	4011      	ands	r1, r2
 800942a:	ee07 1a90 	vmov	s15, r1
 800942e:	ee37 7ae5 	vsub.f32	s14, s15, s11
 8009432:	eddf 5a36 	vldr	s11, [pc, #216]	; 800950c <__ieee754_powf+0x3f0>
 8009436:	eea4 7a05 	vfma.f32	s14, s8, s10
 800943a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800943e:	ee27 7a24 	vmul.f32	s14, s14, s9
 8009442:	eea7 7a86 	vfma.f32	s14, s15, s12
 8009446:	eeb0 6a47 	vmov.f32	s12, s14
 800944a:	eea5 6a27 	vfma.f32	s12, s10, s15
 800944e:	ee16 1a10 	vmov	r1, s12
 8009452:	4011      	ands	r1, r2
 8009454:	ee06 1a90 	vmov	s13, r1
 8009458:	eee4 6a27 	vfma.f32	s13, s8, s15
 800945c:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8009510 <__ieee754_powf+0x3f4>
 8009460:	ee37 7a66 	vsub.f32	s14, s14, s13
 8009464:	ee06 1a10 	vmov	s12, r1
 8009468:	ee27 7a27 	vmul.f32	s14, s14, s15
 800946c:	eddf 7a29 	vldr	s15, [pc, #164]	; 8009514 <__ieee754_powf+0x3f8>
 8009470:	4929      	ldr	r1, [pc, #164]	; (8009518 <__ieee754_powf+0x3fc>)
 8009472:	eea6 7a27 	vfma.f32	s14, s12, s15
 8009476:	4439      	add	r1, r7
 8009478:	edd1 7a00 	vldr	s15, [r1]
 800947c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009480:	ee07 3a90 	vmov	s15, r3
 8009484:	eef0 0a47 	vmov.f32	s1, s14
 8009488:	4b24      	ldr	r3, [pc, #144]	; (800951c <__ieee754_powf+0x400>)
 800948a:	eee6 0a25 	vfma.f32	s1, s12, s11
 800948e:	443b      	add	r3, r7
 8009490:	ed93 5a00 	vldr	s10, [r3]
 8009494:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009498:	ee70 0a85 	vadd.f32	s1, s1, s10
 800949c:	ee70 7aa6 	vadd.f32	s15, s1, s13
 80094a0:	ee17 3a90 	vmov	r3, s15
 80094a4:	4013      	ands	r3, r2
 80094a6:	ee07 3a90 	vmov	s15, r3
 80094aa:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80094ae:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80094b2:	eee6 7a65 	vfms.f32	s15, s12, s11
 80094b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80094ba:	e70e      	b.n	80092da <__ieee754_powf+0x1be>
 80094bc:	2401      	movs	r4, #1
 80094be:	e75c      	b.n	800937a <__ieee754_powf+0x25e>
 80094c0:	08009a51 	.word	0x08009a51
 80094c4:	00000000 	.word	0x00000000
 80094c8:	3f7ffff7 	.word	0x3f7ffff7
 80094cc:	7149f2ca 	.word	0x7149f2ca
 80094d0:	3f800007 	.word	0x3f800007
 80094d4:	3eaaaaab 	.word	0x3eaaaaab
 80094d8:	36eca570 	.word	0x36eca570
 80094dc:	3fb8aa3b 	.word	0x3fb8aa3b
 80094e0:	3fb8aa00 	.word	0x3fb8aa00
 80094e4:	4b800000 	.word	0x4b800000
 80094e8:	001cc471 	.word	0x001cc471
 80094ec:	005db3d6 	.word	0x005db3d6
 80094f0:	08009b64 	.word	0x08009b64
 80094f4:	fffff000 	.word	0xfffff000
 80094f8:	3e6c3255 	.word	0x3e6c3255
 80094fc:	3e53f142 	.word	0x3e53f142
 8009500:	3e8ba305 	.word	0x3e8ba305
 8009504:	3edb6db7 	.word	0x3edb6db7
 8009508:	3f19999a 	.word	0x3f19999a
 800950c:	3f763800 	.word	0x3f763800
 8009510:	3f76384f 	.word	0x3f76384f
 8009514:	369dc3a0 	.word	0x369dc3a0
 8009518:	08009b74 	.word	0x08009b74
 800951c:	08009b6c 	.word	0x08009b6c
 8009520:	3338aa3c 	.word	0x3338aa3c
 8009524:	f040 8092 	bne.w	800964c <__ieee754_powf+0x530>
 8009528:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8009520 <__ieee754_powf+0x404>
 800952c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009530:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8009534:	eef4 6ac7 	vcmpe.f32	s13, s14
 8009538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800953c:	f73f aef6 	bgt.w	800932c <__ieee754_powf+0x210>
 8009540:	15db      	asrs	r3, r3, #23
 8009542:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8009546:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800954a:	4103      	asrs	r3, r0
 800954c:	4423      	add	r3, r4
 800954e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009552:	4947      	ldr	r1, [pc, #284]	; (8009670 <__ieee754_powf+0x554>)
 8009554:	3a7f      	subs	r2, #127	; 0x7f
 8009556:	4111      	asrs	r1, r2
 8009558:	ea23 0101 	bic.w	r1, r3, r1
 800955c:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8009560:	ee07 1a10 	vmov	s14, r1
 8009564:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8009568:	f1c2 0217 	rsb	r2, r2, #23
 800956c:	4110      	asrs	r0, r2
 800956e:	2c00      	cmp	r4, #0
 8009570:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009574:	bfb8      	it	lt
 8009576:	4240      	neglt	r0, r0
 8009578:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800957c:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009674 <__ieee754_powf+0x558>
 8009580:	ee17 3a10 	vmov	r3, s14
 8009584:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8009588:	f023 030f 	bic.w	r3, r3, #15
 800958c:	ee07 3a10 	vmov	s14, r3
 8009590:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009594:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8009598:	eddf 7a37 	vldr	s15, [pc, #220]	; 8009678 <__ieee754_powf+0x55c>
 800959c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095a0:	eee0 7aa6 	vfma.f32	s15, s1, s13
 80095a4:	eddf 6a35 	vldr	s13, [pc, #212]	; 800967c <__ieee754_powf+0x560>
 80095a8:	eeb0 0a67 	vmov.f32	s0, s15
 80095ac:	eea7 0a26 	vfma.f32	s0, s14, s13
 80095b0:	eeb0 6a40 	vmov.f32	s12, s0
 80095b4:	eea7 6a66 	vfms.f32	s12, s14, s13
 80095b8:	ee20 7a00 	vmul.f32	s14, s0, s0
 80095bc:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80095c0:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8009680 <__ieee754_powf+0x564>
 80095c4:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 8009684 <__ieee754_powf+0x568>
 80095c8:	eea7 6a26 	vfma.f32	s12, s14, s13
 80095cc:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8009688 <__ieee754_powf+0x56c>
 80095d0:	eee6 6a07 	vfma.f32	s13, s12, s14
 80095d4:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 800968c <__ieee754_powf+0x570>
 80095d8:	eea6 6a87 	vfma.f32	s12, s13, s14
 80095dc:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8009690 <__ieee754_powf+0x574>
 80095e0:	eee6 6a07 	vfma.f32	s13, s12, s14
 80095e4:	eeb0 6a40 	vmov.f32	s12, s0
 80095e8:	eea6 6ac7 	vfms.f32	s12, s13, s14
 80095ec:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80095f0:	eeb0 7a46 	vmov.f32	s14, s12
 80095f4:	ee77 6a66 	vsub.f32	s13, s14, s13
 80095f8:	ee20 6a06 	vmul.f32	s12, s0, s12
 80095fc:	eee0 7a27 	vfma.f32	s15, s0, s15
 8009600:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8009604:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009608:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800960c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8009610:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009614:	ee10 3a10 	vmov	r3, s0
 8009618:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800961c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009620:	da1a      	bge.n	8009658 <__ieee754_powf+0x53c>
 8009622:	f000 f8ab 	bl	800977c <scalbnf>
 8009626:	ee20 0a08 	vmul.f32	s0, s0, s16
 800962a:	e5c9      	b.n	80091c0 <__ieee754_powf+0xa4>
 800962c:	4a19      	ldr	r2, [pc, #100]	; (8009694 <__ieee754_powf+0x578>)
 800962e:	4293      	cmp	r3, r2
 8009630:	dd02      	ble.n	8009638 <__ieee754_powf+0x51c>
 8009632:	eddf 7a19 	vldr	s15, [pc, #100]	; 8009698 <__ieee754_powf+0x57c>
 8009636:	e67b      	b.n	8009330 <__ieee754_powf+0x214>
 8009638:	d108      	bne.n	800964c <__ieee754_powf+0x530>
 800963a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800963e:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8009642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009646:	f6ff af7b 	blt.w	8009540 <__ieee754_powf+0x424>
 800964a:	e7f2      	b.n	8009632 <__ieee754_powf+0x516>
 800964c:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8009650:	f73f af76 	bgt.w	8009540 <__ieee754_powf+0x424>
 8009654:	2000      	movs	r0, #0
 8009656:	e78f      	b.n	8009578 <__ieee754_powf+0x45c>
 8009658:	ee00 3a10 	vmov	s0, r3
 800965c:	e7e3      	b.n	8009626 <__ieee754_powf+0x50a>
 800965e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8009662:	e5ad      	b.n	80091c0 <__ieee754_powf+0xa4>
 8009664:	eeb0 0a68 	vmov.f32	s0, s17
 8009668:	e5aa      	b.n	80091c0 <__ieee754_powf+0xa4>
 800966a:	eeb0 0a48 	vmov.f32	s0, s16
 800966e:	e5a7      	b.n	80091c0 <__ieee754_powf+0xa4>
 8009670:	007fffff 	.word	0x007fffff
 8009674:	3f317218 	.word	0x3f317218
 8009678:	35bfbe8c 	.word	0x35bfbe8c
 800967c:	3f317200 	.word	0x3f317200
 8009680:	3331bb4c 	.word	0x3331bb4c
 8009684:	b5ddea0e 	.word	0xb5ddea0e
 8009688:	388ab355 	.word	0x388ab355
 800968c:	bb360b61 	.word	0xbb360b61
 8009690:	3e2aaaab 	.word	0x3e2aaaab
 8009694:	43160000 	.word	0x43160000
 8009698:	0da24260 	.word	0x0da24260

0800969c <__ieee754_sqrtf>:
 800969c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80096a0:	4770      	bx	lr

080096a2 <matherr>:
 80096a2:	2000      	movs	r0, #0
 80096a4:	4770      	bx	lr

080096a6 <fabsf>:
 80096a6:	ee10 3a10 	vmov	r3, s0
 80096aa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80096ae:	ee00 3a10 	vmov	s0, r3
 80096b2:	4770      	bx	lr

080096b4 <finitef>:
 80096b4:	ee10 3a10 	vmov	r3, s0
 80096b8:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 80096bc:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80096c0:	bfac      	ite	ge
 80096c2:	2000      	movge	r0, #0
 80096c4:	2001      	movlt	r0, #1
 80096c6:	4770      	bx	lr

080096c8 <rintf>:
 80096c8:	b513      	push	{r0, r1, r4, lr}
 80096ca:	ee10 1a10 	vmov	r1, s0
 80096ce:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80096d2:	0ddc      	lsrs	r4, r3, #23
 80096d4:	3c7f      	subs	r4, #127	; 0x7f
 80096d6:	2c16      	cmp	r4, #22
 80096d8:	dc46      	bgt.n	8009768 <rintf+0xa0>
 80096da:	b32b      	cbz	r3, 8009728 <rintf+0x60>
 80096dc:	2c00      	cmp	r4, #0
 80096de:	ee10 2a10 	vmov	r2, s0
 80096e2:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 80096e6:	da21      	bge.n	800972c <rintf+0x64>
 80096e8:	f3c1 0316 	ubfx	r3, r1, #0, #23
 80096ec:	425b      	negs	r3, r3
 80096ee:	4a21      	ldr	r2, [pc, #132]	; (8009774 <rintf+0xac>)
 80096f0:	0a5b      	lsrs	r3, r3, #9
 80096f2:	0d09      	lsrs	r1, r1, #20
 80096f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80096f8:	0509      	lsls	r1, r1, #20
 80096fa:	430b      	orrs	r3, r1
 80096fc:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 8009700:	ee07 3a90 	vmov	s15, r3
 8009704:	edd2 6a00 	vldr	s13, [r2]
 8009708:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800970c:	ed8d 7a01 	vstr	s14, [sp, #4]
 8009710:	eddd 7a01 	vldr	s15, [sp, #4]
 8009714:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009718:	ee17 3a90 	vmov	r3, s15
 800971c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009720:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 8009724:	ee00 3a10 	vmov	s0, r3
 8009728:	b002      	add	sp, #8
 800972a:	bd10      	pop	{r4, pc}
 800972c:	4b12      	ldr	r3, [pc, #72]	; (8009778 <rintf+0xb0>)
 800972e:	4123      	asrs	r3, r4
 8009730:	4219      	tst	r1, r3
 8009732:	d0f9      	beq.n	8009728 <rintf+0x60>
 8009734:	085b      	lsrs	r3, r3, #1
 8009736:	4219      	tst	r1, r3
 8009738:	d006      	beq.n	8009748 <rintf+0x80>
 800973a:	ea21 0203 	bic.w	r2, r1, r3
 800973e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009742:	fa43 f404 	asr.w	r4, r3, r4
 8009746:	4322      	orrs	r2, r4
 8009748:	4b0a      	ldr	r3, [pc, #40]	; (8009774 <rintf+0xac>)
 800974a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800974e:	ed90 7a00 	vldr	s14, [r0]
 8009752:	ee07 2a90 	vmov	s15, r2
 8009756:	ee77 7a27 	vadd.f32	s15, s14, s15
 800975a:	edcd 7a01 	vstr	s15, [sp, #4]
 800975e:	ed9d 0a01 	vldr	s0, [sp, #4]
 8009762:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009766:	e7df      	b.n	8009728 <rintf+0x60>
 8009768:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800976c:	d3dc      	bcc.n	8009728 <rintf+0x60>
 800976e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009772:	e7d9      	b.n	8009728 <rintf+0x60>
 8009774:	08009b7c 	.word	0x08009b7c
 8009778:	007fffff 	.word	0x007fffff

0800977c <scalbnf>:
 800977c:	b508      	push	{r3, lr}
 800977e:	ee10 2a10 	vmov	r2, s0
 8009782:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8009786:	ed2d 8b02 	vpush	{d8}
 800978a:	eef0 0a40 	vmov.f32	s1, s0
 800978e:	d004      	beq.n	800979a <scalbnf+0x1e>
 8009790:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009794:	d306      	bcc.n	80097a4 <scalbnf+0x28>
 8009796:	ee70 0a00 	vadd.f32	s1, s0, s0
 800979a:	ecbd 8b02 	vpop	{d8}
 800979e:	eeb0 0a60 	vmov.f32	s0, s1
 80097a2:	bd08      	pop	{r3, pc}
 80097a4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80097a8:	d21c      	bcs.n	80097e4 <scalbnf+0x68>
 80097aa:	4b1f      	ldr	r3, [pc, #124]	; (8009828 <scalbnf+0xac>)
 80097ac:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800982c <scalbnf+0xb0>
 80097b0:	4298      	cmp	r0, r3
 80097b2:	ee60 0a27 	vmul.f32	s1, s0, s15
 80097b6:	db10      	blt.n	80097da <scalbnf+0x5e>
 80097b8:	ee10 2a90 	vmov	r2, s1
 80097bc:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 80097c0:	3b19      	subs	r3, #25
 80097c2:	4403      	add	r3, r0
 80097c4:	2bfe      	cmp	r3, #254	; 0xfe
 80097c6:	dd0f      	ble.n	80097e8 <scalbnf+0x6c>
 80097c8:	ed9f 8a19 	vldr	s16, [pc, #100]	; 8009830 <scalbnf+0xb4>
 80097cc:	eeb0 0a48 	vmov.f32	s0, s16
 80097d0:	f000 f834 	bl	800983c <copysignf>
 80097d4:	ee60 0a08 	vmul.f32	s1, s0, s16
 80097d8:	e7df      	b.n	800979a <scalbnf+0x1e>
 80097da:	eddf 7a16 	vldr	s15, [pc, #88]	; 8009834 <scalbnf+0xb8>
 80097de:	ee60 0aa7 	vmul.f32	s1, s1, s15
 80097e2:	e7da      	b.n	800979a <scalbnf+0x1e>
 80097e4:	0ddb      	lsrs	r3, r3, #23
 80097e6:	e7ec      	b.n	80097c2 <scalbnf+0x46>
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	dd06      	ble.n	80097fa <scalbnf+0x7e>
 80097ec:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 80097f0:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 80097f4:	ee00 3a90 	vmov	s1, r3
 80097f8:	e7cf      	b.n	800979a <scalbnf+0x1e>
 80097fa:	f113 0f16 	cmn.w	r3, #22
 80097fe:	da06      	bge.n	800980e <scalbnf+0x92>
 8009800:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009804:	4298      	cmp	r0, r3
 8009806:	dcdf      	bgt.n	80097c8 <scalbnf+0x4c>
 8009808:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8009834 <scalbnf+0xb8>
 800980c:	e7de      	b.n	80097cc <scalbnf+0x50>
 800980e:	3319      	adds	r3, #25
 8009810:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8009814:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8009818:	eddf 7a07 	vldr	s15, [pc, #28]	; 8009838 <scalbnf+0xbc>
 800981c:	ee07 3a10 	vmov	s14, r3
 8009820:	ee67 0a27 	vmul.f32	s1, s14, s15
 8009824:	e7b9      	b.n	800979a <scalbnf+0x1e>
 8009826:	bf00      	nop
 8009828:	ffff3cb0 	.word	0xffff3cb0
 800982c:	4c000000 	.word	0x4c000000
 8009830:	7149f2ca 	.word	0x7149f2ca
 8009834:	0da24260 	.word	0x0da24260
 8009838:	33000000 	.word	0x33000000

0800983c <copysignf>:
 800983c:	ee10 3a10 	vmov	r3, s0
 8009840:	ee10 2a90 	vmov	r2, s1
 8009844:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009848:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800984c:	4313      	orrs	r3, r2
 800984e:	ee00 3a10 	vmov	s0, r3
 8009852:	4770      	bx	lr

08009854 <_init>:
 8009854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009856:	bf00      	nop
 8009858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800985a:	bc08      	pop	{r3}
 800985c:	469e      	mov	lr, r3
 800985e:	4770      	bx	lr

08009860 <_fini>:
 8009860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009862:	bf00      	nop
 8009864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009866:	bc08      	pop	{r3}
 8009868:	469e      	mov	lr, r3
 800986a:	4770      	bx	lr
