{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 24 13:43:56 2011 " "Info: Processing started: Thu Mar 24 13:43:56 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 4 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[0\] register State:comb_6\|Q\[2\] register State:comb_6\|Q\[3\] 448.63 MHz 2.229 ns Internal " "Info: Clock \"KEY\[0\]\" has Internal fmax of 448.63 MHz between source register \"State:comb_6\|Q\[2\]\" and destination register \"State:comb_6\|Q\[3\]\" (period= 2.229 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.015 ns + Longest register register " "Info: + Longest register to register delay is 2.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns State:comb_6\|Q\[2\] 1 REG LCFF_X64_Y4_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y4_N1; Fanout = 12; REG Node = 'State:comb_6\|Q\[2\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { State:comb_6|Q[2] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.437 ns) 0.982 ns Y_D\[3\]~5 2 COMB LCCOMB_X64_Y4_N22 1 " "Info: 2: + IC(0.545 ns) + CELL(0.437 ns) = 0.982 ns; Loc. = LCCOMB_X64_Y4_N22; Fanout = 1; COMB Node = 'Y_D\[3\]~5'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { State:comb_6|Q[2] Y_D[3]~5 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 1.376 ns Y_D\[3\]~6 3 COMB LCCOMB_X64_Y4_N8 8 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 1.376 ns; Loc. = LCCOMB_X64_Y4_N8; Fanout = 8; COMB Node = 'Y_D\[3\]~6'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { Y_D[3]~5 Y_D[3]~6 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.366 ns) 2.015 ns State:comb_6\|Q\[3\] 4 REG LCFF_X64_Y4_N11 13 " "Info: 4: + IC(0.273 ns) + CELL(0.366 ns) = 2.015 ns; Loc. = LCFF_X64_Y4_N11; Fanout = 13; REG Node = 'State:comb_6\|Q\[3\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { Y_D[3]~6 State:comb_6|Q[3] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.953 ns ( 47.30 % ) " "Info: Total cell delay = 0.953 ns ( 47.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 52.70 % ) " "Info: Total interconnect delay = 1.062 ns ( 52.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.015 ns" { State:comb_6|Q[2] Y_D[3]~5 Y_D[3]~6 State:comb_6|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.015 ns" { State:comb_6|Q[2] {} Y_D[3]~5 {} Y_D[3]~6 {} State:comb_6|Q[3] {} } { 0.000ns 0.545ns 0.244ns 0.273ns } { 0.000ns 0.437ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.660 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.261 ns) + CELL(0.537 ns) 3.660 ns State:comb_6\|Q\[3\] 2 REG LCFF_X64_Y4_N11 13 " "Info: 2: + IC(2.261 ns) + CELL(0.537 ns) = 3.660 ns; Loc. = LCFF_X64_Y4_N11; Fanout = 13; REG Node = 'State:comb_6\|Q\[3\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { KEY[0] State:comb_6|Q[3] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.22 % ) " "Info: Total cell delay = 1.399 ns ( 38.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.261 ns ( 61.78 % ) " "Info: Total interconnect delay = 2.261 ns ( 61.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.660 ns" { KEY[0] State:comb_6|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.660 ns" { KEY[0] {} KEY[0]~combout {} State:comb_6|Q[3] {} } { 0.000ns 0.000ns 2.261ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.660 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 3.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.261 ns) + CELL(0.537 ns) 3.660 ns State:comb_6\|Q\[2\] 2 REG LCFF_X64_Y4_N1 12 " "Info: 2: + IC(2.261 ns) + CELL(0.537 ns) = 3.660 ns; Loc. = LCFF_X64_Y4_N1; Fanout = 12; REG Node = 'State:comb_6\|Q\[2\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { KEY[0] State:comb_6|Q[2] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.22 % ) " "Info: Total cell delay = 1.399 ns ( 38.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.261 ns ( 61.78 % ) " "Info: Total interconnect delay = 2.261 ns ( 61.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.660 ns" { KEY[0] State:comb_6|Q[2] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.660 ns" { KEY[0] {} KEY[0]~combout {} State:comb_6|Q[2] {} } { 0.000ns 0.000ns 2.261ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.660 ns" { KEY[0] State:comb_6|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.660 ns" { KEY[0] {} KEY[0]~combout {} State:comb_6|Q[3] {} } { 0.000ns 0.000ns 2.261ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.660 ns" { KEY[0] State:comb_6|Q[2] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.660 ns" { KEY[0] {} KEY[0]~combout {} State:comb_6|Q[2] {} } { 0.000ns 0.000ns 2.261ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 131 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 131 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.015 ns" { State:comb_6|Q[2] Y_D[3]~5 Y_D[3]~6 State:comb_6|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.015 ns" { State:comb_6|Q[2] {} Y_D[3]~5 {} Y_D[3]~6 {} State:comb_6|Q[3] {} } { 0.000ns 0.545ns 0.244ns 0.273ns } { 0.000ns 0.437ns 0.150ns 0.366ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.660 ns" { KEY[0] State:comb_6|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.660 ns" { KEY[0] {} KEY[0]~combout {} State:comb_6|Q[3] {} } { 0.000ns 0.000ns 2.261ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.660 ns" { KEY[0] State:comb_6|Q[2] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.660 ns" { KEY[0] {} KEY[0]~combout {} State:comb_6|Q[2] {} } { 0.000ns 0.000ns 2.261ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "State:comb_6\|Q\[0\] SW\[0\] KEY\[0\] 0.748 ns register " "Info: tsu for register \"State:comb_6\|Q\[0\]\" (data pin = \"SW\[0\]\", clock pin = \"KEY\[0\]\") is 0.748 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.444 ns + Longest pin register " "Info: + Longest pin to register delay is 4.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 6; PIN Node = 'SW\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.376 ns) 3.251 ns Y_D\[0\]~0 2 COMB LCCOMB_X64_Y4_N16 1 " "Info: 2: + IC(1.876 ns) + CELL(0.376 ns) = 3.251 ns; Loc. = LCCOMB_X64_Y4_N16; Fanout = 1; COMB Node = 'Y_D\[0\]~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.252 ns" { SW[0] Y_D[0]~0 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.275 ns) 3.801 ns Y_D\[0\]~2 3 COMB LCCOMB_X64_Y4_N4 8 " "Info: 3: + IC(0.275 ns) + CELL(0.275 ns) = 3.801 ns; Loc. = LCCOMB_X64_Y4_N4; Fanout = 8; COMB Node = 'Y_D\[0\]~2'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { Y_D[0]~0 Y_D[0]~2 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.366 ns) 4.444 ns State:comb_6\|Q\[0\] 4 REG LCFF_X64_Y4_N21 12 " "Info: 4: + IC(0.277 ns) + CELL(0.366 ns) = 4.444 ns; Loc. = LCFF_X64_Y4_N21; Fanout = 12; REG Node = 'State:comb_6\|Q\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { Y_D[0]~2 State:comb_6|Q[0] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.016 ns ( 45.36 % ) " "Info: Total cell delay = 2.016 ns ( 45.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.428 ns ( 54.64 % ) " "Info: Total interconnect delay = 2.428 ns ( 54.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.444 ns" { SW[0] Y_D[0]~0 Y_D[0]~2 State:comb_6|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "4.444 ns" { SW[0] {} SW[0]~combout {} Y_D[0]~0 {} Y_D[0]~2 {} State:comb_6|Q[0] {} } { 0.000ns 0.000ns 1.876ns 0.275ns 0.277ns } { 0.000ns 0.999ns 0.376ns 0.275ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 131 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.660 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.261 ns) + CELL(0.537 ns) 3.660 ns State:comb_6\|Q\[0\] 2 REG LCFF_X64_Y4_N21 12 " "Info: 2: + IC(2.261 ns) + CELL(0.537 ns) = 3.660 ns; Loc. = LCFF_X64_Y4_N21; Fanout = 12; REG Node = 'State:comb_6\|Q\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { KEY[0] State:comb_6|Q[0] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.22 % ) " "Info: Total cell delay = 1.399 ns ( 38.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.261 ns ( 61.78 % ) " "Info: Total interconnect delay = 2.261 ns ( 61.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.660 ns" { KEY[0] State:comb_6|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.660 ns" { KEY[0] {} KEY[0]~combout {} State:comb_6|Q[0] {} } { 0.000ns 0.000ns 2.261ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.444 ns" { SW[0] Y_D[0]~0 Y_D[0]~2 State:comb_6|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "4.444 ns" { SW[0] {} SW[0]~combout {} Y_D[0]~0 {} Y_D[0]~2 {} State:comb_6|Q[0] {} } { 0.000ns 0.000ns 1.876ns 0.275ns 0.277ns } { 0.000ns 0.999ns 0.376ns 0.275ns 0.366ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.660 ns" { KEY[0] State:comb_6|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.660 ns" { KEY[0] {} KEY[0]~combout {} State:comb_6|Q[0] {} } { 0.000ns 0.000ns 2.261ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] HEX0\[0\] State:comb_6\|Q\[2\] 12.145 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"HEX0\[0\]\" through register \"State:comb_6\|Q\[2\]\" is 12.145 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.660 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 3.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.261 ns) + CELL(0.537 ns) 3.660 ns State:comb_6\|Q\[2\] 2 REG LCFF_X64_Y4_N1 12 " "Info: 2: + IC(2.261 ns) + CELL(0.537 ns) = 3.660 ns; Loc. = LCFF_X64_Y4_N1; Fanout = 12; REG Node = 'State:comb_6\|Q\[2\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { KEY[0] State:comb_6|Q[2] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.22 % ) " "Info: Total cell delay = 1.399 ns ( 38.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.261 ns ( 61.78 % ) " "Info: Total interconnect delay = 2.261 ns ( 61.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.660 ns" { KEY[0] State:comb_6|Q[2] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.660 ns" { KEY[0] {} KEY[0]~combout {} State:comb_6|Q[2] {} } { 0.000ns 0.000ns 2.261ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 131 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.235 ns + Longest register pin " "Info: + Longest register to pin delay is 8.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns State:comb_6\|Q\[2\] 1 REG LCFF_X64_Y4_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y4_N1; Fanout = 12; REG Node = 'State:comb_6\|Q\[2\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { State:comb_6|Q[2] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.437 ns) 0.982 ns Y_D\[3\]~5 2 COMB LCCOMB_X64_Y4_N22 1 " "Info: 2: + IC(0.545 ns) + CELL(0.437 ns) = 0.982 ns; Loc. = LCCOMB_X64_Y4_N22; Fanout = 1; COMB Node = 'Y_D\[3\]~5'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { State:comb_6|Q[2] Y_D[3]~5 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 1.376 ns Y_D\[3\]~6 3 COMB LCCOMB_X64_Y4_N8 8 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 1.376 ns; Loc. = LCCOMB_X64_Y4_N8; Fanout = 8; COMB Node = 'Y_D\[3\]~6'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { Y_D[3]~5 Y_D[3]~6 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.736 ns) + CELL(0.420 ns) 4.532 ns char_7seg:comb_64\|WideOr0~0 4 COMB LCCOMB_X28_Y4_N28 1 " "Info: 4: + IC(2.736 ns) + CELL(0.420 ns) = 4.532 ns; Loc. = LCCOMB_X28_Y4_N28; Fanout = 1; COMB Node = 'char_7seg:comb_64\|WideOr0~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.156 ns" { Y_D[3]~6 char_7seg:comb_64|WideOr0~0 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(2.798 ns) 8.235 ns HEX0\[0\] 5 PIN PIN_AF10 0 " "Info: 5: + IC(0.905 ns) + CELL(2.798 ns) = 8.235 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'HEX0\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.703 ns" { char_7seg:comb_64|WideOr0~0 HEX0[0] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.805 ns ( 46.21 % ) " "Info: Total cell delay = 3.805 ns ( 46.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.430 ns ( 53.79 % ) " "Info: Total interconnect delay = 4.430 ns ( 53.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.235 ns" { State:comb_6|Q[2] Y_D[3]~5 Y_D[3]~6 char_7seg:comb_64|WideOr0~0 HEX0[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "8.235 ns" { State:comb_6|Q[2] {} Y_D[3]~5 {} Y_D[3]~6 {} char_7seg:comb_64|WideOr0~0 {} HEX0[0] {} } { 0.000ns 0.545ns 0.244ns 2.736ns 0.905ns } { 0.000ns 0.437ns 0.150ns 0.420ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.660 ns" { KEY[0] State:comb_6|Q[2] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.660 ns" { KEY[0] {} KEY[0]~combout {} State:comb_6|Q[2] {} } { 0.000ns 0.000ns 2.261ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.235 ns" { State:comb_6|Q[2] Y_D[3]~5 Y_D[3]~6 char_7seg:comb_64|WideOr0~0 HEX0[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "8.235 ns" { State:comb_6|Q[2] {} Y_D[3]~5 {} Y_D[3]~6 {} char_7seg:comb_64|WideOr0~0 {} HEX0[0] {} } { 0.000ns 0.545ns 0.244ns 2.736ns 0.905ns } { 0.000ns 0.437ns 0.150ns 0.420ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[1\] HEX0\[4\] 10.479 ns Longest " "Info: Longest tpd from source pin \"SW\[1\]\" to destination pin \"HEX0\[4\]\" is 10.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 6; PIN Node = 'SW\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.438 ns) 3.120 ns Y_D\[2\]~3 2 COMB LCCOMB_X64_Y4_N2 1 " "Info: 2: + IC(1.683 ns) + CELL(0.438 ns) = 3.120 ns; Loc. = LCCOMB_X64_Y4_N2; Fanout = 1; COMB Node = 'Y_D\[2\]~3'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.121 ns" { SW[1] Y_D[2]~3 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 3.515 ns Y_D\[2\]~4 3 COMB LCCOMB_X64_Y4_N28 7 " "Info: 3: + IC(0.245 ns) + CELL(0.150 ns) = 3.515 ns; Loc. = LCCOMB_X64_Y4_N28; Fanout = 7; COMB Node = 'Y_D\[2\]~4'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Y_D[2]~3 Y_D[2]~4 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.832 ns) + CELL(0.438 ns) 6.785 ns char_7seg:comb_64\|WideOr4~0 4 COMB LCCOMB_X28_Y4_N12 1 " "Info: 4: + IC(2.832 ns) + CELL(0.438 ns) = 6.785 ns; Loc. = LCCOMB_X28_Y4_N12; Fanout = 1; COMB Node = 'char_7seg:comb_64\|WideOr4~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { Y_D[2]~4 char_7seg:comb_64|WideOr4~0 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(2.798 ns) 10.479 ns HEX0\[4\] 5 PIN PIN_AE11 0 " "Info: 5: + IC(0.896 ns) + CELL(2.798 ns) = 10.479 ns; Loc. = PIN_AE11; Fanout = 0; PIN Node = 'HEX0\[4\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.694 ns" { char_7seg:comb_64|WideOr4~0 HEX0[4] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.823 ns ( 46.03 % ) " "Info: Total cell delay = 4.823 ns ( 46.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.656 ns ( 53.97 % ) " "Info: Total interconnect delay = 5.656 ns ( 53.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "10.479 ns" { SW[1] Y_D[2]~3 Y_D[2]~4 char_7seg:comb_64|WideOr4~0 HEX0[4] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "10.479 ns" { SW[1] {} SW[1]~combout {} Y_D[2]~3 {} Y_D[2]~4 {} char_7seg:comb_64|WideOr4~0 {} HEX0[4] {} } { 0.000ns 0.000ns 1.683ns 0.245ns 2.832ns 0.896ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.438ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "State:comb_6\|Q\[1\] SW\[0\] KEY\[0\] 0.221 ns register " "Info: th for register \"State:comb_6\|Q\[1\]\" (data pin = \"SW\[0\]\", clock pin = \"KEY\[0\]\") is 0.221 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.660 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 3.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.261 ns) + CELL(0.537 ns) 3.660 ns State:comb_6\|Q\[1\] 2 REG LCFF_X64_Y4_N15 12 " "Info: 2: + IC(2.261 ns) + CELL(0.537 ns) = 3.660 ns; Loc. = LCFF_X64_Y4_N15; Fanout = 12; REG Node = 'State:comb_6\|Q\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { KEY[0] State:comb_6|Q[1] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.22 % ) " "Info: Total cell delay = 1.399 ns ( 38.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.261 ns ( 61.78 % ) " "Info: Total interconnect delay = 2.261 ns ( 61.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.660 ns" { KEY[0] State:comb_6|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.660 ns" { KEY[0] {} KEY[0]~combout {} State:comb_6|Q[1] {} } { 0.000ns 0.000ns 2.261ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 131 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.705 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 6; PIN Node = 'SW\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.398 ns) 3.060 ns Mux2~1 2 COMB LCCOMB_X64_Y4_N24 8 " "Info: 2: + IC(1.663 ns) + CELL(0.398 ns) = 3.060 ns; Loc. = LCCOMB_X64_Y4_N24; Fanout = 8; COMB Node = 'Mux2~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { SW[0] Mux2~1 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.366 ns) 3.705 ns State:comb_6\|Q\[1\] 3 REG LCFF_X64_Y4_N15 12 " "Info: 3: + IC(0.279 ns) + CELL(0.366 ns) = 3.705 ns; Loc. = LCFF_X64_Y4_N15; Fanout = 12; REG Node = 'State:comb_6\|Q\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { Mux2~1 State:comb_6|Q[1] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab7/part2/part2.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.763 ns ( 47.58 % ) " "Info: Total cell delay = 1.763 ns ( 47.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.942 ns ( 52.42 % ) " "Info: Total interconnect delay = 1.942 ns ( 52.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.705 ns" { SW[0] Mux2~1 State:comb_6|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.705 ns" { SW[0] {} SW[0]~combout {} Mux2~1 {} State:comb_6|Q[1] {} } { 0.000ns 0.000ns 1.663ns 0.279ns } { 0.000ns 0.999ns 0.398ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.660 ns" { KEY[0] State:comb_6|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.660 ns" { KEY[0] {} KEY[0]~combout {} State:comb_6|Q[1] {} } { 0.000ns 0.000ns 2.261ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.705 ns" { SW[0] Mux2~1 State:comb_6|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.705 ns" { SW[0] {} SW[0]~combout {} Mux2~1 {} State:comb_6|Q[1] {} } { 0.000ns 0.000ns 1.663ns 0.279ns } { 0.000ns 0.999ns 0.398ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 24 13:43:57 2011 " "Info: Processing ended: Thu Mar 24 13:43:57 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
