

================================================================
== Vivado HLS Report for 'int_56_div5'
================================================================
* Date:           Fri Aug 24 16:30:12 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       int_56_div5
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.328|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|       6|       6|
|Multiplexer      |        -|      -|       -|     129|
|Register         |        -|      -|      15|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      21|     135|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    | Memory|     Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    |q0_U   |int_56_div5_q0  |        0|  1|   1|    64|    1|     1|           64|
    |q1_U   |int_56_div5_q1  |        0|  1|   1|    64|    1|     1|           64|
    |q2_U   |int_56_div5_q2  |        0|  1|   1|    64|    1|     1|           64|
    |r0_U   |int_56_div5_r0  |        0|  1|   1|    64|    1|     1|           64|
    |r1_U   |int_56_div5_r1  |        0|  1|   1|    64|    1|     1|           64|
    |r2_U   |int_56_div5_r2  |        0|  1|   1|    64|    1|     1|           64|
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    |Total  |                |        0|  6|   6|   384|    6|     6|          384|
    +-------+----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  27|          5|    1|          5|
    |q0_address0  |  21|          4|    6|         24|
    |q1_address0  |  21|          4|    6|         24|
    |q2_address0  |  15|          3|    6|         18|
    |r0_address0  |  15|          3|    6|         18|
    |r1_address0  |  15|          3|    6|         18|
    |r2_address0  |  15|          3|    6|         18|
    +-------------+----+-----------+-----+-----------+
    |Total        | 129|         25|   37|        125|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  4|   0|    4|          0|
    |d_chunk_V_1_reg_352  |  3|   0|    3|          0|
    |d_chunk_V_2_reg_357  |  3|   0|    3|          0|
    |q0_load_1_reg_402    |  1|   0|    1|          0|
    |q0_load_reg_362      |  1|   0|    1|          0|
    |q1_load_1_reg_407    |  1|   0|    1|          0|
    |q1_load_reg_367      |  1|   0|    1|          0|
    |q2_load_reg_412      |  1|   0|    1|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 15|   0|   15|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  int_56_div5 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  int_56_div5 | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  int_56_div5 | return value |
|ap_done    | out |    1| ap_ctrl_hs |  int_56_div5 | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  int_56_div5 | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  int_56_div5 | return value |
|ap_return  | out |   56| ap_ctrl_hs |  int_56_div5 | return value |
|in_V       |  in |   56|   ap_none  |     in_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

