module cpu (
	input logic clk,
	input logic rst_n
);

/**
*	PROGRAM COUNTER
*/

reg [31:0] pc;
logic [31:0] pc_next;


//because byte addressed memory or something
always_comb begin: pcSelect
	pc_next = pc + 4;
end

always @(posedge clk) begin
	if(rst_n == 0) begin
		pc <= 32'b0
	end else begin
		pc <= pc_next;
	end
end


/**
* INSTRUCTION MEMORY
*/

wire [31:0] instruction;

memory #(
	.mem_init("./test_imemory.hex")
) instruction_memory (
	//memory inputs
	.clk(clk),
	.address(pc),
	.write_data(32'b0)
	.write_enable(1'b0),
	.rst_n(1'b1),

	//MEMORY OUTOUTS
	.read_data(instruction)
);


/**
*	CONTROL
*/

logic [6:0] op;
assign op = instruction [6:0];
logic [2:0] f3;
assign f3 = instruction [14:12];
wire alu_zero;
//out of control unit
wire [2:0] alu_control;
wire [1:0] imm_source;
wire mem_write;
wire reg_write;

control control_unit(
	.op(op),
	.func3(f3),
	.func7(7'b0),
	.alu_zero(alu_zero),


	//OUT
	.alu_control(alu_control),
	.imm_source(imm_source),
	.mem_write(mem_write),
	.reg_write(reg_write)
);

/**
*	REGFILE
*/

logic [4:0] source_reg1;
assign source_reg1 = instruction [19:15];
logic [4:0] source_reg2;
assign source_reg2 = instruction [24:20];
logic [4:0] dest_reg;
assign dest_reg = instruction [11:7];
wire [31:0]; read_reg1;
wire [31:0] read_reg2;

logic [31:0] write_back_data;
always_comb begin : wbSelect
	write_back_data = mem_read;
end

regfile regfile(
	//basic signals
	.clk(clk),
	.rst_n(rst_n),

	//read IN
	.address1(source_reg1),
	.address2(source_reg2),
	//read OUT
	.read_data1(read_reg1),	
	.read_data2(read_reg2),

	//write IN
	.write_enable(reg_write),
	.write_data(write_back_data),
	.address3(dest_reg)
);

/**
* SIGN EXTEND
*/

logic [24:0] raw_imm;
assign raw_imm = instruction [31:7];
wire [31:0] immediate;

signext sign_extender(
	.raw_src(raw_imm),
	.imm_source(imm_source),
	.immediate(immediate)
);

/**
* ALU
*/
wire [31:0] alu_result;
logic [31:0] alu_src;

always_comb begin : srcBSelect
	alu_src2 = immediate;
end

alu alu_inst(
	.alu_control(alu_control),
	.src1(read_reg1),
	.src2(alu_src2),
	.alu_result(alu_result),
	.zero(alu_zer)
);


/*
*DATA MEMORY
*/
wire [31:0] mem_read;

memory #(
	.mem_init("./test_dmemory.hx")
) data_memory (
	//MEMORY INPUTS
	.clk(clk),
	.address(alu_result),
	.write_data(32'b0),
	.write_enable(1'b0),
	.rst_n(1'b1),

	//memory outputs
	.read_data(mem_read)
);


endmodule

