Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Jan 02 18:30:27 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 15 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   SW<10>_IBUF
   SW<11>_IBUF
   SW<12>_IBUF
   SW<13>_IBUF
   SW<14>_IBUF
   SW<1>_IBUF
   SW<2>_IBUF
   SW<3>_IBUF
   SW<4>_IBUF
   SW<5>_IBUF
   SW<6>_IBUF
   SW<7>_IBUF
   SW<8>_IBUF
   SW<9>_IBUF
   rstn_IBUF


