

================================================================
== Vivado HLS Report for 'foo'
================================================================
* Date:           Fri Feb  3 10:31:24 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        my_project0
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  396|  431|  397|  432|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                                                                                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                                              Loop Name                                             | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------------------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.foo(unsigned int, unsigned int, unsigned int, float volatile*)::block_in_int.memory_inout  |    6|    6|         3|          1|          1|     5|    yes   |
        |- memcpy.foo(unsigned int, unsigned int, unsigned int, float volatile*)::x_in_in_int.memory_inout   |    6|    6|         3|          1|          1|     5|    yes   |
        |- memcpy.memory_inout.y_out_out_int.gep                                                             |    6|    6|         3|          1|          1|     5|    yes   |
        +----------------------------------------------------------------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+---------+--------------+--------+
|      RTL Ports      | Dir | Bits| Protocol| Source Object| C Type |
+---------------------+-----+-----+---------+--------------+--------+
|s_axi_BUS_A_AWVALID  |  in |    1|  s_axi  |     BUS_A    | scalar |
|s_axi_BUS_A_AWREADY  | out |    1|  s_axi  |     BUS_A    | scalar |
|s_axi_BUS_A_AWADDR   |  in |    6|  s_axi  |     BUS_A    | scalar |
|s_axi_BUS_A_WVALID   |  in |    1|  s_axi  |     BUS_A    | scalar |
|s_axi_BUS_A_WREADY   | out |    1|  s_axi  |     BUS_A    | scalar |
|s_axi_BUS_A_WDATA    |  in |   32|  s_axi  |     BUS_A    | scalar |
|s_axi_BUS_A_WSTRB    |  in |    4|  s_axi  |     BUS_A    | scalar |
|s_axi_BUS_A_ARVALID  |  in |    1|  s_axi  |     BUS_A    | scalar |
|s_axi_BUS_A_ARREADY  | out |    1|  s_axi  |     BUS_A    | scalar |
|s_axi_BUS_A_ARADDR   |  in |    6|  s_axi  |     BUS_A    | scalar |
|s_axi_BUS_A_RVALID   | out |    1|  s_axi  |     BUS_A    | scalar |
|s_axi_BUS_A_RREADY   |  in |    1|  s_axi  |     BUS_A    | scalar |
|s_axi_BUS_A_RDATA    | out |   32|  s_axi  |     BUS_A    | scalar |
|s_axi_BUS_A_RRESP    | out |    2|  s_axi  |     BUS_A    | scalar |
|s_axi_BUS_A_BVALID   | out |    1|  s_axi  |     BUS_A    | scalar |
|s_axi_BUS_A_BREADY   |  in |    1|  s_axi  |     BUS_A    | scalar |
|s_axi_BUS_A_BRESP    | out |    2|  s_axi  |     BUS_A    | scalar |
+---------------------+-----+-----+---------+--------------+--------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 29
* Pipeline: 3
  Pipeline-0: II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1: II = 1, D = 3, States = { 18 19 20 }
  Pipeline-2: II = 1, D = 3, States = { 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	12  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / (!tmp_2)
	21  / (tmp_2)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	21  / (exitcond1)
	19  / (!exitcond1)
19 --> 
	20  / true
20 --> 
	18  / true
21 --> 
	22  / true
22 --> 
	29  / (tmp_5)
	23  / (!tmp_5)
23 --> 
	26  / (exitcond2)
	24  / (!exitcond2)
24 --> 
	25  / true
25 --> 
	23  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: byte_y_out_out_offset_read [2/2] 1.00ns
:5  %byte_y_out_out_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %byte_y_out_out_offset) nounwind

ST_1: byte_x_in_in_offset_read [2/2] 1.00ns
:6  %byte_x_in_in_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %byte_x_in_in_offset) nounwind

ST_1: byte_block_in_offset_read [2/2] 1.00ns
:7  %byte_block_in_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %byte_block_in_offset) nounwind

ST_1: y_out_out_int [1/1] 2.39ns
:8  %y_out_out_int = alloca [5 x float], align 16


 <State 2>: 2.37ns
ST_2: stg_34 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %byte_block_in_offset) nounwind, !map !7

ST_2: stg_35 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %byte_x_in_in_offset) nounwind, !map !13

ST_2: stg_36 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %byte_y_out_out_offset) nounwind, !map !17

ST_2: stg_37 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %memory_inout) nounwind, !map !21

ST_2: stg_38 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @foo_str) nounwind

ST_2: byte_y_out_out_offset_read [1/2] 1.00ns
:5  %byte_y_out_out_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %byte_y_out_out_offset) nounwind

ST_2: byte_x_in_in_offset_read [1/2] 1.00ns
:6  %byte_x_in_in_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %byte_x_in_in_offset) nounwind

ST_2: byte_block_in_offset_read [1/2] 1.00ns
:7  %byte_block_in_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %byte_block_in_offset) nounwind

ST_2: stg_42 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32 %byte_y_out_out_offset, [10 x i8]* @p_str1804, i32 1, i32 1, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_2: stg_43 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32 %byte_x_in_in_offset, [10 x i8]* @p_str1804, i32 1, i32 1, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_2: stg_44 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %byte_block_in_offset, [10 x i8]* @p_str1804, i32 1, i32 1, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_2: stg_45 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_2: stg_46 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(float* %memory_inout, [6 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 15, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_2: tmp [1/1] 0.00ns
:14  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %byte_block_in_offset_read, i32 31)

ST_2: stg_48 [1/1] 0.00ns
:15  br i1 %tmp, label %._crit_edge, label %1

ST_2: tmp_1_cast [1/1] 0.00ns
:0  %tmp_1_cast = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %byte_block_in_offset_read, i32 2, i32 31)


 <State 3>: 8.75ns
ST_3: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = zext i30 %tmp_1_cast to i64

ST_3: memory_inout_addr [1/1] 0.00ns
:2  %memory_inout_addr = getelementptr float* %memory_inout, i64 %tmp_1

ST_3: p_rd_req [6/6] 8.75ns
:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr, i32 5) nounwind


 <State 4>: 8.75ns
ST_4: p_rd_req [5/6] 8.75ns
:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr, i32 5) nounwind


 <State 5>: 8.75ns
ST_5: p_rd_req [4/6] 8.75ns
:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr, i32 5) nounwind


 <State 6>: 8.75ns
ST_6: p_rd_req [3/6] 8.75ns
:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr, i32 5) nounwind


 <State 7>: 8.75ns
ST_7: p_rd_req [2/6] 8.75ns
:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr, i32 5) nounwind


 <State 8>: 8.75ns
ST_8: p_rd_req [1/6] 8.75ns
:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr, i32 5) nounwind

ST_8: stg_58 [1/1] 1.57ns
:4  br label %burst.rd.header


 <State 9>: 1.62ns
ST_9: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i3 [ 0, %1 ], [ %indvar_next, %burst.rd.body ]

ST_9: exitcond [1/1] 1.62ns
burst.rd.header:1  %exitcond = icmp eq i3 %indvar, -3

ST_9: empty [1/1] 0.00ns
burst.rd.header:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_9: indvar_next [1/1] 0.80ns
burst.rd.header:3  %indvar_next = add i3 %indvar, 1

ST_9: stg_63 [1/1] 0.00ns
burst.rd.header:4  br i1 %exitcond, label %._crit_edge, label %burst.rd.body


 <State 10>: 8.75ns
ST_10: memory_inout_addr_read [1/1] 8.75ns
burst.rd.body:3  %memory_inout_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %memory_inout_addr) nounwind


 <State 11>: 2.39ns
ST_11: burstread_rbegin [1/1] 0.00ns
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_11: empty_4 [1/1] 0.00ns
burst.rd.body:1  %empty_4 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_11: stg_67 [1/1] 0.00ns
burst.rd.body:2  call void (...)* @_ssdm_op_SpecLoopName([97 x i8]* @memcpy_OC_foo_IC_unsigned_AC_i)

ST_11: tmp_3 [1/1] 0.00ns
burst.rd.body:4  %tmp_3 = zext i3 %indvar to i64

ST_11: block_in_int_addr [1/1] 0.00ns
burst.rd.body:5  %block_in_int_addr = getelementptr [5 x float]* @block_in_int, i64 0, i64 %tmp_3

ST_11: stg_70 [1/1] 2.39ns
burst.rd.body:6  store float %memory_inout_addr_read, float* %block_in_int_addr, align 4

ST_11: burstread_rend [1/1] 0.00ns
burst.rd.body:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

ST_11: stg_72 [1/1] 0.00ns
burst.rd.body:8  br label %burst.rd.header


 <State 12>: 8.75ns
ST_12: tmp_2 [1/1] 0.00ns
._crit_edge:0  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %byte_x_in_in_offset_read, i32 31)

ST_12: stg_74 [1/1] 0.00ns
._crit_edge:1  br i1 %tmp_2, label %._crit_edge1, label %2

ST_12: tmp_5_cast [1/1] 0.00ns
:0  %tmp_5_cast = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %byte_x_in_in_offset_read, i32 2, i32 31)

ST_12: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = zext i30 %tmp_5_cast to i64

ST_12: memory_inout_addr_1 [1/1] 0.00ns
:2  %memory_inout_addr_1 = getelementptr float* %memory_inout, i64 %tmp_4

ST_12: p_rd_req1 [6/6] 8.75ns
:3  %p_rd_req1 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr_1, i32 5) nounwind


 <State 13>: 8.75ns
ST_13: p_rd_req1 [5/6] 8.75ns
:3  %p_rd_req1 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr_1, i32 5) nounwind


 <State 14>: 8.75ns
ST_14: p_rd_req1 [4/6] 8.75ns
:3  %p_rd_req1 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr_1, i32 5) nounwind


 <State 15>: 8.75ns
ST_15: p_rd_req1 [3/6] 8.75ns
:3  %p_rd_req1 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr_1, i32 5) nounwind


 <State 16>: 8.75ns
ST_16: p_rd_req1 [2/6] 8.75ns
:3  %p_rd_req1 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr_1, i32 5) nounwind


 <State 17>: 8.75ns
ST_17: p_rd_req1 [1/6] 8.75ns
:3  %p_rd_req1 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memory_inout_addr_1, i32 5) nounwind

ST_17: stg_84 [1/1] 1.57ns
:4  br label %burst.rd.header6


 <State 18>: 1.62ns
ST_18: indvar8 [1/1] 0.00ns
burst.rd.header6:0  %indvar8 = phi i3 [ 0, %2 ], [ %indvar_next9, %burst.rd.body7 ]

ST_18: exitcond1 [1/1] 1.62ns
burst.rd.header6:1  %exitcond1 = icmp eq i3 %indvar8, -3

ST_18: empty_5 [1/1] 0.00ns
burst.rd.header6:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_18: indvar_next9 [1/1] 0.80ns
burst.rd.header6:3  %indvar_next9 = add i3 %indvar8, 1

ST_18: stg_89 [1/1] 0.00ns
burst.rd.header6:4  br i1 %exitcond1, label %._crit_edge1, label %burst.rd.body7


 <State 19>: 8.75ns
ST_19: memory_inout_addr_1_read [1/1] 8.75ns
burst.rd.body7:3  %memory_inout_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %memory_inout_addr_1) nounwind


 <State 20>: 2.39ns
ST_20: burstread_rbegin1 [1/1] 0.00ns
burst.rd.body7:0  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_20: empty_6 [1/1] 0.00ns
burst.rd.body7:1  %empty_6 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_20: stg_93 [1/1] 0.00ns
burst.rd.body7:2  call void (...)* @_ssdm_op_SpecLoopName([96 x i8]* @memcpy_OC_foo_IC_unsigned_AC_i_1)

ST_20: tmp_7 [1/1] 0.00ns
burst.rd.body7:4  %tmp_7 = zext i3 %indvar8 to i64

ST_20: x_in_in_int_addr [1/1] 0.00ns
burst.rd.body7:5  %x_in_in_int_addr = getelementptr [5 x float]* @x_in_in_int, i64 0, i64 %tmp_7

ST_20: stg_96 [1/1] 2.39ns
burst.rd.body7:6  store float %memory_inout_addr_1_read, float* %x_in_in_int_addr, align 4

ST_20: burstread_rend16 [1/1] 0.00ns
burst.rd.body7:7  %burstread_rend16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1) nounwind

ST_20: stg_98 [1/1] 0.00ns
burst.rd.body7:8  br label %burst.rd.header6


 <State 21>: 0.00ns
ST_21: stg_99 [2/2] 0.00ns
._crit_edge1:0  call fastcc void @foo_foo_user([5 x float]* @block_in_int, [5 x float]* @x_in_in_int, [5 x float]* %y_out_out_int) nounwind


 <State 22>: 8.75ns
ST_22: stg_100 [1/2] 0.00ns
._crit_edge1:0  call fastcc void @foo_foo_user([5 x float]* @block_in_int, [5 x float]* @x_in_in_int, [5 x float]* %y_out_out_int) nounwind

ST_22: tmp_5 [1/1] 0.00ns
._crit_edge1:1  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %byte_y_out_out_offset_read, i32 31)

ST_22: stg_102 [1/1] 0.00ns
._crit_edge1:2  br i1 %tmp_5, label %._crit_edge2, label %3

ST_22: tmp_9_cast [1/1] 0.00ns
:0  %tmp_9_cast = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %byte_y_out_out_offset_read, i32 2, i32 31)

ST_22: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = zext i30 %tmp_9_cast to i64

ST_22: memory_inout_addr_2 [1/1] 0.00ns
:2  %memory_inout_addr_2 = getelementptr float* %memory_inout, i64 %tmp_6

ST_22: p_wr_req [1/1] 8.75ns
:3  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %memory_inout_addr_2, i32 5) nounwind

ST_22: stg_107 [1/1] 1.57ns
:4  br label %burst.wr.header


 <State 23>: 2.99ns
ST_23: indvar1 [1/1] 0.00ns
burst.wr.header:0  %indvar1 = phi i3 [ 0, %3 ], [ %indvar_next1, %burst.wr.body ]

ST_23: exitcond2 [1/1] 1.62ns
burst.wr.header:1  %exitcond2 = icmp eq i3 %indvar1, -3

ST_23: empty_7 [1/1] 0.00ns
burst.wr.header:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_23: indvar_next1 [1/1] 0.80ns
burst.wr.header:3  %indvar_next1 = add i3 %indvar1, 1

ST_23: stg_112 [1/1] 0.00ns
burst.wr.header:4  br i1 %exitcond2, label %._crit_edge2.loopexit, label %burst.wr.body

ST_23: tmp_s [1/1] 0.00ns
burst.wr.body:3  %tmp_s = zext i3 %indvar1 to i64

ST_23: y_out_out_int_addr [1/1] 0.00ns
burst.wr.body:4  %y_out_out_int_addr = getelementptr [5 x float]* %y_out_out_int, i64 0, i64 %tmp_s

ST_23: y_out_out_int_load [2/2] 2.39ns
burst.wr.body:5  %y_out_out_int_load = load float* %y_out_out_int_addr, align 4


 <State 24>: 2.39ns
ST_24: y_out_out_int_load [1/2] 2.39ns
burst.wr.body:5  %y_out_out_int_load = load float* %y_out_out_int_addr, align 4


 <State 25>: 8.75ns
ST_25: burstwrite_rbegin [1/1] 0.00ns
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_25: empty_8 [1/1] 0.00ns
burst.wr.body:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind

ST_25: stg_119 [1/1] 0.00ns
burst.wr.body:2  call void (...)* @_ssdm_op_SpecLoopName([38 x i8]* @memcpy_OC_memory_inout_OC_y_ou)

ST_25: stg_120 [1/1] 8.75ns
burst.wr.body:6  call void @_ssdm_op_Write.m_axi.floatP(float* %memory_inout_addr_2, float %y_out_out_int_load) nounwind

ST_25: burstwrite_rend [1/1] 0.00ns
burst.wr.body:7  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind

ST_25: stg_122 [1/1] 0.00ns
burst.wr.body:8  br label %burst.wr.header


 <State 26>: 8.75ns
ST_26: p_wr_resp [4/4] 8.75ns
._crit_edge2.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %memory_inout_addr_2) nounwind


 <State 27>: 8.75ns
ST_27: p_wr_resp [3/4] 8.75ns
._crit_edge2.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %memory_inout_addr_2) nounwind


 <State 28>: 8.75ns
ST_28: p_wr_resp [2/4] 8.75ns
._crit_edge2.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %memory_inout_addr_2) nounwind


 <State 29>: 8.75ns
ST_29: p_wr_resp [1/4] 8.75ns
._crit_edge2.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %memory_inout_addr_2) nounwind

ST_29: stg_127 [1/1] 0.00ns
._crit_edge2.loopexit:1  br label %._crit_edge2

ST_29: stg_128 [1/1] 0.00ns
._crit_edge2:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ byte_block_in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f911ef3ce80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ byte_x_in_in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f911ef39d80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ byte_y_out_out_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f912ff8cc80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ memory_inout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; mode=0x7f911d32cec0; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ block_in_int]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x7f912ffbfd20; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_in_in_int]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x7f911c1a7fd0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_out_out_int              (alloca           ) [ 001111111111111111111111110000]
stg_34                     (specbitsmap      ) [ 000000000000000000000000000000]
stg_35                     (specbitsmap      ) [ 000000000000000000000000000000]
stg_36                     (specbitsmap      ) [ 000000000000000000000000000000]
stg_37                     (specbitsmap      ) [ 000000000000000000000000000000]
stg_38                     (spectopmodule    ) [ 000000000000000000000000000000]
byte_y_out_out_offset_read (read             ) [ 000111111111111111111110000000]
byte_x_in_in_offset_read   (read             ) [ 000111111111100000000000000000]
byte_block_in_offset_read  (read             ) [ 000000000000000000000000000000]
stg_42                     (specinterface    ) [ 000000000000000000000000000000]
stg_43                     (specinterface    ) [ 000000000000000000000000000000]
stg_44                     (specinterface    ) [ 000000000000000000000000000000]
stg_45                     (specinterface    ) [ 000000000000000000000000000000]
stg_46                     (specinterface    ) [ 000000000000000000000000000000]
tmp                        (bitselect        ) [ 001000000000000000000000000000]
stg_48                     (br               ) [ 000000000000000000000000000000]
tmp_1_cast                 (partselect       ) [ 000100000000000000000000000000]
tmp_1                      (zext             ) [ 000000000000000000000000000000]
memory_inout_addr          (getelementptr    ) [ 000011111111000000000000000000]
p_rd_req                   (readreq          ) [ 000000000000000000000000000000]
stg_58                     (br               ) [ 000000001111000000000000000000]
indvar                     (phi              ) [ 000000000111000000000000000000]
exitcond                   (icmp             ) [ 000000000111000000000000000000]
empty                      (speclooptripcount) [ 000000000000000000000000000000]
indvar_next                (add              ) [ 000000001111000000000000000000]
stg_63                     (br               ) [ 000000000000000000000000000000]
memory_inout_addr_read     (read             ) [ 000000000101000000000000000000]
burstread_rbegin           (specregionbegin  ) [ 000000000000000000000000000000]
empty_4                    (specpipeline     ) [ 000000000000000000000000000000]
stg_67                     (specloopname     ) [ 000000000000000000000000000000]
tmp_3                      (zext             ) [ 000000000000000000000000000000]
block_in_int_addr          (getelementptr    ) [ 000000000000000000000000000000]
stg_70                     (store            ) [ 000000000000000000000000000000]
burstread_rend             (specregionend    ) [ 000000000000000000000000000000]
stg_72                     (br               ) [ 000000001111000000000000000000]
tmp_2                      (bitselect        ) [ 000000000000100000000000000000]
stg_74                     (br               ) [ 000000000000000000000000000000]
tmp_5_cast                 (partselect       ) [ 000000000000000000000000000000]
tmp_4                      (zext             ) [ 000000000000000000000000000000]
memory_inout_addr_1        (getelementptr    ) [ 000000000000011111111000000000]
p_rd_req1                  (readreq          ) [ 000000000000000000000000000000]
stg_84                     (br               ) [ 000000000000000001111000000000]
indvar8                    (phi              ) [ 000000000000000000111000000000]
exitcond1                  (icmp             ) [ 000000000000000000111000000000]
empty_5                    (speclooptripcount) [ 000000000000000000000000000000]
indvar_next9               (add              ) [ 000000000000000001111000000000]
stg_89                     (br               ) [ 000000000000000000000000000000]
memory_inout_addr_1_read   (read             ) [ 000000000000000000101000000000]
burstread_rbegin1          (specregionbegin  ) [ 000000000000000000000000000000]
empty_6                    (specpipeline     ) [ 000000000000000000000000000000]
stg_93                     (specloopname     ) [ 000000000000000000000000000000]
tmp_7                      (zext             ) [ 000000000000000000000000000000]
x_in_in_int_addr           (getelementptr    ) [ 000000000000000000000000000000]
stg_96                     (store            ) [ 000000000000000000000000000000]
burstread_rend16           (specregionend    ) [ 000000000000000000000000000000]
stg_98                     (br               ) [ 000000000000000001111000000000]
stg_100                    (call             ) [ 000000000000000000000000000000]
tmp_5                      (bitselect        ) [ 000000000000000000000011111111]
stg_102                    (br               ) [ 000000000000000000000000000000]
tmp_9_cast                 (partselect       ) [ 000000000000000000000000000000]
tmp_6                      (zext             ) [ 000000000000000000000000000000]
memory_inout_addr_2        (getelementptr    ) [ 000000000000000000000001111111]
p_wr_req                   (writereq         ) [ 000000000000000000000000000000]
stg_107                    (br               ) [ 000000000000000000000011110000]
indvar1                    (phi              ) [ 000000000000000000000001000000]
exitcond2                  (icmp             ) [ 000000000000000000000001110000]
empty_7                    (speclooptripcount) [ 000000000000000000000000000000]
indvar_next1               (add              ) [ 000000000000000000000011110000]
stg_112                    (br               ) [ 000000000000000000000000000000]
tmp_s                      (zext             ) [ 000000000000000000000000000000]
y_out_out_int_addr         (getelementptr    ) [ 000000000000000000000001100000]
y_out_out_int_load         (load             ) [ 000000000000000000000001010000]
burstwrite_rbegin          (specregionbegin  ) [ 000000000000000000000000000000]
empty_8                    (specpipeline     ) [ 000000000000000000000000000000]
stg_119                    (specloopname     ) [ 000000000000000000000000000000]
stg_120                    (write            ) [ 000000000000000000000000000000]
burstwrite_rend            (specregionend    ) [ 000000000000000000000000000000]
stg_122                    (br               ) [ 000000000000000000000011110000]
p_wr_resp                  (writeresp        ) [ 000000000000000000000000000000]
stg_127                    (br               ) [ 000000000000000000000000000000]
stg_128                    (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="byte_block_in_offset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="byte_block_in_offset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="byte_x_in_in_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="byte_x_in_in_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="byte_y_out_out_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="byte_y_out_out_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="memory_inout">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory_inout"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="block_in_int">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_in_int"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_in_in_int">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in_in_int"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="foo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1804"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_foo_IC_unsigned_AC_i"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_foo_IC_unsigned_AC_i_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="foo_foo_user"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_memory_inout_OC_y_ou"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="y_out_out_int_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_out_out_int/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="byte_y_out_out_offset_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="byte_x_in_in_offset_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="byte_block_in_offset_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_writeresp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="p_rd_req/3 p_rd_req1/12 p_wr_req/22 stg_120/25 p_wr_resp/26 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_read_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="7"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="memory_inout_addr_read/10 memory_inout_addr_1_read/19 "/>
</bind>
</comp>

<comp id="133" class="1004" name="block_in_int_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_in_int_addr/11 "/>
</bind>
</comp>

<comp id="140" class="1004" name="stg_70_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_70/11 "/>
</bind>
</comp>

<comp id="145" class="1004" name="x_in_in_int_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="3" slack="0"/>
<pin id="149" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_in_in_int_addr/20 "/>
</bind>
</comp>

<comp id="152" class="1004" name="stg_96_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_96/20 "/>
</bind>
</comp>

<comp id="157" class="1004" name="y_out_out_int_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_out_out_int_addr/23 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="166" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_out_out_int_load/23 "/>
</bind>
</comp>

<comp id="168" class="1005" name="indvar_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="1"/>
<pin id="170" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/9 "/>
</bind>
</comp>

<comp id="180" class="1005" name="indvar8_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="1"/>
<pin id="182" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar8 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="indvar8_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar8/18 "/>
</bind>
</comp>

<comp id="192" class="1005" name="indvar1_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="1"/>
<pin id="194" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar1 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar1_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="3" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar1/23 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_foo_foo_user_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_99/21 "/>
</bind>
</comp>

<comp id="212" class="1005" name="reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="memory_inout_addr_read memory_inout_addr_1_read "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_1_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="30" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="0" index="3" bw="6" slack="0"/>
<pin id="231" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="30" slack="1"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="memory_inout_addr_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="30" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memory_inout_addr/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="exitcond_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="3" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="252" class="1004" name="indvar_next_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/9 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="2"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="8"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_5_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="30" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="8"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="0" index="3" bw="6" slack="0"/>
<pin id="275" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_cast/12 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_4_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="30" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="283" class="1004" name="memory_inout_addr_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="30" slack="0"/>
<pin id="286" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memory_inout_addr_1/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="exitcond1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="0" index="1" bw="3" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/18 "/>
</bind>
</comp>

<comp id="296" class="1004" name="indvar_next9_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next9/18 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_7_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="2"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/20 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_5_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="16"/>
<pin id="310" dir="0" index="2" bw="6" slack="0"/>
<pin id="311" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/22 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_9_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="30" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="16"/>
<pin id="317" dir="0" index="2" bw="3" slack="0"/>
<pin id="318" dir="0" index="3" bw="6" slack="0"/>
<pin id="319" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9_cast/22 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_6_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="30" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/22 "/>
</bind>
</comp>

<comp id="327" class="1004" name="memory_inout_addr_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="30" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memory_inout_addr_2/22 "/>
</bind>
</comp>

<comp id="334" class="1004" name="exitcond2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="0" index="1" bw="3" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/23 "/>
</bind>
</comp>

<comp id="340" class="1004" name="indvar_next1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next1/23 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_s_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/23 "/>
</bind>
</comp>

<comp id="351" class="1005" name="byte_y_out_out_offset_read_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="16"/>
<pin id="353" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="byte_y_out_out_offset_read "/>
</bind>
</comp>

<comp id="357" class="1005" name="byte_x_in_in_offset_read_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="8"/>
<pin id="359" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="byte_x_in_in_offset_read "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_1_cast_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="30" slack="1"/>
<pin id="368" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="371" class="1005" name="memory_inout_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="memory_inout_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="exitcond_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="381" class="1005" name="indvar_next_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="0"/>
<pin id="383" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="389" class="1005" name="memory_inout_addr_1_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="memory_inout_addr_1 "/>
</bind>
</comp>

<comp id="395" class="1005" name="exitcond1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="indvar_next9_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next9 "/>
</bind>
</comp>

<comp id="404" class="1005" name="tmp_5_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="408" class="1005" name="memory_inout_addr_2_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2"/>
<pin id="410" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="memory_inout_addr_2 "/>
</bind>
</comp>

<comp id="413" class="1005" name="exitcond2_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="indvar_next1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="0"/>
<pin id="419" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next1 "/>
</bind>
</comp>

<comp id="422" class="1005" name="y_out_out_int_addr_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="3" slack="1"/>
<pin id="424" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_out_out_int_addr "/>
</bind>
</comp>

<comp id="427" class="1005" name="y_out_out_int_load_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_out_out_int_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="46" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="60" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="84" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="131"><net_src comp="92" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="132"><net_src comp="94" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="74" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="74" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="74" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="157" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="172" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="50" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="209"><net_src comp="82" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="8" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="125" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="112" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="112" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="239" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="250"><net_src comp="172" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="52" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="172" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="168" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="42" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="282"><net_src comp="270" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="6" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="279" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="283" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="294"><net_src comp="184" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="184" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="58" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="180" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="312"><net_src comp="38" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="40" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="320"><net_src comp="42" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="44" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="322"><net_src comp="40" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="326"><net_src comp="314" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="6" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="327" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="338"><net_src comp="196" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="52" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="196" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="58" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="196" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="354"><net_src comp="100" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="360"><net_src comp="106" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="369"><net_src comp="226" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="374"><net_src comp="239" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="380"><net_src comp="246" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="252" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="392"><net_src comp="283" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="398"><net_src comp="290" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="296" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="407"><net_src comp="307" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="327" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="416"><net_src comp="334" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="340" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="425"><net_src comp="157" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="430"><net_src comp="163" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: memory_inout | {25 }
  - Chain level:
	State 1
	State 2
		stg_48 : 1
	State 3
		memory_inout_addr : 1
		p_rd_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		exitcond : 1
		indvar_next : 1
		stg_63 : 2
	State 10
	State 11
		block_in_int_addr : 1
		stg_70 : 2
		burstread_rend : 1
	State 12
		stg_74 : 1
		tmp_4 : 1
		memory_inout_addr_1 : 2
		p_rd_req1 : 3
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		exitcond1 : 1
		indvar_next9 : 1
		stg_89 : 2
	State 19
	State 20
		x_in_in_int_addr : 1
		stg_96 : 2
		burstread_rend16 : 1
	State 21
	State 22
		stg_102 : 1
		tmp_6 : 1
		memory_inout_addr_2 : 2
		p_wr_req : 3
	State 23
		exitcond2 : 1
		indvar_next1 : 1
		stg_112 : 2
		tmp_s : 1
		y_out_out_int_addr : 2
		y_out_out_int_load : 3
	State 24
	State 25
		burstwrite_rend : 1
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|   call   | grp_foo_foo_user_fu_203 |    2    |  9.426  |   424   |   539   |
|----------|-------------------------|---------|---------|---------|---------|
|          |    indvar_next_fu_252   |    0    |    0    |    0    |    3    |
|    add   |   indvar_next9_fu_296   |    0    |    0    |    0    |    3    |
|          |   indvar_next1_fu_340   |    0    |    0    |    0    |    3    |
|----------|-------------------------|---------|---------|---------|---------|
|          |     exitcond_fu_246     |    0    |    0    |    0    |    2    |
|   icmp   |     exitcond1_fu_290    |    0    |    0    |    0    |    2    |
|          |     exitcond2_fu_334    |    0    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|---------|
|          |     grp_read_fu_100     |    0    |    0    |    0    |    0    |
|   read   |     grp_read_fu_106     |    0    |    0    |    0    |    0    |
|          |     grp_read_fu_112     |    0    |    0    |    0    |    0    |
|          |     grp_read_fu_125     |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
| writeresp|   grp_writeresp_fu_118  |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |        tmp_fu_218       |    0    |    0    |    0    |    0    |
| bitselect|       tmp_2_fu_263      |    0    |    0    |    0    |    0    |
|          |       tmp_5_fu_307      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |    tmp_1_cast_fu_226    |    0    |    0    |    0    |    0    |
|partselect|    tmp_5_cast_fu_270    |    0    |    0    |    0    |    0    |
|          |    tmp_9_cast_fu_314    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |       tmp_1_fu_236      |    0    |    0    |    0    |    0    |
|          |       tmp_3_fu_258      |    0    |    0    |    0    |    0    |
|   zext   |       tmp_4_fu_279      |    0    |    0    |    0    |    0    |
|          |       tmp_7_fu_302      |    0    |    0    |    0    |    0    |
|          |       tmp_6_fu_323      |    0    |    0    |    0    |    0    |
|          |       tmp_s_fu_346      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    2    |  9.426  |   424   |   554   |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
| block_in_int|    0   |   64   |    3   |
| x_in_in_int |    0   |   64   |    3   |
|y_out_out_int|    0   |   64   |    3   |
+-------------+--------+--------+--------+
|    Total    |    0   |   192  |    9   |
+-------------+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
| byte_x_in_in_offset_read_reg_357 |   32   |
|byte_y_out_out_offset_read_reg_351|   32   |
|         exitcond1_reg_395        |    1   |
|         exitcond2_reg_413        |    1   |
|         exitcond_reg_377         |    1   |
|          indvar1_reg_192         |    3   |
|          indvar8_reg_180         |    3   |
|       indvar_next1_reg_417       |    3   |
|       indvar_next9_reg_399       |    3   |
|        indvar_next_reg_381       |    3   |
|          indvar_reg_168          |    3   |
|    memory_inout_addr_1_reg_389   |   32   |
|    memory_inout_addr_2_reg_408   |   32   |
|     memory_inout_addr_reg_371    |   32   |
|              reg_212             |   32   |
|        tmp_1_cast_reg_366        |   30   |
|           tmp_5_reg_404          |    1   |
|    y_out_out_int_addr_reg_422    |    3   |
|    y_out_out_int_load_reg_427    |   32   |
+----------------------------------+--------+
|               Total              |   279  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_118 |  p0  |   4  |   1  |    4   ||    1    |
| grp_writeresp_fu_118 |  p1  |   6  |  32  |   192  ||    32   |
| grp_writeresp_fu_118 |  p2  |   2  |  32  |   64   ||    32   |
|    grp_read_fu_125   |  p1  |   2  |  32  |   64   ||    32   |
|   grp_access_fu_163  |  p0  |   2  |   3  |    6   ||    3    |
|    indvar_reg_168    |  p0  |   2  |   3  |    6   ||    3    |
|    indvar8_reg_180   |  p0  |   2  |   3  |    6   ||    3    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   342  ||  11.365 ||   106   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    9   |   424  |   554  |
|   Memory  |    0   |    -   |    -   |   192  |    9   |
|Multiplexer|    -   |    -   |   11   |    -   |   106  |
|  Register |    -   |    -   |    -   |   279  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   20   |   895  |   669  |
+-----------+--------+--------+--------+--------+--------+
