# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
cd /home/ms22.21/dlxTest/dlx
vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/packages/globals.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:46:23 on Oct 17,2022
# vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/packages/globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package globals
# End time: 17:46:23 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/packages/myTypes.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:46:24 on Oct 17,2022
# vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/packages/myTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling package myTypes
# End time: 17:46:24 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Control_Unit/CU_HW.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:46:30 on Oct 17,2022
# vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Control_Unit/CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity CU_HARDWIRED
# -- Compiling architecture BEHAVIORAL of CU_HARDWIRED
vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Control_Unit/CU_HW.vhd
# End time: 17:46:30 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:46:30 on Oct 17,2022
# vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Control_Unit/CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity CU_HARDWIRED
# -- Compiling architecture BEHAVIORAL of CU_HARDWIRED
# End time: 17:46:30 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Control_Unit/CU_HW.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:46:39 on Oct 17,2022
# vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Control_Unit/CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity CU_HARDWIRED
# -- Compiling architecture BEHAVIORAL of CU_HARDWIRED
# End time: 17:46:39 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Components/2to1mux/nand2.vhd /home/ms22.21/dlxTest/dlx/Components/2to1mux/mux21_generic.vhd /home/ms22.21/dlxTest/dlx/Components/2to1mux/inverter.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:46:53 on Oct 17,2022
# vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Components/2to1mux/nand2.vhd /home/ms22.21/dlxTest/dlx/Components/2to1mux/mux21_generic.vhd /home/ms22.21/dlxTest/dlx/Components/2to1mux/inverter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity NAND2
# -- Compiling architecture behavioral of NAND2
# -- Compiling entity MUX21_GENERIC
# -- Compiling architecture structural of MUX21_GENERIC
# -- Compiling entity IVX
# -- Compiling architecture behavioral of IVX
# End time: 17:46:53 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Components/3to1mux/mux3to1_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:46:58 on Oct 17,2022
# vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Components/3to1mux/mux3to1_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package globals
# -- Compiling entity MUX31_GENERIC
# -- Compiling architecture behavioural of MUX31_GENERIC
# End time: 17:46:58 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Components/ComparatorDecodeUnit/comparatorDU.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:47:03 on Oct 17,2022
# vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Components/ComparatorDecodeUnit/comparatorDU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity COMPARATORDU
# -- Compiling architecture BEHAVIOURAL of COMPARATORDU
# End time: 17:47:03 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Components/Memories/DRAM/DRAM.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:47:08 on Oct 17,2022
# vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Components/Memories/DRAM/DRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package globals
# -- Compiling entity DRAM
# -- Compiling architecture BEHAVIORAL of DRAM
# ** Error: /home/ms22.21/dlxTest/dlx/Components/Memories/DRAM/DRAM.vhd(26): Illegal target for signal assignment.
# ** Error: /home/ms22.21/dlxTest/dlx/Components/Memories/DRAM/DRAM.vhd(26): (vcom-1136) Unknown identifier "tmp".
# ** Error: /home/ms22.21/dlxTest/dlx/Components/Memories/DRAM/DRAM.vhd(36): (vcom-1136) Unknown identifier "tmp".
# ** Error: /home/ms22.21/dlxTest/dlx/Components/Memories/DRAM/DRAM.vhd(38): (vcom-1136) Unknown identifier "tmp".
# ** Error: /home/ms22.21/dlxTest/dlx/Components/Memories/DRAM/DRAM.vhd(44): (vcom-1136) Unknown identifier "tmp".
# ** Error: /home/ms22.21/dlxTest/dlx/Components/Memories/DRAM/DRAM.vhd(45): (vcom-1136) Unknown identifier "tmp".
# ** Note: /home/ms22.21/dlxTest/dlx/Components/Memories/DRAM/DRAM.vhd(53): VHDL Compiler exiting
# End time: 17:47:08 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Components/Memories/IRAM/IRAM.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:47:25 on Oct 17,2022
# vcom -reportprogress 300 -work work /home/ms22.21/dlxTest/dlx/Components/Memories/IRAM/IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package globals
# -- Loading package myTypes
# -- Compiling entity IRAM
# -- Compiling architecture behavioural of IRAM
# -- Compiling configuration CFG_IRAM_BEHAVIORAL
# -- Loading entity IRAM
# -- Loading architecture behavioural of IRAM
# End time: 17:47:25 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
