
TSC_firstSteps.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033a8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  08003468  08003468  00004468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800358c  0800358c  0000502c  2**0
                  CONTENTS
  4 .ARM          00000000  0800358c  0800358c  0000502c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800358c  0800358c  0000502c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800358c  0800358c  0000458c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003590  08003590  00004590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  08003594  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  2000002c  080035c0  0000502c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000154  080035c0  00005154  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000502c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d1fd  00000000  00000000  00005054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024a9  00000000  00000000  00012251  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000930  00000000  00000000  00014700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006de  00000000  00000000  00015030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a3a0  00000000  00000000  0001570e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f04a  00000000  00000000  0002faae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000920a0  00000000  00000000  0003eaf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d0b98  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d3c  00000000  00000000  000d0bdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000d2918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000002c 	.word	0x2000002c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003450 	.word	0x08003450

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000030 	.word	0x20000030
 8000104:	08003450 	.word	0x08003450

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fb26 	bl	8000874 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f814 	bl	8000254 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f8dc 	bl	80003e8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000230:	f000 f8aa 	bl	8000388 <MX_USART2_UART_Init>
  MX_TSC_Init();
 8000234:	f000 f862 	bl	80002fc <MX_TSC_Init>
  MX_TOUCHSENSING_Init();
 8000238:	f003 f884 	bl	8003344 <MX_TOUCHSENSING_Init>
  /* USER CODE BEGIN 2 */
  tsl_user_Init();
 800023c:	f003 f88a 	bl	8003354 <tsl_user_Init>
  {
	  //tsl_status =tsl_user_Exec();
	  //if(tsl_status != TSL_USER_STATUS_BUSY){
		  //Process_Sensors(tsl_status);

	  HAL_Delay(1000);
 8000240:	23fa      	movs	r3, #250	@ 0xfa
 8000242:	009b      	lsls	r3, r3, #2
 8000244:	0018      	movs	r0, r3
 8000246:	f000 fb79 	bl	800093c <HAL_Delay>
	  Process_Sensors(TSL_USER_STATUS_OK_ECS_ON);
 800024a:	2002      	movs	r0, #2
 800024c:	f000 f95e 	bl	800050c <Process_Sensors>
	  HAL_Delay(1000);
 8000250:	46c0      	nop			@ (mov r8, r8)
 8000252:	e7f5      	b.n	8000240 <main+0x20>

08000254 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000254:	b590      	push	{r4, r7, lr}
 8000256:	b099      	sub	sp, #100	@ 0x64
 8000258:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800025a:	242c      	movs	r4, #44	@ 0x2c
 800025c:	193b      	adds	r3, r7, r4
 800025e:	0018      	movs	r0, r3
 8000260:	2334      	movs	r3, #52	@ 0x34
 8000262:	001a      	movs	r2, r3
 8000264:	2100      	movs	r1, #0
 8000266:	f003 f8c6 	bl	80033f6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800026a:	231c      	movs	r3, #28
 800026c:	18fb      	adds	r3, r7, r3
 800026e:	0018      	movs	r0, r3
 8000270:	2310      	movs	r3, #16
 8000272:	001a      	movs	r2, r3
 8000274:	2100      	movs	r1, #0
 8000276:	f003 f8be 	bl	80033f6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800027a:	003b      	movs	r3, r7
 800027c:	0018      	movs	r0, r3
 800027e:	231c      	movs	r3, #28
 8000280:	001a      	movs	r2, r3
 8000282:	2100      	movs	r1, #0
 8000284:	f003 f8b7 	bl	80033f6 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 8000288:	193b      	adds	r3, r7, r4
 800028a:	2220      	movs	r2, #32
 800028c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800028e:	193b      	adds	r3, r7, r4
 8000290:	2201      	movs	r2, #1
 8000292:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000294:	193b      	adds	r3, r7, r4
 8000296:	2200      	movs	r2, #0
 8000298:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800029a:	193b      	adds	r3, r7, r4
 800029c:	0018      	movs	r0, r3
 800029e:	f000 fe1d 	bl	8000edc <HAL_RCC_OscConfig>
 80002a2:	1e03      	subs	r3, r0, #0
 80002a4:	d001      	beq.n	80002aa <SystemClock_Config+0x56>
  {
    Error_Handler();
 80002a6:	f000 f96d 	bl	8000584 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002aa:	211c      	movs	r1, #28
 80002ac:	187b      	adds	r3, r7, r1
 80002ae:	2207      	movs	r2, #7
 80002b0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80002b2:	187b      	adds	r3, r7, r1
 80002b4:	2203      	movs	r2, #3
 80002b6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b8:	187b      	adds	r3, r7, r1
 80002ba:	2200      	movs	r2, #0
 80002bc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002be:	187b      	adds	r3, r7, r1
 80002c0:	2200      	movs	r2, #0
 80002c2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002c4:	187b      	adds	r3, r7, r1
 80002c6:	2101      	movs	r1, #1
 80002c8:	0018      	movs	r0, r3
 80002ca:	f001 f98d 	bl	80015e8 <HAL_RCC_ClockConfig>
 80002ce:	1e03      	subs	r3, r0, #0
 80002d0:	d001      	beq.n	80002d6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002d2:	f000 f957 	bl	8000584 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80002d6:	003b      	movs	r3, r7
 80002d8:	2202      	movs	r2, #2
 80002da:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80002dc:	003b      	movs	r3, r7
 80002de:	2200      	movs	r2, #0
 80002e0:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002e2:	003b      	movs	r3, r7
 80002e4:	0018      	movs	r0, r3
 80002e6:	f001 faeb 	bl	80018c0 <HAL_RCCEx_PeriphCLKConfig>
 80002ea:	1e03      	subs	r3, r0, #0
 80002ec:	d001      	beq.n	80002f2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80002ee:	f000 f949 	bl	8000584 <Error_Handler>
  }
}
 80002f2:	46c0      	nop			@ (mov r8, r8)
 80002f4:	46bd      	mov	sp, r7
 80002f6:	b019      	add	sp, #100	@ 0x64
 80002f8:	bd90      	pop	{r4, r7, pc}
	...

080002fc <MX_TSC_Init>:
  * @brief TSC Initialization Function
  * @param None
  * @retval None
  */
static void MX_TSC_Init(void)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	af00      	add	r7, sp, #0

  /* USER CODE END TSC_Init 1 */

  /** Configure the TSC peripheral
  */
  htsc.Instance = TSC;
 8000300:	4b1e      	ldr	r3, [pc, #120]	@ (800037c <MX_TSC_Init+0x80>)
 8000302:	4a1f      	ldr	r2, [pc, #124]	@ (8000380 <MX_TSC_Init+0x84>)
 8000304:	601a      	str	r2, [r3, #0]
  htsc.Init.CTPulseHighLength = TSC_CTPH_6CYCLES;
 8000306:	4b1d      	ldr	r3, [pc, #116]	@ (800037c <MX_TSC_Init+0x80>)
 8000308:	22a0      	movs	r2, #160	@ 0xa0
 800030a:	05d2      	lsls	r2, r2, #23
 800030c:	605a      	str	r2, [r3, #4]
  htsc.Init.CTPulseLowLength = TSC_CTPL_6CYCLES;
 800030e:	4b1b      	ldr	r3, [pc, #108]	@ (800037c <MX_TSC_Init+0x80>)
 8000310:	22a0      	movs	r2, #160	@ 0xa0
 8000312:	04d2      	lsls	r2, r2, #19
 8000314:	609a      	str	r2, [r3, #8]
  htsc.Init.SpreadSpectrum = DISABLE;
 8000316:	4b19      	ldr	r3, [pc, #100]	@ (800037c <MX_TSC_Init+0x80>)
 8000318:	2200      	movs	r2, #0
 800031a:	731a      	strb	r2, [r3, #12]
  htsc.Init.SpreadSpectrumDeviation = 1;
 800031c:	4b17      	ldr	r3, [pc, #92]	@ (800037c <MX_TSC_Init+0x80>)
 800031e:	2201      	movs	r2, #1
 8000320:	611a      	str	r2, [r3, #16]
  htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 8000322:	4b16      	ldr	r3, [pc, #88]	@ (800037c <MX_TSC_Init+0x80>)
 8000324:	2200      	movs	r2, #0
 8000326:	615a      	str	r2, [r3, #20]
  htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 8000328:	4b14      	ldr	r3, [pc, #80]	@ (800037c <MX_TSC_Init+0x80>)
 800032a:	2280      	movs	r2, #128	@ 0x80
 800032c:	0192      	lsls	r2, r2, #6
 800032e:	619a      	str	r2, [r3, #24]
  htsc.Init.MaxCountValue = TSC_MCV_16383;
 8000330:	4b12      	ldr	r3, [pc, #72]	@ (800037c <MX_TSC_Init+0x80>)
 8000332:	22c0      	movs	r2, #192	@ 0xc0
 8000334:	61da      	str	r2, [r3, #28]
  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 8000336:	4b11      	ldr	r3, [pc, #68]	@ (800037c <MX_TSC_Init+0x80>)
 8000338:	2200      	movs	r2, #0
 800033a:	621a      	str	r2, [r3, #32]
  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 800033c:	4b0f      	ldr	r3, [pc, #60]	@ (800037c <MX_TSC_Init+0x80>)
 800033e:	2200      	movs	r2, #0
 8000340:	625a      	str	r2, [r3, #36]	@ 0x24
  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 8000342:	4b0e      	ldr	r3, [pc, #56]	@ (800037c <MX_TSC_Init+0x80>)
 8000344:	2200      	movs	r2, #0
 8000346:	629a      	str	r2, [r3, #40]	@ 0x28
  htsc.Init.MaxCountInterrupt = DISABLE;
 8000348:	4b0c      	ldr	r3, [pc, #48]	@ (800037c <MX_TSC_Init+0x80>)
 800034a:	222c      	movs	r2, #44	@ 0x2c
 800034c:	2100      	movs	r1, #0
 800034e:	5499      	strb	r1, [r3, r2]
  htsc.Init.ChannelIOs = TSC_GROUP6_IO2;
 8000350:	4b0a      	ldr	r3, [pc, #40]	@ (800037c <MX_TSC_Init+0x80>)
 8000352:	2280      	movs	r2, #128	@ 0x80
 8000354:	0392      	lsls	r2, r2, #14
 8000356:	631a      	str	r2, [r3, #48]	@ 0x30
  htsc.Init.ShieldIOs = TSC_GROUP1_IO1;
 8000358:	4b08      	ldr	r3, [pc, #32]	@ (800037c <MX_TSC_Init+0x80>)
 800035a:	2201      	movs	r2, #1
 800035c:	635a      	str	r2, [r3, #52]	@ 0x34
  htsc.Init.SamplingIOs = TSC_GROUP1_IO2|TSC_GROUP6_IO1;
 800035e:	4b07      	ldr	r3, [pc, #28]	@ (800037c <MX_TSC_Init+0x80>)
 8000360:	4a08      	ldr	r2, [pc, #32]	@ (8000384 <MX_TSC_Init+0x88>)
 8000362:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 8000364:	4b05      	ldr	r3, [pc, #20]	@ (800037c <MX_TSC_Init+0x80>)
 8000366:	0018      	movs	r0, r3
 8000368:	f001 fba8 	bl	8001abc <HAL_TSC_Init>
 800036c:	1e03      	subs	r3, r0, #0
 800036e:	d001      	beq.n	8000374 <MX_TSC_Init+0x78>
  {
    Error_Handler();
 8000370:	f000 f908 	bl	8000584 <Error_Handler>
  }
  /* USER CODE BEGIN TSC_Init 2 */

  /* USER CODE END TSC_Init 2 */

}
 8000374:	46c0      	nop			@ (mov r8, r8)
 8000376:	46bd      	mov	sp, r7
 8000378:	bd80      	pop	{r7, pc}
 800037a:	46c0      	nop			@ (mov r8, r8)
 800037c:	20000048 	.word	0x20000048
 8000380:	40024000 	.word	0x40024000
 8000384:	00100002 	.word	0x00100002

08000388 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800038c:	4b14      	ldr	r3, [pc, #80]	@ (80003e0 <MX_USART2_UART_Init+0x58>)
 800038e:	4a15      	ldr	r2, [pc, #84]	@ (80003e4 <MX_USART2_UART_Init+0x5c>)
 8000390:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000392:	4b13      	ldr	r3, [pc, #76]	@ (80003e0 <MX_USART2_UART_Init+0x58>)
 8000394:	2296      	movs	r2, #150	@ 0x96
 8000396:	0212      	lsls	r2, r2, #8
 8000398:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800039a:	4b11      	ldr	r3, [pc, #68]	@ (80003e0 <MX_USART2_UART_Init+0x58>)
 800039c:	2200      	movs	r2, #0
 800039e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003a0:	4b0f      	ldr	r3, [pc, #60]	@ (80003e0 <MX_USART2_UART_Init+0x58>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003a6:	4b0e      	ldr	r3, [pc, #56]	@ (80003e0 <MX_USART2_UART_Init+0x58>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003ac:	4b0c      	ldr	r3, [pc, #48]	@ (80003e0 <MX_USART2_UART_Init+0x58>)
 80003ae:	220c      	movs	r2, #12
 80003b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003b2:	4b0b      	ldr	r3, [pc, #44]	@ (80003e0 <MX_USART2_UART_Init+0x58>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003b8:	4b09      	ldr	r3, [pc, #36]	@ (80003e0 <MX_USART2_UART_Init+0x58>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003be:	4b08      	ldr	r3, [pc, #32]	@ (80003e0 <MX_USART2_UART_Init+0x58>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003c4:	4b06      	ldr	r3, [pc, #24]	@ (80003e0 <MX_USART2_UART_Init+0x58>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003ca:	4b05      	ldr	r3, [pc, #20]	@ (80003e0 <MX_USART2_UART_Init+0x58>)
 80003cc:	0018      	movs	r0, r3
 80003ce:	f001 fc51 	bl	8001c74 <HAL_UART_Init>
 80003d2:	1e03      	subs	r3, r0, #0
 80003d4:	d001      	beq.n	80003da <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80003d6:	f000 f8d5 	bl	8000584 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003da:	46c0      	nop			@ (mov r8, r8)
 80003dc:	46bd      	mov	sp, r7
 80003de:	bd80      	pop	{r7, pc}
 80003e0:	2000008c 	.word	0x2000008c
 80003e4:	40004400 	.word	0x40004400

080003e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003e8:	b590      	push	{r4, r7, lr}
 80003ea:	b08b      	sub	sp, #44	@ 0x2c
 80003ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ee:	2414      	movs	r4, #20
 80003f0:	193b      	adds	r3, r7, r4
 80003f2:	0018      	movs	r0, r3
 80003f4:	2314      	movs	r3, #20
 80003f6:	001a      	movs	r2, r3
 80003f8:	2100      	movs	r1, #0
 80003fa:	f002 fffc 	bl	80033f6 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003fe:	4b40      	ldr	r3, [pc, #256]	@ (8000500 <MX_GPIO_Init+0x118>)
 8000400:	695a      	ldr	r2, [r3, #20]
 8000402:	4b3f      	ldr	r3, [pc, #252]	@ (8000500 <MX_GPIO_Init+0x118>)
 8000404:	2180      	movs	r1, #128	@ 0x80
 8000406:	0309      	lsls	r1, r1, #12
 8000408:	430a      	orrs	r2, r1
 800040a:	615a      	str	r2, [r3, #20]
 800040c:	4b3c      	ldr	r3, [pc, #240]	@ (8000500 <MX_GPIO_Init+0x118>)
 800040e:	695a      	ldr	r2, [r3, #20]
 8000410:	2380      	movs	r3, #128	@ 0x80
 8000412:	031b      	lsls	r3, r3, #12
 8000414:	4013      	ands	r3, r2
 8000416:	613b      	str	r3, [r7, #16]
 8000418:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800041a:	4b39      	ldr	r3, [pc, #228]	@ (8000500 <MX_GPIO_Init+0x118>)
 800041c:	695a      	ldr	r2, [r3, #20]
 800041e:	4b38      	ldr	r3, [pc, #224]	@ (8000500 <MX_GPIO_Init+0x118>)
 8000420:	2180      	movs	r1, #128	@ 0x80
 8000422:	03c9      	lsls	r1, r1, #15
 8000424:	430a      	orrs	r2, r1
 8000426:	615a      	str	r2, [r3, #20]
 8000428:	4b35      	ldr	r3, [pc, #212]	@ (8000500 <MX_GPIO_Init+0x118>)
 800042a:	695a      	ldr	r2, [r3, #20]
 800042c:	2380      	movs	r3, #128	@ 0x80
 800042e:	03db      	lsls	r3, r3, #15
 8000430:	4013      	ands	r3, r2
 8000432:	60fb      	str	r3, [r7, #12]
 8000434:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000436:	4b32      	ldr	r3, [pc, #200]	@ (8000500 <MX_GPIO_Init+0x118>)
 8000438:	695a      	ldr	r2, [r3, #20]
 800043a:	4b31      	ldr	r3, [pc, #196]	@ (8000500 <MX_GPIO_Init+0x118>)
 800043c:	2180      	movs	r1, #128	@ 0x80
 800043e:	0289      	lsls	r1, r1, #10
 8000440:	430a      	orrs	r2, r1
 8000442:	615a      	str	r2, [r3, #20]
 8000444:	4b2e      	ldr	r3, [pc, #184]	@ (8000500 <MX_GPIO_Init+0x118>)
 8000446:	695a      	ldr	r2, [r3, #20]
 8000448:	2380      	movs	r3, #128	@ 0x80
 800044a:	029b      	lsls	r3, r3, #10
 800044c:	4013      	ands	r3, r2
 800044e:	60bb      	str	r3, [r7, #8]
 8000450:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000452:	4b2b      	ldr	r3, [pc, #172]	@ (8000500 <MX_GPIO_Init+0x118>)
 8000454:	695a      	ldr	r2, [r3, #20]
 8000456:	4b2a      	ldr	r3, [pc, #168]	@ (8000500 <MX_GPIO_Init+0x118>)
 8000458:	2180      	movs	r1, #128	@ 0x80
 800045a:	02c9      	lsls	r1, r1, #11
 800045c:	430a      	orrs	r2, r1
 800045e:	615a      	str	r2, [r3, #20]
 8000460:	4b27      	ldr	r3, [pc, #156]	@ (8000500 <MX_GPIO_Init+0x118>)
 8000462:	695a      	ldr	r2, [r3, #20]
 8000464:	2380      	movs	r3, #128	@ 0x80
 8000466:	02db      	lsls	r3, r3, #11
 8000468:	4013      	ands	r3, r2
 800046a:	607b      	str	r3, [r7, #4]
 800046c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800046e:	2390      	movs	r3, #144	@ 0x90
 8000470:	05db      	lsls	r3, r3, #23
 8000472:	2200      	movs	r2, #0
 8000474:	2120      	movs	r1, #32
 8000476:	0018      	movs	r0, r3
 8000478:	f000 fcf7 	bl	8000e6a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 800047c:	4b21      	ldr	r3, [pc, #132]	@ (8000504 <MX_GPIO_Init+0x11c>)
 800047e:	2200      	movs	r2, #0
 8000480:	2104      	movs	r1, #4
 8000482:	0018      	movs	r0, r3
 8000484:	f000 fcf1 	bl	8000e6a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000488:	193b      	adds	r3, r7, r4
 800048a:	2280      	movs	r2, #128	@ 0x80
 800048c:	0192      	lsls	r2, r2, #6
 800048e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000490:	193b      	adds	r3, r7, r4
 8000492:	2284      	movs	r2, #132	@ 0x84
 8000494:	0392      	lsls	r2, r2, #14
 8000496:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000498:	193b      	adds	r3, r7, r4
 800049a:	2200      	movs	r2, #0
 800049c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800049e:	193b      	adds	r3, r7, r4
 80004a0:	4a19      	ldr	r2, [pc, #100]	@ (8000508 <MX_GPIO_Init+0x120>)
 80004a2:	0019      	movs	r1, r3
 80004a4:	0010      	movs	r0, r2
 80004a6:	f000 fb4b 	bl	8000b40 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 80004aa:	193b      	adds	r3, r7, r4
 80004ac:	2220      	movs	r2, #32
 80004ae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004b0:	193b      	adds	r3, r7, r4
 80004b2:	2201      	movs	r2, #1
 80004b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b6:	193b      	adds	r3, r7, r4
 80004b8:	2200      	movs	r2, #0
 80004ba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004bc:	193b      	adds	r3, r7, r4
 80004be:	2200      	movs	r2, #0
 80004c0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 80004c2:	193a      	adds	r2, r7, r4
 80004c4:	2390      	movs	r3, #144	@ 0x90
 80004c6:	05db      	lsls	r3, r3, #23
 80004c8:	0011      	movs	r1, r2
 80004ca:	0018      	movs	r0, r3
 80004cc:	f000 fb38 	bl	8000b40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80004d0:	0021      	movs	r1, r4
 80004d2:	187b      	adds	r3, r7, r1
 80004d4:	2204      	movs	r2, #4
 80004d6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004d8:	187b      	adds	r3, r7, r1
 80004da:	2201      	movs	r2, #1
 80004dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004de:	187b      	adds	r3, r7, r1
 80004e0:	2200      	movs	r2, #0
 80004e2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004e4:	187b      	adds	r3, r7, r1
 80004e6:	2200      	movs	r2, #0
 80004e8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004ea:	187b      	adds	r3, r7, r1
 80004ec:	4a05      	ldr	r2, [pc, #20]	@ (8000504 <MX_GPIO_Init+0x11c>)
 80004ee:	0019      	movs	r1, r3
 80004f0:	0010      	movs	r0, r2
 80004f2:	f000 fb25 	bl	8000b40 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004f6:	46c0      	nop			@ (mov r8, r8)
 80004f8:	46bd      	mov	sp, r7
 80004fa:	b00b      	add	sp, #44	@ 0x2c
 80004fc:	bd90      	pop	{r4, r7, pc}
 80004fe:	46c0      	nop			@ (mov r8, r8)
 8000500:	40021000 	.word	0x40021000
 8000504:	48000400 	.word	0x48000400
 8000508:	48000800 	.word	0x48000800

0800050c <Process_Sensors>:

/* USER CODE BEGIN 4 */
void Process_Sensors(tsl_user_status_t status){
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	0002      	movs	r2, r0
 8000514:	1dfb      	adds	r3, r7, #7
 8000516:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)){
 8000518:	2380      	movs	r3, #128	@ 0x80
 800051a:	019b      	lsls	r3, r3, #6
 800051c:	4a17      	ldr	r2, [pc, #92]	@ (800057c <Process_Sensors+0x70>)
 800051e:	0019      	movs	r1, r3
 8000520:	0010      	movs	r0, r2
 8000522:	f000 fc85 	bl	8000e30 <HAL_GPIO_ReadPin>
 8000526:	1e03      	subs	r3, r0, #0
 8000528:	d107      	bne.n	800053a <Process_Sensors+0x2e>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 800052a:	2390      	movs	r3, #144	@ 0x90
 800052c:	05db      	lsls	r3, r3, #23
 800052e:	2201      	movs	r2, #1
 8000530:	2120      	movs	r1, #32
 8000532:	0018      	movs	r0, r3
 8000534:	f000 fc99 	bl	8000e6a <HAL_GPIO_WritePin>
 8000538:	e006      	b.n	8000548 <Process_Sensors+0x3c>
	}
//	if (MyTKeys[0].p_Data->StateId == TSL_STATEID_DEB_DETECT) HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
	else HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800053a:	2390      	movs	r3, #144	@ 0x90
 800053c:	05db      	lsls	r3, r3, #23
 800053e:	2200      	movs	r2, #0
 8000540:	2120      	movs	r1, #32
 8000542:	0018      	movs	r0, r3
 8000544:	f000 fc91 	bl	8000e6a <HAL_GPIO_WritePin>

	switch(status){
 8000548:	1dfb      	adds	r3, r7, #7
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	2b02      	cmp	r3, #2
 800054e:	d008      	beq.n	8000562 <Process_Sensors+0x56>
 8000550:	2b03      	cmp	r3, #3
 8000552:	d10d      	bne.n	8000570 <Process_Sensors+0x64>

	case TSL_USER_STATUS_OK_ECS_OFF:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8000554:	4b0a      	ldr	r3, [pc, #40]	@ (8000580 <Process_Sensors+0x74>)
 8000556:	2200      	movs	r2, #0
 8000558:	2104      	movs	r1, #4
 800055a:	0018      	movs	r0, r3
 800055c:	f000 fc85 	bl	8000e6a <HAL_GPIO_WritePin>
		break;
 8000560:	e007      	b.n	8000572 <Process_Sensors+0x66>

	case TSL_USER_STATUS_OK_ECS_ON:
		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8000562:	2390      	movs	r3, #144	@ 0x90
 8000564:	05db      	lsls	r3, r3, #23
 8000566:	2120      	movs	r1, #32
 8000568:	0018      	movs	r0, r3
 800056a:	f000 fc9b 	bl	8000ea4 <HAL_GPIO_TogglePin>
		break;
 800056e:	e000      	b.n	8000572 <Process_Sensors+0x66>

	default:
		break;
 8000570:	46c0      	nop			@ (mov r8, r8)
	}

}
 8000572:	46c0      	nop			@ (mov r8, r8)
 8000574:	46bd      	mov	sp, r7
 8000576:	b002      	add	sp, #8
 8000578:	bd80      	pop	{r7, pc}
 800057a:	46c0      	nop			@ (mov r8, r8)
 800057c:	48000800 	.word	0x48000800
 8000580:	48000400 	.word	0x48000400

08000584 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000588:	b672      	cpsid	i
}
 800058a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800058c:	46c0      	nop			@ (mov r8, r8)
 800058e:	e7fd      	b.n	800058c <Error_Handler+0x8>

08000590 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000596:	4b0f      	ldr	r3, [pc, #60]	@ (80005d4 <HAL_MspInit+0x44>)
 8000598:	699a      	ldr	r2, [r3, #24]
 800059a:	4b0e      	ldr	r3, [pc, #56]	@ (80005d4 <HAL_MspInit+0x44>)
 800059c:	2101      	movs	r1, #1
 800059e:	430a      	orrs	r2, r1
 80005a0:	619a      	str	r2, [r3, #24]
 80005a2:	4b0c      	ldr	r3, [pc, #48]	@ (80005d4 <HAL_MspInit+0x44>)
 80005a4:	699b      	ldr	r3, [r3, #24]
 80005a6:	2201      	movs	r2, #1
 80005a8:	4013      	ands	r3, r2
 80005aa:	607b      	str	r3, [r7, #4]
 80005ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ae:	4b09      	ldr	r3, [pc, #36]	@ (80005d4 <HAL_MspInit+0x44>)
 80005b0:	69da      	ldr	r2, [r3, #28]
 80005b2:	4b08      	ldr	r3, [pc, #32]	@ (80005d4 <HAL_MspInit+0x44>)
 80005b4:	2180      	movs	r1, #128	@ 0x80
 80005b6:	0549      	lsls	r1, r1, #21
 80005b8:	430a      	orrs	r2, r1
 80005ba:	61da      	str	r2, [r3, #28]
 80005bc:	4b05      	ldr	r3, [pc, #20]	@ (80005d4 <HAL_MspInit+0x44>)
 80005be:	69da      	ldr	r2, [r3, #28]
 80005c0:	2380      	movs	r3, #128	@ 0x80
 80005c2:	055b      	lsls	r3, r3, #21
 80005c4:	4013      	ands	r3, r2
 80005c6:	603b      	str	r3, [r7, #0]
 80005c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005ca:	46c0      	nop			@ (mov r8, r8)
 80005cc:	46bd      	mov	sp, r7
 80005ce:	b002      	add	sp, #8
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	46c0      	nop			@ (mov r8, r8)
 80005d4:	40021000 	.word	0x40021000

080005d8 <HAL_TSC_MspInit>:
* This function configures the hardware resources used in this example
* @param htsc: TSC handle pointer
* @retval None
*/
void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc)
{
 80005d8:	b590      	push	{r4, r7, lr}
 80005da:	b08b      	sub	sp, #44	@ 0x2c
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e0:	2414      	movs	r4, #20
 80005e2:	193b      	adds	r3, r7, r4
 80005e4:	0018      	movs	r0, r3
 80005e6:	2314      	movs	r3, #20
 80005e8:	001a      	movs	r2, r3
 80005ea:	2100      	movs	r1, #0
 80005ec:	f002 ff03 	bl	80033f6 <memset>
  if(htsc->Instance==TSC)
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a4a      	ldr	r2, [pc, #296]	@ (8000720 <HAL_TSC_MspInit+0x148>)
 80005f6:	4293      	cmp	r3, r2
 80005f8:	d000      	beq.n	80005fc <HAL_TSC_MspInit+0x24>
 80005fa:	e08c      	b.n	8000716 <HAL_TSC_MspInit+0x13e>
  {
  /* USER CODE BEGIN TSC_MspInit 0 */

  /* USER CODE END TSC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 80005fc:	4b49      	ldr	r3, [pc, #292]	@ (8000724 <HAL_TSC_MspInit+0x14c>)
 80005fe:	695a      	ldr	r2, [r3, #20]
 8000600:	4b48      	ldr	r3, [pc, #288]	@ (8000724 <HAL_TSC_MspInit+0x14c>)
 8000602:	2180      	movs	r1, #128	@ 0x80
 8000604:	0449      	lsls	r1, r1, #17
 8000606:	430a      	orrs	r2, r1
 8000608:	615a      	str	r2, [r3, #20]
 800060a:	4b46      	ldr	r3, [pc, #280]	@ (8000724 <HAL_TSC_MspInit+0x14c>)
 800060c:	695a      	ldr	r2, [r3, #20]
 800060e:	2380      	movs	r3, #128	@ 0x80
 8000610:	045b      	lsls	r3, r3, #17
 8000612:	4013      	ands	r3, r2
 8000614:	613b      	str	r3, [r7, #16]
 8000616:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000618:	4b42      	ldr	r3, [pc, #264]	@ (8000724 <HAL_TSC_MspInit+0x14c>)
 800061a:	695a      	ldr	r2, [r3, #20]
 800061c:	4b41      	ldr	r3, [pc, #260]	@ (8000724 <HAL_TSC_MspInit+0x14c>)
 800061e:	2180      	movs	r1, #128	@ 0x80
 8000620:	0289      	lsls	r1, r1, #10
 8000622:	430a      	orrs	r2, r1
 8000624:	615a      	str	r2, [r3, #20]
 8000626:	4b3f      	ldr	r3, [pc, #252]	@ (8000724 <HAL_TSC_MspInit+0x14c>)
 8000628:	695a      	ldr	r2, [r3, #20]
 800062a:	2380      	movs	r3, #128	@ 0x80
 800062c:	029b      	lsls	r3, r3, #10
 800062e:	4013      	ands	r3, r2
 8000630:	60fb      	str	r3, [r7, #12]
 8000632:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000634:	4b3b      	ldr	r3, [pc, #236]	@ (8000724 <HAL_TSC_MspInit+0x14c>)
 8000636:	695a      	ldr	r2, [r3, #20]
 8000638:	4b3a      	ldr	r3, [pc, #232]	@ (8000724 <HAL_TSC_MspInit+0x14c>)
 800063a:	2180      	movs	r1, #128	@ 0x80
 800063c:	02c9      	lsls	r1, r1, #11
 800063e:	430a      	orrs	r2, r1
 8000640:	615a      	str	r2, [r3, #20]
 8000642:	4b38      	ldr	r3, [pc, #224]	@ (8000724 <HAL_TSC_MspInit+0x14c>)
 8000644:	695a      	ldr	r2, [r3, #20]
 8000646:	2380      	movs	r3, #128	@ 0x80
 8000648:	02db      	lsls	r3, r3, #11
 800064a:	4013      	ands	r3, r2
 800064c:	60bb      	str	r3, [r7, #8]
 800064e:	68bb      	ldr	r3, [r7, #8]
    PA0     ------> TSC_G1_IO1
    PA1     ------> TSC_G1_IO2
    PB11     ------> TSC_G6_IO1
    PB12     ------> TSC_G6_IO2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000650:	193b      	adds	r3, r7, r4
 8000652:	2201      	movs	r2, #1
 8000654:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000656:	193b      	adds	r3, r7, r4
 8000658:	2202      	movs	r2, #2
 800065a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065c:	193b      	adds	r3, r7, r4
 800065e:	2200      	movs	r2, #0
 8000660:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000662:	193b      	adds	r3, r7, r4
 8000664:	2200      	movs	r2, #0
 8000666:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000668:	193b      	adds	r3, r7, r4
 800066a:	2203      	movs	r2, #3
 800066c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800066e:	193a      	adds	r2, r7, r4
 8000670:	2390      	movs	r3, #144	@ 0x90
 8000672:	05db      	lsls	r3, r3, #23
 8000674:	0011      	movs	r1, r2
 8000676:	0018      	movs	r0, r3
 8000678:	f000 fa62 	bl	8000b40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800067c:	193b      	adds	r3, r7, r4
 800067e:	2202      	movs	r2, #2
 8000680:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000682:	193b      	adds	r3, r7, r4
 8000684:	2212      	movs	r2, #18
 8000686:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000688:	193b      	adds	r3, r7, r4
 800068a:	2200      	movs	r2, #0
 800068c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068e:	193b      	adds	r3, r7, r4
 8000690:	2200      	movs	r2, #0
 8000692:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000694:	193b      	adds	r3, r7, r4
 8000696:	2203      	movs	r2, #3
 8000698:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800069a:	193a      	adds	r2, r7, r4
 800069c:	2390      	movs	r3, #144	@ 0x90
 800069e:	05db      	lsls	r3, r3, #23
 80006a0:	0011      	movs	r1, r2
 80006a2:	0018      	movs	r0, r3
 80006a4:	f000 fa4c 	bl	8000b40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80006a8:	0021      	movs	r1, r4
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	2280      	movs	r2, #128	@ 0x80
 80006ae:	0112      	lsls	r2, r2, #4
 80006b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006b2:	000c      	movs	r4, r1
 80006b4:	193b      	adds	r3, r7, r4
 80006b6:	2212      	movs	r2, #18
 80006b8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ba:	193b      	adds	r3, r7, r4
 80006bc:	2200      	movs	r2, #0
 80006be:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c0:	193b      	adds	r3, r7, r4
 80006c2:	2200      	movs	r2, #0
 80006c4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 80006c6:	193b      	adds	r3, r7, r4
 80006c8:	2203      	movs	r2, #3
 80006ca:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006cc:	193b      	adds	r3, r7, r4
 80006ce:	4a16      	ldr	r2, [pc, #88]	@ (8000728 <HAL_TSC_MspInit+0x150>)
 80006d0:	0019      	movs	r1, r3
 80006d2:	0010      	movs	r0, r2
 80006d4:	f000 fa34 	bl	8000b40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80006d8:	0021      	movs	r1, r4
 80006da:	187b      	adds	r3, r7, r1
 80006dc:	2280      	movs	r2, #128	@ 0x80
 80006de:	0152      	lsls	r2, r2, #5
 80006e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006e2:	187b      	adds	r3, r7, r1
 80006e4:	2202      	movs	r2, #2
 80006e6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e8:	187b      	adds	r3, r7, r1
 80006ea:	2200      	movs	r2, #0
 80006ec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ee:	187b      	adds	r3, r7, r1
 80006f0:	2200      	movs	r2, #0
 80006f2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 80006f4:	187b      	adds	r3, r7, r1
 80006f6:	2203      	movs	r2, #3
 80006f8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	4a0a      	ldr	r2, [pc, #40]	@ (8000728 <HAL_TSC_MspInit+0x150>)
 80006fe:	0019      	movs	r1, r3
 8000700:	0010      	movs	r0, r2
 8000702:	f000 fa1d 	bl	8000b40 <HAL_GPIO_Init>

    /* TSC interrupt Init */
    HAL_NVIC_SetPriority(TSC_IRQn, 0, 0);
 8000706:	2200      	movs	r2, #0
 8000708:	2100      	movs	r1, #0
 800070a:	2008      	movs	r0, #8
 800070c:	f000 f9e6 	bl	8000adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TSC_IRQn);
 8000710:	2008      	movs	r0, #8
 8000712:	f000 f9f8 	bl	8000b06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TSC_MspInit 1 */

  /* USER CODE END TSC_MspInit 1 */
  }

}
 8000716:	46c0      	nop			@ (mov r8, r8)
 8000718:	46bd      	mov	sp, r7
 800071a:	b00b      	add	sp, #44	@ 0x2c
 800071c:	bd90      	pop	{r4, r7, pc}
 800071e:	46c0      	nop			@ (mov r8, r8)
 8000720:	40024000 	.word	0x40024000
 8000724:	40021000 	.word	0x40021000
 8000728:	48000400 	.word	0x48000400

0800072c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800072c:	b590      	push	{r4, r7, lr}
 800072e:	b08b      	sub	sp, #44	@ 0x2c
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000734:	2414      	movs	r4, #20
 8000736:	193b      	adds	r3, r7, r4
 8000738:	0018      	movs	r0, r3
 800073a:	2314      	movs	r3, #20
 800073c:	001a      	movs	r2, r3
 800073e:	2100      	movs	r1, #0
 8000740:	f002 fe59 	bl	80033f6 <memset>
  if(huart->Instance==USART2)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a1c      	ldr	r2, [pc, #112]	@ (80007bc <HAL_UART_MspInit+0x90>)
 800074a:	4293      	cmp	r3, r2
 800074c:	d132      	bne.n	80007b4 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800074e:	4b1c      	ldr	r3, [pc, #112]	@ (80007c0 <HAL_UART_MspInit+0x94>)
 8000750:	69da      	ldr	r2, [r3, #28]
 8000752:	4b1b      	ldr	r3, [pc, #108]	@ (80007c0 <HAL_UART_MspInit+0x94>)
 8000754:	2180      	movs	r1, #128	@ 0x80
 8000756:	0289      	lsls	r1, r1, #10
 8000758:	430a      	orrs	r2, r1
 800075a:	61da      	str	r2, [r3, #28]
 800075c:	4b18      	ldr	r3, [pc, #96]	@ (80007c0 <HAL_UART_MspInit+0x94>)
 800075e:	69da      	ldr	r2, [r3, #28]
 8000760:	2380      	movs	r3, #128	@ 0x80
 8000762:	029b      	lsls	r3, r3, #10
 8000764:	4013      	ands	r3, r2
 8000766:	613b      	str	r3, [r7, #16]
 8000768:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800076a:	4b15      	ldr	r3, [pc, #84]	@ (80007c0 <HAL_UART_MspInit+0x94>)
 800076c:	695a      	ldr	r2, [r3, #20]
 800076e:	4b14      	ldr	r3, [pc, #80]	@ (80007c0 <HAL_UART_MspInit+0x94>)
 8000770:	2180      	movs	r1, #128	@ 0x80
 8000772:	0289      	lsls	r1, r1, #10
 8000774:	430a      	orrs	r2, r1
 8000776:	615a      	str	r2, [r3, #20]
 8000778:	4b11      	ldr	r3, [pc, #68]	@ (80007c0 <HAL_UART_MspInit+0x94>)
 800077a:	695a      	ldr	r2, [r3, #20]
 800077c:	2380      	movs	r3, #128	@ 0x80
 800077e:	029b      	lsls	r3, r3, #10
 8000780:	4013      	ands	r3, r2
 8000782:	60fb      	str	r3, [r7, #12]
 8000784:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000786:	0021      	movs	r1, r4
 8000788:	187b      	adds	r3, r7, r1
 800078a:	220c      	movs	r2, #12
 800078c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800078e:	187b      	adds	r3, r7, r1
 8000790:	2202      	movs	r2, #2
 8000792:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000794:	187b      	adds	r3, r7, r1
 8000796:	2200      	movs	r2, #0
 8000798:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800079a:	187b      	adds	r3, r7, r1
 800079c:	2200      	movs	r2, #0
 800079e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80007a0:	187b      	adds	r3, r7, r1
 80007a2:	2201      	movs	r2, #1
 80007a4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a6:	187a      	adds	r2, r7, r1
 80007a8:	2390      	movs	r3, #144	@ 0x90
 80007aa:	05db      	lsls	r3, r3, #23
 80007ac:	0011      	movs	r1, r2
 80007ae:	0018      	movs	r0, r3
 80007b0:	f000 f9c6 	bl	8000b40 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80007b4:	46c0      	nop			@ (mov r8, r8)
 80007b6:	46bd      	mov	sp, r7
 80007b8:	b00b      	add	sp, #44	@ 0x2c
 80007ba:	bd90      	pop	{r4, r7, pc}
 80007bc:	40004400 	.word	0x40004400
 80007c0:	40021000 	.word	0x40021000

080007c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007c8:	46c0      	nop			@ (mov r8, r8)
 80007ca:	e7fd      	b.n	80007c8 <NMI_Handler+0x4>

080007cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007d0:	46c0      	nop			@ (mov r8, r8)
 80007d2:	e7fd      	b.n	80007d0 <HardFault_Handler+0x4>

080007d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80007d8:	46c0      	nop			@ (mov r8, r8)
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}

080007de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007de:	b580      	push	{r7, lr}
 80007e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007e2:	46c0      	nop			@ (mov r8, r8)
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007ec:	f000 f88a 	bl	8000904 <HAL_IncTick>
  /* TSL timing for ECS, DTO */
  TSL_tim_ProcessIT();
 80007f0:	f002 f96a 	bl	8002ac8 <TSL_tim_ProcessIT>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007f4:	46c0      	nop			@ (mov r8, r8)
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
	...

080007fc <TSC_IRQHandler>:

/**
  * @brief This function handles Touch sensing controller interrupt.
  */
void TSC_IRQHandler(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TSC_IRQn 0 */

  /* USER CODE END TSC_IRQn 0 */
  HAL_TSC_IRQHandler(&htsc);
 8000800:	4b03      	ldr	r3, [pc, #12]	@ (8000810 <TSC_IRQHandler+0x14>)
 8000802:	0018      	movs	r0, r3
 8000804:	f001 f9dc 	bl	8001bc0 <HAL_TSC_IRQHandler>
  /* USER CODE BEGIN TSC_IRQn 1 */

  /* USER CODE END TSC_IRQn 1 */
}
 8000808:	46c0      	nop			@ (mov r8, r8)
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	46c0      	nop			@ (mov r8, r8)
 8000810:	20000048 	.word	0x20000048

08000814 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000818:	46c0      	nop			@ (mov r8, r8)
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
	...

08000820 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000820:	480d      	ldr	r0, [pc, #52]	@ (8000858 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000822:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000824:	f7ff fff6 	bl	8000814 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000828:	480c      	ldr	r0, [pc, #48]	@ (800085c <LoopForever+0x6>)
  ldr r1, =_edata
 800082a:	490d      	ldr	r1, [pc, #52]	@ (8000860 <LoopForever+0xa>)
  ldr r2, =_sidata
 800082c:	4a0d      	ldr	r2, [pc, #52]	@ (8000864 <LoopForever+0xe>)
  movs r3, #0
 800082e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000830:	e002      	b.n	8000838 <LoopCopyDataInit>

08000832 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000832:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000834:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000836:	3304      	adds	r3, #4

08000838 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000838:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800083a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800083c:	d3f9      	bcc.n	8000832 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800083e:	4a0a      	ldr	r2, [pc, #40]	@ (8000868 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000840:	4c0a      	ldr	r4, [pc, #40]	@ (800086c <LoopForever+0x16>)
  movs r3, #0
 8000842:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000844:	e001      	b.n	800084a <LoopFillZerobss>

08000846 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000846:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000848:	3204      	adds	r2, #4

0800084a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800084a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800084c:	d3fb      	bcc.n	8000846 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800084e:	f002 fddb 	bl	8003408 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000852:	f7ff fce5 	bl	8000220 <main>

08000856 <LoopForever>:

LoopForever:
    b LoopForever
 8000856:	e7fe      	b.n	8000856 <LoopForever>
  ldr   r0, =_estack
 8000858:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800085c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000860:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8000864:	08003594 	.word	0x08003594
  ldr r2, =_sbss
 8000868:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 800086c:	20000154 	.word	0x20000154

08000870 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000870:	e7fe      	b.n	8000870 <ADC1_COMP_IRQHandler>
	...

08000874 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000878:	4b07      	ldr	r3, [pc, #28]	@ (8000898 <HAL_Init+0x24>)
 800087a:	681a      	ldr	r2, [r3, #0]
 800087c:	4b06      	ldr	r3, [pc, #24]	@ (8000898 <HAL_Init+0x24>)
 800087e:	2110      	movs	r1, #16
 8000880:	430a      	orrs	r2, r1
 8000882:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000884:	2000      	movs	r0, #0
 8000886:	f000 f809 	bl	800089c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800088a:	f7ff fe81 	bl	8000590 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800088e:	2300      	movs	r3, #0
}
 8000890:	0018      	movs	r0, r3
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	46c0      	nop			@ (mov r8, r8)
 8000898:	40022000 	.word	0x40022000

0800089c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800089c:	b590      	push	{r4, r7, lr}
 800089e:	b083      	sub	sp, #12
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008a4:	4b14      	ldr	r3, [pc, #80]	@ (80008f8 <HAL_InitTick+0x5c>)
 80008a6:	681c      	ldr	r4, [r3, #0]
 80008a8:	4b14      	ldr	r3, [pc, #80]	@ (80008fc <HAL_InitTick+0x60>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	0019      	movs	r1, r3
 80008ae:	23fa      	movs	r3, #250	@ 0xfa
 80008b0:	0098      	lsls	r0, r3, #2
 80008b2:	f7ff fc29 	bl	8000108 <__udivsi3>
 80008b6:	0003      	movs	r3, r0
 80008b8:	0019      	movs	r1, r3
 80008ba:	0020      	movs	r0, r4
 80008bc:	f7ff fc24 	bl	8000108 <__udivsi3>
 80008c0:	0003      	movs	r3, r0
 80008c2:	0018      	movs	r0, r3
 80008c4:	f000 f92f 	bl	8000b26 <HAL_SYSTICK_Config>
 80008c8:	1e03      	subs	r3, r0, #0
 80008ca:	d001      	beq.n	80008d0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80008cc:	2301      	movs	r3, #1
 80008ce:	e00f      	b.n	80008f0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	2b03      	cmp	r3, #3
 80008d4:	d80b      	bhi.n	80008ee <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008d6:	6879      	ldr	r1, [r7, #4]
 80008d8:	2301      	movs	r3, #1
 80008da:	425b      	negs	r3, r3
 80008dc:	2200      	movs	r2, #0
 80008de:	0018      	movs	r0, r3
 80008e0:	f000 f8fc 	bl	8000adc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008e4:	4b06      	ldr	r3, [pc, #24]	@ (8000900 <HAL_InitTick+0x64>)
 80008e6:	687a      	ldr	r2, [r7, #4]
 80008e8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80008ea:	2300      	movs	r3, #0
 80008ec:	e000      	b.n	80008f0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80008ee:	2301      	movs	r3, #1
}
 80008f0:	0018      	movs	r0, r3
 80008f2:	46bd      	mov	sp, r7
 80008f4:	b003      	add	sp, #12
 80008f6:	bd90      	pop	{r4, r7, pc}
 80008f8:	20000000 	.word	0x20000000
 80008fc:	20000008 	.word	0x20000008
 8000900:	20000004 	.word	0x20000004

08000904 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000908:	4b05      	ldr	r3, [pc, #20]	@ (8000920 <HAL_IncTick+0x1c>)
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	001a      	movs	r2, r3
 800090e:	4b05      	ldr	r3, [pc, #20]	@ (8000924 <HAL_IncTick+0x20>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	18d2      	adds	r2, r2, r3
 8000914:	4b03      	ldr	r3, [pc, #12]	@ (8000924 <HAL_IncTick+0x20>)
 8000916:	601a      	str	r2, [r3, #0]
}
 8000918:	46c0      	nop			@ (mov r8, r8)
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	46c0      	nop			@ (mov r8, r8)
 8000920:	20000008 	.word	0x20000008
 8000924:	20000114 	.word	0x20000114

08000928 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  return uwTick;
 800092c:	4b02      	ldr	r3, [pc, #8]	@ (8000938 <HAL_GetTick+0x10>)
 800092e:	681b      	ldr	r3, [r3, #0]
}
 8000930:	0018      	movs	r0, r3
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	46c0      	nop			@ (mov r8, r8)
 8000938:	20000114 	.word	0x20000114

0800093c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b084      	sub	sp, #16
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000944:	f7ff fff0 	bl	8000928 <HAL_GetTick>
 8000948:	0003      	movs	r3, r0
 800094a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	3301      	adds	r3, #1
 8000954:	d005      	beq.n	8000962 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000956:	4b0a      	ldr	r3, [pc, #40]	@ (8000980 <HAL_Delay+0x44>)
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	001a      	movs	r2, r3
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	189b      	adds	r3, r3, r2
 8000960:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000962:	46c0      	nop			@ (mov r8, r8)
 8000964:	f7ff ffe0 	bl	8000928 <HAL_GetTick>
 8000968:	0002      	movs	r2, r0
 800096a:	68bb      	ldr	r3, [r7, #8]
 800096c:	1ad3      	subs	r3, r2, r3
 800096e:	68fa      	ldr	r2, [r7, #12]
 8000970:	429a      	cmp	r2, r3
 8000972:	d8f7      	bhi.n	8000964 <HAL_Delay+0x28>
  {
  }
}
 8000974:	46c0      	nop			@ (mov r8, r8)
 8000976:	46c0      	nop			@ (mov r8, r8)
 8000978:	46bd      	mov	sp, r7
 800097a:	b004      	add	sp, #16
 800097c:	bd80      	pop	{r7, pc}
 800097e:	46c0      	nop			@ (mov r8, r8)
 8000980:	20000008 	.word	0x20000008

08000984 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
 800098a:	0002      	movs	r2, r0
 800098c:	1dfb      	adds	r3, r7, #7
 800098e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000990:	1dfb      	adds	r3, r7, #7
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	2b7f      	cmp	r3, #127	@ 0x7f
 8000996:	d809      	bhi.n	80009ac <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000998:	1dfb      	adds	r3, r7, #7
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	001a      	movs	r2, r3
 800099e:	231f      	movs	r3, #31
 80009a0:	401a      	ands	r2, r3
 80009a2:	4b04      	ldr	r3, [pc, #16]	@ (80009b4 <__NVIC_EnableIRQ+0x30>)
 80009a4:	2101      	movs	r1, #1
 80009a6:	4091      	lsls	r1, r2
 80009a8:	000a      	movs	r2, r1
 80009aa:	601a      	str	r2, [r3, #0]
  }
}
 80009ac:	46c0      	nop			@ (mov r8, r8)
 80009ae:	46bd      	mov	sp, r7
 80009b0:	b002      	add	sp, #8
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	e000e100 	.word	0xe000e100

080009b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009b8:	b590      	push	{r4, r7, lr}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0
 80009be:	0002      	movs	r2, r0
 80009c0:	6039      	str	r1, [r7, #0]
 80009c2:	1dfb      	adds	r3, r7, #7
 80009c4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80009c6:	1dfb      	adds	r3, r7, #7
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80009cc:	d828      	bhi.n	8000a20 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009ce:	4a2f      	ldr	r2, [pc, #188]	@ (8000a8c <__NVIC_SetPriority+0xd4>)
 80009d0:	1dfb      	adds	r3, r7, #7
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	b25b      	sxtb	r3, r3
 80009d6:	089b      	lsrs	r3, r3, #2
 80009d8:	33c0      	adds	r3, #192	@ 0xc0
 80009da:	009b      	lsls	r3, r3, #2
 80009dc:	589b      	ldr	r3, [r3, r2]
 80009de:	1dfa      	adds	r2, r7, #7
 80009e0:	7812      	ldrb	r2, [r2, #0]
 80009e2:	0011      	movs	r1, r2
 80009e4:	2203      	movs	r2, #3
 80009e6:	400a      	ands	r2, r1
 80009e8:	00d2      	lsls	r2, r2, #3
 80009ea:	21ff      	movs	r1, #255	@ 0xff
 80009ec:	4091      	lsls	r1, r2
 80009ee:	000a      	movs	r2, r1
 80009f0:	43d2      	mvns	r2, r2
 80009f2:	401a      	ands	r2, r3
 80009f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	019b      	lsls	r3, r3, #6
 80009fa:	22ff      	movs	r2, #255	@ 0xff
 80009fc:	401a      	ands	r2, r3
 80009fe:	1dfb      	adds	r3, r7, #7
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	0018      	movs	r0, r3
 8000a04:	2303      	movs	r3, #3
 8000a06:	4003      	ands	r3, r0
 8000a08:	00db      	lsls	r3, r3, #3
 8000a0a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a0c:	481f      	ldr	r0, [pc, #124]	@ (8000a8c <__NVIC_SetPriority+0xd4>)
 8000a0e:	1dfb      	adds	r3, r7, #7
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	b25b      	sxtb	r3, r3
 8000a14:	089b      	lsrs	r3, r3, #2
 8000a16:	430a      	orrs	r2, r1
 8000a18:	33c0      	adds	r3, #192	@ 0xc0
 8000a1a:	009b      	lsls	r3, r3, #2
 8000a1c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a1e:	e031      	b.n	8000a84 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a20:	4a1b      	ldr	r2, [pc, #108]	@ (8000a90 <__NVIC_SetPriority+0xd8>)
 8000a22:	1dfb      	adds	r3, r7, #7
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	0019      	movs	r1, r3
 8000a28:	230f      	movs	r3, #15
 8000a2a:	400b      	ands	r3, r1
 8000a2c:	3b08      	subs	r3, #8
 8000a2e:	089b      	lsrs	r3, r3, #2
 8000a30:	3306      	adds	r3, #6
 8000a32:	009b      	lsls	r3, r3, #2
 8000a34:	18d3      	adds	r3, r2, r3
 8000a36:	3304      	adds	r3, #4
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	1dfa      	adds	r2, r7, #7
 8000a3c:	7812      	ldrb	r2, [r2, #0]
 8000a3e:	0011      	movs	r1, r2
 8000a40:	2203      	movs	r2, #3
 8000a42:	400a      	ands	r2, r1
 8000a44:	00d2      	lsls	r2, r2, #3
 8000a46:	21ff      	movs	r1, #255	@ 0xff
 8000a48:	4091      	lsls	r1, r2
 8000a4a:	000a      	movs	r2, r1
 8000a4c:	43d2      	mvns	r2, r2
 8000a4e:	401a      	ands	r2, r3
 8000a50:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	019b      	lsls	r3, r3, #6
 8000a56:	22ff      	movs	r2, #255	@ 0xff
 8000a58:	401a      	ands	r2, r3
 8000a5a:	1dfb      	adds	r3, r7, #7
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	0018      	movs	r0, r3
 8000a60:	2303      	movs	r3, #3
 8000a62:	4003      	ands	r3, r0
 8000a64:	00db      	lsls	r3, r3, #3
 8000a66:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a68:	4809      	ldr	r0, [pc, #36]	@ (8000a90 <__NVIC_SetPriority+0xd8>)
 8000a6a:	1dfb      	adds	r3, r7, #7
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	001c      	movs	r4, r3
 8000a70:	230f      	movs	r3, #15
 8000a72:	4023      	ands	r3, r4
 8000a74:	3b08      	subs	r3, #8
 8000a76:	089b      	lsrs	r3, r3, #2
 8000a78:	430a      	orrs	r2, r1
 8000a7a:	3306      	adds	r3, #6
 8000a7c:	009b      	lsls	r3, r3, #2
 8000a7e:	18c3      	adds	r3, r0, r3
 8000a80:	3304      	adds	r3, #4
 8000a82:	601a      	str	r2, [r3, #0]
}
 8000a84:	46c0      	nop			@ (mov r8, r8)
 8000a86:	46bd      	mov	sp, r7
 8000a88:	b003      	add	sp, #12
 8000a8a:	bd90      	pop	{r4, r7, pc}
 8000a8c:	e000e100 	.word	0xe000e100
 8000a90:	e000ed00 	.word	0xe000ed00

08000a94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	1e5a      	subs	r2, r3, #1
 8000aa0:	2380      	movs	r3, #128	@ 0x80
 8000aa2:	045b      	lsls	r3, r3, #17
 8000aa4:	429a      	cmp	r2, r3
 8000aa6:	d301      	bcc.n	8000aac <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	e010      	b.n	8000ace <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000aac:	4b0a      	ldr	r3, [pc, #40]	@ (8000ad8 <SysTick_Config+0x44>)
 8000aae:	687a      	ldr	r2, [r7, #4]
 8000ab0:	3a01      	subs	r2, #1
 8000ab2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	425b      	negs	r3, r3
 8000ab8:	2103      	movs	r1, #3
 8000aba:	0018      	movs	r0, r3
 8000abc:	f7ff ff7c 	bl	80009b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ac0:	4b05      	ldr	r3, [pc, #20]	@ (8000ad8 <SysTick_Config+0x44>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ac6:	4b04      	ldr	r3, [pc, #16]	@ (8000ad8 <SysTick_Config+0x44>)
 8000ac8:	2207      	movs	r2, #7
 8000aca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000acc:	2300      	movs	r3, #0
}
 8000ace:	0018      	movs	r0, r3
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	b002      	add	sp, #8
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	46c0      	nop			@ (mov r8, r8)
 8000ad8:	e000e010 	.word	0xe000e010

08000adc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b084      	sub	sp, #16
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	60b9      	str	r1, [r7, #8]
 8000ae4:	607a      	str	r2, [r7, #4]
 8000ae6:	210f      	movs	r1, #15
 8000ae8:	187b      	adds	r3, r7, r1
 8000aea:	1c02      	adds	r2, r0, #0
 8000aec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000aee:	68ba      	ldr	r2, [r7, #8]
 8000af0:	187b      	adds	r3, r7, r1
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	b25b      	sxtb	r3, r3
 8000af6:	0011      	movs	r1, r2
 8000af8:	0018      	movs	r0, r3
 8000afa:	f7ff ff5d 	bl	80009b8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000afe:	46c0      	nop			@ (mov r8, r8)
 8000b00:	46bd      	mov	sp, r7
 8000b02:	b004      	add	sp, #16
 8000b04:	bd80      	pop	{r7, pc}

08000b06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b06:	b580      	push	{r7, lr}
 8000b08:	b082      	sub	sp, #8
 8000b0a:	af00      	add	r7, sp, #0
 8000b0c:	0002      	movs	r2, r0
 8000b0e:	1dfb      	adds	r3, r7, #7
 8000b10:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b12:	1dfb      	adds	r3, r7, #7
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	b25b      	sxtb	r3, r3
 8000b18:	0018      	movs	r0, r3
 8000b1a:	f7ff ff33 	bl	8000984 <__NVIC_EnableIRQ>
}
 8000b1e:	46c0      	nop			@ (mov r8, r8)
 8000b20:	46bd      	mov	sp, r7
 8000b22:	b002      	add	sp, #8
 8000b24:	bd80      	pop	{r7, pc}

08000b26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b082      	sub	sp, #8
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	0018      	movs	r0, r3
 8000b32:	f7ff ffaf 	bl	8000a94 <SysTick_Config>
 8000b36:	0003      	movs	r3, r0
}
 8000b38:	0018      	movs	r0, r3
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	b002      	add	sp, #8
 8000b3e:	bd80      	pop	{r7, pc}

08000b40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b086      	sub	sp, #24
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b4e:	e155      	b.n	8000dfc <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	2101      	movs	r1, #1
 8000b56:	697a      	ldr	r2, [r7, #20]
 8000b58:	4091      	lsls	r1, r2
 8000b5a:	000a      	movs	r2, r1
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d100      	bne.n	8000b68 <HAL_GPIO_Init+0x28>
 8000b66:	e146      	b.n	8000df6 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	2203      	movs	r2, #3
 8000b6e:	4013      	ands	r3, r2
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d005      	beq.n	8000b80 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	2203      	movs	r2, #3
 8000b7a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000b7c:	2b02      	cmp	r3, #2
 8000b7e:	d130      	bne.n	8000be2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	689b      	ldr	r3, [r3, #8]
 8000b84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	005b      	lsls	r3, r3, #1
 8000b8a:	2203      	movs	r2, #3
 8000b8c:	409a      	lsls	r2, r3
 8000b8e:	0013      	movs	r3, r2
 8000b90:	43da      	mvns	r2, r3
 8000b92:	693b      	ldr	r3, [r7, #16]
 8000b94:	4013      	ands	r3, r2
 8000b96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	68da      	ldr	r2, [r3, #12]
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	005b      	lsls	r3, r3, #1
 8000ba0:	409a      	lsls	r2, r3
 8000ba2:	0013      	movs	r3, r2
 8000ba4:	693a      	ldr	r2, [r7, #16]
 8000ba6:	4313      	orrs	r3, r2
 8000ba8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	693a      	ldr	r2, [r7, #16]
 8000bae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	409a      	lsls	r2, r3
 8000bbc:	0013      	movs	r3, r2
 8000bbe:	43da      	mvns	r2, r3
 8000bc0:	693b      	ldr	r3, [r7, #16]
 8000bc2:	4013      	ands	r3, r2
 8000bc4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	091b      	lsrs	r3, r3, #4
 8000bcc:	2201      	movs	r2, #1
 8000bce:	401a      	ands	r2, r3
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	409a      	lsls	r2, r3
 8000bd4:	0013      	movs	r3, r2
 8000bd6:	693a      	ldr	r2, [r7, #16]
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	693a      	ldr	r2, [r7, #16]
 8000be0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	685b      	ldr	r3, [r3, #4]
 8000be6:	2203      	movs	r2, #3
 8000be8:	4013      	ands	r3, r2
 8000bea:	2b03      	cmp	r3, #3
 8000bec:	d017      	beq.n	8000c1e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	68db      	ldr	r3, [r3, #12]
 8000bf2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	005b      	lsls	r3, r3, #1
 8000bf8:	2203      	movs	r2, #3
 8000bfa:	409a      	lsls	r2, r3
 8000bfc:	0013      	movs	r3, r2
 8000bfe:	43da      	mvns	r2, r3
 8000c00:	693b      	ldr	r3, [r7, #16]
 8000c02:	4013      	ands	r3, r2
 8000c04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	689a      	ldr	r2, [r3, #8]
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	005b      	lsls	r3, r3, #1
 8000c0e:	409a      	lsls	r2, r3
 8000c10:	0013      	movs	r3, r2
 8000c12:	693a      	ldr	r2, [r7, #16]
 8000c14:	4313      	orrs	r3, r2
 8000c16:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	693a      	ldr	r2, [r7, #16]
 8000c1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c1e:	683b      	ldr	r3, [r7, #0]
 8000c20:	685b      	ldr	r3, [r3, #4]
 8000c22:	2203      	movs	r2, #3
 8000c24:	4013      	ands	r3, r2
 8000c26:	2b02      	cmp	r3, #2
 8000c28:	d123      	bne.n	8000c72 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	08da      	lsrs	r2, r3, #3
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	3208      	adds	r2, #8
 8000c32:	0092      	lsls	r2, r2, #2
 8000c34:	58d3      	ldr	r3, [r2, r3]
 8000c36:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	2207      	movs	r2, #7
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	009b      	lsls	r3, r3, #2
 8000c40:	220f      	movs	r2, #15
 8000c42:	409a      	lsls	r2, r3
 8000c44:	0013      	movs	r3, r2
 8000c46:	43da      	mvns	r2, r3
 8000c48:	693b      	ldr	r3, [r7, #16]
 8000c4a:	4013      	ands	r3, r2
 8000c4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	691a      	ldr	r2, [r3, #16]
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	2107      	movs	r1, #7
 8000c56:	400b      	ands	r3, r1
 8000c58:	009b      	lsls	r3, r3, #2
 8000c5a:	409a      	lsls	r2, r3
 8000c5c:	0013      	movs	r3, r2
 8000c5e:	693a      	ldr	r2, [r7, #16]
 8000c60:	4313      	orrs	r3, r2
 8000c62:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	08da      	lsrs	r2, r3, #3
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	3208      	adds	r2, #8
 8000c6c:	0092      	lsls	r2, r2, #2
 8000c6e:	6939      	ldr	r1, [r7, #16]
 8000c70:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	005b      	lsls	r3, r3, #1
 8000c7c:	2203      	movs	r2, #3
 8000c7e:	409a      	lsls	r2, r3
 8000c80:	0013      	movs	r3, r2
 8000c82:	43da      	mvns	r2, r3
 8000c84:	693b      	ldr	r3, [r7, #16]
 8000c86:	4013      	ands	r3, r2
 8000c88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	685b      	ldr	r3, [r3, #4]
 8000c8e:	2203      	movs	r2, #3
 8000c90:	401a      	ands	r2, r3
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	005b      	lsls	r3, r3, #1
 8000c96:	409a      	lsls	r2, r3
 8000c98:	0013      	movs	r3, r2
 8000c9a:	693a      	ldr	r2, [r7, #16]
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	693a      	ldr	r2, [r7, #16]
 8000ca4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	685a      	ldr	r2, [r3, #4]
 8000caa:	23c0      	movs	r3, #192	@ 0xc0
 8000cac:	029b      	lsls	r3, r3, #10
 8000cae:	4013      	ands	r3, r2
 8000cb0:	d100      	bne.n	8000cb4 <HAL_GPIO_Init+0x174>
 8000cb2:	e0a0      	b.n	8000df6 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cb4:	4b57      	ldr	r3, [pc, #348]	@ (8000e14 <HAL_GPIO_Init+0x2d4>)
 8000cb6:	699a      	ldr	r2, [r3, #24]
 8000cb8:	4b56      	ldr	r3, [pc, #344]	@ (8000e14 <HAL_GPIO_Init+0x2d4>)
 8000cba:	2101      	movs	r1, #1
 8000cbc:	430a      	orrs	r2, r1
 8000cbe:	619a      	str	r2, [r3, #24]
 8000cc0:	4b54      	ldr	r3, [pc, #336]	@ (8000e14 <HAL_GPIO_Init+0x2d4>)
 8000cc2:	699b      	ldr	r3, [r3, #24]
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	4013      	ands	r3, r2
 8000cc8:	60bb      	str	r3, [r7, #8]
 8000cca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ccc:	4a52      	ldr	r2, [pc, #328]	@ (8000e18 <HAL_GPIO_Init+0x2d8>)
 8000cce:	697b      	ldr	r3, [r7, #20]
 8000cd0:	089b      	lsrs	r3, r3, #2
 8000cd2:	3302      	adds	r3, #2
 8000cd4:	009b      	lsls	r3, r3, #2
 8000cd6:	589b      	ldr	r3, [r3, r2]
 8000cd8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	2203      	movs	r2, #3
 8000cde:	4013      	ands	r3, r2
 8000ce0:	009b      	lsls	r3, r3, #2
 8000ce2:	220f      	movs	r2, #15
 8000ce4:	409a      	lsls	r2, r3
 8000ce6:	0013      	movs	r3, r2
 8000ce8:	43da      	mvns	r2, r3
 8000cea:	693b      	ldr	r3, [r7, #16]
 8000cec:	4013      	ands	r3, r2
 8000cee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000cf0:	687a      	ldr	r2, [r7, #4]
 8000cf2:	2390      	movs	r3, #144	@ 0x90
 8000cf4:	05db      	lsls	r3, r3, #23
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	d019      	beq.n	8000d2e <HAL_GPIO_Init+0x1ee>
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	4a47      	ldr	r2, [pc, #284]	@ (8000e1c <HAL_GPIO_Init+0x2dc>)
 8000cfe:	4293      	cmp	r3, r2
 8000d00:	d013      	beq.n	8000d2a <HAL_GPIO_Init+0x1ea>
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	4a46      	ldr	r2, [pc, #280]	@ (8000e20 <HAL_GPIO_Init+0x2e0>)
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d00d      	beq.n	8000d26 <HAL_GPIO_Init+0x1e6>
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	4a45      	ldr	r2, [pc, #276]	@ (8000e24 <HAL_GPIO_Init+0x2e4>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d007      	beq.n	8000d22 <HAL_GPIO_Init+0x1e2>
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	4a44      	ldr	r2, [pc, #272]	@ (8000e28 <HAL_GPIO_Init+0x2e8>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d101      	bne.n	8000d1e <HAL_GPIO_Init+0x1de>
 8000d1a:	2304      	movs	r3, #4
 8000d1c:	e008      	b.n	8000d30 <HAL_GPIO_Init+0x1f0>
 8000d1e:	2305      	movs	r3, #5
 8000d20:	e006      	b.n	8000d30 <HAL_GPIO_Init+0x1f0>
 8000d22:	2303      	movs	r3, #3
 8000d24:	e004      	b.n	8000d30 <HAL_GPIO_Init+0x1f0>
 8000d26:	2302      	movs	r3, #2
 8000d28:	e002      	b.n	8000d30 <HAL_GPIO_Init+0x1f0>
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	e000      	b.n	8000d30 <HAL_GPIO_Init+0x1f0>
 8000d2e:	2300      	movs	r3, #0
 8000d30:	697a      	ldr	r2, [r7, #20]
 8000d32:	2103      	movs	r1, #3
 8000d34:	400a      	ands	r2, r1
 8000d36:	0092      	lsls	r2, r2, #2
 8000d38:	4093      	lsls	r3, r2
 8000d3a:	693a      	ldr	r2, [r7, #16]
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d40:	4935      	ldr	r1, [pc, #212]	@ (8000e18 <HAL_GPIO_Init+0x2d8>)
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	089b      	lsrs	r3, r3, #2
 8000d46:	3302      	adds	r3, #2
 8000d48:	009b      	lsls	r3, r3, #2
 8000d4a:	693a      	ldr	r2, [r7, #16]
 8000d4c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d4e:	4b37      	ldr	r3, [pc, #220]	@ (8000e2c <HAL_GPIO_Init+0x2ec>)
 8000d50:	689b      	ldr	r3, [r3, #8]
 8000d52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	43da      	mvns	r2, r3
 8000d58:	693b      	ldr	r3, [r7, #16]
 8000d5a:	4013      	ands	r3, r2
 8000d5c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	685a      	ldr	r2, [r3, #4]
 8000d62:	2380      	movs	r3, #128	@ 0x80
 8000d64:	035b      	lsls	r3, r3, #13
 8000d66:	4013      	ands	r3, r2
 8000d68:	d003      	beq.n	8000d72 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000d6a:	693a      	ldr	r2, [r7, #16]
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000d72:	4b2e      	ldr	r3, [pc, #184]	@ (8000e2c <HAL_GPIO_Init+0x2ec>)
 8000d74:	693a      	ldr	r2, [r7, #16]
 8000d76:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000d78:	4b2c      	ldr	r3, [pc, #176]	@ (8000e2c <HAL_GPIO_Init+0x2ec>)
 8000d7a:	68db      	ldr	r3, [r3, #12]
 8000d7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	43da      	mvns	r2, r3
 8000d82:	693b      	ldr	r3, [r7, #16]
 8000d84:	4013      	ands	r3, r2
 8000d86:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	685a      	ldr	r2, [r3, #4]
 8000d8c:	2380      	movs	r3, #128	@ 0x80
 8000d8e:	039b      	lsls	r3, r3, #14
 8000d90:	4013      	ands	r3, r2
 8000d92:	d003      	beq.n	8000d9c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000d94:	693a      	ldr	r2, [r7, #16]
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000d9c:	4b23      	ldr	r3, [pc, #140]	@ (8000e2c <HAL_GPIO_Init+0x2ec>)
 8000d9e:	693a      	ldr	r2, [r7, #16]
 8000da0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000da2:	4b22      	ldr	r3, [pc, #136]	@ (8000e2c <HAL_GPIO_Init+0x2ec>)
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	43da      	mvns	r2, r3
 8000dac:	693b      	ldr	r3, [r7, #16]
 8000dae:	4013      	ands	r3, r2
 8000db0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	685a      	ldr	r2, [r3, #4]
 8000db6:	2380      	movs	r3, #128	@ 0x80
 8000db8:	029b      	lsls	r3, r3, #10
 8000dba:	4013      	ands	r3, r2
 8000dbc:	d003      	beq.n	8000dc6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000dbe:	693a      	ldr	r2, [r7, #16]
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000dc6:	4b19      	ldr	r3, [pc, #100]	@ (8000e2c <HAL_GPIO_Init+0x2ec>)
 8000dc8:	693a      	ldr	r2, [r7, #16]
 8000dca:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000dcc:	4b17      	ldr	r3, [pc, #92]	@ (8000e2c <HAL_GPIO_Init+0x2ec>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	43da      	mvns	r2, r3
 8000dd6:	693b      	ldr	r3, [r7, #16]
 8000dd8:	4013      	ands	r3, r2
 8000dda:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	685a      	ldr	r2, [r3, #4]
 8000de0:	2380      	movs	r3, #128	@ 0x80
 8000de2:	025b      	lsls	r3, r3, #9
 8000de4:	4013      	ands	r3, r2
 8000de6:	d003      	beq.n	8000df0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000de8:	693a      	ldr	r2, [r7, #16]
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	4313      	orrs	r3, r2
 8000dee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000df0:	4b0e      	ldr	r3, [pc, #56]	@ (8000e2c <HAL_GPIO_Init+0x2ec>)
 8000df2:	693a      	ldr	r2, [r7, #16]
 8000df4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	3301      	adds	r3, #1
 8000dfa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	681a      	ldr	r2, [r3, #0]
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	40da      	lsrs	r2, r3
 8000e04:	1e13      	subs	r3, r2, #0
 8000e06:	d000      	beq.n	8000e0a <HAL_GPIO_Init+0x2ca>
 8000e08:	e6a2      	b.n	8000b50 <HAL_GPIO_Init+0x10>
  } 
}
 8000e0a:	46c0      	nop			@ (mov r8, r8)
 8000e0c:	46c0      	nop			@ (mov r8, r8)
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	b006      	add	sp, #24
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	40021000 	.word	0x40021000
 8000e18:	40010000 	.word	0x40010000
 8000e1c:	48000400 	.word	0x48000400
 8000e20:	48000800 	.word	0x48000800
 8000e24:	48000c00 	.word	0x48000c00
 8000e28:	48001000 	.word	0x48001000
 8000e2c:	40010400 	.word	0x40010400

08000e30 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
 8000e38:	000a      	movs	r2, r1
 8000e3a:	1cbb      	adds	r3, r7, #2
 8000e3c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	691b      	ldr	r3, [r3, #16]
 8000e42:	1cba      	adds	r2, r7, #2
 8000e44:	8812      	ldrh	r2, [r2, #0]
 8000e46:	4013      	ands	r3, r2
 8000e48:	d004      	beq.n	8000e54 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000e4a:	230f      	movs	r3, #15
 8000e4c:	18fb      	adds	r3, r7, r3
 8000e4e:	2201      	movs	r2, #1
 8000e50:	701a      	strb	r2, [r3, #0]
 8000e52:	e003      	b.n	8000e5c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000e54:	230f      	movs	r3, #15
 8000e56:	18fb      	adds	r3, r7, r3
 8000e58:	2200      	movs	r2, #0
 8000e5a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000e5c:	230f      	movs	r3, #15
 8000e5e:	18fb      	adds	r3, r7, r3
 8000e60:	781b      	ldrb	r3, [r3, #0]
  }
 8000e62:	0018      	movs	r0, r3
 8000e64:	46bd      	mov	sp, r7
 8000e66:	b004      	add	sp, #16
 8000e68:	bd80      	pop	{r7, pc}

08000e6a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	b082      	sub	sp, #8
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
 8000e72:	0008      	movs	r0, r1
 8000e74:	0011      	movs	r1, r2
 8000e76:	1cbb      	adds	r3, r7, #2
 8000e78:	1c02      	adds	r2, r0, #0
 8000e7a:	801a      	strh	r2, [r3, #0]
 8000e7c:	1c7b      	adds	r3, r7, #1
 8000e7e:	1c0a      	adds	r2, r1, #0
 8000e80:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e82:	1c7b      	adds	r3, r7, #1
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d004      	beq.n	8000e94 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e8a:	1cbb      	adds	r3, r7, #2
 8000e8c:	881a      	ldrh	r2, [r3, #0]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e92:	e003      	b.n	8000e9c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e94:	1cbb      	adds	r3, r7, #2
 8000e96:	881a      	ldrh	r2, [r3, #0]
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000e9c:	46c0      	nop			@ (mov r8, r8)
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	b002      	add	sp, #8
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	000a      	movs	r2, r1
 8000eae:	1cbb      	adds	r3, r7, #2
 8000eb0:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	695b      	ldr	r3, [r3, #20]
 8000eb6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000eb8:	1cbb      	adds	r3, r7, #2
 8000eba:	881b      	ldrh	r3, [r3, #0]
 8000ebc:	68fa      	ldr	r2, [r7, #12]
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	041a      	lsls	r2, r3, #16
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	43db      	mvns	r3, r3
 8000ec6:	1cb9      	adds	r1, r7, #2
 8000ec8:	8809      	ldrh	r1, [r1, #0]
 8000eca:	400b      	ands	r3, r1
 8000ecc:	431a      	orrs	r2, r3
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	619a      	str	r2, [r3, #24]
}
 8000ed2:	46c0      	nop			@ (mov r8, r8)
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	b004      	add	sp, #16
 8000ed8:	bd80      	pop	{r7, pc}
	...

08000edc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b088      	sub	sp, #32
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d102      	bne.n	8000ef0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
 8000eec:	f000 fb76 	bl	80015dc <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	d100      	bne.n	8000efc <HAL_RCC_OscConfig+0x20>
 8000efa:	e08e      	b.n	800101a <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000efc:	4bc5      	ldr	r3, [pc, #788]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	220c      	movs	r2, #12
 8000f02:	4013      	ands	r3, r2
 8000f04:	2b04      	cmp	r3, #4
 8000f06:	d00e      	beq.n	8000f26 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f08:	4bc2      	ldr	r3, [pc, #776]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	220c      	movs	r2, #12
 8000f0e:	4013      	ands	r3, r2
 8000f10:	2b08      	cmp	r3, #8
 8000f12:	d117      	bne.n	8000f44 <HAL_RCC_OscConfig+0x68>
 8000f14:	4bbf      	ldr	r3, [pc, #764]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8000f16:	685a      	ldr	r2, [r3, #4]
 8000f18:	23c0      	movs	r3, #192	@ 0xc0
 8000f1a:	025b      	lsls	r3, r3, #9
 8000f1c:	401a      	ands	r2, r3
 8000f1e:	2380      	movs	r3, #128	@ 0x80
 8000f20:	025b      	lsls	r3, r3, #9
 8000f22:	429a      	cmp	r2, r3
 8000f24:	d10e      	bne.n	8000f44 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f26:	4bbb      	ldr	r3, [pc, #748]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	2380      	movs	r3, #128	@ 0x80
 8000f2c:	029b      	lsls	r3, r3, #10
 8000f2e:	4013      	ands	r3, r2
 8000f30:	d100      	bne.n	8000f34 <HAL_RCC_OscConfig+0x58>
 8000f32:	e071      	b.n	8001018 <HAL_RCC_OscConfig+0x13c>
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d000      	beq.n	8000f3e <HAL_RCC_OscConfig+0x62>
 8000f3c:	e06c      	b.n	8001018 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	f000 fb4c 	bl	80015dc <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d107      	bne.n	8000f5c <HAL_RCC_OscConfig+0x80>
 8000f4c:	4bb1      	ldr	r3, [pc, #708]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	4bb0      	ldr	r3, [pc, #704]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8000f52:	2180      	movs	r1, #128	@ 0x80
 8000f54:	0249      	lsls	r1, r1, #9
 8000f56:	430a      	orrs	r2, r1
 8000f58:	601a      	str	r2, [r3, #0]
 8000f5a:	e02f      	b.n	8000fbc <HAL_RCC_OscConfig+0xe0>
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d10c      	bne.n	8000f7e <HAL_RCC_OscConfig+0xa2>
 8000f64:	4bab      	ldr	r3, [pc, #684]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	4baa      	ldr	r3, [pc, #680]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8000f6a:	49ab      	ldr	r1, [pc, #684]	@ (8001218 <HAL_RCC_OscConfig+0x33c>)
 8000f6c:	400a      	ands	r2, r1
 8000f6e:	601a      	str	r2, [r3, #0]
 8000f70:	4ba8      	ldr	r3, [pc, #672]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	4ba7      	ldr	r3, [pc, #668]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8000f76:	49a9      	ldr	r1, [pc, #676]	@ (800121c <HAL_RCC_OscConfig+0x340>)
 8000f78:	400a      	ands	r2, r1
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	e01e      	b.n	8000fbc <HAL_RCC_OscConfig+0xe0>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	2b05      	cmp	r3, #5
 8000f84:	d10e      	bne.n	8000fa4 <HAL_RCC_OscConfig+0xc8>
 8000f86:	4ba3      	ldr	r3, [pc, #652]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8000f88:	681a      	ldr	r2, [r3, #0]
 8000f8a:	4ba2      	ldr	r3, [pc, #648]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8000f8c:	2180      	movs	r1, #128	@ 0x80
 8000f8e:	02c9      	lsls	r1, r1, #11
 8000f90:	430a      	orrs	r2, r1
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	4b9f      	ldr	r3, [pc, #636]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	4b9e      	ldr	r3, [pc, #632]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8000f9a:	2180      	movs	r1, #128	@ 0x80
 8000f9c:	0249      	lsls	r1, r1, #9
 8000f9e:	430a      	orrs	r2, r1
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	e00b      	b.n	8000fbc <HAL_RCC_OscConfig+0xe0>
 8000fa4:	4b9b      	ldr	r3, [pc, #620]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8000fa6:	681a      	ldr	r2, [r3, #0]
 8000fa8:	4b9a      	ldr	r3, [pc, #616]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8000faa:	499b      	ldr	r1, [pc, #620]	@ (8001218 <HAL_RCC_OscConfig+0x33c>)
 8000fac:	400a      	ands	r2, r1
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	4b98      	ldr	r3, [pc, #608]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8000fb2:	681a      	ldr	r2, [r3, #0]
 8000fb4:	4b97      	ldr	r3, [pc, #604]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8000fb6:	4999      	ldr	r1, [pc, #612]	@ (800121c <HAL_RCC_OscConfig+0x340>)
 8000fb8:	400a      	ands	r2, r1
 8000fba:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d014      	beq.n	8000fee <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fc4:	f7ff fcb0 	bl	8000928 <HAL_GetTick>
 8000fc8:	0003      	movs	r3, r0
 8000fca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fcc:	e008      	b.n	8000fe0 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fce:	f7ff fcab 	bl	8000928 <HAL_GetTick>
 8000fd2:	0002      	movs	r2, r0
 8000fd4:	69bb      	ldr	r3, [r7, #24]
 8000fd6:	1ad3      	subs	r3, r2, r3
 8000fd8:	2b64      	cmp	r3, #100	@ 0x64
 8000fda:	d901      	bls.n	8000fe0 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000fdc:	2303      	movs	r3, #3
 8000fde:	e2fd      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fe0:	4b8c      	ldr	r3, [pc, #560]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	2380      	movs	r3, #128	@ 0x80
 8000fe6:	029b      	lsls	r3, r3, #10
 8000fe8:	4013      	ands	r3, r2
 8000fea:	d0f0      	beq.n	8000fce <HAL_RCC_OscConfig+0xf2>
 8000fec:	e015      	b.n	800101a <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fee:	f7ff fc9b 	bl	8000928 <HAL_GetTick>
 8000ff2:	0003      	movs	r3, r0
 8000ff4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ff6:	e008      	b.n	800100a <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ff8:	f7ff fc96 	bl	8000928 <HAL_GetTick>
 8000ffc:	0002      	movs	r2, r0
 8000ffe:	69bb      	ldr	r3, [r7, #24]
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	2b64      	cmp	r3, #100	@ 0x64
 8001004:	d901      	bls.n	800100a <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001006:	2303      	movs	r3, #3
 8001008:	e2e8      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800100a:	4b82      	ldr	r3, [pc, #520]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	2380      	movs	r3, #128	@ 0x80
 8001010:	029b      	lsls	r3, r3, #10
 8001012:	4013      	ands	r3, r2
 8001014:	d1f0      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x11c>
 8001016:	e000      	b.n	800101a <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001018:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	2202      	movs	r2, #2
 8001020:	4013      	ands	r3, r2
 8001022:	d100      	bne.n	8001026 <HAL_RCC_OscConfig+0x14a>
 8001024:	e06c      	b.n	8001100 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001026:	4b7b      	ldr	r3, [pc, #492]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	220c      	movs	r2, #12
 800102c:	4013      	ands	r3, r2
 800102e:	d00e      	beq.n	800104e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001030:	4b78      	ldr	r3, [pc, #480]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	220c      	movs	r2, #12
 8001036:	4013      	ands	r3, r2
 8001038:	2b08      	cmp	r3, #8
 800103a:	d11f      	bne.n	800107c <HAL_RCC_OscConfig+0x1a0>
 800103c:	4b75      	ldr	r3, [pc, #468]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 800103e:	685a      	ldr	r2, [r3, #4]
 8001040:	23c0      	movs	r3, #192	@ 0xc0
 8001042:	025b      	lsls	r3, r3, #9
 8001044:	401a      	ands	r2, r3
 8001046:	2380      	movs	r3, #128	@ 0x80
 8001048:	021b      	lsls	r3, r3, #8
 800104a:	429a      	cmp	r2, r3
 800104c:	d116      	bne.n	800107c <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800104e:	4b71      	ldr	r3, [pc, #452]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	2202      	movs	r2, #2
 8001054:	4013      	ands	r3, r2
 8001056:	d005      	beq.n	8001064 <HAL_RCC_OscConfig+0x188>
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	2b01      	cmp	r3, #1
 800105e:	d001      	beq.n	8001064 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001060:	2301      	movs	r3, #1
 8001062:	e2bb      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001064:	4b6b      	ldr	r3, [pc, #428]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	22f8      	movs	r2, #248	@ 0xf8
 800106a:	4393      	bics	r3, r2
 800106c:	0019      	movs	r1, r3
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	691b      	ldr	r3, [r3, #16]
 8001072:	00da      	lsls	r2, r3, #3
 8001074:	4b67      	ldr	r3, [pc, #412]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8001076:	430a      	orrs	r2, r1
 8001078:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800107a:	e041      	b.n	8001100 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d024      	beq.n	80010ce <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001084:	4b63      	ldr	r3, [pc, #396]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	4b62      	ldr	r3, [pc, #392]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 800108a:	2101      	movs	r1, #1
 800108c:	430a      	orrs	r2, r1
 800108e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001090:	f7ff fc4a 	bl	8000928 <HAL_GetTick>
 8001094:	0003      	movs	r3, r0
 8001096:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001098:	e008      	b.n	80010ac <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800109a:	f7ff fc45 	bl	8000928 <HAL_GetTick>
 800109e:	0002      	movs	r2, r0
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	2b02      	cmp	r3, #2
 80010a6:	d901      	bls.n	80010ac <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80010a8:	2303      	movs	r3, #3
 80010aa:	e297      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010ac:	4b59      	ldr	r3, [pc, #356]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	2202      	movs	r2, #2
 80010b2:	4013      	ands	r3, r2
 80010b4:	d0f1      	beq.n	800109a <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010b6:	4b57      	ldr	r3, [pc, #348]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	22f8      	movs	r2, #248	@ 0xf8
 80010bc:	4393      	bics	r3, r2
 80010be:	0019      	movs	r1, r3
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	691b      	ldr	r3, [r3, #16]
 80010c4:	00da      	lsls	r2, r3, #3
 80010c6:	4b53      	ldr	r3, [pc, #332]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 80010c8:	430a      	orrs	r2, r1
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	e018      	b.n	8001100 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010ce:	4b51      	ldr	r3, [pc, #324]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	4b50      	ldr	r3, [pc, #320]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 80010d4:	2101      	movs	r1, #1
 80010d6:	438a      	bics	r2, r1
 80010d8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010da:	f7ff fc25 	bl	8000928 <HAL_GetTick>
 80010de:	0003      	movs	r3, r0
 80010e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010e2:	e008      	b.n	80010f6 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010e4:	f7ff fc20 	bl	8000928 <HAL_GetTick>
 80010e8:	0002      	movs	r2, r0
 80010ea:	69bb      	ldr	r3, [r7, #24]
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d901      	bls.n	80010f6 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80010f2:	2303      	movs	r3, #3
 80010f4:	e272      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010f6:	4b47      	ldr	r3, [pc, #284]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	2202      	movs	r2, #2
 80010fc:	4013      	ands	r3, r2
 80010fe:	d1f1      	bne.n	80010e4 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2208      	movs	r2, #8
 8001106:	4013      	ands	r3, r2
 8001108:	d036      	beq.n	8001178 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	69db      	ldr	r3, [r3, #28]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d019      	beq.n	8001146 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001112:	4b40      	ldr	r3, [pc, #256]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8001114:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001116:	4b3f      	ldr	r3, [pc, #252]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8001118:	2101      	movs	r1, #1
 800111a:	430a      	orrs	r2, r1
 800111c:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800111e:	f7ff fc03 	bl	8000928 <HAL_GetTick>
 8001122:	0003      	movs	r3, r0
 8001124:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001126:	e008      	b.n	800113a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001128:	f7ff fbfe 	bl	8000928 <HAL_GetTick>
 800112c:	0002      	movs	r2, r0
 800112e:	69bb      	ldr	r3, [r7, #24]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	2b02      	cmp	r3, #2
 8001134:	d901      	bls.n	800113a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001136:	2303      	movs	r3, #3
 8001138:	e250      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800113a:	4b36      	ldr	r3, [pc, #216]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 800113c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800113e:	2202      	movs	r2, #2
 8001140:	4013      	ands	r3, r2
 8001142:	d0f1      	beq.n	8001128 <HAL_RCC_OscConfig+0x24c>
 8001144:	e018      	b.n	8001178 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001146:	4b33      	ldr	r3, [pc, #204]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8001148:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800114a:	4b32      	ldr	r3, [pc, #200]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 800114c:	2101      	movs	r1, #1
 800114e:	438a      	bics	r2, r1
 8001150:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001152:	f7ff fbe9 	bl	8000928 <HAL_GetTick>
 8001156:	0003      	movs	r3, r0
 8001158:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800115a:	e008      	b.n	800116e <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800115c:	f7ff fbe4 	bl	8000928 <HAL_GetTick>
 8001160:	0002      	movs	r2, r0
 8001162:	69bb      	ldr	r3, [r7, #24]
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	2b02      	cmp	r3, #2
 8001168:	d901      	bls.n	800116e <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800116a:	2303      	movs	r3, #3
 800116c:	e236      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800116e:	4b29      	ldr	r3, [pc, #164]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8001170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001172:	2202      	movs	r2, #2
 8001174:	4013      	ands	r3, r2
 8001176:	d1f1      	bne.n	800115c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2204      	movs	r2, #4
 800117e:	4013      	ands	r3, r2
 8001180:	d100      	bne.n	8001184 <HAL_RCC_OscConfig+0x2a8>
 8001182:	e0b5      	b.n	80012f0 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001184:	201f      	movs	r0, #31
 8001186:	183b      	adds	r3, r7, r0
 8001188:	2200      	movs	r2, #0
 800118a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800118c:	4b21      	ldr	r3, [pc, #132]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 800118e:	69da      	ldr	r2, [r3, #28]
 8001190:	2380      	movs	r3, #128	@ 0x80
 8001192:	055b      	lsls	r3, r3, #21
 8001194:	4013      	ands	r3, r2
 8001196:	d110      	bne.n	80011ba <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001198:	4b1e      	ldr	r3, [pc, #120]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 800119a:	69da      	ldr	r2, [r3, #28]
 800119c:	4b1d      	ldr	r3, [pc, #116]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 800119e:	2180      	movs	r1, #128	@ 0x80
 80011a0:	0549      	lsls	r1, r1, #21
 80011a2:	430a      	orrs	r2, r1
 80011a4:	61da      	str	r2, [r3, #28]
 80011a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 80011a8:	69da      	ldr	r2, [r3, #28]
 80011aa:	2380      	movs	r3, #128	@ 0x80
 80011ac:	055b      	lsls	r3, r3, #21
 80011ae:	4013      	ands	r3, r2
 80011b0:	60fb      	str	r3, [r7, #12]
 80011b2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80011b4:	183b      	adds	r3, r7, r0
 80011b6:	2201      	movs	r2, #1
 80011b8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011ba:	4b19      	ldr	r3, [pc, #100]	@ (8001220 <HAL_RCC_OscConfig+0x344>)
 80011bc:	681a      	ldr	r2, [r3, #0]
 80011be:	2380      	movs	r3, #128	@ 0x80
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	4013      	ands	r3, r2
 80011c4:	d11a      	bne.n	80011fc <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011c6:	4b16      	ldr	r3, [pc, #88]	@ (8001220 <HAL_RCC_OscConfig+0x344>)
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	4b15      	ldr	r3, [pc, #84]	@ (8001220 <HAL_RCC_OscConfig+0x344>)
 80011cc:	2180      	movs	r1, #128	@ 0x80
 80011ce:	0049      	lsls	r1, r1, #1
 80011d0:	430a      	orrs	r2, r1
 80011d2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011d4:	f7ff fba8 	bl	8000928 <HAL_GetTick>
 80011d8:	0003      	movs	r3, r0
 80011da:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011dc:	e008      	b.n	80011f0 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011de:	f7ff fba3 	bl	8000928 <HAL_GetTick>
 80011e2:	0002      	movs	r2, r0
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	2b64      	cmp	r3, #100	@ 0x64
 80011ea:	d901      	bls.n	80011f0 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80011ec:	2303      	movs	r3, #3
 80011ee:	e1f5      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001220 <HAL_RCC_OscConfig+0x344>)
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	2380      	movs	r3, #128	@ 0x80
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	4013      	ands	r3, r2
 80011fa:	d0f0      	beq.n	80011de <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	2b01      	cmp	r3, #1
 8001202:	d10f      	bne.n	8001224 <HAL_RCC_OscConfig+0x348>
 8001204:	4b03      	ldr	r3, [pc, #12]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 8001206:	6a1a      	ldr	r2, [r3, #32]
 8001208:	4b02      	ldr	r3, [pc, #8]	@ (8001214 <HAL_RCC_OscConfig+0x338>)
 800120a:	2101      	movs	r1, #1
 800120c:	430a      	orrs	r2, r1
 800120e:	621a      	str	r2, [r3, #32]
 8001210:	e036      	b.n	8001280 <HAL_RCC_OscConfig+0x3a4>
 8001212:	46c0      	nop			@ (mov r8, r8)
 8001214:	40021000 	.word	0x40021000
 8001218:	fffeffff 	.word	0xfffeffff
 800121c:	fffbffff 	.word	0xfffbffff
 8001220:	40007000 	.word	0x40007000
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	689b      	ldr	r3, [r3, #8]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d10c      	bne.n	8001246 <HAL_RCC_OscConfig+0x36a>
 800122c:	4bca      	ldr	r3, [pc, #808]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 800122e:	6a1a      	ldr	r2, [r3, #32]
 8001230:	4bc9      	ldr	r3, [pc, #804]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001232:	2101      	movs	r1, #1
 8001234:	438a      	bics	r2, r1
 8001236:	621a      	str	r2, [r3, #32]
 8001238:	4bc7      	ldr	r3, [pc, #796]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 800123a:	6a1a      	ldr	r2, [r3, #32]
 800123c:	4bc6      	ldr	r3, [pc, #792]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 800123e:	2104      	movs	r1, #4
 8001240:	438a      	bics	r2, r1
 8001242:	621a      	str	r2, [r3, #32]
 8001244:	e01c      	b.n	8001280 <HAL_RCC_OscConfig+0x3a4>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	689b      	ldr	r3, [r3, #8]
 800124a:	2b05      	cmp	r3, #5
 800124c:	d10c      	bne.n	8001268 <HAL_RCC_OscConfig+0x38c>
 800124e:	4bc2      	ldr	r3, [pc, #776]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001250:	6a1a      	ldr	r2, [r3, #32]
 8001252:	4bc1      	ldr	r3, [pc, #772]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001254:	2104      	movs	r1, #4
 8001256:	430a      	orrs	r2, r1
 8001258:	621a      	str	r2, [r3, #32]
 800125a:	4bbf      	ldr	r3, [pc, #764]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 800125c:	6a1a      	ldr	r2, [r3, #32]
 800125e:	4bbe      	ldr	r3, [pc, #760]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001260:	2101      	movs	r1, #1
 8001262:	430a      	orrs	r2, r1
 8001264:	621a      	str	r2, [r3, #32]
 8001266:	e00b      	b.n	8001280 <HAL_RCC_OscConfig+0x3a4>
 8001268:	4bbb      	ldr	r3, [pc, #748]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 800126a:	6a1a      	ldr	r2, [r3, #32]
 800126c:	4bba      	ldr	r3, [pc, #744]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 800126e:	2101      	movs	r1, #1
 8001270:	438a      	bics	r2, r1
 8001272:	621a      	str	r2, [r3, #32]
 8001274:	4bb8      	ldr	r3, [pc, #736]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001276:	6a1a      	ldr	r2, [r3, #32]
 8001278:	4bb7      	ldr	r3, [pc, #732]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 800127a:	2104      	movs	r1, #4
 800127c:	438a      	bics	r2, r1
 800127e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d014      	beq.n	80012b2 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001288:	f7ff fb4e 	bl	8000928 <HAL_GetTick>
 800128c:	0003      	movs	r3, r0
 800128e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001290:	e009      	b.n	80012a6 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001292:	f7ff fb49 	bl	8000928 <HAL_GetTick>
 8001296:	0002      	movs	r2, r0
 8001298:	69bb      	ldr	r3, [r7, #24]
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	4aaf      	ldr	r2, [pc, #700]	@ (800155c <HAL_RCC_OscConfig+0x680>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d901      	bls.n	80012a6 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80012a2:	2303      	movs	r3, #3
 80012a4:	e19a      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012a6:	4bac      	ldr	r3, [pc, #688]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 80012a8:	6a1b      	ldr	r3, [r3, #32]
 80012aa:	2202      	movs	r2, #2
 80012ac:	4013      	ands	r3, r2
 80012ae:	d0f0      	beq.n	8001292 <HAL_RCC_OscConfig+0x3b6>
 80012b0:	e013      	b.n	80012da <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012b2:	f7ff fb39 	bl	8000928 <HAL_GetTick>
 80012b6:	0003      	movs	r3, r0
 80012b8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012ba:	e009      	b.n	80012d0 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012bc:	f7ff fb34 	bl	8000928 <HAL_GetTick>
 80012c0:	0002      	movs	r2, r0
 80012c2:	69bb      	ldr	r3, [r7, #24]
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	4aa5      	ldr	r2, [pc, #660]	@ (800155c <HAL_RCC_OscConfig+0x680>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d901      	bls.n	80012d0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80012cc:	2303      	movs	r3, #3
 80012ce:	e185      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012d0:	4ba1      	ldr	r3, [pc, #644]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 80012d2:	6a1b      	ldr	r3, [r3, #32]
 80012d4:	2202      	movs	r2, #2
 80012d6:	4013      	ands	r3, r2
 80012d8:	d1f0      	bne.n	80012bc <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80012da:	231f      	movs	r3, #31
 80012dc:	18fb      	adds	r3, r7, r3
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d105      	bne.n	80012f0 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012e4:	4b9c      	ldr	r3, [pc, #624]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 80012e6:	69da      	ldr	r2, [r3, #28]
 80012e8:	4b9b      	ldr	r3, [pc, #620]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 80012ea:	499d      	ldr	r1, [pc, #628]	@ (8001560 <HAL_RCC_OscConfig+0x684>)
 80012ec:	400a      	ands	r2, r1
 80012ee:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2210      	movs	r2, #16
 80012f6:	4013      	ands	r3, r2
 80012f8:	d063      	beq.n	80013c2 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	695b      	ldr	r3, [r3, #20]
 80012fe:	2b01      	cmp	r3, #1
 8001300:	d12a      	bne.n	8001358 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001302:	4b95      	ldr	r3, [pc, #596]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001304:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001306:	4b94      	ldr	r3, [pc, #592]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001308:	2104      	movs	r1, #4
 800130a:	430a      	orrs	r2, r1
 800130c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800130e:	4b92      	ldr	r3, [pc, #584]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001310:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001312:	4b91      	ldr	r3, [pc, #580]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001314:	2101      	movs	r1, #1
 8001316:	430a      	orrs	r2, r1
 8001318:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800131a:	f7ff fb05 	bl	8000928 <HAL_GetTick>
 800131e:	0003      	movs	r3, r0
 8001320:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001322:	e008      	b.n	8001336 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001324:	f7ff fb00 	bl	8000928 <HAL_GetTick>
 8001328:	0002      	movs	r2, r0
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	2b02      	cmp	r3, #2
 8001330:	d901      	bls.n	8001336 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001332:	2303      	movs	r3, #3
 8001334:	e152      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001336:	4b88      	ldr	r3, [pc, #544]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001338:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800133a:	2202      	movs	r2, #2
 800133c:	4013      	ands	r3, r2
 800133e:	d0f1      	beq.n	8001324 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001340:	4b85      	ldr	r3, [pc, #532]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001342:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001344:	22f8      	movs	r2, #248	@ 0xf8
 8001346:	4393      	bics	r3, r2
 8001348:	0019      	movs	r1, r3
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	699b      	ldr	r3, [r3, #24]
 800134e:	00da      	lsls	r2, r3, #3
 8001350:	4b81      	ldr	r3, [pc, #516]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001352:	430a      	orrs	r2, r1
 8001354:	635a      	str	r2, [r3, #52]	@ 0x34
 8001356:	e034      	b.n	80013c2 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	695b      	ldr	r3, [r3, #20]
 800135c:	3305      	adds	r3, #5
 800135e:	d111      	bne.n	8001384 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001360:	4b7d      	ldr	r3, [pc, #500]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001362:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001364:	4b7c      	ldr	r3, [pc, #496]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001366:	2104      	movs	r1, #4
 8001368:	438a      	bics	r2, r1
 800136a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800136c:	4b7a      	ldr	r3, [pc, #488]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 800136e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001370:	22f8      	movs	r2, #248	@ 0xf8
 8001372:	4393      	bics	r3, r2
 8001374:	0019      	movs	r1, r3
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	699b      	ldr	r3, [r3, #24]
 800137a:	00da      	lsls	r2, r3, #3
 800137c:	4b76      	ldr	r3, [pc, #472]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 800137e:	430a      	orrs	r2, r1
 8001380:	635a      	str	r2, [r3, #52]	@ 0x34
 8001382:	e01e      	b.n	80013c2 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001384:	4b74      	ldr	r3, [pc, #464]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001386:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001388:	4b73      	ldr	r3, [pc, #460]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 800138a:	2104      	movs	r1, #4
 800138c:	430a      	orrs	r2, r1
 800138e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001390:	4b71      	ldr	r3, [pc, #452]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001392:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001394:	4b70      	ldr	r3, [pc, #448]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001396:	2101      	movs	r1, #1
 8001398:	438a      	bics	r2, r1
 800139a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800139c:	f7ff fac4 	bl	8000928 <HAL_GetTick>
 80013a0:	0003      	movs	r3, r0
 80013a2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80013a4:	e008      	b.n	80013b8 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80013a6:	f7ff fabf 	bl	8000928 <HAL_GetTick>
 80013aa:	0002      	movs	r2, r0
 80013ac:	69bb      	ldr	r3, [r7, #24]
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	2b02      	cmp	r3, #2
 80013b2:	d901      	bls.n	80013b8 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80013b4:	2303      	movs	r3, #3
 80013b6:	e111      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80013b8:	4b67      	ldr	r3, [pc, #412]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 80013ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013bc:	2202      	movs	r2, #2
 80013be:	4013      	ands	r3, r2
 80013c0:	d1f1      	bne.n	80013a6 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2220      	movs	r2, #32
 80013c8:	4013      	ands	r3, r2
 80013ca:	d05c      	beq.n	8001486 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80013cc:	4b62      	ldr	r3, [pc, #392]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	220c      	movs	r2, #12
 80013d2:	4013      	ands	r3, r2
 80013d4:	2b0c      	cmp	r3, #12
 80013d6:	d00e      	beq.n	80013f6 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80013d8:	4b5f      	ldr	r3, [pc, #380]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	220c      	movs	r2, #12
 80013de:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80013e0:	2b08      	cmp	r3, #8
 80013e2:	d114      	bne.n	800140e <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80013e4:	4b5c      	ldr	r3, [pc, #368]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 80013e6:	685a      	ldr	r2, [r3, #4]
 80013e8:	23c0      	movs	r3, #192	@ 0xc0
 80013ea:	025b      	lsls	r3, r3, #9
 80013ec:	401a      	ands	r2, r3
 80013ee:	23c0      	movs	r3, #192	@ 0xc0
 80013f0:	025b      	lsls	r3, r3, #9
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d10b      	bne.n	800140e <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80013f6:	4b58      	ldr	r3, [pc, #352]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 80013f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80013fa:	2380      	movs	r3, #128	@ 0x80
 80013fc:	029b      	lsls	r3, r3, #10
 80013fe:	4013      	ands	r3, r2
 8001400:	d040      	beq.n	8001484 <HAL_RCC_OscConfig+0x5a8>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6a1b      	ldr	r3, [r3, #32]
 8001406:	2b01      	cmp	r3, #1
 8001408:	d03c      	beq.n	8001484 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
 800140c:	e0e6      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6a1b      	ldr	r3, [r3, #32]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d01b      	beq.n	800144e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001416:	4b50      	ldr	r3, [pc, #320]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001418:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800141a:	4b4f      	ldr	r3, [pc, #316]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 800141c:	2180      	movs	r1, #128	@ 0x80
 800141e:	0249      	lsls	r1, r1, #9
 8001420:	430a      	orrs	r2, r1
 8001422:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001424:	f7ff fa80 	bl	8000928 <HAL_GetTick>
 8001428:	0003      	movs	r3, r0
 800142a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800142c:	e008      	b.n	8001440 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800142e:	f7ff fa7b 	bl	8000928 <HAL_GetTick>
 8001432:	0002      	movs	r2, r0
 8001434:	69bb      	ldr	r3, [r7, #24]
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	2b02      	cmp	r3, #2
 800143a:	d901      	bls.n	8001440 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 800143c:	2303      	movs	r3, #3
 800143e:	e0cd      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001440:	4b45      	ldr	r3, [pc, #276]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001442:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001444:	2380      	movs	r3, #128	@ 0x80
 8001446:	029b      	lsls	r3, r3, #10
 8001448:	4013      	ands	r3, r2
 800144a:	d0f0      	beq.n	800142e <HAL_RCC_OscConfig+0x552>
 800144c:	e01b      	b.n	8001486 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800144e:	4b42      	ldr	r3, [pc, #264]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001450:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001452:	4b41      	ldr	r3, [pc, #260]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001454:	4943      	ldr	r1, [pc, #268]	@ (8001564 <HAL_RCC_OscConfig+0x688>)
 8001456:	400a      	ands	r2, r1
 8001458:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800145a:	f7ff fa65 	bl	8000928 <HAL_GetTick>
 800145e:	0003      	movs	r3, r0
 8001460:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001462:	e008      	b.n	8001476 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001464:	f7ff fa60 	bl	8000928 <HAL_GetTick>
 8001468:	0002      	movs	r2, r0
 800146a:	69bb      	ldr	r3, [r7, #24]
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	2b02      	cmp	r3, #2
 8001470:	d901      	bls.n	8001476 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001472:	2303      	movs	r3, #3
 8001474:	e0b2      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001476:	4b38      	ldr	r3, [pc, #224]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001478:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800147a:	2380      	movs	r3, #128	@ 0x80
 800147c:	029b      	lsls	r3, r3, #10
 800147e:	4013      	ands	r3, r2
 8001480:	d1f0      	bne.n	8001464 <HAL_RCC_OscConfig+0x588>
 8001482:	e000      	b.n	8001486 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001484:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800148a:	2b00      	cmp	r3, #0
 800148c:	d100      	bne.n	8001490 <HAL_RCC_OscConfig+0x5b4>
 800148e:	e0a4      	b.n	80015da <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001490:	4b31      	ldr	r3, [pc, #196]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	220c      	movs	r2, #12
 8001496:	4013      	ands	r3, r2
 8001498:	2b08      	cmp	r3, #8
 800149a:	d100      	bne.n	800149e <HAL_RCC_OscConfig+0x5c2>
 800149c:	e078      	b.n	8001590 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d14c      	bne.n	8001540 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014a6:	4b2c      	ldr	r3, [pc, #176]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	4b2b      	ldr	r3, [pc, #172]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 80014ac:	492e      	ldr	r1, [pc, #184]	@ (8001568 <HAL_RCC_OscConfig+0x68c>)
 80014ae:	400a      	ands	r2, r1
 80014b0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014b2:	f7ff fa39 	bl	8000928 <HAL_GetTick>
 80014b6:	0003      	movs	r3, r0
 80014b8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014ba:	e008      	b.n	80014ce <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014bc:	f7ff fa34 	bl	8000928 <HAL_GetTick>
 80014c0:	0002      	movs	r2, r0
 80014c2:	69bb      	ldr	r3, [r7, #24]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	d901      	bls.n	80014ce <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80014ca:	2303      	movs	r3, #3
 80014cc:	e086      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014ce:	4b22      	ldr	r3, [pc, #136]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	2380      	movs	r3, #128	@ 0x80
 80014d4:	049b      	lsls	r3, r3, #18
 80014d6:	4013      	ands	r3, r2
 80014d8:	d1f0      	bne.n	80014bc <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014da:	4b1f      	ldr	r3, [pc, #124]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 80014dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014de:	220f      	movs	r2, #15
 80014e0:	4393      	bics	r3, r2
 80014e2:	0019      	movs	r1, r3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80014e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 80014ea:	430a      	orrs	r2, r1
 80014ec:	62da      	str	r2, [r3, #44]	@ 0x2c
 80014ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	4a1e      	ldr	r2, [pc, #120]	@ (800156c <HAL_RCC_OscConfig+0x690>)
 80014f4:	4013      	ands	r3, r2
 80014f6:	0019      	movs	r1, r3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001500:	431a      	orrs	r2, r3
 8001502:	4b15      	ldr	r3, [pc, #84]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001504:	430a      	orrs	r2, r1
 8001506:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001508:	4b13      	ldr	r3, [pc, #76]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	4b12      	ldr	r3, [pc, #72]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 800150e:	2180      	movs	r1, #128	@ 0x80
 8001510:	0449      	lsls	r1, r1, #17
 8001512:	430a      	orrs	r2, r1
 8001514:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001516:	f7ff fa07 	bl	8000928 <HAL_GetTick>
 800151a:	0003      	movs	r3, r0
 800151c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800151e:	e008      	b.n	8001532 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001520:	f7ff fa02 	bl	8000928 <HAL_GetTick>
 8001524:	0002      	movs	r2, r0
 8001526:	69bb      	ldr	r3, [r7, #24]
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	2b02      	cmp	r3, #2
 800152c:	d901      	bls.n	8001532 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800152e:	2303      	movs	r3, #3
 8001530:	e054      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001532:	4b09      	ldr	r3, [pc, #36]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	2380      	movs	r3, #128	@ 0x80
 8001538:	049b      	lsls	r3, r3, #18
 800153a:	4013      	ands	r3, r2
 800153c:	d0f0      	beq.n	8001520 <HAL_RCC_OscConfig+0x644>
 800153e:	e04c      	b.n	80015da <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001540:	4b05      	ldr	r3, [pc, #20]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	4b04      	ldr	r3, [pc, #16]	@ (8001558 <HAL_RCC_OscConfig+0x67c>)
 8001546:	4908      	ldr	r1, [pc, #32]	@ (8001568 <HAL_RCC_OscConfig+0x68c>)
 8001548:	400a      	ands	r2, r1
 800154a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800154c:	f7ff f9ec 	bl	8000928 <HAL_GetTick>
 8001550:	0003      	movs	r3, r0
 8001552:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001554:	e015      	b.n	8001582 <HAL_RCC_OscConfig+0x6a6>
 8001556:	46c0      	nop			@ (mov r8, r8)
 8001558:	40021000 	.word	0x40021000
 800155c:	00001388 	.word	0x00001388
 8001560:	efffffff 	.word	0xefffffff
 8001564:	fffeffff 	.word	0xfffeffff
 8001568:	feffffff 	.word	0xfeffffff
 800156c:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001570:	f7ff f9da 	bl	8000928 <HAL_GetTick>
 8001574:	0002      	movs	r2, r0
 8001576:	69bb      	ldr	r3, [r7, #24]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	2b02      	cmp	r3, #2
 800157c:	d901      	bls.n	8001582 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800157e:	2303      	movs	r3, #3
 8001580:	e02c      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001582:	4b18      	ldr	r3, [pc, #96]	@ (80015e4 <HAL_RCC_OscConfig+0x708>)
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	2380      	movs	r3, #128	@ 0x80
 8001588:	049b      	lsls	r3, r3, #18
 800158a:	4013      	ands	r3, r2
 800158c:	d1f0      	bne.n	8001570 <HAL_RCC_OscConfig+0x694>
 800158e:	e024      	b.n	80015da <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001594:	2b01      	cmp	r3, #1
 8001596:	d101      	bne.n	800159c <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001598:	2301      	movs	r3, #1
 800159a:	e01f      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800159c:	4b11      	ldr	r3, [pc, #68]	@ (80015e4 <HAL_RCC_OscConfig+0x708>)
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80015a2:	4b10      	ldr	r3, [pc, #64]	@ (80015e4 <HAL_RCC_OscConfig+0x708>)
 80015a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015a6:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80015a8:	697a      	ldr	r2, [r7, #20]
 80015aa:	23c0      	movs	r3, #192	@ 0xc0
 80015ac:	025b      	lsls	r3, r3, #9
 80015ae:	401a      	ands	r2, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d10e      	bne.n	80015d6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	220f      	movs	r2, #15
 80015bc:	401a      	ands	r2, r3
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80015c2:	429a      	cmp	r2, r3
 80015c4:	d107      	bne.n	80015d6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	23f0      	movs	r3, #240	@ 0xf0
 80015ca:	039b      	lsls	r3, r3, #14
 80015cc:	401a      	ands	r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d001      	beq.n	80015da <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e000      	b.n	80015dc <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80015da:	2300      	movs	r3, #0
}
 80015dc:	0018      	movs	r0, r3
 80015de:	46bd      	mov	sp, r7
 80015e0:	b008      	add	sp, #32
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	40021000 	.word	0x40021000

080015e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d101      	bne.n	80015fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015f8:	2301      	movs	r3, #1
 80015fa:	e0bf      	b.n	800177c <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80015fc:	4b61      	ldr	r3, [pc, #388]	@ (8001784 <HAL_RCC_ClockConfig+0x19c>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	2201      	movs	r2, #1
 8001602:	4013      	ands	r3, r2
 8001604:	683a      	ldr	r2, [r7, #0]
 8001606:	429a      	cmp	r2, r3
 8001608:	d911      	bls.n	800162e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800160a:	4b5e      	ldr	r3, [pc, #376]	@ (8001784 <HAL_RCC_ClockConfig+0x19c>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2201      	movs	r2, #1
 8001610:	4393      	bics	r3, r2
 8001612:	0019      	movs	r1, r3
 8001614:	4b5b      	ldr	r3, [pc, #364]	@ (8001784 <HAL_RCC_ClockConfig+0x19c>)
 8001616:	683a      	ldr	r2, [r7, #0]
 8001618:	430a      	orrs	r2, r1
 800161a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800161c:	4b59      	ldr	r3, [pc, #356]	@ (8001784 <HAL_RCC_ClockConfig+0x19c>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2201      	movs	r2, #1
 8001622:	4013      	ands	r3, r2
 8001624:	683a      	ldr	r2, [r7, #0]
 8001626:	429a      	cmp	r2, r3
 8001628:	d001      	beq.n	800162e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	e0a6      	b.n	800177c <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	2202      	movs	r2, #2
 8001634:	4013      	ands	r3, r2
 8001636:	d015      	beq.n	8001664 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2204      	movs	r2, #4
 800163e:	4013      	ands	r3, r2
 8001640:	d006      	beq.n	8001650 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001642:	4b51      	ldr	r3, [pc, #324]	@ (8001788 <HAL_RCC_ClockConfig+0x1a0>)
 8001644:	685a      	ldr	r2, [r3, #4]
 8001646:	4b50      	ldr	r3, [pc, #320]	@ (8001788 <HAL_RCC_ClockConfig+0x1a0>)
 8001648:	21e0      	movs	r1, #224	@ 0xe0
 800164a:	00c9      	lsls	r1, r1, #3
 800164c:	430a      	orrs	r2, r1
 800164e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001650:	4b4d      	ldr	r3, [pc, #308]	@ (8001788 <HAL_RCC_ClockConfig+0x1a0>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	22f0      	movs	r2, #240	@ 0xf0
 8001656:	4393      	bics	r3, r2
 8001658:	0019      	movs	r1, r3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	689a      	ldr	r2, [r3, #8]
 800165e:	4b4a      	ldr	r3, [pc, #296]	@ (8001788 <HAL_RCC_ClockConfig+0x1a0>)
 8001660:	430a      	orrs	r2, r1
 8001662:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2201      	movs	r2, #1
 800166a:	4013      	ands	r3, r2
 800166c:	d04c      	beq.n	8001708 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	2b01      	cmp	r3, #1
 8001674:	d107      	bne.n	8001686 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001676:	4b44      	ldr	r3, [pc, #272]	@ (8001788 <HAL_RCC_ClockConfig+0x1a0>)
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	2380      	movs	r3, #128	@ 0x80
 800167c:	029b      	lsls	r3, r3, #10
 800167e:	4013      	ands	r3, r2
 8001680:	d120      	bne.n	80016c4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e07a      	b.n	800177c <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	2b02      	cmp	r3, #2
 800168c:	d107      	bne.n	800169e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800168e:	4b3e      	ldr	r3, [pc, #248]	@ (8001788 <HAL_RCC_ClockConfig+0x1a0>)
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	2380      	movs	r3, #128	@ 0x80
 8001694:	049b      	lsls	r3, r3, #18
 8001696:	4013      	ands	r3, r2
 8001698:	d114      	bne.n	80016c4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	e06e      	b.n	800177c <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	2b03      	cmp	r3, #3
 80016a4:	d107      	bne.n	80016b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80016a6:	4b38      	ldr	r3, [pc, #224]	@ (8001788 <HAL_RCC_ClockConfig+0x1a0>)
 80016a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016aa:	2380      	movs	r3, #128	@ 0x80
 80016ac:	029b      	lsls	r3, r3, #10
 80016ae:	4013      	ands	r3, r2
 80016b0:	d108      	bne.n	80016c4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	e062      	b.n	800177c <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016b6:	4b34      	ldr	r3, [pc, #208]	@ (8001788 <HAL_RCC_ClockConfig+0x1a0>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2202      	movs	r2, #2
 80016bc:	4013      	ands	r3, r2
 80016be:	d101      	bne.n	80016c4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80016c0:	2301      	movs	r3, #1
 80016c2:	e05b      	b.n	800177c <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016c4:	4b30      	ldr	r3, [pc, #192]	@ (8001788 <HAL_RCC_ClockConfig+0x1a0>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	2203      	movs	r2, #3
 80016ca:	4393      	bics	r3, r2
 80016cc:	0019      	movs	r1, r3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	685a      	ldr	r2, [r3, #4]
 80016d2:	4b2d      	ldr	r3, [pc, #180]	@ (8001788 <HAL_RCC_ClockConfig+0x1a0>)
 80016d4:	430a      	orrs	r2, r1
 80016d6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016d8:	f7ff f926 	bl	8000928 <HAL_GetTick>
 80016dc:	0003      	movs	r3, r0
 80016de:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016e0:	e009      	b.n	80016f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016e2:	f7ff f921 	bl	8000928 <HAL_GetTick>
 80016e6:	0002      	movs	r2, r0
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	1ad3      	subs	r3, r2, r3
 80016ec:	4a27      	ldr	r2, [pc, #156]	@ (800178c <HAL_RCC_ClockConfig+0x1a4>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d901      	bls.n	80016f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	e042      	b.n	800177c <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016f6:	4b24      	ldr	r3, [pc, #144]	@ (8001788 <HAL_RCC_ClockConfig+0x1a0>)
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	220c      	movs	r2, #12
 80016fc:	401a      	ands	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	429a      	cmp	r2, r3
 8001706:	d1ec      	bne.n	80016e2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001708:	4b1e      	ldr	r3, [pc, #120]	@ (8001784 <HAL_RCC_ClockConfig+0x19c>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2201      	movs	r2, #1
 800170e:	4013      	ands	r3, r2
 8001710:	683a      	ldr	r2, [r7, #0]
 8001712:	429a      	cmp	r2, r3
 8001714:	d211      	bcs.n	800173a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001716:	4b1b      	ldr	r3, [pc, #108]	@ (8001784 <HAL_RCC_ClockConfig+0x19c>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	2201      	movs	r2, #1
 800171c:	4393      	bics	r3, r2
 800171e:	0019      	movs	r1, r3
 8001720:	4b18      	ldr	r3, [pc, #96]	@ (8001784 <HAL_RCC_ClockConfig+0x19c>)
 8001722:	683a      	ldr	r2, [r7, #0]
 8001724:	430a      	orrs	r2, r1
 8001726:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001728:	4b16      	ldr	r3, [pc, #88]	@ (8001784 <HAL_RCC_ClockConfig+0x19c>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2201      	movs	r2, #1
 800172e:	4013      	ands	r3, r2
 8001730:	683a      	ldr	r2, [r7, #0]
 8001732:	429a      	cmp	r2, r3
 8001734:	d001      	beq.n	800173a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001736:	2301      	movs	r3, #1
 8001738:	e020      	b.n	800177c <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	2204      	movs	r2, #4
 8001740:	4013      	ands	r3, r2
 8001742:	d009      	beq.n	8001758 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001744:	4b10      	ldr	r3, [pc, #64]	@ (8001788 <HAL_RCC_ClockConfig+0x1a0>)
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	4a11      	ldr	r2, [pc, #68]	@ (8001790 <HAL_RCC_ClockConfig+0x1a8>)
 800174a:	4013      	ands	r3, r2
 800174c:	0019      	movs	r1, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	68da      	ldr	r2, [r3, #12]
 8001752:	4b0d      	ldr	r3, [pc, #52]	@ (8001788 <HAL_RCC_ClockConfig+0x1a0>)
 8001754:	430a      	orrs	r2, r1
 8001756:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001758:	f000 f820 	bl	800179c <HAL_RCC_GetSysClockFreq>
 800175c:	0001      	movs	r1, r0
 800175e:	4b0a      	ldr	r3, [pc, #40]	@ (8001788 <HAL_RCC_ClockConfig+0x1a0>)
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	091b      	lsrs	r3, r3, #4
 8001764:	220f      	movs	r2, #15
 8001766:	4013      	ands	r3, r2
 8001768:	4a0a      	ldr	r2, [pc, #40]	@ (8001794 <HAL_RCC_ClockConfig+0x1ac>)
 800176a:	5cd3      	ldrb	r3, [r2, r3]
 800176c:	000a      	movs	r2, r1
 800176e:	40da      	lsrs	r2, r3
 8001770:	4b09      	ldr	r3, [pc, #36]	@ (8001798 <HAL_RCC_ClockConfig+0x1b0>)
 8001772:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001774:	2000      	movs	r0, #0
 8001776:	f7ff f891 	bl	800089c <HAL_InitTick>
  
  return HAL_OK;
 800177a:	2300      	movs	r3, #0
}
 800177c:	0018      	movs	r0, r3
 800177e:	46bd      	mov	sp, r7
 8001780:	b004      	add	sp, #16
 8001782:	bd80      	pop	{r7, pc}
 8001784:	40022000 	.word	0x40022000
 8001788:	40021000 	.word	0x40021000
 800178c:	00001388 	.word	0x00001388
 8001790:	fffff8ff 	.word	0xfffff8ff
 8001794:	08003468 	.word	0x08003468
 8001798:	20000000 	.word	0x20000000

0800179c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b086      	sub	sp, #24
 80017a0:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
 80017a6:	2300      	movs	r3, #0
 80017a8:	60bb      	str	r3, [r7, #8]
 80017aa:	2300      	movs	r3, #0
 80017ac:	617b      	str	r3, [r7, #20]
 80017ae:	2300      	movs	r3, #0
 80017b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80017b2:	2300      	movs	r3, #0
 80017b4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80017b6:	4b2d      	ldr	r3, [pc, #180]	@ (800186c <HAL_RCC_GetSysClockFreq+0xd0>)
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	220c      	movs	r2, #12
 80017c0:	4013      	ands	r3, r2
 80017c2:	2b0c      	cmp	r3, #12
 80017c4:	d046      	beq.n	8001854 <HAL_RCC_GetSysClockFreq+0xb8>
 80017c6:	d848      	bhi.n	800185a <HAL_RCC_GetSysClockFreq+0xbe>
 80017c8:	2b04      	cmp	r3, #4
 80017ca:	d002      	beq.n	80017d2 <HAL_RCC_GetSysClockFreq+0x36>
 80017cc:	2b08      	cmp	r3, #8
 80017ce:	d003      	beq.n	80017d8 <HAL_RCC_GetSysClockFreq+0x3c>
 80017d0:	e043      	b.n	800185a <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80017d2:	4b27      	ldr	r3, [pc, #156]	@ (8001870 <HAL_RCC_GetSysClockFreq+0xd4>)
 80017d4:	613b      	str	r3, [r7, #16]
      break;
 80017d6:	e043      	b.n	8001860 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	0c9b      	lsrs	r3, r3, #18
 80017dc:	220f      	movs	r2, #15
 80017de:	4013      	ands	r3, r2
 80017e0:	4a24      	ldr	r2, [pc, #144]	@ (8001874 <HAL_RCC_GetSysClockFreq+0xd8>)
 80017e2:	5cd3      	ldrb	r3, [r2, r3]
 80017e4:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80017e6:	4b21      	ldr	r3, [pc, #132]	@ (800186c <HAL_RCC_GetSysClockFreq+0xd0>)
 80017e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017ea:	220f      	movs	r2, #15
 80017ec:	4013      	ands	r3, r2
 80017ee:	4a22      	ldr	r2, [pc, #136]	@ (8001878 <HAL_RCC_GetSysClockFreq+0xdc>)
 80017f0:	5cd3      	ldrb	r3, [r2, r3]
 80017f2:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80017f4:	68fa      	ldr	r2, [r7, #12]
 80017f6:	23c0      	movs	r3, #192	@ 0xc0
 80017f8:	025b      	lsls	r3, r3, #9
 80017fa:	401a      	ands	r2, r3
 80017fc:	2380      	movs	r3, #128	@ 0x80
 80017fe:	025b      	lsls	r3, r3, #9
 8001800:	429a      	cmp	r2, r3
 8001802:	d109      	bne.n	8001818 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001804:	68b9      	ldr	r1, [r7, #8]
 8001806:	481a      	ldr	r0, [pc, #104]	@ (8001870 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001808:	f7fe fc7e 	bl	8000108 <__udivsi3>
 800180c:	0003      	movs	r3, r0
 800180e:	001a      	movs	r2, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	4353      	muls	r3, r2
 8001814:	617b      	str	r3, [r7, #20]
 8001816:	e01a      	b.n	800184e <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001818:	68fa      	ldr	r2, [r7, #12]
 800181a:	23c0      	movs	r3, #192	@ 0xc0
 800181c:	025b      	lsls	r3, r3, #9
 800181e:	401a      	ands	r2, r3
 8001820:	23c0      	movs	r3, #192	@ 0xc0
 8001822:	025b      	lsls	r3, r3, #9
 8001824:	429a      	cmp	r2, r3
 8001826:	d109      	bne.n	800183c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001828:	68b9      	ldr	r1, [r7, #8]
 800182a:	4814      	ldr	r0, [pc, #80]	@ (800187c <HAL_RCC_GetSysClockFreq+0xe0>)
 800182c:	f7fe fc6c 	bl	8000108 <__udivsi3>
 8001830:	0003      	movs	r3, r0
 8001832:	001a      	movs	r2, r3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	4353      	muls	r3, r2
 8001838:	617b      	str	r3, [r7, #20]
 800183a:	e008      	b.n	800184e <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800183c:	68b9      	ldr	r1, [r7, #8]
 800183e:	480c      	ldr	r0, [pc, #48]	@ (8001870 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001840:	f7fe fc62 	bl	8000108 <__udivsi3>
 8001844:	0003      	movs	r3, r0
 8001846:	001a      	movs	r2, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	4353      	muls	r3, r2
 800184c:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	613b      	str	r3, [r7, #16]
      break;
 8001852:	e005      	b.n	8001860 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001854:	4b09      	ldr	r3, [pc, #36]	@ (800187c <HAL_RCC_GetSysClockFreq+0xe0>)
 8001856:	613b      	str	r3, [r7, #16]
      break;
 8001858:	e002      	b.n	8001860 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800185a:	4b05      	ldr	r3, [pc, #20]	@ (8001870 <HAL_RCC_GetSysClockFreq+0xd4>)
 800185c:	613b      	str	r3, [r7, #16]
      break;
 800185e:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001860:	693b      	ldr	r3, [r7, #16]
}
 8001862:	0018      	movs	r0, r3
 8001864:	46bd      	mov	sp, r7
 8001866:	b006      	add	sp, #24
 8001868:	bd80      	pop	{r7, pc}
 800186a:	46c0      	nop			@ (mov r8, r8)
 800186c:	40021000 	.word	0x40021000
 8001870:	007a1200 	.word	0x007a1200
 8001874:	08003480 	.word	0x08003480
 8001878:	08003490 	.word	0x08003490
 800187c:	02dc6c00 	.word	0x02dc6c00

08001880 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001884:	4b02      	ldr	r3, [pc, #8]	@ (8001890 <HAL_RCC_GetHCLKFreq+0x10>)
 8001886:	681b      	ldr	r3, [r3, #0]
}
 8001888:	0018      	movs	r0, r3
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	46c0      	nop			@ (mov r8, r8)
 8001890:	20000000 	.word	0x20000000

08001894 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001898:	f7ff fff2 	bl	8001880 <HAL_RCC_GetHCLKFreq>
 800189c:	0001      	movs	r1, r0
 800189e:	4b06      	ldr	r3, [pc, #24]	@ (80018b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	0a1b      	lsrs	r3, r3, #8
 80018a4:	2207      	movs	r2, #7
 80018a6:	4013      	ands	r3, r2
 80018a8:	4a04      	ldr	r2, [pc, #16]	@ (80018bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80018aa:	5cd3      	ldrb	r3, [r2, r3]
 80018ac:	40d9      	lsrs	r1, r3
 80018ae:	000b      	movs	r3, r1
}    
 80018b0:	0018      	movs	r0, r3
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	46c0      	nop			@ (mov r8, r8)
 80018b8:	40021000 	.word	0x40021000
 80018bc:	08003478 	.word	0x08003478

080018c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b086      	sub	sp, #24
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018c8:	2300      	movs	r3, #0
 80018ca:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80018cc:	2300      	movs	r3, #0
 80018ce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	2380      	movs	r3, #128	@ 0x80
 80018d6:	025b      	lsls	r3, r3, #9
 80018d8:	4013      	ands	r3, r2
 80018da:	d100      	bne.n	80018de <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80018dc:	e08e      	b.n	80019fc <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80018de:	2017      	movs	r0, #23
 80018e0:	183b      	adds	r3, r7, r0
 80018e2:	2200      	movs	r2, #0
 80018e4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018e6:	4b6e      	ldr	r3, [pc, #440]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80018e8:	69da      	ldr	r2, [r3, #28]
 80018ea:	2380      	movs	r3, #128	@ 0x80
 80018ec:	055b      	lsls	r3, r3, #21
 80018ee:	4013      	ands	r3, r2
 80018f0:	d110      	bne.n	8001914 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80018f2:	4b6b      	ldr	r3, [pc, #428]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80018f4:	69da      	ldr	r2, [r3, #28]
 80018f6:	4b6a      	ldr	r3, [pc, #424]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80018f8:	2180      	movs	r1, #128	@ 0x80
 80018fa:	0549      	lsls	r1, r1, #21
 80018fc:	430a      	orrs	r2, r1
 80018fe:	61da      	str	r2, [r3, #28]
 8001900:	4b67      	ldr	r3, [pc, #412]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001902:	69da      	ldr	r2, [r3, #28]
 8001904:	2380      	movs	r3, #128	@ 0x80
 8001906:	055b      	lsls	r3, r3, #21
 8001908:	4013      	ands	r3, r2
 800190a:	60bb      	str	r3, [r7, #8]
 800190c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800190e:	183b      	adds	r3, r7, r0
 8001910:	2201      	movs	r2, #1
 8001912:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001914:	4b63      	ldr	r3, [pc, #396]	@ (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	2380      	movs	r3, #128	@ 0x80
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	4013      	ands	r3, r2
 800191e:	d11a      	bne.n	8001956 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001920:	4b60      	ldr	r3, [pc, #384]	@ (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	4b5f      	ldr	r3, [pc, #380]	@ (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001926:	2180      	movs	r1, #128	@ 0x80
 8001928:	0049      	lsls	r1, r1, #1
 800192a:	430a      	orrs	r2, r1
 800192c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800192e:	f7fe fffb 	bl	8000928 <HAL_GetTick>
 8001932:	0003      	movs	r3, r0
 8001934:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001936:	e008      	b.n	800194a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001938:	f7fe fff6 	bl	8000928 <HAL_GetTick>
 800193c:	0002      	movs	r2, r0
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	2b64      	cmp	r3, #100	@ 0x64
 8001944:	d901      	bls.n	800194a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e0a6      	b.n	8001a98 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800194a:	4b56      	ldr	r3, [pc, #344]	@ (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	2380      	movs	r3, #128	@ 0x80
 8001950:	005b      	lsls	r3, r3, #1
 8001952:	4013      	ands	r3, r2
 8001954:	d0f0      	beq.n	8001938 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001956:	4b52      	ldr	r3, [pc, #328]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001958:	6a1a      	ldr	r2, [r3, #32]
 800195a:	23c0      	movs	r3, #192	@ 0xc0
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	4013      	ands	r3, r2
 8001960:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d034      	beq.n	80019d2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	685a      	ldr	r2, [r3, #4]
 800196c:	23c0      	movs	r3, #192	@ 0xc0
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	4013      	ands	r3, r2
 8001972:	68fa      	ldr	r2, [r7, #12]
 8001974:	429a      	cmp	r2, r3
 8001976:	d02c      	beq.n	80019d2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001978:	4b49      	ldr	r3, [pc, #292]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800197a:	6a1b      	ldr	r3, [r3, #32]
 800197c:	4a4a      	ldr	r2, [pc, #296]	@ (8001aa8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800197e:	4013      	ands	r3, r2
 8001980:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001982:	4b47      	ldr	r3, [pc, #284]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001984:	6a1a      	ldr	r2, [r3, #32]
 8001986:	4b46      	ldr	r3, [pc, #280]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001988:	2180      	movs	r1, #128	@ 0x80
 800198a:	0249      	lsls	r1, r1, #9
 800198c:	430a      	orrs	r2, r1
 800198e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001990:	4b43      	ldr	r3, [pc, #268]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001992:	6a1a      	ldr	r2, [r3, #32]
 8001994:	4b42      	ldr	r3, [pc, #264]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001996:	4945      	ldr	r1, [pc, #276]	@ (8001aac <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001998:	400a      	ands	r2, r1
 800199a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800199c:	4b40      	ldr	r3, [pc, #256]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800199e:	68fa      	ldr	r2, [r7, #12]
 80019a0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	2201      	movs	r2, #1
 80019a6:	4013      	ands	r3, r2
 80019a8:	d013      	beq.n	80019d2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019aa:	f7fe ffbd 	bl	8000928 <HAL_GetTick>
 80019ae:	0003      	movs	r3, r0
 80019b0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019b2:	e009      	b.n	80019c8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019b4:	f7fe ffb8 	bl	8000928 <HAL_GetTick>
 80019b8:	0002      	movs	r2, r0
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	4a3c      	ldr	r2, [pc, #240]	@ (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d901      	bls.n	80019c8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80019c4:	2303      	movs	r3, #3
 80019c6:	e067      	b.n	8001a98 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019c8:	4b35      	ldr	r3, [pc, #212]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80019ca:	6a1b      	ldr	r3, [r3, #32]
 80019cc:	2202      	movs	r2, #2
 80019ce:	4013      	ands	r3, r2
 80019d0:	d0f0      	beq.n	80019b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80019d2:	4b33      	ldr	r3, [pc, #204]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80019d4:	6a1b      	ldr	r3, [r3, #32]
 80019d6:	4a34      	ldr	r2, [pc, #208]	@ (8001aa8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80019d8:	4013      	ands	r3, r2
 80019da:	0019      	movs	r1, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	685a      	ldr	r2, [r3, #4]
 80019e0:	4b2f      	ldr	r3, [pc, #188]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80019e2:	430a      	orrs	r2, r1
 80019e4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80019e6:	2317      	movs	r3, #23
 80019e8:	18fb      	adds	r3, r7, r3
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d105      	bne.n	80019fc <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019f0:	4b2b      	ldr	r3, [pc, #172]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80019f2:	69da      	ldr	r2, [r3, #28]
 80019f4:	4b2a      	ldr	r3, [pc, #168]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80019f6:	492f      	ldr	r1, [pc, #188]	@ (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80019f8:	400a      	ands	r2, r1
 80019fa:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2201      	movs	r2, #1
 8001a02:	4013      	ands	r3, r2
 8001a04:	d009      	beq.n	8001a1a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001a06:	4b26      	ldr	r3, [pc, #152]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0a:	2203      	movs	r2, #3
 8001a0c:	4393      	bics	r3, r2
 8001a0e:	0019      	movs	r1, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	689a      	ldr	r2, [r3, #8]
 8001a14:	4b22      	ldr	r3, [pc, #136]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a16:	430a      	orrs	r2, r1
 8001a18:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	2202      	movs	r2, #2
 8001a20:	4013      	ands	r3, r2
 8001a22:	d009      	beq.n	8001a38 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001a24:	4b1e      	ldr	r3, [pc, #120]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a28:	4a23      	ldr	r2, [pc, #140]	@ (8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	0019      	movs	r1, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	68da      	ldr	r2, [r3, #12]
 8001a32:	4b1b      	ldr	r3, [pc, #108]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a34:	430a      	orrs	r2, r1
 8001a36:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2220      	movs	r2, #32
 8001a3e:	4013      	ands	r3, r2
 8001a40:	d009      	beq.n	8001a56 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001a42:	4b17      	ldr	r3, [pc, #92]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a46:	2210      	movs	r2, #16
 8001a48:	4393      	bics	r3, r2
 8001a4a:	0019      	movs	r1, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	691a      	ldr	r2, [r3, #16]
 8001a50:	4b13      	ldr	r3, [pc, #76]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a52:	430a      	orrs	r2, r1
 8001a54:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	2380      	movs	r3, #128	@ 0x80
 8001a5c:	029b      	lsls	r3, r3, #10
 8001a5e:	4013      	ands	r3, r2
 8001a60:	d009      	beq.n	8001a76 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001a62:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a66:	2280      	movs	r2, #128	@ 0x80
 8001a68:	4393      	bics	r3, r2
 8001a6a:	0019      	movs	r1, r3
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	699a      	ldr	r2, [r3, #24]
 8001a70:	4b0b      	ldr	r3, [pc, #44]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a72:	430a      	orrs	r2, r1
 8001a74:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	2380      	movs	r3, #128	@ 0x80
 8001a7c:	00db      	lsls	r3, r3, #3
 8001a7e:	4013      	ands	r3, r2
 8001a80:	d009      	beq.n	8001a96 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001a82:	4b07      	ldr	r3, [pc, #28]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	2240      	movs	r2, #64	@ 0x40
 8001a88:	4393      	bics	r3, r2
 8001a8a:	0019      	movs	r1, r3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	695a      	ldr	r2, [r3, #20]
 8001a90:	4b03      	ldr	r3, [pc, #12]	@ (8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a92:	430a      	orrs	r2, r1
 8001a94:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001a96:	2300      	movs	r3, #0
}
 8001a98:	0018      	movs	r0, r3
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	b006      	add	sp, #24
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	40021000 	.word	0x40021000
 8001aa4:	40007000 	.word	0x40007000
 8001aa8:	fffffcff 	.word	0xfffffcff
 8001aac:	fffeffff 	.word	0xfffeffff
 8001ab0:	00001388 	.word	0x00001388
 8001ab4:	efffffff 	.word	0xefffffff
 8001ab8:	fffcffff 	.word	0xfffcffff

08001abc <HAL_TSC_Init>:
  *         in the TSC_InitTypeDef structure and initialize the associated handle.
  * @param  htsc TSC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef *htsc)
{
 8001abc:	b590      	push	{r4, r7, lr}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  /* Check TSC handle allocation */
  if (htsc == NULL)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d101      	bne.n	8001ace <HAL_TSC_Init+0x12>
  {
    return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e074      	b.n	8001bb8 <HAL_TSC_Init+0xfc>
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));
  assert_param(IS_TSC_GROUP(htsc->Init.ChannelIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.ShieldIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.SamplingIOs));

  if (htsc->State == HAL_TSC_STATE_RESET)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	223c      	movs	r2, #60	@ 0x3c
 8001ad2:	5c9b      	ldrb	r3, [r3, r2]
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d107      	bne.n	8001aea <HAL_TSC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htsc->Lock = HAL_UNLOCKED;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	223d      	movs	r2, #61	@ 0x3d
 8001ade:	2100      	movs	r1, #0
 8001ae0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    htsc->MspInitCallback(htsc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_TSC_MspInit(htsc);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	0018      	movs	r0, r3
 8001ae6:	f7fe fd77 	bl	80005d8 <HAL_TSC_MspInit>
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	223c      	movs	r2, #60	@ 0x3c
 8001aee:	2102      	movs	r1, #2
 8001af0:	5499      	strb	r1, [r3, r2]

  /*--------------------------------------------------------------------------*/
  /* Set TSC parameters */

  /* Enable TSC */
  htsc->Instance->CR = TSC_CR_TSCE;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2201      	movs	r2, #1
 8001af8:	601a      	str	r2, [r3, #0]

  /* Set all functions */
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	6819      	ldr	r1, [r3, #0]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685a      	ldr	r2, [r3, #4]
                         htsc->Init.CTPulseLowLength |
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689b      	ldr	r3, [r3, #8]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8001b08:	431a      	orrs	r2, r3
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	691b      	ldr	r3, [r3, #16]
 8001b0e:	045b      	lsls	r3, r3, #17
                         htsc->Init.CTPulseLowLength |
 8001b10:	431a      	orrs	r2, r3
                         htsc->Init.SpreadSpectrumPrescaler |
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	695b      	ldr	r3, [r3, #20]
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8001b16:	431a      	orrs	r2, r3
                         htsc->Init.PulseGeneratorPrescaler |
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	699b      	ldr	r3, [r3, #24]
                         htsc->Init.SpreadSpectrumPrescaler |
 8001b1c:	431a      	orrs	r2, r3
                         htsc->Init.MaxCountValue |
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	69db      	ldr	r3, [r3, #28]
                         htsc->Init.PulseGeneratorPrescaler |
 8001b22:	431a      	orrs	r2, r3
                         htsc->Init.SynchroPinPolarity |
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                         htsc->Init.MaxCountValue |
 8001b28:	431a      	orrs	r2, r3
                         htsc->Init.AcquisitionMode);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                         htsc->Init.SynchroPinPolarity |
 8001b2e:	431a      	orrs	r2, r3
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	430a      	orrs	r2, r1
 8001b36:	601a      	str	r2, [r3, #0]

  /* Spread spectrum */
  if (htsc->Init.SpreadSpectrum == ENABLE)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	7b1b      	ldrb	r3, [r3, #12]
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d108      	bne.n	8001b52 <HAL_TSC_Init+0x96>
  {
    htsc->Instance->CR |= TSC_CR_SSE;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	2180      	movs	r1, #128	@ 0x80
 8001b4c:	0249      	lsls	r1, r1, #9
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	601a      	str	r2, [r3, #0]
  }

  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b5a:	431a      	orrs	r2, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b60:	431a      	orrs	r2, r3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	43d2      	mvns	r2, r2
 8001b68:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	430a      	orrs	r2, r1
 8001b78:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set sampling IOs */
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001b82:	621a      	str	r2, [r3, #32]

  /* Set the groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681c      	ldr	r4, [r3, #0]
 8001b8c:	0010      	movs	r0, r2
 8001b8e:	f000 f84e 	bl	8001c2e <TSC_extract_groups>
 8001b92:	0003      	movs	r3, r0
 8001b94:	6323      	str	r3, [r4, #48]	@ 0x30

  /* Disable interrupts */
  htsc->Instance->IER &= (~(TSC_IT_EOA | TSC_IT_MCE));
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	685a      	ldr	r2, [r3, #4]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2103      	movs	r1, #3
 8001ba2:	438a      	bics	r2, r1
 8001ba4:	605a      	str	r2, [r3, #4]

  /* Clear flags */
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	2203      	movs	r2, #3
 8001bac:	609a      	str	r2, [r3, #8]

  /*--------------------------------------------------------------------------*/

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_READY;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	223c      	movs	r2, #60	@ 0x3c
 8001bb2:	2101      	movs	r1, #1
 8001bb4:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001bb6:	2300      	movs	r3, #0
}
 8001bb8:	0018      	movs	r0, r3
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	b003      	add	sp, #12
 8001bbe:	bd90      	pop	{r4, r7, pc}

08001bc0 <HAL_TSC_IRQHandler>:
  * @param  htsc Pointer to a TSC_HandleTypeDef structure that contains
  *         the configuration information for the specified TSC.
  * @retval None
  */
void HAL_TSC_IRQHandler(TSC_HandleTypeDef *htsc)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance));

  /* Check if the end of acquisition occurred */
  if (__HAL_TSC_GET_FLAG(htsc, TSC_FLAG_EOA) != RESET)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	68db      	ldr	r3, [r3, #12]
 8001bce:	2201      	movs	r2, #1
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d103      	bne.n	8001bde <HAL_TSC_IRQHandler+0x1e>
  {
    /* Clear EOA flag */
    __HAL_TSC_CLEAR_FLAG(htsc, TSC_FLAG_EOA);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	609a      	str	r2, [r3, #8]
  }

  /* Check if max count error occurred */
  if (__HAL_TSC_GET_FLAG(htsc, TSC_FLAG_MCE) != RESET)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	2202      	movs	r2, #2
 8001be6:	4013      	ands	r3, r2
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d10c      	bne.n	8001c06 <HAL_TSC_IRQHandler+0x46>
  {
    /* Clear MCE flag */
    __HAL_TSC_CLEAR_FLAG(htsc, TSC_FLAG_MCE);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2202      	movs	r2, #2
 8001bf2:	609a      	str	r2, [r3, #8]
    /* Change TSC state */
    htsc->State = HAL_TSC_STATE_ERROR;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	223c      	movs	r2, #60	@ 0x3c
 8001bf8:	2103      	movs	r1, #3
 8001bfa:	5499      	strb	r1, [r3, r2]
#if (USE_HAL_TSC_REGISTER_CALLBACKS == 1)
    htsc->ErrorCallback(htsc);
#else
    /* Conversion completed callback */
    HAL_TSC_ErrorCallback(htsc);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	0018      	movs	r0, r3
 8001c00:	f000 f80d 	bl	8001c1e <HAL_TSC_ErrorCallback>
#else
    /* Conversion completed callback */
    HAL_TSC_ConvCpltCallback(htsc);
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }
}
 8001c04:	e007      	b.n	8001c16 <HAL_TSC_IRQHandler+0x56>
    htsc->State = HAL_TSC_STATE_READY;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	223c      	movs	r2, #60	@ 0x3c
 8001c0a:	2101      	movs	r1, #1
 8001c0c:	5499      	strb	r1, [r3, r2]
    HAL_TSC_ConvCpltCallback(htsc);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	0018      	movs	r0, r3
 8001c12:	f001 fbb3 	bl	800337c <HAL_TSC_ConvCpltCallback>
}
 8001c16:	46c0      	nop			@ (mov r8, r8)
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	b002      	add	sp, #8
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <HAL_TSC_ErrorCallback>:
  * @param  htsc Pointer to a TSC_HandleTypeDef structure that contains
  *         the configuration information for the specified TSC.
  * @retval None
  */
__weak void HAL_TSC_ErrorCallback(TSC_HandleTypeDef *htsc)
{
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b082      	sub	sp, #8
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	6078      	str	r0, [r7, #4]
  UNUSED(htsc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TSC_ErrorCallback could be implemented in the user file.
   */
}
 8001c26:	46c0      	nop			@ (mov r8, r8)
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	b002      	add	sp, #8
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask.
  * @param  iomask Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	b084      	sub	sp, #16
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
  uint32_t groups = 0UL;
 8001c36:	2300      	movs	r3, #0
 8001c38:	60fb      	str	r3, [r7, #12]
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60bb      	str	r3, [r7, #8]
 8001c3e:	e011      	b.n	8001c64 <TSC_extract_groups+0x36>
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL)
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	220f      	movs	r2, #15
 8001c46:	409a      	lsls	r2, r3
 8001c48:	0013      	movs	r3, r2
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	d006      	beq.n	8001c5e <TSC_extract_groups+0x30>
    {
      groups |= (1UL << idx);
 8001c50:	2201      	movs	r2, #1
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	409a      	lsls	r2, r3
 8001c56:	0013      	movs	r3, r2
 8001c58:	68fa      	ldr	r2, [r7, #12]
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	60fb      	str	r3, [r7, #12]
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8001c5e:	68bb      	ldr	r3, [r7, #8]
 8001c60:	3301      	adds	r3, #1
 8001c62:	60bb      	str	r3, [r7, #8]
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	2b07      	cmp	r3, #7
 8001c68:	d9ea      	bls.n	8001c40 <TSC_extract_groups+0x12>
    }
  }

  return groups;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
}
 8001c6c:	0018      	movs	r0, r3
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	b004      	add	sp, #16
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d101      	bne.n	8001c86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e044      	b.n	8001d10 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d107      	bne.n	8001c9e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2278      	movs	r2, #120	@ 0x78
 8001c92:	2100      	movs	r1, #0
 8001c94:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	0018      	movs	r0, r3
 8001c9a:	f7fe fd47 	bl	800072c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2224      	movs	r2, #36	@ 0x24
 8001ca2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	2101      	movs	r1, #1
 8001cb0:	438a      	bics	r2, r1
 8001cb2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d003      	beq.n	8001cc4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	0018      	movs	r0, r3
 8001cc0:	f000 f9b4 	bl	800202c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	0018      	movs	r0, r3
 8001cc8:	f000 f828 	bl	8001d1c <UART_SetConfig>
 8001ccc:	0003      	movs	r3, r0
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d101      	bne.n	8001cd6 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e01c      	b.n	8001d10 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	685a      	ldr	r2, [r3, #4]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	490d      	ldr	r1, [pc, #52]	@ (8001d18 <HAL_UART_Init+0xa4>)
 8001ce2:	400a      	ands	r2, r1
 8001ce4:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	689a      	ldr	r2, [r3, #8]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	212a      	movs	r1, #42	@ 0x2a
 8001cf2:	438a      	bics	r2, r1
 8001cf4:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2101      	movs	r1, #1
 8001d02:	430a      	orrs	r2, r1
 8001d04:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	0018      	movs	r0, r3
 8001d0a:	f000 fa43 	bl	8002194 <UART_CheckIdleState>
 8001d0e:	0003      	movs	r3, r0
}
 8001d10:	0018      	movs	r0, r3
 8001d12:	46bd      	mov	sp, r7
 8001d14:	b002      	add	sp, #8
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	ffffb7ff 	.word	0xffffb7ff

08001d1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b088      	sub	sp, #32
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d24:	231e      	movs	r3, #30
 8001d26:	18fb      	adds	r3, r7, r3
 8001d28:	2200      	movs	r2, #0
 8001d2a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	689a      	ldr	r2, [r3, #8]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	691b      	ldr	r3, [r3, #16]
 8001d34:	431a      	orrs	r2, r3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	431a      	orrs	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	69db      	ldr	r3, [r3, #28]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4aaf      	ldr	r2, [pc, #700]	@ (8002008 <UART_SetConfig+0x2ec>)
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	0019      	movs	r1, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	697a      	ldr	r2, [r7, #20]
 8001d56:	430a      	orrs	r2, r1
 8001d58:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	4aaa      	ldr	r2, [pc, #680]	@ (800200c <UART_SetConfig+0x2f0>)
 8001d62:	4013      	ands	r3, r2
 8001d64:	0019      	movs	r1, r3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	68da      	ldr	r2, [r3, #12]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	430a      	orrs	r2, r1
 8001d70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	699b      	ldr	r3, [r3, #24]
 8001d76:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a1b      	ldr	r3, [r3, #32]
 8001d7c:	697a      	ldr	r2, [r7, #20]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	4aa1      	ldr	r2, [pc, #644]	@ (8002010 <UART_SetConfig+0x2f4>)
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	0019      	movs	r1, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	697a      	ldr	r2, [r7, #20]
 8001d94:	430a      	orrs	r2, r1
 8001d96:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a9d      	ldr	r2, [pc, #628]	@ (8002014 <UART_SetConfig+0x2f8>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d127      	bne.n	8001df2 <UART_SetConfig+0xd6>
 8001da2:	4b9d      	ldr	r3, [pc, #628]	@ (8002018 <UART_SetConfig+0x2fc>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da6:	2203      	movs	r2, #3
 8001da8:	4013      	ands	r3, r2
 8001daa:	2b03      	cmp	r3, #3
 8001dac:	d00d      	beq.n	8001dca <UART_SetConfig+0xae>
 8001dae:	d81b      	bhi.n	8001de8 <UART_SetConfig+0xcc>
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d014      	beq.n	8001dde <UART_SetConfig+0xc2>
 8001db4:	d818      	bhi.n	8001de8 <UART_SetConfig+0xcc>
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d002      	beq.n	8001dc0 <UART_SetConfig+0xa4>
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d00a      	beq.n	8001dd4 <UART_SetConfig+0xb8>
 8001dbe:	e013      	b.n	8001de8 <UART_SetConfig+0xcc>
 8001dc0:	231f      	movs	r3, #31
 8001dc2:	18fb      	adds	r3, r7, r3
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	701a      	strb	r2, [r3, #0]
 8001dc8:	e065      	b.n	8001e96 <UART_SetConfig+0x17a>
 8001dca:	231f      	movs	r3, #31
 8001dcc:	18fb      	adds	r3, r7, r3
 8001dce:	2202      	movs	r2, #2
 8001dd0:	701a      	strb	r2, [r3, #0]
 8001dd2:	e060      	b.n	8001e96 <UART_SetConfig+0x17a>
 8001dd4:	231f      	movs	r3, #31
 8001dd6:	18fb      	adds	r3, r7, r3
 8001dd8:	2204      	movs	r2, #4
 8001dda:	701a      	strb	r2, [r3, #0]
 8001ddc:	e05b      	b.n	8001e96 <UART_SetConfig+0x17a>
 8001dde:	231f      	movs	r3, #31
 8001de0:	18fb      	adds	r3, r7, r3
 8001de2:	2208      	movs	r2, #8
 8001de4:	701a      	strb	r2, [r3, #0]
 8001de6:	e056      	b.n	8001e96 <UART_SetConfig+0x17a>
 8001de8:	231f      	movs	r3, #31
 8001dea:	18fb      	adds	r3, r7, r3
 8001dec:	2210      	movs	r2, #16
 8001dee:	701a      	strb	r2, [r3, #0]
 8001df0:	e051      	b.n	8001e96 <UART_SetConfig+0x17a>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a89      	ldr	r2, [pc, #548]	@ (800201c <UART_SetConfig+0x300>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d134      	bne.n	8001e66 <UART_SetConfig+0x14a>
 8001dfc:	4b86      	ldr	r3, [pc, #536]	@ (8002018 <UART_SetConfig+0x2fc>)
 8001dfe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001e00:	23c0      	movs	r3, #192	@ 0xc0
 8001e02:	029b      	lsls	r3, r3, #10
 8001e04:	4013      	ands	r3, r2
 8001e06:	22c0      	movs	r2, #192	@ 0xc0
 8001e08:	0292      	lsls	r2, r2, #10
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d017      	beq.n	8001e3e <UART_SetConfig+0x122>
 8001e0e:	22c0      	movs	r2, #192	@ 0xc0
 8001e10:	0292      	lsls	r2, r2, #10
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d822      	bhi.n	8001e5c <UART_SetConfig+0x140>
 8001e16:	2280      	movs	r2, #128	@ 0x80
 8001e18:	0292      	lsls	r2, r2, #10
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d019      	beq.n	8001e52 <UART_SetConfig+0x136>
 8001e1e:	2280      	movs	r2, #128	@ 0x80
 8001e20:	0292      	lsls	r2, r2, #10
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d81a      	bhi.n	8001e5c <UART_SetConfig+0x140>
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d004      	beq.n	8001e34 <UART_SetConfig+0x118>
 8001e2a:	2280      	movs	r2, #128	@ 0x80
 8001e2c:	0252      	lsls	r2, r2, #9
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d00a      	beq.n	8001e48 <UART_SetConfig+0x12c>
 8001e32:	e013      	b.n	8001e5c <UART_SetConfig+0x140>
 8001e34:	231f      	movs	r3, #31
 8001e36:	18fb      	adds	r3, r7, r3
 8001e38:	2200      	movs	r2, #0
 8001e3a:	701a      	strb	r2, [r3, #0]
 8001e3c:	e02b      	b.n	8001e96 <UART_SetConfig+0x17a>
 8001e3e:	231f      	movs	r3, #31
 8001e40:	18fb      	adds	r3, r7, r3
 8001e42:	2202      	movs	r2, #2
 8001e44:	701a      	strb	r2, [r3, #0]
 8001e46:	e026      	b.n	8001e96 <UART_SetConfig+0x17a>
 8001e48:	231f      	movs	r3, #31
 8001e4a:	18fb      	adds	r3, r7, r3
 8001e4c:	2204      	movs	r2, #4
 8001e4e:	701a      	strb	r2, [r3, #0]
 8001e50:	e021      	b.n	8001e96 <UART_SetConfig+0x17a>
 8001e52:	231f      	movs	r3, #31
 8001e54:	18fb      	adds	r3, r7, r3
 8001e56:	2208      	movs	r2, #8
 8001e58:	701a      	strb	r2, [r3, #0]
 8001e5a:	e01c      	b.n	8001e96 <UART_SetConfig+0x17a>
 8001e5c:	231f      	movs	r3, #31
 8001e5e:	18fb      	adds	r3, r7, r3
 8001e60:	2210      	movs	r2, #16
 8001e62:	701a      	strb	r2, [r3, #0]
 8001e64:	e017      	b.n	8001e96 <UART_SetConfig+0x17a>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a6d      	ldr	r2, [pc, #436]	@ (8002020 <UART_SetConfig+0x304>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d104      	bne.n	8001e7a <UART_SetConfig+0x15e>
 8001e70:	231f      	movs	r3, #31
 8001e72:	18fb      	adds	r3, r7, r3
 8001e74:	2200      	movs	r2, #0
 8001e76:	701a      	strb	r2, [r3, #0]
 8001e78:	e00d      	b.n	8001e96 <UART_SetConfig+0x17a>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a69      	ldr	r2, [pc, #420]	@ (8002024 <UART_SetConfig+0x308>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d104      	bne.n	8001e8e <UART_SetConfig+0x172>
 8001e84:	231f      	movs	r3, #31
 8001e86:	18fb      	adds	r3, r7, r3
 8001e88:	2200      	movs	r2, #0
 8001e8a:	701a      	strb	r2, [r3, #0]
 8001e8c:	e003      	b.n	8001e96 <UART_SetConfig+0x17a>
 8001e8e:	231f      	movs	r3, #31
 8001e90:	18fb      	adds	r3, r7, r3
 8001e92:	2210      	movs	r2, #16
 8001e94:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	69da      	ldr	r2, [r3, #28]
 8001e9a:	2380      	movs	r3, #128	@ 0x80
 8001e9c:	021b      	lsls	r3, r3, #8
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d15c      	bne.n	8001f5c <UART_SetConfig+0x240>
  {
    switch (clocksource)
 8001ea2:	231f      	movs	r3, #31
 8001ea4:	18fb      	adds	r3, r7, r3
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	2b08      	cmp	r3, #8
 8001eaa:	d015      	beq.n	8001ed8 <UART_SetConfig+0x1bc>
 8001eac:	dc18      	bgt.n	8001ee0 <UART_SetConfig+0x1c4>
 8001eae:	2b04      	cmp	r3, #4
 8001eb0:	d00d      	beq.n	8001ece <UART_SetConfig+0x1b2>
 8001eb2:	dc15      	bgt.n	8001ee0 <UART_SetConfig+0x1c4>
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d002      	beq.n	8001ebe <UART_SetConfig+0x1a2>
 8001eb8:	2b02      	cmp	r3, #2
 8001eba:	d005      	beq.n	8001ec8 <UART_SetConfig+0x1ac>
 8001ebc:	e010      	b.n	8001ee0 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001ebe:	f7ff fce9 	bl	8001894 <HAL_RCC_GetPCLK1Freq>
 8001ec2:	0003      	movs	r3, r0
 8001ec4:	61bb      	str	r3, [r7, #24]
        break;
 8001ec6:	e012      	b.n	8001eee <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001ec8:	4b57      	ldr	r3, [pc, #348]	@ (8002028 <UART_SetConfig+0x30c>)
 8001eca:	61bb      	str	r3, [r7, #24]
        break;
 8001ecc:	e00f      	b.n	8001eee <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001ece:	f7ff fc65 	bl	800179c <HAL_RCC_GetSysClockFreq>
 8001ed2:	0003      	movs	r3, r0
 8001ed4:	61bb      	str	r3, [r7, #24]
        break;
 8001ed6:	e00a      	b.n	8001eee <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001ed8:	2380      	movs	r3, #128	@ 0x80
 8001eda:	021b      	lsls	r3, r3, #8
 8001edc:	61bb      	str	r3, [r7, #24]
        break;
 8001ede:	e006      	b.n	8001eee <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001ee4:	231e      	movs	r3, #30
 8001ee6:	18fb      	adds	r3, r7, r3
 8001ee8:	2201      	movs	r2, #1
 8001eea:	701a      	strb	r2, [r3, #0]
        break;
 8001eec:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d100      	bne.n	8001ef6 <UART_SetConfig+0x1da>
 8001ef4:	e07a      	b.n	8001fec <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	005a      	lsls	r2, r3, #1
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	085b      	lsrs	r3, r3, #1
 8001f00:	18d2      	adds	r2, r2, r3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	0019      	movs	r1, r3
 8001f08:	0010      	movs	r0, r2
 8001f0a:	f7fe f8fd 	bl	8000108 <__udivsi3>
 8001f0e:	0003      	movs	r3, r0
 8001f10:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	2b0f      	cmp	r3, #15
 8001f16:	d91c      	bls.n	8001f52 <UART_SetConfig+0x236>
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	2380      	movs	r3, #128	@ 0x80
 8001f1c:	025b      	lsls	r3, r3, #9
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d217      	bcs.n	8001f52 <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	b29a      	uxth	r2, r3
 8001f26:	200e      	movs	r0, #14
 8001f28:	183b      	adds	r3, r7, r0
 8001f2a:	210f      	movs	r1, #15
 8001f2c:	438a      	bics	r2, r1
 8001f2e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	085b      	lsrs	r3, r3, #1
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	2207      	movs	r2, #7
 8001f38:	4013      	ands	r3, r2
 8001f3a:	b299      	uxth	r1, r3
 8001f3c:	183b      	adds	r3, r7, r0
 8001f3e:	183a      	adds	r2, r7, r0
 8001f40:	8812      	ldrh	r2, [r2, #0]
 8001f42:	430a      	orrs	r2, r1
 8001f44:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	183a      	adds	r2, r7, r0
 8001f4c:	8812      	ldrh	r2, [r2, #0]
 8001f4e:	60da      	str	r2, [r3, #12]
 8001f50:	e04c      	b.n	8001fec <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8001f52:	231e      	movs	r3, #30
 8001f54:	18fb      	adds	r3, r7, r3
 8001f56:	2201      	movs	r2, #1
 8001f58:	701a      	strb	r2, [r3, #0]
 8001f5a:	e047      	b.n	8001fec <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001f5c:	231f      	movs	r3, #31
 8001f5e:	18fb      	adds	r3, r7, r3
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	2b08      	cmp	r3, #8
 8001f64:	d015      	beq.n	8001f92 <UART_SetConfig+0x276>
 8001f66:	dc18      	bgt.n	8001f9a <UART_SetConfig+0x27e>
 8001f68:	2b04      	cmp	r3, #4
 8001f6a:	d00d      	beq.n	8001f88 <UART_SetConfig+0x26c>
 8001f6c:	dc15      	bgt.n	8001f9a <UART_SetConfig+0x27e>
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d002      	beq.n	8001f78 <UART_SetConfig+0x25c>
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d005      	beq.n	8001f82 <UART_SetConfig+0x266>
 8001f76:	e010      	b.n	8001f9a <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001f78:	f7ff fc8c 	bl	8001894 <HAL_RCC_GetPCLK1Freq>
 8001f7c:	0003      	movs	r3, r0
 8001f7e:	61bb      	str	r3, [r7, #24]
        break;
 8001f80:	e012      	b.n	8001fa8 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001f82:	4b29      	ldr	r3, [pc, #164]	@ (8002028 <UART_SetConfig+0x30c>)
 8001f84:	61bb      	str	r3, [r7, #24]
        break;
 8001f86:	e00f      	b.n	8001fa8 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001f88:	f7ff fc08 	bl	800179c <HAL_RCC_GetSysClockFreq>
 8001f8c:	0003      	movs	r3, r0
 8001f8e:	61bb      	str	r3, [r7, #24]
        break;
 8001f90:	e00a      	b.n	8001fa8 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001f92:	2380      	movs	r3, #128	@ 0x80
 8001f94:	021b      	lsls	r3, r3, #8
 8001f96:	61bb      	str	r3, [r7, #24]
        break;
 8001f98:	e006      	b.n	8001fa8 <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001f9e:	231e      	movs	r3, #30
 8001fa0:	18fb      	adds	r3, r7, r3
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	701a      	strb	r2, [r3, #0]
        break;
 8001fa6:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8001fa8:	69bb      	ldr	r3, [r7, #24]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d01e      	beq.n	8001fec <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	085a      	lsrs	r2, r3, #1
 8001fb4:	69bb      	ldr	r3, [r7, #24]
 8001fb6:	18d2      	adds	r2, r2, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	0019      	movs	r1, r3
 8001fbe:	0010      	movs	r0, r2
 8001fc0:	f7fe f8a2 	bl	8000108 <__udivsi3>
 8001fc4:	0003      	movs	r3, r0
 8001fc6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	2b0f      	cmp	r3, #15
 8001fcc:	d90a      	bls.n	8001fe4 <UART_SetConfig+0x2c8>
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	2380      	movs	r3, #128	@ 0x80
 8001fd2:	025b      	lsls	r3, r3, #9
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d205      	bcs.n	8001fe4 <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	b29a      	uxth	r2, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	60da      	str	r2, [r3, #12]
 8001fe2:	e003      	b.n	8001fec <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8001fe4:	231e      	movs	r3, #30
 8001fe6:	18fb      	adds	r3, r7, r3
 8001fe8:	2201      	movs	r2, #1
 8001fea:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8001ff8:	231e      	movs	r3, #30
 8001ffa:	18fb      	adds	r3, r7, r3
 8001ffc:	781b      	ldrb	r3, [r3, #0]
}
 8001ffe:	0018      	movs	r0, r3
 8002000:	46bd      	mov	sp, r7
 8002002:	b008      	add	sp, #32
 8002004:	bd80      	pop	{r7, pc}
 8002006:	46c0      	nop			@ (mov r8, r8)
 8002008:	efff69f3 	.word	0xefff69f3
 800200c:	ffffcfff 	.word	0xffffcfff
 8002010:	fffff4ff 	.word	0xfffff4ff
 8002014:	40013800 	.word	0x40013800
 8002018:	40021000 	.word	0x40021000
 800201c:	40004400 	.word	0x40004400
 8002020:	40004800 	.word	0x40004800
 8002024:	40004c00 	.word	0x40004c00
 8002028:	007a1200 	.word	0x007a1200

0800202c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002038:	2208      	movs	r2, #8
 800203a:	4013      	ands	r3, r2
 800203c:	d00b      	beq.n	8002056 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	4a4a      	ldr	r2, [pc, #296]	@ (8002170 <UART_AdvFeatureConfig+0x144>)
 8002046:	4013      	ands	r3, r2
 8002048:	0019      	movs	r1, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	430a      	orrs	r2, r1
 8002054:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800205a:	2201      	movs	r2, #1
 800205c:	4013      	ands	r3, r2
 800205e:	d00b      	beq.n	8002078 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	4a43      	ldr	r2, [pc, #268]	@ (8002174 <UART_AdvFeatureConfig+0x148>)
 8002068:	4013      	ands	r3, r2
 800206a:	0019      	movs	r1, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	430a      	orrs	r2, r1
 8002076:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800207c:	2202      	movs	r2, #2
 800207e:	4013      	ands	r3, r2
 8002080:	d00b      	beq.n	800209a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	4a3b      	ldr	r2, [pc, #236]	@ (8002178 <UART_AdvFeatureConfig+0x14c>)
 800208a:	4013      	ands	r3, r2
 800208c:	0019      	movs	r1, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	430a      	orrs	r2, r1
 8002098:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800209e:	2204      	movs	r2, #4
 80020a0:	4013      	ands	r3, r2
 80020a2:	d00b      	beq.n	80020bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	4a34      	ldr	r2, [pc, #208]	@ (800217c <UART_AdvFeatureConfig+0x150>)
 80020ac:	4013      	ands	r3, r2
 80020ae:	0019      	movs	r1, r3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	430a      	orrs	r2, r1
 80020ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c0:	2210      	movs	r2, #16
 80020c2:	4013      	ands	r3, r2
 80020c4:	d00b      	beq.n	80020de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	4a2c      	ldr	r2, [pc, #176]	@ (8002180 <UART_AdvFeatureConfig+0x154>)
 80020ce:	4013      	ands	r3, r2
 80020d0:	0019      	movs	r1, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	430a      	orrs	r2, r1
 80020dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e2:	2220      	movs	r2, #32
 80020e4:	4013      	ands	r3, r2
 80020e6:	d00b      	beq.n	8002100 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	4a25      	ldr	r2, [pc, #148]	@ (8002184 <UART_AdvFeatureConfig+0x158>)
 80020f0:	4013      	ands	r3, r2
 80020f2:	0019      	movs	r1, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	430a      	orrs	r2, r1
 80020fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002104:	2240      	movs	r2, #64	@ 0x40
 8002106:	4013      	ands	r3, r2
 8002108:	d01d      	beq.n	8002146 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	4a1d      	ldr	r2, [pc, #116]	@ (8002188 <UART_AdvFeatureConfig+0x15c>)
 8002112:	4013      	ands	r3, r2
 8002114:	0019      	movs	r1, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	430a      	orrs	r2, r1
 8002120:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002126:	2380      	movs	r3, #128	@ 0x80
 8002128:	035b      	lsls	r3, r3, #13
 800212a:	429a      	cmp	r2, r3
 800212c:	d10b      	bne.n	8002146 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	4a15      	ldr	r2, [pc, #84]	@ (800218c <UART_AdvFeatureConfig+0x160>)
 8002136:	4013      	ands	r3, r2
 8002138:	0019      	movs	r1, r3
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	430a      	orrs	r2, r1
 8002144:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800214a:	2280      	movs	r2, #128	@ 0x80
 800214c:	4013      	ands	r3, r2
 800214e:	d00b      	beq.n	8002168 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	4a0e      	ldr	r2, [pc, #56]	@ (8002190 <UART_AdvFeatureConfig+0x164>)
 8002158:	4013      	ands	r3, r2
 800215a:	0019      	movs	r1, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	430a      	orrs	r2, r1
 8002166:	605a      	str	r2, [r3, #4]
  }
}
 8002168:	46c0      	nop			@ (mov r8, r8)
 800216a:	46bd      	mov	sp, r7
 800216c:	b002      	add	sp, #8
 800216e:	bd80      	pop	{r7, pc}
 8002170:	ffff7fff 	.word	0xffff7fff
 8002174:	fffdffff 	.word	0xfffdffff
 8002178:	fffeffff 	.word	0xfffeffff
 800217c:	fffbffff 	.word	0xfffbffff
 8002180:	ffffefff 	.word	0xffffefff
 8002184:	ffffdfff 	.word	0xffffdfff
 8002188:	ffefffff 	.word	0xffefffff
 800218c:	ff9fffff 	.word	0xff9fffff
 8002190:	fff7ffff 	.word	0xfff7ffff

08002194 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b092      	sub	sp, #72	@ 0x48
 8002198:	af02      	add	r7, sp, #8
 800219a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2284      	movs	r2, #132	@ 0x84
 80021a0:	2100      	movs	r1, #0
 80021a2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80021a4:	f7fe fbc0 	bl	8000928 <HAL_GetTick>
 80021a8:	0003      	movs	r3, r0
 80021aa:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	2208      	movs	r2, #8
 80021b4:	4013      	ands	r3, r2
 80021b6:	2b08      	cmp	r3, #8
 80021b8:	d12c      	bne.n	8002214 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80021ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021bc:	2280      	movs	r2, #128	@ 0x80
 80021be:	0391      	lsls	r1, r2, #14
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	4a46      	ldr	r2, [pc, #280]	@ (80022dc <UART_CheckIdleState+0x148>)
 80021c4:	9200      	str	r2, [sp, #0]
 80021c6:	2200      	movs	r2, #0
 80021c8:	f000 f88c 	bl	80022e4 <UART_WaitOnFlagUntilTimeout>
 80021cc:	1e03      	subs	r3, r0, #0
 80021ce:	d021      	beq.n	8002214 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021d0:	f3ef 8310 	mrs	r3, PRIMASK
 80021d4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80021d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80021d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80021da:	2301      	movs	r3, #1
 80021dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021e0:	f383 8810 	msr	PRIMASK, r3
}
 80021e4:	46c0      	nop			@ (mov r8, r8)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2180      	movs	r1, #128	@ 0x80
 80021f2:	438a      	bics	r2, r1
 80021f4:	601a      	str	r2, [r3, #0]
 80021f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021fc:	f383 8810 	msr	PRIMASK, r3
}
 8002200:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2220      	movs	r2, #32
 8002206:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2278      	movs	r2, #120	@ 0x78
 800220c:	2100      	movs	r1, #0
 800220e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002210:	2303      	movs	r3, #3
 8002212:	e05f      	b.n	80022d4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	2204      	movs	r2, #4
 800221c:	4013      	ands	r3, r2
 800221e:	2b04      	cmp	r3, #4
 8002220:	d146      	bne.n	80022b0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002222:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002224:	2280      	movs	r2, #128	@ 0x80
 8002226:	03d1      	lsls	r1, r2, #15
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	4a2c      	ldr	r2, [pc, #176]	@ (80022dc <UART_CheckIdleState+0x148>)
 800222c:	9200      	str	r2, [sp, #0]
 800222e:	2200      	movs	r2, #0
 8002230:	f000 f858 	bl	80022e4 <UART_WaitOnFlagUntilTimeout>
 8002234:	1e03      	subs	r3, r0, #0
 8002236:	d03b      	beq.n	80022b0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002238:	f3ef 8310 	mrs	r3, PRIMASK
 800223c:	60fb      	str	r3, [r7, #12]
  return(result);
 800223e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002240:	637b      	str	r3, [r7, #52]	@ 0x34
 8002242:	2301      	movs	r3, #1
 8002244:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	f383 8810 	msr	PRIMASK, r3
}
 800224c:	46c0      	nop			@ (mov r8, r8)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4921      	ldr	r1, [pc, #132]	@ (80022e0 <UART_CheckIdleState+0x14c>)
 800225a:	400a      	ands	r2, r1
 800225c:	601a      	str	r2, [r3, #0]
 800225e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002260:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	f383 8810 	msr	PRIMASK, r3
}
 8002268:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800226a:	f3ef 8310 	mrs	r3, PRIMASK
 800226e:	61bb      	str	r3, [r7, #24]
  return(result);
 8002270:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002272:	633b      	str	r3, [r7, #48]	@ 0x30
 8002274:	2301      	movs	r3, #1
 8002276:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	f383 8810 	msr	PRIMASK, r3
}
 800227e:	46c0      	nop			@ (mov r8, r8)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	689a      	ldr	r2, [r3, #8]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	2101      	movs	r1, #1
 800228c:	438a      	bics	r2, r1
 800228e:	609a      	str	r2, [r3, #8]
 8002290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002292:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002294:	6a3b      	ldr	r3, [r7, #32]
 8002296:	f383 8810 	msr	PRIMASK, r3
}
 800229a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2280      	movs	r2, #128	@ 0x80
 80022a0:	2120      	movs	r1, #32
 80022a2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2278      	movs	r2, #120	@ 0x78
 80022a8:	2100      	movs	r1, #0
 80022aa:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80022ac:	2303      	movs	r3, #3
 80022ae:	e011      	b.n	80022d4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2220      	movs	r2, #32
 80022b4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2280      	movs	r2, #128	@ 0x80
 80022ba:	2120      	movs	r1, #32
 80022bc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2200      	movs	r2, #0
 80022c2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2200      	movs	r2, #0
 80022c8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2278      	movs	r2, #120	@ 0x78
 80022ce:	2100      	movs	r1, #0
 80022d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022d2:	2300      	movs	r3, #0
}
 80022d4:	0018      	movs	r0, r3
 80022d6:	46bd      	mov	sp, r7
 80022d8:	b010      	add	sp, #64	@ 0x40
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	01ffffff 	.word	0x01ffffff
 80022e0:	fffffedf 	.word	0xfffffedf

080022e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	60b9      	str	r1, [r7, #8]
 80022ee:	603b      	str	r3, [r7, #0]
 80022f0:	1dfb      	adds	r3, r7, #7
 80022f2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022f4:	e051      	b.n	800239a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022f6:	69bb      	ldr	r3, [r7, #24]
 80022f8:	3301      	adds	r3, #1
 80022fa:	d04e      	beq.n	800239a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022fc:	f7fe fb14 	bl	8000928 <HAL_GetTick>
 8002300:	0002      	movs	r2, r0
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	69ba      	ldr	r2, [r7, #24]
 8002308:	429a      	cmp	r2, r3
 800230a:	d302      	bcc.n	8002312 <UART_WaitOnFlagUntilTimeout+0x2e>
 800230c:	69bb      	ldr	r3, [r7, #24]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d101      	bne.n	8002316 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e051      	b.n	80023ba <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2204      	movs	r2, #4
 800231e:	4013      	ands	r3, r2
 8002320:	d03b      	beq.n	800239a <UART_WaitOnFlagUntilTimeout+0xb6>
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	2b80      	cmp	r3, #128	@ 0x80
 8002326:	d038      	beq.n	800239a <UART_WaitOnFlagUntilTimeout+0xb6>
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	2b40      	cmp	r3, #64	@ 0x40
 800232c:	d035      	beq.n	800239a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	69db      	ldr	r3, [r3, #28]
 8002334:	2208      	movs	r2, #8
 8002336:	4013      	ands	r3, r2
 8002338:	2b08      	cmp	r3, #8
 800233a:	d111      	bne.n	8002360 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2208      	movs	r2, #8
 8002342:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	0018      	movs	r0, r3
 8002348:	f000 f83c 	bl	80023c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2284      	movs	r2, #132	@ 0x84
 8002350:	2108      	movs	r1, #8
 8002352:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2278      	movs	r2, #120	@ 0x78
 8002358:	2100      	movs	r1, #0
 800235a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e02c      	b.n	80023ba <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	69da      	ldr	r2, [r3, #28]
 8002366:	2380      	movs	r3, #128	@ 0x80
 8002368:	011b      	lsls	r3, r3, #4
 800236a:	401a      	ands	r2, r3
 800236c:	2380      	movs	r3, #128	@ 0x80
 800236e:	011b      	lsls	r3, r3, #4
 8002370:	429a      	cmp	r2, r3
 8002372:	d112      	bne.n	800239a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2280      	movs	r2, #128	@ 0x80
 800237a:	0112      	lsls	r2, r2, #4
 800237c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	0018      	movs	r0, r3
 8002382:	f000 f81f 	bl	80023c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2284      	movs	r2, #132	@ 0x84
 800238a:	2120      	movs	r1, #32
 800238c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2278      	movs	r2, #120	@ 0x78
 8002392:	2100      	movs	r1, #0
 8002394:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e00f      	b.n	80023ba <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	69db      	ldr	r3, [r3, #28]
 80023a0:	68ba      	ldr	r2, [r7, #8]
 80023a2:	4013      	ands	r3, r2
 80023a4:	68ba      	ldr	r2, [r7, #8]
 80023a6:	1ad3      	subs	r3, r2, r3
 80023a8:	425a      	negs	r2, r3
 80023aa:	4153      	adcs	r3, r2
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	001a      	movs	r2, r3
 80023b0:	1dfb      	adds	r3, r7, #7
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d09e      	beq.n	80022f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	0018      	movs	r0, r3
 80023bc:	46bd      	mov	sp, r7
 80023be:	b004      	add	sp, #16
 80023c0:	bd80      	pop	{r7, pc}
	...

080023c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b08e      	sub	sp, #56	@ 0x38
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023cc:	f3ef 8310 	mrs	r3, PRIMASK
 80023d0:	617b      	str	r3, [r7, #20]
  return(result);
 80023d2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80023d6:	2301      	movs	r3, #1
 80023d8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	f383 8810 	msr	PRIMASK, r3
}
 80023e0:	46c0      	nop			@ (mov r8, r8)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4926      	ldr	r1, [pc, #152]	@ (8002488 <UART_EndRxTransfer+0xc4>)
 80023ee:	400a      	ands	r2, r1
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023f4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	f383 8810 	msr	PRIMASK, r3
}
 80023fc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023fe:	f3ef 8310 	mrs	r3, PRIMASK
 8002402:	623b      	str	r3, [r7, #32]
  return(result);
 8002404:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002406:	633b      	str	r3, [r7, #48]	@ 0x30
 8002408:	2301      	movs	r3, #1
 800240a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800240c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800240e:	f383 8810 	msr	PRIMASK, r3
}
 8002412:	46c0      	nop			@ (mov r8, r8)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	689a      	ldr	r2, [r3, #8]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2101      	movs	r1, #1
 8002420:	438a      	bics	r2, r1
 8002422:	609a      	str	r2, [r3, #8]
 8002424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002426:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800242a:	f383 8810 	msr	PRIMASK, r3
}
 800242e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002434:	2b01      	cmp	r3, #1
 8002436:	d118      	bne.n	800246a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002438:	f3ef 8310 	mrs	r3, PRIMASK
 800243c:	60bb      	str	r3, [r7, #8]
  return(result);
 800243e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002440:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002442:	2301      	movs	r3, #1
 8002444:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	f383 8810 	msr	PRIMASK, r3
}
 800244c:	46c0      	nop			@ (mov r8, r8)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2110      	movs	r1, #16
 800245a:	438a      	bics	r2, r1
 800245c:	601a      	str	r2, [r3, #0]
 800245e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002460:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	f383 8810 	msr	PRIMASK, r3
}
 8002468:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2280      	movs	r2, #128	@ 0x80
 800246e:	2120      	movs	r1, #32
 8002470:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800247e:	46c0      	nop			@ (mov r8, r8)
 8002480:	46bd      	mov	sp, r7
 8002482:	b00e      	add	sp, #56	@ 0x38
 8002484:	bd80      	pop	{r7, pc}
 8002486:	46c0      	nop			@ (mov r8, r8)
 8002488:	fffffedf 	.word	0xfffffedf

0800248c <TSL_Init>:
  * @brief  Initializes the TS interface.
  * @param  bank  Array holding all the banks
  * @retval Status
  */
TSL_Status_enum_T TSL_Init(CONST TSL_Bank_T *bank)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  TSL_Status_enum_T retval;

  // Get banks array
  TSL_Globals.Bank_Array = bank;
 8002494:	4b11      	ldr	r3, [pc, #68]	@ (80024dc <TSL_Init+0x50>)
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	605a      	str	r2, [r3, #4]

  // Initialize the delay that will be used to discharge the capacitors
  TSL_Globals.DelayDischarge = (uint32_t)((TSLPRM_DELAY_DISCHARGE_ALL * (uint32_t)(SystemCoreClock/1000000)) / 72);
 800249a:	4b11      	ldr	r3, [pc, #68]	@ (80024e0 <TSL_Init+0x54>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4911      	ldr	r1, [pc, #68]	@ (80024e4 <TSL_Init+0x58>)
 80024a0:	0018      	movs	r0, r3
 80024a2:	f7fd fe31 	bl	8000108 <__udivsi3>
 80024a6:	0003      	movs	r3, r0
 80024a8:	001a      	movs	r2, r3
 80024aa:	0013      	movs	r3, r2
 80024ac:	015b      	lsls	r3, r3, #5
 80024ae:	1a9b      	subs	r3, r3, r2
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	189b      	adds	r3, r3, r2
 80024b4:	00db      	lsls	r3, r3, #3
 80024b6:	2148      	movs	r1, #72	@ 0x48
 80024b8:	0018      	movs	r0, r3
 80024ba:	f7fd fe25 	bl	8000108 <__udivsi3>
 80024be:	0003      	movs	r3, r0
 80024c0:	001a      	movs	r2, r3
 80024c2:	4b06      	ldr	r3, [pc, #24]	@ (80024dc <TSL_Init+0x50>)
 80024c4:	611a      	str	r2, [r3, #16]
  // Note: The timing configuration (Systick) must be done in the user code.

  // Initialization of the acquisition module
#ifdef __TSL_ACQ_TSC_H
  // Note: The TSC peripheral initialization must be done in the user code.
  retval = TSL_STATUS_OK;
 80024c6:	210f      	movs	r1, #15
 80024c8:	187b      	adds	r3, r7, r1
 80024ca:	2200      	movs	r2, #0
 80024cc:	701a      	strb	r2, [r3, #0]
#else
  retval = TSL_acq_Init();
#endif

  return retval;
 80024ce:	187b      	adds	r3, r7, r1
 80024d0:	781b      	ldrb	r3, [r3, #0]
}
 80024d2:	0018      	movs	r0, r3
 80024d4:	46bd      	mov	sp, r7
 80024d6:	b004      	add	sp, #16
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	46c0      	nop			@ (mov r8, r8)
 80024dc:	20000118 	.word	0x20000118
 80024e0:	20000000 	.word	0x20000000
 80024e4:	000f4240 	.word	0x000f4240

080024e8 <TSL_acq_BankGetResult>:
  * @param[in]  mfilter Pointer to the Measure filter function
  * @param[in]  dfilter Pointer to the Delta filter function
  * @retval Status
  */
TSL_Status_enum_T TSL_acq_BankGetResult(TSL_tIndex_T idx_bk, TSL_pFuncMeasFilter_T mfilter, TSL_pFuncDeltaFilter_T dfilter)
{
 80024e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024ea:	b08b      	sub	sp, #44	@ 0x2c
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60b9      	str	r1, [r7, #8]
 80024f0:	607a      	str	r2, [r7, #4]
 80024f2:	240f      	movs	r4, #15
 80024f4:	193b      	adds	r3, r7, r4
 80024f6:	1c02      	adds	r2, r0, #0
 80024f8:	701a      	strb	r2, [r3, #0]
  TSL_Status_enum_T retval = TSL_STATUS_OK;
 80024fa:	2327      	movs	r3, #39	@ 0x27
 80024fc:	18fb      	adds	r3, r7, r3
 80024fe:	2200      	movs	r2, #0
 8002500:	701a      	strb	r2, [r3, #0]
  TSL_tIndex_T idx_ch;
  TSL_tIndexDest_T idx_dest;
  TSL_tMeas_T old_meas, new_meas;
  TSL_tDelta_T new_delta;
  CONST TSL_Bank_T *bank = &(TSL_Globals.Bank_Array[idx_bk]);
 8002502:	4bc0      	ldr	r3, [pc, #768]	@ (8002804 <TSL_acq_BankGetResult+0x31c>)
 8002504:	6859      	ldr	r1, [r3, #4]
 8002506:	0020      	movs	r0, r4
 8002508:	183b      	adds	r3, r7, r0
 800250a:	781a      	ldrb	r2, [r3, #0]
 800250c:	0013      	movs	r3, r2
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	189b      	adds	r3, r3, r2
 8002512:	00db      	lsls	r3, r3, #3
 8002514:	18cb      	adds	r3, r1, r3
 8002516:	61bb      	str	r3, [r7, #24]
  CONST TSL_ChannelDest_T *pchDest = bank->p_chDest;
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	623b      	str	r3, [r7, #32]
  CONST TSL_ChannelSrc_T *pchSrc = bank->p_chSrc;
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	61fb      	str	r3, [r7, #28]

  if (idx_bk >= TSLPRM_TOTAL_BANKS)
 8002524:	183b      	adds	r3, r7, r0
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <TSL_acq_BankGetResult+0x48>
  {
    return TSL_STATUS_ERROR;
 800252c:	2302      	movs	r3, #2
 800252e:	e164      	b.n	80027fa <TSL_acq_BankGetResult+0x312>
  }

  // For all channels in the bank copy the measure + calculate delta and store them.
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 8002530:	2326      	movs	r3, #38	@ 0x26
 8002532:	18fb      	adds	r3, r7, r3
 8002534:	2200      	movs	r2, #0
 8002536:	701a      	strb	r2, [r3, #0]
 8002538:	e153      	b.n	80027e2 <TSL_acq_BankGetResult+0x2fa>
  {

    // Get the Destination Index of the current channel
    idx_dest = pchDest->IdxDest;
 800253a:	2516      	movs	r5, #22
 800253c:	197b      	adds	r3, r7, r5
 800253e:	6a3a      	ldr	r2, [r7, #32]
 8002540:	8812      	ldrh	r2, [r2, #0]
 8002542:	801a      	strh	r2, [r3, #0]

    if (bank->p_chData[idx_dest].Flags.ObjStatus == TSL_OBJ_STATUS_ON)
 8002544:	69bb      	ldr	r3, [r7, #24]
 8002546:	6899      	ldr	r1, [r3, #8]
 8002548:	197b      	adds	r3, r7, r5
 800254a:	881a      	ldrh	r2, [r3, #0]
 800254c:	0013      	movs	r3, r2
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	189b      	adds	r3, r3, r2
 8002552:	009b      	lsls	r3, r3, #2
 8002554:	18cb      	adds	r3, r1, r3
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	2218      	movs	r2, #24
 800255a:	4013      	ands	r3, r2
 800255c:	b2db      	uxtb	r3, r3
 800255e:	2b18      	cmp	r3, #24
 8002560:	d000      	beq.n	8002564 <TSL_acq_BankGetResult+0x7c>
 8002562:	e132      	b.n	80027ca <TSL_acq_BankGetResult+0x2e2>
    {

      // Initialize flag to inform the Object of that a new data is ready
      bank->p_chData[idx_dest].Flags.DataReady = TSL_DATA_READY;
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	6899      	ldr	r1, [r3, #8]
 8002568:	197b      	adds	r3, r7, r5
 800256a:	881a      	ldrh	r2, [r3, #0]
 800256c:	0013      	movs	r3, r2
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	189b      	adds	r3, r3, r2
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	18cb      	adds	r3, r1, r3
 8002576:	781a      	ldrb	r2, [r3, #0]
 8002578:	2101      	movs	r1, #1
 800257a:	430a      	orrs	r2, r1
 800257c:	701a      	strb	r2, [r3, #0]

      // Get the new measure (the access is different between acquisitions)
      new_meas = TSL_acq_GetMeas(pchSrc->IdxSrc);
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	2624      	movs	r6, #36	@ 0x24
 8002584:	19bc      	adds	r4, r7, r6
 8002586:	0018      	movs	r0, r3
 8002588:	f000 f9cc 	bl	8002924 <TSL_acq_GetMeas>
 800258c:	0003      	movs	r3, r0
 800258e:	8023      	strh	r3, [r4, #0]

      // Store last measure for the filter below
#if TSLPRM_USE_MEAS > 0
      old_meas = bank->p_chData[idx_dest].Meas;
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	6899      	ldr	r1, [r3, #8]
 8002594:	0028      	movs	r0, r5
 8002596:	183b      	adds	r3, r7, r0
 8002598:	881a      	ldrh	r2, [r3, #0]
 800259a:	0013      	movs	r3, r2
 800259c:	005b      	lsls	r3, r3, #1
 800259e:	189b      	adds	r3, r3, r2
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	18ca      	adds	r2, r1, r3
 80025a4:	2314      	movs	r3, #20
 80025a6:	18fb      	adds	r3, r7, r3
 80025a8:	8952      	ldrh	r2, [r2, #10]
 80025aa:	801a      	strh	r2, [r3, #0]
      old_meas = new_meas;
#endif

      // Store the new measure
#if TSLPRM_USE_MEAS > 0
      bank->p_chData[idx_dest].Meas = new_meas;
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	6899      	ldr	r1, [r3, #8]
 80025b0:	183b      	adds	r3, r7, r0
 80025b2:	881a      	ldrh	r2, [r3, #0]
 80025b4:	0013      	movs	r3, r2
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	189b      	adds	r3, r3, r2
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	18cb      	adds	r3, r1, r3
 80025be:	19ba      	adds	r2, r7, r6
 80025c0:	8812      	ldrh	r2, [r2, #0]
 80025c2:	815a      	strh	r2, [r3, #10]
#endif

      // Check acquisition value min/max and set acquisition status flag
      if (new_meas < TSL_Params.AcqMin)
 80025c4:	4b90      	ldr	r3, [pc, #576]	@ (8002808 <TSL_acq_BankGetResult+0x320>)
 80025c6:	881b      	ldrh	r3, [r3, #0]
 80025c8:	19ba      	adds	r2, r7, r6
 80025ca:	8812      	ldrh	r2, [r2, #0]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d21f      	bcs.n	8002610 <TSL_acq_BankGetResult+0x128>
      {
        bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MIN;
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	6899      	ldr	r1, [r3, #8]
 80025d4:	183b      	adds	r3, r7, r0
 80025d6:	881a      	ldrh	r2, [r3, #0]
 80025d8:	0013      	movs	r3, r2
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	189b      	adds	r3, r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	18cb      	adds	r3, r1, r3
 80025e2:	781a      	ldrb	r2, [r3, #0]
 80025e4:	2106      	movs	r1, #6
 80025e6:	438a      	bics	r2, r1
 80025e8:	1c11      	adds	r1, r2, #0
 80025ea:	2204      	movs	r2, #4
 80025ec:	430a      	orrs	r2, r1
 80025ee:	701a      	strb	r2, [r3, #0]
        bank->p_chData[idx_dest].Delta = 0;
 80025f0:	69bb      	ldr	r3, [r7, #24]
 80025f2:	6899      	ldr	r1, [r3, #8]
 80025f4:	183b      	adds	r3, r7, r0
 80025f6:	881a      	ldrh	r2, [r3, #0]
 80025f8:	0013      	movs	r3, r2
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	189b      	adds	r3, r3, r2
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	18cb      	adds	r3, r1, r3
 8002602:	2200      	movs	r2, #0
 8002604:	811a      	strh	r2, [r3, #8]
        retval = TSL_STATUS_ERROR;
 8002606:	2327      	movs	r3, #39	@ 0x27
 8002608:	18fb      	adds	r3, r7, r3
 800260a:	2202      	movs	r2, #2
 800260c:	701a      	strb	r2, [r3, #0]
 800260e:	e0dc      	b.n	80027ca <TSL_acq_BankGetResult+0x2e2>
      }
      else
      {
        if (new_meas >= TSL_Params.AcqMax)
 8002610:	4b7d      	ldr	r3, [pc, #500]	@ (8002808 <TSL_acq_BankGetResult+0x320>)
 8002612:	885b      	ldrh	r3, [r3, #2]
 8002614:	2224      	movs	r2, #36	@ 0x24
 8002616:	18ba      	adds	r2, r7, r2
 8002618:	8812      	ldrh	r2, [r2, #0]
 800261a:	429a      	cmp	r2, r3
 800261c:	d31d      	bcc.n	800265a <TSL_acq_BankGetResult+0x172>
        {
          bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MAX;
 800261e:	69bb      	ldr	r3, [r7, #24]
 8002620:	6899      	ldr	r1, [r3, #8]
 8002622:	2016      	movs	r0, #22
 8002624:	183b      	adds	r3, r7, r0
 8002626:	881a      	ldrh	r2, [r3, #0]
 8002628:	0013      	movs	r3, r2
 800262a:	005b      	lsls	r3, r3, #1
 800262c:	189b      	adds	r3, r3, r2
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	18cb      	adds	r3, r1, r3
 8002632:	781a      	ldrb	r2, [r3, #0]
 8002634:	2106      	movs	r1, #6
 8002636:	430a      	orrs	r2, r1
 8002638:	701a      	strb	r2, [r3, #0]
          bank->p_chData[idx_dest].Delta = 0;
 800263a:	69bb      	ldr	r3, [r7, #24]
 800263c:	6899      	ldr	r1, [r3, #8]
 800263e:	183b      	adds	r3, r7, r0
 8002640:	881a      	ldrh	r2, [r3, #0]
 8002642:	0013      	movs	r3, r2
 8002644:	005b      	lsls	r3, r3, #1
 8002646:	189b      	adds	r3, r3, r2
 8002648:	009b      	lsls	r3, r3, #2
 800264a:	18cb      	adds	r3, r1, r3
 800264c:	2200      	movs	r2, #0
 800264e:	811a      	strh	r2, [r3, #8]
          retval = TSL_STATUS_ERROR;
 8002650:	2327      	movs	r3, #39	@ 0x27
 8002652:	18fb      	adds	r3, r7, r3
 8002654:	2202      	movs	r2, #2
 8002656:	701a      	strb	r2, [r3, #0]
 8002658:	e0b7      	b.n	80027ca <TSL_acq_BankGetResult+0x2e2>
        }
        else // The measure is OK
        {
          if (TSL_acq_UseFilter(&bank->p_chData[idx_dest]))
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	6899      	ldr	r1, [r3, #8]
 800265e:	2616      	movs	r6, #22
 8002660:	19bb      	adds	r3, r7, r6
 8002662:	881a      	ldrh	r2, [r3, #0]
 8002664:	0013      	movs	r3, r2
 8002666:	005b      	lsls	r3, r3, #1
 8002668:	189b      	adds	r3, r3, r2
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	18cb      	adds	r3, r1, r3
 800266e:	0018      	movs	r0, r3
 8002670:	f000 f98e 	bl	8002990 <TSL_acq_UseFilter>
 8002674:	1e03      	subs	r3, r0, #0
 8002676:	d100      	bne.n	800267a <TSL_acq_BankGetResult+0x192>
 8002678:	e070      	b.n	800275c <TSL_acq_BankGetResult+0x274>
          {
            // Apply Measure filter if it exists
            if (mfilter)
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d017      	beq.n	80026b0 <TSL_acq_BankGetResult+0x1c8>
            {
              new_meas = mfilter(old_meas, new_meas);
 8002680:	2524      	movs	r5, #36	@ 0x24
 8002682:	197c      	adds	r4, r7, r5
 8002684:	197b      	adds	r3, r7, r5
 8002686:	8819      	ldrh	r1, [r3, #0]
 8002688:	2314      	movs	r3, #20
 800268a:	18fb      	adds	r3, r7, r3
 800268c:	881a      	ldrh	r2, [r3, #0]
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	0010      	movs	r0, r2
 8002692:	4798      	blx	r3
 8002694:	0003      	movs	r3, r0
 8002696:	8023      	strh	r3, [r4, #0]
              // Store the measure (optional - used for debug purpose)
#if TSLPRM_USE_MEAS > 0
              bank->p_chData[idx_dest].Meas = new_meas;
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	6899      	ldr	r1, [r3, #8]
 800269c:	19bb      	adds	r3, r7, r6
 800269e:	881a      	ldrh	r2, [r3, #0]
 80026a0:	0013      	movs	r3, r2
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	189b      	adds	r3, r3, r2
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	18cb      	adds	r3, r1, r3
 80026aa:	197a      	adds	r2, r7, r5
 80026ac:	8812      	ldrh	r2, [r2, #0]
 80026ae:	815a      	strh	r2, [r3, #10]
#endif
            }

            // Calculate the new Delta
            new_delta = TSL_acq_ComputeDelta(bank->p_chData[idx_dest].Ref, new_meas);
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	6899      	ldr	r1, [r3, #8]
 80026b4:	2516      	movs	r5, #22
 80026b6:	197b      	adds	r3, r7, r5
 80026b8:	881a      	ldrh	r2, [r3, #0]
 80026ba:	0013      	movs	r3, r2
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	189b      	adds	r3, r3, r2
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	18cb      	adds	r3, r1, r3
 80026c4:	889a      	ldrh	r2, [r3, #4]
 80026c6:	2612      	movs	r6, #18
 80026c8:	19bc      	adds	r4, r7, r6
 80026ca:	2324      	movs	r3, #36	@ 0x24
 80026cc:	18fb      	adds	r3, r7, r3
 80026ce:	881b      	ldrh	r3, [r3, #0]
 80026d0:	0019      	movs	r1, r3
 80026d2:	0010      	movs	r0, r2
 80026d4:	f000 f942 	bl	800295c <TSL_acq_ComputeDelta>
 80026d8:	0003      	movs	r3, r0
 80026da:	8023      	strh	r3, [r4, #0]

            // Check Noise (TSL_ACQ_STATUS_OK if no Noise or if Noise detection is not supported)
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 80026dc:	f000 f952 	bl	8002984 <TSL_acq_CheckNoise>
 80026e0:	0003      	movs	r3, r0
 80026e2:	0018      	movs	r0, r3
 80026e4:	69bb      	ldr	r3, [r7, #24]
 80026e6:	6899      	ldr	r1, [r3, #8]
 80026e8:	002c      	movs	r4, r5
 80026ea:	193b      	adds	r3, r7, r4
 80026ec:	881a      	ldrh	r2, [r3, #0]
 80026ee:	0013      	movs	r3, r2
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	189b      	adds	r3, r3, r2
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	18cb      	adds	r3, r1, r3
 80026f8:	1c01      	adds	r1, r0, #0
 80026fa:	2203      	movs	r2, #3
 80026fc:	400a      	ands	r2, r1
 80026fe:	b2d2      	uxtb	r2, r2
 8002700:	2103      	movs	r1, #3
 8002702:	400a      	ands	r2, r1
 8002704:	1890      	adds	r0, r2, r2
 8002706:	781a      	ldrb	r2, [r3, #0]
 8002708:	2106      	movs	r1, #6
 800270a:	438a      	bics	r2, r1
 800270c:	1c11      	adds	r1, r2, #0
 800270e:	1c02      	adds	r2, r0, #0
 8002710:	430a      	orrs	r2, r1
 8002712:	701a      	strb	r2, [r3, #0]

            // Apply Delta filter if it exists
            if (dfilter)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d011      	beq.n	800273e <TSL_acq_BankGetResult+0x256>
            {
              bank->p_chData[idx_dest].Delta = dfilter(new_delta);
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	6899      	ldr	r1, [r3, #8]
 800271e:	193b      	adds	r3, r7, r4
 8002720:	881a      	ldrh	r2, [r3, #0]
 8002722:	0013      	movs	r3, r2
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	189b      	adds	r3, r3, r2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	18cc      	adds	r4, r1, r3
 800272c:	19bb      	adds	r3, r7, r6
 800272e:	2200      	movs	r2, #0
 8002730:	5e9a      	ldrsh	r2, [r3, r2]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	0010      	movs	r0, r2
 8002736:	4798      	blx	r3
 8002738:	0003      	movs	r3, r0
 800273a:	8123      	strh	r3, [r4, #8]
 800273c:	e045      	b.n	80027ca <TSL_acq_BankGetResult+0x2e2>
            }
            else
            {
              bank->p_chData[idx_dest].Delta = new_delta;
 800273e:	69bb      	ldr	r3, [r7, #24]
 8002740:	6899      	ldr	r1, [r3, #8]
 8002742:	2316      	movs	r3, #22
 8002744:	18fb      	adds	r3, r7, r3
 8002746:	881a      	ldrh	r2, [r3, #0]
 8002748:	0013      	movs	r3, r2
 800274a:	005b      	lsls	r3, r3, #1
 800274c:	189b      	adds	r3, r3, r2
 800274e:	009b      	lsls	r3, r3, #2
 8002750:	18cb      	adds	r3, r1, r3
 8002752:	2212      	movs	r2, #18
 8002754:	18ba      	adds	r2, r7, r2
 8002756:	8812      	ldrh	r2, [r2, #0]
 8002758:	811a      	strh	r2, [r3, #8]
 800275a:	e036      	b.n	80027ca <TSL_acq_BankGetResult+0x2e2>
            }
          }
          else
          {
            // Calculate the new Delta
            bank->p_chData[idx_dest].Delta = TSL_acq_ComputeDelta(bank->p_chData[idx_dest].Ref, new_meas);
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	6899      	ldr	r1, [r3, #8]
 8002760:	2516      	movs	r5, #22
 8002762:	197b      	adds	r3, r7, r5
 8002764:	881a      	ldrh	r2, [r3, #0]
 8002766:	0013      	movs	r3, r2
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	189b      	adds	r3, r3, r2
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	18cb      	adds	r3, r1, r3
 8002770:	8898      	ldrh	r0, [r3, #4]
 8002772:	69bb      	ldr	r3, [r7, #24]
 8002774:	6899      	ldr	r1, [r3, #8]
 8002776:	197b      	adds	r3, r7, r5
 8002778:	881a      	ldrh	r2, [r3, #0]
 800277a:	0013      	movs	r3, r2
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	189b      	adds	r3, r3, r2
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	18cc      	adds	r4, r1, r3
 8002784:	2324      	movs	r3, #36	@ 0x24
 8002786:	18fb      	adds	r3, r7, r3
 8002788:	881b      	ldrh	r3, [r3, #0]
 800278a:	0019      	movs	r1, r3
 800278c:	f000 f8e6 	bl	800295c <TSL_acq_ComputeDelta>
 8002790:	0003      	movs	r3, r0
 8002792:	8123      	strh	r3, [r4, #8]

            // Check Noise (TSL_ACQ_STATUS_OK if no Noise or if Noise detection is not supported)
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 8002794:	f000 f8f6 	bl	8002984 <TSL_acq_CheckNoise>
 8002798:	0003      	movs	r3, r0
 800279a:	0018      	movs	r0, r3
 800279c:	69bb      	ldr	r3, [r7, #24]
 800279e:	6899      	ldr	r1, [r3, #8]
 80027a0:	197b      	adds	r3, r7, r5
 80027a2:	881a      	ldrh	r2, [r3, #0]
 80027a4:	0013      	movs	r3, r2
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	189b      	adds	r3, r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	18cb      	adds	r3, r1, r3
 80027ae:	1c01      	adds	r1, r0, #0
 80027b0:	2203      	movs	r2, #3
 80027b2:	400a      	ands	r2, r1
 80027b4:	b2d2      	uxtb	r2, r2
 80027b6:	2103      	movs	r1, #3
 80027b8:	400a      	ands	r2, r1
 80027ba:	1890      	adds	r0, r2, r2
 80027bc:	781a      	ldrb	r2, [r3, #0]
 80027be:	2106      	movs	r1, #6
 80027c0:	438a      	bics	r2, r1
 80027c2:	1c11      	adds	r1, r2, #0
 80027c4:	1c02      	adds	r2, r0, #0
 80027c6:	430a      	orrs	r2, r1
 80027c8:	701a      	strb	r2, [r3, #0]
        }
      }
    }

    // Next channel
    pchDest++;
 80027ca:	6a3b      	ldr	r3, [r7, #32]
 80027cc:	3302      	adds	r3, #2
 80027ce:	623b      	str	r3, [r7, #32]
    pchSrc++;
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	330c      	adds	r3, #12
 80027d4:	61fb      	str	r3, [r7, #28]
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 80027d6:	2126      	movs	r1, #38	@ 0x26
 80027d8:	187b      	adds	r3, r7, r1
 80027da:	781a      	ldrb	r2, [r3, #0]
 80027dc:	187b      	adds	r3, r7, r1
 80027de:	3201      	adds	r2, #1
 80027e0:	701a      	strb	r2, [r3, #0]
 80027e2:	2326      	movs	r3, #38	@ 0x26
 80027e4:	18fb      	adds	r3, r7, r3
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	b29a      	uxth	r2, r3
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	899b      	ldrh	r3, [r3, #12]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d200      	bcs.n	80027f4 <TSL_acq_BankGetResult+0x30c>
 80027f2:	e6a2      	b.n	800253a <TSL_acq_BankGetResult+0x52>

  }

  return retval;
 80027f4:	2327      	movs	r3, #39	@ 0x27
 80027f6:	18fb      	adds	r3, r7, r3
 80027f8:	781b      	ldrb	r3, [r3, #0]
}
 80027fa:	0018      	movs	r0, r3
 80027fc:	46bd      	mov	sp, r7
 80027fe:	b00b      	add	sp, #44	@ 0x2c
 8002800:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002802:	46c0      	nop			@ (mov r8, r8)
 8002804:	20000118 	.word	0x20000118
 8002808:	2000001c 	.word	0x2000001c

0800280c <TSL_acq_BankConfig>:
  * @brief Configures a Bank.
  * @param[in] idx_bk  Index of the Bank to configure
  * @retval Status
  */
TSL_Status_enum_T TSL_acq_BankConfig(TSL_tIndex_T idx_bk)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b08a      	sub	sp, #40	@ 0x28
 8002810:	af00      	add	r7, sp, #0
 8002812:	0002      	movs	r2, r0
 8002814:	1dfb      	adds	r3, r7, #7
 8002816:	701a      	strb	r2, [r3, #0]
  CONST TSL_Bank_T *bank;
  CONST TSL_ChannelSrc_T *pchSrc;
  CONST TSL_ChannelDest_T *pchDest;

  // Check bank index
  if (idx_bk >= TSLPRM_TOTAL_BANKS)
 8002818:	1dfb      	adds	r3, r7, #7
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <TSL_acq_BankConfig+0x18>
  {
    return TSL_STATUS_ERROR;
 8002820:	2302      	movs	r3, #2
 8002822:	e057      	b.n	80028d4 <TSL_acq_BankConfig+0xc8>
  }

  // Initialize bank pointers
  bank = &(TSL_Globals.Bank_Array[idx_bk]);
 8002824:	4b2d      	ldr	r3, [pc, #180]	@ (80028dc <TSL_acq_BankConfig+0xd0>)
 8002826:	6859      	ldr	r1, [r3, #4]
 8002828:	1dfb      	adds	r3, r7, #7
 800282a:	781a      	ldrb	r2, [r3, #0]
 800282c:	0013      	movs	r3, r2
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	189b      	adds	r3, r3, r2
 8002832:	00db      	lsls	r3, r3, #3
 8002834:	18cb      	adds	r3, r1, r3
 8002836:	61bb      	str	r3, [r7, #24]
  pchSrc = bank->p_chSrc;
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	623b      	str	r3, [r7, #32]
  pchDest = bank->p_chDest;
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	61fb      	str	r3, [r7, #28]
  
  // Mark the current bank processed
  TSL_Globals.This_Bank = idx_bk;
 8002844:	4b25      	ldr	r3, [pc, #148]	@ (80028dc <TSL_acq_BankConfig+0xd0>)
 8002846:	1dfa      	adds	r2, r7, #7
 8002848:	7812      	ldrb	r2, [r2, #0]
 800284a:	721a      	strb	r2, [r3, #8]

  //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
  // Enable the Gx_IOy used as channels (channels + shield)
  TSC->IOCCR = bank->msk_IOCCR_channels;
 800284c:	4a24      	ldr	r2, [pc, #144]	@ (80028e0 <TSL_acq_BankConfig+0xd4>)
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	691b      	ldr	r3, [r3, #16]
 8002852:	6293      	str	r3, [r2, #40]	@ 0x28
  // Enable acquisition on selected Groups
  TSC->IOGCSR = bank->msk_IOGCSR_groups;
 8002854:	4a22      	ldr	r2, [pc, #136]	@ (80028e0 <TSL_acq_BankConfig+0xd4>)
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	695b      	ldr	r3, [r3, #20]
 800285a:	6313      	str	r3, [r2, #48]	@ 0x30
  //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

  // For all channels of the bank check if they are OFF or BURST_ONLY
  // and set acquisition status flag
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 800285c:	2300      	movs	r3, #0
 800285e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002860:	e031      	b.n	80028c6 <TSL_acq_BankConfig+0xba>
  {

    // Check Object status flag
    objs = bank->p_chData[pchDest->IdxDest].Flags.ObjStatus;
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	689a      	ldr	r2, [r3, #8]
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	881b      	ldrh	r3, [r3, #0]
 800286a:	0019      	movs	r1, r3
 800286c:	000b      	movs	r3, r1
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	185b      	adds	r3, r3, r1
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	18d3      	adds	r3, r2, r3
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	06db      	lsls	r3, r3, #27
 800287a:	0f9b      	lsrs	r3, r3, #30
 800287c:	b2db      	uxtb	r3, r3
 800287e:	617b      	str	r3, [r7, #20]

    if (objs != TSL_OBJ_STATUS_ON)
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	2b03      	cmp	r3, #3
 8002884:	d016      	beq.n	80028b4 <TSL_acq_BankConfig+0xa8>
    {
      //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
      // Get the Channel Group mask
      gx = pchSrc->msk_IOGCSR_group;
 8002886:	6a3b      	ldr	r3, [r7, #32]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	613b      	str	r3, [r7, #16]
      // Stop acquisition of the Group
      TSC->IOGCSR &= (uint32_t)~gx;
 800288c:	4b14      	ldr	r3, [pc, #80]	@ (80028e0 <TSL_acq_BankConfig+0xd4>)
 800288e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	43d9      	mvns	r1, r3
 8002894:	4b12      	ldr	r3, [pc, #72]	@ (80028e0 <TSL_acq_BankConfig+0xd4>)
 8002896:	400a      	ands	r2, r1
 8002898:	631a      	str	r2, [r3, #48]	@ 0x30
      //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

      if (objs == TSL_OBJ_STATUS_OFF)
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d109      	bne.n	80028b4 <TSL_acq_BankConfig+0xa8>
      {
        //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
        // Get the Channel IO mask
        ioy = pchSrc->msk_IOCCR_channel;
 80028a0:	6a3b      	ldr	r3, [r7, #32]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	60fb      	str	r3, [r7, #12]
        // Stop Burst of the Channel
        TSC->IOCCR &= (uint32_t)~ioy;
 80028a6:	4b0e      	ldr	r3, [pc, #56]	@ (80028e0 <TSL_acq_BankConfig+0xd4>)
 80028a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	43d9      	mvns	r1, r3
 80028ae:	4b0c      	ldr	r3, [pc, #48]	@ (80028e0 <TSL_acq_BankConfig+0xd4>)
 80028b0:	400a      	ands	r2, r1
 80028b2:	629a      	str	r2, [r3, #40]	@ 0x28
        //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
      }
    }

    // Next channel
    pchSrc++;
 80028b4:	6a3b      	ldr	r3, [r7, #32]
 80028b6:	330c      	adds	r3, #12
 80028b8:	623b      	str	r3, [r7, #32]
    pchDest++;
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	3302      	adds	r3, #2
 80028be:	61fb      	str	r3, [r7, #28]
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 80028c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c2:	3301      	adds	r3, #1
 80028c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80028c6:	69bb      	ldr	r3, [r7, #24]
 80028c8:	899b      	ldrh	r3, [r3, #12]
 80028ca:	001a      	movs	r2, r3
 80028cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d3c7      	bcc.n	8002862 <TSL_acq_BankConfig+0x56>
  }

  return TSL_STATUS_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	0018      	movs	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	b00a      	add	sp, #40	@ 0x28
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	20000118 	.word	0x20000118
 80028e0:	40024000 	.word	0x40024000

080028e4 <TSL_acq_BankStartAcq_IT>:
  * @brief Start acquisition in Interrupt mode on a previously configured bank
  * @param None
  * @retval None
  */
void TSL_acq_BankStartAcq_IT(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
  // Clear both EOAIC and MCEIC flags
  TSC->ICR |= 0x03;
 80028e8:	4b0c      	ldr	r3, [pc, #48]	@ (800291c <TSL_acq_BankStartAcq_IT+0x38>)
 80028ea:	689a      	ldr	r2, [r3, #8]
 80028ec:	4b0b      	ldr	r3, [pc, #44]	@ (800291c <TSL_acq_BankStartAcq_IT+0x38>)
 80028ee:	2103      	movs	r1, #3
 80028f0:	430a      	orrs	r2, r1
 80028f2:	609a      	str	r2, [r3, #8]

  // Wait capacitors discharge
  SoftDelay(TSL_Globals.DelayDischarge);
 80028f4:	4b0a      	ldr	r3, [pc, #40]	@ (8002920 <TSL_acq_BankStartAcq_IT+0x3c>)
 80028f6:	691b      	ldr	r3, [r3, #16]
 80028f8:	0018      	movs	r0, r3
 80028fa:	f000 f85e 	bl	80029ba <SoftDelay>
  // Set IO default in Input Floating
  TSC->CR |= (1 << 4);
#endif

  // Set both EOA and MCE interrupts
  TSC->IER |= 0x03;
 80028fe:	4b07      	ldr	r3, [pc, #28]	@ (800291c <TSL_acq_BankStartAcq_IT+0x38>)
 8002900:	685a      	ldr	r2, [r3, #4]
 8002902:	4b06      	ldr	r3, [pc, #24]	@ (800291c <TSL_acq_BankStartAcq_IT+0x38>)
 8002904:	2103      	movs	r1, #3
 8002906:	430a      	orrs	r2, r1
 8002908:	605a      	str	r2, [r3, #4]
  
  // Start acquisition
  TSC->CR |= 0x02;
 800290a:	4b04      	ldr	r3, [pc, #16]	@ (800291c <TSL_acq_BankStartAcq_IT+0x38>)
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	4b03      	ldr	r3, [pc, #12]	@ (800291c <TSL_acq_BankStartAcq_IT+0x38>)
 8002910:	2102      	movs	r1, #2
 8002912:	430a      	orrs	r2, r1
 8002914:	601a      	str	r2, [r3, #0]
}
 8002916:	46c0      	nop			@ (mov r8, r8)
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	40024000 	.word	0x40024000
 8002920:	20000118 	.word	0x20000118

08002924 <TSL_acq_GetMeas>:
  * @brief Return the current measure
  * @param[in] index Index of the measure source
  * @retval Measure
  */
TSL_tMeas_T TSL_acq_GetMeas(TSL_tIndex_T index)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	0002      	movs	r2, r0
 800292c:	1dfb      	adds	r3, r7, #7
 800292e:	701a      	strb	r2, [r3, #0]
  if (index < TSC_NB_GROUPS_SUPPORTED)
 8002930:	1dfb      	adds	r3, r7, #7
 8002932:	781b      	ldrb	r3, [r3, #0]
 8002934:	2b07      	cmp	r3, #7
 8002936:	d809      	bhi.n	800294c <TSL_acq_GetMeas+0x28>
  {
    return((TSL_tMeas_T)(TSC->IOGXCR[index]));
 8002938:	4a07      	ldr	r2, [pc, #28]	@ (8002958 <TSL_acq_GetMeas+0x34>)
 800293a:	1dfb      	adds	r3, r7, #7
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	330c      	adds	r3, #12
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	18d3      	adds	r3, r2, r3
 8002944:	3304      	adds	r3, #4
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	b29b      	uxth	r3, r3
 800294a:	e000      	b.n	800294e <TSL_acq_GetMeas+0x2a>
  }
  else
  {
    return((TSL_tMeas_T)0);
 800294c:	2300      	movs	r3, #0
  }
}
 800294e:	0018      	movs	r0, r3
 8002950:	46bd      	mov	sp, r7
 8002952:	b002      	add	sp, #8
 8002954:	bd80      	pop	{r7, pc}
 8002956:	46c0      	nop			@ (mov r8, r8)
 8002958:	40024000 	.word	0x40024000

0800295c <TSL_acq_ComputeDelta>:
  * @param[in] ref Reference value
  * @param[in] meas Last Measurement value
  * @retval Delta value
  */
TSL_tDelta_T TSL_acq_ComputeDelta(TSL_tRef_T ref, TSL_tMeas_T meas)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	0002      	movs	r2, r0
 8002964:	1dbb      	adds	r3, r7, #6
 8002966:	801a      	strh	r2, [r3, #0]
 8002968:	1d3b      	adds	r3, r7, #4
 800296a:	1c0a      	adds	r2, r1, #0
 800296c:	801a      	strh	r2, [r3, #0]
  return((TSL_tDelta_T)(ref - meas));
 800296e:	1dba      	adds	r2, r7, #6
 8002970:	1d3b      	adds	r3, r7, #4
 8002972:	8812      	ldrh	r2, [r2, #0]
 8002974:	881b      	ldrh	r3, [r3, #0]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	b29b      	uxth	r3, r3
 800297a:	b21b      	sxth	r3, r3
}
 800297c:	0018      	movs	r0, r3
 800297e:	46bd      	mov	sp, r7
 8002980:	b002      	add	sp, #8
 8002982:	bd80      	pop	{r7, pc}

08002984 <TSL_acq_CheckNoise>:
  * @brief  Check noise (not used)
  * @param  None
  * @retval Status
  */
TSL_AcqStatus_enum_T TSL_acq_CheckNoise(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
  return TSL_ACQ_STATUS_OK;
 8002988:	2300      	movs	r3, #0
}
 800298a:	0018      	movs	r0, r3
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <TSL_acq_UseFilter>:
  * @brief Check if a filter must be used on the current channel (not used)
  * @param[in] pCh Pointer on the channel data information
  * @retval Result TRUE if a filter can be applied
  */
TSL_Bool_enum_T TSL_acq_UseFilter(TSL_ChannelData_T *pCh)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  return TSL_TRUE;
 8002998:	2301      	movs	r3, #1
}
 800299a:	0018      	movs	r0, r3
 800299c:	46bd      	mov	sp, r7
 800299e:	b002      	add	sp, #8
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <TSL_acq_TestFirstReferenceIsValid>:
  * @param[in] pCh Pointer on the channel data information
  * @param[in] new_meas Measure of the last acquisition on this channel
  * @retval Result TRUE if the Reference is valid
  */
TSL_Bool_enum_T TSL_acq_TestFirstReferenceIsValid(TSL_ChannelData_T *pCh, TSL_tMeas_T new_meas)
{
 80029a2:	b580      	push	{r7, lr}
 80029a4:	b082      	sub	sp, #8
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
 80029aa:	000a      	movs	r2, r1
 80029ac:	1cbb      	adds	r3, r7, #2
 80029ae:	801a      	strh	r2, [r3, #0]
  return TSL_TRUE;
 80029b0:	2301      	movs	r3, #1
}
 80029b2:	0018      	movs	r0, r3
 80029b4:	46bd      	mov	sp, r7
 80029b6:	b002      	add	sp, #8
 80029b8:	bd80      	pop	{r7, pc}

080029ba <SoftDelay>:
  * val =  500: ~ 63s
  * val = 1000: ~126s
  * val = 2000: ~251s
  */
void SoftDelay(uint32_t val)
{
 80029ba:	b580      	push	{r7, lr}
 80029bc:	b084      	sub	sp, #16
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
  volatile uint32_t idx;
  for (idx = val; idx > 0; idx--)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	60fb      	str	r3, [r7, #12]
 80029c6:	e002      	b.n	80029ce <SoftDelay+0x14>
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	3b01      	subs	r3, #1
 80029cc:	60fb      	str	r3, [r7, #12]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1f9      	bne.n	80029c8 <SoftDelay+0xe>
  {}
}
 80029d4:	46c0      	nop			@ (mov r8, r8)
 80029d6:	46c0      	nop			@ (mov r8, r8)
 80029d8:	46bd      	mov	sp, r7
 80029da:	b004      	add	sp, #16
 80029dc:	bd80      	pop	{r7, pc}
	...

080029e0 <TSL_obj_GroupInit>:
  * @brief Initialize a group of Objects
  * @param[in] objgrp  Pointer to the group of objects
  * @retval None
  */
void TSL_obj_GroupInit(TSL_ObjectGroup_T *objgrp)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b086      	sub	sp, #24
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  TSL_tIndex_T idx_obj;
  CONST TSL_Object_T *pobj;
  TSL_tNb_T objgrp_state_mask = 0;
 80029e8:	230e      	movs	r3, #14
 80029ea:	18fb      	adds	r3, r7, r3
 80029ec:	2200      	movs	r2, #0
 80029ee:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	613b      	str	r3, [r7, #16]

  objgrp->Change = TSL_STATE_NOT_CHANGED;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	721a      	strb	r2, [r3, #8]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80029fc:	2317      	movs	r3, #23
 80029fe:	18fb      	adds	r3, r7, r3
 8002a00:	2200      	movs	r2, #0
 8002a02:	701a      	strb	r2, [r3, #0]
 8002a04:	e034      	b.n	8002a70 <TSL_obj_GroupInit+0x90>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	0018      	movs	r0, r3
 8002a0a:	f000 f845 	bl	8002a98 <TSL_obj_SetGlobalObj>

    switch (pobj->Type)
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	2b10      	cmp	r3, #16
 8002a14:	d122      	bne.n	8002a5c <TSL_obj_GroupInit+0x7c>
    {
        //------------------------------------------------------------------------
#if TSLPRM_TOTAL_TOUCHKEYS > 0
      case TSL_OBJ_TOUCHKEY:
        // Call the specific method
        TSL_Globals.This_TKey->p_Methods->Init();
 8002a16:	4b1f      	ldr	r3, [pc, #124]	@ (8002a94 <TSL_obj_GroupInit+0xb4>)
 8002a18:	695b      	ldr	r3, [r3, #20]
 8002a1a:	691b      	ldr	r3, [r3, #16]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4798      	blx	r3
        // Check if the object has changed of state
        if (TSL_Globals.This_TKey->p_Data->Change)
 8002a20:	4b1c      	ldr	r3, [pc, #112]	@ (8002a94 <TSL_obj_GroupInit+0xb4>)
 8002a22:	695b      	ldr	r3, [r3, #20]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	789b      	ldrb	r3, [r3, #2]
 8002a28:	2240      	movs	r2, #64	@ 0x40
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d002      	beq.n	8002a38 <TSL_obj_GroupInit+0x58>
        {
          objgrp->Change = TSL_STATE_CHANGED;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2201      	movs	r2, #1
 8002a36:	721a      	strb	r2, [r3, #8]
        }
        // Update object group state mask
        objgrp_state_mask |= TSL_Globals.This_TKey->p_SM[TSL_Globals.This_TKey->p_Data->StateId].StateMask;
 8002a38:	4b16      	ldr	r3, [pc, #88]	@ (8002a94 <TSL_obj_GroupInit+0xb4>)
 8002a3a:	695b      	ldr	r3, [r3, #20]
 8002a3c:	68da      	ldr	r2, [r3, #12]
 8002a3e:	4b15      	ldr	r3, [pc, #84]	@ (8002a94 <TSL_obj_GroupInit+0xb4>)
 8002a40:	695b      	ldr	r3, [r3, #20]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	00db      	lsls	r3, r3, #3
 8002a48:	18d3      	adds	r3, r2, r3
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	0019      	movs	r1, r3
 8002a4e:	220e      	movs	r2, #14
 8002a50:	18bb      	adds	r3, r7, r2
 8002a52:	18ba      	adds	r2, r7, r2
 8002a54:	8812      	ldrh	r2, [r2, #0]
 8002a56:	430a      	orrs	r2, r1
 8002a58:	801a      	strh	r2, [r3, #0]
        break;
 8002a5a:	e000      	b.n	8002a5e <TSL_obj_GroupInit+0x7e>
        // Get object state mask from state machine in TSL_Params
        objgrp_state_mask |= TSL_Params.p_LinRotSM[TSL_Globals.This_LinRot->p_Data->StateId].StateMask;
        break;
#endif
      default:
        break;
 8002a5c:	46c0      	nop			@ (mov r8, r8)
    }

    pobj++; // Next object
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	3308      	adds	r3, #8
 8002a62:	613b      	str	r3, [r7, #16]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8002a64:	2117      	movs	r1, #23
 8002a66:	187b      	adds	r3, r7, r1
 8002a68:	781a      	ldrb	r2, [r3, #0]
 8002a6a:	187b      	adds	r3, r7, r1
 8002a6c:	3201      	adds	r2, #1
 8002a6e:	701a      	strb	r2, [r3, #0]
 8002a70:	2317      	movs	r3, #23
 8002a72:	18fb      	adds	r3, r7, r3
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	b29a      	uxth	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	889b      	ldrh	r3, [r3, #4]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d3c2      	bcc.n	8002a06 <TSL_obj_GroupInit+0x26>
  }

  // Update the object group state mask
  objgrp->StateMask = objgrp_state_mask;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	220e      	movs	r2, #14
 8002a84:	18ba      	adds	r2, r7, r2
 8002a86:	8812      	ldrh	r2, [r2, #0]
 8002a88:	80da      	strh	r2, [r3, #6]
}
 8002a8a:	46c0      	nop			@ (mov r8, r8)
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	b006      	add	sp, #24
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	46c0      	nop			@ (mov r8, r8)
 8002a94:	20000118 	.word	0x20000118

08002a98 <TSL_obj_SetGlobalObj>:
  * @brief Set the global object variable
  * @param[in] pobj  Pointer to the object to process
  * @retval None
  */
void TSL_obj_SetGlobalObj(CONST TSL_Object_T *pobj)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]

  TSL_Globals.This_Obj = pobj;
 8002aa0:	4b08      	ldr	r3, [pc, #32]	@ (8002ac4 <TSL_obj_SetGlobalObj+0x2c>)
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	60da      	str	r2, [r3, #12]

  switch (pobj->Type)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	3b10      	subs	r3, #16
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d804      	bhi.n	8002aba <TSL_obj_SetGlobalObj+0x22>
  {
#if TSLPRM_TOTAL_TKEYS > 0
    case TSL_OBJ_TOUCHKEY:
    case TSL_OBJ_TOUCHKEYB:
      TSL_Globals.This_TKey = (TSL_TouchKey_T *)pobj->Elmt;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	685a      	ldr	r2, [r3, #4]
 8002ab4:	4b03      	ldr	r3, [pc, #12]	@ (8002ac4 <TSL_obj_SetGlobalObj+0x2c>)
 8002ab6:	615a      	str	r2, [r3, #20]
      break;
 8002ab8:	e000      	b.n	8002abc <TSL_obj_SetGlobalObj+0x24>
    case TSL_OBJ_ROTARYB:
      TSL_Globals.This_LinRot = (TSL_LinRot_T *)pobj->Elmt;
      break;
#endif
    default:
      break;
 8002aba:	46c0      	nop			@ (mov r8, r8)
  }
}
 8002abc:	46c0      	nop			@ (mov r8, r8)
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	b002      	add	sp, #8
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	20000118 	.word	0x20000118

08002ac8 <TSL_tim_ProcessIT>:
  * @brief  Management of the timing module interrupt service routine.
  * @param  None
  * @retval None
  */
void TSL_tim_ProcessIT(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	af00      	add	r7, sp, #0
  static TSL_tTick_ms_T count_1s = 0;

  // Count 1 global tick every xxx ms (defined by TSLPRM_TICK_FREQ parameter)
  TSL_Globals.Tick_ms++;
 8002acc:	4b12      	ldr	r3, [pc, #72]	@ (8002b18 <TSL_tim_ProcessIT+0x50>)
 8002ace:	881b      	ldrh	r3, [r3, #0]
 8002ad0:	3301      	adds	r3, #1
 8002ad2:	b29a      	uxth	r2, r3
 8002ad4:	4b10      	ldr	r3, [pc, #64]	@ (8002b18 <TSL_tim_ProcessIT+0x50>)
 8002ad6:	801a      	strh	r2, [r3, #0]

  // Check if 1 second has elapsed
  count_1s++;
 8002ad8:	4b10      	ldr	r3, [pc, #64]	@ (8002b1c <TSL_tim_ProcessIT+0x54>)
 8002ada:	881b      	ldrh	r3, [r3, #0]
 8002adc:	3301      	adds	r3, #1
 8002ade:	b29a      	uxth	r2, r3
 8002ae0:	4b0e      	ldr	r3, [pc, #56]	@ (8002b1c <TSL_tim_ProcessIT+0x54>)
 8002ae2:	801a      	strh	r2, [r3, #0]
  if (count_1s > (TSLPRM_TICK_FREQ - 1))
 8002ae4:	4b0d      	ldr	r3, [pc, #52]	@ (8002b1c <TSL_tim_ProcessIT+0x54>)
 8002ae6:	881a      	ldrh	r2, [r3, #0]
 8002ae8:	23fa      	movs	r3, #250	@ 0xfa
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d30f      	bcc.n	8002b10 <TSL_tim_ProcessIT+0x48>
  {
    TSL_Globals.Tick_sec++; // 1 global tick every second
 8002af0:	4b09      	ldr	r3, [pc, #36]	@ (8002b18 <TSL_tim_ProcessIT+0x50>)
 8002af2:	789b      	ldrb	r3, [r3, #2]
 8002af4:	3301      	adds	r3, #1
 8002af6:	b2da      	uxtb	r2, r3
 8002af8:	4b07      	ldr	r3, [pc, #28]	@ (8002b18 <TSL_tim_ProcessIT+0x50>)
 8002afa:	709a      	strb	r2, [r3, #2]
    if (TSL_Globals.Tick_sec > 63)  // Due to DTO counter on 6 bits...
 8002afc:	4b06      	ldr	r3, [pc, #24]	@ (8002b18 <TSL_tim_ProcessIT+0x50>)
 8002afe:	789b      	ldrb	r3, [r3, #2]
 8002b00:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b02:	d902      	bls.n	8002b0a <TSL_tim_ProcessIT+0x42>
    {
      TSL_Globals.Tick_sec = 0;
 8002b04:	4b04      	ldr	r3, [pc, #16]	@ (8002b18 <TSL_tim_ProcessIT+0x50>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	709a      	strb	r2, [r3, #2]
    }
    count_1s = 0;
 8002b0a:	4b04      	ldr	r3, [pc, #16]	@ (8002b1c <TSL_tim_ProcessIT+0x54>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	801a      	strh	r2, [r3, #0]
  }
}
 8002b10:	46c0      	nop			@ (mov r8, r8)
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	46c0      	nop			@ (mov r8, r8)
 8002b18:	20000118 	.word	0x20000118
 8002b1c:	20000130 	.word	0x20000130

08002b20 <TSL_tkey_Init>:
  * @brief  Init parameters with default values from configuration file
  * @param  None
  * @retval None
  */
void TSL_tkey_Init(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	af00      	add	r7, sp, #0
  // Thresholds
#if TSLPRM_USE_PROX > 0
  THIS_PROXIN_TH    = TSLPRM_TKEY_PROX_IN_TH;
  THIS_PROXOUT_TH   = TSLPRM_TKEY_PROX_OUT_TH;
#endif
  THIS_DETECTIN_TH  = TSLPRM_TKEY_DETECT_IN_TH;
 8002b24:	4b14      	ldr	r3, [pc, #80]	@ (8002b78 <TSL_tkey_Init+0x58>)
 8002b26:	695b      	ldr	r3, [r3, #20]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	22ff      	movs	r2, #255	@ 0xff
 8002b2c:	701a      	strb	r2, [r3, #0]
  THIS_DETECTOUT_TH = TSLPRM_TKEY_DETECT_OUT_TH;
 8002b2e:	4b12      	ldr	r3, [pc, #72]	@ (8002b78 <TSL_tkey_Init+0x58>)
 8002b30:	695b      	ldr	r3, [r3, #20]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	22c8      	movs	r2, #200	@ 0xc8
 8002b36:	705a      	strb	r2, [r3, #1]
  THIS_CALIB_TH     = TSLPRM_TKEY_CALIB_TH;
 8002b38:	4b0f      	ldr	r3, [pc, #60]	@ (8002b78 <TSL_tkey_Init+0x58>)
 8002b3a:	695b      	ldr	r3, [r3, #20]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	225a      	movs	r2, #90	@ 0x5a
 8002b40:	709a      	strb	r2, [r3, #2]

  // Debounce counters
  THIS_COUNTER_DEB_CALIB   = TSLPRM_DEBOUNCE_CALIB;
 8002b42:	4b0d      	ldr	r3, [pc, #52]	@ (8002b78 <TSL_tkey_Init+0x58>)
 8002b44:	695b      	ldr	r3, [r3, #20]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	2203      	movs	r2, #3
 8002b4a:	70da      	strb	r2, [r3, #3]
#if TSLPRM_USE_PROX > 0
  THIS_COUNTER_DEB_PROX    = TSLPRM_DEBOUNCE_PROX;
#endif
  THIS_COUNTER_DEB_DETECT  = TSLPRM_DEBOUNCE_DETECT;
 8002b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8002b78 <TSL_tkey_Init+0x58>)
 8002b4e:	695b      	ldr	r3, [r3, #20]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	2202      	movs	r2, #2
 8002b54:	711a      	strb	r2, [r3, #4]
  THIS_COUNTER_DEB_RELEASE = TSLPRM_DEBOUNCE_RELEASE;
 8002b56:	4b08      	ldr	r3, [pc, #32]	@ (8002b78 <TSL_tkey_Init+0x58>)
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	2202      	movs	r2, #2
 8002b5e:	715a      	strb	r2, [r3, #5]
  THIS_COUNTER_DEB_ERROR   = TSLPRM_DEBOUNCE_ERROR;
 8002b60:	4b05      	ldr	r3, [pc, #20]	@ (8002b78 <TSL_tkey_Init+0x58>)
 8002b62:	695b      	ldr	r3, [r3, #20]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	2203      	movs	r2, #3
 8002b68:	719a      	strb	r2, [r3, #6]

  // Initial state
  TSL_tkey_SetStateCalibration(TSLPRM_CALIB_DELAY);
 8002b6a:	2000      	movs	r0, #0
 8002b6c:	f000 f852 	bl	8002c14 <TSL_tkey_SetStateCalibration>
}
 8002b70:	46c0      	nop			@ (mov r8, r8)
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	46c0      	nop			@ (mov r8, r8)
 8002b78:	20000118 	.word	0x20000118

08002b7c <TSL_tkey_Process>:
  * @brief  Process the State Machine
  * @param  None
  * @retval None
  */
void TSL_tkey_Process(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b082      	sub	sp, #8
 8002b80:	af00      	add	r7, sp, #0
  TSL_StateId_enum_T prev_state_id;

  if ((THIS_DATA_READY != 0) || (THIS_STATEID == TSL_STATEID_OFF))
 8002b82:	4b23      	ldr	r3, [pc, #140]	@ (8002c10 <TSL_tkey_Process+0x94>)
 8002b84:	695b      	ldr	r3, [r3, #20]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	781b      	ldrb	r3, [r3, #0]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d105      	bne.n	8002ba0 <TSL_tkey_Process+0x24>
 8002b94:	4b1e      	ldr	r3, [pc, #120]	@ (8002c10 <TSL_tkey_Process+0x94>)
 8002b96:	695b      	ldr	r3, [r3, #20]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	2b13      	cmp	r3, #19
 8002b9e:	d133      	bne.n	8002c08 <TSL_tkey_Process+0x8c>
  {

    THIS_DATA_READY = TSL_DATA_NOT_READY; // The new data is processed
 8002ba0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c10 <TSL_tkey_Process+0x94>)
 8002ba2:	695b      	ldr	r3, [r3, #20]
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	781a      	ldrb	r2, [r3, #0]
 8002ba8:	2101      	movs	r1, #1
 8002baa:	438a      	bics	r2, r1
 8002bac:	701a      	strb	r2, [r3, #0]

    prev_state_id = THIS_STATEID;
 8002bae:	4b18      	ldr	r3, [pc, #96]	@ (8002c10 <TSL_tkey_Process+0x94>)
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	1dfb      	adds	r3, r7, #7
 8002bb6:	7812      	ldrb	r2, [r2, #0]
 8002bb8:	701a      	strb	r2, [r3, #0]

#if TSLPRM_TOTAL_TOUCHKEYS > 0
    if (TSL_Globals.This_Obj->Type == TSL_OBJ_TOUCHKEY)
 8002bba:	4b15      	ldr	r3, [pc, #84]	@ (8002c10 <TSL_tkey_Process+0x94>)
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	781b      	ldrb	r3, [r3, #0]
 8002bc0:	2b10      	cmp	r3, #16
 8002bc2:	d10a      	bne.n	8002bda <TSL_tkey_Process+0x5e>
    {
      // Launch the TKey state function
      TSL_Globals.This_TKey->p_SM[THIS_STATEID].StateFunc();
 8002bc4:	4b12      	ldr	r3, [pc, #72]	@ (8002c10 <TSL_tkey_Process+0x94>)
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	68da      	ldr	r2, [r3, #12]
 8002bca:	4b11      	ldr	r3, [pc, #68]	@ (8002c10 <TSL_tkey_Process+0x94>)
 8002bcc:	695b      	ldr	r3, [r3, #20]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	00db      	lsls	r3, r3, #3
 8002bd4:	18d3      	adds	r3, r2, r3
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	4798      	blx	r3
      TSL_Params.p_TKeySM[THIS_STATEID].StateFunc();
    }
#endif

    // Check if the new state has changed
    if (THIS_STATEID == prev_state_id)
 8002bda:	4b0d      	ldr	r3, [pc, #52]	@ (8002c10 <TSL_tkey_Process+0x94>)
 8002bdc:	695b      	ldr	r3, [r3, #20]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	1dfa      	adds	r2, r7, #7
 8002be4:	7812      	ldrb	r2, [r2, #0]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d107      	bne.n	8002bfa <TSL_tkey_Process+0x7e>
    {
      THIS_CHANGE = TSL_STATE_NOT_CHANGED;
 8002bea:	4b09      	ldr	r3, [pc, #36]	@ (8002c10 <TSL_tkey_Process+0x94>)
 8002bec:	695b      	ldr	r3, [r3, #20]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	789a      	ldrb	r2, [r3, #2]
 8002bf2:	2140      	movs	r1, #64	@ 0x40
 8002bf4:	438a      	bics	r2, r1
 8002bf6:	709a      	strb	r2, [r3, #2]
      THIS_STATEID = TSL_STATEID_DETECT;
    }
#endif

  }
}
 8002bf8:	e006      	b.n	8002c08 <TSL_tkey_Process+0x8c>
      THIS_CHANGE = TSL_STATE_CHANGED;
 8002bfa:	4b05      	ldr	r3, [pc, #20]	@ (8002c10 <TSL_tkey_Process+0x94>)
 8002bfc:	695b      	ldr	r3, [r3, #20]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	789a      	ldrb	r2, [r3, #2]
 8002c02:	2140      	movs	r1, #64	@ 0x40
 8002c04:	430a      	orrs	r2, r1
 8002c06:	709a      	strb	r2, [r3, #2]
}
 8002c08:	46c0      	nop			@ (mov r8, r8)
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	b002      	add	sp, #8
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	20000118 	.word	0x20000118

08002c14 <TSL_tkey_SetStateCalibration>:
  * @brief  Go in Calibration state
  * @param[in] delay Delay before calibration starts (stabilization of noise filter)
  * @retval None
  */
void TSL_tkey_SetStateCalibration(TSL_tCounter_T delay)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	0002      	movs	r2, r0
 8002c1c:	1dfb      	adds	r3, r7, #7
 8002c1e:	701a      	strb	r2, [r3, #0]
  THIS_STATEID = TSL_STATEID_CALIB;
 8002c20:	4b1e      	ldr	r3, [pc, #120]	@ (8002c9c <TSL_tkey_SetStateCalibration+0x88>)
 8002c22:	695b      	ldr	r3, [r3, #20]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	2200      	movs	r2, #0
 8002c28:	701a      	strb	r2, [r3, #0]
  THIS_CHANGE = TSL_STATE_CHANGED;
 8002c2a:	4b1c      	ldr	r3, [pc, #112]	@ (8002c9c <TSL_tkey_SetStateCalibration+0x88>)
 8002c2c:	695b      	ldr	r3, [r3, #20]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	789a      	ldrb	r2, [r3, #2]
 8002c32:	2140      	movs	r1, #64	@ 0x40
 8002c34:	430a      	orrs	r2, r1
 8002c36:	709a      	strb	r2, [r3, #2]
  THIS_OBJ_STATUS = TSL_OBJ_STATUS_ON;
 8002c38:	4b18      	ldr	r3, [pc, #96]	@ (8002c9c <TSL_tkey_SetStateCalibration+0x88>)
 8002c3a:	695b      	ldr	r3, [r3, #20]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	781a      	ldrb	r2, [r3, #0]
 8002c40:	2118      	movs	r1, #24
 8002c42:	430a      	orrs	r2, r1
 8002c44:	701a      	strb	r2, [r3, #0]

  switch (TSL_Params.NbCalibSamples)
 8002c46:	4b16      	ldr	r3, [pc, #88]	@ (8002ca0 <TSL_tkey_SetStateCalibration+0x8c>)
 8002c48:	889b      	ldrh	r3, [r3, #4]
 8002c4a:	2b04      	cmp	r3, #4
 8002c4c:	d002      	beq.n	8002c54 <TSL_tkey_SetStateCalibration+0x40>
 8002c4e:	2b10      	cmp	r3, #16
 8002c50:	d004      	beq.n	8002c5c <TSL_tkey_SetStateCalibration+0x48>
 8002c52:	e007      	b.n	8002c64 <TSL_tkey_SetStateCalibration+0x50>
  {
    case 4:
      CalibDiv = 2;
 8002c54:	4b13      	ldr	r3, [pc, #76]	@ (8002ca4 <TSL_tkey_SetStateCalibration+0x90>)
 8002c56:	2202      	movs	r2, #2
 8002c58:	801a      	strh	r2, [r3, #0]
      break;
 8002c5a:	e00a      	b.n	8002c72 <TSL_tkey_SetStateCalibration+0x5e>
    case 16:
      CalibDiv = 4;
 8002c5c:	4b11      	ldr	r3, [pc, #68]	@ (8002ca4 <TSL_tkey_SetStateCalibration+0x90>)
 8002c5e:	2204      	movs	r2, #4
 8002c60:	801a      	strh	r2, [r3, #0]
      break;
 8002c62:	e006      	b.n	8002c72 <TSL_tkey_SetStateCalibration+0x5e>
    default:
      TSL_Params.NbCalibSamples =  8;
 8002c64:	4b0e      	ldr	r3, [pc, #56]	@ (8002ca0 <TSL_tkey_SetStateCalibration+0x8c>)
 8002c66:	2208      	movs	r2, #8
 8002c68:	809a      	strh	r2, [r3, #4]
      CalibDiv = 3;
 8002c6a:	4b0e      	ldr	r3, [pc, #56]	@ (8002ca4 <TSL_tkey_SetStateCalibration+0x90>)
 8002c6c:	2203      	movs	r2, #3
 8002c6e:	801a      	strh	r2, [r3, #0]
      break;
 8002c70:	46c0      	nop			@ (mov r8, r8)
  }

  // If a noise filter is used, the counter must be initialized to a value
  // different from 0 in order to stabilize the filter.
  THIS_COUNTER_DEB = (TSL_tCounter_T)(delay + (TSL_tCounter_T)TSL_Params.NbCalibSamples);
 8002c72:	4b0b      	ldr	r3, [pc, #44]	@ (8002ca0 <TSL_tkey_SetStateCalibration+0x8c>)
 8002c74:	889b      	ldrh	r3, [r3, #4]
 8002c76:	b2d9      	uxtb	r1, r3
 8002c78:	4b08      	ldr	r3, [pc, #32]	@ (8002c9c <TSL_tkey_SetStateCalibration+0x88>)
 8002c7a:	695b      	ldr	r3, [r3, #20]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	1dfa      	adds	r2, r7, #7
 8002c80:	7812      	ldrb	r2, [r2, #0]
 8002c82:	188a      	adds	r2, r1, r2
 8002c84:	b2d2      	uxtb	r2, r2
 8002c86:	705a      	strb	r2, [r3, #1]
  THIS_REF = 0;
 8002c88:	4b04      	ldr	r3, [pc, #16]	@ (8002c9c <TSL_tkey_SetStateCalibration+0x88>)
 8002c8a:	695b      	ldr	r3, [r3, #20]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	809a      	strh	r2, [r3, #4]
}
 8002c92:	46c0      	nop			@ (mov r8, r8)
 8002c94:	46bd      	mov	sp, r7
 8002c96:	b002      	add	sp, #8
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	46c0      	nop			@ (mov r8, r8)
 8002c9c:	20000118 	.word	0x20000118
 8002ca0:	2000001c 	.word	0x2000001c
 8002ca4:	20000132 	.word	0x20000132

08002ca8 <TSL_tkey_GetStateMask>:
  * @brief  Return the current state mask
  * @param  None
  * @retval State mask
  */
TSL_StateMask_enum_T TSL_tkey_GetStateMask(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
  TSL_StateMask_enum_T state_mask = TSL_STATEMASK_UNKNOWN;
 8002cae:	1dfb      	adds	r3, r7, #7
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	701a      	strb	r2, [r3, #0]

#if TSLPRM_TOTAL_TOUCHKEYS > 0
  if (TSL_Globals.This_Obj->Type == TSL_OBJ_TOUCHKEY)
 8002cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce4 <TSL_tkey_GetStateMask+0x3c>)
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	781b      	ldrb	r3, [r3, #0]
 8002cba:	2b10      	cmp	r3, #16
 8002cbc:	d10b      	bne.n	8002cd6 <TSL_tkey_GetStateMask+0x2e>
  {
    state_mask = TSL_Globals.This_TKey->p_SM[THIS_STATEID].StateMask;
 8002cbe:	4b09      	ldr	r3, [pc, #36]	@ (8002ce4 <TSL_tkey_GetStateMask+0x3c>)
 8002cc0:	695b      	ldr	r3, [r3, #20]
 8002cc2:	68da      	ldr	r2, [r3, #12]
 8002cc4:	4b07      	ldr	r3, [pc, #28]	@ (8002ce4 <TSL_tkey_GetStateMask+0x3c>)
 8002cc6:	695b      	ldr	r3, [r3, #20]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	00db      	lsls	r3, r3, #3
 8002cce:	18d2      	adds	r2, r2, r3
 8002cd0:	1dfb      	adds	r3, r7, #7
 8002cd2:	7812      	ldrb	r2, [r2, #0]
 8002cd4:	701a      	strb	r2, [r3, #0]
  {
    state_mask = TSL_Params.p_TKeySM[THIS_STATEID].StateMask;
  }
#endif

  return state_mask;
 8002cd6:	1dfb      	adds	r3, r7, #7
 8002cd8:	781b      	ldrb	r3, [r3, #0]
}
 8002cda:	0018      	movs	r0, r3
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	b002      	add	sp, #8
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	46c0      	nop			@ (mov r8, r8)
 8002ce4:	20000118 	.word	0x20000118

08002ce8 <TSL_tkey_DebReleaseDetectStateProcess>:
  * @brief  Debounce Release processing (previous state = Detect)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebReleaseDetectStateProcess(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8002cec:	4b1e      	ldr	r3, [pc, #120]	@ (8002d68 <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8002cee:	695b      	ldr	r3, [r3, #20]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	075b      	lsls	r3, r3, #29
 8002cf6:	0f9b      	lsrs	r3, r3, #30
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	001a      	movs	r2, r3
 8002cfc:	2302      	movs	r3, #2
 8002cfe:	4013      	ands	r3, r2
 8002d00:	d005      	beq.n	8002d0e <TSL_tkey_DebReleaseDetectStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_DETECT; // Go back to the previous state
 8002d02:	4b19      	ldr	r3, [pc, #100]	@ (8002d68 <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8002d04:	695b      	ldr	r3, [r3, #20]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	220a      	movs	r2, #10
 8002d0a:	701a      	strb	r2, [r3, #0]
        THIS_STATEID = TSL_STATEID_RELEASE;
      }
      // else stay in Debounce Release
    }
  }
}
 8002d0c:	e029      	b.n	8002d62 <TSL_tkey_DebReleaseDetectStateProcess+0x7a>
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8002d0e:	4b16      	ldr	r3, [pc, #88]	@ (8002d68 <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8002d10:	695b      	ldr	r3, [r3, #20]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	2208      	movs	r2, #8
 8002d16:	5e9b      	ldrsh	r3, [r3, r2]
 8002d18:	001a      	movs	r2, r3
 8002d1a:	4b13      	ldr	r3, [pc, #76]	@ (8002d68 <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8002d1c:	695b      	ldr	r3, [r3, #20]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	785b      	ldrb	r3, [r3, #1]
 8002d22:	429a      	cmp	r2, r3
 8002d24:	dd05      	ble.n	8002d32 <TSL_tkey_DebReleaseDetectStateProcess+0x4a>
      THIS_STATEID = TSL_STATEID_DETECT;
 8002d26:	4b10      	ldr	r3, [pc, #64]	@ (8002d68 <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8002d28:	695b      	ldr	r3, [r3, #20]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	220a      	movs	r2, #10
 8002d2e:	701a      	strb	r2, [r3, #0]
}
 8002d30:	e017      	b.n	8002d62 <TSL_tkey_DebReleaseDetectStateProcess+0x7a>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8002d32:	4b0d      	ldr	r3, [pc, #52]	@ (8002d68 <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8002d34:	695b      	ldr	r3, [r3, #20]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	785b      	ldrb	r3, [r3, #1]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d006      	beq.n	8002d4c <TSL_tkey_DebReleaseDetectStateProcess+0x64>
 8002d3e:	4b0a      	ldr	r3, [pc, #40]	@ (8002d68 <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8002d40:	695b      	ldr	r3, [r3, #20]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	785a      	ldrb	r2, [r3, #1]
 8002d46:	3a01      	subs	r2, #1
 8002d48:	b2d2      	uxtb	r2, r2
 8002d4a:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8002d4c:	4b06      	ldr	r3, [pc, #24]	@ (8002d68 <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8002d4e:	695b      	ldr	r3, [r3, #20]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	785b      	ldrb	r3, [r3, #1]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d104      	bne.n	8002d62 <TSL_tkey_DebReleaseDetectStateProcess+0x7a>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8002d58:	4b03      	ldr	r3, [pc, #12]	@ (8002d68 <TSL_tkey_DebReleaseDetectStateProcess+0x80>)
 8002d5a:	695b      	ldr	r3, [r3, #20]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2202      	movs	r2, #2
 8002d60:	701a      	strb	r2, [r3, #0]
}
 8002d62:	46c0      	nop			@ (mov r8, r8)
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	20000118 	.word	0x20000118

08002d6c <TSL_tkey_DebReleaseTouchStateProcess>:
  * Same as Debounce Release Detect processing
  * @param  None
  * @retval None
  */
void TSL_tkey_DebReleaseTouchStateProcess(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8002d70:	4b1e      	ldr	r3, [pc, #120]	@ (8002dec <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8002d72:	695b      	ldr	r3, [r3, #20]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	075b      	lsls	r3, r3, #29
 8002d7a:	0f9b      	lsrs	r3, r3, #30
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	001a      	movs	r2, r3
 8002d80:	2302      	movs	r3, #2
 8002d82:	4013      	ands	r3, r2
 8002d84:	d005      	beq.n	8002d92 <TSL_tkey_DebReleaseTouchStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_TOUCH; // Go back to the previous state
 8002d86:	4b19      	ldr	r3, [pc, #100]	@ (8002dec <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8002d88:	695b      	ldr	r3, [r3, #20]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	220c      	movs	r2, #12
 8002d8e:	701a      	strb	r2, [r3, #0]
        THIS_STATEID = TSL_STATEID_RELEASE;
      }
      // else stay in Debounce Release
    }
  }
}
 8002d90:	e029      	b.n	8002de6 <TSL_tkey_DebReleaseTouchStateProcess+0x7a>
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8002d92:	4b16      	ldr	r3, [pc, #88]	@ (8002dec <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8002d94:	695b      	ldr	r3, [r3, #20]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	2208      	movs	r2, #8
 8002d9a:	5e9b      	ldrsh	r3, [r3, r2]
 8002d9c:	001a      	movs	r2, r3
 8002d9e:	4b13      	ldr	r3, [pc, #76]	@ (8002dec <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8002da0:	695b      	ldr	r3, [r3, #20]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	785b      	ldrb	r3, [r3, #1]
 8002da6:	429a      	cmp	r2, r3
 8002da8:	dd05      	ble.n	8002db6 <TSL_tkey_DebReleaseTouchStateProcess+0x4a>
      THIS_STATEID = TSL_STATEID_TOUCH;
 8002daa:	4b10      	ldr	r3, [pc, #64]	@ (8002dec <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8002dac:	695b      	ldr	r3, [r3, #20]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	220c      	movs	r2, #12
 8002db2:	701a      	strb	r2, [r3, #0]
}
 8002db4:	e017      	b.n	8002de6 <TSL_tkey_DebReleaseTouchStateProcess+0x7a>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8002db6:	4b0d      	ldr	r3, [pc, #52]	@ (8002dec <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8002db8:	695b      	ldr	r3, [r3, #20]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	785b      	ldrb	r3, [r3, #1]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d006      	beq.n	8002dd0 <TSL_tkey_DebReleaseTouchStateProcess+0x64>
 8002dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8002dec <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8002dc4:	695b      	ldr	r3, [r3, #20]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	785a      	ldrb	r2, [r3, #1]
 8002dca:	3a01      	subs	r2, #1
 8002dcc:	b2d2      	uxtb	r2, r2
 8002dce:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8002dd0:	4b06      	ldr	r3, [pc, #24]	@ (8002dec <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8002dd2:	695b      	ldr	r3, [r3, #20]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	785b      	ldrb	r3, [r3, #1]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d104      	bne.n	8002de6 <TSL_tkey_DebReleaseTouchStateProcess+0x7a>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8002ddc:	4b03      	ldr	r3, [pc, #12]	@ (8002dec <TSL_tkey_DebReleaseTouchStateProcess+0x80>)
 8002dde:	695b      	ldr	r3, [r3, #20]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2202      	movs	r2, #2
 8002de4:	701a      	strb	r2, [r3, #0]
}
 8002de6:	46c0      	nop			@ (mov r8, r8)
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	20000118 	.word	0x20000118

08002df0 <TSL_tkey_ReleaseStateProcess>:
  * @brief  Release state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_ReleaseStateProcess(void)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8002df4:	4b38      	ldr	r3, [pc, #224]	@ (8002ed8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8002df6:	695b      	ldr	r3, [r3, #20]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	075b      	lsls	r3, r3, #29
 8002dfe:	0f9b      	lsrs	r3, r3, #30
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	001a      	movs	r2, r3
 8002e04:	2302      	movs	r3, #2
 8002e06:	4013      	ands	r3, r2
 8002e08:	d019      	beq.n	8002e3e <TSL_tkey_ReleaseStateProcess+0x4e>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8002e0a:	4b33      	ldr	r3, [pc, #204]	@ (8002ed8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	4b31      	ldr	r3, [pc, #196]	@ (8002ed8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8002e12:	695b      	ldr	r3, [r3, #20]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	7992      	ldrb	r2, [r2, #6]
 8002e18:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8002e1a:	4b2f      	ldr	r3, [pc, #188]	@ (8002ed8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8002e1c:	695b      	ldr	r3, [r3, #20]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	785b      	ldrb	r3, [r3, #1]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d105      	bne.n	8002e32 <TSL_tkey_ReleaseStateProcess+0x42>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8002e26:	4b2c      	ldr	r3, [pc, #176]	@ (8002ed8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8002e28:	695b      	ldr	r3, [r3, #20]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	220d      	movs	r2, #13
 8002e2e:	701a      	strb	r2, [r3, #0]
 8002e30:	e04f      	b.n	8002ed2 <TSL_tkey_ReleaseStateProcess+0xe2>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_RELEASE;
 8002e32:	4b29      	ldr	r3, [pc, #164]	@ (8002ed8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8002e34:	695b      	ldr	r3, [r3, #20]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	220f      	movs	r2, #15
 8002e3a:	701a      	strb	r2, [r3, #0]
 8002e3c:	e049      	b.n	8002ed2 <TSL_tkey_ReleaseStateProcess+0xe2>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 8002e3e:	4b26      	ldr	r3, [pc, #152]	@ (8002ed8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8002e40:	695b      	ldr	r3, [r3, #20]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	2208      	movs	r2, #8
 8002e46:	5e9b      	ldrsh	r3, [r3, r2]
 8002e48:	001a      	movs	r2, r3
 8002e4a:	4b23      	ldr	r3, [pc, #140]	@ (8002ed8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	429a      	cmp	r2, r3
 8002e54:	db19      	blt.n	8002e8a <TSL_tkey_ReleaseStateProcess+0x9a>
    {
      TEST_DELTA_NEGATIVE;
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_DETECT;
 8002e56:	4b20      	ldr	r3, [pc, #128]	@ (8002ed8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8002e58:	695b      	ldr	r3, [r3, #20]
 8002e5a:	685a      	ldr	r2, [r3, #4]
 8002e5c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ed8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8002e5e:	695b      	ldr	r3, [r3, #20]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	7912      	ldrb	r2, [r2, #4]
 8002e64:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8002e66:	4b1c      	ldr	r3, [pc, #112]	@ (8002ed8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8002e68:	695b      	ldr	r3, [r3, #20]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	785b      	ldrb	r3, [r3, #1]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d105      	bne.n	8002e7e <TSL_tkey_ReleaseStateProcess+0x8e>
      {
        THIS_STATEID = TSL_STATEID_DETECT;
 8002e72:	4b19      	ldr	r3, [pc, #100]	@ (8002ed8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	220a      	movs	r2, #10
 8002e7a:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
      }
      return;
 8002e7c:	e029      	b.n	8002ed2 <TSL_tkey_ReleaseStateProcess+0xe2>
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
 8002e7e:	4b16      	ldr	r3, [pc, #88]	@ (8002ed8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8002e80:	695b      	ldr	r3, [r3, #20]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	220b      	movs	r2, #11
 8002e86:	701a      	strb	r2, [r3, #0]
      return;
 8002e88:	e023      	b.n	8002ed2 <TSL_tkey_ReleaseStateProcess+0xe2>
    }
#endif

    // Check delta for re-calibration
    // Warning: the threshold value is inverted in the macro
    if TEST_DELTA_N(<=, THIS_CALIB_TH)
 8002e8a:	4b13      	ldr	r3, [pc, #76]	@ (8002ed8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8002e8c:	695b      	ldr	r3, [r3, #20]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	2208      	movs	r2, #8
 8002e92:	5e9b      	ldrsh	r3, [r3, r2]
 8002e94:	001a      	movs	r2, r3
 8002e96:	4b10      	ldr	r3, [pc, #64]	@ (8002ed8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8002e98:	695b      	ldr	r3, [r3, #20]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	789b      	ldrb	r3, [r3, #2]
 8002e9e:	425b      	negs	r3, r3
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	dc16      	bgt.n	8002ed2 <TSL_tkey_ReleaseStateProcess+0xe2>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_CALIB;
 8002ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8002ed8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8002ea6:	695b      	ldr	r3, [r3, #20]
 8002ea8:	685a      	ldr	r2, [r3, #4]
 8002eaa:	4b0b      	ldr	r3, [pc, #44]	@ (8002ed8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8002eac:	695b      	ldr	r3, [r3, #20]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	78d2      	ldrb	r2, [r2, #3]
 8002eb2:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8002eb4:	4b08      	ldr	r3, [pc, #32]	@ (8002ed8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8002eb6:	695b      	ldr	r3, [r3, #20]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	785b      	ldrb	r3, [r3, #1]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d103      	bne.n	8002ec8 <TSL_tkey_ReleaseStateProcess+0xd8>
      {
        TSL_tkey_SetStateCalibration(0);
 8002ec0:	2000      	movs	r0, #0
 8002ec2:	f7ff fea7 	bl	8002c14 <TSL_tkey_SetStateCalibration>
 8002ec6:	e004      	b.n	8002ed2 <TSL_tkey_ReleaseStateProcess+0xe2>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_CALIB;
 8002ec8:	4b03      	ldr	r3, [pc, #12]	@ (8002ed8 <TSL_tkey_ReleaseStateProcess+0xe8>)
 8002eca:	695b      	ldr	r3, [r3, #20]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	701a      	strb	r2, [r3, #0]
      }
    }
  }
}
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	46c0      	nop			@ (mov r8, r8)
 8002ed8:	20000118 	.word	0x20000118

08002edc <TSL_tkey_DebCalibrationStateProcess>:
  * @brief  Debounce Calibration processing (previous state = Release)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebCalibrationStateProcess(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8002ee0:	4b1e      	ldr	r3, [pc, #120]	@ (8002f5c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8002ee2:	695b      	ldr	r3, [r3, #20]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	075b      	lsls	r3, r3, #29
 8002eea:	0f9b      	lsrs	r3, r3, #30
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	001a      	movs	r2, r3
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	d005      	beq.n	8002f02 <TSL_tkey_DebCalibrationStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_RELEASE; // Go back to the previous state
 8002ef6:	4b19      	ldr	r3, [pc, #100]	@ (8002f5c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8002ef8:	695b      	ldr	r3, [r3, #20]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2202      	movs	r2, #2
 8002efe:	701a      	strb	r2, [r3, #0]
    else // Go back to previous state
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
    }
  }
}
 8002f00:	e028      	b.n	8002f54 <TSL_tkey_DebCalibrationStateProcess+0x78>
    if TEST_DELTA_N(<=, THIS_CALIB_TH)
 8002f02:	4b16      	ldr	r3, [pc, #88]	@ (8002f5c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8002f04:	695b      	ldr	r3, [r3, #20]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	2208      	movs	r2, #8
 8002f0a:	5e9b      	ldrsh	r3, [r3, r2]
 8002f0c:	001a      	movs	r2, r3
 8002f0e:	4b13      	ldr	r3, [pc, #76]	@ (8002f5c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8002f10:	695b      	ldr	r3, [r3, #20]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	789b      	ldrb	r3, [r3, #2]
 8002f16:	425b      	negs	r3, r3
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	dc16      	bgt.n	8002f4a <TSL_tkey_DebCalibrationStateProcess+0x6e>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8002f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8002f5c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8002f1e:	695b      	ldr	r3, [r3, #20]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	785b      	ldrb	r3, [r3, #1]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d006      	beq.n	8002f36 <TSL_tkey_DebCalibrationStateProcess+0x5a>
 8002f28:	4b0c      	ldr	r3, [pc, #48]	@ (8002f5c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8002f2a:	695b      	ldr	r3, [r3, #20]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	785a      	ldrb	r2, [r3, #1]
 8002f30:	3a01      	subs	r2, #1
 8002f32:	b2d2      	uxtb	r2, r2
 8002f34:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8002f36:	4b09      	ldr	r3, [pc, #36]	@ (8002f5c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8002f38:	695b      	ldr	r3, [r3, #20]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	785b      	ldrb	r3, [r3, #1]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d108      	bne.n	8002f54 <TSL_tkey_DebCalibrationStateProcess+0x78>
        TSL_tkey_SetStateCalibration(0);
 8002f42:	2000      	movs	r0, #0
 8002f44:	f7ff fe66 	bl	8002c14 <TSL_tkey_SetStateCalibration>
}
 8002f48:	e004      	b.n	8002f54 <TSL_tkey_DebCalibrationStateProcess+0x78>
      THIS_STATEID = TSL_STATEID_RELEASE;
 8002f4a:	4b04      	ldr	r3, [pc, #16]	@ (8002f5c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8002f4c:	695b      	ldr	r3, [r3, #20]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2202      	movs	r2, #2
 8002f52:	701a      	strb	r2, [r3, #0]
}
 8002f54:	46c0      	nop			@ (mov r8, r8)
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	46c0      	nop			@ (mov r8, r8)
 8002f5c:	20000118 	.word	0x20000118

08002f60 <TSL_tkey_CalibrationStateProcess>:
  * @brief  Calibration state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_CalibrationStateProcess(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
    THIS_COUNTER_DEB--;
    return; // Skip the sample
  }
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8002f66:	4b4e      	ldr	r3, [pc, #312]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8002f68:	695b      	ldr	r3, [r3, #20]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	075b      	lsls	r3, r3, #29
 8002f70:	0f9b      	lsrs	r3, r3, #30
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	001a      	movs	r2, r3
 8002f76:	2302      	movs	r3, #2
 8002f78:	4013      	ands	r3, r2
 8002f7a:	d019      	beq.n	8002fb0 <TSL_tkey_CalibrationStateProcess+0x50>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8002f7c:	4b48      	ldr	r3, [pc, #288]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8002f7e:	695b      	ldr	r3, [r3, #20]
 8002f80:	685a      	ldr	r2, [r3, #4]
 8002f82:	4b47      	ldr	r3, [pc, #284]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8002f84:	695b      	ldr	r3, [r3, #20]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	7992      	ldrb	r2, [r2, #6]
 8002f8a:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8002f8c:	4b44      	ldr	r3, [pc, #272]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8002f8e:	695b      	ldr	r3, [r3, #20]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	785b      	ldrb	r3, [r3, #1]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d105      	bne.n	8002fa4 <TSL_tkey_CalibrationStateProcess+0x44>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8002f98:	4b41      	ldr	r3, [pc, #260]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8002f9a:	695b      	ldr	r3, [r3, #20]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	220d      	movs	r2, #13
 8002fa0:	701a      	strb	r2, [r3, #0]
 8002fa2:	e07a      	b.n	800309a <TSL_tkey_CalibrationStateProcess+0x13a>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_CALIB;
 8002fa4:	4b3e      	ldr	r3, [pc, #248]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8002fa6:	695b      	ldr	r3, [r3, #20]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	220e      	movs	r2, #14
 8002fac:	701a      	strb	r2, [r3, #0]
 8002fae:	e074      	b.n	800309a <TSL_tkey_CalibrationStateProcess+0x13a>
  else // Acquisition is OK or has NOISE
  {

    // Get the new measure or Calculate it
#if TSLPRM_USE_MEAS > 0
    new_meas = THIS_MEAS;
 8002fb0:	4b3b      	ldr	r3, [pc, #236]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8002fb2:	695b      	ldr	r3, [r3, #20]
 8002fb4:	689a      	ldr	r2, [r3, #8]
 8002fb6:	1dbb      	adds	r3, r7, #6
 8002fb8:	8952      	ldrh	r2, [r2, #10]
 8002fba:	801a      	strh	r2, [r3, #0]
#else // Calculate it
    new_meas = TSL_acq_ComputeMeas(THIS_REF, THIS_DELTA);
#endif

    // Verify the first Reference value
    if (THIS_COUNTER_DEB == (TSL_tCounter_T)TSL_Params.NbCalibSamples)
 8002fbc:	4b38      	ldr	r3, [pc, #224]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8002fbe:	695b      	ldr	r3, [r3, #20]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	785a      	ldrb	r2, [r3, #1]
 8002fc4:	4b37      	ldr	r3, [pc, #220]	@ (80030a4 <TSL_tkey_CalibrationStateProcess+0x144>)
 8002fc6:	889b      	ldrh	r3, [r3, #4]
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d117      	bne.n	8002ffe <TSL_tkey_CalibrationStateProcess+0x9e>
    {
      if (TSL_acq_TestFirstReferenceIsValid(THIS_CHANNEL_DATA, new_meas))
 8002fce:	4b34      	ldr	r3, [pc, #208]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8002fd0:	695b      	ldr	r3, [r3, #20]
 8002fd2:	689a      	ldr	r2, [r3, #8]
 8002fd4:	1dbb      	adds	r3, r7, #6
 8002fd6:	881b      	ldrh	r3, [r3, #0]
 8002fd8:	0019      	movs	r1, r3
 8002fda:	0010      	movs	r0, r2
 8002fdc:	f7ff fce1 	bl	80029a2 <TSL_acq_TestFirstReferenceIsValid>
 8002fe0:	1e03      	subs	r3, r0, #0
 8002fe2:	d006      	beq.n	8002ff2 <TSL_tkey_CalibrationStateProcess+0x92>
      {
        THIS_REF = new_meas;
 8002fe4:	4b2e      	ldr	r3, [pc, #184]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8002fe6:	695b      	ldr	r3, [r3, #20]
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	1dba      	adds	r2, r7, #6
 8002fec:	8812      	ldrh	r2, [r2, #0]
 8002fee:	809a      	strh	r2, [r3, #4]
 8002ff0:	e024      	b.n	800303c <TSL_tkey_CalibrationStateProcess+0xdc>
      }
      else
      {
        THIS_REF = 0;
 8002ff2:	4b2b      	ldr	r3, [pc, #172]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8002ff4:	695b      	ldr	r3, [r3, #20]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	809a      	strh	r2, [r3, #4]
        return;
 8002ffc:	e04d      	b.n	800309a <TSL_tkey_CalibrationStateProcess+0x13a>
      }
    }
    else
    {
      // Add the measure in temporary Reference
      THIS_REF += new_meas;
 8002ffe:	4b28      	ldr	r3, [pc, #160]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003000:	695b      	ldr	r3, [r3, #20]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	8899      	ldrh	r1, [r3, #4]
 8003006:	4b26      	ldr	r3, [pc, #152]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003008:	695b      	ldr	r3, [r3, #20]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	1dba      	adds	r2, r7, #6
 800300e:	8812      	ldrh	r2, [r2, #0]
 8003010:	188a      	adds	r2, r1, r2
 8003012:	b292      	uxth	r2, r2
 8003014:	809a      	strh	r2, [r3, #4]

      // Check reference overflow
      if (THIS_REF < new_meas)
 8003016:	4b22      	ldr	r3, [pc, #136]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003018:	695b      	ldr	r3, [r3, #20]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	889b      	ldrh	r3, [r3, #4]
 800301e:	1dba      	adds	r2, r7, #6
 8003020:	8812      	ldrh	r2, [r2, #0]
 8003022:	429a      	cmp	r2, r3
 8003024:	d90a      	bls.n	800303c <TSL_tkey_CalibrationStateProcess+0xdc>
      {
        THIS_REF = 0; // Suppress the bad reference
 8003026:	4b1e      	ldr	r3, [pc, #120]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003028:	695b      	ldr	r3, [r3, #20]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	2200      	movs	r2, #0
 800302e:	809a      	strh	r2, [r3, #4]
        THIS_STATEID = TSL_STATEID_ERROR;
 8003030:	4b1b      	ldr	r3, [pc, #108]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003032:	695b      	ldr	r3, [r3, #20]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	220d      	movs	r2, #13
 8003038:	701a      	strb	r2, [r3, #0]
        return;
 800303a:	e02e      	b.n	800309a <TSL_tkey_CalibrationStateProcess+0x13a>
      }
    }

    // Check that we have all the needed measurements
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 800303c:	4b18      	ldr	r3, [pc, #96]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 800303e:	695b      	ldr	r3, [r3, #20]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	785b      	ldrb	r3, [r3, #1]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d006      	beq.n	8003056 <TSL_tkey_CalibrationStateProcess+0xf6>
 8003048:	4b15      	ldr	r3, [pc, #84]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 800304a:	695b      	ldr	r3, [r3, #20]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	785a      	ldrb	r2, [r3, #1]
 8003050:	3a01      	subs	r2, #1
 8003052:	b2d2      	uxtb	r2, r2
 8003054:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003056:	4b12      	ldr	r3, [pc, #72]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003058:	695b      	ldr	r3, [r3, #20]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	785b      	ldrb	r3, [r3, #1]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d11b      	bne.n	800309a <TSL_tkey_CalibrationStateProcess+0x13a>
    {
      // Divide temporary Reference by the number of samples
      THIS_REF >>= CalibDiv;
 8003062:	4b0f      	ldr	r3, [pc, #60]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003064:	695b      	ldr	r3, [r3, #20]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	889b      	ldrh	r3, [r3, #4]
 800306a:	001a      	movs	r2, r3
 800306c:	4b0e      	ldr	r3, [pc, #56]	@ (80030a8 <TSL_tkey_CalibrationStateProcess+0x148>)
 800306e:	881b      	ldrh	r3, [r3, #0]
 8003070:	411a      	asrs	r2, r3
 8003072:	4b0b      	ldr	r3, [pc, #44]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	b292      	uxth	r2, r2
 800307a:	809a      	strh	r2, [r3, #4]
      THIS_REFREST = 0;
 800307c:	4b08      	ldr	r3, [pc, #32]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 800307e:	695b      	ldr	r3, [r3, #20]
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	2200      	movs	r2, #0
 8003084:	719a      	strb	r2, [r3, #6]
      THIS_DELTA = 0;
 8003086:	4b06      	ldr	r3, [pc, #24]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003088:	695b      	ldr	r3, [r3, #20]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	2200      	movs	r2, #0
 800308e:	811a      	strh	r2, [r3, #8]
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003090:	4b03      	ldr	r3, [pc, #12]	@ (80030a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003092:	695b      	ldr	r3, [r3, #20]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	2202      	movs	r2, #2
 8003098:	701a      	strb	r2, [r3, #0]
    }
  }
}
 800309a:	46bd      	mov	sp, r7
 800309c:	b002      	add	sp, #8
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	20000118 	.word	0x20000118
 80030a4:	2000001c 	.word	0x2000001c
 80030a8:	20000132 	.word	0x20000132

080030ac <TSL_tkey_DebDetectStateProcess>:
  * @brief  Debounce Detect processing (previous state = Release or Proximity)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebDetectStateProcess(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 80030b0:	4b1e      	ldr	r3, [pc, #120]	@ (800312c <TSL_tkey_DebDetectStateProcess+0x80>)
 80030b2:	695b      	ldr	r3, [r3, #20]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	075b      	lsls	r3, r3, #29
 80030ba:	0f9b      	lsrs	r3, r3, #30
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	001a      	movs	r2, r3
 80030c0:	2302      	movs	r3, #2
 80030c2:	4013      	ands	r3, r2
 80030c4:	d005      	beq.n	80030d2 <TSL_tkey_DebDetectStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_RELEASE;
 80030c6:	4b19      	ldr	r3, [pc, #100]	@ (800312c <TSL_tkey_DebDetectStateProcess+0x80>)
 80030c8:	695b      	ldr	r3, [r3, #20]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2202      	movs	r2, #2
 80030ce:	701a      	strb	r2, [r3, #0]
#else
      THIS_STATEID = TSL_STATEID_RELEASE;
#endif
    }
  }
}
 80030d0:	e029      	b.n	8003126 <TSL_tkey_DebDetectStateProcess+0x7a>
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 80030d2:	4b16      	ldr	r3, [pc, #88]	@ (800312c <TSL_tkey_DebDetectStateProcess+0x80>)
 80030d4:	695b      	ldr	r3, [r3, #20]
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	2208      	movs	r2, #8
 80030da:	5e9b      	ldrsh	r3, [r3, r2]
 80030dc:	001a      	movs	r2, r3
 80030de:	4b13      	ldr	r3, [pc, #76]	@ (800312c <TSL_tkey_DebDetectStateProcess+0x80>)
 80030e0:	695b      	ldr	r3, [r3, #20]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	db18      	blt.n	800311c <TSL_tkey_DebDetectStateProcess+0x70>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 80030ea:	4b10      	ldr	r3, [pc, #64]	@ (800312c <TSL_tkey_DebDetectStateProcess+0x80>)
 80030ec:	695b      	ldr	r3, [r3, #20]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	785b      	ldrb	r3, [r3, #1]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d006      	beq.n	8003104 <TSL_tkey_DebDetectStateProcess+0x58>
 80030f6:	4b0d      	ldr	r3, [pc, #52]	@ (800312c <TSL_tkey_DebDetectStateProcess+0x80>)
 80030f8:	695b      	ldr	r3, [r3, #20]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	785a      	ldrb	r2, [r3, #1]
 80030fe:	3a01      	subs	r2, #1
 8003100:	b2d2      	uxtb	r2, r2
 8003102:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003104:	4b09      	ldr	r3, [pc, #36]	@ (800312c <TSL_tkey_DebDetectStateProcess+0x80>)
 8003106:	695b      	ldr	r3, [r3, #20]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	785b      	ldrb	r3, [r3, #1]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d10a      	bne.n	8003126 <TSL_tkey_DebDetectStateProcess+0x7a>
        THIS_STATEID = TSL_STATEID_DETECT;
 8003110:	4b06      	ldr	r3, [pc, #24]	@ (800312c <TSL_tkey_DebDetectStateProcess+0x80>)
 8003112:	695b      	ldr	r3, [r3, #20]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	220a      	movs	r2, #10
 8003118:	701a      	strb	r2, [r3, #0]
}
 800311a:	e004      	b.n	8003126 <TSL_tkey_DebDetectStateProcess+0x7a>
      THIS_STATEID = TSL_STATEID_RELEASE;
 800311c:	4b03      	ldr	r3, [pc, #12]	@ (800312c <TSL_tkey_DebDetectStateProcess+0x80>)
 800311e:	695b      	ldr	r3, [r3, #20]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2202      	movs	r2, #2
 8003124:	701a      	strb	r2, [r3, #0]
}
 8003126:	46c0      	nop			@ (mov r8, r8)
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	20000118 	.word	0x20000118

08003130 <TSL_tkey_DetectStateProcess>:
  * @brief  Detect state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_DetectStateProcess(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003134:	4b26      	ldr	r3, [pc, #152]	@ (80031d0 <TSL_tkey_DetectStateProcess+0xa0>)
 8003136:	695b      	ldr	r3, [r3, #20]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	075b      	lsls	r3, r3, #29
 800313e:	0f9b      	lsrs	r3, r3, #30
 8003140:	b2db      	uxtb	r3, r3
 8003142:	001a      	movs	r2, r3
 8003144:	2302      	movs	r3, #2
 8003146:	4013      	ands	r3, r2
 8003148:	d019      	beq.n	800317e <TSL_tkey_DetectStateProcess+0x4e>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 800314a:	4b21      	ldr	r3, [pc, #132]	@ (80031d0 <TSL_tkey_DetectStateProcess+0xa0>)
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	685a      	ldr	r2, [r3, #4]
 8003150:	4b1f      	ldr	r3, [pc, #124]	@ (80031d0 <TSL_tkey_DetectStateProcess+0xa0>)
 8003152:	695b      	ldr	r3, [r3, #20]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	7992      	ldrb	r2, [r2, #6]
 8003158:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 800315a:	4b1d      	ldr	r3, [pc, #116]	@ (80031d0 <TSL_tkey_DetectStateProcess+0xa0>)
 800315c:	695b      	ldr	r3, [r3, #20]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	785b      	ldrb	r3, [r3, #1]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d105      	bne.n	8003172 <TSL_tkey_DetectStateProcess+0x42>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8003166:	4b1a      	ldr	r3, [pc, #104]	@ (80031d0 <TSL_tkey_DetectStateProcess+0xa0>)
 8003168:	695b      	ldr	r3, [r3, #20]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	220d      	movs	r2, #13
 800316e:	701a      	strb	r2, [r3, #0]
 8003170:	e02c      	b.n	80031cc <TSL_tkey_DetectStateProcess+0x9c>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_DETECT;
 8003172:	4b17      	ldr	r3, [pc, #92]	@ (80031d0 <TSL_tkey_DetectStateProcess+0xa0>)
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	2211      	movs	r2, #17
 800317a:	701a      	strb	r2, [r3, #0]
 800317c:	e026      	b.n	80031cc <TSL_tkey_DetectStateProcess+0x9c>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 800317e:	4b14      	ldr	r3, [pc, #80]	@ (80031d0 <TSL_tkey_DetectStateProcess+0xa0>)
 8003180:	695b      	ldr	r3, [r3, #20]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	2208      	movs	r2, #8
 8003186:	5e9b      	ldrsh	r3, [r3, r2]
 8003188:	001a      	movs	r2, r3
 800318a:	4b11      	ldr	r3, [pc, #68]	@ (80031d0 <TSL_tkey_DetectStateProcess+0xa0>)
 800318c:	695b      	ldr	r3, [r3, #20]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	785b      	ldrb	r3, [r3, #1]
 8003192:	429a      	cmp	r2, r3
 8003194:	dc19      	bgt.n	80031ca <TSL_tkey_DetectStateProcess+0x9a>
      }
      return;
    }
#endif

    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8003196:	4b0e      	ldr	r3, [pc, #56]	@ (80031d0 <TSL_tkey_DetectStateProcess+0xa0>)
 8003198:	695b      	ldr	r3, [r3, #20]
 800319a:	685a      	ldr	r2, [r3, #4]
 800319c:	4b0c      	ldr	r3, [pc, #48]	@ (80031d0 <TSL_tkey_DetectStateProcess+0xa0>)
 800319e:	695b      	ldr	r3, [r3, #20]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	7952      	ldrb	r2, [r2, #5]
 80031a4:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 80031a6:	4b0a      	ldr	r3, [pc, #40]	@ (80031d0 <TSL_tkey_DetectStateProcess+0xa0>)
 80031a8:	695b      	ldr	r3, [r3, #20]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	785b      	ldrb	r3, [r3, #1]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d105      	bne.n	80031be <TSL_tkey_DetectStateProcess+0x8e>
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 80031b2:	4b07      	ldr	r3, [pc, #28]	@ (80031d0 <TSL_tkey_DetectStateProcess+0xa0>)
 80031b4:	695b      	ldr	r3, [r3, #20]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2202      	movs	r2, #2
 80031ba:	701a      	strb	r2, [r3, #0]
 80031bc:	e006      	b.n	80031cc <TSL_tkey_DetectStateProcess+0x9c>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_DETECT;
 80031be:	4b04      	ldr	r3, [pc, #16]	@ (80031d0 <TSL_tkey_DetectStateProcess+0xa0>)
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2204      	movs	r2, #4
 80031c6:	701a      	strb	r2, [r3, #0]
 80031c8:	e000      	b.n	80031cc <TSL_tkey_DetectStateProcess+0x9c>
      return; // Normal operation, stay in Detect state
 80031ca:	46c0      	nop			@ (mov r8, r8)
    }

  }
}
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	20000118 	.word	0x20000118

080031d4 <TSL_tkey_TouchStateProcess>:
  * Same as Detect state
  * @param  None
  * @retval None
  */
void TSL_tkey_TouchStateProcess(void)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	af00      	add	r7, sp, #0
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 80031d8:	4b26      	ldr	r3, [pc, #152]	@ (8003274 <TSL_tkey_TouchStateProcess+0xa0>)
 80031da:	695b      	ldr	r3, [r3, #20]
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	781b      	ldrb	r3, [r3, #0]
 80031e0:	075b      	lsls	r3, r3, #29
 80031e2:	0f9b      	lsrs	r3, r3, #30
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	001a      	movs	r2, r3
 80031e8:	2302      	movs	r3, #2
 80031ea:	4013      	ands	r3, r2
 80031ec:	d019      	beq.n	8003222 <TSL_tkey_TouchStateProcess+0x4e>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 80031ee:	4b21      	ldr	r3, [pc, #132]	@ (8003274 <TSL_tkey_TouchStateProcess+0xa0>)
 80031f0:	695b      	ldr	r3, [r3, #20]
 80031f2:	685a      	ldr	r2, [r3, #4]
 80031f4:	4b1f      	ldr	r3, [pc, #124]	@ (8003274 <TSL_tkey_TouchStateProcess+0xa0>)
 80031f6:	695b      	ldr	r3, [r3, #20]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	7992      	ldrb	r2, [r2, #6]
 80031fc:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 80031fe:	4b1d      	ldr	r3, [pc, #116]	@ (8003274 <TSL_tkey_TouchStateProcess+0xa0>)
 8003200:	695b      	ldr	r3, [r3, #20]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	785b      	ldrb	r3, [r3, #1]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d105      	bne.n	8003216 <TSL_tkey_TouchStateProcess+0x42>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 800320a:	4b1a      	ldr	r3, [pc, #104]	@ (8003274 <TSL_tkey_TouchStateProcess+0xa0>)
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	220d      	movs	r2, #13
 8003212:	701a      	strb	r2, [r3, #0]
 8003214:	e02c      	b.n	8003270 <TSL_tkey_TouchStateProcess+0x9c>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_TOUCH;
 8003216:	4b17      	ldr	r3, [pc, #92]	@ (8003274 <TSL_tkey_TouchStateProcess+0xa0>)
 8003218:	695b      	ldr	r3, [r3, #20]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	2212      	movs	r2, #18
 800321e:	701a      	strb	r2, [r3, #0]
 8003220:	e026      	b.n	8003270 <TSL_tkey_TouchStateProcess+0x9c>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8003222:	4b14      	ldr	r3, [pc, #80]	@ (8003274 <TSL_tkey_TouchStateProcess+0xa0>)
 8003224:	695b      	ldr	r3, [r3, #20]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	2208      	movs	r2, #8
 800322a:	5e9b      	ldrsh	r3, [r3, r2]
 800322c:	001a      	movs	r2, r3
 800322e:	4b11      	ldr	r3, [pc, #68]	@ (8003274 <TSL_tkey_TouchStateProcess+0xa0>)
 8003230:	695b      	ldr	r3, [r3, #20]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	785b      	ldrb	r3, [r3, #1]
 8003236:	429a      	cmp	r2, r3
 8003238:	dc19      	bgt.n	800326e <TSL_tkey_TouchStateProcess+0x9a>
      }
      return;
    }
#endif

    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 800323a:	4b0e      	ldr	r3, [pc, #56]	@ (8003274 <TSL_tkey_TouchStateProcess+0xa0>)
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	4b0c      	ldr	r3, [pc, #48]	@ (8003274 <TSL_tkey_TouchStateProcess+0xa0>)
 8003242:	695b      	ldr	r3, [r3, #20]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	7952      	ldrb	r2, [r2, #5]
 8003248:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 800324a:	4b0a      	ldr	r3, [pc, #40]	@ (8003274 <TSL_tkey_TouchStateProcess+0xa0>)
 800324c:	695b      	ldr	r3, [r3, #20]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	785b      	ldrb	r3, [r3, #1]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d105      	bne.n	8003262 <TSL_tkey_TouchStateProcess+0x8e>
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003256:	4b07      	ldr	r3, [pc, #28]	@ (8003274 <TSL_tkey_TouchStateProcess+0xa0>)
 8003258:	695b      	ldr	r3, [r3, #20]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2202      	movs	r2, #2
 800325e:	701a      	strb	r2, [r3, #0]
 8003260:	e006      	b.n	8003270 <TSL_tkey_TouchStateProcess+0x9c>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_TOUCH;
 8003262:	4b04      	ldr	r3, [pc, #16]	@ (8003274 <TSL_tkey_TouchStateProcess+0xa0>)
 8003264:	695b      	ldr	r3, [r3, #20]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2205      	movs	r2, #5
 800326a:	701a      	strb	r2, [r3, #0]
 800326c:	e000      	b.n	8003270 <TSL_tkey_TouchStateProcess+0x9c>
      return; // Normal operation, stay in Touch state
 800326e:	46c0      	nop			@ (mov r8, r8)
    }

  }
}
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}
 8003274:	20000118 	.word	0x20000118

08003278 <TSL_tkey_DebErrorStateProcess>:
  * @brief  Debounce error state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_DebErrorStateProcess(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
  volatile TSL_StateMask_enum_T mask;

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 800327e:	4b30      	ldr	r3, [pc, #192]	@ (8003340 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003280:	695b      	ldr	r3, [r3, #20]
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	781b      	ldrb	r3, [r3, #0]
 8003286:	075b      	lsls	r3, r3, #29
 8003288:	0f9b      	lsrs	r3, r3, #30
 800328a:	b2db      	uxtb	r3, r3
 800328c:	001a      	movs	r2, r3
 800328e:	2302      	movs	r3, #2
 8003290:	4013      	ands	r3, r2
 8003292:	d018      	beq.n	80032c6 <TSL_tkey_DebErrorStateProcess+0x4e>
  {
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003294:	4b2a      	ldr	r3, [pc, #168]	@ (8003340 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003296:	695b      	ldr	r3, [r3, #20]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	785b      	ldrb	r3, [r3, #1]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d006      	beq.n	80032ae <TSL_tkey_DebErrorStateProcess+0x36>
 80032a0:	4b27      	ldr	r3, [pc, #156]	@ (8003340 <TSL_tkey_DebErrorStateProcess+0xc8>)
 80032a2:	695b      	ldr	r3, [r3, #20]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	785a      	ldrb	r2, [r3, #1]
 80032a8:	3a01      	subs	r2, #1
 80032aa:	b2d2      	uxtb	r2, r2
 80032ac:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 80032ae:	4b24      	ldr	r3, [pc, #144]	@ (8003340 <TSL_tkey_DebErrorStateProcess+0xc8>)
 80032b0:	695b      	ldr	r3, [r3, #20]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	785b      	ldrb	r3, [r3, #1]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d13d      	bne.n	8003336 <TSL_tkey_DebErrorStateProcess+0xbe>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 80032ba:	4b21      	ldr	r3, [pc, #132]	@ (8003340 <TSL_tkey_DebErrorStateProcess+0xc8>)
 80032bc:	695b      	ldr	r3, [r3, #20]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	220d      	movs	r2, #13
 80032c2:	701a      	strb	r2, [r3, #0]
      default:
        TSL_tkey_SetStateCalibration(0);
        break;
    }
  }
}
 80032c4:	e037      	b.n	8003336 <TSL_tkey_DebErrorStateProcess+0xbe>
    mask = TSL_tkey_GetStateMask();
 80032c6:	f7ff fcef 	bl	8002ca8 <TSL_tkey_GetStateMask>
 80032ca:	0003      	movs	r3, r0
 80032cc:	001a      	movs	r2, r3
 80032ce:	1dfb      	adds	r3, r7, #7
 80032d0:	701a      	strb	r2, [r3, #0]
    mask &= (TSL_StateMask_enum_T)(~(TSL_STATE_DEBOUNCE_BIT_MASK | TSL_STATE_ERROR_BIT_MASK));
 80032d2:	1dfb      	adds	r3, r7, #7
 80032d4:	781b      	ldrb	r3, [r3, #0]
 80032d6:	b2db      	uxtb	r3, r3
 80032d8:	225f      	movs	r2, #95	@ 0x5f
 80032da:	4013      	ands	r3, r2
 80032dc:	b2da      	uxtb	r2, r3
 80032de:	1dfb      	adds	r3, r7, #7
 80032e0:	701a      	strb	r2, [r3, #0]
    switch (mask)
 80032e2:	1dfb      	adds	r3, r7, #7
 80032e4:	781b      	ldrb	r3, [r3, #0]
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	2b08      	cmp	r3, #8
 80032ea:	d01a      	beq.n	8003322 <TSL_tkey_DebErrorStateProcess+0xaa>
 80032ec:	dc1f      	bgt.n	800332e <TSL_tkey_DebErrorStateProcess+0xb6>
 80032ee:	2b04      	cmp	r3, #4
 80032f0:	d011      	beq.n	8003316 <TSL_tkey_DebErrorStateProcess+0x9e>
 80032f2:	dc1c      	bgt.n	800332e <TSL_tkey_DebErrorStateProcess+0xb6>
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d002      	beq.n	80032fe <TSL_tkey_DebErrorStateProcess+0x86>
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d006      	beq.n	800330a <TSL_tkey_DebErrorStateProcess+0x92>
 80032fc:	e017      	b.n	800332e <TSL_tkey_DebErrorStateProcess+0xb6>
        THIS_STATEID = TSL_STATEID_RELEASE;
 80032fe:	4b10      	ldr	r3, [pc, #64]	@ (8003340 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	2202      	movs	r2, #2
 8003306:	701a      	strb	r2, [r3, #0]
        break;
 8003308:	e015      	b.n	8003336 <TSL_tkey_DebErrorStateProcess+0xbe>
        THIS_STATEID = TSL_STATEID_PROX;
 800330a:	4b0d      	ldr	r3, [pc, #52]	@ (8003340 <TSL_tkey_DebErrorStateProcess+0xc8>)
 800330c:	695b      	ldr	r3, [r3, #20]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	2206      	movs	r2, #6
 8003312:	701a      	strb	r2, [r3, #0]
        break;
 8003314:	e00f      	b.n	8003336 <TSL_tkey_DebErrorStateProcess+0xbe>
        THIS_STATEID = TSL_STATEID_DETECT;
 8003316:	4b0a      	ldr	r3, [pc, #40]	@ (8003340 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	220a      	movs	r2, #10
 800331e:	701a      	strb	r2, [r3, #0]
        break;
 8003320:	e009      	b.n	8003336 <TSL_tkey_DebErrorStateProcess+0xbe>
        THIS_STATEID = TSL_STATEID_TOUCH;
 8003322:	4b07      	ldr	r3, [pc, #28]	@ (8003340 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003324:	695b      	ldr	r3, [r3, #20]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	220c      	movs	r2, #12
 800332a:	701a      	strb	r2, [r3, #0]
        break;
 800332c:	e003      	b.n	8003336 <TSL_tkey_DebErrorStateProcess+0xbe>
        TSL_tkey_SetStateCalibration(0);
 800332e:	2000      	movs	r0, #0
 8003330:	f7ff fc70 	bl	8002c14 <TSL_tkey_SetStateCalibration>
        break;
 8003334:	46c0      	nop			@ (mov r8, r8)
}
 8003336:	46c0      	nop			@ (mov r8, r8)
 8003338:	46bd      	mov	sp, r7
 800333a:	b002      	add	sp, #8
 800333c:	bd80      	pop	{r7, pc}
 800333e:	46c0      	nop			@ (mov r8, r8)
 8003340:	20000118 	.word	0x20000118

08003344 <MX_TOUCHSENSING_Init>:
/* USER CODE BEGIN 2 */
/* USER CODE END 2 */

/* TOUCHSENSING init function */
void MX_TOUCHSENSING_Init(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	af00      	add	r7, sp, #0
/***************************************/
   /**
  */

  tsl_user_Init();
 8003348:	f000 f804 	bl	8003354 <tsl_user_Init>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 800334c:	46c0      	nop			@ (mov r8, r8)
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
	...

08003354 <tsl_user_Init>:
  * @brief  Initialize the STMTouch Driver
  * @param  None
  * @retval None
  */
void tsl_user_Init(void)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	af00      	add	r7, sp, #0
  TSL_obj_GroupInit(&MyObjGroup); /* Init Objects */
 8003358:	4b06      	ldr	r3, [pc, #24]	@ (8003374 <tsl_user_Init+0x20>)
 800335a:	0018      	movs	r0, r3
 800335c:	f7ff fb40 	bl	80029e0 <TSL_obj_GroupInit>

  TSL_Init(MyBanks); /* Init acquisition module */
 8003360:	4b05      	ldr	r3, [pc, #20]	@ (8003378 <tsl_user_Init+0x24>)
 8003362:	0018      	movs	r0, r3
 8003364:	f7ff f892 	bl	800248c <TSL_Init>

  tsl_user_SetThresholds(); /* Init thresholds for each object individually (optional) */
 8003368:	f000 f836 	bl	80033d8 <tsl_user_SetThresholds>
}
 800336c:	46c0      	nop			@ (mov r8, r8)
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	46c0      	nop			@ (mov r8, r8)
 8003374:	2000000c 	.word	0x2000000c
 8003378:	080034b0 	.word	0x080034b0

0800337c <HAL_TSC_ConvCpltCallback>:
  * @param  htsc: pointer to a TSC_HandleTypeDef structure that contains
  *         the configuration information for the specified TSC.
  * @retval None
  */
void HAL_TSC_ConvCpltCallback(TSC_HandleTypeDef* htsc)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL_TSC_ConvCpltCallback start*/

/* USER CODE END HAL_TSC_ConvCpltCallback start*/
  TSL_acq_BankGetResult(idx_bank_it, 0, 0);
 8003384:	4b12      	ldr	r3, [pc, #72]	@ (80033d0 <HAL_TSC_ConvCpltCallback+0x54>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	b2db      	uxtb	r3, r3
 800338a:	2200      	movs	r2, #0
 800338c:	2100      	movs	r1, #0
 800338e:	0018      	movs	r0, r3
 8003390:	f7ff f8aa 	bl	80024e8 <TSL_acq_BankGetResult>
  idx_bank_it++;
 8003394:	4b0e      	ldr	r3, [pc, #56]	@ (80033d0 <HAL_TSC_ConvCpltCallback+0x54>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	1c5a      	adds	r2, r3, #1
 800339a:	4b0d      	ldr	r3, [pc, #52]	@ (80033d0 <HAL_TSC_ConvCpltCallback+0x54>)
 800339c:	601a      	str	r2, [r3, #0]
  if (idx_bank_it > TSLPRM_TOTAL_BANKS-1)
 800339e:	4b0c      	ldr	r3, [pc, #48]	@ (80033d0 <HAL_TSC_ConvCpltCallback+0x54>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d008      	beq.n	80033b8 <HAL_TSC_ConvCpltCallback+0x3c>
  {
    // End of all banks acquisition, restart bank 0 in while(1) loop (This is a choice)
    idx_bank_it=0;
 80033a6:	4b0a      	ldr	r3, [pc, #40]	@ (80033d0 <HAL_TSC_ConvCpltCallback+0x54>)
 80033a8:	2200      	movs	r2, #0
 80033aa:	601a      	str	r2, [r3, #0]
    acq_done_it++;
 80033ac:	4b09      	ldr	r3, [pc, #36]	@ (80033d4 <HAL_TSC_ConvCpltCallback+0x58>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	1c5a      	adds	r2, r3, #1
 80033b2:	4b08      	ldr	r3, [pc, #32]	@ (80033d4 <HAL_TSC_ConvCpltCallback+0x58>)
 80033b4:	601a      	str	r2, [r3, #0]
    TSL_acq_BankStartAcq_IT();
  }
/* USER CODE BEGIN HAL_TSC_ConvCpltCallback*/

/* USER CODE END HAL_TSC_ConvCpltCallback*/
}
 80033b6:	e007      	b.n	80033c8 <HAL_TSC_ConvCpltCallback+0x4c>
    TSL_acq_BankConfig(idx_bank_it);
 80033b8:	4b05      	ldr	r3, [pc, #20]	@ (80033d0 <HAL_TSC_ConvCpltCallback+0x54>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	0018      	movs	r0, r3
 80033c0:	f7ff fa24 	bl	800280c <TSL_acq_BankConfig>
    TSL_acq_BankStartAcq_IT();
 80033c4:	f7ff fa8e 	bl	80028e4 <TSL_acq_BankStartAcq_IT>
}
 80033c8:	46c0      	nop			@ (mov r8, r8)
 80033ca:	46bd      	mov	sp, r7
 80033cc:	b002      	add	sp, #8
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	2000014c 	.word	0x2000014c
 80033d4:	20000150 	.word	0x20000150

080033d8 <tsl_user_SetThresholds>:
  * @brief  Set thresholds for each object (optional).
  * @param  None
  * @retval None
  */
void tsl_user_SetThresholds(void)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	af00      	add	r7, sp, #0
  /* Example: Decrease the Detect thresholds for the TKEY 0
  MyTKeys_Param[0].DetectInTh -= 10;
  MyTKeys_Param[0].DetectOutTh -= 10;
  */
/* USER CODE END Tsl_user_SetThresholds */
  }
 80033dc:	46c0      	nop			@ (mov r8, r8)
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <MyTKeys_ErrorStateProcess>:
  * @brief  Executed when a sensor is in Error state
  * @param  None
  * @retval None
  */
  void MyTKeys_ErrorStateProcess(void)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MyTKeys_ErrorStateProcess */
  /* Add here your own processing when a sensor is in Error state */
/* USER CODE END MyTKeys_ErrorStateProcess */
}
 80033e6:	46c0      	nop			@ (mov r8, r8)
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}

080033ec <MyTKeys_OffStateProcess>:
  * @brief  Executed when a sensor is in Off state
  * @param  None
  * @retval None
  */
void MyTKeys_OffStateProcess(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MyTKeys_OffStateProcess */
  /* Add here your own processing when a sensor is in Off state */
/* USER CODE END MyTKeys_OffStateProcess */
}
 80033f0:	46c0      	nop			@ (mov r8, r8)
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <memset>:
 80033f6:	0003      	movs	r3, r0
 80033f8:	1882      	adds	r2, r0, r2
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d100      	bne.n	8003400 <memset+0xa>
 80033fe:	4770      	bx	lr
 8003400:	7019      	strb	r1, [r3, #0]
 8003402:	3301      	adds	r3, #1
 8003404:	e7f9      	b.n	80033fa <memset+0x4>
	...

08003408 <__libc_init_array>:
 8003408:	b570      	push	{r4, r5, r6, lr}
 800340a:	2600      	movs	r6, #0
 800340c:	4c0c      	ldr	r4, [pc, #48]	@ (8003440 <__libc_init_array+0x38>)
 800340e:	4d0d      	ldr	r5, [pc, #52]	@ (8003444 <__libc_init_array+0x3c>)
 8003410:	1b64      	subs	r4, r4, r5
 8003412:	10a4      	asrs	r4, r4, #2
 8003414:	42a6      	cmp	r6, r4
 8003416:	d109      	bne.n	800342c <__libc_init_array+0x24>
 8003418:	2600      	movs	r6, #0
 800341a:	f000 f819 	bl	8003450 <_init>
 800341e:	4c0a      	ldr	r4, [pc, #40]	@ (8003448 <__libc_init_array+0x40>)
 8003420:	4d0a      	ldr	r5, [pc, #40]	@ (800344c <__libc_init_array+0x44>)
 8003422:	1b64      	subs	r4, r4, r5
 8003424:	10a4      	asrs	r4, r4, #2
 8003426:	42a6      	cmp	r6, r4
 8003428:	d105      	bne.n	8003436 <__libc_init_array+0x2e>
 800342a:	bd70      	pop	{r4, r5, r6, pc}
 800342c:	00b3      	lsls	r3, r6, #2
 800342e:	58eb      	ldr	r3, [r5, r3]
 8003430:	4798      	blx	r3
 8003432:	3601      	adds	r6, #1
 8003434:	e7ee      	b.n	8003414 <__libc_init_array+0xc>
 8003436:	00b3      	lsls	r3, r6, #2
 8003438:	58eb      	ldr	r3, [r5, r3]
 800343a:	4798      	blx	r3
 800343c:	3601      	adds	r6, #1
 800343e:	e7f2      	b.n	8003426 <__libc_init_array+0x1e>
 8003440:	0800358c 	.word	0x0800358c
 8003444:	0800358c 	.word	0x0800358c
 8003448:	08003590 	.word	0x08003590
 800344c:	0800358c 	.word	0x0800358c

08003450 <_init>:
 8003450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003452:	46c0      	nop			@ (mov r8, r8)
 8003454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003456:	bc08      	pop	{r3}
 8003458:	469e      	mov	lr, r3
 800345a:	4770      	bx	lr

0800345c <_fini>:
 800345c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800345e:	46c0      	nop			@ (mov r8, r8)
 8003460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003462:	bc08      	pop	{r3}
 8003464:	469e      	mov	lr, r3
 8003466:	4770      	bx	lr
