INFO: [v++ 60-1548] Creating build summary session with primary output /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/gps-parser.hlscompile_summary, at Sat Nov 16 18:37:14 2024
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser -config /ecel/UFAD/mark.gross/fnn-gps/gps-parser/hls_config.cfg -cmdlineconfig /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.1 (64-bit)
  **** SW Build 4070103 on Dec 13 2023
  **** IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
  **** SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'mark.gross' on host 'ece-lnx-4511c.ad.ufl.edu' (Linux_x86_64 version 3.10.0-1160.108.1.el7.x86_64) on Sat Nov 16 18:37:16 EST 2024
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux Server release 7.9 (Maipo)"
INFO: [HLS 200-10] In directory '/ecel/UFAD/mark.gross/fnn-gps/gps-parser'
INFO: [HLS 200-1909] Reading HLS ini file /ecel/UFAD/mark.gross/fnn-gps/gps-parser/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser 
INFO: [HLS 200-1510] Running: open_project /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /ecel/UFAD/mark.gross/fnn-gps/gps-parser/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /ecel/UFAD/mark.gross/fnn-gps/gps-parser/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=parser.cpp' at /ecel/UFAD/mark.gross/fnn-gps/gps-parser/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=parser.h' at /ecel/UFAD/mark.gross/fnn-gps/gps-parser/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=gps_translation' at /ecel/UFAD/mark.gross/fnn-gps/gps-parser/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /ecel/UFAD/mark.gross/fnn-gps/gps-parser/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' at /ecel/UFAD/mark.gross/fnn-gps/gps-parser/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'clock=100' at /ecel/UFAD/mark.gross/fnn-gps/gps-parser/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /ecel/UFAD/mark.gross/fnn-gps/gps-parser/hls_config.cfg(5)
INFO: [HLS 200-1510] Running: apply_ini /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/config.cmdline
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 397.652 MB.
INFO: [HLS 200-10] Analyzing design file '/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'len' (/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:21:47)
WARNING: [HLS 207-5554] invalid variable expr  (/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:120:90)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.05 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.62 seconds; current allocated memory: 397.652 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,141 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,324 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 870 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 847 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 857 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 971 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 922 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 931 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 840 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 838 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 838 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 838 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 852 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 994 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /ecel/UFAD/mark.gross/fnn-gps/gps-parser/gps-parser/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'hls_strncmp(char*, char const*, int)' into 'gps_translation(hls::stream<char, 0>, ap_uint<1>, gnss_data_t&)' (/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:120:0)
INFO: [HLS 214-241] Aggregating scalar variable 'gd' with compact=bit mode in 320-bits (/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:120:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_8_1> at /ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:8:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_59_2> at /ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:59:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< shift_loop> at /ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:128:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_1> at /ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:23:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_139_1> at /ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:139:23 
WARNING: [HLS 214-413] Cannot apply interface mode  'axis' on function argument 'msg' since this interface mode does not support pass-by-value function arguments. Specify pass-by-pointer or pass-by-reference arguments instead (/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:120:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.72 seconds. CPU system time: 0.38 seconds. Elapsed time: 7.89 seconds; current allocated memory: 397.652 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 397.652 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 397.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 397.652 MB.
WARNING: [XFORM 203-731] Internal stream variable 'msg.1' (/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:120) is invalid: it has no data producer
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 9 for loop 'VITIS_LOOP_57_1' (/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:56:10) in function '_get_field_from_nmea'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_57_1' (/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:56:10) in function '_get_field_from_nmea'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 9) < AVE (= 127)) for loop 'VITIS_LOOP_57_1' (/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:56:10) in function '_get_field_from_nmea'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:9:17) to (/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:8:21) in function 'atoi_w_len'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'atoi_w_len' (/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:8:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 397.652 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'sample_loop' (/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:127:18) in function 'gps_translation' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_57_1' (/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:57:19) in function '_get_field_from_nmea' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gps_translation' ...
WARNING: [SYN 201-103] Legalizing function name '_get_field_from_nmea_Pipeline_VITIS_LOOP_59_2' to 'p_get_field_from_nmea_Pipeline_VITIS_LOOP_59_2'.
WARNING: [SYN 201-103] Legalizing function name '_get_field_from_nmea' to 'p_get_field_from_nmea'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gps_translation_Pipeline_shift_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'shift_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'shift_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 461.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gps_translation_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln23', /ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:23->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:134)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln24', /ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:24->/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:134)) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 461.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gps_translation_Pipeline_VITIS_LOOP_139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_139_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 461.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_get_field_from_nmea_Pipeline_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation 1 bit ('empty_64', /ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:59)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_59_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 461.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_get_field_from_nmea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 461.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atoi_w_len_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation 1 bit ('and_ln8', /ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:8)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 461.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atoi_w_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 461.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_coordinate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 461.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gps_translation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 461.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gps_translation_Pipeline_shift_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gps_translation_Pipeline_shift_loop' pipeline 'shift_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gps_translation_Pipeline_shift_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gps_translation_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gps_translation_Pipeline_VITIS_LOOP_23_1'.
INFO: [RTMG 210-279] Implementing memory 'gps_translation_gps_translation_Pipeline_VITIS_LOOP_23_1_p_str_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gps_translation_Pipeline_VITIS_LOOP_139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gps_translation_Pipeline_VITIS_LOOP_139_1' pipeline 'VITIS_LOOP_139_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gps_translation_Pipeline_VITIS_LOOP_139_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_get_field_from_nmea_Pipeline_VITIS_LOOP_59_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_get_field_from_nmea_Pipeline_VITIS_LOOP_59_2' pipeline 'VITIS_LOOP_59_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_get_field_from_nmea_Pipeline_VITIS_LOOP_59_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_get_field_from_nmea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_get_field_from_nmea'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atoi_w_len_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'atoi_w_len_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atoi_w_len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'atoi_w_len'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_coordinate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_coordinate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gps_translation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gps_translation/msg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gps_translation/pps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gps_translation/gd' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gps_translation' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'p_str' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gps_translation'.
INFO: [RTMG 210-278] Implementing memory 'gps_translation_msg_shift_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'gps_translation_stored_msg_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 461.652 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.47 seconds; current allocated memory: 525.652 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for gps_translation.
INFO: [VLOG 209-307] Generating Verilog RTL for gps_translation.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 14.30 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.69 seconds. CPU system time: 1.07 seconds. Elapsed time: 15.52 seconds; current allocated memory: 128.000 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 9.88 seconds. Total CPU system time: 1.34 seconds. Total elapsed time: 17.91 seconds; peak allocated memory: 525.652 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Nov 16 18:37:33 2024...
INFO: [v++ 60-791] Total elapsed time: 0h 0m 22s
