// Seed: 1362180678
module module_0 ();
  logic id_1;
  ;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri  id_1
    , id_5,
    input  wand id_2,
    input  wire id_3
);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd5,
    parameter id_3 = 32'd70
) (
    id_1,
    _id_2,
    _id_3,
    id_4
);
  inout logic [7:0] id_4;
  inout wire _id_3;
  input wire _id_2;
  input wire id_1;
  assign id_4[(1)] = -1;
  wire [1 : id_2] id_5;
  module_0 modCall_1 ();
  assign id_4 = id_4[id_3 : 1];
endmodule
