#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Dec 28 06:05:38 2022
# Process ID: 18936
# Current directory: D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18248 D:\Archivos\Documentos\Universidad\2022.2\IPD432\Gitlab\Tarea_3\Tarea_3.xpr
# Log file: D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/vivado.log
# Journal file: D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3\vivado.jou
# Running On: LAPTOP-VMLVOQLM, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16505 MB
#-----------------------------------------------------------
start_gui
open_project D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1218.328 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_device' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_device_behav -key {Behavioral:sim_1:Functional:TB_device} -tclbatch {TB_device.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_device.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_device_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1218.328 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_device' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
set_property is_enabled false [get_files  {D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/AvgVecOperation.sv D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/ManDisOperation.sv D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/SumVecOperation.sv}]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/DRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/byte_to_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_to_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_with_inc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/master_state_enum.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
WARNING: [VRFC 10-2938] 'job_ok' is already implicitly declared on line 36 [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:116]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_device
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" Line 3. Module TB_device has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_basic.v" Line 10. Module uart_basic(BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000,OVERSAMPLING=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v" Line 10. Module uart_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/data_sync.v" Line 11. Module data_sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_tx.v" Line 10. Module uart_tx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" Line 3. Module TB_device has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_basic.v" Line 10. Module uart_basic(BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000,OVERSAMPLING=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v" Line 10. Module uart_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/data_sync.v" Line 11. Module data_sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_tx.v" Line 10. Module uart_tx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.master_state_enum
Compiling module xil_defaultlib.uart_baud_tick_gen(CLK_FREQUENCY...
Compiling module xil_defaultlib.data_sync
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_baud_tick_gen(CLK_FREQUENCY...
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_basic(BAUD_RATE=10000000)
Compiling module xil_defaultlib.counter_with_inc(n=2)
Compiling module xil_defaultlib.byte_to_mem_default
Compiling module xil_defaultlib.DRAM_default
Compiling module xil_defaultlib.main_fsm
Compiling module xil_defaultlib.device(BAUD_RATE=10000000)
Compiling module xil_defaultlib.TB_device
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_device_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1218.328 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: device
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-8895] 'job_ok' is already implicitly declared on line 36 [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:116]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.402 ; gain = 388.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'device' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_basic' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_basic.v:10]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'data_sync' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/data_sync.v:11]
INFO: [Synth 8-6155] done synthesizing module 'data_sync' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/data_sync.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v:78]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen__parameterized0' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen__parameterized0' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'uart_basic' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_basic.v:10]
INFO: [Synth 8-6157] synthesizing module 'counter_with_inc' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv:1]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_with_inc' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv:1]
INFO: [Synth 8-6157] synthesizing module 'byte_to_mem' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/byte_to_mem.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'byte_to_mem' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/byte_to_mem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/DRAM.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/DRAM.sv:1]
INFO: [Synth 8-6157] synthesizing module 'main_fsm' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:1]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'main_fsm' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'device' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:1]
WARNING: [Synth 8-3848] Net SEG in module/entity device does not have driver. [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:10]
WARNING: [Synth 8-3848] Net AN in module/entity device does not have driver. [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:10]
WARNING: [Synth 8-7129] Port tx_busy in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[7] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[6] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[5] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[4] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[3] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[2] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[1] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[0] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[7] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[6] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[5] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[4] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[3] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[2] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[1] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[0] in module device is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.672 ; gain = 472.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1985.469 ; gain = 487.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1985.469 ; gain = 487.660
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1985.469 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2099.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2142.410 ; gain = 644.602
27 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2142.410 ; gain = 924.082
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: device
WARNING: [Synth 8-8895] 'job_ok' is already implicitly declared on line 36 [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:116]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2159.305 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'device' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_basic' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_basic.v:10]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'data_sync' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/data_sync.v:11]
INFO: [Synth 8-6155] done synthesizing module 'data_sync' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/data_sync.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v:78]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen__parameterized0' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen__parameterized0' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'uart_basic' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_basic.v:10]
INFO: [Synth 8-6157] synthesizing module 'counter_with_inc' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv:1]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_with_inc' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv:1]
INFO: [Synth 8-6157] synthesizing module 'byte_to_mem' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/byte_to_mem.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'byte_to_mem' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/byte_to_mem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/DRAM.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/DRAM.sv:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:64]
INFO: [Synth 8-6157] synthesizing module 'main_fsm' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'main_fsm' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'device' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:1]
WARNING: [Synth 8-3848] Net SEG in module/entity device does not have driver. [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:10]
WARNING: [Synth 8-3848] Net AN in module/entity device does not have driver. [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:10]
WARNING: [Synth 8-7129] Port tx_busy in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[7] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[6] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[5] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[4] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[3] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[2] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[1] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[0] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[7] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[6] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[5] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[4] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[3] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[2] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[1] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[0] in module device is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2159.305 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2159.305 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2159.305 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2159.305 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2171.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2181.371 ; gain = 22.066
26 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2181.371 ; gain = 22.066
set_property top mem_to_byte [current_fileset]
update_compile_order -fileset sources_1
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'refresh_design' was cancelled
refresh_design
ERROR: [Synth 8-36] 'pr_addr' is not declared [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:13]
ERROR: [Synth 8-36] 'pr_addr' is not declared [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
ERROR: [Synth 8-36] 'pr_addr' is not declared [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:24]
INFO: [Synth 8-8750] module 'mem_to_byte' ignored due to previous errors [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:25]
Failed to read verilog 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2235.453 ; gain = 1.562
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2239.688 ; gain = 4.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_to_byte' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2302.133 ; gain = 66.680
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][7] with 1st driver pin 'paralell[0][7]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][7] with 2nd driver pin 'paralell[1][7]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][7] with 3rd driver pin 'paralell[2][7]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][7] with 4th driver pin 'paralell[3][7]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][6] with 1st driver pin 'paralell[0][6]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][6] with 2nd driver pin 'paralell[1][6]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][6] with 3rd driver pin 'paralell[2][6]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][6] with 4th driver pin 'paralell[3][6]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][5] with 1st driver pin 'paralell[0][5]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][5] with 2nd driver pin 'paralell[1][5]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][5] with 3rd driver pin 'paralell[2][5]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][5] with 4th driver pin 'paralell[3][5]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][4] with 1st driver pin 'paralell[0][4]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][4] with 2nd driver pin 'paralell[1][4]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][4] with 3rd driver pin 'paralell[2][4]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][4] with 4th driver pin 'paralell[3][4]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][3] with 1st driver pin 'paralell[0][3]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][3] with 2nd driver pin 'paralell[1][3]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][3] with 3rd driver pin 'paralell[2][3]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][3] with 4th driver pin 'paralell[3][3]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][2] with 1st driver pin 'paralell[0][2]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][2] with 2nd driver pin 'paralell[1][2]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][2] with 3rd driver pin 'paralell[2][2]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][2] with 4th driver pin 'paralell[3][2]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][1] with 1st driver pin 'paralell[0][1]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][1] with 2nd driver pin 'paralell[1][1]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][1] with 3rd driver pin 'paralell[2][1]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][1] with 4th driver pin 'paralell[3][1]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][0] with 1st driver pin 'paralell[0][0]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][0] with 2nd driver pin 'paralell[1][0]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][0] with 3rd driver pin 'paralell[2][0]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin paralell[0][0] with 4th driver pin 'paralell[3][0]' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        8|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2325.008 ; gain = 89.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2325.008 ; gain = 89.555
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2342.652 ; gain = 0.000
WARNING: [Netlist 29-1115] Found multi-term driver net: paralell[0][0].
WARNING: [Netlist 29-1115] Found multi-term driver net: paralell[0][1].
WARNING: [Netlist 29-1115] Found multi-term driver net: paralell[0][2].
WARNING: [Netlist 29-1115] Found multi-term driver net: paralell[0][3].
WARNING: [Netlist 29-1115] Found multi-term driver net: paralell[0][4].
WARNING: [Netlist 29-1115] Found multi-term driver net: paralell[0][5].
WARNING: [Netlist 29-1115] Found multi-term driver net: paralell[0][6].
WARNING: [Netlist 29-1115] Found multi-term driver net: paralell[0][7].
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2342.652 ; gain = 107.199
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_to_byte' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
WARNING: [Synth 8-87] always_comb on 'genblk1[0].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:20]
WARNING: [Synth 8-87] always_comb on 'genblk1[1].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:20]
WARNING: [Synth 8-87] always_comb on 'genblk1[2].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:20]
WARNING: [Synth 8-87] always_comb on 'genblk1[3].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2342.652 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2342.652 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_to_byte' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
WARNING: [Synth 8-87] always_comb on 'genblk1[0].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:20]
WARNING: [Synth 8-87] always_comb on 'genblk1[1].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:20]
WARNING: [Synth 8-87] always_comb on 'genblk1[2].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:20]
WARNING: [Synth 8-87] always_comb on 'genblk1[3].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2342.652 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2342.652 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_to_byte' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2342.652 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2342.652 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_to_byte' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2342.652 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2342.652 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mem_to_byte
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_to_byte' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
WARNING: [Synth 8-7129] Port clk in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module mem_to_byte is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2342.652 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2342.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2342.652 ; gain = 0.000
4 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2342.652 ; gain = 0.000
set_property top device [current_fileset]
update_compile_order -fileset sources_1
refresh_design
ERROR: [Synth 8-2543] port connections cannot be mixed ordered and named [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:78]
WARNING: [Synth 8-8895] 'job_ok' is already implicitly declared on line 36 [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:127]
INFO: [Synth 8-8750] module 'device' ignored due to previous errors [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:132]
Failed to read verilog 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2342.652 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-8895] 'job_ok' is already implicitly declared on line 36 [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:125]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'device' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_basic' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_basic.v:10]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'data_sync' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/data_sync.v:11]
INFO: [Synth 8-6155] done synthesizing module 'data_sync' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/data_sync.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v:78]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen__parameterized0' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen__parameterized0' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'uart_basic' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_basic.v:10]
INFO: [Synth 8-6157] synthesizing module 'counter_with_inc' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv:1]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_with_inc' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv:1]
INFO: [Synth 8-6157] synthesizing module 'byte_to_mem' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/byte_to_mem.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'byte_to_mem' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/byte_to_mem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/DRAM.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/DRAM.sv:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:66]
INFO: [Synth 8-6157] synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem_to_byte' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
INFO: [Synth 8-6157] synthesizing module 'main_fsm' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'main_fsm' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'device' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:1]
WARNING: [Synth 8-3848] Net tx_data in module/entity main_fsm does not have driver. [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:10]
WARNING: [Synth 8-3848] Net SEG in module/entity device does not have driver. [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:10]
WARNING: [Synth 8-3848] Net AN in module/entity device does not have driver. [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:10]
WARNING: [Synth 8-3848] Net Res[3] in module/entity device does not have driver. [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:64]
WARNING: [Synth 8-3848] Net Res[2] in module/entity device does not have driver. [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:64]
WARNING: [Synth 8-3848] Net Res[1] in module/entity device does not have driver. [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:64]
WARNING: [Synth 8-3848] Net Res[0] in module/entity device does not have driver. [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:64]
WARNING: [Synth 8-7129] Port tx_data[7] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[6] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[5] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[4] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[3] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[2] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[1] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data[0] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[3][7] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[3][6] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[3][5] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[3][4] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[3][3] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[3][2] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[3][1] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[3][0] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[2][7] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[2][6] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[2][5] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[2][4] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[2][3] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[2][2] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[2][1] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[2][0] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[1][7] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[1][6] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[1][5] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[1][4] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[1][3] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[1][2] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[1][1] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[1][0] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[0][7] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[0][6] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[0][5] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[0][4] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[0][3] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[0][2] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[0][1] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port Res[0][0] in module main_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[7] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[6] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[5] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[4] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[3] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[2] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[1] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port SEG[0] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[7] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[6] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[5] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[4] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[3] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[2] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[1] in module device is either unconnected or has no load
WARNING: [Synth 8-7129] Port AN[0] in module device is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2342.652 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2342.652 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2388.883 ; gain = 46.230
close_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_device' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/DRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/byte_to_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_to_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_with_inc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/master_state_enum.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
WARNING: [VRFC 10-2938] 'job_ok' is already implicitly declared on line 36 [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_device
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'tx_data' might have multiple concurrent drivers [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:127]
WARNING: [VRFC 10-3823] variable 'data' might have multiple concurrent drivers [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" Line 3. Module TB_device has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_basic.v" Line 10. Module uart_basic(BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000,OVERSAMPLING=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v" Line 10. Module uart_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/data_sync.v" Line 11. Module data_sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_tx.v" Line 10. Module uart_tx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" Line 3. Module TB_device has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_basic.v" Line 10. Module uart_basic(BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000,OVERSAMPLING=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v" Line 10. Module uart_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/data_sync.v" Line 11. Module data_sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_tx.v" Line 10. Module uart_tx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.master_state_enum
Compiling module xil_defaultlib.uart_baud_tick_gen(CLK_FREQUENCY...
Compiling module xil_defaultlib.data_sync
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_baud_tick_gen(CLK_FREQUENCY...
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_basic(BAUD_RATE=10000000)
Compiling module xil_defaultlib.counter_with_inc(n=2)
Compiling module xil_defaultlib.byte_to_mem_default
Compiling module xil_defaultlib.DRAM_default
Compiling module xil_defaultlib.mem_to_byte_default
Compiling module xil_defaultlib.main_fsm
Compiling module xil_defaultlib.device(BAUD_RATE=10000000)
Compiling module xil_defaultlib.TB_device
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_device_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_device_behav -key {Behavioral:sim_1:Functional:TB_device} -tclbatch {TB_device.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_device.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_device_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/DRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/byte_to_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_to_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_with_inc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/master_state_enum.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
WARNING: [VRFC 10-2938] 'job_ok' is already implicitly declared on line 36 [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_device
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'data' might have multiple concurrent drivers [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" Line 3. Module TB_device has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_basic.v" Line 10. Module uart_basic(BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000,OVERSAMPLING=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v" Line 10. Module uart_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/data_sync.v" Line 11. Module data_sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_tx.v" Line 10. Module uart_tx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" Line 3. Module TB_device has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_basic.v" Line 10. Module uart_basic(BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000,OVERSAMPLING=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v" Line 10. Module uart_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/data_sync.v" Line 11. Module data_sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_tx.v" Line 10. Module uart_tx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.master_state_enum
Compiling module xil_defaultlib.uart_baud_tick_gen(CLK_FREQUENCY...
Compiling module xil_defaultlib.data_sync
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_baud_tick_gen(CLK_FREQUENCY...
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_basic(BAUD_RATE=10000000)
Compiling module xil_defaultlib.counter_with_inc(n=2)
Compiling module xil_defaultlib.byte_to_mem_default
Compiling module xil_defaultlib.DRAM_default
Compiling module xil_defaultlib.mem_to_byte_default
Compiling module xil_defaultlib.main_fsm
Compiling module xil_defaultlib.device(BAUD_RATE=10000000)
Compiling module xil_defaultlib.TB_device
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_device_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/DRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/byte_to_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_to_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_with_inc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/master_state_enum.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
WARNING: [VRFC 10-2938] 'job_ok' is already implicitly declared on line 36 [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_device
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'data' might have multiple concurrent drivers [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" Line 3. Module TB_device has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_basic.v" Line 10. Module uart_basic(BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000,OVERSAMPLING=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v" Line 10. Module uart_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/data_sync.v" Line 11. Module data_sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_tx.v" Line 10. Module uart_tx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" Line 3. Module TB_device has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_basic.v" Line 10. Module uart_basic(BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000,OVERSAMPLING=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v" Line 10. Module uart_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/data_sync.v" Line 11. Module data_sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_tx.v" Line 10. Module uart_tx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.master_state_enum
Compiling module xil_defaultlib.uart_baud_tick_gen(CLK_FREQUENCY...
Compiling module xil_defaultlib.data_sync
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_baud_tick_gen(CLK_FREQUENCY...
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_basic(BAUD_RATE=10000000)
Compiling module xil_defaultlib.counter_with_inc(n=2)
Compiling module xil_defaultlib.byte_to_mem_default
Compiling module xil_defaultlib.DRAM_default
Compiling module xil_defaultlib.mem_to_byte_default
Compiling module xil_defaultlib.main_fsm
Compiling module xil_defaultlib.device(BAUD_RATE=10000000)
Compiling module xil_defaultlib.TB_device
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_device_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_device' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'data' might have multiple concurrent drivers [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_device_behav -key {Behavioral:sim_1:Functional:TB_device} -tclbatch {TB_device.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_device.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_device_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'data' might have multiple concurrent drivers [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'data' might have multiple concurrent drivers [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
set_property top mem_to_byte [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mem_to_byte
ERROR: [Synth 8-2577] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
ERROR: [Synth 8-2577] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
INFO: [Synth 8-8750] module 'mem_to_byte' ignored due to previous errors [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:22]
Failed to read verilog 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv'
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mem_to_byte
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
ERROR: [Synth 8-7068] Usage of genvar 'i' is illegal here [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:22]
INFO: [Synth 8-5575] Util Can't resize: variable case item [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:21]
ERROR: [Synth 8-6156] failed synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mem_to_byte
ERROR: [Synth 8-8910] 'i' is not a genvar [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:19]
ERROR: [Synth 8-35] 'i' is not a constant [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:19]
ERROR: [Synth 8-2465] only genvar can be assigned here [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:19]
INFO: [Synth 8-8750] module 'mem_to_byte' ignored due to previous errors [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:25]
Failed to read verilog 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv'
1 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mem_to_byte
ERROR: [Synth 8-35] 'addr' is not a constant [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:21]
INFO: [Synth 8-8750] module 'mem_to_byte' ignored due to previous errors [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:27]
Failed to read verilog 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv'
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mem_to_byte
ERROR: [Synth 8-35] 'addr' is not a constant [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:21]
INFO: [Synth 8-8750] module 'mem_to_byte' ignored due to previous errors [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:27]
Failed to read verilog 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv'
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mem_to_byte
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_to_byte' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
WARNING: [Synth 8-7129] Port parallel[2][7] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[2][6] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[2][5] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[2][4] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[2][3] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[2][2] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[2][1] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[2][0] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[1][7] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[1][6] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[1][5] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[1][4] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[1][3] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[1][2] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[1][1] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[1][0] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[0][7] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[0][6] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[0][5] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[0][4] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[0][3] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[0][2] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[0][1] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[0][0] in module mem_to_byte is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.988 ; gain = 0.000
4 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.988 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_to_byte' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
WARNING: [Synth 8-7129] Port parallel[2][7] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[2][6] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[2][5] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[2][4] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[2][3] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[2][2] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[2][1] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[2][0] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[1][7] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[1][6] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[1][5] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[1][4] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[1][3] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[1][2] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[1][1] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[1][0] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[0][7] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[0][6] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[0][5] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[0][4] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[0][3] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[0][2] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[0][1] in module mem_to_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port parallel[0][0] in module mem_to_byte is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2408.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2408.988 ; gain = 0.000
refresh_design
ERROR: [Synth 8-2577] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:13]
ERROR: [Synth 8-2577] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:13]
INFO: [Synth 8-8750] module 'mem_to_byte' ignored due to previous errors [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:24]
Failed to read verilog 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.988 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
ERROR: [Synth 8-2577] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
ERROR: [Synth 8-2577] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
INFO: [Synth 8-8750] module 'mem_to_byte' ignored due to previous errors [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:26]
Failed to read verilog 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv'
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.988 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_to_byte' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.988 ; gain = 0.000
refresh_design
ERROR: [Synth 8-35] 'addr' is not a constant [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
INFO: [Synth 8-8750] module 'mem_to_byte' ignored due to previous errors [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:24]
Failed to read verilog 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.988 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_to_byte' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
WARNING: [Synth 8-87] always_comb on 'genblk1[0].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
WARNING: [Synth 8-87] always_comb on 'genblk1[1].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
WARNING: [Synth 8-87] always_comb on 'genblk1[2].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
WARNING: [Synth 8-87] always_comb on 'genblk1[3].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
WARNING: [Synth 8-3917] design mem_to_byte has port data[7] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[6] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[5] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[4] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[3] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[2] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[1] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.988 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_to_byte' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
WARNING: [Synth 8-87] always_comb on 'genblk1[0].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
WARNING: [Synth 8-87] always_comb on 'genblk1[1].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
WARNING: [Synth 8-87] always_comb on 'genblk1[2].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
WARNING: [Synth 8-87] always_comb on 'genblk1[3].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
WARNING: [Synth 8-3917] design mem_to_byte has port data[7] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[6] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[5] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[4] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[3] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[2] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[1] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2408.988 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'mem_to_byte' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
WARNING: [Synth 8-87] always_comb on 'genblk1[0].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:15]
WARNING: [Synth 8-87] always_comb on 'genblk1[1].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:15]
WARNING: [Synth 8-87] always_comb on 'genblk1[2].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:15]
WARNING: [Synth 8-87] always_comb on 'genblk1[3].data_reg' did not result in combinational logic [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:15]
WARNING: [Synth 8-3917] design mem_to_byte has port data[7] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[6] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[5] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[4] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[3] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[2] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[1] driven by constant 0
WARNING: [Synth 8-3917] design mem_to_byte has port data[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2408.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.988 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:15]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:15]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:15]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'mem_to_byte' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.988 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_device' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/DRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/byte_to_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_to_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_with_inc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/master_state_enum.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
WARNING: [VRFC 10-2938] 'job_ok' is already implicitly declared on line 36 [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_fsm
ERROR: [VRFC 10-2989] 'clk' is not declared [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:116]
ERROR: [VRFC 10-2989] 'rst' is not declared [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:117]
ERROR: [VRFC 10-8530] module 'main_fsm' is ignored due to previous errors [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_device' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/DRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/byte_to_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_to_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_with_inc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/master_state_enum.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
WARNING: [VRFC 10-2938] 'job_ok' is already implicitly declared on line 36 [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_device
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'paralell' on this module [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:74]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_device' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/DRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/byte_to_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_to_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_with_inc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/master_state_enum.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
WARNING: [VRFC 10-2938] 'job_ok' is already implicitly declared on line 36 [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_device
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2996] 'paralell_out' is not found for implicit .* port connection [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:127]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_device' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/DRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/byte_to_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_to_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_with_inc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/master_state_enum.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
WARNING: [VRFC 10-2938] 'job_ok' is already implicitly declared on line 36 [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_fsm
ERROR: [VRFC 10-2989] 'paralell_out' is not declared [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:55]
ERROR: [VRFC 10-2989] 'paralell_out' is not declared [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:74]
ERROR: [VRFC 10-2989] 'paralell_out' is not declared [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:81]
ERROR: [VRFC 10-8530] module 'main_fsm' is ignored due to previous errors [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_device' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/DRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/byte_to_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_to_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_with_inc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/master_state_enum.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
WARNING: [VRFC 10-2938] 'job_ok' is already implicitly declared on line 36 [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_fsm
ERROR: [VRFC 10-2989] 'paralell_out' is not declared [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:55]
ERROR: [VRFC 10-2989] 'paralell_out' is not declared [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:74]
ERROR: [VRFC 10-2989] 'paralell_out' is not declared [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:81]
ERROR: [VRFC 10-8530] module 'main_fsm' is ignored due to previous errors [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_device' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/DRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/byte_to_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_to_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_with_inc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/master_state_enum.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
WARNING: [VRFC 10-2938] 'job_ok' is already implicitly declared on line 36 [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_device
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'data' is driven by invalid combination of procedural drivers [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:7]
WARNING: [VRFC 10-2921] 'data' driven by this always_comb block should not be driven by any other process [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_to_byte' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.988 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_device' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/DRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/byte_to_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_to_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_with_inc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/master_state_enum.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
WARNING: [VRFC 10-2938] 'job_ok' is already implicitly declared on line 36 [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_device
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'data' is driven by invalid combination of procedural drivers [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:7]
WARNING: [VRFC 10-2921] 'data' driven by this always_comb block should not be driven by any other process [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_to_byte' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.988 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_device' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/DRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/byte_to_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_to_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_with_inc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/master_state_enum.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
WARNING: [VRFC 10-2938] 'job_ok' is already implicitly declared on line 36 [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_device
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'data' is driven by invalid combination of procedural drivers [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:7]
WARNING: [VRFC 10-2921] 'data' driven by this always_comb block should not be driven by any other process [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mem_to_byte' [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_to_byte' (0#1) [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.988 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2415.242 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2415.242 ; gain = 6.254
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_device' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/DRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/byte_to_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_to_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/counter_with_inc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_with_inc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/master_state_enum.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
WARNING: [VRFC 10-2938] 'job_ok' is already implicitly declared on line 36 [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/device.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/main_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_device
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'data' might have multiple concurrent drivers [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" Line 3. Module TB_device has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_basic.v" Line 10. Module uart_basic(BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000,OVERSAMPLING=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v" Line 10. Module uart_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/data_sync.v" Line 11. Module data_sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_tx.v" Line 10. Module uart_tx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sim_1/new/TB_device.sv" Line 3. Module TB_device has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_basic.v" Line 10. Module uart_basic(BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000,OVERSAMPLING=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_rx.v" Line 10. Module uart_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/data_sync.v" Line 11. Module data_sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_baud_tick_gen.v" Line 11. Module uart_baud_tick_gen(CLK_FREQUENCY=100000000,BAUD_RATE=10000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/imports/sources_1/uart_tx.v" Line 10. Module uart_tx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.master_state_enum
Compiling module xil_defaultlib.uart_baud_tick_gen(CLK_FREQUENCY...
Compiling module xil_defaultlib.data_sync
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_baud_tick_gen(CLK_FREQUENCY...
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_basic(BAUD_RATE=10000000)
Compiling module xil_defaultlib.counter_with_inc(n=2)
Compiling module xil_defaultlib.byte_to_mem_default
Compiling module xil_defaultlib.DRAM_default
Compiling module xil_defaultlib.mem_to_byte_default
Compiling module xil_defaultlib.main_fsm
Compiling module xil_defaultlib.device(BAUD_RATE=10000000)
Compiling module xil_defaultlib.TB_device
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_device_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_device_behav -key {Behavioral:sim_1:Functional:TB_device} -tclbatch {TB_device.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_device.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_device_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2434.152 ; gain = 18.910
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'data' might have multiple concurrent drivers [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:19]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'data' might have multiple concurrent drivers [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:19]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_device_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TB_device'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_device_behav xil_defaultlib.TB_device xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'data' might have multiple concurrent drivers [D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3/Tarea_3.srcs/sources_1/new/mem_to_byte.sv:19]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 28 20:47:22 2022...
