\doxysection{sc\+\_\+core\+::sc\+\_\+interface Class Reference}
\hypertarget{classsc__core_1_1sc__interface}{}\label{classsc__core_1_1sc__interface}\index{sc\_core::sc\_interface@{sc\_core::sc\_interface}}


{\ttfamily \#include $<$sc\+\_\+interface.\+h$>$}



Inherited by \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if$<$ bool $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ 32 $>$ $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__write__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+write\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__write__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+write\+\_\+if$<$ bool $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__write__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+write\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__write__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+write\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$ $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__write__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+write\+\_\+if$<$ typename sc\+\_\+dt\+::sc\+\_\+lv $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__write__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+write\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ 32 $>$ $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__blocking__get__if}{tlm\+::tlm\+\_\+blocking\+\_\+get\+\_\+if$<$ RSP $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__blocking__get__if}{tlm\+::tlm\+\_\+blocking\+\_\+get\+\_\+if$<$ REQ $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__blocking__get__if}{tlm\+::tlm\+\_\+blocking\+\_\+get\+\_\+if$<$ GET\+\_\+\+DATA $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__blocking__peek__if}{tlm\+::tlm\+\_\+blocking\+\_\+peek\+\_\+if$<$ RSP $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__blocking__peek__if}{tlm\+::tlm\+\_\+blocking\+\_\+peek\+\_\+if$<$ REQ $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__blocking__peek__if}{tlm\+::tlm\+\_\+blocking\+\_\+peek\+\_\+if$<$ GET\+\_\+\+DATA $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__blocking__put__if}{tlm\+::tlm\+\_\+blocking\+\_\+put\+\_\+if$<$ REQ $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__blocking__put__if}{tlm\+::tlm\+\_\+blocking\+\_\+put\+\_\+if$<$ RSP $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__blocking__put__if}{tlm\+::tlm\+\_\+blocking\+\_\+put\+\_\+if$<$ PUT\+\_\+\+DATA $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__blocking__transport__if}{tlm\+::tlm\+\_\+blocking\+\_\+transport\+\_\+if$<$ TYPES\+::tlm\+\_\+payload\+\_\+type $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__bw__nonblocking__transport__if}{tlm\+::tlm\+\_\+bw\+\_\+nonblocking\+\_\+transport\+\_\+if$<$ TYPES\+::tlm\+\_\+payload\+\_\+type, TYPES\+::tlm\+\_\+phase\+\_\+type $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__fifo__debug__if}{tlm\+::tlm\+\_\+fifo\+\_\+debug\+\_\+if$<$ REQ $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__fifo__debug__if}{tlm\+::tlm\+\_\+fifo\+\_\+debug\+\_\+if$<$ RSP $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__fw__direct__mem__if}{tlm\+::tlm\+\_\+fw\+\_\+direct\+\_\+mem\+\_\+if$<$ TYPES\+::tlm\+\_\+payload\+\_\+type $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__fw__nonblocking__transport__if}{tlm\+::tlm\+\_\+fw\+\_\+nonblocking\+\_\+transport\+\_\+if$<$ TYPES\+::tlm\+\_\+payload\+\_\+type, TYPES\+::tlm\+\_\+phase\+\_\+type $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__nonblocking__get__if}{tlm\+::tlm\+\_\+nonblocking\+\_\+get\+\_\+if$<$ RSP $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__nonblocking__get__if}{tlm\+::tlm\+\_\+nonblocking\+\_\+get\+\_\+if$<$ REQ $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__nonblocking__get__if}{tlm\+::tlm\+\_\+nonblocking\+\_\+get\+\_\+if$<$ GET\+\_\+\+DATA $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__nonblocking__peek__if}{tlm\+::tlm\+\_\+nonblocking\+\_\+peek\+\_\+if$<$ RSP $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__nonblocking__peek__if}{tlm\+::tlm\+\_\+nonblocking\+\_\+peek\+\_\+if$<$ REQ $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__nonblocking__peek__if}{tlm\+::tlm\+\_\+nonblocking\+\_\+peek\+\_\+if$<$ GET\+\_\+\+DATA $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__nonblocking__put__if}{tlm\+::tlm\+\_\+nonblocking\+\_\+put\+\_\+if$<$ REQ $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__nonblocking__put__if}{tlm\+::tlm\+\_\+nonblocking\+\_\+put\+\_\+if$<$ RSP $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__nonblocking__put__if}{tlm\+::tlm\+\_\+nonblocking\+\_\+put\+\_\+if$<$ PUT\+\_\+\+DATA $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__transport__dbg__if}{tlm\+::tlm\+\_\+transport\+\_\+dbg\+\_\+if$<$ TYPES\+::tlm\+\_\+payload\+\_\+type $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__event__queue__if}{sc\+\_\+core\+::sc\+\_\+event\+\_\+queue\+\_\+if}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__fifo__blocking__in__if}{sc\+\_\+core\+::sc\+\_\+fifo\+\_\+blocking\+\_\+in\+\_\+if$<$ T $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__fifo__blocking__out__if}{sc\+\_\+core\+::sc\+\_\+fifo\+\_\+blocking\+\_\+out\+\_\+if$<$ T $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__fifo__nonblocking__in__if}{sc\+\_\+core\+::sc\+\_\+fifo\+\_\+nonblocking\+\_\+in\+\_\+if$<$ T $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__fifo__nonblocking__out__if}{sc\+\_\+core\+::sc\+\_\+fifo\+\_\+nonblocking\+\_\+out\+\_\+if$<$ T $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__mutex__if}{sc\+\_\+core\+::sc\+\_\+mutex\+\_\+if}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__semaphore__if}{sc\+\_\+core\+::sc\+\_\+semaphore\+\_\+if}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if$<$ T $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if_3_01bool_01_4}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if$<$ bool $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__write__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+write\+\_\+if$<$ T $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__blocking__get__if}{tlm\+::tlm\+\_\+blocking\+\_\+get\+\_\+if$<$ T $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__blocking__peek__if}{tlm\+::tlm\+\_\+blocking\+\_\+peek\+\_\+if$<$ T $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__blocking__put__if}{tlm\+::tlm\+\_\+blocking\+\_\+put\+\_\+if$<$ T $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__blocking__transport__if}{tlm\+::tlm\+\_\+blocking\+\_\+transport\+\_\+if$<$ TRANS $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__bw__direct__mem__if}{tlm\+::tlm\+\_\+bw\+\_\+direct\+\_\+mem\+\_\+if}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__bw__nonblocking__transport__if}{tlm\+::tlm\+\_\+bw\+\_\+nonblocking\+\_\+transport\+\_\+if$<$ TRANS, PHASE $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__delayed__write__if}{tlm\+::tlm\+\_\+delayed\+\_\+write\+\_\+if$<$ T $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__fifo__config__size__if}{tlm\+::tlm\+\_\+fifo\+\_\+config\+\_\+size\+\_\+if}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__fifo__debug__if}{tlm\+::tlm\+\_\+fifo\+\_\+debug\+\_\+if$<$ T $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__fw__direct__mem__if}{tlm\+::tlm\+\_\+fw\+\_\+direct\+\_\+mem\+\_\+if$<$ TRANS $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__fw__nonblocking__transport__if}{tlm\+::tlm\+\_\+fw\+\_\+nonblocking\+\_\+transport\+\_\+if$<$ TRANS, PHASE $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__nonblocking__get__if}{tlm\+::tlm\+\_\+nonblocking\+\_\+get\+\_\+if$<$ T $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__nonblocking__peek__if}{tlm\+::tlm\+\_\+nonblocking\+\_\+peek\+\_\+if$<$ T $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__nonblocking__put__if}{tlm\+::tlm\+\_\+nonblocking\+\_\+put\+\_\+if$<$ T $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__transport__dbg__if}{tlm\+::tlm\+\_\+transport\+\_\+dbg\+\_\+if$<$ TRANS $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, \mbox{\hyperlink{classtlm_1_1tlm__transport__if}{tlm\+::tlm\+\_\+transport\+\_\+if$<$ REQ, RSP $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}, and \mbox{\hyperlink{classtlm_1_1tlm__write__if}{tlm\+::tlm\+\_\+write\+\_\+if$<$ T $>$}}{\ttfamily  \mbox{[}virtual\mbox{]}}.

\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__interface_a7c93074c41900149ab2ac84bd6787ae6}{register\+\_\+port}} (\mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \&\mbox{\hyperlink{class_sysc_add__pv}{port\+\_\+}}, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{if\+\_\+typename\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \& \mbox{\hyperlink{classsc__core_1_1sc__interface_a831ba56976468161cc7967baaead1045}{default\+\_\+event}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__interface_adbe820669c3473b5f6605a842b0b0835}{\texorpdfstring{$\sim$}{\string~}sc\+\_\+interface}} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Protected Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__interface_a683561f63d51dc7665a0d205ecbbdf43}{sc\+\_\+interface}} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__interface_a9e6c230e2a99ceb8afbf7c2260735813}{sc\+\_\+interface}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \&)
\item 
\mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \& \mbox{\hyperlink{classsc__core_1_1sc__interface_ad8f2dfa165c314dcf886727d6eb37697}{operator=}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \&)
\end{DoxyCompactItemize}


\doxysubsection{Constructor \& Destructor Documentation}
\Hypertarget{classsc__core_1_1sc__interface_adbe820669c3473b5f6605a842b0b0835}\label{classsc__core_1_1sc__interface_adbe820669c3473b5f6605a842b0b0835} 
\index{sc\_core::sc\_interface@{sc\_core::sc\_interface}!````~sc\_interface@{\texorpdfstring{$\sim$}{\string~}sc\_interface}}
\index{````~sc\_interface@{\texorpdfstring{$\sim$}{\string~}sc\_interface}!sc\_core::sc\_interface@{sc\_core::sc\_interface}}
\doxysubsubsection{\texorpdfstring{\texorpdfstring{$\sim$}{\string~}sc\_interface()}{\string~sc\_interface()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} sc\+\_\+core\+::sc\+\_\+interface\+::\texorpdfstring{$\sim$}{\string~}sc\+\_\+interface (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}

\Hypertarget{classsc__core_1_1sc__interface_a683561f63d51dc7665a0d205ecbbdf43}\label{classsc__core_1_1sc__interface_a683561f63d51dc7665a0d205ecbbdf43} 
\index{sc\_core::sc\_interface@{sc\_core::sc\_interface}!sc\_interface@{sc\_interface}}
\index{sc\_interface@{sc\_interface}!sc\_core::sc\_interface@{sc\_core::sc\_interface}}
\doxysubsubsection{\texorpdfstring{sc\_interface()}{sc\_interface()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily sc\+\_\+core\+::sc\+\_\+interface\+::sc\+\_\+interface (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\Hypertarget{classsc__core_1_1sc__interface_a9e6c230e2a99ceb8afbf7c2260735813}\label{classsc__core_1_1sc__interface_a9e6c230e2a99ceb8afbf7c2260735813} 
\index{sc\_core::sc\_interface@{sc\_core::sc\_interface}!sc\_interface@{sc\_interface}}
\index{sc\_interface@{sc\_interface}!sc\_core::sc\_interface@{sc\_core::sc\_interface}}
\doxysubsubsection{\texorpdfstring{sc\_interface()}{sc\_interface()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily sc\+\_\+core\+::sc\+\_\+interface\+::sc\+\_\+interface (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \&}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



\doxysubsection{Member Function Documentation}
\Hypertarget{classsc__core_1_1sc__interface_a831ba56976468161cc7967baaead1045}\label{classsc__core_1_1sc__interface_a831ba56976468161cc7967baaead1045} 
\index{sc\_core::sc\_interface@{sc\_core::sc\_interface}!default\_event@{default\_event}}
\index{default\_event@{default\_event}!sc\_core::sc\_interface@{sc\_core::sc\_interface}}
\doxysubsubsection{\texorpdfstring{default\_event()}{default\_event()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \& sc\+\_\+core\+::sc\+\_\+interface\+::default\+\_\+event (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [virtual]}}



Reimplemented in \mbox{\hyperlink{classsc__core_1_1sc__event__queue_a86321d0a2be19b6e3cc073ac7ad2d491}{sc\+\_\+core\+::sc\+\_\+event\+\_\+queue}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__t_a6c184095e8434d668f915793985d4914}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ T, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__t_a6c184095e8434d668f915793985d4914}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ bool, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__t_a6c184095e8434d668f915793985d4914}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ sc\+\_\+dt\+::sc\+\_\+logic, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__t_a6c184095e8434d668f915793985d4914}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ sc\+\_\+dt\+::sc\+\_\+lv, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__t_a6c184095e8434d668f915793985d4914}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ 32 $>$, POL $>$}}, and \mbox{\hyperlink{classsc__core_1_1sc__signal__t_a6c184095e8434d668f915793985d4914}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$, POL $>$}}.

\Hypertarget{classsc__core_1_1sc__interface_ad8f2dfa165c314dcf886727d6eb37697}\label{classsc__core_1_1sc__interface_ad8f2dfa165c314dcf886727d6eb37697} 
\index{sc\_core::sc\_interface@{sc\_core::sc\_interface}!operator=@{operator=}}
\index{operator=@{operator=}!sc\_core::sc\_interface@{sc\_core::sc\_interface}}
\doxysubsubsection{\texorpdfstring{operator=()}{operator=()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \& sc\+\_\+core\+::sc\+\_\+interface\+::operator= (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+interface}} \&}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}

\Hypertarget{classsc__core_1_1sc__interface_a7c93074c41900149ab2ac84bd6787ae6}\label{classsc__core_1_1sc__interface_a7c93074c41900149ab2ac84bd6787ae6} 
\index{sc\_core::sc\_interface@{sc\_core::sc\_interface}!register\_port@{register\_port}}
\index{register\_port@{register\_port}!sc\_core::sc\_interface@{sc\_core::sc\_interface}}
\doxysubsubsection{\texorpdfstring{register\_port()}{register\_port()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} sc\+\_\+core\+::sc\+\_\+interface\+::register\+\_\+port (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \&}]{port\+\_\+,  }\item[{\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}}]{if\+\_\+typename\+\_\+ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Reimplemented in \mbox{\hyperlink{classtlm__utils_1_1callback__binder__fw_a26ea0810a5e47514fa9425c72d09c05f}{tlm\+\_\+utils\+::callback\+\_\+binder\+\_\+fw$<$ TYPES $>$}}, \mbox{\hyperlink{classtlm__utils_1_1callback__binder__fw_a26ea0810a5e47514fa9425c72d09c05f}{tlm\+\_\+utils\+::callback\+\_\+binder\+\_\+fw$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__fifo_aed079a7e354aa665d5428df0c307188d}{sc\+\_\+core\+::sc\+\_\+fifo$<$ T $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__t_acd9eff9b297ea6c088c1f719ee39e2d4}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ T, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__t_acd9eff9b297ea6c088c1f719ee39e2d4}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ bool, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__t_acd9eff9b297ea6c088c1f719ee39e2d4}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ sc\+\_\+dt\+::sc\+\_\+logic, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__t_acd9eff9b297ea6c088c1f719ee39e2d4}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ sc\+\_\+dt\+::sc\+\_\+lv, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__t_acd9eff9b297ea6c088c1f719ee39e2d4}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ 32 $>$, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__t_acd9eff9b297ea6c088c1f719ee39e2d4}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__resolved_ac861d4a662e835f2ea8aaf80341fc044}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+resolved}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__rv_a30a70b7873c0602045f5e493f4cc393f}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+rv$<$ W $>$}}, and \mbox{\hyperlink{classsc__core_1_1sc__clock_a414e9883124060d3909d45246a324302}{sc\+\_\+core\+::sc\+\_\+clock}}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Ressources/\+System\+C/include/sysc/communication/\mbox{\hyperlink{sc__interface_8h}{sc\+\_\+interface.\+h}}\end{DoxyCompactItemize}
