self exe links to: /home/ubuntu/LAB2/apps/BFS_N/bfs.gpu
self exe links to: /home/ubuntu/LAB2/apps/BFS_N/bfs.gpu
10.0


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a4ce3fe_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file gpuwattch_gtx480.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
af1dc9a4a824acc557ee292a621d8abf  /home/ubuntu/LAB2/apps/BFS_N/bfs.gpu
Extracting PTX file and ptxas options    1: bfs.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ubuntu/LAB2/apps/BFS_N/bfs.gpu
Running md5sum using "md5sum /home/ubuntu/LAB2/apps/BFS_N/bfs.gpu "
self exe links to: /home/ubuntu/LAB2/apps/BFS_N/bfs.gpu
Extracting specific PTX file named bfs.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x5be49940ffa6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bfs.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bfs.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bfs.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=10, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=21, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x5be49940fdbf, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709eb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940fdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (bfs.1.sm_30.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (bfs.1.sm_30.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (bfs.1.sm_30.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (bfs.1.sm_30.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (bfs.1.sm_30.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (bfs.1.sm_30.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (bfs.1.sm_30.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
kernel_stream_id = 101037483472128
gpu_sim_cycle = 5423
gpu_sim_insn = 1245360
gpu_ipc =     229.6441
gpu_tot_sim_cycle = 5423
gpu_tot_sim_insn = 1245360
gpu_tot_ipc =     229.6441
gpu_tot_issued_cta = 128
gpu_occupancy = 55.6580% 
gpu_tot_occupancy = 55.6580% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1108
partiton_level_parallism_total  =       0.1108
partiton_level_parallism_util =       1.2141
partiton_level_parallism_util_total  =       1.2141
L2_BW  =       9.5953 GB/Sec
L2_BW_total  =       9.5953 GB/Sec
gpu_total_sim_rate=155670

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22624
	L1I_total_cache_misses = 1353
	L1I_total_cache_miss_rate = 0.0598
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 155, Miss = 51, Miss_rate = 0.329, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[8]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 2107
	L1D_total_cache_misses = 539
	L1D_total_cache_miss_rate = 0.2558
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0335
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13856
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4460
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 465
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21271
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1353
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1307
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4460
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
207, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 
gpgpu_n_tot_thrd_icount = 1316704
gpgpu_n_tot_w_icount = 41147
gpgpu_n_stall_shd_mem = 4460
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15395	W0_Idle:18866	W0_Scoreboard:18232	W1:187	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:20667	WS1:20480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83680 {40:2092,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 7360 {40:184,}
maxmflatency = 364 
max_icnt2mem_latency = 44 
maxmrqlatency = 21 
max_icnt2sh_latency = 16 
averagemflatency = 134 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 7 
mrq_lat_table:9 	2 	0 	9 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2114 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27 	28 	6 	540 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2008 	129 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       582         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1297         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0      2078         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 26/6 = 4.333333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        364         0         0       172       143       141       135       172         0         0         0         0       132         0         0       172
dram[1]:          0         0         0         0       139       136       134       133         0         0       132         0         0         0         0         0
dram[2]:          0       172         0         0       137       259       135       135         0       172         0       172         0       132         0         0
dram[3]:          0         0         0         0       138       138       132       135         0       172       132       132       132         0         0         0
dram[4]:          0         0         0         0       141       142       172       135         0         0         0         0         0         0       172         0
dram[5]:        172         0       172         0       140       142       135       133       172       172         0       172         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7158 n_nop=7137 n_act=4 n_pre=3 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003912
n_activity=208 dram_eff=0.1346
bk0: 14a 7056i bk1: 0a 7155i bk2: 0a 7155i bk3: 0a 7156i bk4: 0a 7156i bk5: 0a 7158i bk6: 0a 7158i bk7: 0a 7158i bk8: 0a 7158i bk9: 0a 7158i bk10: 0a 7158i bk11: 0a 7158i bk12: 0a 7158i bk13: 0a 7160i bk14: 0a 7160i bk15: 0a 7161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003912 
total_CMD = 7158 
util_bw = 28 
Wasted_Col = 57 
Wasted_Row = 36 
Idle = 7037 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7158 
n_nop = 7137 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.000978 
CoL_Bus_Util = 0.001956 
Either_Row_CoL_Bus_Util = 0.002934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0269628
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7158 n_nop=7149 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002235
n_activity=61 dram_eff=0.2623
bk0: 8a 7134i bk1: 0a 7158i bk2: 0a 7158i bk3: 0a 7158i bk4: 0a 7158i bk5: 0a 7158i bk6: 0a 7158i bk7: 0a 7158i bk8: 0a 7158i bk9: 0a 7158i bk10: 0a 7158i bk11: 0a 7158i bk12: 0a 7158i bk13: 0a 7158i bk14: 0a 7158i bk15: 0a 7158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002235 
total_CMD = 7158 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 7124 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7158 
n_nop = 7149 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000140 
CoL_Bus_Util = 0.001118 
Either_Row_CoL_Bus_Util = 0.001257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00628667
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7158 n_nop=7153 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001118
n_activity=40 dram_eff=0.2
bk0: 0a 7158i bk1: 0a 7159i bk2: 0a 7159i bk3: 0a 7159i bk4: 0a 7159i bk5: 4a 7140i bk6: 0a 7157i bk7: 0a 7157i bk8: 0a 7157i bk9: 0a 7157i bk10: 0a 7157i bk11: 0a 7158i bk12: 0a 7158i bk13: 0a 7158i bk14: 0a 7158i bk15: 0a 7158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001118 
total_CMD = 7158 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 7135 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7158 
n_nop = 7153 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000140 
CoL_Bus_Util = 0.000559 
Either_Row_CoL_Bus_Util = 0.000699 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00572786
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7158 n_nop=7158 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7158i bk1: 0a 7158i bk2: 0a 7158i bk3: 0a 7158i bk4: 0a 7158i bk5: 0a 7158i bk6: 0a 7158i bk7: 0a 7158i bk8: 0a 7158i bk9: 0a 7158i bk10: 0a 7158i bk11: 0a 7158i bk12: 0a 7158i bk13: 0a 7158i bk14: 0a 7158i bk15: 0a 7158i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 7158 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7158 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7158 
n_nop = 7158 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7158 n_nop=7158 n_act=0 n_pre=0 n_ref_event=463904 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7158i bk1: 0a 7158i bk2: 0a 7158i bk3: 0a 7158i bk4: 0a 7158i bk5: 0a 7158i bk6: 0a 7158i bk7: 0a 7158i bk8: 0a 7158i bk9: 0a 7158i bk10: 0a 7158i bk11: 0a 7158i bk12: 0a 7158i bk13: 0a 7158i bk14: 0a 7158i bk15: 0a 7158i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7158 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7158 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7158 
n_nop = 7158 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 463904 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7158 n_nop=7158 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7158i bk1: 0a 7158i bk2: 0a 7158i bk3: 0a 7158i bk4: 0a 7158i bk5: 0a 7158i bk6: 0a 7158i bk7: 0a 7158i bk8: 0a 7158i bk9: 0a 7158i bk10: 0a 7158i bk11: 0a 7158i bk12: 0a 7158i bk13: 0a 7158i bk14: 0a 7158i bk15: 0a 7158i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7158 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7158 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7158 
n_nop = 7158 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 330, Miss = 14, Miss_rate = 0.042, Pending_hits = 33, Reservation_fails = 450
L2_cache_bank[1]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 236, Miss = 8, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[3]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 4, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 185, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 170, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 179, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2323
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0112
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 553
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 223
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 36
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2092
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 184
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 223
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 330
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2323
icnt_total_pkts_simt_to_mem=601
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.17031
	minimum = 5
	maximum = 19
Network latency average = 5.17031
	minimum = 5
	maximum = 19
Slowest packet = 14
Flit latency average = 5.17031
	minimum = 5
	maximum = 19
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0199698
	minimum = 0.00663839 (at node 8)
	maximum = 0.0608519 (at node 15)
Accepted packet rate average = 0.0199698
	minimum = 0.00774479 (at node 18)
	maximum = 0.03227 (at node 0)
Injected flit rate average = 0.0199698
	minimum = 0.00663839 (at node 8)
	maximum = 0.0608519 (at node 15)
Accepted flit rate average= 0.0199698
	minimum = 0.00774479 (at node 18)
	maximum = 0.03227 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.17031 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Network latency average = 5.17031 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Flit latency average = 5.17031 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0199698 (1 samples)
	minimum = 0.00663839 (1 samples)
	maximum = 0.0608519 (1 samples)
Accepted packet rate average = 0.0199698 (1 samples)
	minimum = 0.00774479 (1 samples)
	maximum = 0.03227 (1 samples)
Injected flit rate average = 0.0199698 (1 samples)
	minimum = 0.00663839 (1 samples)
	maximum = 0.0608519 (1 samples)
Accepted flit rate average = 0.0199698 (1 samples)
	minimum = 0.00774479 (1 samples)
	maximum = 0.03227 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 155670 (inst/sec)
gpgpu_simulation_rate = 677 (cycle/sec)
gpgpu_silicon_slowdown = 1033973x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709e3c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940ffa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (bfs.1.sm_30.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (bfs.1.sm_30.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (bfs.1.sm_30.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (bfs.1.sm_30.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
kernel_stream_id = 1064
gpu_sim_cycle = 2386
gpu_sim_insn = 1114192
gpu_ipc =     466.9707
gpu_tot_sim_cycle = 7809
gpu_tot_sim_insn = 2359552
gpu_tot_ipc =     302.1580
gpu_tot_issued_cta = 256
gpu_occupancy = 87.1484% 
gpu_tot_occupancy = 68.5886% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2406
partiton_level_parallism_total  =       0.1505
partiton_level_parallism_util =       1.3016
partiton_level_parallism_util_total  =       1.2553
L2_BW  =      20.6538 GB/Sec
L2_BW_total  =      12.9742 GB/Sec
gpu_total_sim_rate=157303

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43144
	L1I_total_cache_misses = 2313
	L1I_total_cache_miss_rate = 0.0536
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5887
L1D_cache:
	L1D_cache_core[0]: Access = 291, Miss = 89, Miss_rate = 0.306, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[1]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[2]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[3]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 280, Miss = 74, Miss_rate = 0.264, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[6]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[7]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[8]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[9]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[10]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[11]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[13]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 1075
	L1D_total_cache_miss_rate = 0.2567
	L1D_total_cache_pending_hits = 3072
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0195
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19560
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5887
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 930
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20520

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5887
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
261, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 147, 136, 136, 136, 136, 54, 54, 54, 54, 54, 65, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 
gpgpu_n_tot_thrd_icount = 2499168
gpgpu_n_tot_w_icount = 78099
gpgpu_n_stall_shd_mem = 4460
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21352	W0_Idle:30986	W0_Scoreboard:28451	W1:275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:39143	WS1:38956	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8280 {8:1035,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 608 {8:76,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165600 {40:4140,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 12160 {40:304,}
maxmflatency = 364 
max_icnt2mem_latency = 44 
maxmrqlatency = 21 
max_icnt2sh_latency = 28 
averagemflatency = 134 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 8 
mrq_lat_table:12 	4 	0 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4194 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	44 	41 	6 	1084 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3614 	455 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       582         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1297         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       304         0         0         0         0      2078         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 34/7 = 4.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        364         0         0       172       143       141       135       172       172       146       134       132       172         0         0       172
dram[1]:          0         0         0         0       172       136       134       172       149       152       172       132         0         0         0         0
dram[2]:          0       172         0         0       137       259       135       135       154       172       133       172         0       132         0         0
dram[3]:          0         0         0         0       138       138       132       135       148       172       172       172       172         0         0         0
dram[4]:          0         0         0         0       141       142       172       135       158       158       132       133         0         0       172         0
dram[5]:        172         0       172         0       140       142       172       133       172       172       134       172         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10307 n_nop=10286 n_act=4 n_pre=3 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002717
n_activity=208 dram_eff=0.1346
bk0: 14a 10205i bk1: 0a 10304i bk2: 0a 10304i bk3: 0a 10305i bk4: 0a 10305i bk5: 0a 10307i bk6: 0a 10307i bk7: 0a 10307i bk8: 0a 10307i bk9: 0a 10307i bk10: 0a 10307i bk11: 0a 10307i bk12: 0a 10307i bk13: 0a 10309i bk14: 0a 10309i bk15: 0a 10310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002717 
total_CMD = 10307 
util_bw = 28 
Wasted_Col = 57 
Wasted_Row = 36 
Idle = 10186 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10307 
n_nop = 10286 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.000679 
CoL_Bus_Util = 0.001358 
Either_Row_CoL_Bus_Util = 0.002037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0187251
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10307 n_nop=10298 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001552
n_activity=61 dram_eff=0.2623
bk0: 8a 10283i bk1: 0a 10307i bk2: 0a 10307i bk3: 0a 10307i bk4: 0a 10307i bk5: 0a 10307i bk6: 0a 10307i bk7: 0a 10307i bk8: 0a 10307i bk9: 0a 10307i bk10: 0a 10307i bk11: 0a 10307i bk12: 0a 10307i bk13: 0a 10307i bk14: 0a 10307i bk15: 0a 10307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001552 
total_CMD = 10307 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 10273 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10307 
n_nop = 10298 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000097 
CoL_Bus_Util = 0.000776 
Either_Row_CoL_Bus_Util = 0.000873 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00436596
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10307 n_nop=10293 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002329
n_activity=101 dram_eff=0.2376
bk0: 8a 10283i bk1: 0a 10307i bk2: 0a 10307i bk3: 0a 10307i bk4: 0a 10307i bk5: 4a 10288i bk6: 0a 10305i bk7: 0a 10305i bk8: 0a 10306i bk9: 0a 10306i bk10: 0a 10307i bk11: 0a 10308i bk12: 0a 10308i bk13: 0a 10308i bk14: 0a 10308i bk15: 0a 10308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002329 
total_CMD = 10307 
util_bw = 24 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 10250 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10307 
n_nop = 10293 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.001164 
Either_Row_CoL_Bus_Util = 0.001358 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00844087
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10307 n_nop=10307 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10307i bk1: 0a 10307i bk2: 0a 10307i bk3: 0a 10307i bk4: 0a 10307i bk5: 0a 10307i bk6: 0a 10307i bk7: 0a 10307i bk8: 0a 10307i bk9: 0a 10307i bk10: 0a 10307i bk11: 0a 10307i bk12: 0a 10307i bk13: 0a 10307i bk14: 0a 10307i bk15: 0a 10307i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 10307 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10307 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10307 
n_nop = 10307 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10307 n_nop=10307 n_act=0 n_pre=0 n_ref_event=463904 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10307i bk1: 0a 10307i bk2: 0a 10307i bk3: 0a 10307i bk4: 0a 10307i bk5: 0a 10307i bk6: 0a 10307i bk7: 0a 10307i bk8: 0a 10307i bk9: 0a 10307i bk10: 0a 10307i bk11: 0a 10307i bk12: 0a 10307i bk13: 0a 10307i bk14: 0a 10307i bk15: 0a 10307i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10307 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10307 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10307 
n_nop = 10307 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 463904 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10307 n_nop=10307 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10307i bk1: 0a 10307i bk2: 0a 10307i bk3: 0a 10307i bk4: 0a 10307i bk5: 0a 10307i bk6: 0a 10307i bk7: 0a 10307i bk8: 0a 10307i bk9: 0a 10307i bk10: 0a 10307i bk11: 0a 10307i bk12: 0a 10307i bk13: 0a 10307i bk14: 0a 10307i bk15: 0a 10307i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10307 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10307 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10307 
n_nop = 10307 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 516, Miss = 14, Miss_rate = 0.027, Pending_hits = 33, Reservation_fails = 450
L2_cache_bank[1]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 415, Miss = 8, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[3]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 464, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 207
L2_cache_bank[5]: Access = 358, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 359, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 356, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 340, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 344, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 343, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 350, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4523
L2_total_cache_misses = 34
L2_total_cache_miss_rate = 0.0075
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 760
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 88
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 207
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 207
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4523
icnt_total_pkts_simt_to_mem=1175
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.14564
	minimum = 5
	maximum = 26
Network latency average = 6.14564
	minimum = 5
	maximum = 26
Slowest packet = 3709
Flit latency average = 6.14564
	minimum = 5
	maximum = 26
Slowest flit = 3709
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0430598
	minimum = 0.0142498 (at node 2)
	maximum = 0.124057 (at node 19)
Accepted packet rate average = 0.0430598
	minimum = 0.0176027 (at node 16)
	maximum = 0.0653814 (at node 6)
Injected flit rate average = 0.0430598
	minimum = 0.0142498 (at node 2)
	maximum = 0.124057 (at node 19)
Accepted flit rate average= 0.0430598
	minimum = 0.0176027 (at node 16)
	maximum = 0.0653814 (at node 6)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.65798 (2 samples)
	minimum = 5 (2 samples)
	maximum = 22.5 (2 samples)
Network latency average = 5.65798 (2 samples)
	minimum = 5 (2 samples)
	maximum = 22.5 (2 samples)
Flit latency average = 5.65798 (2 samples)
	minimum = 5 (2 samples)
	maximum = 22.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0315148 (2 samples)
	minimum = 0.0104441 (2 samples)
	maximum = 0.0924545 (2 samples)
Accepted packet rate average = 0.0315148 (2 samples)
	minimum = 0.0126737 (2 samples)
	maximum = 0.0488257 (2 samples)
Injected flit rate average = 0.0315148 (2 samples)
	minimum = 0.0104441 (2 samples)
	maximum = 0.0924545 (2 samples)
Accepted flit rate average = 0.0315148 (2 samples)
	minimum = 0.0126737 (2 samples)
	maximum = 0.0488257 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 157303 (inst/sec)
gpgpu_simulation_rate = 520 (cycle/sec)
gpgpu_silicon_slowdown = 1346153x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709eb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940fdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
kernel_stream_id = 1209
gpu_sim_cycle = 6129
gpu_sim_insn = 1246360
gpu_ipc =     203.3545
gpu_tot_sim_cycle = 13938
gpu_tot_sim_insn = 3605912
gpu_tot_ipc =     258.7109
gpu_tot_issued_cta = 384
gpu_occupancy = 30.6264% 
gpu_tot_occupancy = 53.2500% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1152
partiton_level_parallism_total  =       0.1350
partiton_level_parallism_util =       1.3098
partiton_level_parallism_util_total  =       1.2753
L2_BW  =       9.1807 GB/Sec
L2_BW_total  =      11.3061 GB/Sec
gpu_total_sim_rate=128782

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66320
	L1I_total_cache_misses = 2320
	L1I_total_cache_miss_rate = 0.0350
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5887
L1D_cache:
	L1D_cache_core[0]: Access = 466, Miss = 144, Miss_rate = 0.309, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[1]: Access = 431, Miss = 118, Miss_rate = 0.274, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[2]: Access = 432, Miss = 108, Miss_rate = 0.250, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[3]: Access = 420, Miss = 107, Miss_rate = 0.255, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[4]: Access = 436, Miss = 111, Miss_rate = 0.255, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[5]: Access = 478, Miss = 136, Miss_rate = 0.285, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[6]: Access = 453, Miss = 123, Miss_rate = 0.272, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[7]: Access = 431, Miss = 118, Miss_rate = 0.274, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[8]: Access = 432, Miss = 108, Miss_rate = 0.250, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[9]: Access = 479, Miss = 131, Miss_rate = 0.273, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[10]: Access = 426, Miss = 113, Miss_rate = 0.265, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[11]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[12]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[13]: Access = 463, Miss = 133, Miss_rate = 0.287, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[14]: Access = 432, Miss = 108, Miss_rate = 0.250, Pending_hits = 324, Reservation_fails = 0
	L1D_total_cache_accesses = 6611
	L1D_total_cache_misses = 1766
	L1D_total_cache_miss_rate = 0.2671
	L1D_total_cache_pending_hits = 4608
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0123
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23169
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2320
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 104
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23176

Total_core_cache_fail_stats:
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
321, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 290, 134, 134, 134, 134, 236, 236, 236, 236, 236, 236, 236, 236, 236, 236, 236, 247, 236, 236, 236, 236, 54, 54, 54, 54, 54, 65, 54, 54, 54, 54, 54, 54, 54, 54, 54, 54, 
gpgpu_n_tot_thrd_icount = 3849824
gpgpu_n_tot_w_icount = 120307
gpgpu_n_stall_shd_mem = 4460
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1630
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27821	W0_Idle:54522	W0_Scoreboard:63952	W1:1523	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
single_issue_nums: WS0:60289	WS1:60018	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13040 {8:1630,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 664 {8:83,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 260800 {40:6520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 13280 {40:332,}
maxmflatency = 364 
max_icnt2mem_latency = 45 
maxmrqlatency = 21 
max_icnt2sh_latency = 28 
averagemflatency = 134 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 7 
mrq_lat_table:27 	4 	0 	57 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6647 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	51 	41 	6 	1783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6085 	468 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       582         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1297         0         0         0         0         0         0      1894      1988         0         0         0         0         0         0         0 
dram[2]:       304         0         0         0         0      2078         0      2694         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1347         0         0      2457         0         0         0      1585         0         0      1760         0      1371         0 
dram[4]:         0         0      2363         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        364         0       172       172       172       141       258       258       172       146       134       172       172       132         0       172
dram[1]:        172         0       172         0       172       172       172       258       258       172       172       262         0       172         0       172
dram[2]:          0       172         0       258       172       259       172       258       172       172       172       172       132       132       172       172
dram[3]:        172       172       260         0       172       258       137       172       172       258       172       258       258         0       259         0
dram[4]:        172       172       258         0       172       142       172       136       172       172       172       133         0       132       172         0
dram[5]:        172       172       172       172       259       142       172       172       172       172       134       172       172       132         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18396 n_nop=18365 n_act=6 n_pre=3 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002392
n_activity=288 dram_eff=0.1528
bk0: 14a 18294i bk1: 0a 18393i bk2: 0a 18393i bk3: 0a 18394i bk4: 0a 18394i bk5: 0a 18398i bk6: 4a 18379i bk7: 4a 18377i bk8: 0a 18394i bk9: 0a 18395i bk10: 0a 18395i bk11: 0a 18396i bk12: 0a 18396i bk13: 0a 18398i bk14: 0a 18398i bk15: 0a 18399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002392 
total_CMD = 18396 
util_bw = 44 
Wasted_Col = 87 
Wasted_Row = 36 
Idle = 18229 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18396 
n_nop = 18365 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000489 
CoL_Bus_Util = 0.001196 
Either_Row_CoL_Bus_Util = 0.001685 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0147858
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18396 n_nop=18372 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002174
n_activity=181 dram_eff=0.221
bk0: 8a 18373i bk1: 0a 18397i bk2: 0a 18397i bk3: 0a 18397i bk4: 0a 18397i bk5: 0a 18397i bk6: 0a 18398i bk7: 4a 18379i bk8: 4a 18377i bk9: 0a 18395i bk10: 0a 18395i bk11: 4a 18376i bk12: 0a 18394i bk13: 0a 18394i bk14: 0a 18394i bk15: 0a 18395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002174 
total_CMD = 18396 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 18293 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18396 
n_nop = 18372 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000217 
CoL_Bus_Util = 0.001087 
Either_Row_CoL_Bus_Util = 0.001305 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00896934
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18396 n_nop=18372 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002174
n_activity=181 dram_eff=0.221
bk0: 8a 18373i bk1: 0a 18397i bk2: 0a 18397i bk3: 4a 18378i bk4: 0a 18395i bk5: 4a 18376i bk6: 0a 18393i bk7: 4a 18375i bk8: 0a 18394i bk9: 0a 18395i bk10: 0a 18396i bk11: 0a 18397i bk12: 0a 18397i bk13: 0a 18397i bk14: 0a 18397i bk15: 0a 18398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002174 
total_CMD = 18396 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 18293 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18396 
n_nop = 18372 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000217 
CoL_Bus_Util = 0.001087 
Either_Row_CoL_Bus_Util = 0.001305 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00896934
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18396 n_nop=18366 n_act=6 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002609
n_activity=231 dram_eff=0.2078
bk0: 0a 18394i bk1: 0a 18396i bk2: 4a 18377i bk3: 0a 18395i bk4: 0a 18396i bk5: 4a 18379i bk6: 0a 18396i bk7: 0a 18398i bk8: 0a 18398i bk9: 4a 18379i bk10: 0a 18396i bk11: 4a 18378i bk12: 4a 18377i bk13: 0a 18394i bk14: 4a 18376i bk15: 0a 18393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002609 
total_CMD = 18396 
util_bw = 48 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 18258 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18396 
n_nop = 18366 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000326 
CoL_Bus_Util = 0.001305 
Either_Row_CoL_Bus_Util = 0.001631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0129376
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18396 n_nop=18391 n_act=1 n_pre=0 n_ref_event=463904 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004349
n_activity=40 dram_eff=0.2
bk0: 0a 18396i bk1: 0a 18397i bk2: 4a 18378i bk3: 0a 18395i bk4: 0a 18395i bk5: 0a 18396i bk6: 0a 18396i bk7: 0a 18396i bk8: 0a 18396i bk9: 0a 18396i bk10: 0a 18396i bk11: 0a 18396i bk12: 0a 18396i bk13: 0a 18396i bk14: 0a 18396i bk15: 0a 18396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000435 
total_CMD = 18396 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 18373 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18396 
n_nop = 18391 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 463904 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000217 
Either_Row_CoL_Bus_Util = 0.000272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00212003
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18396 n_nop=18391 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004349
n_activity=40 dram_eff=0.2
bk0: 0a 18396i bk1: 0a 18397i bk2: 0a 18397i bk3: 0a 18397i bk4: 4a 18378i bk5: 0a 18395i bk6: 0a 18395i bk7: 0a 18395i bk8: 0a 18395i bk9: 0a 18396i bk10: 0a 18396i bk11: 0a 18396i bk12: 0a 18396i bk13: 0a 18396i bk14: 0a 18396i bk15: 0a 18396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000435 
total_CMD = 18396 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 18373 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18396 
n_nop = 18391 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000217 
Either_Row_CoL_Bus_Util = 0.000272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00222875

========= L2 cache stats =========
L2_cache_bank[0]: Access = 722, Miss = 18, Miss_rate = 0.025, Pending_hits = 33, Reservation_fails = 450
L2_cache_bank[1]: Access = 560, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 640, Miss = 12, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[3]: Access = 548, Miss = 8, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 654, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 207
L2_cache_bank[5]: Access = 571, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 562, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 557, Miss = 12, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 574, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 531, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 554, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 562, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7035
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0134
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 760
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 104
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7035
icnt_total_pkts_simt_to_mem=1881
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.02859
	minimum = 5
	maximum = 8
Network latency average = 5.02859
	minimum = 5
	maximum = 8
Slowest packet = 8335
Flit latency average = 5.02859
	minimum = 5
	maximum = 8
Slowest flit = 8335
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0194461
	minimum = 0.00587372 (at node 3)
	maximum = 0.0381791 (at node 23)
Accepted packet rate average = 0.0194461
	minimum = 0.00799478 (at node 24)
	maximum = 0.0360581 (at node 9)
Injected flit rate average = 0.0194461
	minimum = 0.00587372 (at node 3)
	maximum = 0.0381791 (at node 23)
Accepted flit rate average= 0.0194461
	minimum = 0.00799478 (at node 24)
	maximum = 0.0360581 (at node 9)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.44818 (3 samples)
	minimum = 5 (3 samples)
	maximum = 17.6667 (3 samples)
Network latency average = 5.44818 (3 samples)
	minimum = 5 (3 samples)
	maximum = 17.6667 (3 samples)
Flit latency average = 5.44818 (3 samples)
	minimum = 5 (3 samples)
	maximum = 17.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0274919 (3 samples)
	minimum = 0.00892063 (3 samples)
	maximum = 0.0743627 (3 samples)
Accepted packet rate average = 0.0274919 (3 samples)
	minimum = 0.0111141 (3 samples)
	maximum = 0.0445698 (3 samples)
Injected flit rate average = 0.0274919 (3 samples)
	minimum = 0.00892063 (3 samples)
	maximum = 0.0743627 (3 samples)
Accepted flit rate average = 0.0274919 (3 samples)
	minimum = 0.0111141 (3 samples)
	maximum = 0.0445698 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 128782 (inst/sec)
gpgpu_simulation_rate = 497 (cycle/sec)
gpgpu_silicon_slowdown = 1408450x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709e3c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940ffa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
kernel_stream_id = 1792
gpu_sim_cycle = 1941
gpu_sim_insn = 1114592
gpu_ipc =     574.2360
gpu_tot_sim_cycle = 15879
gpu_tot_sim_insn = 4720504
gpu_tot_ipc =     297.2797
gpu_tot_issued_cta = 512
gpu_occupancy = 73.3359% 
gpu_tot_occupancy = 56.5371% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3586
partiton_level_parallism_total  =       0.1623
partiton_level_parallism_util =       1.3436
partiton_level_parallism_util_total  =       1.2930
L2_BW  =      25.7583 GB/Sec
L2_BW_total  =      13.0727 GB/Sec
gpu_total_sim_rate=131125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87030
	L1I_total_cache_misses = 2320
	L1I_total_cache_miss_rate = 0.0267
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5887
L1D_cache:
	L1D_cache_core[0]: Access = 618, Miss = 186, Miss_rate = 0.301, Pending_hits = 372, Reservation_fails = 0
	L1D_cache_core[1]: Access = 583, Miss = 160, Miss_rate = 0.274, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[2]: Access = 580, Miss = 147, Miss_rate = 0.253, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[3]: Access = 560, Miss = 148, Miss_rate = 0.264, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[4]: Access = 588, Miss = 153, Miss_rate = 0.260, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[5]: Access = 622, Miss = 180, Miss_rate = 0.289, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[6]: Access = 593, Miss = 164, Miss_rate = 0.277, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[7]: Access = 583, Miss = 168, Miss_rate = 0.288, Pending_hits = 384, Reservation_fails = 0
	L1D_cache_core[8]: Access = 592, Miss = 156, Miss_rate = 0.264, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[9]: Access = 623, Miss = 175, Miss_rate = 0.281, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[10]: Access = 582, Miss = 167, Miss_rate = 0.287, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[11]: Access = 556, Miss = 145, Miss_rate = 0.261, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[12]: Access = 572, Miss = 149, Miss_rate = 0.260, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[13]: Access = 607, Miss = 169, Miss_rate = 0.278, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[14]: Access = 584, Miss = 150, Miss_rate = 0.257, Pending_hits = 432, Reservation_fails = 0
	L1D_total_cache_accesses = 8843
	L1D_total_cache_misses = 2417
	L1D_total_cache_miss_rate = 0.2733
	L1D_total_cache_pending_hits = 6144
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20710
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20710

Total_core_cache_fail_stats:
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
375, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 344, 188, 188, 188, 188, 290, 290, 290, 290, 290, 290, 290, 290, 301, 290, 290, 301, 301, 290, 290, 290, 108, 108, 108, 108, 108, 119, 108, 108, 108, 108, 108, 108, 108, 108, 108, 108, 
gpgpu_n_tot_thrd_icount = 5045664
gpgpu_n_tot_w_icount = 157677
gpgpu_n_stall_shd_mem = 4460
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2142
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32291	W0_Idle:57844	W0_Scoreboard:70970	W1:2007	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:78930	WS1:78747	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17136 {8:2142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 664 {8:83,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 342720 {40:8568,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 13280 {40:332,}
maxmflatency = 364 
max_icnt2mem_latency = 45 
maxmrqlatency = 21 
max_icnt2sh_latency = 28 
averagemflatency = 134 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 7 
mrq_lat_table:27 	4 	0 	57 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8879 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	51 	41 	6 	2479 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8222 	563 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       582         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1297         0         0         0         0         0         0      1894      1988         0         0         0         0         0         0         0 
dram[2]:       304         0         0         0         0      2078         0      2694         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1347         0         0      2457         0         0         0      1585         0         0      1760         0      1371         0 
dram[4]:         0         0      2363         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        364         0       172       172       172       141       258       258       179       146       172       172       172       174         0       172
dram[1]:        172         0       172         0       172       172       172       258       258       174       172       262         0       172         0       172
dram[2]:          0       172         0       258       172       259       172       258       176       174       172       178       175       172       172       172
dram[3]:        172       172       260         0       172       258       178       172       178       258       172       258       258         0       259         0
dram[4]:        172       172       258         0       172       172       172       172       175       172       172       133         0       172       172         0
dram[5]:        172       172       172       172       259       172       175       172       175       172       175       172       172       172         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20957 n_nop=20926 n_act=6 n_pre=3 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0021
n_activity=288 dram_eff=0.1528
bk0: 14a 20855i bk1: 0a 20954i bk2: 0a 20954i bk3: 0a 20955i bk4: 0a 20955i bk5: 0a 20959i bk6: 4a 20940i bk7: 4a 20938i bk8: 0a 20955i bk9: 0a 20956i bk10: 0a 20956i bk11: 0a 20957i bk12: 0a 20957i bk13: 0a 20959i bk14: 0a 20959i bk15: 0a 20960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002100 
total_CMD = 20957 
util_bw = 44 
Wasted_Col = 87 
Wasted_Row = 36 
Idle = 20790 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20957 
n_nop = 20926 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000429 
CoL_Bus_Util = 0.001050 
Either_Row_CoL_Bus_Util = 0.001479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.012979
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20957 n_nop=20933 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001909
n_activity=181 dram_eff=0.221
bk0: 8a 20934i bk1: 0a 20958i bk2: 0a 20958i bk3: 0a 20958i bk4: 0a 20958i bk5: 0a 20958i bk6: 0a 20959i bk7: 4a 20940i bk8: 4a 20938i bk9: 0a 20956i bk10: 0a 20956i bk11: 4a 20937i bk12: 0a 20955i bk13: 0a 20955i bk14: 0a 20955i bk15: 0a 20956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001909 
total_CMD = 20957 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 20854 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20957 
n_nop = 20933 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000191 
CoL_Bus_Util = 0.000954 
Either_Row_CoL_Bus_Util = 0.001145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00787326
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20957 n_nop=20933 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001909
n_activity=181 dram_eff=0.221
bk0: 8a 20934i bk1: 0a 20958i bk2: 0a 20958i bk3: 4a 20939i bk4: 0a 20956i bk5: 4a 20937i bk6: 0a 20954i bk7: 4a 20936i bk8: 0a 20955i bk9: 0a 20956i bk10: 0a 20957i bk11: 0a 20958i bk12: 0a 20958i bk13: 0a 20958i bk14: 0a 20958i bk15: 0a 20959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001909 
total_CMD = 20957 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 20854 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20957 
n_nop = 20933 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000191 
CoL_Bus_Util = 0.000954 
Either_Row_CoL_Bus_Util = 0.001145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00787326
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20957 n_nop=20927 n_act=6 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00229
n_activity=231 dram_eff=0.2078
bk0: 0a 20955i bk1: 0a 20957i bk2: 4a 20938i bk3: 0a 20956i bk4: 0a 20957i bk5: 4a 20940i bk6: 0a 20957i bk7: 0a 20959i bk8: 0a 20959i bk9: 4a 20940i bk10: 0a 20957i bk11: 4a 20939i bk12: 4a 20938i bk13: 0a 20955i bk14: 4a 20937i bk15: 0a 20954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002290 
total_CMD = 20957 
util_bw = 48 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 20819 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20957 
n_nop = 20927 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000286 
CoL_Bus_Util = 0.001145 
Either_Row_CoL_Bus_Util = 0.001432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0113566
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20957 n_nop=20952 n_act=1 n_pre=0 n_ref_event=463904 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003817
n_activity=40 dram_eff=0.2
bk0: 0a 20957i bk1: 0a 20958i bk2: 4a 20939i bk3: 0a 20956i bk4: 0a 20956i bk5: 0a 20957i bk6: 0a 20957i bk7: 0a 20957i bk8: 0a 20957i bk9: 0a 20957i bk10: 0a 20957i bk11: 0a 20957i bk12: 0a 20957i bk13: 0a 20957i bk14: 0a 20957i bk15: 0a 20957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000382 
total_CMD = 20957 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 20934 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20957 
n_nop = 20952 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 463904 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00186095
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20957 n_nop=20952 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003817
n_activity=40 dram_eff=0.2
bk0: 0a 20957i bk1: 0a 20958i bk2: 0a 20958i bk3: 0a 20958i bk4: 4a 20939i bk5: 0a 20956i bk6: 0a 20956i bk7: 0a 20956i bk8: 0a 20956i bk9: 0a 20957i bk10: 0a 20957i bk11: 0a 20957i bk12: 0a 20957i bk13: 0a 20957i bk14: 0a 20957i bk15: 0a 20957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000382 
total_CMD = 20957 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 20934 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20957 
n_nop = 20952 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00195639

========= L2 cache stats =========
L2_cache_bank[0]: Access = 956, Miss = 18, Miss_rate = 0.019, Pending_hits = 33, Reservation_fails = 450
L2_cache_bank[1]: Access = 738, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 826, Miss = 12, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[3]: Access = 730, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 840, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 207
L2_cache_bank[5]: Access = 751, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 752, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 735, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 754, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 709, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 732, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 744, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9267
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0101
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 760
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 184
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 184
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9267
icnt_total_pkts_simt_to_mem=2577
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05055
	minimum = 5
	maximum = 8
Network latency average = 5.05055
	minimum = 5
	maximum = 8
Slowest packet = 9137
Flit latency average = 5.05055
	minimum = 5
	maximum = 8
Slowest flit = 9137
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0558704
	minimum = 0.0185471 (at node 13)
	maximum = 0.120556 (at node 15)
Accepted packet rate average = 0.0558704
	minimum = 0.0267903 (at node 16)
	maximum = 0.0824317 (at node 8)
Injected flit rate average = 0.0558704
	minimum = 0.0185471 (at node 13)
	maximum = 0.120556 (at node 15)
Accepted flit rate average= 0.0558704
	minimum = 0.0267903 (at node 16)
	maximum = 0.0824317 (at node 8)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.34877 (4 samples)
	minimum = 5 (4 samples)
	maximum = 15.25 (4 samples)
Network latency average = 5.34877 (4 samples)
	minimum = 5 (4 samples)
	maximum = 15.25 (4 samples)
Flit latency average = 5.34877 (4 samples)
	minimum = 5 (4 samples)
	maximum = 15.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0345865 (4 samples)
	minimum = 0.0113273 (4 samples)
	maximum = 0.0859111 (4 samples)
Accepted packet rate average = 0.0345865 (4 samples)
	minimum = 0.0150331 (4 samples)
	maximum = 0.0540353 (4 samples)
Injected flit rate average = 0.0345865 (4 samples)
	minimum = 0.0113273 (4 samples)
	maximum = 0.0859111 (4 samples)
Accepted flit rate average = 0.0345865 (4 samples)
	minimum = 0.0150331 (4 samples)
	maximum = 0.0540353 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 36 sec (36 sec)
gpgpu_simulation_rate = 131125 (inst/sec)
gpgpu_simulation_rate = 441 (cycle/sec)
gpgpu_silicon_slowdown = 1587301x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709eb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940fdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
kernel_stream_id = 1820
gpu_sim_cycle = 9568
gpu_sim_insn = 1252440
gpu_ipc =     130.8988
gpu_tot_sim_cycle = 25447
gpu_tot_sim_insn = 5972944
gpu_tot_ipc =     234.7209
gpu_tot_issued_cta = 640
gpu_occupancy = 17.1649% 
gpu_tot_occupancy = 40.3871% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1718
partiton_level_parallism_total  =       0.1659
partiton_level_parallism_util =       1.1393
partiton_level_parallism_util_total  =       1.2285
L2_BW  =      10.8863 GB/Sec
L2_BW_total  =      12.2506 GB/Sec
gpu_total_sim_rate=99549

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113464
	L1I_total_cache_misses = 2331
	L1I_total_cache_miss_rate = 0.0205
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5887
L1D_cache:
	L1D_cache_core[0]: Access = 919, Miss = 293, Miss_rate = 0.319, Pending_hits = 492, Reservation_fails = 0
	L1D_cache_core[1]: Access = 895, Miss = 268, Miss_rate = 0.299, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[2]: Access = 917, Miss = 270, Miss_rate = 0.294, Pending_hits = 552, Reservation_fails = 0
	L1D_cache_core[3]: Access = 845, Miss = 250, Miss_rate = 0.296, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[4]: Access = 917, Miss = 273, Miss_rate = 0.298, Pending_hits = 552, Reservation_fails = 0
	L1D_cache_core[5]: Access = 918, Miss = 282, Miss_rate = 0.307, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[6]: Access = 992, Miss = 325, Miss_rate = 0.328, Pending_hits = 492, Reservation_fails = 0
	L1D_cache_core[7]: Access = 822, Miss = 256, Miss_rate = 0.311, Pending_hits = 456, Reservation_fails = 0
	L1D_cache_core[8]: Access = 816, Miss = 229, Miss_rate = 0.281, Pending_hits = 540, Reservation_fails = 0
	L1D_cache_core[9]: Access = 875, Miss = 279, Miss_rate = 0.319, Pending_hits = 480, Reservation_fails = 0
	L1D_cache_core[10]: Access = 899, Miss = 275, Miss_rate = 0.306, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[11]: Access = 822, Miss = 254, Miss_rate = 0.309, Pending_hits = 456, Reservation_fails = 0
	L1D_cache_core[12]: Access = 859, Miss = 249, Miss_rate = 0.290, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[13]: Access = 868, Miss = 257, Miss_rate = 0.296, Pending_hits = 516, Reservation_fails = 0
	L1D_cache_core[14]: Access = 840, Miss = 249, Miss_rate = 0.296, Pending_hits = 504, Reservation_fails = 0
	L1D_total_cache_accesses = 13204
	L1D_total_cache_misses = 4009
	L1D_total_cache_miss_rate = 0.3036
	L1D_total_cache_pending_hits = 7680
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 26423
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3719
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 642
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 26434

Total_core_cache_fail_stats:
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
495, 380, 308, 308, 308, 308, 308, 308, 308, 569, 308, 464, 308, 308, 308, 308, 370, 370, 370, 370, 370, 370, 370, 370, 381, 505, 370, 381, 381, 370, 370, 370, 108, 108, 108, 108, 108, 119, 108, 108, 108, 108, 108, 108, 108, 108, 108, 108, 
gpgpu_n_tot_thrd_icount = 6597088
gpgpu_n_tot_w_icount = 206159
gpgpu_n_stall_shd_mem = 4494
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3137
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:39280	W0_Idle:111592	W0_Scoreboard:183397	W1:9353	W2:198	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
single_issue_nums: WS0:102563	WS1:103596	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25096 {8:3137,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 501920 {40:12548,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 364 
max_icnt2mem_latency = 45 
maxmrqlatency = 26 
max_icnt2sh_latency = 28 
averagemflatency = 138 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 7 
mrq_lat_table:124 	27 	2 	175 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13288 	269 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	4116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	12731 	676 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         8         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1775         0      2813         0      3185         0         0      1178         0         0         0      1096      1651         0         0         0 
dram[1]:      1297         0      3519      2824      5413         0      1488      1894      1988         0         0         0         0      2307         0         0 
dram[2]:       304         0      1893      3994      1987      2078         0      2694      1172         0         0         0         0         0      1544      2662 
dram[3]:         0         0      1347         0      4869      2457         0      5331      1172      1585         0         0      1760      2538      1371      1399 
dram[4]:      3371         0      2363         0         0      3113         0         0         0         0         0         0      3666      3678         0         0 
dram[5]:         0      3076      3754      3532      1557      1541         0         0         0         0         0         0      1543         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  8.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  4.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/65 = 6.676923
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        364       172       268       175       268       172       258       268       179       176       172       259       258       174       172       259
dram[1]:        174       258       258       267       267       258       258       258       258       174       172       262       259       268       172       172
dram[2]:        172       259       259       268       259       259       172       268       268       174       172       178       175       172       268       261
dram[3]:        172       172       260       172       258       258       178       259       268       258       173       258       275       267       268       268
dram[4]:        259       266       258       172       172       267       172       172       175       258       172       172       258       268       262       172
dram[5]:        172       270       267       267       267       259       259       174       175       258       258       172       265       172       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33586 n_nop=33482 n_act=17 n_pre=9 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004645
n_activity=831 dram_eff=0.1877
bk0: 18a 33456i bk1: 0a 33585i bk2: 12a 33504i bk3: 0a 33583i bk4: 16a 33494i bk5: 0a 33583i bk6: 4a 33564i bk7: 8a 33534i bk8: 0a 33581i bk9: 0a 33583i bk10: 0a 33586i bk11: 4a 33569i bk12: 8a 33562i bk13: 0a 33590i bk14: 0a 33590i bk15: 8a 33567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004645 
total_CMD = 33586 
util_bw = 156 
Wasted_Col = 263 
Wasted_Row = 108 
Idle = 33059 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33586 
n_nop = 33482 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.000774 
CoL_Bus_Util = 0.002322 
Either_Row_CoL_Bus_Util = 0.003097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0319776
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33586 n_nop=33486 n_act=16 n_pre=4 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004764
n_activity=684 dram_eff=0.2339
bk0: 8a 33564i bk1: 4a 33571i bk2: 4a 33570i bk3: 8a 33537i bk4: 8a 33535i bk5: 12a 33555i bk6: 4a 33564i bk7: 4a 33565i bk8: 8a 33560i bk9: 0a 33585i bk10: 0a 33586i bk11: 4a 33569i bk12: 4a 33568i bk13: 12a 33500i bk14: 0a 33582i bk15: 0a 33586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101485
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004764 
total_CMD = 33586 
util_bw = 160 
Wasted_Col = 223 
Wasted_Row = 40 
Idle = 33163 

BW Util Bottlenecks: 
RCDc_limit = 179 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33586 
n_nop = 33486 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000595 
CoL_Bus_Util = 0.002382 
Either_Row_CoL_Bus_Util = 0.002977 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0244745
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33586 n_nop=33478 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005002
n_activity=827 dram_eff=0.2031
bk0: 8a 33561i bk1: 4a 33567i bk2: 4a 33566i bk3: 12a 33531i bk4: 4a 33565i bk5: 8a 33559i bk6: 0a 33585i bk7: 16a 33475i bk8: 8a 33533i bk9: 0a 33581i bk10: 0a 33583i bk11: 0a 33584i bk12: 0a 33589i bk13: 0a 33593i bk14: 16a 33502i bk15: 4a 33567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821429
Row_Buffer_Locality_read = 0.821429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022312
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005002 
total_CMD = 33586 
util_bw = 168 
Wasted_Col = 261 
Wasted_Row = 84 
Idle = 33073 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33586 
n_nop = 33478 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.000715 
CoL_Bus_Util = 0.002501 
Either_Row_CoL_Bus_Util = 0.003216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0287918
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33586 n_nop=33487 n_act=17 n_pre=6 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004526
n_activity=717 dram_eff=0.212
bk0: 0a 33577i bk1: 0a 33581i bk2: 4a 33563i bk3: 0a 33582i bk4: 4a 33568i bk5: 4a 33570i bk6: 0a 33589i bk7: 4a 33573i bk8: 8a 33541i bk9: 4a 33569i bk10: 0a 33588i bk11: 8a 33565i bk12: 12a 33503i bk13: 12a 33530i bk14: 8a 33533i bk15: 8a 33529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815789
Row_Buffer_Locality_read = 0.815789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065315
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004526 
total_CMD = 33586 
util_bw = 152 
Wasted_Col = 250 
Wasted_Row = 60 
Idle = 33124 

BW Util Bottlenecks: 
RCDc_limit = 200 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33586 
n_nop = 33487 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000685 
CoL_Bus_Util = 0.002263 
Either_Row_CoL_Bus_Util = 0.002948 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0276603
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33586 n_nop=33524 n_act=11 n_pre=3 n_ref_event=463904 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002858
n_activity=447 dram_eff=0.2148
bk0: 4a 33566i bk1: 8a 33558i bk2: 4a 33566i bk3: 0a 33583i bk4: 0a 33583i bk5: 8a 33537i bk6: 0a 33584i bk7: 0a 33585i bk8: 0a 33586i bk9: 4a 33568i bk10: 0a 33589i bk11: 0a 33590i bk12: 4a 33571i bk13: 12a 33508i bk14: 4a 33562i bk15: 0a 33585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854167
Row_Buffer_Locality_read = 0.854167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.068592
Bank_Level_Parallism_Col = 1.069264
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069264 

BW Util details:
bwutil = 0.002858 
total_CMD = 33586 
util_bw = 96 
Wasted_Col = 155 
Wasted_Row = 36 
Idle = 33299 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33586 
n_nop = 33524 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 463904 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000417 
CoL_Bus_Util = 0.001429 
Either_Row_CoL_Bus_Util = 0.001846 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.018996
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33586 n_nop=33502 n_act=13 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004049
n_activity=562 dram_eff=0.242
bk0: 0a 33590i bk1: 8a 33542i bk2: 16a 33529i bk3: 8a 33539i bk4: 8a 33534i bk5: 8a 33555i bk6: 8a 33554i bk7: 0a 33580i bk8: 0a 33583i bk9: 4a 33569i bk10: 4a 33567i bk11: 0a 33585i bk12: 4a 33560i bk13: 0a 33586i bk14: 0a 33587i bk15: 0a 33589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.129794
Bank_Level_Parallism_Col = 1.092783
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092783 

BW Util details:
bwutil = 0.004049 
total_CMD = 33586 
util_bw = 136 
Wasted_Col = 181 
Wasted_Row = 36 
Idle = 33233 

BW Util Bottlenecks: 
RCDc_limit = 145 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33586 
n_nop = 33502 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000506 
CoL_Bus_Util = 0.002025 
Either_Row_CoL_Bus_Util = 0.002501 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.011905 
queue_avg = 0.020604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0206038

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1386, Miss = 58, Miss_rate = 0.042, Pending_hits = 33, Reservation_fails = 450
L2_cache_bank[1]: Access = 1113, Miss = 20, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1256, Miss = 36, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[3]: Access = 1104, Miss = 44, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1234, Miss = 40, Miss_rate = 0.032, Pending_hits = 24, Reservation_fails = 207
L2_cache_bank[5]: Access = 1154, Miss = 44, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1127, Miss = 36, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1150, Miss = 40, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1145, Miss = 16, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1072, Miss = 32, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1062, Miss = 40, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1114, Miss = 28, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13917
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0312
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 760
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 642
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 642
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13917
icnt_total_pkts_simt_to_mem=4221
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03495
	minimum = 5
	maximum = 8
Network latency average = 5.03495
	minimum = 5
	maximum = 8
Slowest packet = 13224
Flit latency average = 5.03495
	minimum = 5
	maximum = 8
Slowest flit = 13224
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0243636
	minimum = 0.00794314 (at node 8)
	maximum = 0.0449415 (at node 15)
Accepted packet rate average = 0.0243636
	minimum = 0.0122283 (at node 25)
	maximum = 0.045464 (at node 6)
Injected flit rate average = 0.0243636
	minimum = 0.00794314 (at node 8)
	maximum = 0.0449415 (at node 15)
Accepted flit rate average= 0.0243636
	minimum = 0.0122283 (at node 25)
	maximum = 0.045464 (at node 6)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.28601 (5 samples)
	minimum = 5 (5 samples)
	maximum = 13.8 (5 samples)
Network latency average = 5.28601 (5 samples)
	minimum = 5 (5 samples)
	maximum = 13.8 (5 samples)
Flit latency average = 5.28601 (5 samples)
	minimum = 5 (5 samples)
	maximum = 13.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.032542 (5 samples)
	minimum = 0.0106504 (5 samples)
	maximum = 0.0777172 (5 samples)
Accepted packet rate average = 0.032542 (5 samples)
	minimum = 0.0144722 (5 samples)
	maximum = 0.052321 (5 samples)
Injected flit rate average = 0.032542 (5 samples)
	minimum = 0.0106504 (5 samples)
	maximum = 0.0777172 (5 samples)
Accepted flit rate average = 0.032542 (5 samples)
	minimum = 0.0144722 (5 samples)
	maximum = 0.052321 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 0 sec (60 sec)
gpgpu_simulation_rate = 99549 (inst/sec)
gpgpu_simulation_rate = 424 (cycle/sec)
gpgpu_silicon_slowdown = 1650943x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709e3c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940ffa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
kernel_stream_id = 101037483454088
gpu_sim_cycle = 2160
gpu_sim_insn = 1117092
gpu_ipc =     517.1722
gpu_tot_sim_cycle = 27607
gpu_tot_sim_insn = 7090036
gpu_tot_ipc =     256.8202
gpu_tot_issued_cta = 768
gpu_occupancy = 64.8454% 
gpu_tot_occupancy = 42.8359% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7333
partiton_level_parallism_total  =       0.2103
partiton_level_parallism_util =       1.5379
partiton_level_parallism_util_total  =       1.2998
L2_BW  =      32.3556 GB/Sec
L2_BW_total  =      13.8236 GB/Sec
gpu_total_sim_rate=99859

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135284
	L1I_total_cache_misses = 2331
	L1I_total_cache_miss_rate = 0.0172
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5887
L1D_cache:
	L1D_cache_core[0]: Access = 1119, Miss = 373, Miss_rate = 0.333, Pending_hits = 600, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1079, Miss = 345, Miss_rate = 0.320, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1133, Miss = 372, Miss_rate = 0.328, Pending_hits = 648, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1073, Miss = 351, Miss_rate = 0.327, Pending_hits = 636, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1157, Miss = 397, Miss_rate = 0.343, Pending_hits = 648, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1126, Miss = 358, Miss_rate = 0.318, Pending_hits = 648, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1192, Miss = 404, Miss_rate = 0.339, Pending_hits = 600, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1022, Miss = 347, Miss_rate = 0.340, Pending_hits = 552, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1008, Miss = 302, Miss_rate = 0.300, Pending_hits = 648, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1079, Miss = 372, Miss_rate = 0.345, Pending_hits = 576, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1095, Miss = 362, Miss_rate = 0.331, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1050, Miss = 360, Miss_rate = 0.343, Pending_hits = 564, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1047, Miss = 327, Miss_rate = 0.312, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1076, Miss = 344, Miss_rate = 0.320, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1068, Miss = 362, Miss_rate = 0.339, Pending_hits = 600, Reservation_fails = 0
	L1D_total_cache_accesses = 16324
	L1D_total_cache_misses = 5376
	L1D_total_cache_miss_rate = 0.3293
	L1D_total_cache_pending_hits = 9216
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0065
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21820
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21820

Total_core_cache_fail_stats:
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
549, 434, 362, 362, 362, 373, 362, 362, 362, 623, 362, 518, 362, 362, 362, 362, 424, 424, 424, 435, 424, 424, 435, 424, 446, 559, 424, 435, 446, 435, 435, 424, 162, 162, 184, 173, 162, 184, 162, 162, 162, 162, 162, 173, 173, 162, 162, 173, 
gpgpu_n_tot_thrd_icount = 7871072
gpgpu_n_tot_w_icount = 245971
gpgpu_n_stall_shd_mem = 4494
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3649
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43893	W0_Idle:116808	W0_Scoreboard:193898	W1:11982	W2:506	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
single_issue_nums: WS0:122513	WS1:123458	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29192 {8:3649,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 583840 {40:14596,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 364 
max_icnt2mem_latency = 46 
maxmrqlatency = 26 
max_icnt2sh_latency = 28 
averagemflatency = 139 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 7 
mrq_lat_table:124 	27 	2 	175 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16408 	269 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	5700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	15592 	935 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         8         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1775         0      2813         0      3185         0         0      1178         0         0         0      1096      1651         0         0         0 
dram[1]:      1297         0      3519      2824      5413         0      1488      1894      1988         0         0         0         0      2307         0         0 
dram[2]:       304         0      1893      3994      1987      2078         0      2694      1172         0         0         0         0         0      1544      2662 
dram[3]:         0         0      1347         0      4869      2457         0      5331      1172      1585         0         0      1760      2538      1371      1399 
dram[4]:      3371         0      2363         0         0      3113         0         0         0         0         0         0      3666      3678         0         0 
dram[5]:         0      3076      3754      3532      1557      1541         0         0         0         0         0         0      1543         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  8.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  4.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/65 = 6.676923
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        364       172       268       175       268       172       258       268       181       176       174       259       258       174       172       259
dram[1]:        174       258       258       267       267       258       258       258       258       176       174       262       259       268       172       172
dram[2]:        172       259       259       268       259       259       175       268       268       174       173       178       176       173       268       261
dram[3]:        172       172       260       172       258       258       178       259       268       258       173       258       275       267       268       268
dram[4]:        259       266       258       172       173       267       176       175       175       258       177       172       258       268       262       172
dram[5]:        172       270       267       267       267       259       259       174       177       258       258       174       265       172       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36436 n_nop=36332 n_act=17 n_pre=9 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004281
n_activity=831 dram_eff=0.1877
bk0: 18a 36306i bk1: 0a 36435i bk2: 12a 36354i bk3: 0a 36433i bk4: 16a 36344i bk5: 0a 36433i bk6: 4a 36414i bk7: 8a 36384i bk8: 0a 36431i bk9: 0a 36433i bk10: 0a 36436i bk11: 4a 36419i bk12: 8a 36412i bk13: 0a 36440i bk14: 0a 36440i bk15: 8a 36417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004281 
total_CMD = 36436 
util_bw = 156 
Wasted_Col = 263 
Wasted_Row = 108 
Idle = 35909 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36436 
n_nop = 36332 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.000714 
CoL_Bus_Util = 0.002141 
Either_Row_CoL_Bus_Util = 0.002854 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0294763
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36436 n_nop=36336 n_act=16 n_pre=4 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004391
n_activity=684 dram_eff=0.2339
bk0: 8a 36414i bk1: 4a 36421i bk2: 4a 36420i bk3: 8a 36387i bk4: 8a 36385i bk5: 12a 36405i bk6: 4a 36414i bk7: 4a 36415i bk8: 8a 36410i bk9: 0a 36435i bk10: 0a 36436i bk11: 4a 36419i bk12: 4a 36418i bk13: 12a 36350i bk14: 0a 36432i bk15: 0a 36436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101485
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004391 
total_CMD = 36436 
util_bw = 160 
Wasted_Col = 223 
Wasted_Row = 40 
Idle = 36013 

BW Util Bottlenecks: 
RCDc_limit = 179 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36436 
n_nop = 36336 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000549 
CoL_Bus_Util = 0.002196 
Either_Row_CoL_Bus_Util = 0.002745 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0225601
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36436 n_nop=36328 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004611
n_activity=827 dram_eff=0.2031
bk0: 8a 36411i bk1: 4a 36417i bk2: 4a 36416i bk3: 12a 36381i bk4: 4a 36415i bk5: 8a 36409i bk6: 0a 36435i bk7: 16a 36325i bk8: 8a 36383i bk9: 0a 36431i bk10: 0a 36433i bk11: 0a 36434i bk12: 0a 36439i bk13: 0a 36443i bk14: 16a 36352i bk15: 4a 36417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821429
Row_Buffer_Locality_read = 0.821429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022312
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004611 
total_CMD = 36436 
util_bw = 168 
Wasted_Col = 261 
Wasted_Row = 84 
Idle = 35923 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36436 
n_nop = 36328 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.000659 
CoL_Bus_Util = 0.002305 
Either_Row_CoL_Bus_Util = 0.002964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0265397
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36436 n_nop=36337 n_act=17 n_pre=6 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004172
n_activity=717 dram_eff=0.212
bk0: 0a 36427i bk1: 0a 36431i bk2: 4a 36413i bk3: 0a 36432i bk4: 4a 36418i bk5: 4a 36420i bk6: 0a 36439i bk7: 4a 36423i bk8: 8a 36391i bk9: 4a 36419i bk10: 0a 36438i bk11: 8a 36415i bk12: 12a 36353i bk13: 12a 36380i bk14: 8a 36383i bk15: 8a 36379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815789
Row_Buffer_Locality_read = 0.815789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065315
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004172 
total_CMD = 36436 
util_bw = 152 
Wasted_Col = 250 
Wasted_Row = 60 
Idle = 35974 

BW Util Bottlenecks: 
RCDc_limit = 200 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36436 
n_nop = 36337 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000631 
CoL_Bus_Util = 0.002086 
Either_Row_CoL_Bus_Util = 0.002717 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0254968
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36436 n_nop=36374 n_act=11 n_pre=3 n_ref_event=463904 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002635
n_activity=447 dram_eff=0.2148
bk0: 4a 36416i bk1: 8a 36408i bk2: 4a 36416i bk3: 0a 36433i bk4: 0a 36433i bk5: 8a 36387i bk6: 0a 36434i bk7: 0a 36435i bk8: 0a 36436i bk9: 4a 36418i bk10: 0a 36439i bk11: 0a 36440i bk12: 4a 36421i bk13: 12a 36358i bk14: 4a 36412i bk15: 0a 36435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854167
Row_Buffer_Locality_read = 0.854167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.068592
Bank_Level_Parallism_Col = 1.069264
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069264 

BW Util details:
bwutil = 0.002635 
total_CMD = 36436 
util_bw = 96 
Wasted_Col = 155 
Wasted_Row = 36 
Idle = 36149 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36436 
n_nop = 36374 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 463904 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000384 
CoL_Bus_Util = 0.001317 
Either_Row_CoL_Bus_Util = 0.001702 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0175102
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36436 n_nop=36352 n_act=13 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003733
n_activity=562 dram_eff=0.242
bk0: 0a 36440i bk1: 8a 36392i bk2: 16a 36379i bk3: 8a 36389i bk4: 8a 36384i bk5: 8a 36405i bk6: 8a 36404i bk7: 0a 36430i bk8: 0a 36433i bk9: 4a 36419i bk10: 4a 36417i bk11: 0a 36435i bk12: 4a 36410i bk13: 0a 36436i bk14: 0a 36437i bk15: 0a 36439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.129794
Bank_Level_Parallism_Col = 1.092783
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092783 

BW Util details:
bwutil = 0.003733 
total_CMD = 36436 
util_bw = 136 
Wasted_Col = 181 
Wasted_Row = 36 
Idle = 36083 

BW Util Bottlenecks: 
RCDc_limit = 145 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36436 
n_nop = 36352 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000467 
CoL_Bus_Util = 0.001866 
Either_Row_CoL_Bus_Util = 0.002305 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.011905 
queue_avg = 0.018992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0189922

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1906, Miss = 58, Miss_rate = 0.030, Pending_hits = 33, Reservation_fails = 450
L2_cache_bank[1]: Access = 1355, Miss = 20, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1489, Miss = 36, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[3]: Access = 1333, Miss = 44, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1484, Miss = 40, Miss_rate = 0.027, Pending_hits = 24, Reservation_fails = 207
L2_cache_bank[5]: Access = 1398, Miss = 44, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1364, Miss = 36, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1375, Miss = 40, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1389, Miss = 16, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1314, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1287, Miss = 40, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1343, Miss = 28, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 17037
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0255
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 760
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1072
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=17037
icnt_total_pkts_simt_to_mem=5805
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.11522
	minimum = 5
	maximum = 10
Network latency average = 5.11522
	minimum = 5
	maximum = 10
Slowest packet = 18377
Flit latency average = 5.11522
	minimum = 5
	maximum = 10
Slowest flit = 18377
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0806584
	minimum = 0.0388889 (at node 8)
	maximum = 0.240741 (at node 15)
Accepted packet rate average = 0.0806584
	minimum = 0.0458333 (at node 22)
	maximum = 0.17963 (at node 15)
Injected flit rate average = 0.0806584
	minimum = 0.0388889 (at node 8)
	maximum = 0.240741 (at node 15)
Accepted flit rate average= 0.0806584
	minimum = 0.0458333 (at node 22)
	maximum = 0.17963 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.25754 (6 samples)
	minimum = 5 (6 samples)
	maximum = 13.1667 (6 samples)
Network latency average = 5.25754 (6 samples)
	minimum = 5 (6 samples)
	maximum = 13.1667 (6 samples)
Flit latency average = 5.25754 (6 samples)
	minimum = 5 (6 samples)
	maximum = 13.1667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0405614 (6 samples)
	minimum = 0.0153568 (6 samples)
	maximum = 0.104888 (6 samples)
Accepted packet rate average = 0.0405614 (6 samples)
	minimum = 0.019699 (6 samples)
	maximum = 0.0735391 (6 samples)
Injected flit rate average = 0.0405614 (6 samples)
	minimum = 0.0153568 (6 samples)
	maximum = 0.104888 (6 samples)
Accepted flit rate average = 0.0405614 (6 samples)
	minimum = 0.019699 (6 samples)
	maximum = 0.0735391 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 11 sec (71 sec)
gpgpu_simulation_rate = 99859 (inst/sec)
gpgpu_simulation_rate = 388 (cycle/sec)
gpgpu_silicon_slowdown = 1804123x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709eb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940fdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
kernel_stream_id = 512
gpu_sim_cycle = 19721
gpu_sim_insn = 1290400
gpu_ipc =      65.4328
gpu_tot_sim_cycle = 47328
gpu_tot_sim_insn = 8380436
gpu_tot_ipc =     177.0714
gpu_tot_issued_cta = 896
gpu_occupancy = 13.0188% 
gpu_tot_occupancy = 28.6444% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3687
partiton_level_parallism_total  =       0.2763
partiton_level_parallism_util =       1.2050
partiton_level_parallism_util_total  =       1.2453
L2_BW  =      19.4979 GB/Sec
L2_BW_total  =      16.1880 GB/Sec
gpu_total_sim_rate=61620

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 180911
	L1I_total_cache_misses = 2331
	L1I_total_cache_miss_rate = 0.0129
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5887
L1D_cache:
	L1D_cache_core[0]: Access = 2179, Miss = 824, Miss_rate = 0.378, Pending_hits = 708, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2171, Miss = 829, Miss_rate = 0.382, Pending_hits = 720, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2093, Miss = 783, Miss_rate = 0.374, Pending_hits = 744, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1926, Miss = 715, Miss_rate = 0.371, Pending_hits = 756, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2058, Miss = 793, Miss_rate = 0.385, Pending_hits = 744, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2412, Miss = 927, Miss_rate = 0.384, Pending_hits = 746, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2144, Miss = 808, Miss_rate = 0.377, Pending_hits = 708, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1989, Miss = 769, Miss_rate = 0.387, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2399, Miss = 921, Miss_rate = 0.384, Pending_hits = 746, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2208, Miss = 840, Miss_rate = 0.380, Pending_hits = 732, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2247, Miss = 881, Miss_rate = 0.392, Pending_hits = 733, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2264, Miss = 898, Miss_rate = 0.397, Pending_hits = 648, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2253, Miss = 847, Miss_rate = 0.376, Pending_hits = 709, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2114, Miss = 798, Miss_rate = 0.377, Pending_hits = 732, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2085, Miss = 789, Miss_rate = 0.378, Pending_hits = 708, Reservation_fails = 0
	L1D_total_cache_accesses = 32542
	L1D_total_cache_misses = 12422
	L1D_total_cache_miss_rate = 0.3817
	L1D_total_cache_pending_hits = 10758
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1542
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 45627
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12244
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3974
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45627

Total_core_cache_fail_stats:
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
680, 723, 682, 869, 807, 651, 442, 661, 514, 838, 442, 598, 442, 442, 442, 535, 806, 524, 638, 535, 524, 524, 775, 524, 546, 659, 638, 535, 546, 535, 712, 524, 162, 162, 184, 173, 162, 184, 162, 162, 162, 162, 162, 173, 173, 162, 162, 173, 
gpgpu_n_tot_thrd_icount = 10604928
gpgpu_n_tot_w_icount = 331404
gpgpu_n_stall_shd_mem = 5173
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6947
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51335	W0_Idle:177124	W0_Scoreboard:586019	W1:53059	W2:3808	W3:105	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
single_issue_nums: WS0:165455	WS1:165949	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 55576 {8:6947,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1111520 {40:27788,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 364 
max_icnt2mem_latency = 46 
maxmrqlatency = 47 
max_icnt2sh_latency = 28 
averagemflatency = 148 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 7 
mrq_lat_table:897 	385 	61 	323 	975 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32328 	1515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	12972 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	31086 	2607 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8        16         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        16        20        12         8        12         0        16         4 
dram[3]:         4        16         4        12        16        12         0        12        12        12        20        16        16        12         8         4 
dram[4]:         8        12        12        20         4         8        20        12         4        12         4         4         8        16         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      5168      6058      5575     11628     13862         0      4179      4443      7534      5437     12993      3604      4339      5321      4325      9400 
dram[1]:      5284     11741      9839     12802      5646     14899      2827      4332      4347      4256         0      7665      4003      4641      5679      5429 
dram[2]:      9784      4801     10228     13937     12842     10261      3272      4338      6028      7328      3543      4394      4412         0      4485      8904 
dram[3]:     10512      5793     11472      6354      5620      8861     11491      5331      7196      4025      3624      3494      4590      2679      4843      8879 
dram[4]:      5330      4907     13750      9665      5715      4598      4403      4090     11022      7358      7730      3299      7440      7478      7936      9712 
dram[5]:      4859      9174      6848      5087     13393      8063         0      2894      8547      7281      6562      5166      7013      4121      5710      4441 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  8.000000  5.333333       inf  9.000000  5.285714  7.000000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  6.400000  6.666667       inf 10.000000  6.000000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000  8.000000  6.222222  8.000000 24.000000  7.000000  6.666667  5.333333       inf  6.285714  4.800000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  7.333333  6.000000  4.000000  6.400000 10.000000 10.000000 11.000000 12.000000  5.714286  8.000000  4.800000  4.000000 
dram[4]:  9.000000 13.333333  8.000000 12.000000  6.000000  5.500000  8.000000  7.428571  6.000000  9.333333  4.000000  4.000000  7.000000  6.857143 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  4.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2647/352 = 7.519886
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        364       271       272       267       269       258       272       270       269       268       268       268       271       267       269       268
dram[1]:        284       267       269       283       275       268       268       270       269       276       259       268       274       268       268       268
dram[2]:        268       269       267       275       267       271       267       268       269       268       268       270       270       258       276       297
dram[3]:        268       269       267       268       273       275       258       272       276       267       268       277       275       269       269       268
dram[4]:        270       272       284       271       270       277       281       268       267       268       272       270       271       289       271       267
dram[5]:        270       270       276       268       268       270       259       268       267       282       270       268       268       268       267       268
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62467 n_nop=61926 n_act=69 n_pre=53 n_ref_event=0 n_req=419 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.01342
n_activity=3712 dram_eff=0.2258
bk0: 50a 62191i bk1: 24a 62345i bk2: 36a 62248i bk3: 16a 62401i bk4: 32a 62250i bk5: 4a 62444i bk6: 36a 62288i bk7: 36a 62191i bk8: 28a 62323i bk9: 20a 62339i bk10: 8a 62408i bk11: 20a 62365i bk12: 32a 62307i bk13: 28a 62368i bk14: 28a 62370i bk15: 20a 62407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854415
Row_Buffer_Locality_read = 0.856459
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.072199
Bank_Level_Parallism_Col = 1.070447
Bank_Level_Parallism_Ready = 1.023866
write_to_read_ratio_blp_rw_average = 0.011168
GrpLevelPara = 1.048683 

BW Util details:
bwutil = 0.013415 
total_CMD = 62467 
util_bw = 838 
Wasted_Col = 1073 
Wasted_Row = 596 
Idle = 59960 

BW Util Bottlenecks: 
RCDc_limit = 782 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 13 
CCDLc_limit = 305 
rwq = 0 
CCDLc_limit_alone = 301 
WTRc_limit_alone = 0 
RTWc_limit_alone = 9 

Commands details: 
total_CMD = 62467 
n_nop = 61926 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 419 
Row_Bus_Util =  0.001953 
CoL_Bus_Util = 0.006708 
Either_Row_CoL_Bus_Util = 0.008661 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.083932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0839323
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62467 n_nop=61921 n_act=61 n_pre=45 n_ref_event=0 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01409
n_activity=3313 dram_eff=0.2656
bk0: 44a 62277i bk1: 40a 62333i bk2: 32a 62304i bk3: 40a 62297i bk4: 56a 62200i bk5: 16a 62398i bk6: 12a 62378i bk7: 24a 62312i bk8: 32a 62305i bk9: 20a 62369i bk10: 16a 62432i bk11: 20a 62382i bk12: 24a 62316i bk13: 32a 62281i bk14: 16a 62398i bk15: 16a 62406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.146114
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.034091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014087 
total_CMD = 62467 
util_bw = 880 
Wasted_Col = 919 
Wasted_Row = 445 
Idle = 60223 

BW Util Bottlenecks: 
RCDc_limit = 661 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 315 
rwq = 0 
CCDLc_limit_alone = 315 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62467 
n_nop = 61921 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 440 
Row_Bus_Util =  0.001697 
CoL_Bus_Util = 0.007044 
Either_Row_CoL_Bus_Util = 0.008741 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.079338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0793379
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62467 n_nop=61885 n_act=67 n_pre=51 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01486
n_activity=3890 dram_eff=0.2386
bk0: 36a 62319i bk1: 32a 62300i bk2: 36a 62321i bk3: 28a 62331i bk4: 20a 62397i bk5: 28a 62302i bk6: 24a 62367i bk7: 56a 62176i bk8: 24a 62365i bk9: 24a 62391i bk10: 28a 62329i bk11: 20a 62371i bk12: 32a 62277i bk13: 8a 62450i bk14: 44a 62242i bk15: 24a 62310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864224
Row_Buffer_Locality_read = 0.864224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.059226
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.015054
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014856 
total_CMD = 62467 
util_bw = 928 
Wasted_Col = 1088 
Wasted_Row = 568 
Idle = 59883 

BW Util Bottlenecks: 
RCDc_limit = 778 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 323 
rwq = 0 
CCDLc_limit_alone = 323 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62467 
n_nop = 61885 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 464 
Row_Bus_Util =  0.001889 
CoL_Bus_Util = 0.007428 
Either_Row_CoL_Bus_Util = 0.009317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.085661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0856612
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62467 n_nop=61867 n_act=68 n_pre=52 n_ref_event=0 n_req=480 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01537
n_activity=3790 dram_eff=0.2533
bk0: 20a 62356i bk1: 44a 62296i bk2: 8a 62408i bk3: 28a 62333i bk4: 44a 62259i bk5: 36a 62272i bk6: 4a 62444i bk7: 32a 62305i bk8: 40a 62297i bk9: 20a 62401i bk10: 44a 62322i bk11: 48a 62268i bk12: 40a 62238i bk13: 32a 62306i bk14: 24a 62314i bk15: 16a 62346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870833
Row_Buffer_Locality_read = 0.870833
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.093914
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.022917
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015368 
total_CMD = 62467 
util_bw = 960 
Wasted_Col = 1078 
Wasted_Row = 543 
Idle = 59886 

BW Util Bottlenecks: 
RCDc_limit = 765 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62467 
n_nop = 61867 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 480 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 480 
Row_Bus_Util =  0.001921 
CoL_Bus_Util = 0.007684 
Either_Row_CoL_Bus_Util = 0.009605 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.087038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.087038
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62467 n_nop=61899 n_act=65 n_pre=49 n_ref_event=463904 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0146
n_activity=3217 dram_eff=0.2835
bk0: 36a 62321i bk1: 40a 62312i bk2: 24a 62365i bk3: 36a 62320i bk4: 12a 62384i bk5: 44a 62174i bk6: 40a 62266i bk7: 52a 62216i bk8: 12a 62402i bk9: 28a 62325i bk10: 8a 62404i bk11: 8a 62399i bk12: 28a 62339i bk13: 48a 62193i bk14: 24a 62351i bk15: 16a 62402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870614
Row_Buffer_Locality_read = 0.870614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224658
Bank_Level_Parallism_Col = 1.203860
Bank_Level_Parallism_Ready = 1.052516
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.186369 

BW Util details:
bwutil = 0.014600 
total_CMD = 62467 
util_bw = 912 
Wasted_Col = 883 
Wasted_Row = 473 
Idle = 60199 

BW Util Bottlenecks: 
RCDc_limit = 652 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62467 
n_nop = 61899 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 463904 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 456 
Row_Bus_Util =  0.001825 
CoL_Bus_Util = 0.007300 
Either_Row_CoL_Bus_Util = 0.009093 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.003521 
queue_avg = 0.098932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0989322
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62467 n_nop=61976 n_act=60 n_pre=44 n_ref_event=0 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01242
n_activity=3124 dram_eff=0.2484
bk0: 32a 62320i bk1: 36a 62260i bk2: 44a 62280i bk3: 44a 62237i bk4: 20a 62364i bk5: 24a 62326i bk6: 20a 62410i bk7: 12a 62369i bk8: 16a 62366i bk9: 20a 62335i bk10: 20a 62353i bk11: 20a 62371i bk12: 12a 62408i bk13: 32a 62339i bk14: 16a 62408i bk15: 20a 62384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865979
Row_Buffer_Locality_read = 0.865979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128409
Bank_Level_Parallism_Col = 1.104153
Bank_Level_Parallism_Ready = 1.025707
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069216 

BW Util details:
bwutil = 0.012423 
total_CMD = 62467 
util_bw = 776 
Wasted_Col = 885 
Wasted_Row = 445 
Idle = 60361 

BW Util Bottlenecks: 
RCDc_limit = 653 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 291 
rwq = 0 
CCDLc_limit_alone = 291 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62467 
n_nop = 61976 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.001665 
CoL_Bus_Util = 0.006211 
Either_Row_CoL_Bus_Util = 0.007860 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.002037 
queue_avg = 0.069028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0690284

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3342, Miss = 250, Miss_rate = 0.075, Pending_hits = 33, Reservation_fails = 450
L2_cache_bank[1]: Access = 2837, Miss = 168, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2993, Miss = 232, Miss_rate = 0.078, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[3]: Access = 2735, Miss = 208, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2971, Miss = 244, Miss_rate = 0.082, Pending_hits = 24, Reservation_fails = 207
L2_cache_bank[5]: Access = 2821, Miss = 220, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2769, Miss = 224, Miss_rate = 0.081, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2837, Miss = 257, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2749, Miss = 184, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2765, Miss = 272, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2635, Miss = 180, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2749, Miss = 209, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 34203
L2_total_cache_misses = 2648
L2_total_cache_miss_rate = 0.0774
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 760
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10980
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3972
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3974
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=34203
icnt_total_pkts_simt_to_mem=13077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.13794
	minimum = 5
	maximum = 12
Network latency average = 5.13794
	minimum = 5
	maximum = 12
Slowest packet = 24433
Flit latency average = 5.13794
	minimum = 5
	maximum = 12
Slowest flit = 24433
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0458958
	minimum = 0.0191167 (at node 3)
	maximum = 0.0762639 (at node 17)
Accepted packet rate average = 0.0458958
	minimum = 0.0295624 (at node 23)
	maximum = 0.0758075 (at node 8)
Injected flit rate average = 0.0458958
	minimum = 0.0191167 (at node 3)
	maximum = 0.0762639 (at node 17)
Accepted flit rate average= 0.0458958
	minimum = 0.0295624 (at node 23)
	maximum = 0.0758075 (at node 8)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.24046 (7 samples)
	minimum = 5 (7 samples)
	maximum = 13 (7 samples)
Network latency average = 5.24046 (7 samples)
	minimum = 5 (7 samples)
	maximum = 13 (7 samples)
Flit latency average = 5.24046 (7 samples)
	minimum = 5 (7 samples)
	maximum = 13 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0413234 (7 samples)
	minimum = 0.015894 (7 samples)
	maximum = 0.100799 (7 samples)
Accepted packet rate average = 0.0413234 (7 samples)
	minimum = 0.0211081 (7 samples)
	maximum = 0.0738632 (7 samples)
Injected flit rate average = 0.0413234 (7 samples)
	minimum = 0.015894 (7 samples)
	maximum = 0.100799 (7 samples)
Accepted flit rate average = 0.0413234 (7 samples)
	minimum = 0.0211081 (7 samples)
	maximum = 0.0738632 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 16 sec (136 sec)
gpgpu_simulation_rate = 61620 (inst/sec)
gpgpu_simulation_rate = 348 (cycle/sec)
gpgpu_silicon_slowdown = 2011494x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709e3c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940ffa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
kernel_stream_id = 1693
gpu_sim_cycle = 2507
gpu_sim_insn = 1132352
gpu_ipc =     451.6761
gpu_tot_sim_cycle = 49835
gpu_tot_sim_insn = 9512788
gpu_tot_ipc =     190.8857
gpu_tot_issued_cta = 1024
gpu_occupancy = 69.7022% 
gpu_tot_occupancy = 31.0527% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1093
partiton_level_parallism_total  =       0.3685
partiton_level_parallism_util =       2.7513
partiton_level_parallism_util_total  =       1.4783
L2_BW  =      60.9723 GB/Sec
L2_BW_total  =      18.4410 GB/Sec
gpu_total_sim_rate=62998

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 207361
	L1I_total_cache_misses = 2331
	L1I_total_cache_miss_rate = 0.0112
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5887
L1D_cache:
	L1D_cache_core[0]: Access = 2599, Miss = 1116, Miss_rate = 0.429, Pending_hits = 804, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2607, Miss = 1137, Miss_rate = 0.436, Pending_hits = 816, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2525, Miss = 1090, Miss_rate = 0.432, Pending_hits = 840, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2426, Miss = 1071, Miss_rate = 0.441, Pending_hits = 864, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2530, Miss = 1122, Miss_rate = 0.443, Pending_hits = 852, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2888, Miss = 1261, Miss_rate = 0.437, Pending_hits = 854, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2584, Miss = 1120, Miss_rate = 0.433, Pending_hits = 804, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2437, Miss = 1075, Miss_rate = 0.441, Pending_hits = 732, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2895, Miss = 1274, Miss_rate = 0.440, Pending_hits = 854, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2660, Miss = 1150, Miss_rate = 0.432, Pending_hits = 840, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2671, Miss = 1179, Miss_rate = 0.441, Pending_hits = 829, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2708, Miss = 1214, Miss_rate = 0.448, Pending_hits = 743, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2733, Miss = 1183, Miss_rate = 0.433, Pending_hits = 817, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2558, Miss = 1115, Miss_rate = 0.436, Pending_hits = 828, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2545, Miss = 1106, Miss_rate = 0.435, Pending_hits = 816, Reservation_fails = 0
	L1D_total_cache_accesses = 39366
	L1D_total_cache_misses = 17213
	L1D_total_cache_miss_rate = 0.4373
	L1D_total_cache_pending_hits = 12293
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0049
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1535
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 26450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4776
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 26450

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
745, 810, 747, 934, 883, 716, 529, 737, 590, 914, 518, 674, 518, 496, 518, 622, 871, 589, 725, 611, 600, 600, 829, 600, 622, 746, 714, 611, 633, 600, 766, 589, 209, 198, 231, 209, 220, 242, 220, 209, 198, 209, 209, 220, 231, 209, 209, 220, 
gpgpu_n_tot_thrd_icount = 12204864
gpgpu_n_tot_w_icount = 381402
gpgpu_n_stall_shd_mem = 5173
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7459
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:56408	W0_Idle:182769	W0_Scoreboard:596721	W1:61034	W2:7625	W3:1128	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
single_issue_nums: WS0:190256	WS1:191146	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 59672 {8:7459,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1193440 {40:29836,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 411 
max_icnt2mem_latency = 249 
maxmrqlatency = 47 
max_icnt2sh_latency = 37 
averagemflatency = 154 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 7 
mrq_lat_table:897 	385 	61 	323 	975 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38443 	2224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	16786 	810 	664 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	35449 	4258 	875 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	100 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8        16         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        16        20        12         8        12         0        16         4 
dram[3]:         4        16         4        12        16        12         0        12        12        12        20        16        16        12         8         4 
dram[4]:         8        12        12        20         4         8        20        12         4        12         4         4         8        16         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      5168      6058      5575     11628     13862         0      4179      4443      7534      5437     12993      3604      4339      5321      4325      9400 
dram[1]:      5284     11741      9839     12802      5646     14899      2827      4332      4347      4256         0      7665      4003      4641      5679      5429 
dram[2]:      9784      4801     10228     13937     12842     10261      3272      4338      6028      7328      3543      4394      4412         0      4485      8904 
dram[3]:     10512      5793     11472      6354      5620      8861     11491      5331      7196      4025      3624      3494      4590      2679      4843      8879 
dram[4]:      5330      4907     13750      9665      5715      4598      4403      4090     11022      7358      7730      3299      7440      7478      7936      9712 
dram[5]:      4859      9174      6848      5087     13393      8063         0      2894      8547      7281      6562      5166      7013      4121      5710      4441 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  8.000000  5.333333       inf  9.000000  5.285714  7.000000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  6.400000  6.666667       inf 10.000000  6.000000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000  8.000000  6.222222  8.000000 24.000000  7.000000  6.666667  5.333333       inf  6.285714  4.800000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  7.333333  6.000000  4.000000  6.400000 10.000000 10.000000 11.000000 12.000000  5.714286  8.000000  4.800000  4.000000 
dram[4]:  9.000000 13.333333  8.000000 12.000000  6.000000  5.500000  8.000000  7.428571  6.000000  9.333333  4.000000  4.000000  7.000000  6.857143 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  4.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2647/352 = 7.519886
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        364       271       272       267       343       258       368       364       411       345       409       368       271       267       269       268
dram[1]:        284       267       269       283       355       287       268       270       333       340       355       309       274       268       268       268
dram[2]:        268       269       267       275       338       336       297       311       371       375       357       339       270       258       276       297
dram[3]:        268       269       267       268       349       294       258       272       355       370       287       347       275       269       269       268
dram[4]:        270       272       284       271       335       369       372       338       337       355       325       334       271       289       271       267
dram[5]:        270       270       276       268       365       308       277       268       365       315       344       344       268       268       267       268
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65775 n_nop=65234 n_act=69 n_pre=53 n_ref_event=0 n_req=419 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.01274
n_activity=3712 dram_eff=0.2258
bk0: 50a 65499i bk1: 24a 65653i bk2: 36a 65556i bk3: 16a 65709i bk4: 32a 65558i bk5: 4a 65752i bk6: 36a 65596i bk7: 36a 65499i bk8: 28a 65631i bk9: 20a 65647i bk10: 8a 65716i bk11: 20a 65673i bk12: 32a 65615i bk13: 28a 65676i bk14: 28a 65678i bk15: 20a 65715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854415
Row_Buffer_Locality_read = 0.856459
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.072199
Bank_Level_Parallism_Col = 1.070447
Bank_Level_Parallism_Ready = 1.023866
write_to_read_ratio_blp_rw_average = 0.011168
GrpLevelPara = 1.048683 

BW Util details:
bwutil = 0.012740 
total_CMD = 65775 
util_bw = 838 
Wasted_Col = 1073 
Wasted_Row = 596 
Idle = 63268 

BW Util Bottlenecks: 
RCDc_limit = 782 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 13 
CCDLc_limit = 305 
rwq = 0 
CCDLc_limit_alone = 301 
WTRc_limit_alone = 0 
RTWc_limit_alone = 9 

Commands details: 
total_CMD = 65775 
n_nop = 65234 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 419 
Row_Bus_Util =  0.001855 
CoL_Bus_Util = 0.006370 
Either_Row_CoL_Bus_Util = 0.008225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.079711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0797111
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65775 n_nop=65229 n_act=61 n_pre=45 n_ref_event=0 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01338
n_activity=3313 dram_eff=0.2656
bk0: 44a 65585i bk1: 40a 65641i bk2: 32a 65612i bk3: 40a 65605i bk4: 56a 65508i bk5: 16a 65706i bk6: 12a 65686i bk7: 24a 65620i bk8: 32a 65613i bk9: 20a 65677i bk10: 16a 65740i bk11: 20a 65690i bk12: 24a 65624i bk13: 32a 65589i bk14: 16a 65706i bk15: 16a 65714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.146114
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.034091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.013379 
total_CMD = 65775 
util_bw = 880 
Wasted_Col = 919 
Wasted_Row = 445 
Idle = 63531 

BW Util Bottlenecks: 
RCDc_limit = 661 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 315 
rwq = 0 
CCDLc_limit_alone = 315 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65775 
n_nop = 65229 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 440 
Row_Bus_Util =  0.001612 
CoL_Bus_Util = 0.006689 
Either_Row_CoL_Bus_Util = 0.008301 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.075348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0753478
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65775 n_nop=65193 n_act=67 n_pre=51 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01411
n_activity=3890 dram_eff=0.2386
bk0: 36a 65627i bk1: 32a 65608i bk2: 36a 65629i bk3: 28a 65639i bk4: 20a 65705i bk5: 28a 65610i bk6: 24a 65675i bk7: 56a 65484i bk8: 24a 65673i bk9: 24a 65699i bk10: 28a 65637i bk11: 20a 65679i bk12: 32a 65585i bk13: 8a 65758i bk14: 44a 65550i bk15: 24a 65618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864224
Row_Buffer_Locality_read = 0.864224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.059226
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.015054
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014109 
total_CMD = 65775 
util_bw = 928 
Wasted_Col = 1088 
Wasted_Row = 568 
Idle = 63191 

BW Util Bottlenecks: 
RCDc_limit = 778 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 323 
rwq = 0 
CCDLc_limit_alone = 323 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65775 
n_nop = 65193 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 464 
Row_Bus_Util =  0.001794 
CoL_Bus_Util = 0.007054 
Either_Row_CoL_Bus_Util = 0.008848 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.081353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0813531
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65775 n_nop=65175 n_act=68 n_pre=52 n_ref_event=0 n_req=480 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0146
n_activity=3790 dram_eff=0.2533
bk0: 20a 65664i bk1: 44a 65604i bk2: 8a 65716i bk3: 28a 65641i bk4: 44a 65567i bk5: 36a 65580i bk6: 4a 65752i bk7: 32a 65613i bk8: 40a 65605i bk9: 20a 65709i bk10: 44a 65630i bk11: 48a 65576i bk12: 40a 65546i bk13: 32a 65614i bk14: 24a 65622i bk15: 16a 65654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870833
Row_Buffer_Locality_read = 0.870833
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.093914
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.022917
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014595 
total_CMD = 65775 
util_bw = 960 
Wasted_Col = 1078 
Wasted_Row = 543 
Idle = 63194 

BW Util Bottlenecks: 
RCDc_limit = 765 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65775 
n_nop = 65175 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 480 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 480 
Row_Bus_Util =  0.001824 
CoL_Bus_Util = 0.007298 
Either_Row_CoL_Bus_Util = 0.009122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.082661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0826606
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65775 n_nop=65207 n_act=65 n_pre=49 n_ref_event=463904 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01387
n_activity=3217 dram_eff=0.2835
bk0: 36a 65629i bk1: 40a 65620i bk2: 24a 65673i bk3: 36a 65628i bk4: 12a 65692i bk5: 44a 65482i bk6: 40a 65574i bk7: 52a 65524i bk8: 12a 65710i bk9: 28a 65633i bk10: 8a 65712i bk11: 8a 65707i bk12: 28a 65647i bk13: 48a 65501i bk14: 24a 65659i bk15: 16a 65710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870614
Row_Buffer_Locality_read = 0.870614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224658
Bank_Level_Parallism_Col = 1.203860
Bank_Level_Parallism_Ready = 1.052516
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.186369 

BW Util details:
bwutil = 0.013865 
total_CMD = 65775 
util_bw = 912 
Wasted_Col = 883 
Wasted_Row = 473 
Idle = 63507 

BW Util Bottlenecks: 
RCDc_limit = 652 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65775 
n_nop = 65207 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 463904 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 456 
Row_Bus_Util =  0.001733 
CoL_Bus_Util = 0.006933 
Either_Row_CoL_Bus_Util = 0.008635 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003521 
queue_avg = 0.093957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0939567
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65775 n_nop=65284 n_act=60 n_pre=44 n_ref_event=0 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0118
n_activity=3124 dram_eff=0.2484
bk0: 32a 65628i bk1: 36a 65568i bk2: 44a 65588i bk3: 44a 65545i bk4: 20a 65672i bk5: 24a 65634i bk6: 20a 65718i bk7: 12a 65677i bk8: 16a 65674i bk9: 20a 65643i bk10: 20a 65661i bk11: 20a 65679i bk12: 12a 65716i bk13: 32a 65647i bk14: 16a 65716i bk15: 20a 65692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865979
Row_Buffer_Locality_read = 0.865979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128409
Bank_Level_Parallism_Col = 1.104153
Bank_Level_Parallism_Ready = 1.025707
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069216 

BW Util details:
bwutil = 0.011798 
total_CMD = 65775 
util_bw = 776 
Wasted_Col = 885 
Wasted_Row = 445 
Idle = 63669 

BW Util Bottlenecks: 
RCDc_limit = 653 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 291 
rwq = 0 
CCDLc_limit_alone = 291 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65775 
n_nop = 65284 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.001581 
CoL_Bus_Util = 0.005899 
Either_Row_CoL_Bus_Util = 0.007465 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.002037 
queue_avg = 0.065557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0655568

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4997, Miss = 250, Miss_rate = 0.050, Pending_hits = 33, Reservation_fails = 450
L2_cache_bank[1]: Access = 3323, Miss = 168, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3470, Miss = 232, Miss_rate = 0.067, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[3]: Access = 3193, Miss = 208, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3465, Miss = 244, Miss_rate = 0.070, Pending_hits = 24, Reservation_fails = 207
L2_cache_bank[5]: Access = 3274, Miss = 220, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3235, Miss = 224, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3306, Miss = 257, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3202, Miss = 184, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3251, Miss = 272, Miss_rate = 0.084, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3104, Miss = 180, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3207, Miss = 209, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 41027
L2_total_cache_misses = 2648
L2_total_cache_miss_rate = 0.0645
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 760
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4776
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=41027
icnt_total_pkts_simt_to_mem=18365
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.7239
	minimum = 5
	maximum = 211
Network latency average = 17.7239
	minimum = 5
	maximum = 211
Slowest packet = 49552
Flit latency average = 17.7239
	minimum = 5
	maximum = 211
Slowest flit = 49552
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.178936
	minimum = 0.129238 (at node 0)
	maximum = 0.660152 (at node 15)
Accepted packet rate average = 0.178936
	minimum = 0.130435 (at node 20)
	maximum = 0.607499 (at node 15)
Injected flit rate average = 0.178936
	minimum = 0.129238 (at node 0)
	maximum = 0.660152 (at node 15)
Accepted flit rate average= 0.178936
	minimum = 0.130435 (at node 20)
	maximum = 0.607499 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.80089 (8 samples)
	minimum = 5 (8 samples)
	maximum = 37.75 (8 samples)
Network latency average = 6.80089 (8 samples)
	minimum = 5 (8 samples)
	maximum = 37.75 (8 samples)
Flit latency average = 6.80089 (8 samples)
	minimum = 5 (8 samples)
	maximum = 37.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.058525 (8 samples)
	minimum = 0.030062 (8 samples)
	maximum = 0.170718 (8 samples)
Accepted packet rate average = 0.058525 (8 samples)
	minimum = 0.0347739 (8 samples)
	maximum = 0.140568 (8 samples)
Injected flit rate average = 0.058525 (8 samples)
	minimum = 0.030062 (8 samples)
	maximum = 0.170718 (8 samples)
Accepted flit rate average = 0.058525 (8 samples)
	minimum = 0.0347739 (8 samples)
	maximum = 0.140568 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 31 sec (151 sec)
gpgpu_simulation_rate = 62998 (inst/sec)
gpgpu_simulation_rate = 330 (cycle/sec)
gpgpu_silicon_slowdown = 2121212x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709eb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940fdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
kernel_stream_id = 1887
gpu_sim_cycle = 32945
gpu_sim_insn = 1510919
gpu_ipc =      45.8619
gpu_tot_sim_cycle = 82780
gpu_tot_sim_insn = 11023707
gpu_tot_ipc =     133.1687
gpu_tot_issued_cta = 1152
gpu_occupancy = 28.1625% 
gpu_tot_occupancy = 29.8386% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.2810
partiton_level_parallism_total  =       0.7317
partiton_level_parallism_util =       1.8859
partiton_level_parallism_util_total  =       1.7404
L2_BW  =      68.8937 GB/Sec
L2_BW_total  =      38.5203 GB/Sec
gpu_total_sim_rate=36623

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 336321
	L1I_total_cache_misses = 2331
	L1I_total_cache_miss_rate = 0.0069
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5887
L1D_cache:
	L1D_cache_core[0]: Access = 8125, Miss = 4005, Miss_rate = 0.493, Pending_hits = 979, Reservation_fails = 88
	L1D_cache_core[1]: Access = 7970, Miss = 4021, Miss_rate = 0.505, Pending_hits = 1029, Reservation_fails = 64
	L1D_cache_core[2]: Access = 8322, Miss = 4201, Miss_rate = 0.505, Pending_hits = 1013, Reservation_fails = 2
	L1D_cache_core[3]: Access = 7744, Miss = 3908, Miss_rate = 0.505, Pending_hits = 1069, Reservation_fails = 109
	L1D_cache_core[4]: Access = 7108, Miss = 3491, Miss_rate = 0.491, Pending_hits = 1003, Reservation_fails = 73
	L1D_cache_core[5]: Access = 7661, Miss = 3741, Miss_rate = 0.488, Pending_hits = 1034, Reservation_fails = 46
	L1D_cache_core[6]: Access = 8132, Miss = 4088, Miss_rate = 0.503, Pending_hits = 1007, Reservation_fails = 22
	L1D_cache_core[7]: Access = 8337, Miss = 4133, Miss_rate = 0.496, Pending_hits = 941, Reservation_fails = 84
	L1D_cache_core[8]: Access = 7813, Miss = 4015, Miss_rate = 0.514, Pending_hits = 1053, Reservation_fails = 82
	L1D_cache_core[9]: Access = 7523, Miss = 3698, Miss_rate = 0.492, Pending_hits = 1007, Reservation_fails = 60
	L1D_cache_core[10]: Access = 7658, Miss = 3961, Miss_rate = 0.517, Pending_hits = 1042, Reservation_fails = 11
	L1D_cache_core[11]: Access = 8106, Miss = 4032, Miss_rate = 0.497, Pending_hits = 935, Reservation_fails = 59
	L1D_cache_core[12]: Access = 8040, Miss = 3892, Miss_rate = 0.484, Pending_hits = 986, Reservation_fails = 91
	L1D_cache_core[13]: Access = 7688, Miss = 3813, Miss_rate = 0.496, Pending_hits = 1009, Reservation_fails = 48
	L1D_cache_core[14]: Access = 7673, Miss = 3829, Miss_rate = 0.499, Pending_hits = 992, Reservation_fails = 98
	L1D_total_cache_accesses = 117900
	L1D_total_cache_misses = 58828
	L1D_total_cache_miss_rate = 0.4990
	L1D_total_cache_pending_hits = 15099
	L1D_total_cache_reservation_fails = 937
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2801
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 128960
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 56040
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22494
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 128960

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 937
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1407, 1285, 1243, 1961, 1264, 1752, 1087, 1128, 1419, 1212, 847, 1618, 1556, 1251, 993, 981, 1128, 1002, 1212, 1023, 1169, 939, 1638, 1034, 1243, 1222, 1262, 1045, 1077, 1064, 1242, 845, 209, 198, 231, 209, 220, 242, 220, 209, 198, 209, 209, 220, 231, 209, 209, 220, 
gpgpu_n_tot_thrd_icount = 20075008
gpgpu_n_tot_w_icount = 627344
gpgpu_n_stall_shd_mem = 19185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27167
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:66915	W0_Idle:215351	W0_Scoreboard:1189380	W1:205866	W2:54474	W3:11704	W4:2319	W5:641	W6:84	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
single_issue_nums: WS0:311430	WS1:315914	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 217336 {8:27167,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4346720 {40:108668,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 500 
max_icnt2mem_latency = 249 
maxmrqlatency = 248 
max_icnt2sh_latency = 77 
averagemflatency = 160 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 10 
mrq_lat_table:5678 	2754 	1183 	1119 	4347 	1218 	483 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	131343 	10650 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	58897 	901 	664 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	77026 	45356 	16088 	3448 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	166 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        24        40        28        32        24        28        28        28        44        36        32        40        24        32 
dram[1]:        40        48        36        60        20        36        24        32        52        48        52        60        32        40        44        28 
dram[2]:        44        40        48        36        36        24        20        28        20        40        40        40        32        40        24        28 
dram[3]:        36        44        44        56        40        31        28        24        52        24        32        32        28        52        36        32 
dram[4]:        60        40        52        29        28        16        28        20        44        44        32        68        40        36        20        32 
dram[5]:        40        48        52        48        28        20        24        16        24        64        40        32        24        32        32        24 
maximum service time to same row:
dram[0]:      7423      7309     10522     11628     13862      4408      6378      6071      7534      6623     12993      7035      6476      6791      7013      9400 
dram[1]:      7342     11741      9839     12802      5646     14899      5295      5564      7010      6795      6818      7665      6604      6402      6731      5849 
dram[2]:      9784      5678     10228     13937     12842     10261      5174      4356      7075      7328      6990      6741      6378      6379      6908      8904 
dram[3]:     10512      7455     11472      7927      5620      8861     11491      5331      7196      9430      7059      6681      6566      6043      6867      8879 
dram[4]:      7193      7602     13750      9665      5715      5943      5422      5356     11022      7358      7730      6725      7440      7478      7936      9712 
dram[5]:      5163      9174      6848      5087     13393      8063      5428      4176      8547      7281      6912      6817      7013      6305      6844      7317 
average row accesses per activate:
dram[0]: 15.333333 20.000000 10.642858 14.529411  8.055555 10.000000 10.352942  6.235294 13.818182 14.181818 22.666666 18.500000 12.333333 11.083333  9.230769 12.571428 
dram[1]: 14.230769 13.928572 11.130435 14.687500  7.636364  7.413793  4.600000  6.833333 13.818182 15.111111 28.799999 21.714285  9.666667 12.071428 11.583333  7.166667 
dram[2]: 13.615385 14.428572 11.777778 11.750000  8.166667  7.965517  8.458333  6.176471 10.500000 23.333334 15.555555 19.500000 11.461538 17.625000  9.368421  9.470589 
dram[3]: 15.300000 20.200001 13.928572 17.846153  6.777778  9.296296  7.571429  6.903226 16.444445 13.333333 17.777779 15.555555 10.466666 12.533334  8.700000 11.272727 
dram[4]: 16.714285 18.666666 18.416666 15.230769 10.333333  5.000000  7.677419  5.600000 21.142857 18.500000 17.714285 21.714285 11.214286 12.928572  8.684211 10.285714 
dram[5]: 14.500000 17.666666 11.571428 14.333333 12.857142  5.655172  8.480000  5.781250 12.666667 21.500000 21.000000 17.500000 10.666667 11.750000  9.944445  8.437500 
average row locality = 16844/1545 = 10.902266
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         1         6         4        10        13        19         0         0         0         0         0         0         0         3 
dram[1]:         0         2         5         1         7        12        17        17         0         0         0         0         1         0         6         5 
dram[2]:         1         2         2         1         6         8        14        16         0         0         0         0         1         0         2         3 
dram[3]:         0         2         2         3         6         7        15        16         0         0         0         0         1         0         4         0 
dram[4]:         2         0         1         1         6        11        21        17         0         0         0         0         1         0         4         3 
dram[5]:         1         0         4         2         5        10        18        12         0         0         0         0         0         0         1         1 
total dram writes = 362
min_bank_accesses = 0!
chip skew: 73/54 = 1.35
average mf latency per bank:
dram[0]:     none      none      107762     23165     32467     16908     17321     12567    none      none      none      none      none      none      none       43080
dram[1]:     none       63643     28288    149178     22526     14512     13812     13504    none      none      none      none      413566    none       16990     19408
dram[2]:     120061     64872     63599    139832     26261     23728     16516     14742    none      none      none      none      414438    none       57252     35002
dram[3]:     none       65131     60884     47769     24007     25845     15248     14534    none      none      none      none      388655    none       27214    none  
dram[4]:      70095    none      135939    119203     24643     15882     11697     13804    none      none      none      none      379830    none       25346     37270
dram[5]:     143645    none       33418     59080     31430     15028     13458     18713    none      none      none      none      none      none      117912    110817
maximum mf latency per bank:
dram[0]:        364       399       346       377       343       358       368       364       411       345       409       368       314       364       296       390
dram[1]:        291       343       343       342       355       385       316       321       333       340       355       321       311       323       299       294
dram[2]:        314       318       367       401       397       386       297       311       371       375       357       399       291       321       367       500
dram[3]:        411       384       440       438       364       361       323       319       355       370       298       347       287       329       336       322
dram[4]:        329       395       375       390       335       403       372       339       337       355       325       353       324       317       335       323
dram[5]:        343       359       353       325       365       391       330       303       365       315       344       344       294       322       422       323
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109262 n_nop=106031 n_act=242 n_pre=226 n_ref_event=0 n_req=2738 n_rd=2682 n_rd_L2_A=0 n_write=0 n_wr_bk=86 bw_util=0.05067
n_activity=15339 dram_eff=0.3609
bk0: 230a 108368i bk1: 180a 108435i bk2: 148a 108395i bk3: 240a 107906i bk4: 140a 108445i bk5: 220a 107816i bk6: 168a 108254i bk7: 192a 107587i bk8: 152a 108580i bk9: 156a 108554i bk10: 136a 108698i bk11: 148a 108660i bk12: 148a 108533i bk13: 132a 108546i bk14: 120a 108779i bk15: 172a 108034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914536
Row_Buffer_Locality_read = 0.925056
Row_Buffer_Locality_write = 0.410714
Bank_Level_Parallism = 1.579201
Bank_Level_Parallism_Col = 1.582575
Bank_Level_Parallism_Ready = 1.333454
write_to_read_ratio_blp_rw_average = 0.103063
GrpLevelPara = 1.383758 

BW Util details:
bwutil = 0.050667 
total_CMD = 109262 
util_bw = 5536 
Wasted_Col = 3906 
Wasted_Row = 1761 
Idle = 98059 

BW Util Bottlenecks: 
RCDc_limit = 2066 
RCDWRc_limit = 187 
WTRc_limit = 135 
RTWc_limit = 590 
CCDLc_limit = 1646 
rwq = 0 
CCDLc_limit_alone = 1553 
WTRc_limit_alone = 135 
RTWc_limit_alone = 497 

Commands details: 
total_CMD = 109262 
n_nop = 106031 
Read = 2682 
Write = 0 
L2_Alloc = 0 
L2_WB = 86 
n_act = 242 
n_pre = 226 
n_ref = 0 
n_req = 2738 
total_req = 2768 

Dual Bus Interface Util: 
issued_total_row = 468 
issued_total_col = 2768 
Row_Bus_Util =  0.004283 
CoL_Bus_Util = 0.025334 
Either_Row_CoL_Bus_Util = 0.029571 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.001548 
queue_avg = 0.415963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.415963
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109262 n_nop=105880 n_act=284 n_pre=268 n_ref_event=0 n_req=2809 n_rd=2732 n_rd_L2_A=0 n_write=0 n_wr_bk=109 bw_util=0.052
n_activity=15934 dram_eff=0.3566
bk0: 184a 108564i bk1: 192a 108337i bk2: 252a 108079i bk3: 232a 108134i bk4: 160a 108243i bk5: 204a 107907i bk6: 168a 107670i bk7: 188a 107699i bk8: 152a 108576i bk9: 136a 108670i bk10: 144a 108795i bk11: 152a 108769i bk12: 144a 108516i bk13: 168a 108541i bk14: 132a 108545i bk15: 124a 108606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901032
Row_Buffer_Locality_read = 0.918741
Row_Buffer_Locality_write = 0.272727
Bank_Level_Parallism = 1.482163
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.171519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052003 
total_CMD = 109262 
util_bw = 5682 
Wasted_Col = 4259 
Wasted_Row = 1931 
Idle = 97390 

BW Util Bottlenecks: 
RCDc_limit = 2177 
RCDWRc_limit = 283 
WTRc_limit = 200 
RTWc_limit = 858 
CCDLc_limit = 1738 
rwq = 0 
CCDLc_limit_alone = 1588 
WTRc_limit_alone = 194 
RTWc_limit_alone = 714 

Commands details: 
total_CMD = 109262 
n_nop = 105880 
Read = 2732 
Write = 0 
L2_Alloc = 0 
L2_WB = 109 
n_act = 284 
n_pre = 268 
n_ref = 0 
n_req = 2809 
total_req = 2841 

Dual Bus Interface Util: 
issued_total_row = 552 
issued_total_col = 2841 
Row_Bus_Util =  0.005052 
CoL_Bus_Util = 0.026002 
Either_Row_CoL_Bus_Util = 0.030953 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.003253 
queue_avg = 0.393696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.393696
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109262 n_nop=105909 n_act=268 n_pre=252 n_ref_event=0 n_req=2815 n_rd=2744 n_rd_L2_A=0 n_write=0 n_wr_bk=95 bw_util=0.05197
n_activity=16185 dram_eff=0.3508
bk0: 176a 108612i bk1: 200a 108429i bk2: 208a 108160i bk3: 232a 107863i bk4: 188a 108075i bk5: 220a 107804i bk6: 188a 107670i bk7: 192a 107457i bk8: 84a 108804i bk9: 140a 108703i bk10: 140a 108590i bk11: 156a 108547i bk12: 148a 108667i bk13: 140a 108615i bk14: 176a 108310i bk15: 156a 108164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906217
Row_Buffer_Locality_read = 0.922012
Row_Buffer_Locality_write = 0.295775
Bank_Level_Parallism = 1.592848
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.264448
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051967 
total_CMD = 109262 
util_bw = 5678 
Wasted_Col = 4151 
Wasted_Row = 2027 
Idle = 97406 

BW Util Bottlenecks: 
RCDc_limit = 2150 
RCDWRc_limit = 242 
WTRc_limit = 136 
RTWc_limit = 774 
CCDLc_limit = 1842 
rwq = 0 
CCDLc_limit_alone = 1670 
WTRc_limit_alone = 126 
RTWc_limit_alone = 612 

Commands details: 
total_CMD = 109262 
n_nop = 105909 
Read = 2744 
Write = 0 
L2_Alloc = 0 
L2_WB = 95 
n_act = 268 
n_pre = 252 
n_ref = 0 
n_req = 2815 
total_req = 2839 

Dual Bus Interface Util: 
issued_total_row = 520 
issued_total_col = 2839 
Row_Bus_Util =  0.004759 
CoL_Bus_Util = 0.025983 
Either_Row_CoL_Bus_Util = 0.030688 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.001789 
queue_avg = 0.528784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.528784
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109262 n_nop=105879 n_act=263 n_pre=247 n_ref_event=0 n_req=2853 n_rd=2788 n_rd_L2_A=0 n_write=0 n_wr_bk=95 bw_util=0.05277
n_activity=15932 dram_eff=0.3619
bk0: 152a 108452i bk1: 200a 108432i bk2: 192a 108183i bk3: 228a 108120i bk4: 176a 107994i bk5: 240a 107960i bk6: 196a 107839i bk7: 200a 107749i bk8: 148a 108674i bk9: 120a 108752i bk10: 160a 108728i bk11: 140a 108764i bk12: 156a 108574i bk13: 188a 108478i bk14: 168a 108329i bk15: 124a 108706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909919
Row_Buffer_Locality_read = 0.922884
Row_Buffer_Locality_write = 0.353846
Bank_Level_Parallism = 1.496693
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.246367
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052772 
total_CMD = 109262 
util_bw = 5766 
Wasted_Col = 4152 
Wasted_Row = 1858 
Idle = 97486 

BW Util Bottlenecks: 
RCDc_limit = 2168 
RCDWRc_limit = 208 
WTRc_limit = 137 
RTWc_limit = 628 
CCDLc_limit = 1744 
rwq = 0 
CCDLc_limit_alone = 1642 
WTRc_limit_alone = 133 
RTWc_limit_alone = 530 

Commands details: 
total_CMD = 109262 
n_nop = 105879 
Read = 2788 
Write = 0 
L2_Alloc = 0 
L2_WB = 95 
n_act = 263 
n_pre = 247 
n_ref = 0 
n_req = 2853 
total_req = 2883 

Dual Bus Interface Util: 
issued_total_row = 510 
issued_total_col = 2883 
Row_Bus_Util =  0.004668 
CoL_Bus_Util = 0.026386 
Either_Row_CoL_Bus_Util = 0.030962 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.002956 
queue_avg = 0.445754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.445754
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109262 n_nop=105892 n_act=265 n_pre=249 n_ref_event=463904 n_req=2832 n_rd=2760 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.05242
n_activity=15379 dram_eff=0.3725
bk0: 232a 108289i bk1: 168a 108555i bk2: 216a 108298i bk3: 196a 108287i bk4: 148a 108394i bk5: 164a 107655i bk6: 220a 107710i bk7: 208a 107629i bk8: 148a 108623i bk9: 148a 108631i bk10: 124a 108647i bk11: 152a 108624i bk12: 156a 108513i bk13: 180a 108368i bk14: 160a 108308i bk15: 140a 108577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908545
Row_Buffer_Locality_read = 0.922464
Row_Buffer_Locality_write = 0.375000
Bank_Level_Parallism = 1.583723
Bank_Level_Parallism_Col = 1.548822
Bank_Level_Parallism_Ready = 1.325452
write_to_read_ratio_blp_rw_average = 0.108860
GrpLevelPara = 1.401194 

BW Util details:
bwutil = 0.052424 
total_CMD = 109262 
util_bw = 5728 
Wasted_Col = 3940 
Wasted_Row = 1828 
Idle = 97766 

BW Util Bottlenecks: 
RCDc_limit = 2006 
RCDWRc_limit = 231 
WTRc_limit = 177 
RTWc_limit = 633 
CCDLc_limit = 1726 
rwq = 0 
CCDLc_limit_alone = 1614 
WTRc_limit_alone = 171 
RTWc_limit_alone = 527 

Commands details: 
total_CMD = 109262 
n_nop = 105892 
Read = 2760 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 265 
n_pre = 249 
n_ref = 463904 
n_req = 2832 
total_req = 2864 

Dual Bus Interface Util: 
issued_total_row = 514 
issued_total_col = 2864 
Row_Bus_Util =  0.004704 
CoL_Bus_Util = 0.026212 
Either_Row_CoL_Bus_Util = 0.030843 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.002374 
queue_avg = 0.410179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.410179
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109262 n_nop=105939 n_act=261 n_pre=245 n_ref_event=0 n_req=2797 n_rd=2728 n_rd_L2_A=0 n_write=0 n_wr_bk=97 bw_util=0.05171
n_activity=15291 dram_eff=0.3695
bk0: 200a 108297i bk1: 212a 108428i bk2: 236a 107972i bk3: 212a 108223i bk4: 176a 108278i bk5: 152a 107935i bk6: 192a 107675i bk7: 172a 107871i bk8: 152a 108516i bk9: 172a 108565i bk10: 168a 108610i bk11: 140a 108689i bk12: 96a 108805i bk13: 140a 108585i bk14: 176a 108179i bk15: 132a 108504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909546
Row_Buffer_Locality_read = 0.924120
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.588678
Bank_Level_Parallism_Col = 1.561488
Bank_Level_Parallism_Ready = 1.279070
write_to_read_ratio_blp_rw_average = 0.132883
GrpLevelPara = 1.398190 

BW Util details:
bwutil = 0.051711 
total_CMD = 109262 
util_bw = 5650 
Wasted_Col = 3949 
Wasted_Row = 1850 
Idle = 97813 

BW Util Bottlenecks: 
RCDc_limit = 2065 
RCDWRc_limit = 209 
WTRc_limit = 118 
RTWc_limit = 769 
CCDLc_limit = 1681 
rwq = 0 
CCDLc_limit_alone = 1518 
WTRc_limit_alone = 113 
RTWc_limit_alone = 611 

Commands details: 
total_CMD = 109262 
n_nop = 105939 
Read = 2728 
Write = 0 
L2_Alloc = 0 
L2_WB = 97 
n_act = 261 
n_pre = 245 
n_ref = 0 
n_req = 2797 
total_req = 2825 

Dual Bus Interface Util: 
issued_total_row = 506 
issued_total_col = 2825 
Row_Bus_Util =  0.004631 
CoL_Bus_Util = 0.025855 
Either_Row_CoL_Bus_Util = 0.030413 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.002407 
queue_avg = 0.420613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.420613

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13196, Miss = 1270, Miss_rate = 0.096, Pending_hits = 33, Reservation_fails = 450
L2_cache_bank[1]: Access = 12119, Miss = 1488, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12112, Miss = 1366, Miss_rate = 0.113, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[3]: Access = 11892, Miss = 1434, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11694, Miss = 1341, Miss_rate = 0.115, Pending_hits = 24, Reservation_fails = 207
L2_cache_bank[5]: Access = 11855, Miss = 1484, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11248, Miss = 1408, Miss_rate = 0.125, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 11657, Miss = 1485, Miss_rate = 0.127, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 11949, Miss = 1445, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 11653, Miss = 1397, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11579, Miss = 1437, Miss_rate = 0.124, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 11399, Miss = 1365, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 142353
L2_total_cache_misses = 16920
L2_total_cache_miss_rate = 0.1189
L2_total_cache_pending_hits = 71
L2_total_cache_reservation_fails = 760
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 65044
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10387
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 221
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 263
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 78832
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22494
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.126
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=142353
icnt_total_pkts_simt_to_mem=60567
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.33268
	minimum = 5
	maximum = 75
Network latency average = 8.33268
	minimum = 5
	maximum = 75
Slowest packet = 100024
Flit latency average = 8.33268
	minimum = 5
	maximum = 75
Slowest flit = 100024
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.161355
	minimum = 0.0730005 (at node 4)
	maximum = 0.26699 (at node 16)
Accepted packet rate average = 0.161355
	minimum = 0.103992 (at node 21)
	maximum = 0.22574 (at node 7)
Injected flit rate average = 0.161355
	minimum = 0.0730005 (at node 4)
	maximum = 0.26699 (at node 16)
Accepted flit rate average= 0.161355
	minimum = 0.103992 (at node 21)
	maximum = 0.22574 (at node 7)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.97109 (9 samples)
	minimum = 5 (9 samples)
	maximum = 41.8889 (9 samples)
Network latency average = 6.97109 (9 samples)
	minimum = 5 (9 samples)
	maximum = 41.8889 (9 samples)
Flit latency average = 6.97109 (9 samples)
	minimum = 5 (9 samples)
	maximum = 41.8889 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0699506 (9 samples)
	minimum = 0.0348329 (9 samples)
	maximum = 0.181415 (9 samples)
Accepted packet rate average = 0.0699506 (9 samples)
	minimum = 0.0424648 (9 samples)
	maximum = 0.150031 (9 samples)
Injected flit rate average = 0.0699506 (9 samples)
	minimum = 0.0348329 (9 samples)
	maximum = 0.181415 (9 samples)
Accepted flit rate average = 0.0699506 (9 samples)
	minimum = 0.0424648 (9 samples)
	maximum = 0.150031 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 1 sec (301 sec)
gpgpu_simulation_rate = 36623 (inst/sec)
gpgpu_simulation_rate = 275 (cycle/sec)
gpgpu_silicon_slowdown = 2545454x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709e3c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940ffa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
kernel_stream_id = 1892
gpu_sim_cycle = 3471
gpu_sim_insn = 1211812
gpu_ipc =     349.1248
gpu_tot_sim_cycle = 86251
gpu_tot_sim_insn = 12235519
gpu_tot_ipc =     141.8595
gpu_tot_issued_cta = 1280
gpu_occupancy = 81.8571% 
gpu_tot_occupancy = 32.1940% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4869
partiton_level_parallism_total  =       0.8023
partiton_level_parallism_util =       3.0035
partiton_level_parallism_util_total  =       1.8367
L2_BW  =      65.6189 GB/Sec
L2_BW_total  =      39.6108 GB/Sec
gpu_total_sim_rate=37880

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 366951
	L1I_total_cache_misses = 2331
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5887
L1D_cache:
	L1D_cache_core[0]: Access = 8845, Miss = 4581, Miss_rate = 0.518, Pending_hits = 1086, Reservation_fails = 101
	L1D_cache_core[1]: Access = 8602, Miss = 4525, Miss_rate = 0.526, Pending_hits = 1124, Reservation_fails = 216
	L1D_cache_core[2]: Access = 8958, Miss = 4709, Miss_rate = 0.526, Pending_hits = 1107, Reservation_fails = 2
	L1D_cache_core[3]: Access = 8460, Miss = 4480, Miss_rate = 0.530, Pending_hits = 1174, Reservation_fails = 129
	L1D_cache_core[4]: Access = 7736, Miss = 3991, Miss_rate = 0.516, Pending_hits = 1098, Reservation_fails = 73
	L1D_cache_core[5]: Access = 8381, Miss = 4317, Miss_rate = 0.515, Pending_hits = 1140, Reservation_fails = 92
	L1D_cache_core[6]: Access = 8840, Miss = 4652, Miss_rate = 0.526, Pending_hits = 1115, Reservation_fails = 27
	L1D_cache_core[7]: Access = 8977, Miss = 4645, Miss_rate = 0.517, Pending_hits = 1036, Reservation_fails = 245
	L1D_cache_core[8]: Access = 8521, Miss = 4579, Miss_rate = 0.537, Pending_hits = 1160, Reservation_fails = 82
	L1D_cache_core[9]: Access = 8163, Miss = 4210, Miss_rate = 0.516, Pending_hits = 1102, Reservation_fails = 146
	L1D_cache_core[10]: Access = 8298, Miss = 4473, Miss_rate = 0.539, Pending_hits = 1136, Reservation_fails = 11
	L1D_cache_core[11]: Access = 8822, Miss = 4604, Miss_rate = 0.522, Pending_hits = 1041, Reservation_fails = 191
	L1D_cache_core[12]: Access = 8752, Miss = 4460, Miss_rate = 0.510, Pending_hits = 1092, Reservation_fails = 138
	L1D_cache_core[13]: Access = 8328, Miss = 4325, Miss_rate = 0.519, Pending_hits = 1104, Reservation_fails = 211
	L1D_cache_core[14]: Access = 8385, Miss = 4397, Miss_rate = 0.524, Pending_hits = 1099, Reservation_fails = 102
	L1D_total_cache_accesses = 128068
	L1D_total_cache_misses = 66948
	L1D_total_cache_miss_rate = 0.5228
	L1D_total_cache_pending_hits = 16614
	L1D_total_cache_reservation_fails = 1766
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1515
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30630
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30630

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 303
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 526
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1494, 1372, 1330, 2048, 1351, 1839, 1174, 1215, 1506, 1299, 934, 1705, 1643, 1338, 1080, 1068, 1215, 1089, 1299, 1110, 1256, 1026, 1725, 1121, 1330, 1309, 1349, 1132, 1164, 1151, 1329, 932, 296, 285, 318, 296, 307, 329, 307, 296, 285, 296, 296, 307, 318, 296, 296, 307, 
gpgpu_n_tot_thrd_icount = 21969216
gpgpu_n_tot_w_icount = 686538
gpgpu_n_stall_shd_mem = 19185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27679
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:72300	W0_Idle:223177	W0_Scoreboard:1216545	W1:206592	W2:56553	W3:14938	W4:6785	W5:5063	W6:3065	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
single_issue_nums: WS0:341027	WS1:345511	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 221432 {8:27679,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4428640 {40:110716,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 645 
max_icnt2mem_latency = 475 
maxmrqlatency = 248 
max_icnt2sh_latency = 77 
averagemflatency = 166 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 10 
mrq_lat_table:5685 	2754 	1183 	1119 	4347 	1218 	483 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	137620 	14090 	451 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	61882 	2863 	2726 	1623 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	83197 	47848 	16826 	4000 	290 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	170 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        24        40        28        32        24        28        28        28        44        36        32        40        24        32 
dram[1]:        40        48        36        60        20        36        24        32        52        48        52        60        32        40        44        28 
dram[2]:        44        40        48        36        36        24        20        28        20        40        40        40        32        40        24        28 
dram[3]:        36        44        44        56        40        31        28        24        52        24        32        32        28        52        36        32 
dram[4]:        60        40        52        29        28        16        28        20        44        44        32        68        40        36        20        32 
dram[5]:        40        48        52        48        28        20        24        16        24        64        40        32        24        32        32        24 
maximum service time to same row:
dram[0]:      7423      7309     10522     11628     13862      4408      6378      6071      7534      6623     12993      7035      6476      6791      7013      9400 
dram[1]:      7342     11741      9839     12802      5646     14899      5295      5564      7010      6795      6818      7665      6604      6402      6731      5849 
dram[2]:      9784      5678     10228     13937     12842     10261      5174      4356      7075      7328      6990      6741      6378      6379      6908      8904 
dram[3]:     10512      7455     11472      7927      5620      8861     11491      5331      7196      9430      7059      6681      6566      6043      6867      8879 
dram[4]:      7193      7602     13750      9665      5715      5943      5422      5356     11022      7358      7730      6725      7440      7478      7936      9712 
dram[5]:      5163      9174      6848      5087     13393      8063      5428      4176      8547      7281      6912      6817      7013      6305      6844      7317 
average row accesses per activate:
dram[0]: 14.437500 20.000000 10.642858 14.529411  8.055555 10.000000 10.352942  6.235294 13.818182 14.181818 22.666666 18.500000 12.333333 11.083333  9.230769 12.571428 
dram[1]: 13.285714 13.928572 11.130435 14.687500  7.636364  7.413793  4.600000  6.833333 13.818182 15.111111 28.799999 21.714285  9.666667 12.071428 11.583333  7.166667 
dram[2]: 13.615385 14.428572 11.777778 11.750000  8.166667  7.965517  8.458333  6.176471 10.500000 23.333334 15.555555 19.500000 11.461538 17.625000  9.368421  9.470589 
dram[3]: 15.300000 20.200001 13.928572 17.846153  6.777778  9.296296  7.571429  6.903226 16.444445 13.333333 17.777779 15.555555  9.875000 12.533334  8.750000 11.272727 
dram[4]: 16.714285 17.000000 18.416666 15.230769 10.333333  5.000000  7.468750  5.600000 21.142857 18.500000 17.714285 21.714285 11.214286 12.928572  8.684211 10.285714 
dram[5]: 14.500000 17.666666 11.571428 14.333333 12.857142  5.655172  8.480000  5.781250 12.666667 21.500000 21.000000 17.500000 10.666667 11.750000  9.944445  8.437500 
average row locality = 16851/1550 = 10.871613
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         1         6         4        10        13        19         0         0         0         0         0         0         0         3 
dram[1]:         1         2         5         1         7        12        17        17         0         0         0         0         1         0         6         5 
dram[2]:         1         2         2         1         6         8        14        16         0         0         0         0         1         0         2         3 
dram[3]:         0         2         2         3         6         7        15        16         0         0         0         0         3         0         5         0 
dram[4]:         2         2         1         1         6        11        23        17         0         0         0         0         1         0         4         3 
dram[5]:         1         0         4         2         5        10        18        12         0         0         0         0         0         0         1         1 
total dram writes = 370
min_bank_accesses = 0!
chip skew: 74/54 = 1.37
average mf latency per bank:
dram[0]:     none      none      107762     23165     35068     18026     19903     13997    none      none      none      none      none      none      none       43080
dram[1]:     134990     63643     28288    149178     24494     15624     15557     15138    none      none      none      none      436382    none       16990     19408
dram[2]:     120061     64872     63599    139832     28465     25310     18519     16533    none      none      none      none      431042    none       57252     35002
dram[3]:     none       65131     60884     47769     26618     28068     17151     16355    none      none      none      none      136023    none       21771    none  
dram[4]:      70095     57055    135939    119203     26442     17067     11876     15497    none      none      none      none      397505    none       25346     37270
dram[5]:     143645    none       33418     59080     34686     16468     15311     20874    none      none      none      none      none      none      117912    110817
maximum mf latency per bank:
dram[0]:        364       399       346       377       471       380       584       579       645       594       604       571       465       364       296       390
dram[1]:        291       343       343       342       533       484       449       358       592       592       543       522       441       323       299       294
dram[2]:        314       318       367       401       471       599       596       607       589       590       572       563       291       399       367       500
dram[3]:        411       384       440       438       535       547       411       452       559       572       499       552       350       375       336       322
dram[4]:        329       395       375       390       429       552       576       563       576       581       598       578       324       343       335       323
dram[5]:        343       359       353       325       533       517       453       330       576       541       562       590       398       346       422       323
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113843 n_nop=110609 n_act=243 n_pre=227 n_ref_event=0 n_req=2739 n_rd=2682 n_rd_L2_A=0 n_write=0 n_wr_bk=87 bw_util=0.04865
n_activity=15391 dram_eff=0.3598
bk0: 230a 112930i bk1: 180a 113015i bk2: 148a 112975i bk3: 240a 112486i bk4: 140a 113025i bk5: 220a 112397i bk6: 168a 112835i bk7: 192a 112168i bk8: 152a 113161i bk9: 156a 113135i bk10: 136a 113279i bk11: 148a 113241i bk12: 148a 113114i bk13: 132a 113128i bk14: 120a 113361i bk15: 172a 112616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914202
Row_Buffer_Locality_read = 0.925056
Row_Buffer_Locality_write = 0.403509
Bank_Level_Parallism = 1.578129
Bank_Level_Parallism_Col = 1.582112
Bank_Level_Parallism_Ready = 1.333333
write_to_read_ratio_blp_rw_average = 0.103777
GrpLevelPara = 1.383453 

BW Util details:
bwutil = 0.048646 
total_CMD = 113843 
util_bw = 5538 
Wasted_Col = 3913 
Wasted_Row = 1773 
Idle = 102619 

BW Util Bottlenecks: 
RCDc_limit = 2066 
RCDWRc_limit = 194 
WTRc_limit = 135 
RTWc_limit = 590 
CCDLc_limit = 1646 
rwq = 0 
CCDLc_limit_alone = 1553 
WTRc_limit_alone = 135 
RTWc_limit_alone = 497 

Commands details: 
total_CMD = 113843 
n_nop = 110609 
Read = 2682 
Write = 0 
L2_Alloc = 0 
L2_WB = 87 
n_act = 243 
n_pre = 227 
n_ref = 0 
n_req = 2739 
total_req = 2769 

Dual Bus Interface Util: 
issued_total_row = 470 
issued_total_col = 2769 
Row_Bus_Util =  0.004128 
CoL_Bus_Util = 0.024323 
Either_Row_CoL_Bus_Util = 0.028408 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.001546 
queue_avg = 0.399225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.399225
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113843 n_nop=110458 n_act=285 n_pre=269 n_ref_event=0 n_req=2810 n_rd=2732 n_rd_L2_A=0 n_write=0 n_wr_bk=110 bw_util=0.04993
n_activity=15986 dram_eff=0.3556
bk0: 184a 113126i bk1: 192a 112917i bk2: 252a 112659i bk3: 232a 112714i bk4: 160a 112823i bk5: 204a 112487i bk6: 168a 112250i bk7: 188a 112280i bk8: 152a 113157i bk9: 136a 113251i bk10: 144a 113376i bk11: 152a 113351i bk12: 144a 113098i bk13: 168a 113123i bk14: 132a 113127i bk15: 124a 113188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900712
Row_Buffer_Locality_read = 0.918741
Row_Buffer_Locality_write = 0.269231
Bank_Level_Parallism = 1.481323
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.171459
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049928 
total_CMD = 113843 
util_bw = 5684 
Wasted_Col = 4266 
Wasted_Row = 1943 
Idle = 101950 

BW Util Bottlenecks: 
RCDc_limit = 2177 
RCDWRc_limit = 290 
WTRc_limit = 200 
RTWc_limit = 858 
CCDLc_limit = 1738 
rwq = 0 
CCDLc_limit_alone = 1588 
WTRc_limit_alone = 194 
RTWc_limit_alone = 714 

Commands details: 
total_CMD = 113843 
n_nop = 110458 
Read = 2732 
Write = 0 
L2_Alloc = 0 
L2_WB = 110 
n_act = 285 
n_pre = 269 
n_ref = 0 
n_req = 2810 
total_req = 2842 

Dual Bus Interface Util: 
issued_total_row = 554 
issued_total_col = 2842 
Row_Bus_Util =  0.004866 
CoL_Bus_Util = 0.024964 
Either_Row_CoL_Bus_Util = 0.029734 
Issued_on_Two_Bus_Simul_Util = 0.000097 
issued_two_Eff = 0.003250 
queue_avg = 0.377854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.377854
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113843 n_nop=110490 n_act=268 n_pre=252 n_ref_event=0 n_req=2815 n_rd=2744 n_rd_L2_A=0 n_write=0 n_wr_bk=95 bw_util=0.04988
n_activity=16185 dram_eff=0.3508
bk0: 176a 113193i bk1: 200a 113010i bk2: 208a 112741i bk3: 232a 112444i bk4: 188a 112656i bk5: 220a 112385i bk6: 188a 112251i bk7: 192a 112038i bk8: 84a 113385i bk9: 140a 113284i bk10: 140a 113171i bk11: 156a 113128i bk12: 148a 113248i bk13: 140a 113196i bk14: 176a 112891i bk15: 156a 112745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906217
Row_Buffer_Locality_read = 0.922012
Row_Buffer_Locality_write = 0.295775
Bank_Level_Parallism = 1.592848
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.264448
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049876 
total_CMD = 113843 
util_bw = 5678 
Wasted_Col = 4151 
Wasted_Row = 2027 
Idle = 101987 

BW Util Bottlenecks: 
RCDc_limit = 2150 
RCDWRc_limit = 242 
WTRc_limit = 136 
RTWc_limit = 774 
CCDLc_limit = 1842 
rwq = 0 
CCDLc_limit_alone = 1670 
WTRc_limit_alone = 126 
RTWc_limit_alone = 612 

Commands details: 
total_CMD = 113843 
n_nop = 110490 
Read = 2744 
Write = 0 
L2_Alloc = 0 
L2_WB = 95 
n_act = 268 
n_pre = 252 
n_ref = 0 
n_req = 2815 
total_req = 2839 

Dual Bus Interface Util: 
issued_total_row = 520 
issued_total_col = 2839 
Row_Bus_Util =  0.004568 
CoL_Bus_Util = 0.024938 
Either_Row_CoL_Bus_Util = 0.029453 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.001789 
queue_avg = 0.507506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.507506
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113843 n_nop=110455 n_act=264 n_pre=248 n_ref_event=0 n_req=2855 n_rd=2788 n_rd_L2_A=0 n_write=0 n_wr_bk=98 bw_util=0.0507
n_activity=15995 dram_eff=0.3609
bk0: 152a 113032i bk1: 200a 113012i bk2: 192a 112763i bk3: 228a 112700i bk4: 176a 112574i bk5: 240a 112542i bk6: 196a 112421i bk7: 200a 112331i bk8: 148a 113256i bk9: 120a 113334i bk10: 160a 113310i bk11: 140a 113346i bk12: 156a 113133i bk13: 188a 113058i bk14: 168a 112909i bk15: 124a 113286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909632
Row_Buffer_Locality_read = 0.922884
Row_Buffer_Locality_write = 0.358209
Bank_Level_Parallism = 1.495645
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.246111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.050701 
total_CMD = 113843 
util_bw = 5772 
Wasted_Col = 4160 
Wasted_Row = 1870 
Idle = 102041 

BW Util Bottlenecks: 
RCDc_limit = 2168 
RCDWRc_limit = 215 
WTRc_limit = 137 
RTWc_limit = 628 
CCDLc_limit = 1745 
rwq = 0 
CCDLc_limit_alone = 1643 
WTRc_limit_alone = 133 
RTWc_limit_alone = 530 

Commands details: 
total_CMD = 113843 
n_nop = 110455 
Read = 2788 
Write = 0 
L2_Alloc = 0 
L2_WB = 98 
n_act = 264 
n_pre = 248 
n_ref = 0 
n_req = 2855 
total_req = 2886 

Dual Bus Interface Util: 
issued_total_row = 512 
issued_total_col = 2886 
Row_Bus_Util =  0.004497 
CoL_Bus_Util = 0.025351 
Either_Row_CoL_Bus_Util = 0.029760 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.002952 
queue_avg = 0.427817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.427817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113843 n_nop=110465 n_act=267 n_pre=251 n_ref_event=463904 n_req=2835 n_rd=2760 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.05039
n_activity=15494 dram_eff=0.3702
bk0: 232a 112871i bk1: 168a 113117i bk2: 216a 112878i bk3: 196a 112867i bk4: 148a 112975i bk5: 164a 112236i bk6: 220a 112268i bk7: 208a 112209i bk8: 148a 113203i bk9: 148a 113211i bk10: 124a 113228i bk11: 152a 113205i bk12: 156a 113094i bk13: 180a 112950i bk14: 160a 112890i bk15: 140a 113159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907937
Row_Buffer_Locality_read = 0.922464
Row_Buffer_Locality_write = 0.373333
Bank_Level_Parallism = 1.581420
Bank_Level_Parallism_Col = 1.547732
Bank_Level_Parallism_Ready = 1.325000
write_to_read_ratio_blp_rw_average = 0.110630
GrpLevelPara = 1.400397 

BW Util details:
bwutil = 0.050385 
total_CMD = 113843 
util_bw = 5736 
Wasted_Col = 3955 
Wasted_Row = 1852 
Idle = 102300 

BW Util Bottlenecks: 
RCDc_limit = 2006 
RCDWRc_limit = 245 
WTRc_limit = 177 
RTWc_limit = 633 
CCDLc_limit = 1727 
rwq = 0 
CCDLc_limit_alone = 1615 
WTRc_limit_alone = 171 
RTWc_limit_alone = 527 

Commands details: 
total_CMD = 113843 
n_nop = 110465 
Read = 2760 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 267 
n_pre = 251 
n_ref = 463904 
n_req = 2835 
total_req = 2868 

Dual Bus Interface Util: 
issued_total_row = 518 
issued_total_col = 2868 
Row_Bus_Util =  0.004550 
CoL_Bus_Util = 0.025193 
Either_Row_CoL_Bus_Util = 0.029672 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.002368 
queue_avg = 0.393674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.393674
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=113843 n_nop=110520 n_act=261 n_pre=245 n_ref_event=0 n_req=2797 n_rd=2728 n_rd_L2_A=0 n_write=0 n_wr_bk=97 bw_util=0.04963
n_activity=15291 dram_eff=0.3695
bk0: 200a 112878i bk1: 212a 113009i bk2: 236a 112553i bk3: 212a 112804i bk4: 176a 112859i bk5: 152a 112516i bk6: 192a 112256i bk7: 172a 112452i bk8: 152a 113097i bk9: 172a 113146i bk10: 168a 113191i bk11: 140a 113270i bk12: 96a 113386i bk13: 140a 113166i bk14: 176a 112760i bk15: 132a 113085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909546
Row_Buffer_Locality_read = 0.924120
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.588678
Bank_Level_Parallism_Col = 1.561488
Bank_Level_Parallism_Ready = 1.279070
write_to_read_ratio_blp_rw_average = 0.132883
GrpLevelPara = 1.398190 

BW Util details:
bwutil = 0.049630 
total_CMD = 113843 
util_bw = 5650 
Wasted_Col = 3949 
Wasted_Row = 1850 
Idle = 102394 

BW Util Bottlenecks: 
RCDc_limit = 2065 
RCDWRc_limit = 209 
WTRc_limit = 118 
RTWc_limit = 769 
CCDLc_limit = 1681 
rwq = 0 
CCDLc_limit_alone = 1518 
WTRc_limit_alone = 113 
RTWc_limit_alone = 611 

Commands details: 
total_CMD = 113843 
n_nop = 110520 
Read = 2728 
Write = 0 
L2_Alloc = 0 
L2_WB = 97 
n_act = 261 
n_pre = 245 
n_ref = 0 
n_req = 2797 
total_req = 2825 

Dual Bus Interface Util: 
issued_total_row = 506 
issued_total_col = 2825 
Row_Bus_Util =  0.004445 
CoL_Bus_Util = 0.024815 
Either_Row_CoL_Bus_Util = 0.029189 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.002407 
queue_avg = 0.403688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.403688

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15910, Miss = 1303, Miss_rate = 0.082, Pending_hits = 33, Reservation_fails = 450
L2_cache_bank[1]: Access = 12794, Miss = 1543, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12795, Miss = 1422, Miss_rate = 0.111, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[3]: Access = 12568, Miss = 1473, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 12377, Miss = 1389, Miss_rate = 0.112, Pending_hits = 24, Reservation_fails = 207
L2_cache_bank[5]: Access = 12531, Miss = 1540, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11932, Miss = 1444, Miss_rate = 0.121, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 12332, Miss = 1528, Miss_rate = 0.124, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 12625, Miss = 1489, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 12328, Miss = 1452, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12254, Miss = 1485, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 12075, Miss = 1409, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 152521
L2_total_cache_misses = 17477
L2_total_cache_miss_rate = 0.1146
L2_total_cache_pending_hits = 71
L2_total_cache_reservation_fails = 760
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 141
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8120
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.131
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=152521
icnt_total_pkts_simt_to_mem=69199
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.2259
	minimum = 5
	maximum = 418
Network latency average = 52.9266
	minimum = 5
	maximum = 389
Slowest packet = 205575
Flit latency average = 52.9266
	minimum = 5
	maximum = 389
Slowest flit = 205619
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.200604
	minimum = 0.15327 (at node 4)
	maximum = 0.781907 (at node 15)
Accepted packet rate average = 0.200604
	minimum = 0.158168 (at node 16)
	maximum = 0.743878 (at node 15)
Injected flit rate average = 0.200604
	minimum = 0.15327 (at node 4)
	maximum = 0.781907 (at node 15)
Accepted flit rate average= 0.200604
	minimum = 0.158168 (at node 16)
	maximum = 0.743878 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.6966 (10 samples)
	minimum = 5 (10 samples)
	maximum = 79.5 (10 samples)
Network latency average = 11.5666 (10 samples)
	minimum = 5 (10 samples)
	maximum = 76.6 (10 samples)
Flit latency average = 11.5666 (10 samples)
	minimum = 5 (10 samples)
	maximum = 76.6 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0830159 (10 samples)
	minimum = 0.0466766 (10 samples)
	maximum = 0.241464 (10 samples)
Accepted packet rate average = 0.0830159 (10 samples)
	minimum = 0.0540351 (10 samples)
	maximum = 0.209416 (10 samples)
Injected flit rate average = 0.0830159 (10 samples)
	minimum = 0.0466766 (10 samples)
	maximum = 0.241464 (10 samples)
Accepted flit rate average = 0.0830159 (10 samples)
	minimum = 0.0540351 (10 samples)
	maximum = 0.209416 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 23 sec (323 sec)
gpgpu_simulation_rate = 37880 (inst/sec)
gpgpu_simulation_rate = 267 (cycle/sec)
gpgpu_silicon_slowdown = 2621722x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709eb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940fdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
kernel_stream_id = 1892
gpu_sim_cycle = 120731
gpu_sim_insn = 2569542
gpu_ipc =      21.2832
gpu_tot_sim_cycle = 206982
gpu_tot_sim_insn = 14805061
gpu_tot_ipc =      71.5283
gpu_tot_issued_cta = 1408
gpu_occupancy = 56.0803% 
gpu_tot_occupancy = 46.4587% 
max_total_param_size = 0
gpu_stall_dramfull = 211648
gpu_stall_icnt2sh    = 328363
partiton_level_parallism =       2.0418
partiton_level_parallism_total  =       1.5253
partiton_level_parallism_util =       2.4431
partiton_level_parallism_util_total  =       2.2783
L2_BW  =     128.6402 GB/Sec
L2_BW_total  =      91.5410 GB/Sec
gpu_total_sim_rate=15215

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616162
	L1I_total_cache_misses = 2331
	L1I_total_cache_miss_rate = 0.0038
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5887
L1D_cache:
	L1D_cache_core[0]: Access = 29740, Miss = 21673, Miss_rate = 0.729, Pending_hits = 2925, Reservation_fails = 48829
	L1D_cache_core[1]: Access = 28068, Miss = 20350, Miss_rate = 0.725, Pending_hits = 2890, Reservation_fails = 46473
	L1D_cache_core[2]: Access = 28180, Miss = 20378, Miss_rate = 0.723, Pending_hits = 2792, Reservation_fails = 44996
	L1D_cache_core[3]: Access = 27856, Miss = 20426, Miss_rate = 0.733, Pending_hits = 2929, Reservation_fails = 48110
	L1D_cache_core[4]: Access = 26850, Miss = 19695, Miss_rate = 0.734, Pending_hits = 2845, Reservation_fails = 46235
	L1D_cache_core[5]: Access = 29724, Miss = 21450, Miss_rate = 0.722, Pending_hits = 3023, Reservation_fails = 41694
	L1D_cache_core[6]: Access = 29828, Miss = 21636, Miss_rate = 0.725, Pending_hits = 2973, Reservation_fails = 46568
	L1D_cache_core[7]: Access = 27882, Miss = 20209, Miss_rate = 0.725, Pending_hits = 2798, Reservation_fails = 46704
	L1D_cache_core[8]: Access = 27129, Miss = 19740, Miss_rate = 0.728, Pending_hits = 2864, Reservation_fails = 41105
	L1D_cache_core[9]: Access = 26563, Miss = 19246, Miss_rate = 0.725, Pending_hits = 2817, Reservation_fails = 38764
	L1D_cache_core[10]: Access = 27375, Miss = 20216, Miss_rate = 0.738, Pending_hits = 2814, Reservation_fails = 46979
	L1D_cache_core[11]: Access = 30441, Miss = 22306, Miss_rate = 0.733, Pending_hits = 3031, Reservation_fails = 47492
	L1D_cache_core[12]: Access = 28410, Miss = 20682, Miss_rate = 0.728, Pending_hits = 2932, Reservation_fails = 50495
	L1D_cache_core[13]: Access = 31972, Miss = 23693, Miss_rate = 0.741, Pending_hits = 3305, Reservation_fails = 47832
	L1D_cache_core[14]: Access = 28883, Miss = 20909, Miss_rate = 0.724, Pending_hits = 2832, Reservation_fails = 42800
	L1D_total_cache_accesses = 428901
	L1D_total_cache_misses = 312609
	L1D_total_cache_miss_rate = 0.7289
	L1D_total_cache_pending_hits = 43770
	L1D_total_cache_reservation_fails = 685076
	L1D_cache_data_port_util = 0.027
	L1D_cache_fill_port_util = 0.065
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 149441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 683613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 28558
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 24576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 104340
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 279841
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 205307
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105694
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 279841

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 609098
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 303
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 74212
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 526
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2607, 2265, 2297, 2993, 2118, 2691, 2307, 2128, 2546, 2222, 1669, 2630, 2567, 2211, 1941, 2024, 2483, 2083, 2419, 2251, 2524, 2125, 2793, 2023, 2544, 2400, 2450, 2349, 2190, 2292, 2295, 2084, 296, 285, 318, 296, 307, 329, 307, 296, 285, 296, 296, 307, 318, 296, 296, 307, 
gpgpu_n_tot_thrd_icount = 37248480
gpgpu_n_tot_w_icount = 1164015
gpgpu_n_stall_shd_mem = 530834
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 176608
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 348918
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 348918
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:507497	W0_Idle:264993	W0_Scoreboard:3521125	W1:315912	W2:140200	W3:89613	W4:69063	W5:51894	W6:30308	W7:19290	W8:9838	W9:4523	W10:2071	W11:909	W12:241	W13:0	W14:10	W15:63	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
single_issue_nums: WS0:580005	WS1:584010	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1412864 {8:176608,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28257280 {40:706432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1112328 {8:139041,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1611 
max_icnt2mem_latency = 1112 
maxmrqlatency = 1225 
max_icnt2sh_latency = 401 
averagemflatency = 351 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 38 
avg_icnt2sh_latency = 86 
mrq_lat_table:20974 	8285 	5183 	5963 	19019 	9459 	7401 	4751 	1703 	195 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	318819 	356901 	167686 	2097 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	186392 	33577 	51156 	39402 	5064 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	107156 	81020 	51134 	52357 	341373 	211120 	1343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	224 	187 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        88       116       109        69        56        80        76        60        92       112       124       116        60        88        45        60 
dram[1]:       104        96        75       104        56        60        49        64        80        92       112       112        96        88        44        72 
dram[2]:        96       100        87       112        88        69        72        64        76       100       112       124        56        80        69        73 
dram[3]:       112        96        88        92        72        56        56        64        92       104       112       128        92       108        76        76 
dram[4]:        88       112        89        96        84        80        60        91        88       104       124       108       100        77        60        64 
dram[5]:       100       104       104       116        88        52        56        76        80        80       108       124        72        64        60        62 
maximum service time to same row:
dram[0]:      7423     11464     14781     11638     13862     12772      6400      8825     16019     14784     12993     25969     21828     14802      8165     14667 
dram[1]:     10363     16328     24645     12937     16797     22811     11317      8745     19059     19190     26386     26054     23333     14620     18071     14851 
dram[2]:     13061     11103     18325     13937     12842     11820      8301      9706     14645     20360     24017     26194     13272     17101     14236     17568 
dram[3]:     20097     12530     15294     11704     11633     14184     15190      6637     25802     25873     25990     25988     22216     14934     17371      9160 
dram[4]:     20834     21567     13750     14714     15792     15760     14926     16059     16809     25179     15753     26077     13937     22030     16118     22783 
dram[5]:     16156     13125      8087     16147     13393     14808     10535     19055     15639     21933     26090     26023     20167     22917     17354     10409 
average row accesses per activate:
dram[0]: 10.460784  9.761905 12.065789  9.971963  8.636364 10.673470  8.250000  7.177215 14.122449 15.652174 20.600000 39.000000 12.732142 13.320755  7.647059  9.529411 
dram[1]: 10.876405 12.720000 11.638555 11.897727  8.803419  9.740385  6.854167  7.429577 13.943397 16.583334 35.444443 26.076923 13.035714 14.428572  8.974684  8.670330 
dram[2]:  8.937500 10.438775 11.629630 12.317647  9.116072  8.793651  7.601398  6.841772 13.622222 16.772728 22.833334 35.421051 11.298508 14.673077  9.488372  8.896907 
dram[3]: 10.975610 11.265958 10.517241 14.271428  9.352942  9.617392  7.607408  7.219178 16.292683 15.837210 18.305555 20.647058 11.783334 12.655172  9.179775  8.943182 
dram[4]: 11.781610 13.144928 11.208791 13.676471 10.697675  8.644068  7.780822  7.936000 16.928572 18.054054 18.567568 30.299999 12.050000 12.910714  8.858586  7.644444 
dram[5]: 11.068966 13.093333 11.456522 14.194030 11.548780  8.543859  7.276316  8.192000 14.040816 14.703704 26.625000 27.200001 14.619047 11.672132 10.024096  8.741177 
average row locality = 82964/7656 = 10.836468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        77        83        77        84        99       111       217       215        23        16        18         6        27        21        82        93 
dram[1]:        66        64        81        82        93        97       211       231        21        10         4        12        30        30        83        90 
dram[2]:        80        77        81        85       107       119       233       218        26        20        10         2        38        43        94        83 
dram[3]:        63        89        69        79        94       102       208       219         8         8        14        12        21        40        83        79 
dram[4]:        78        58        94        73        89       125       227       207        20        16        14         4        33        23        92        74 
dram[5]:        74        63        69        70       100       111       211       217        21        17         6         8        22        29        81        84 
total dram writes = 7368
bank skew: 233/2 = 116.50
chip skew: 1316/1183 = 1.11
average mf latency per bank:
dram[0]:      28239     31915     28493     29889     19859     19769      9135     11984    154626    203332    288620   1073188    193896    285353     23636     24054
dram[1]:      34381     38916     24874     31408     22281     24356     10083     10081    140785    298308   1377108    545338    181888    199779     21575     26829
dram[2]:      31851     29975     29601     25221     22910     17490     11132     10471    122368    152912    647358   2836497    164994    124136     23154     23335
dram[3]:      29261     24870     27493     26012     19560     20633      8810      9815    309369    368428    339077    487060    230561    127411     19853     23642
dram[4]:      32975     34314     26617     26392     25014     15021     10880      9163    167001    156488    478468   1240689    186813    194271     25045     20450
dram[5]:      29049     33320     28187     29382     18348     18826      9937      9553    133883    164853    833951    668284    223970    167805     22687     21353
maximum mf latency per bank:
dram[0]:       1279      1283      1553      1195      1199      1251      1436      1577      1149      1320      1213      1464      1100      1154      1099      1275
dram[1]:       1108      1330      1105      1235      1201      1168      1565      1583      1185      1159      1227      1265      1058      1177      1111      1244
dram[2]:       1237      1363      1249      1315      1246      1293      1495      1200      1314      1365      1244      1236      1249      1327      1157      1286
dram[3]:       1204      1202      1198      1206      1153      1240      1155      1386      1153      1303      1201      1126      1175      1097      1198      1301
dram[4]:       1383      1115      1213      1417      1143      1083      1276      1611      1328      1321      1180      1206      1205      1060      1450      1306
dram[5]:       1126      1339      1320      1321      1216      1412      1269      1343      1168      1295      1073      1337       956      1418      1182      1418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=273207 n_nop=255942 n_act=1331 n_pre=1315 n_ref_event=0 n_req=14034 n_rd=13134 n_rd_L2_A=0 n_write=0 n_wr_bk=1563 bw_util=0.1076
n_activity=68247 dram_eff=0.4307
bk0: 1006a 263146i bk1: 964a 264147i bk2: 860a 263165i bk3: 996a 261953i bk4: 872a 261935i bk5: 964a 262331i bk6: 884a 260377i bk7: 988a 259347i bk8: 680a 268291i bk9: 712a 268530i bk10: 712a 268746i bk11: 660a 269371i bk12: 692a 267326i bk13: 692a 268388i bk14: 708a 263356i bk15: 744a 264171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905729
Row_Buffer_Locality_read = 0.934902
Row_Buffer_Locality_write = 0.480000
Bank_Level_Parallism = 2.824866
Bank_Level_Parallism_Col = 2.934213
Bank_Level_Parallism_Ready = 1.706829
write_to_read_ratio_blp_rw_average = 0.304106
GrpLevelPara = 1.862558 

BW Util details:
bwutil = 0.107589 
total_CMD = 273207 
util_bw = 29394 
Wasted_Col = 16898 
Wasted_Row = 7795 
Idle = 219120 

BW Util Bottlenecks: 
RCDc_limit = 7417 
RCDWRc_limit = 2143 
WTRc_limit = 1932 
RTWc_limit = 8036 
CCDLc_limit = 7592 
rwq = 0 
CCDLc_limit_alone = 6190 
WTRc_limit_alone = 1848 
RTWc_limit_alone = 6718 

Commands details: 
total_CMD = 273207 
n_nop = 255942 
Read = 13134 
Write = 0 
L2_Alloc = 0 
L2_WB = 1563 
n_act = 1331 
n_pre = 1315 
n_ref = 0 
n_req = 14034 
total_req = 14697 

Dual Bus Interface Util: 
issued_total_row = 2646 
issued_total_col = 14697 
Row_Bus_Util =  0.009685 
CoL_Bus_Util = 0.053794 
Either_Row_CoL_Bus_Util = 0.063194 
Issued_on_Two_Bus_Simul_Util = 0.000285 
issued_two_Eff = 0.004518 
queue_avg = 2.463462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46346
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=273207 n_nop=256569 n_act=1256 n_pre=1240 n_ref_event=0 n_req=13607 n_rd=12740 n_rd_L2_A=0 n_write=0 n_wr_bk=1485 bw_util=0.1041
n_activity=66002 dram_eff=0.431
bk0: 908a 263944i bk1: 904a 265283i bk2: 904a 263102i bk3: 976a 263074i bk4: 952a 263049i bk5: 936a 262591i bk6: 856a 260043i bk7: 912a 260674i bk8: 728a 268168i bk9: 592a 268841i bk10: 636a 269537i bk11: 672a 269304i bk12: 708a 266916i bk13: 684a 268352i bk14: 648a 264581i bk15: 724a 264897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908136
Row_Buffer_Locality_read = 0.937520
Row_Buffer_Locality_write = 0.476355
Bank_Level_Parallism = 2.765404
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.639467
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.104133 
total_CMD = 273207 
util_bw = 28450 
Wasted_Col = 16330 
Wasted_Row = 7504 
Idle = 220923 

BW Util Bottlenecks: 
RCDc_limit = 6729 
RCDWRc_limit = 1994 
WTRc_limit = 1870 
RTWc_limit = 8748 
CCDLc_limit = 7560 
rwq = 0 
CCDLc_limit_alone = 6055 
WTRc_limit_alone = 1783 
RTWc_limit_alone = 7330 

Commands details: 
total_CMD = 273207 
n_nop = 256569 
Read = 12740 
Write = 0 
L2_Alloc = 0 
L2_WB = 1485 
n_act = 1256 
n_pre = 1240 
n_ref = 0 
n_req = 13607 
total_req = 14225 

Dual Bus Interface Util: 
issued_total_row = 2496 
issued_total_col = 14225 
Row_Bus_Util =  0.009136 
CoL_Bus_Util = 0.052067 
Either_Row_CoL_Bus_Util = 0.060899 
Issued_on_Two_Bus_Simul_Util = 0.000304 
issued_two_Eff = 0.004989 
queue_avg = 2.459684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45968
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=273207 n_nop=255686 n_act=1359 n_pre=1343 n_ref_event=0 n_req=14218 n_rd=13276 n_rd_L2_A=0 n_write=0 n_wr_bk=1627 bw_util=0.1091
n_activity=68108 dram_eff=0.4376
bk0: 936a 263422i bk1: 960a 264173i bk2: 880a 263562i bk3: 980a 263145i bk4: 936a 262797i bk5: 1012a 261520i bk6: 940a 258454i bk7: 936a 259171i bk8: 600a 268614i bk9: 728a 268058i bk10: 680a 269240i bk11: 672a 269229i bk12: 732a 266740i bk13: 732a 266895i bk14: 752a 263976i bk15: 800a 262951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904698
Row_Buffer_Locality_read = 0.935598
Row_Buffer_Locality_write = 0.469214
Bank_Level_Parallism = 2.866806
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.723966
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.109097 
total_CMD = 273207 
util_bw = 29806 
Wasted_Col = 16819 
Wasted_Row = 7653 
Idle = 218929 

BW Util Bottlenecks: 
RCDc_limit = 7056 
RCDWRc_limit = 2139 
WTRc_limit = 2010 
RTWc_limit = 8570 
CCDLc_limit = 7621 
rwq = 0 
CCDLc_limit_alone = 6117 
WTRc_limit_alone = 1896 
RTWc_limit_alone = 7180 

Commands details: 
total_CMD = 273207 
n_nop = 255686 
Read = 13276 
Write = 0 
L2_Alloc = 0 
L2_WB = 1627 
n_act = 1359 
n_pre = 1343 
n_ref = 0 
n_req = 14218 
total_req = 14903 

Dual Bus Interface Util: 
issued_total_row = 2702 
issued_total_col = 14903 
Row_Bus_Util =  0.009890 
CoL_Bus_Util = 0.054548 
Either_Row_CoL_Bus_Util = 0.064131 
Issued_on_Two_Bus_Simul_Util = 0.000307 
issued_two_Eff = 0.004794 
queue_avg = 2.591354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59135
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=273207 n_nop=256356 n_act=1286 n_pre=1270 n_ref_event=0 n_req=13769 n_rd=12924 n_rd_L2_A=0 n_write=0 n_wr_bk=1462 bw_util=0.1053
n_activity=66212 dram_eff=0.4345
bk0: 856a 265622i bk1: 992a 263111i bk2: 864a 265028i bk3: 932a 263274i bk4: 884a 264040i bk5: 1024a 261726i bk6: 896a 260616i bk7: 916a 259159i bk8: 664a 268832i bk9: 676a 268675i bk10: 652a 269652i bk11: 696a 268900i bk12: 692a 268459i bk13: 704a 266612i bk14: 752a 264776i bk15: 724a 263631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907038
Row_Buffer_Locality_read = 0.934772
Row_Buffer_Locality_write = 0.482840
Bank_Level_Parallism = 2.765725
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.552392
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.105312 
total_CMD = 273207 
util_bw = 28772 
Wasted_Col = 16340 
Wasted_Row = 7287 
Idle = 220808 

BW Util Bottlenecks: 
RCDc_limit = 7116 
RCDWRc_limit = 1862 
WTRc_limit = 1880 
RTWc_limit = 8842 
CCDLc_limit = 7692 
rwq = 0 
CCDLc_limit_alone = 6056 
WTRc_limit_alone = 1780 
RTWc_limit_alone = 7306 

Commands details: 
total_CMD = 273207 
n_nop = 256356 
Read = 12924 
Write = 0 
L2_Alloc = 0 
L2_WB = 1462 
n_act = 1286 
n_pre = 1270 
n_ref = 0 
n_req = 13769 
total_req = 14386 

Dual Bus Interface Util: 
issued_total_row = 2556 
issued_total_col = 14386 
Row_Bus_Util =  0.009356 
CoL_Bus_Util = 0.052656 
Either_Row_CoL_Bus_Util = 0.061679 
Issued_on_Two_Bus_Simul_Util = 0.000333 
issued_two_Eff = 0.005400 
queue_avg = 2.440589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44059
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=273207 n_nop=256565 n_act=1237 n_pre=1221 n_ref_event=463904 n_req=13633 n_rd=12755 n_rd_L2_A=0 n_write=0 n_wr_bk=1516 bw_util=0.1045
n_activity=63567 dram_eff=0.449
bk0: 964a 262281i bk1: 860a 264604i bk2: 940a 262197i bk3: 876a 262779i bk4: 852a 263867i bk5: 932a 262141i bk6: 979a 260028i bk7: 864a 260121i bk8: 700a 268306i bk9: 660a 268063i bk10: 680a 268482i bk11: 604a 268981i bk12: 700a 267082i bk13: 708a 266521i bk14: 800a 263685i bk15: 636a 265680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909704
Row_Buffer_Locality_read = 0.938377
Row_Buffer_Locality_write = 0.493166
Bank_Level_Parallism = 2.982204
Bank_Level_Parallism_Col = 3.075787
Bank_Level_Parallism_Ready = 1.773909
write_to_read_ratio_blp_rw_average = 0.309676
GrpLevelPara = 1.901674 

BW Util details:
bwutil = 0.104470 
total_CMD = 273207 
util_bw = 28542 
Wasted_Col = 15713 
Wasted_Row = 6776 
Idle = 222176 

BW Util Bottlenecks: 
RCDc_limit = 6393 
RCDWRc_limit = 1964 
WTRc_limit = 2222 
RTWc_limit = 8136 
CCDLc_limit = 7396 
rwq = 0 
CCDLc_limit_alone = 5931 
WTRc_limit_alone = 2109 
RTWc_limit_alone = 6784 

Commands details: 
total_CMD = 273207 
n_nop = 256565 
Read = 12755 
Write = 0 
L2_Alloc = 0 
L2_WB = 1516 
n_act = 1237 
n_pre = 1221 
n_ref = 463904 
n_req = 13633 
total_req = 14271 

Dual Bus Interface Util: 
issued_total_row = 2458 
issued_total_col = 14271 
Row_Bus_Util =  0.008997 
CoL_Bus_Util = 0.052235 
Either_Row_CoL_Bus_Util = 0.060914 
Issued_on_Two_Bus_Simul_Util = 0.000318 
issued_two_Eff = 0.005228 
queue_avg = 2.655657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65566
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=273207 n_nop=256534 n_act=1225 n_pre=1209 n_ref_event=0 n_req=13703 n_rd=12848 n_rd_L2_A=0 n_write=0 n_wr_bk=1465 bw_util=0.1048
n_activity=63940 dram_eff=0.4477
bk0: 908a 264289i bk1: 936a 264556i bk2: 988a 264387i bk3: 900a 264646i bk4: 876a 262255i bk5: 888a 261449i bk6: 960a 258726i bk7: 884a 260073i bk8: 676a 267898i bk9: 784a 268049i bk10: 636a 269679i bk11: 676a 269615i bk12: 596a 268093i bk13: 688a 267403i bk14: 768a 263904i bk15: 684a 264005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911187
Row_Buffer_Locality_read = 0.939212
Row_Buffer_Locality_write = 0.490058
Bank_Level_Parallism = 2.898099
Bank_Level_Parallism_Col = 2.990660
Bank_Level_Parallism_Ready = 1.657805
write_to_read_ratio_blp_rw_average = 0.311970
GrpLevelPara = 1.943126 

BW Util details:
bwutil = 0.104778 
total_CMD = 273207 
util_bw = 28626 
Wasted_Col = 15428 
Wasted_Row = 7033 
Idle = 222120 

BW Util Bottlenecks: 
RCDc_limit = 6486 
RCDWRc_limit = 1917 
WTRc_limit = 1872 
RTWc_limit = 8786 
CCDLc_limit = 7587 
rwq = 0 
CCDLc_limit_alone = 5923 
WTRc_limit_alone = 1767 
RTWc_limit_alone = 7227 

Commands details: 
total_CMD = 273207 
n_nop = 256534 
Read = 12848 
Write = 0 
L2_Alloc = 0 
L2_WB = 1465 
n_act = 1225 
n_pre = 1209 
n_ref = 0 
n_req = 13703 
total_req = 14313 

Dual Bus Interface Util: 
issued_total_row = 2434 
issued_total_col = 14313 
Row_Bus_Util =  0.008909 
CoL_Bus_Util = 0.052389 
Either_Row_CoL_Bus_Util = 0.061027 
Issued_on_Two_Bus_Simul_Util = 0.000271 
issued_two_Eff = 0.004438 
queue_avg = 2.661722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.66172

========= L2 cache stats =========
L2_cache_bank[0]: Access = 73124, Miss = 7301, Miss_rate = 0.100, Pending_hits = 43, Reservation_fails = 456
L2_cache_bank[1]: Access = 71467, Miss = 7631, Miss_rate = 0.107, Pending_hits = 3, Reservation_fails = 2
L2_cache_bank[2]: Access = 70649, Miss = 7211, Miss_rate = 0.102, Pending_hits = 20, Reservation_fails = 105
L2_cache_bank[3]: Access = 71235, Miss = 7303, Miss_rate = 0.103, Pending_hits = 8, Reservation_fails = 2
L2_cache_bank[4]: Access = 70531, Miss = 7416, Miss_rate = 0.105, Pending_hits = 26, Reservation_fails = 209
L2_cache_bank[5]: Access = 70138, Miss = 7782, Miss_rate = 0.111, Pending_hits = 12, Reservation_fails = 6
L2_cache_bank[6]: Access = 69438, Miss = 7047, Miss_rate = 0.101, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[7]: Access = 69947, Miss = 7600, Miss_rate = 0.109, Pending_hits = 15, Reservation_fails = 2
L2_cache_bank[8]: Access = 70482, Miss = 7570, Miss_rate = 0.107, Pending_hits = 8, Reservation_fails = 6
L2_cache_bank[9]: Access = 68565, Miss = 6897, Miss_rate = 0.101, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[10]: Access = 70325, Miss = 7280, Miss_rate = 0.104, Pending_hits = 7, Reservation_fails = 1
L2_cache_bank[11]: Access = 69962, Miss = 7281, Miss_rate = 0.104, Pending_hits = 4, Reservation_fails = 4
L2_total_cache_accesses = 845863
L2_total_cache_misses = 88319
L2_total_cache_miss_rate = 0.1044
L2_total_cache_pending_hits = 166
L2_total_cache_reservation_fails = 795
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 536469
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14211
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 47032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 52
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 95547
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6532
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 597764
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105746
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 35
L2_cache_data_port_util = 0.306
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=845863
icnt_total_pkts_simt_to_mem=315754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.4399
	minimum = 5
	maximum = 475
Network latency average = 73.2561
	minimum = 5
	maximum = 475
Slowest packet = 504035
Flit latency average = 73.2528
	minimum = 5
	maximum = 475
Slowest flit = 504042
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.288319
	minimum = 0.125013 (at node 9)
	maximum = 0.485981 (at node 16)
Accepted packet rate average = 0.288319
	minimum = 0.166279 (at node 24)
	maximum = 0.452783 (at node 13)
Injected flit rate average = 0.288335
	minimum = 0.125047 (at node 9)
	maximum = 0.485981 (at node 16)
Accepted flit rate average= 0.288335
	minimum = 0.166328 (at node 24)
	maximum = 0.452783 (at node 13)
Injected packet length average = 1.00006
Accepted packet length average = 1.00006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.946 (11 samples)
	minimum = 5 (11 samples)
	maximum = 115.455 (11 samples)
Network latency average = 17.1748 (11 samples)
	minimum = 5 (11 samples)
	maximum = 112.818 (11 samples)
Flit latency average = 17.1745 (11 samples)
	minimum = 5 (11 samples)
	maximum = 112.818 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.10168 (11 samples)
	minimum = 0.0537982 (11 samples)
	maximum = 0.263693 (11 samples)
Accepted packet rate average = 0.10168 (11 samples)
	minimum = 0.064239 (11 samples)
	maximum = 0.23154 (11 samples)
Injected flit rate average = 0.101681 (11 samples)
	minimum = 0.0538012 (11 samples)
	maximum = 0.263693 (11 samples)
Accepted flit rate average = 0.101681 (11 samples)
	minimum = 0.0642435 (11 samples)
	maximum = 0.23154 (11 samples)
Injected packet size average = 1.00001 (11 samples)
Accepted packet size average = 1.00001 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 13 sec (973 sec)
gpgpu_simulation_rate = 15215 (inst/sec)
gpgpu_simulation_rate = 212 (cycle/sec)
gpgpu_silicon_slowdown = 3301886x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709e3c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940ffa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
kernel_stream_id = 1892
gpu_sim_cycle = 3405
gpu_sim_insn = 1431682
gpu_ipc =     420.4646
gpu_tot_sim_cycle = 210387
gpu_tot_sim_insn = 16236743
gpu_tot_ipc =      77.1756
gpu_tot_issued_cta = 1536
gpu_occupancy = 80.7850% 
gpu_tot_occupancy = 47.0661% 
max_total_param_size = 0
gpu_stall_dramfull = 211648
gpu_stall_icnt2sh    = 328419
partiton_level_parallism =       2.5562
partiton_level_parallism_total  =       1.5419
partiton_level_parallism_util =       3.0616
partiton_level_parallism_util_total  =       2.2940
L2_BW  =      67.3645 GB/Sec
L2_BW_total  =      91.1497 GB/Sec
gpu_total_sim_rate=16285

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 646882
	L1I_total_cache_misses = 2331
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5887
L1D_cache:
	L1D_cache_core[0]: Access = 30380, Miss = 22185, Miss_rate = 0.730, Pending_hits = 3021, Reservation_fails = 48839
	L1D_cache_core[1]: Access = 28788, Miss = 20926, Miss_rate = 0.727, Pending_hits = 2998, Reservation_fails = 46473
	L1D_cache_core[2]: Access = 28820, Miss = 20890, Miss_rate = 0.725, Pending_hits = 2888, Reservation_fails = 45032
	L1D_cache_core[3]: Access = 28576, Miss = 21002, Miss_rate = 0.735, Pending_hits = 3035, Reservation_fails = 48140
	L1D_cache_core[4]: Access = 27490, Miss = 20207, Miss_rate = 0.735, Pending_hits = 2941, Reservation_fails = 46309
	L1D_cache_core[5]: Access = 30444, Miss = 22026, Miss_rate = 0.723, Pending_hits = 3131, Reservation_fails = 41694
	L1D_cache_core[6]: Access = 30468, Miss = 22148, Miss_rate = 0.727, Pending_hits = 3069, Reservation_fails = 46626
	L1D_cache_core[7]: Access = 28602, Miss = 20785, Miss_rate = 0.727, Pending_hits = 2903, Reservation_fails = 46936
	L1D_cache_core[8]: Access = 27849, Miss = 20316, Miss_rate = 0.730, Pending_hits = 2970, Reservation_fails = 41209
	L1D_cache_core[9]: Access = 27203, Miss = 19758, Miss_rate = 0.726, Pending_hits = 2913, Reservation_fails = 38874
	L1D_cache_core[10]: Access = 28095, Miss = 20792, Miss_rate = 0.740, Pending_hits = 2922, Reservation_fails = 46985
	L1D_cache_core[11]: Access = 31161, Miss = 22882, Miss_rate = 0.734, Pending_hits = 3139, Reservation_fails = 47556
	L1D_cache_core[12]: Access = 29050, Miss = 21194, Miss_rate = 0.730, Pending_hits = 3026, Reservation_fails = 50630
	L1D_cache_core[13]: Access = 32612, Miss = 24205, Miss_rate = 0.742, Pending_hits = 3401, Reservation_fails = 47966
	L1D_cache_core[14]: Access = 29603, Miss = 21485, Miss_rate = 0.726, Pending_hits = 2939, Reservation_fails = 42863
	L1D_total_cache_accesses = 439141
	L1D_total_cache_misses = 320801
	L1D_total_cache_miss_rate = 0.7305
	L1D_total_cache_pending_hits = 45296
	L1D_total_cache_reservation_fails = 686132
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 149953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 683861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 30084
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 310561
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 207355
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 34816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 113886
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 310561

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 609098
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 551
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 74212
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1334
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2694, 2352, 2384, 3080, 2205, 2778, 2394, 2215, 2633, 2309, 1756, 2717, 2654, 2298, 2028, 2111, 2570, 2170, 2506, 2338, 2611, 2212, 2880, 2110, 2631, 2487, 2537, 2436, 2277, 2379, 2382, 2171, 354, 343, 376, 354, 365, 387, 365, 354, 343, 354, 354, 365, 376, 354, 354, 365, 
gpgpu_n_tot_thrd_icount = 39149024
gpgpu_n_tot_w_icount = 1223407
gpgpu_n_stall_shd_mem = 530897
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 177120
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 348981
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 348981
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:513446	W0_Idle:274908	W0_Scoreboard:3544217	W1:315912	W2:140200	W3:89613	W4:69085	W5:51894	W6:30352	W7:19356	W8:9915	W9:4842	W10:2522	W11:1800	W12:1517	W13:2266	W14:2507	W15:3253	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
single_issue_nums: WS0:609701	WS1:613706	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1416960 {8:177120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28339200 {40:708480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177864 {8:147233,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1611 
max_icnt2mem_latency = 1112 
maxmrqlatency = 1225 
max_icnt2sh_latency = 401 
averagemflatency = 350 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 38 
avg_icnt2sh_latency = 86 
mrq_lat_table:21205 	8419 	5208 	5969 	19109 	9460 	7401 	4751 	1703 	195 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	324885 	360568 	168193 	2097 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	189734 	36086 	52739 	40672 	5064 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	112214 	83815 	51577 	52682 	342992 	211120 	1343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	229 	189 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        88       116       109        69        56        80        76        60        92       112       124       116        60        88        45        60 
dram[1]:       104        96        75       104        56        64        49        64        80        92       112       112        96        88        44        72 
dram[2]:        96       100        87       112        88        69        72        64        76       100       112       124        56        80        69        73 
dram[3]:       112        96        88        92        72        56        56        64        92       104       112       128        92       108        76        76 
dram[4]:        88       112        89        96        84        80        60        91        88       104       124       108       100        77        60        64 
dram[5]:       100       104       104       116        88        52        56        76        80        80       108       124        72        88        60        62 
maximum service time to same row:
dram[0]:      7423     11464     14781     11638     13862     12772      6400      8825     16019     14784     12993     25969     21828     14802      8165     14667 
dram[1]:     10363     16328     24645     12937     16797     22811     11317      8745     19059     19190     26386     26054     23333     14620     18071     14851 
dram[2]:     13061     11103     18325     13937     12842     11820      8301      9706     14645     20360     24017     26194     13272     17101     14236     17568 
dram[3]:     20097     12530     15294     11704     11633     14184     15190      6637     25802     25873     25990     25988     22216     14934     17371      9160 
dram[4]:     20834     21567     13750     14714     15792     15760     14926     16059     16809     25179     15753     26077     13937     22030     16118     22783 
dram[5]:     16156     13125      8087     16147     13393     14808     10535     19055     15639     21933     26090     26023     20167     22917     17354     10409 
average row accesses per activate:
dram[0]: 10.460784  9.761905 12.065789  9.971963  8.636364 10.673470  8.250000  7.177215 14.480000 15.744680 20.583334 37.277779 12.732142 13.111111  7.647059  9.552941 
dram[1]: 10.876405 12.565789 11.511905 11.897727  8.803419  9.657143  6.854167  7.429577 14.351851 16.567568 33.789474 25.703703 13.035714 14.160000  8.987342  8.670330 
dram[2]:  8.937500 10.438775 11.629630 12.317647  9.116072  8.793651  7.601398  6.841772 14.369565 17.200001 22.483871 35.421051 11.298508 14.673077  9.488372  8.907216 
dram[3]: 10.975610 11.265958 10.540230 14.084507  9.352942  9.617392  7.607408  7.219178 16.285715 15.750000 18.351351 20.514286 11.783334 12.655172  9.191011  8.954545 
dram[4]: 11.781610 12.971429 11.208791 13.676471 10.697675  8.644068  7.780822  7.936000 17.279070 18.421053 18.394737 30.299999 12.050000 12.910714  8.858586  7.666667 
dram[5]: 11.068966 12.934211 11.344086 14.194030 11.548780  8.543859  7.276316  8.192000 14.480000 14.945455 25.719999 27.520000 14.619047 11.500000 10.048193  8.741177 
average row locality = 83451/7687 = 10.856121
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        77        83        77        84        99       111       217       215        23        16        18         6        27        23        82        94 
dram[1]:        66        66        83        82        93        99       211       231        21        10         4        12        30        32        84        90 
dram[2]:        80        77        81        85       107       119       233       218        26        20        10         2        38        43        94        83 
dram[3]:        63        89        70        80        94       102       208       219         8         8        14        12        21        40        85        80 
dram[4]:        78        60        94        73        89       125       227       207        20        16        14         4        33        23        92        77 
dram[5]:        74        65        70        70       100       111       211       217        21        17         6         8        22        31        84        84 
total dram writes = 7398
bank skew: 233/2 = 116.50
chip skew: 1316/1191 = 1.10
average mf latency per bank:
dram[0]:      28239     31915     28493     29889     19968     19878      9349     12112    189830    206932    291845   1080445    195031    261252     23636     23798
dram[1]:      34381     37737     24275     31408     22433     24004     10216     10183    143767    303953   1387321    548485    182524    187840     21319     26829
dram[2]:      31851     29975     29601     25221     23022     17614     11253     10604    124843    156025    651507   2857545    165416    124556     23154     23335
dram[3]:      29261     24870     27101     25687     19720     20807      8935      9941    315921    375586    341942    490515    231363    127847     19385     23347
dram[4]:      32975     33171     26617     26392     25133     15155     11001      9298    170170    160099    481427   1250129    187383    194959     25045     19654
dram[5]:      29049     32295     27785     29382     18484     18941     10072      9672    136772    168116    840877    673297    224828    157498     21877     21353
maximum mf latency per bank:
dram[0]:       1279      1283      1553      1195      1199      1251      1436      1577      1149      1320      1213      1464      1100      1154      1099      1275
dram[1]:       1108      1330      1105      1235      1201      1168      1565      1583      1185      1159      1227      1265      1058      1177      1111      1244
dram[2]:       1237      1363      1249      1315      1246      1293      1495      1200      1314      1365      1244      1236      1249      1327      1157      1286
dram[3]:       1204      1202      1198      1206      1153      1240      1155      1386      1153      1303      1201      1126      1175      1097      1198      1301
dram[4]:       1383      1115      1213      1417      1143      1083      1276      1611      1328      1321      1180      1206      1205      1060      1450      1306
dram[5]:       1126      1339      1320      1321      1216      1412      1269      1343      1168      1295      1073      1337       956      1418      1182      1418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277701 n_nop=260342 n_act=1336 n_pre=1320 n_ref_event=0 n_req=14118 n_rd=13214 n_rd_L2_A=0 n_write=0 n_wr_bk=1567 bw_util=0.1065
n_activity=68808 dram_eff=0.4296
bk0: 1006a 267637i bk1: 964a 268639i bk2: 860a 267659i bk3: 996a 266449i bk4: 872a 266431i bk5: 964a 266827i bk6: 884a 264875i bk7: 988a 263845i bk8: 712a 272707i bk9: 732a 272961i bk10: 732a 273186i bk11: 668a 273827i bk12: 692a 271817i bk13: 692a 272859i bk14: 708a 267845i bk15: 744a 268661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905936
Row_Buffer_Locality_read = 0.934993
Row_Buffer_Locality_write = 0.481195
Bank_Level_Parallism = 2.814751
Bank_Level_Parallism_Col = 2.924129
Bank_Level_Parallism_Ready = 1.702904
write_to_read_ratio_blp_rw_average = 0.302648
GrpLevelPara = 1.858413 

BW Util details:
bwutil = 0.106453 
total_CMD = 277701 
util_bw = 29562 
Wasted_Col = 17001 
Wasted_Row = 7855 
Idle = 223283 

BW Util Bottlenecks: 
RCDc_limit = 7463 
RCDWRc_limit = 2150 
WTRc_limit = 1932 
RTWc_limit = 8036 
CCDLc_limit = 7643 
rwq = 0 
CCDLc_limit_alone = 6241 
WTRc_limit_alone = 1848 
RTWc_limit_alone = 6718 

Commands details: 
total_CMD = 277701 
n_nop = 260342 
Read = 13214 
Write = 0 
L2_Alloc = 0 
L2_WB = 1567 
n_act = 1336 
n_pre = 1320 
n_ref = 0 
n_req = 14118 
total_req = 14781 

Dual Bus Interface Util: 
issued_total_row = 2656 
issued_total_col = 14781 
Row_Bus_Util =  0.009564 
CoL_Bus_Util = 0.053226 
Either_Row_CoL_Bus_Util = 0.062510 
Issued_on_Two_Bus_Simul_Util = 0.000281 
issued_two_Eff = 0.004493 
queue_avg = 2.426041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42604
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277701 n_nop=260965 n_act=1264 n_pre=1248 n_ref_event=0 n_req=13684 n_rd=12812 n_rd_L2_A=0 n_write=0 n_wr_bk=1495 bw_util=0.103
n_activity=66628 dram_eff=0.4295
bk0: 908a 268438i bk1: 904a 269754i bk2: 904a 267571i bk3: 976a 267567i bk4: 952a 267542i bk5: 936a 267063i bk6: 856a 264537i bk7: 912a 265168i bk8: 764a 272577i bk9: 608a 273280i bk10: 640a 274000i bk11: 688a 273750i bk12: 708a 271410i bk13: 684a 272823i bk14: 648a 269071i bk15: 724a 269391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908068
Row_Buffer_Locality_read = 0.937559
Row_Buffer_Locality_write = 0.474771
Bank_Level_Parallism = 2.754476
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.635897
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.103039 
total_CMD = 277701 
util_bw = 28614 
Wasted_Col = 16449 
Wasted_Row = 7588 
Idle = 225050 

BW Util Bottlenecks: 
RCDc_limit = 6773 
RCDWRc_limit = 2022 
WTRc_limit = 1870 
RTWc_limit = 8748 
CCDLc_limit = 7615 
rwq = 0 
CCDLc_limit_alone = 6110 
WTRc_limit_alone = 1783 
RTWc_limit_alone = 7330 

Commands details: 
total_CMD = 277701 
n_nop = 260965 
Read = 12812 
Write = 0 
L2_Alloc = 0 
L2_WB = 1495 
n_act = 1264 
n_pre = 1248 
n_ref = 0 
n_req = 13684 
total_req = 14307 

Dual Bus Interface Util: 
issued_total_row = 2512 
issued_total_col = 14307 
Row_Bus_Util =  0.009046 
CoL_Bus_Util = 0.051519 
Either_Row_CoL_Bus_Util = 0.060266 
Issued_on_Two_Bus_Simul_Util = 0.000299 
issued_two_Eff = 0.004959 
queue_avg = 2.422170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42217
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277701 n_nop=260077 n_act=1362 n_pre=1346 n_ref_event=0 n_req=14315 n_rd=13372 n_rd_L2_A=0 n_write=0 n_wr_bk=1628 bw_util=0.108
n_activity=68580 dram_eff=0.4374
bk0: 936a 267916i bk1: 960a 268667i bk2: 880a 268056i bk3: 980a 267639i bk4: 936a 267291i bk5: 1012a 266014i bk6: 940a 262949i bk7: 936a 263667i bk8: 648a 273004i bk9: 764a 272462i bk10: 692a 273689i bk11: 672a 273721i bk12: 732a 271233i bk13: 732a 271388i bk14: 752a 268470i bk15: 800a 267445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905134
Row_Buffer_Locality_read = 0.935836
Row_Buffer_Locality_write = 0.469777
Bank_Level_Parallism = 2.857700
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.719383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.108030 
total_CMD = 277701 
util_bw = 30000 
Wasted_Col = 16907 
Wasted_Row = 7677 
Idle = 223117 

BW Util Bottlenecks: 
RCDc_limit = 7084 
RCDWRc_limit = 2139 
WTRc_limit = 2010 
RTWc_limit = 8570 
CCDLc_limit = 7685 
rwq = 0 
CCDLc_limit_alone = 6181 
WTRc_limit_alone = 1896 
RTWc_limit_alone = 7180 

Commands details: 
total_CMD = 277701 
n_nop = 260077 
Read = 13372 
Write = 0 
L2_Alloc = 0 
L2_WB = 1628 
n_act = 1362 
n_pre = 1346 
n_ref = 0 
n_req = 14315 
total_req = 15000 

Dual Bus Interface Util: 
issued_total_row = 2708 
issued_total_col = 15000 
Row_Bus_Util =  0.009751 
CoL_Bus_Util = 0.054015 
Either_Row_CoL_Bus_Util = 0.063464 
Issued_on_Two_Bus_Simul_Util = 0.000302 
issued_two_Eff = 0.004766 
queue_avg = 2.551647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55165
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277701 n_nop=260769 n_act=1291 n_pre=1275 n_ref_event=0 n_req=13838 n_rd=12988 n_rd_L2_A=0 n_write=0 n_wr_bk=1469 bw_util=0.1041
n_activity=66747 dram_eff=0.4332
bk0: 856a 270115i bk1: 992a 267604i bk2: 864a 269513i bk3: 932a 267749i bk4: 884a 268535i bk5: 1024a 266222i bk6: 896a 265113i bk7: 916a 263657i bk8: 680a 273283i bk9: 688a 273129i bk10: 672a 274089i bk11: 712a 273341i bk12: 692a 272949i bk13: 704a 271103i bk14: 752a 269265i bk15: 724a 268123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907140
Row_Buffer_Locality_read = 0.934786
Row_Buffer_Locality_write = 0.484706
Bank_Level_Parallism = 2.756293
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.549702
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.104119 
total_CMD = 277701 
util_bw = 28914 
Wasted_Col = 16444 
Wasted_Row = 7347 
Idle = 224996 

BW Util Bottlenecks: 
RCDc_limit = 7164 
RCDWRc_limit = 1869 
WTRc_limit = 1880 
RTWc_limit = 8847 
CCDLc_limit = 7736 
rwq = 0 
CCDLc_limit_alone = 6100 
WTRc_limit_alone = 1780 
RTWc_limit_alone = 7311 

Commands details: 
total_CMD = 277701 
n_nop = 260769 
Read = 12988 
Write = 0 
L2_Alloc = 0 
L2_WB = 1469 
n_act = 1291 
n_pre = 1275 
n_ref = 0 
n_req = 13838 
total_req = 14457 

Dual Bus Interface Util: 
issued_total_row = 2566 
issued_total_col = 14457 
Row_Bus_Util =  0.009240 
CoL_Bus_Util = 0.052060 
Either_Row_CoL_Bus_Util = 0.060972 
Issued_on_Two_Bus_Simul_Util = 0.000328 
issued_two_Eff = 0.005374 
queue_avg = 2.402382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40238
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277701 n_nop=260969 n_act=1241 n_pre=1225 n_ref_event=463904 n_req=13712 n_rd=12831 n_rd_L2_A=0 n_write=0 n_wr_bk=1522 bw_util=0.1034
n_activity=64066 dram_eff=0.4481
bk0: 964a 266775i bk1: 860a 269076i bk2: 940a 266690i bk3: 876a 267272i bk4: 852a 268360i bk5: 932a 266635i bk6: 979a 264522i bk7: 864a 264616i bk8: 732a 272730i bk9: 692a 272482i bk10: 692a 272934i bk11: 604a 273474i bk12: 700a 271575i bk13: 708a 271015i bk14: 800a 268179i bk15: 636a 270168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909933
Row_Buffer_Locality_read = 0.938508
Row_Buffer_Locality_write = 0.493757
Bank_Level_Parallism = 2.972430
Bank_Level_Parallism_Col = 3.065213
Bank_Level_Parallism_Ready = 1.769592
write_to_read_ratio_blp_rw_average = 0.308466
GrpLevelPara = 1.897294 

BW Util details:
bwutil = 0.103370 
total_CMD = 277701 
util_bw = 28706 
Wasted_Col = 15803 
Wasted_Row = 6812 
Idle = 226380 

BW Util Bottlenecks: 
RCDc_limit = 6425 
RCDWRc_limit = 1971 
WTRc_limit = 2222 
RTWc_limit = 8136 
CCDLc_limit = 7455 
rwq = 0 
CCDLc_limit_alone = 5990 
WTRc_limit_alone = 2109 
RTWc_limit_alone = 6784 

Commands details: 
total_CMD = 277701 
n_nop = 260969 
Read = 12831 
Write = 0 
L2_Alloc = 0 
L2_WB = 1522 
n_act = 1241 
n_pre = 1225 
n_ref = 463904 
n_req = 13712 
total_req = 14353 

Dual Bus Interface Util: 
issued_total_row = 2466 
issued_total_col = 14353 
Row_Bus_Util =  0.008880 
CoL_Bus_Util = 0.051685 
Either_Row_CoL_Bus_Util = 0.060252 
Issued_on_Two_Bus_Simul_Util = 0.000313 
issued_two_Eff = 0.005200 
queue_avg = 2.613876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61388
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277701 n_nop=260930 n_act=1231 n_pre=1215 n_ref_event=0 n_req=13784 n_rd=12924 n_rd_L2_A=0 n_write=0 n_wr_bk=1475 bw_util=0.1037
n_activity=64557 dram_eff=0.4461
bk0: 908a 268783i bk1: 936a 269028i bk2: 988a 268858i bk3: 900a 269139i bk4: 876a 266748i bk5: 888a 265943i bk6: 960a 263221i bk7: 884a 264570i bk8: 712a 272313i bk9: 812a 272474i bk10: 640a 274142i bk11: 684a 274095i bk12: 596a 272585i bk13: 688a 271873i bk14: 768a 268390i bk15: 684a 268498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911274
Row_Buffer_Locality_read = 0.939338
Row_Buffer_Locality_write = 0.489535
Bank_Level_Parallism = 2.885780
Bank_Level_Parallism_Col = 2.978946
Bank_Level_Parallism_Ready = 1.653902
write_to_read_ratio_blp_rw_average = 0.310986
GrpLevelPara = 1.937738 

BW Util details:
bwutil = 0.103701 
total_CMD = 277701 
util_bw = 28798 
Wasted_Col = 15542 
Wasted_Row = 7105 
Idle = 226256 

BW Util Bottlenecks: 
RCDc_limit = 6522 
RCDWRc_limit = 1938 
WTRc_limit = 1872 
RTWc_limit = 8786 
CCDLc_limit = 7644 
rwq = 0 
CCDLc_limit_alone = 5980 
WTRc_limit_alone = 1767 
RTWc_limit_alone = 7227 

Commands details: 
total_CMD = 277701 
n_nop = 260930 
Read = 12924 
Write = 0 
L2_Alloc = 0 
L2_WB = 1475 
n_act = 1231 
n_pre = 1215 
n_ref = 0 
n_req = 13784 
total_req = 14399 

Dual Bus Interface Util: 
issued_total_row = 2446 
issued_total_col = 14399 
Row_Bus_Util =  0.008808 
CoL_Bus_Util = 0.051851 
Either_Row_CoL_Bus_Util = 0.060392 
Issued_on_Two_Bus_Simul_Util = 0.000266 
issued_two_Eff = 0.004412 
queue_avg = 2.620307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62031

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75860, Miss = 7510, Miss_rate = 0.099, Pending_hits = 43, Reservation_fails = 456
L2_cache_bank[1]: Access = 72147, Miss = 7819, Miss_rate = 0.108, Pending_hits = 3, Reservation_fails = 2
L2_cache_bank[2]: Access = 71337, Miss = 7411, Miss_rate = 0.104, Pending_hits = 20, Reservation_fails = 105
L2_cache_bank[3]: Access = 71915, Miss = 7495, Miss_rate = 0.104, Pending_hits = 8, Reservation_fails = 2
L2_cache_bank[4]: Access = 71219, Miss = 7632, Miss_rate = 0.107, Pending_hits = 26, Reservation_fails = 209
L2_cache_bank[5]: Access = 70818, Miss = 7978, Miss_rate = 0.113, Pending_hits = 12, Reservation_fails = 6
L2_cache_bank[6]: Access = 70126, Miss = 7239, Miss_rate = 0.103, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[7]: Access = 70627, Miss = 7784, Miss_rate = 0.110, Pending_hits = 15, Reservation_fails = 2
L2_cache_bank[8]: Access = 71162, Miss = 7770, Miss_rate = 0.109, Pending_hits = 8, Reservation_fails = 6
L2_cache_bank[9]: Access = 69245, Miss = 7089, Miss_rate = 0.102, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[10]: Access = 71005, Miss = 7480, Miss_rate = 0.105, Pending_hits = 7, Reservation_fails = 1
L2_cache_bank[11]: Access = 70642, Miss = 7477, Miss_rate = 0.106, Pending_hits = 4, Reservation_fails = 4
L2_total_cache_accesses = 856103
L2_total_cache_misses = 90684
L2_total_cache_miss_rate = 0.1059
L2_total_cache_pending_hits = 166
L2_total_cache_reservation_fails = 795
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 538053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14211
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 47496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 52
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7957
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 599812
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 113938
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 35
L2_cache_data_port_util = 0.305
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=856103
icnt_total_pkts_simt_to_mem=324458
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.0185
	minimum = 5
	maximum = 407
Network latency average = 47.9856
	minimum = 5
	maximum = 364
Slowest packet = 1163902
Flit latency average = 47.9856
	minimum = 5
	maximum = 364
Slowest flit = 1163954
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.206059
	minimum = 0.159765 (at node 0)
	maximum = 0.803524 (at node 15)
Accepted packet rate average = 0.206059
	minimum = 0.162702 (at node 16)
	maximum = 0.764758 (at node 15)
Injected flit rate average = 0.206059
	minimum = 0.159765 (at node 0)
	maximum = 0.803524 (at node 15)
Accepted flit rate average= 0.206059
	minimum = 0.162702 (at node 16)
	maximum = 0.764758 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6187 (12 samples)
	minimum = 5 (12 samples)
	maximum = 139.75 (12 samples)
Network latency average = 19.7423 (12 samples)
	minimum = 5 (12 samples)
	maximum = 133.75 (12 samples)
Flit latency average = 19.7421 (12 samples)
	minimum = 5 (12 samples)
	maximum = 133.75 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.110378 (12 samples)
	minimum = 0.0626287 (12 samples)
	maximum = 0.308679 (12 samples)
Accepted packet rate average = 0.110378 (12 samples)
	minimum = 0.0724443 (12 samples)
	maximum = 0.275975 (12 samples)
Injected flit rate average = 0.110379 (12 samples)
	minimum = 0.0626315 (12 samples)
	maximum = 0.308679 (12 samples)
Accepted flit rate average = 0.110379 (12 samples)
	minimum = 0.0724484 (12 samples)
	maximum = 0.275975 (12 samples)
Injected packet size average = 1.00001 (12 samples)
Accepted packet size average = 1.00001 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 37 sec (997 sec)
gpgpu_simulation_rate = 16285 (inst/sec)
gpgpu_simulation_rate = 211 (cycle/sec)
gpgpu_silicon_slowdown = 3317535x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709eb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940fdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
kernel_stream_id = 1892
gpu_sim_cycle = 215414
gpu_sim_insn = 4557217
gpu_ipc =      21.1556
gpu_tot_sim_cycle = 425801
gpu_tot_sim_insn = 20793960
gpu_tot_ipc =      48.8349
gpu_tot_issued_cta = 1664
gpu_occupancy = 55.3447% 
gpu_tot_occupancy = 51.4362% 
max_total_param_size = 0
gpu_stall_dramfull = 665339
gpu_stall_icnt2sh    = 1119947
partiton_level_parallism =       2.1002
partiton_level_parallism_total  =       1.8244
partiton_level_parallism_util =       2.3779
partiton_level_parallism_util_total  =       2.3421
L2_BW  =     147.6313 GB/Sec
L2_BW_total  =     119.7239 GB/Sec
gpu_total_sim_rate=9538

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 918222
	L1I_total_cache_misses = 2331
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5887
L1D_cache:
	L1D_cache_core[0]: Access = 67069, Miss = 53950, Miss_rate = 0.804, Pending_hits = 6077, Reservation_fails = 189137
	L1D_cache_core[1]: Access = 66272, Miss = 53466, Miss_rate = 0.807, Pending_hits = 5972, Reservation_fails = 194901
	L1D_cache_core[2]: Access = 60941, Miss = 48519, Miss_rate = 0.796, Pending_hits = 5408, Reservation_fails = 177352
	L1D_cache_core[3]: Access = 64680, Miss = 52055, Miss_rate = 0.805, Pending_hits = 6023, Reservation_fails = 185178
	L1D_cache_core[4]: Access = 64017, Miss = 51632, Miss_rate = 0.807, Pending_hits = 5915, Reservation_fails = 185670
	L1D_cache_core[5]: Access = 67162, Miss = 53773, Miss_rate = 0.801, Pending_hits = 6088, Reservation_fails = 186721
	L1D_cache_core[6]: Access = 63014, Miss = 50083, Miss_rate = 0.795, Pending_hits = 5721, Reservation_fails = 178076
	L1D_cache_core[7]: Access = 60864, Miss = 48569, Miss_rate = 0.798, Pending_hits = 5477, Reservation_fails = 178339
	L1D_cache_core[8]: Access = 60903, Miss = 48906, Miss_rate = 0.803, Pending_hits = 5624, Reservation_fails = 176123
	L1D_cache_core[9]: Access = 64761, Miss = 52028, Miss_rate = 0.803, Pending_hits = 5924, Reservation_fails = 177572
	L1D_cache_core[10]: Access = 64063, Miss = 51719, Miss_rate = 0.807, Pending_hits = 5869, Reservation_fails = 186242
	L1D_cache_core[11]: Access = 64848, Miss = 51855, Miss_rate = 0.800, Pending_hits = 5795, Reservation_fails = 181412
	L1D_cache_core[12]: Access = 61725, Miss = 49407, Miss_rate = 0.800, Pending_hits = 5656, Reservation_fails = 182320
	L1D_cache_core[13]: Access = 70122, Miss = 56712, Miss_rate = 0.809, Pending_hits = 6492, Reservation_fails = 193141
	L1D_cache_core[14]: Access = 62378, Miss = 49806, Miss_rate = 0.798, Pending_hits = 5581, Reservation_fails = 172615
	L1D_total_cache_accesses = 962819
	L1D_total_cache_misses = 772480
	L1D_total_cache_miss_rate = 0.8023
	L1D_total_cache_pending_hits = 87622
	L1D_total_cache_reservation_fails = 2744799
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.085
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 472368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2742528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 72325
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 49152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 581901
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 601043
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 243876
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 581901

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2345313
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 604
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 396611
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1334
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3975, 3707, 3695, 4291, 3487, 3997, 3623, 3455, 3799, 3600, 3090, 3968, 4107, 3579, 3313, 3458, 3558, 3256, 3452, 3403, 3632, 3137, 4027, 3067, 3620, 3540, 3571, 3499, 3352, 3327, 3372, 3128, 354, 343, 376, 354, 365, 387, 365, 354, 343, 354, 354, 365, 376, 354, 354, 365, 
gpgpu_n_tot_thrd_icount = 55585056
gpgpu_n_tot_w_icount = 1737033
gpgpu_n_stall_shd_mem = 2677199
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 499535
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2117350
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2117350
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3821622	W0_Idle:297101	W0_Scoreboard:5911930	W1:392777	W2:190586	W3:134712	W4:108893	W5:83480	W6:55612	W7:38435	W8:23365	W9:17078	W10:13950	W11:14836	W12:16631	W13:20632	W14:20844	W15:24064	W16:21898	W17:18393	W18:13859	W19:8132	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
single_issue_nums: WS0:866660	WS1:870373	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3996280 {8:499535,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 79925600 {40:1998140,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2218384 {8:277298,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1630 
max_icnt2mem_latency = 1298 
maxmrqlatency = 1225 
max_icnt2sh_latency = 401 
averagemflatency = 388 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 103 
mrq_lat_table:54031 	20961 	14829 	12884 	47849 	18105 	12987 	7590 	2927 	299 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	603087 	1149472 	514639 	8270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	309103 	94365 	178926 	168209 	26022 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	130935 	112549 	92007 	128977 	1072633 	736528 	1839 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	248 	595 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128        68       112        76        60       128       124       144       128       128        88        56        60 
dram[1]:       128       128       100       104        85        84        77        64       132       128       136       132       132       128        65        72 
dram[2]:       128       128        87       113        88       109        72        76       128       128       157       168       120       128        69        73 
dram[3]:       128       128       128       128       116        84        84        64       128       132       128       132       104       128        76        79 
dram[4]:       128       128        89       128       100        80        60        91       124       124       140       128       120       109        60        68 
dram[5]:       128       128       128       116        88        84        64        76       128       128       128       144        72       100        68       103 
maximum service time to same row:
dram[0]:     17152     20071     17736     19700     35618     16653     14048      9566     26398     24554     29643     27492     21828     30647     17341     17908 
dram[1]:     21513     16328     24934     19919     25306     27202     13660      8745     41138     32247     28119     36285     43298     32133     32634     20660 
dram[2]:     19129     25127     18325     15944     16513     35304     10793     10362     39958     31641     32338     37113     22912     23575     25325     22147 
dram[3]:     24166     25475     23996     33142     28022     29901     15190     14840     25802     25873     35977     37275     22216     21398     19103     30069 
dram[4]:     20834     21567     15844     24972     31827     23029     14926     16059     39947     25179     29719     36928     21165     33394     22253     24236 
dram[5]:     19548     19445     26316     22215     18890     26821     10535     19055     18214     21933     26090     48298     20167     27919     17354     20120 
average row accesses per activate:
dram[0]:  8.819494  8.000000 10.678049  9.314177  8.190141  8.446366  7.634146  6.961194 17.526882 12.970803 29.117647 31.391304 12.528986 12.817518  8.264574  8.750000 
dram[1]:  8.817843  8.721189 10.480769 10.453745  8.505415  8.737037  6.704402  6.820122 14.834783 15.500000 30.844444 25.892857 14.032787 12.544118  9.257895  8.558558 
dram[2]:  8.613971  8.515571  9.714286  9.810484  8.612546  9.064151  6.948012  7.074534 16.129032 18.648352 28.920000 43.500000 12.525547 13.492308  8.817757  8.316456 
dram[3]:  8.858824  9.290566  9.580508 11.318408  8.339223  8.901099  7.180645  6.911392 15.219048 15.615385 25.781818 25.372881 11.075472 11.918919  8.972477  8.366072 
dram[4]:  9.164794  8.754513  9.412955 10.720589  8.830709  8.046823  7.177914  7.362712 16.603960 15.582524 22.121212 25.660378 12.571428 11.891891  8.311476  8.068808 
dram[5]:  8.830325  9.167883  9.807531 11.142132  8.350000  8.662921  6.859238  7.693380 12.614815 15.747747 28.740000 31.511110 12.641791 11.207792  9.142201  8.651376 
average row locality = 192494/19351 = 9.947496
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       228       238       228       237       286       293       497       506        74        86        26        24        82        73       234       241 
dram[1]:       210       221       236       225       263       285       480       507        72        53        24        28        85        78       230       241 
dram[2]:       237       233       224       233       267       292       521       503        72        58        20         6        73       100       245       239 
dram[3]:       223       240       223       226       275       286       493       490        63        58        28        26        70        92       240       206 
dram[4]:       230       233       244       206       274       322       520       482        87        57        32        24        74        75       239       224 
dram[5]:       233       224       219       208       282       305       505       498        84        84        15        20        74        87       210       222 
total dram writes = 19746
bank skew: 521/6 = 86.83
chip skew: 3353/3238 = 1.04
average mf latency per bank:
dram[0]:      25277     28578     25681     28035     18620     21455     10679     12536    117856     96310    739502    982548    238170    310203     22161     24687
dram[1]:      26007     30904     21758     29775     18982     22780     10487     12853     96211    164026    716599    885247    206578    301833     19505     25646
dram[2]:      23183     23026     24051     22640     19438     17624      9857     10418     93606    122556    874347   3062260    238531    166897     19417     19937
dram[3]:      22084     21530     21577     22098     17579     17790      9559     10301    100899    118585    578880    702964    237910    174413     17959     22517
dram[4]:      29945     22753     27422     24247     23152     15597     12254     10444     99522    120144    757822    758055    316125    216798     25437     19437
dram[5]:      27965     22708     28256     23432     20882     16290     11821      9673     97919     78900   1488120    871964    300667    179353     26752     19324
maximum mf latency per bank:
dram[0]:       1279      1302      1553      1370      1414      1352      1436      1577      1295      1326      1237      1464      1294      1320      1246      1284
dram[1]:       1406      1381      1265      1421      1303      1498      1565      1583      1372      1485      1259      1516      1318      1391      1454      1397
dram[2]:       1253      1363      1288      1607      1284      1363      1495      1277      1314      1365      1347      1251      1249      1327      1286      1286
dram[3]:       1425      1445      1384      1206      1432      1299      1432      1386      1312      1303      1210      1258      1311      1310      1434      1301
dram[4]:       1508      1184      1449      1417      1506      1617      1405      1611      1630      1385      1467      1361      1447      1104      1450      1419
dram[5]:       1282      1411      1568      1404      1384      1561      1461      1425      1461      1295      1367      1337      1313      1543      1532      1472
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562047 n_nop=521313 n_act=3316 n_pre=3300 n_ref_event=0 n_req=32548 n_rd=29942 n_rd_L2_A=0 n_write=0 n_wr_bk=4336 bw_util=0.122
n_activity=173711 dram_eff=0.3947
bk0: 2254a 540384i bk1: 2324a 538889i bk2: 2008a 540910i bk3: 2220a 539507i bk4: 2080a 537882i bk5: 2196a 538561i bk6: 1848a 537573i bk7: 1968a 535099i bk8: 1592a 552512i bk9: 1732a 550560i bk10: 1472a 554381i bk11: 1432a 554625i bk12: 1668a 550043i bk13: 1704a 550606i bk14: 1648a 544186i bk15: 1796a 542435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898365
Row_Buffer_Locality_read = 0.932436
Row_Buffer_Locality_write = 0.506907
Bank_Level_Parallism = 2.343179
Bank_Level_Parallism_Col = 2.399353
Bank_Level_Parallism_Ready = 1.502640
write_to_read_ratio_blp_rw_average = 0.311730
GrpLevelPara = 1.615818 

BW Util details:
bwutil = 0.121976 
total_CMD = 562047 
util_bw = 68556 
Wasted_Col = 46956 
Wasted_Row = 21506 
Idle = 425029 

BW Util Bottlenecks: 
RCDc_limit = 18609 
RCDWRc_limit = 6233 
WTRc_limit = 5387 
RTWc_limit = 20727 
CCDLc_limit = 21770 
rwq = 0 
CCDLc_limit_alone = 17328 
WTRc_limit_alone = 5086 
RTWc_limit_alone = 16586 

Commands details: 
total_CMD = 562047 
n_nop = 521313 
Read = 29942 
Write = 0 
L2_Alloc = 0 
L2_WB = 4336 
n_act = 3316 
n_pre = 3300 
n_ref = 0 
n_req = 32548 
total_req = 34278 

Dual Bus Interface Util: 
issued_total_row = 6616 
issued_total_col = 34278 
Row_Bus_Util =  0.011771 
CoL_Bus_Util = 0.060988 
Either_Row_CoL_Bus_Util = 0.072474 
Issued_on_Two_Bus_Simul_Util = 0.000285 
issued_two_Eff = 0.003928 
queue_avg = 2.236911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23691
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562047 n_nop=522746 n_act=3158 n_pre=3142 n_ref_event=0 n_req=31526 n_rd=29040 n_rd_L2_A=0 n_write=0 n_wr_bk=4135 bw_util=0.1181
n_activity=166187 dram_eff=0.3992
bk0: 2176a 540653i bk1: 2156a 541978i bk2: 1996a 541911i bk3: 2172a 540938i bk4: 2120a 539816i bk5: 2120a 538849i bk6: 1804a 536272i bk7: 1896a 537090i bk8: 1668a 551182i bk9: 1520a 551889i bk10: 1376a 554768i bk11: 1436a 554622i bk12: 1652a 548681i bk13: 1640a 550710i bk14: 1588a 544660i bk15: 1720a 545111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900019
Row_Buffer_Locality_read = 0.934298
Row_Buffer_Locality_write = 0.499598
Bank_Level_Parallism = 2.371181
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.487298
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.118051 
total_CMD = 562047 
util_bw = 66350 
Wasted_Col = 44444 
Wasted_Row = 19683 
Idle = 431570 

BW Util Bottlenecks: 
RCDc_limit = 17095 
RCDWRc_limit = 5783 
WTRc_limit = 4965 
RTWc_limit = 21240 
CCDLc_limit = 21097 
rwq = 0 
CCDLc_limit_alone = 16676 
WTRc_limit_alone = 4711 
RTWc_limit_alone = 17073 

Commands details: 
total_CMD = 562047 
n_nop = 522746 
Read = 29040 
Write = 0 
L2_Alloc = 0 
L2_WB = 4135 
n_act = 3158 
n_pre = 3142 
n_ref = 0 
n_req = 31526 
total_req = 33175 

Dual Bus Interface Util: 
issued_total_row = 6300 
issued_total_col = 33175 
Row_Bus_Util =  0.011209 
CoL_Bus_Util = 0.059025 
Either_Row_CoL_Bus_Util = 0.069925 
Issued_on_Two_Bus_Simul_Util = 0.000310 
issued_two_Eff = 0.004427 
queue_avg = 2.179739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.17974
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562047 n_nop=521877 n_act=3215 n_pre=3199 n_ref_event=0 n_req=32217 n_rd=29624 n_rd_L2_A=0 n_write=0 n_wr_bk=4286 bw_util=0.1207
n_activity=169138 dram_eff=0.401
bk0: 2140a 541305i bk1: 2252a 541002i bk2: 2064a 541102i bk3: 2232a 540083i bk4: 2084a 538851i bk5: 2152a 538567i bk6: 1920a 533738i bk7: 1916a 535156i bk8: 1464a 552289i bk9: 1668a 551961i bk10: 1436a 554862i bk11: 1476a 554895i bk12: 1664a 550501i bk13: 1676a 549240i bk14: 1700a 543452i bk15: 1780a 542501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900332
Row_Buffer_Locality_read = 0.934445
Row_Buffer_Locality_write = 0.510605
Bank_Level_Parallism = 2.391941
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.526077
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.120666 
total_CMD = 562047 
util_bw = 67820 
Wasted_Col = 45465 
Wasted_Row = 20361 
Idle = 428401 

BW Util Bottlenecks: 
RCDc_limit = 17461 
RCDWRc_limit = 5946 
WTRc_limit = 5222 
RTWc_limit = 20885 
CCDLc_limit = 21096 
rwq = 0 
CCDLc_limit_alone = 16655 
WTRc_limit_alone = 4875 
RTWc_limit_alone = 16791 

Commands details: 
total_CMD = 562047 
n_nop = 521877 
Read = 29624 
Write = 0 
L2_Alloc = 0 
L2_WB = 4286 
n_act = 3215 
n_pre = 3199 
n_ref = 0 
n_req = 32217 
total_req = 33910 

Dual Bus Interface Util: 
issued_total_row = 6414 
issued_total_col = 33910 
Row_Bus_Util =  0.011412 
CoL_Bus_Util = 0.060333 
Either_Row_CoL_Bus_Util = 0.071471 
Issued_on_Two_Bus_Simul_Util = 0.000274 
issued_two_Eff = 0.003834 
queue_avg = 2.272239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27224
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562047 n_nop=522214 n_act=3217 n_pre=3201 n_ref_event=0 n_req=31949 n_rd=29428 n_rd_L2_A=0 n_write=0 n_wr_bk=4164 bw_util=0.1195
n_activity=168521 dram_eff=0.3987
bk0: 2080a 543115i bk1: 2252a 540894i bk2: 2068a 542605i bk3: 2088a 541959i bk4: 2132a 540524i bk5: 2192a 538568i bk6: 1876a 536858i bk7: 1848a 535896i bk8: 1564a 551844i bk9: 1592a 552087i bk10: 1404a 554914i bk11: 1484a 554145i bk12: 1700a 551298i bk13: 1688a 547427i bk14: 1760a 542917i bk15: 1700a 543510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899496
Row_Buffer_Locality_read = 0.932921
Row_Buffer_Locality_write = 0.509322
Bank_Level_Parallism = 2.331378
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.424173
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.119534 
total_CMD = 562047 
util_bw = 67184 
Wasted_Col = 45700 
Wasted_Row = 20138 
Idle = 429025 

BW Util Bottlenecks: 
RCDc_limit = 17904 
RCDWRc_limit = 5856 
WTRc_limit = 5099 
RTWc_limit = 22077 
CCDLc_limit = 21520 
rwq = 0 
CCDLc_limit_alone = 16866 
WTRc_limit_alone = 4767 
RTWc_limit_alone = 17755 

Commands details: 
total_CMD = 562047 
n_nop = 522214 
Read = 29428 
Write = 0 
L2_Alloc = 0 
L2_WB = 4164 
n_act = 3217 
n_pre = 3201 
n_ref = 0 
n_req = 31949 
total_req = 33592 

Dual Bus Interface Util: 
issued_total_row = 6418 
issued_total_col = 33592 
Row_Bus_Util =  0.011419 
CoL_Bus_Util = 0.059767 
Either_Row_CoL_Bus_Util = 0.070871 
Issued_on_Two_Bus_Simul_Util = 0.000315 
issued_two_Eff = 0.004444 
queue_avg = 2.196457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19646
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562047 n_nop=522089 n_act=3248 n_pre=3232 n_ref_event=463904 n_req=31954 n_rd=29339 n_rd_L2_A=0 n_write=0 n_wr_bk=4322 bw_util=0.1198
n_activity=169076 dram_eff=0.3982
bk0: 2244a 539303i bk1: 2224a 540625i bk2: 2104a 539702i bk3: 2024a 541220i bk4: 2016a 540301i bk5: 2132a 538114i bk6: 1971a 536024i bk7: 1840a 537936i bk8: 1632a 551056i bk9: 1572a 551465i bk10: 1444a 553507i bk11: 1348a 553880i bk12: 1692a 549373i bk13: 1700a 549118i bk14: 1820a 543014i bk15: 1576a 545304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898542
Row_Buffer_Locality_read = 0.933092
Row_Buffer_Locality_write = 0.510899
Bank_Level_Parallism = 2.383382
Bank_Level_Parallism_Col = 2.439247
Bank_Level_Parallism_Ready = 1.542131
write_to_read_ratio_blp_rw_average = 0.313325
GrpLevelPara = 1.641804 

BW Util details:
bwutil = 0.119780 
total_CMD = 562047 
util_bw = 67322 
Wasted_Col = 45710 
Wasted_Row = 20724 
Idle = 428291 

BW Util Bottlenecks: 
RCDc_limit = 17776 
RCDWRc_limit = 6071 
WTRc_limit = 5453 
RTWc_limit = 21082 
CCDLc_limit = 21283 
rwq = 0 
CCDLc_limit_alone = 16913 
WTRc_limit_alone = 5151 
RTWc_limit_alone = 17014 

Commands details: 
total_CMD = 562047 
n_nop = 522089 
Read = 29339 
Write = 0 
L2_Alloc = 0 
L2_WB = 4322 
n_act = 3248 
n_pre = 3232 
n_ref = 463904 
n_req = 31954 
total_req = 33661 

Dual Bus Interface Util: 
issued_total_row = 6480 
issued_total_col = 33661 
Row_Bus_Util =  0.011529 
CoL_Bus_Util = 0.059890 
Either_Row_CoL_Bus_Util = 0.071094 
Issued_on_Two_Bus_Simul_Util = 0.000326 
issued_two_Eff = 0.004580 
queue_avg = 2.318039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562047 n_nop=521799 n_act=3235 n_pre=3219 n_ref_event=0 n_req=32300 n_rd=29699 n_rd_L2_A=0 n_write=0 n_wr_bk=4253 bw_util=0.1208
n_activity=170087 dram_eff=0.3992
bk0: 2243a 540510i bk1: 2316a 539863i bk2: 2144a 542164i bk3: 2028a 541892i bk4: 2088a 537414i bk5: 2060a 537227i bk6: 1980a 534640i bk7: 1860a 536771i bk8: 1656a 550415i bk9: 1704a 551230i bk10: 1428a 555089i bk11: 1408a 555173i bk12: 1628a 549120i bk13: 1648a 548433i bk14: 1808a 542907i bk15: 1700a 543474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900093
Row_Buffer_Locality_read = 0.934139
Row_Buffer_Locality_write = 0.511342
Bank_Level_Parallism = 2.407526
Bank_Level_Parallism_Col = 2.465057
Bank_Level_Parallism_Ready = 1.487828
write_to_read_ratio_blp_rw_average = 0.323344
GrpLevelPara = 1.654742 

BW Util details:
bwutil = 0.120816 
total_CMD = 562047 
util_bw = 67904 
Wasted_Col = 45631 
Wasted_Row = 20663 
Idle = 427849 

BW Util Bottlenecks: 
RCDc_limit = 17627 
RCDWRc_limit = 6040 
WTRc_limit = 5121 
RTWc_limit = 23045 
CCDLc_limit = 22044 
rwq = 0 
CCDLc_limit_alone = 16986 
WTRc_limit_alone = 4813 
RTWc_limit_alone = 18295 

Commands details: 
total_CMD = 562047 
n_nop = 521799 
Read = 29699 
Write = 0 
L2_Alloc = 0 
L2_WB = 4253 
n_act = 3235 
n_pre = 3219 
n_ref = 0 
n_req = 32300 
total_req = 33952 

Dual Bus Interface Util: 
issued_total_row = 6454 
issued_total_col = 33952 
Row_Bus_Util =  0.011483 
CoL_Bus_Util = 0.060408 
Either_Row_CoL_Bus_Util = 0.071610 
Issued_on_Two_Bus_Simul_Util = 0.000281 
issued_two_Eff = 0.003926 
queue_avg = 2.304017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30402

========= L2 cache stats =========
L2_cache_bank[0]: Access = 193551, Miss = 17322, Miss_rate = 0.089, Pending_hits = 51, Reservation_fails = 462
L2_cache_bank[1]: Access = 192377, Miss = 18281, Miss_rate = 0.095, Pending_hits = 8, Reservation_fails = 9
L2_cache_bank[2]: Access = 188221, Miss = 17074, Miss_rate = 0.091, Pending_hits = 23, Reservation_fails = 110
L2_cache_bank[3]: Access = 191847, Miss = 17393, Miss_rate = 0.091, Pending_hits = 16, Reservation_fails = 4
L2_cache_bank[4]: Access = 188525, Miss = 17260, Miss_rate = 0.092, Pending_hits = 31, Reservation_fails = 212
L2_cache_bank[5]: Access = 188405, Miss = 17990, Miss_rate = 0.095, Pending_hits = 24, Reservation_fails = 9
L2_cache_bank[6]: Access = 187856, Miss = 17273, Miss_rate = 0.092, Pending_hits = 22, Reservation_fails = 6
L2_cache_bank[7]: Access = 187631, Miss = 17587, Miss_rate = 0.094, Pending_hits = 22, Reservation_fails = 3
L2_cache_bank[8]: Access = 191637, Miss = 17816, Miss_rate = 0.093, Pending_hits = 19, Reservation_fails = 10
L2_cache_bank[9]: Access = 186739, Miss = 17071, Miss_rate = 0.091, Pending_hits = 11, Reservation_fails = 8
L2_cache_bank[10]: Access = 190836, Miss = 17804, Miss_rate = 0.093, Pending_hits = 11, Reservation_fails = 4
L2_cache_bank[11]: Access = 188203, Miss = 17459, Miss_rate = 0.093, Pending_hits = 19, Reservation_fails = 12
L2_total_cache_accesses = 2275828
L2_total_cache_misses = 210330
L2_total_cache_miss_rate = 0.0924
L2_total_cache_pending_hits = 257
L2_total_cache_reservation_fails = 849
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1728748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 86
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 123330
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 86
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211131
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 20180
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1889472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 244003
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 89
L2_cache_data_port_util = 0.406
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=2275828
icnt_total_pkts_simt_to_mem=776938
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 90.075
	minimum = 5
	maximum = 619
Network latency average = 81.5126
	minimum = 5
	maximum = 619
Slowest packet = 1412355
Flit latency average = 81.5104
	minimum = 5
	maximum = 619
Slowest flit = 1412424
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.321883
	minimum = 0.128464 (at node 2)
	maximum = 0.559272 (at node 23)
Accepted packet rate average = 0.321883
	minimum = 0.172746 (at node 22)
	maximum = 0.475424 (at node 1)
Injected flit rate average = 0.321896
	minimum = 0.128483 (at node 2)
	maximum = 0.559272 (at node 23)
Accepted flit rate average= 0.321896
	minimum = 0.172765 (at node 22)
	maximum = 0.475424 (at node 1)
Injected packet length average = 1.00004
Accepted packet length average = 1.00004
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.9615 (13 samples)
	minimum = 5 (13 samples)
	maximum = 176.615 (13 samples)
Network latency average = 24.4939 (13 samples)
	minimum = 5 (13 samples)
	maximum = 171.077 (13 samples)
Flit latency average = 24.4935 (13 samples)
	minimum = 5 (13 samples)
	maximum = 171.077 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.126648 (13 samples)
	minimum = 0.067693 (13 samples)
	maximum = 0.327955 (13 samples)
Accepted packet rate average = 0.126648 (13 samples)
	minimum = 0.0801598 (13 samples)
	maximum = 0.291317 (13 samples)
Injected flit rate average = 0.12665 (13 samples)
	minimum = 0.067697 (13 samples)
	maximum = 0.327955 (13 samples)
Accepted flit rate average = 0.12665 (13 samples)
	minimum = 0.0801651 (13 samples)
	maximum = 0.291317 (13 samples)
Injected packet size average = 1.00002 (13 samples)
Accepted packet size average = 1.00002 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 20 sec (2180 sec)
gpgpu_simulation_rate = 9538 (inst/sec)
gpgpu_simulation_rate = 195 (cycle/sec)
gpgpu_silicon_slowdown = 3589743x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709e3c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940ffa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
kernel_stream_id = 1892
gpu_sim_cycle = 3437
gpu_sim_insn = 1323702
gpu_ipc =     385.1330
gpu_tot_sim_cycle = 429238
gpu_tot_sim_insn = 22117662
gpu_tot_ipc =      51.5277
gpu_tot_issued_cta = 1792
gpu_occupancy = 79.8865% 
gpu_tot_occupancy = 51.6786% 
max_total_param_size = 0
gpu_stall_dramfull = 665339
gpu_stall_icnt2sh    = 1119948
partiton_level_parallism =       2.5324
partiton_level_parallism_total  =       1.8300
partiton_level_parallism_util =       3.0583
partiton_level_parallism_util_total  =       2.3482
L2_BW  =      66.7373 GB/Sec
L2_BW_total  =     119.2996 GB/Sec
gpu_total_sim_rate=10039

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 948942
	L1I_total_cache_misses = 2331
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5887
L1D_cache:
	L1D_cache_core[0]: Access = 67789, Miss = 54526, Miss_rate = 0.804, Pending_hits = 6185, Reservation_fails = 189137
	L1D_cache_core[1]: Access = 66912, Miss = 53978, Miss_rate = 0.807, Pending_hits = 6068, Reservation_fails = 194901
	L1D_cache_core[2]: Access = 61661, Miss = 49095, Miss_rate = 0.796, Pending_hits = 5515, Reservation_fails = 177517
	L1D_cache_core[3]: Access = 65400, Miss = 52631, Miss_rate = 0.805, Pending_hits = 6131, Reservation_fails = 185243
	L1D_cache_core[4]: Access = 64657, Miss = 52144, Miss_rate = 0.806, Pending_hits = 6011, Reservation_fails = 185875
	L1D_cache_core[5]: Access = 67882, Miss = 54349, Miss_rate = 0.801, Pending_hits = 6195, Reservation_fails = 186774
	L1D_cache_core[6]: Access = 63734, Miss = 50659, Miss_rate = 0.795, Pending_hits = 5829, Reservation_fails = 178162
	L1D_cache_core[7]: Access = 61584, Miss = 49145, Miss_rate = 0.798, Pending_hits = 5585, Reservation_fails = 178413
	L1D_cache_core[8]: Access = 61543, Miss = 49418, Miss_rate = 0.803, Pending_hits = 5720, Reservation_fails = 176224
	L1D_cache_core[9]: Access = 65481, Miss = 52604, Miss_rate = 0.803, Pending_hits = 6032, Reservation_fails = 177572
	L1D_cache_core[10]: Access = 64703, Miss = 52231, Miss_rate = 0.807, Pending_hits = 5965, Reservation_fails = 186261
	L1D_cache_core[11]: Access = 65488, Miss = 52367, Miss_rate = 0.800, Pending_hits = 5891, Reservation_fails = 181412
	L1D_cache_core[12]: Access = 62365, Miss = 49919, Miss_rate = 0.800, Pending_hits = 5752, Reservation_fails = 182320
	L1D_cache_core[13]: Access = 70762, Miss = 57224, Miss_rate = 0.809, Pending_hits = 6588, Reservation_fails = 193328
	L1D_cache_core[14]: Access = 63098, Miss = 50382, Miss_rate = 0.798, Pending_hits = 5689, Reservation_fails = 172708
	L1D_total_cache_accesses = 973059
	L1D_total_cache_misses = 780672
	L1D_total_cache_miss_rate = 0.8023
	L1D_total_cache_pending_hits = 89156
	L1D_total_cache_reservation_fails = 2745847
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.084
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 73859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 472880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2742573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 73859
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 248964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 612621
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 603091
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 59392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 252068
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 612621

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2345313
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 649
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 396611
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2337
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4062, 3794, 3782, 4378, 3574, 4084, 3710, 3542, 3886, 3687, 3177, 4055, 4194, 3666, 3400, 3545, 3645, 3343, 3539, 3490, 3719, 3224, 4114, 3154, 3707, 3627, 3658, 3586, 3439, 3414, 3459, 3215, 441, 430, 463, 441, 452, 474, 452, 441, 430, 441, 441, 452, 463, 441, 441, 452, 
gpgpu_n_tot_thrd_icount = 57485600
gpgpu_n_tot_w_icount = 1796425
gpgpu_n_stall_shd_mem = 2677207
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500047
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2117358
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2117358
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3827511	W0_Idle:306906	W0_Scoreboard:5937968	W1:392777	W2:190608	W3:134723	W4:109058	W5:84019	W6:56624	W7:40107	W8:25994	W9:20103	W10:17217	W11:17927	W12:19348	W13:22458	W14:22054	W15:24801	W16:22228	W17:18569	W18:13936	W19:8154	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
single_issue_nums: WS0:896356	WS1:900069	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000376 {8:500047,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 80007520 {40:2000188,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2283920 {8:285490,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1630 
max_icnt2mem_latency = 1298 
maxmrqlatency = 1225 
max_icnt2sh_latency = 401 
averagemflatency = 388 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 103 
mrq_lat_table:54538 	21290 	14974 	13004 	47906 	18107 	12987 	7590 	2927 	299 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	608910 	1153308 	515220 	8270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	312098 	96610 	180959 	169614 	26048 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	136042 	115153 	92298 	130885 	1072963 	736528 	1839 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	252 	598 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128        68       112        76        60       128       124       152       160       128        88        56        60 
dram[1]:       128       128       100       104        85        84        77        64       132       128       136       132       132       128        65        72 
dram[2]:       128       128        87       113        88       109        72        76       128       128       157       168       120       128        69        73 
dram[3]:       128       128       128       128       116        84        84        64       128       132       140       132       104       128        76        79 
dram[4]:       128       128        89       128       100        80        60        91       124       124       140       128       120       109        60        68 
dram[5]:       128       128       128       116        88        84        64        76       128       128       152       144        72       100        68       103 
maximum service time to same row:
dram[0]:     17152     20071     17736     19700     35618     16653     14048      9566     26398     24554     29643     27492     21828     30647     17341     17908 
dram[1]:     21513     16328     24934     19919     25306     27202     13660      8745     41138     32247     28119     36285     43298     32133     32634     20660 
dram[2]:     19129     25127     18325     15944     16513     35304     10793     10362     39958     31641     32338     37113     22912     23575     25325     22147 
dram[3]:     24166     25475     23996     33142     28022     29901     15190     14840     25802     25873     35977     37275     22216     21398     19103     30069 
dram[4]:     20834     21567     15844     24972     31827     23029     14926     16059     39947     25179     29719     36928     21165     33394     22253     24236 
dram[5]:     19548     19445     26316     22215     18890     26821     10535     19055     18214     21933     26090     48298     20167     27919     17354     20120 
average row accesses per activate:
dram[0]:  8.819494  8.000000 10.631068  9.293893  8.190141  8.446366  7.634146  6.961194 18.301075 13.583941 28.865385 31.234043 12.528986 12.817518  8.278027  8.724891 
dram[1]:  8.817843  8.721189 10.490385 10.412281  8.509026  8.737037  6.704402  6.820122 15.460870 16.059999 30.869566 25.929825 14.032787 12.544118  9.225131  8.567568 
dram[2]:  8.613971  8.515571  9.689655  9.775101  8.612546  9.064151  6.948012  7.074534 16.860214 19.307692 28.666666 42.485714 12.525547 13.492308  8.822430  8.316456 
dram[3]:  8.858824  9.290566  9.580508 11.318408  8.339223  8.901099  7.180645  6.911392 15.867925 16.152382 25.821428 25.283333 11.075472 11.918919  8.977064  8.388392 
dram[4]:  9.164794  8.754513  9.387096 10.678049  8.830709  8.046823  7.177914  7.362712 17.396040 16.126213 22.149254 26.037735 12.571428 11.891891  8.311476  8.036530 
dram[5]:  8.830325  9.167883  9.807531 11.152285  8.350000  8.662921  6.859238  7.693380 13.139706 16.432432 28.490196 31.260870 12.641791 11.207792  9.142201  8.669724 
average row locality = 193654/19375 = 9.995045
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       228       238       230       240       286       293       497       506        74        86        26        24        82        73       237       245 
dram[1]:       210       221       238       226       265       285       480       507        72        53        24        28        85        78       235       241 
dram[2]:       237       233       228       235       267       292       521       503        72        58        20         6        73       100       246       239 
dram[3]:       223       240       223       226       275       286       493       490        63        58        28        26        70        92       241       211 
dram[4]:       230       233       247       208       274       322       520       482        87        57        32        24        74        75       239       225 
dram[5]:       233       224       219       210       282       305       505       498        84        84        15        20        74        87       210       226 
total dram writes = 19793
bank skew: 521/6 = 86.83
chip skew: 3365/3245 = 1.04
average mf latency per bank:
dram[0]:      25277     28578     25458     27684     18663     21490     10763     12597    128355     97052    741489    984327    238493    310452     21880     24284
dram[1]:      26007     30904     21576     29644     18887     22825     10559     12912     97207    165198    718564    886667    206841    302088     19090     25646
dram[2]:      23183     23026     23629     22448     19478     17667      9913     10480     94505    123672    876427   3069824    238783    167080     19338     19937
dram[3]:      22084     21530     21577     22098     17624     17848      9615     10368    101915    119778    580524    704776    238171    174614     17884     21983
dram[4]:      29945     22753     27089     24014     23187     15641     12311     10504    100335    121201    759177    759787    316376    217012     25437     19350
dram[5]:      27965     22708     28256     23209     20929     16336     11888      9728     98765     79694   1491289    874074    300946    179541     26752     18982
maximum mf latency per bank:
dram[0]:       1279      1302      1553      1370      1414      1352      1436      1577      1295      1326      1237      1464      1294      1320      1246      1284
dram[1]:       1406      1381      1265      1421      1303      1498      1565      1583      1372      1485      1259      1516      1318      1391      1454      1397
dram[2]:       1253      1363      1288      1607      1284      1363      1495      1277      1314      1365      1347      1251      1249      1327      1286      1286
dram[3]:       1425      1445      1384      1206      1432      1299      1432      1386      1312      1303      1210      1258      1311      1310      1434      1301
dram[4]:       1508      1184      1449      1417      1506      1617      1405      1611      1630      1385      1467      1361      1447      1104      1450      1419
dram[5]:       1282      1411      1568      1404      1384      1561      1461      1425      1461      1295      1367      1337      1313      1543      1532      1472
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=566583 n_nop=525626 n_act=3321 n_pre=3305 n_ref_event=0 n_req=32755 n_rd=30138 n_rd_L2_A=0 n_write=0 n_wr_bk=4353 bw_util=0.1218
n_activity=174742 dram_eff=0.3948
bk0: 2254a 544917i bk1: 2324a 543422i bk2: 2008a 545423i bk3: 2220a 543988i bk4: 2080a 542418i bk5: 2196a 543098i bk6: 1848a 542111i bk7: 1968a 539637i bk8: 1664a 556907i bk9: 1816a 554929i bk10: 1488a 558869i bk11: 1456a 559101i bk12: 1668a 554576i bk13: 1704a 555140i bk14: 1648a 548718i bk15: 1796a 546944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898855
Row_Buffer_Locality_read = 0.932809
Row_Buffer_Locality_write = 0.507833
Bank_Level_Parallism = 2.338312
Bank_Level_Parallism_Col = 2.393819
Bank_Level_Parallism_Ready = 1.499668
write_to_read_ratio_blp_rw_average = 0.310820
GrpLevelPara = 1.614071 

BW Util details:
bwutil = 0.121751 
total_CMD = 566583 
util_bw = 68982 
Wasted_Col = 47109 
Wasted_Row = 21562 
Idle = 428930 

BW Util Bottlenecks: 
RCDc_limit = 18624 
RCDWRc_limit = 6254 
WTRc_limit = 5387 
RTWc_limit = 20739 
CCDLc_limit = 21880 
rwq = 0 
CCDLc_limit_alone = 17438 
WTRc_limit_alone = 5086 
RTWc_limit_alone = 16598 

Commands details: 
total_CMD = 566583 
n_nop = 525626 
Read = 30138 
Write = 0 
L2_Alloc = 0 
L2_WB = 4353 
n_act = 3321 
n_pre = 3305 
n_ref = 0 
n_req = 32755 
total_req = 34491 

Dual Bus Interface Util: 
issued_total_row = 6626 
issued_total_col = 34491 
Row_Bus_Util =  0.011695 
CoL_Bus_Util = 0.060875 
Either_Row_CoL_Bus_Util = 0.072288 
Issued_on_Two_Bus_Simul_Util = 0.000282 
issued_two_Eff = 0.003907 
queue_avg = 2.220435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22044
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=566583 n_nop=527072 n_act=3162 n_pre=3146 n_ref_event=0 n_req=31723 n_rd=29228 n_rd_L2_A=0 n_write=0 n_wr_bk=4149 bw_util=0.1178
n_activity=167123 dram_eff=0.3994
bk0: 2176a 545189i bk1: 2156a 546514i bk2: 1996a 546404i bk3: 2172a 545454i bk4: 2120a 544347i bk5: 2120a 543384i bk6: 1804a 540807i bk7: 1896a 541625i bk8: 1740a 555594i bk9: 1576a 556328i bk10: 1408a 559229i bk11: 1464a 559079i bk12: 1652a 553217i bk13: 1640a 555247i bk14: 1588a 549165i bk15: 1720a 549646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900514
Row_Buffer_Locality_read = 0.934652
Row_Buffer_Locality_write = 0.500601
Bank_Level_Parallism = 2.365920
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.484487
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117819 
total_CMD = 566583 
util_bw = 66754 
Wasted_Col = 44616 
Wasted_Row = 19719 
Idle = 435494 

BW Util Bottlenecks: 
RCDc_limit = 17115 
RCDWRc_limit = 5797 
WTRc_limit = 4970 
RTWc_limit = 21257 
CCDLc_limit = 21233 
rwq = 0 
CCDLc_limit_alone = 16808 
WTRc_limit_alone = 4716 
RTWc_limit_alone = 17086 

Commands details: 
total_CMD = 566583 
n_nop = 527072 
Read = 29228 
Write = 0 
L2_Alloc = 0 
L2_WB = 4149 
n_act = 3162 
n_pre = 3146 
n_ref = 0 
n_req = 31723 
total_req = 33377 

Dual Bus Interface Util: 
issued_total_row = 6308 
issued_total_col = 33377 
Row_Bus_Util =  0.011133 
CoL_Bus_Util = 0.058909 
Either_Row_CoL_Bus_Util = 0.069736 
Issued_on_Two_Bus_Simul_Util = 0.000307 
issued_two_Eff = 0.004404 
queue_avg = 2.163582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16358
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=566583 n_nop=526244 n_act=3219 n_pre=3203 n_ref_event=0 n_req=32375 n_rd=29776 n_rd_L2_A=0 n_write=0 n_wr_bk=4295 bw_util=0.1203
n_activity=169936 dram_eff=0.401
bk0: 2140a 545841i bk1: 2252a 545538i bk2: 2064a 545616i bk3: 2232a 544596i bk4: 2084a 543387i bk5: 2152a 543103i bk6: 1920a 538275i bk7: 1916a 539693i bk8: 1532a 556707i bk9: 1728a 556397i bk10: 1452a 559342i bk11: 1484a 559394i bk12: 1664a 555034i bk13: 1676a 553774i bk14: 1700a 547983i bk15: 1780a 547035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900695
Row_Buffer_Locality_read = 0.934713
Row_Buffer_Locality_write = 0.510966
Bank_Level_Parallism = 2.387044
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.523607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.120268 
total_CMD = 566583 
util_bw = 68142 
Wasted_Col = 45619 
Wasted_Row = 20403 
Idle = 432419 

BW Util Bottlenecks: 
RCDc_limit = 17485 
RCDWRc_limit = 5960 
WTRc_limit = 5228 
RTWc_limit = 20885 
CCDLc_limit = 21206 
rwq = 0 
CCDLc_limit_alone = 16765 
WTRc_limit_alone = 4881 
RTWc_limit_alone = 16791 

Commands details: 
total_CMD = 566583 
n_nop = 526244 
Read = 29776 
Write = 0 
L2_Alloc = 0 
L2_WB = 4295 
n_act = 3219 
n_pre = 3203 
n_ref = 0 
n_req = 32375 
total_req = 34071 

Dual Bus Interface Util: 
issued_total_row = 6422 
issued_total_col = 34071 
Row_Bus_Util =  0.011335 
CoL_Bus_Util = 0.060134 
Either_Row_CoL_Bus_Util = 0.071197 
Issued_on_Two_Bus_Simul_Util = 0.000272 
issued_two_Eff = 0.003818 
queue_avg = 2.255147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25515
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=566583 n_nop=526529 n_act=3221 n_pre=3205 n_ref_event=0 n_req=32159 n_rd=29632 n_rd_L2_A=0 n_write=0 n_wr_bk=4173 bw_util=0.1193
n_activity=169500 dram_eff=0.3989
bk0: 2080a 547651i bk1: 2252a 545430i bk2: 2068a 547141i bk3: 2088a 546495i bk4: 2132a 545060i bk5: 2192a 543105i bk6: 1876a 541395i bk7: 1848a 540433i bk8: 1648a 556205i bk9: 1664a 556461i bk10: 1432a 559382i bk11: 1504a 558620i bk12: 1700a 555831i bk13: 1688a 551961i bk14: 1760a 547452i bk15: 1700a 547986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900028
Row_Buffer_Locality_read = 0.933248
Row_Buffer_Locality_write = 0.510487
Bank_Level_Parallism = 2.326482
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.421607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.119329 
total_CMD = 566583 
util_bw = 67610 
Wasted_Col = 45871 
Wasted_Row = 20174 
Idle = 432928 

BW Util Bottlenecks: 
RCDc_limit = 17948 
RCDWRc_limit = 5856 
WTRc_limit = 5099 
RTWc_limit = 22102 
CCDLc_limit = 21637 
rwq = 0 
CCDLc_limit_alone = 16983 
WTRc_limit_alone = 4767 
RTWc_limit_alone = 17780 

Commands details: 
total_CMD = 566583 
n_nop = 526529 
Read = 29632 
Write = 0 
L2_Alloc = 0 
L2_WB = 4173 
n_act = 3221 
n_pre = 3205 
n_ref = 0 
n_req = 32159 
total_req = 33805 

Dual Bus Interface Util: 
issued_total_row = 6426 
issued_total_col = 33805 
Row_Bus_Util =  0.011342 
CoL_Bus_Util = 0.059665 
Either_Row_CoL_Bus_Util = 0.070694 
Issued_on_Two_Bus_Simul_Util = 0.000312 
issued_two_Eff = 0.004419 
queue_avg = 2.180667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18067
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=566583 n_nop=526429 n_act=3252 n_pre=3236 n_ref_event=463904 n_req=32140 n_rd=29519 n_rd_L2_A=0 n_write=0 n_wr_bk=4330 bw_util=0.1195
n_activity=169953 dram_eff=0.3983
bk0: 2244a 543839i bk1: 2224a 545161i bk2: 2104a 544216i bk3: 2024a 545732i bk4: 2016a 544835i bk5: 2132a 542649i bk6: 1971a 540559i bk7: 1840a 542471i bk8: 1712a 555430i bk9: 1628a 555876i bk10: 1468a 557983i bk11: 1368a 558385i bk12: 1692a 553909i bk13: 1700a 553654i bk14: 1820a 547551i bk15: 1576a 549822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899004
Row_Buffer_Locality_read = 0.933467
Row_Buffer_Locality_write = 0.510874
Bank_Level_Parallism = 2.378591
Bank_Level_Parallism_Col = 2.433828
Bank_Level_Parallism_Ready = 1.539201
write_to_read_ratio_blp_rw_average = 0.312220
GrpLevelPara = 1.639908 

BW Util details:
bwutil = 0.119485 
total_CMD = 566583 
util_bw = 67698 
Wasted_Col = 45850 
Wasted_Row = 20772 
Idle = 432263 

BW Util Bottlenecks: 
RCDc_limit = 17788 
RCDWRc_limit = 6092 
WTRc_limit = 5463 
RTWc_limit = 21082 
CCDLc_limit = 21380 
rwq = 0 
CCDLc_limit_alone = 17010 
WTRc_limit_alone = 5161 
RTWc_limit_alone = 17014 

Commands details: 
total_CMD = 566583 
n_nop = 526429 
Read = 29519 
Write = 0 
L2_Alloc = 0 
L2_WB = 4330 
n_act = 3252 
n_pre = 3236 
n_ref = 463904 
n_req = 32140 
total_req = 33849 

Dual Bus Interface Util: 
issued_total_row = 6488 
issued_total_col = 33849 
Row_Bus_Util =  0.011451 
CoL_Bus_Util = 0.059742 
Either_Row_CoL_Bus_Util = 0.070870 
Issued_on_Two_Bus_Simul_Util = 0.000323 
issued_two_Eff = 0.004557 
queue_avg = 2.300860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30086
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=566583 n_nop=526122 n_act=3238 n_pre=3222 n_ref_event=0 n_req=32502 n_rd=29895 n_rd_L2_A=0 n_write=0 n_wr_bk=4264 bw_util=0.1206
n_activity=171046 dram_eff=0.3994
bk0: 2243a 545045i bk1: 2316a 544398i bk2: 2144a 546699i bk3: 2028a 546423i bk4: 2088a 541951i bk5: 2060a 541765i bk6: 1980a 539179i bk7: 1860a 541310i bk8: 1740a 554778i bk9: 1780a 555629i bk10: 1444a 559576i bk11: 1428a 559651i bk12: 1628a 553653i bk13: 1648a 552966i bk14: 1808a 547440i bk15: 1700a 547996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900621
Row_Buffer_Locality_read = 0.934471
Row_Buffer_Locality_write = 0.512466
Bank_Level_Parallism = 2.402255
Bank_Level_Parallism_Col = 2.458650
Bank_Level_Parallism_Ready = 1.484950
write_to_read_ratio_blp_rw_average = 0.322001
GrpLevelPara = 1.652257 

BW Util details:
bwutil = 0.120579 
total_CMD = 566583 
util_bw = 68318 
Wasted_Col = 45792 
Wasted_Row = 20687 
Idle = 431786 

BW Util Bottlenecks: 
RCDc_limit = 17661 
RCDWRc_limit = 6040 
WTRc_limit = 5122 
RTWc_limit = 23048 
CCDLc_limit = 22168 
rwq = 0 
CCDLc_limit_alone = 17110 
WTRc_limit_alone = 4814 
RTWc_limit_alone = 18298 

Commands details: 
total_CMD = 566583 
n_nop = 526122 
Read = 29895 
Write = 0 
L2_Alloc = 0 
L2_WB = 4264 
n_act = 3238 
n_pre = 3222 
n_ref = 0 
n_req = 32502 
total_req = 34159 

Dual Bus Interface Util: 
issued_total_row = 6460 
issued_total_col = 34159 
Row_Bus_Util =  0.011402 
CoL_Bus_Util = 0.060289 
Either_Row_CoL_Bus_Util = 0.071412 
Issued_on_Two_Bus_Simul_Util = 0.000279 
issued_two_Eff = 0.003905 
queue_avg = 2.286969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28697

========= L2 cache stats =========
L2_cache_bank[0]: Access = 196287, Miss = 17575, Miss_rate = 0.090, Pending_hits = 51, Reservation_fails = 462
L2_cache_bank[1]: Access = 193057, Miss = 18553, Miss_rate = 0.096, Pending_hits = 8, Reservation_fails = 9
L2_cache_bank[2]: Access = 188909, Miss = 17346, Miss_rate = 0.092, Pending_hits = 23, Reservation_fails = 110
L2_cache_bank[3]: Access = 192527, Miss = 17637, Miss_rate = 0.092, Pending_hits = 16, Reservation_fails = 4
L2_cache_bank[4]: Access = 189213, Miss = 17508, Miss_rate = 0.093, Pending_hits = 31, Reservation_fails = 212
L2_cache_bank[5]: Access = 189085, Miss = 18222, Miss_rate = 0.096, Pending_hits = 24, Reservation_fails = 9
L2_cache_bank[6]: Access = 188544, Miss = 17553, Miss_rate = 0.093, Pending_hits = 22, Reservation_fails = 6
L2_cache_bank[7]: Access = 188311, Miss = 17851, Miss_rate = 0.095, Pending_hits = 22, Reservation_fails = 3
L2_cache_bank[8]: Access = 192317, Miss = 18088, Miss_rate = 0.094, Pending_hits = 19, Reservation_fails = 10
L2_cache_bank[9]: Access = 187419, Miss = 17319, Miss_rate = 0.092, Pending_hits = 11, Reservation_fails = 8
L2_cache_bank[10]: Access = 191516, Miss = 18064, Miss_rate = 0.094, Pending_hits = 11, Reservation_fails = 4
L2_cache_bank[11]: Access = 188883, Miss = 17731, Miss_rate = 0.094, Pending_hits = 19, Reservation_fails = 12
L2_total_cache_accesses = 2286068
L2_total_cache_misses = 213447
L2_total_cache_miss_rate = 0.0934
L2_total_cache_pending_hits = 257
L2_total_cache_reservation_fails = 849
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1729680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 86
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 124446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 86
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 217322
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13093
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1891520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 252195
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 89
L2_cache_data_port_util = 0.405
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=2286068
icnt_total_pkts_simt_to_mem=785642
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.289
	minimum = 5
	maximum = 409
Network latency average = 52.8331
	minimum = 5
	maximum = 389
Slowest packet = 3055019
Flit latency average = 52.8331
	minimum = 5
	maximum = 389
Slowest flit = 3056642
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.20414
	minimum = 0.158278 (at node 1)
	maximum = 0.796043 (at node 15)
Accepted packet rate average = 0.20414
	minimum = 0.161187 (at node 16)
	maximum = 0.757637 (at node 15)
Injected flit rate average = 0.20414
	minimum = 0.158278 (at node 1)
	maximum = 0.796043 (at node 15)
Accepted flit rate average= 0.20414
	minimum = 0.161187 (at node 16)
	maximum = 0.757637 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.9849 (14 samples)
	minimum = 5 (14 samples)
	maximum = 193.214 (14 samples)
Network latency average = 26.5181 (14 samples)
	minimum = 5 (14 samples)
	maximum = 186.643 (14 samples)
Flit latency average = 26.5177 (14 samples)
	minimum = 5 (14 samples)
	maximum = 186.643 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.132183 (14 samples)
	minimum = 0.0741633 (14 samples)
	maximum = 0.36139 (14 samples)
Accepted packet rate average = 0.132183 (14 samples)
	minimum = 0.0859475 (14 samples)
	maximum = 0.324626 (14 samples)
Injected flit rate average = 0.132185 (14 samples)
	minimum = 0.074167 (14 samples)
	maximum = 0.36139 (14 samples)
Accepted flit rate average = 0.132185 (14 samples)
	minimum = 0.0859524 (14 samples)
	maximum = 0.324626 (14 samples)
Injected packet size average = 1.00002 (14 samples)
Accepted packet size average = 1.00002 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 43 sec (2203 sec)
gpgpu_simulation_rate = 10039 (inst/sec)
gpgpu_simulation_rate = 194 (cycle/sec)
gpgpu_silicon_slowdown = 3608247x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709eb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940fdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
kernel_stream_id = 1892
gpu_sim_cycle = 99867
gpu_sim_insn = 2766132
gpu_ipc =      27.6982
gpu_tot_sim_cycle = 529105
gpu_tot_sim_insn = 24883794
gpu_tot_ipc =      47.0300
gpu_tot_issued_cta = 1920
gpu_occupancy = 54.6023% 
gpu_tot_occupancy = 52.2568% 
max_total_param_size = 0
gpu_stall_dramfull = 825216
gpu_stall_icnt2sh    = 1442053
partiton_level_parallism =       1.6285
partiton_level_parallism_total  =       1.7920
partiton_level_parallism_util =       2.0200
partiton_level_parallism_util_total  =       2.2845
L2_BW  =     141.6350 GB/Sec
L2_BW_total  =     123.5153 GB/Sec
gpu_total_sim_rate=9101

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1118208
	L1I_total_cache_misses = 2331
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5887
L1D_cache:
	L1D_cache_core[0]: Access = 81431, Miss = 65776, Miss_rate = 0.808, Pending_hits = 6867, Reservation_fails = 249362
	L1D_cache_core[1]: Access = 80814, Miss = 65590, Miss_rate = 0.812, Pending_hits = 6755, Reservation_fails = 259455
	L1D_cache_core[2]: Access = 74255, Miss = 59725, Miss_rate = 0.804, Pending_hits = 6178, Reservation_fails = 241283
	L1D_cache_core[3]: Access = 77582, Miss = 62928, Miss_rate = 0.811, Pending_hits = 6751, Reservation_fails = 247697
	L1D_cache_core[4]: Access = 78164, Miss = 63321, Miss_rate = 0.810, Pending_hits = 6763, Reservation_fails = 245970
	L1D_cache_core[5]: Access = 80172, Miss = 64697, Miss_rate = 0.807, Pending_hits = 6839, Reservation_fails = 250297
	L1D_cache_core[6]: Access = 77304, Miss = 61987, Miss_rate = 0.802, Pending_hits = 6560, Reservation_fails = 241618
	L1D_cache_core[7]: Access = 73783, Miss = 59373, Miss_rate = 0.805, Pending_hits = 6209, Reservation_fails = 241004
	L1D_cache_core[8]: Access = 73671, Miss = 59694, Miss_rate = 0.810, Pending_hits = 6320, Reservation_fails = 237253
	L1D_cache_core[9]: Access = 78806, Miss = 63642, Miss_rate = 0.808, Pending_hits = 6701, Reservation_fails = 240643
	L1D_cache_core[10]: Access = 78310, Miss = 63627, Miss_rate = 0.813, Pending_hits = 6616, Reservation_fails = 249865
	L1D_cache_core[11]: Access = 77805, Miss = 62602, Miss_rate = 0.805, Pending_hits = 6542, Reservation_fails = 239964
	L1D_cache_core[12]: Access = 75890, Miss = 61072, Miss_rate = 0.805, Pending_hits = 6466, Reservation_fails = 242324
	L1D_cache_core[13]: Access = 83094, Miss = 67604, Miss_rate = 0.814, Pending_hits = 7204, Reservation_fails = 253711
	L1D_cache_core[14]: Access = 76148, Miss = 61212, Miss_rate = 0.804, Pending_hits = 6371, Reservation_fails = 233261
	L1D_total_cache_accesses = 1167229
	L1D_total_cache_misses = 942850
	L1D_total_cache_miss_rate = 0.8078
	L1D_total_cache_pending_hits = 99142
	L1D_total_cache_reservation_fails = 3673707
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.089
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 77904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 83844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 629155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3670433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 83844
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 73728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 254867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 781887
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 790903
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 258426
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 781887

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3116942
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 649
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 552842
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2337
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4748, 4448, 4437, 5019, 4346, 4739, 4376, 4306, 4668, 4394, 3928, 4708, 5010, 4467, 4194, 4242, 4270, 3925, 4122, 4113, 4388, 3765, 4684, 3670, 4355, 4197, 4248, 4169, 3976, 3962, 4049, 3797, 441, 430, 463, 441, 452, 474, 452, 441, 430, 441, 441, 452, 463, 441, 441, 452, 
gpgpu_n_tot_thrd_icount = 66835232
gpgpu_n_tot_w_icount = 2088601
gpgpu_n_stall_shd_mem = 3542502
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 656322
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2841668
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2841668
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5030757	W0_Idle:324355	W0_Scoreboard:7350889	W1:443314	W2:211716	W3:149456	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
single_issue_nums: WS0:1043566	WS1:1045035	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5250576 {8:656322,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105011520 {40:2625288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2334784 {8:291848,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1630 
max_icnt2mem_latency = 1298 
maxmrqlatency = 1225 
max_icnt2sh_latency = 401 
averagemflatency = 384 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 104 
mrq_lat_table:72301 	29828 	22648 	19172 	61790 	24505 	18397 	11178 	4692 	332 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	772683 	1511630 	621235 	11618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	350717 	113128 	226920 	222972 	34190 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	150008 	134043 	118135 	176773 	1375666 	960694 	1847 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	266 	778 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       109       112        76        72       128       124       152       160       128       108        64       112 
dram[1]:       128       128       100       104        85        84        77        64       132       128       136       132       132       128        84        72 
dram[2]:       128       128       120       128       100       112        72        96       128       128       157       168       120       128       104        88 
dram[3]:       128       128       128       128       120        84        84        64       128       132       140       132       116       128        76       116 
dram[4]:       128       128        89       128       100        92        68        92       124       124       140       128       120       109       100        92 
dram[5]:       128       128       128       116        88       104        76        76       128       128       152       144       112       100        68       103 
maximum service time to same row:
dram[0]:     17152     20071     18956     19700     35618     16653     15764     12260     26398     24554     29643     27492     21828     30647     17341     17908 
dram[1]:     21513     17372     24934     19919     25306     27202     13660     11450     41138     32247     28119     36285     43298     32133     32634     20660 
dram[2]:     19129     25127     18325     15944     19312     35304     15403     10362     39958     31641     32338     37113     22912     23575     25325     22147 
dram[3]:     24166     25475     23996     33142     28022     29901     19266     14840     25802     25873     35977     37275     23028     21665     19103     30069 
dram[4]:     20834     21567     15844     24972     31827     23029     16299     16059     39947     25179     29719     36928     21165     33394     22253     24236 
dram[5]:     19548     19445     26316     22215     18890     26821     12790     19055     18214     21933     26090     48298     21507     27919     17354     20120 
average row accesses per activate:
dram[0]:  9.957704  9.425000 11.733591 10.475728  9.447448  9.419540  8.111111  7.603774 17.117647 12.916667 26.455696 28.150684 13.256983 13.917160  9.388278  9.515679 
dram[1]: 10.259615  9.955975 11.684825 11.478417  9.426036  9.891975  7.123223  7.527446 13.879311 14.474026 32.854839 26.935064 14.859873 13.045197  9.811024  9.013889 
dram[2]:  9.990712  9.675516 10.755245 10.841216  9.914826 10.175549  7.240185  7.611511 15.197279 17.049999 28.704226 36.456139 13.027624 14.154762  9.571956  8.861386 
dram[3]: 10.351171 10.833887 11.031915 12.015385  9.585074  9.804805  7.628362  7.557740 14.544304 14.201220 24.614458 29.563381 12.526316 13.634286  9.710145  9.252669 
dram[4]: 10.596774 10.109375 10.644296 12.383674 10.235881  8.927374  7.772182  8.117022 14.753086 14.685898 23.438202 27.408451 13.683908 12.619047  9.053333  9.085185 
dram[5]: 10.178125 10.541140 11.129371 12.530864  9.648318  9.890625  7.454756  7.915385 12.800000 14.306358 30.000000 31.968750 14.793549 12.025381  9.757246  9.973283 
average row locality = 264875/24283 = 10.907837
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       269       281       274       275       347       361       649       657       140       142        52        45        96        91       279       284 
dram[1]:       255       259       284       269       325       349       633       669       136       120        46        46        98        93       281       278 
dram[2]:       277       274       271       276       329       362       674       657       137       124        43        24        86       119       287       278 
dram[3]:       264       280       268       275       340       364       647       646       125       120        52        43        87       107       285       251 
dram[4]:       266       272       284       254       340       395       675       626       151       119        51        40        88        93       284       269 
dram[5]:       276       260       260       255       348       377       659       652       149       150        30        39        89       101       254       262 
total dram writes = 25123
bank skew: 675/24 = 28.12
chip skew: 4242/4141 = 1.02
average mf latency per bank:
dram[0]:      25266     28700     25077     28530     18279     20656     10028     11953     75521     68066    476726    687650    264885    331640     22207     25258
dram[1]:      26203     31181     22204     29260     19052     22079     10195     12133     60952     83961    516914    705780    249866    335291     20350     26568
dram[2]:      22920     22491     23105     21898     18502     16596      9163      9613     56551     65383    510764    976492    258326    177905     19400     20075
dram[3]:      22314     22617     21812     22906     17324     17336      9152     10166     59795     68275    421539    594515    261676    212553     18604     23398
dram[4]:      30411     22681     27811     23250     22006     14727     11525      9667     65740     65601    609413    574688    341733    221698     25336     19262
dram[5]:      29523     23527     30785     23018     21707     15892     11889      9354     66396     52375   1077096    604640    361238    210984     28327     20308
maximum mf latency per bank:
dram[0]:       1279      1302      1553      1370      1414      1352      1436      1577      1295      1326      1237      1464      1352      1320      1426      1284
dram[1]:       1406      1381      1265      1575      1303      1498      1565      1583      1372      1485      1259      1516      1318      1391      1454      1397
dram[2]:       1253      1363      1422      1607      1284      1363      1495      1277      1314      1365      1347      1330      1393      1327      1286      1338
dram[3]:       1425      1556      1384      1456      1432      1404      1432      1550      1312      1303      1210      1258      1311      1400      1434      1491
dram[4]:       1508      1480      1449      1417      1506      1617      1405      1611      1630      1385      1467      1361      1447      1258      1450      1419
dram[5]:       1482      1411      1568      1489      1384      1561      1479      1425      1489      1295      1381      1337      1313      1543      1532      1472
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=698407 n_nop=643528 n_act=4138 n_pre=4122 n_ref_event=0 n_req=44651 n_rd=41346 n_rd_L2_A=0 n_write=0 n_wr_bk=5494 bw_util=0.1341
n_activity=225460 dram_eff=0.4155
bk0: 3058a 669916i bk1: 3144a 668649i bk2: 2812a 670889i bk3: 2980a 669750i bk4: 2844a 667423i bk5: 2984a 667723i bk6: 2632a 664248i bk7: 2764a 662805i bk8: 2248a 683528i bk9: 2392a 680985i bk10: 2060a 686742i bk11: 2028a 687079i bk12: 2300a 680557i bk13: 2288a 683659i bk14: 2328a 674463i bk15: 2484a 671978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907505
Row_Buffer_Locality_read = 0.938591
Row_Buffer_Locality_write = 0.518608
Bank_Level_Parallism = 2.422059
Bank_Level_Parallism_Col = 2.469415
Bank_Level_Parallism_Ready = 1.512180
write_to_read_ratio_blp_rw_average = 0.305208
GrpLevelPara = 1.648866 

BW Util details:
bwutil = 0.134134 
total_CMD = 698407 
util_bw = 93680 
Wasted_Col = 59927 
Wasted_Row = 25811 
Idle = 518989 

BW Util Bottlenecks: 
RCDc_limit = 22757 
RCDWRc_limit = 7402 
WTRc_limit = 6809 
RTWc_limit = 27881 
CCDLc_limit = 29323 
rwq = 0 
CCDLc_limit_alone = 23519 
WTRc_limit_alone = 6437 
RTWc_limit_alone = 22449 

Commands details: 
total_CMD = 698407 
n_nop = 643528 
Read = 41346 
Write = 0 
L2_Alloc = 0 
L2_WB = 5494 
n_act = 4138 
n_pre = 4122 
n_ref = 0 
n_req = 44651 
total_req = 46840 

Dual Bus Interface Util: 
issued_total_row = 8260 
issued_total_col = 46840 
Row_Bus_Util =  0.011827 
CoL_Bus_Util = 0.067067 
Either_Row_CoL_Bus_Util = 0.078577 
Issued_on_Two_Bus_Simul_Util = 0.000316 
issued_two_Eff = 0.004027 
queue_avg = 2.597806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59781
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=698407 n_nop=644898 n_act=4017 n_pre=4001 n_ref_event=0 n_req=43597 n_rd=40404 n_rd_L2_A=0 n_write=0 n_wr_bk=5307 bw_util=0.1309
n_activity=218601 dram_eff=0.4182
bk0: 2964a 670850i bk1: 2936a 672699i bk2: 2772a 672045i bk3: 2944a 670657i bk4: 2900a 669713i bk5: 2916a 668987i bk6: 2580a 664379i bk7: 2712a 664042i bk8: 2328a 681390i bk9: 2152a 682250i bk10: 2012a 687193i bk11: 2048a 687020i bk12: 2260a 681579i bk13: 2232a 683055i bk14: 2280a 674394i bk15: 2368a 675148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907998
Row_Buffer_Locality_read = 0.939387
Row_Buffer_Locality_write = 0.510805
Bank_Level_Parallism = 2.412066
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.498881
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.130901 
total_CMD = 698407 
util_bw = 91422 
Wasted_Col = 57831 
Wasted_Row = 24293 
Idle = 524861 

BW Util Bottlenecks: 
RCDc_limit = 21676 
RCDWRc_limit = 7064 
WTRc_limit = 6437 
RTWc_limit = 27862 
CCDLc_limit = 28608 
rwq = 0 
CCDLc_limit_alone = 22842 
WTRc_limit_alone = 6112 
RTWc_limit_alone = 22421 

Commands details: 
total_CMD = 698407 
n_nop = 644898 
Read = 40404 
Write = 0 
L2_Alloc = 0 
L2_WB = 5307 
n_act = 4017 
n_pre = 4001 
n_ref = 0 
n_req = 43597 
total_req = 45711 

Dual Bus Interface Util: 
issued_total_row = 8018 
issued_total_col = 45711 
Row_Bus_Util =  0.011480 
CoL_Bus_Util = 0.065450 
Either_Row_CoL_Bus_Util = 0.076616 
Issued_on_Two_Bus_Simul_Util = 0.000315 
issued_two_Eff = 0.004111 
queue_avg = 2.506106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50611
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=698407 n_nop=644078 n_act=4072 n_pre=4056 n_ref_event=0 n_req=44242 n_rd=40920 n_rd_L2_A=0 n_write=0 n_wr_bk=5486 bw_util=0.1329
n_activity=221097 dram_eff=0.4198
bk0: 2976a 670832i bk1: 3032a 670964i bk2: 2856a 670102i bk3: 2964a 670020i bk4: 2832a 668374i bk5: 2936a 668069i bk6: 2688a 660663i bk7: 2708a 662818i bk8: 2148a 683343i bk9: 2308a 682226i bk10: 2012a 687477i bk11: 2064a 687263i bk12: 2292a 682408i bk13: 2284a 681021i bk14: 2368a 673533i bk15: 2452a 672273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908051
Row_Buffer_Locality_read = 0.939516
Row_Buffer_Locality_write = 0.520470
Bank_Level_Parallism = 2.457985
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.519221
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.132891 
total_CMD = 698407 
util_bw = 92812 
Wasted_Col = 58551 
Wasted_Row = 24903 
Idle = 522141 

BW Util Bottlenecks: 
RCDc_limit = 21753 
RCDWRc_limit = 7160 
WTRc_limit = 6560 
RTWc_limit = 27966 
CCDLc_limit = 28533 
rwq = 0 
CCDLc_limit_alone = 22636 
WTRc_limit_alone = 6128 
RTWc_limit_alone = 22501 

Commands details: 
total_CMD = 698407 
n_nop = 644078 
Read = 40920 
Write = 0 
L2_Alloc = 0 
L2_WB = 5486 
n_act = 4072 
n_pre = 4056 
n_ref = 0 
n_req = 44242 
total_req = 46406 

Dual Bus Interface Util: 
issued_total_row = 8128 
issued_total_col = 46406 
Row_Bus_Util =  0.011638 
CoL_Bus_Util = 0.066445 
Either_Row_CoL_Bus_Util = 0.077790 
Issued_on_Two_Bus_Simul_Util = 0.000294 
issued_two_Eff = 0.003773 
queue_avg = 2.530250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53025
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=698407 n_nop=644406 n_act=4030 n_pre=4014 n_ref_event=0 n_req=44078 n_rd=40860 n_rd_L2_A=0 n_write=0 n_wr_bk=5334 bw_util=0.1323
n_activity=219740 dram_eff=0.4204
bk0: 2876a 672479i bk1: 3016a 671114i bk2: 2876a 672569i bk3: 2888a 671554i bk4: 2936a 670168i bk5: 2968a 666931i bk6: 2672a 664225i bk7: 2644a 662923i bk8: 2220a 683289i bk9: 2252a 682810i bk10: 2012a 687493i bk11: 2076a 686984i bk12: 2308a 682878i bk13: 2296a 679224i bk14: 2440a 673278i bk15: 2380a 673326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908707
Row_Buffer_Locality_read = 0.939280
Row_Buffer_Locality_write = 0.520510
Bank_Level_Parallism = 2.412814
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.455020
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.132284 
total_CMD = 698407 
util_bw = 92388 
Wasted_Col = 58331 
Wasted_Row = 24661 
Idle = 523027 

BW Util Bottlenecks: 
RCDc_limit = 22124 
RCDWRc_limit = 6947 
WTRc_limit = 6152 
RTWc_limit = 29255 
CCDLc_limit = 28958 
rwq = 0 
CCDLc_limit_alone = 22956 
WTRc_limit_alone = 5767 
RTWc_limit_alone = 23638 

Commands details: 
total_CMD = 698407 
n_nop = 644406 
Read = 40860 
Write = 0 
L2_Alloc = 0 
L2_WB = 5334 
n_act = 4030 
n_pre = 4014 
n_ref = 0 
n_req = 44078 
total_req = 46194 

Dual Bus Interface Util: 
issued_total_row = 8044 
issued_total_col = 46194 
Row_Bus_Util =  0.011518 
CoL_Bus_Util = 0.066142 
Either_Row_CoL_Bus_Util = 0.077320 
Issued_on_Two_Bus_Simul_Util = 0.000339 
issued_two_Eff = 0.004389 
queue_avg = 2.548936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54894
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=698407 n_nop=644464 n_act=4042 n_pre=4026 n_ref_event=463904 n_req=43944 n_rd=40631 n_rd_L2_A=0 n_write=0 n_wr_bk=5480 bw_util=0.132
n_activity=219005 dram_eff=0.4211
bk0: 3036a 668821i bk1: 2992a 670933i bk2: 2908a 669091i bk3: 2832a 671048i bk4: 2804a 669051i bk5: 2868a 667567i bk6: 2779a 663698i bk7: 2628a 665804i bk8: 2292a 681607i bk9: 2212a 681787i bk10: 2060a 685715i bk11: 1924a 686449i bk12: 2300a 680319i bk13: 2308a 680274i bk14: 2460a 673797i bk15: 2228a 675532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908156
Row_Buffer_Locality_read = 0.939283
Row_Buffer_Locality_write = 0.526411
Bank_Level_Parallism = 2.474038
Bank_Level_Parallism_Col = 2.523760
Bank_Level_Parallism_Ready = 1.561537
write_to_read_ratio_blp_rw_average = 0.304156
GrpLevelPara = 1.674982 

BW Util details:
bwutil = 0.132046 
total_CMD = 698407 
util_bw = 92222 
Wasted_Col = 57806 
Wasted_Row = 24965 
Idle = 523414 

BW Util Bottlenecks: 
RCDc_limit = 21852 
RCDWRc_limit = 7061 
WTRc_limit = 7092 
RTWc_limit = 27964 
CCDLc_limit = 28485 
rwq = 0 
CCDLc_limit_alone = 22683 
WTRc_limit_alone = 6699 
RTWc_limit_alone = 22555 

Commands details: 
total_CMD = 698407 
n_nop = 644464 
Read = 40631 
Write = 0 
L2_Alloc = 0 
L2_WB = 5480 
n_act = 4042 
n_pre = 4026 
n_ref = 463904 
n_req = 43944 
total_req = 46111 

Dual Bus Interface Util: 
issued_total_row = 8068 
issued_total_col = 46111 
Row_Bus_Util =  0.011552 
CoL_Bus_Util = 0.066023 
Either_Row_CoL_Bus_Util = 0.077237 
Issued_on_Two_Bus_Simul_Util = 0.000338 
issued_two_Eff = 0.004375 
queue_avg = 2.679693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.67969
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=698407 n_nop=644106 n_act=4022 n_pre=4006 n_ref_event=0 n_req=44363 n_rd=41059 n_rd_L2_A=0 n_write=0 n_wr_bk=5421 bw_util=0.1331
n_activity=221667 dram_eff=0.4194
bk0: 3007a 670687i bk1: 3092a 669759i bk2: 2944a 672281i bk3: 2836a 672351i bk4: 2848a 667150i bk5: 2860a 667023i bk6: 2756a 662500i bk7: 2644a 664401i bk8: 2276a 681598i bk9: 2384a 681602i bk10: 2048a 687740i bk11: 2024a 687561i bk12: 2216a 680990i bk13: 2272a 679418i bk14: 2468a 672893i bk15: 2384a 673202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909519
Row_Buffer_Locality_read = 0.940427
Row_Buffer_Locality_write = 0.525424
Bank_Level_Parallism = 2.460754
Bank_Level_Parallism_Col = 2.508637
Bank_Level_Parallism_Ready = 1.504414
write_to_read_ratio_blp_rw_average = 0.312443
GrpLevelPara = 1.671599 

BW Util details:
bwutil = 0.133103 
total_CMD = 698407 
util_bw = 92960 
Wasted_Col = 58399 
Wasted_Row = 24986 
Idle = 522062 

BW Util Bottlenecks: 
RCDc_limit = 21623 
RCDWRc_limit = 7153 
WTRc_limit = 6575 
RTWc_limit = 29585 
CCDLc_limit = 29523 
rwq = 0 
CCDLc_limit_alone = 23139 
WTRc_limit_alone = 6183 
RTWc_limit_alone = 23593 

Commands details: 
total_CMD = 698407 
n_nop = 644106 
Read = 41059 
Write = 0 
L2_Alloc = 0 
L2_WB = 5421 
n_act = 4022 
n_pre = 4006 
n_ref = 0 
n_req = 44363 
total_req = 46480 

Dual Bus Interface Util: 
issued_total_row = 8028 
issued_total_col = 46480 
Row_Bus_Util =  0.011495 
CoL_Bus_Util = 0.066551 
Either_Row_CoL_Bus_Util = 0.077750 
Issued_on_Two_Bus_Simul_Util = 0.000296 
issued_two_Eff = 0.003812 
queue_avg = 2.632302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6323

========= L2 cache stats =========
L2_cache_bank[0]: Access = 248569, Miss = 23356, Miss_rate = 0.094, Pending_hits = 51, Reservation_fails = 475
L2_cache_bank[1]: Access = 246558, Miss = 24288, Miss_rate = 0.099, Pending_hits = 12, Reservation_fails = 18
L2_cache_bank[2]: Access = 240941, Miss = 23100, Miss_rate = 0.096, Pending_hits = 27, Reservation_fails = 110
L2_cache_bank[3]: Access = 246051, Miss = 23356, Miss_rate = 0.095, Pending_hits = 20, Reservation_fails = 8
L2_cache_bank[4]: Access = 240836, Miss = 23296, Miss_rate = 0.097, Pending_hits = 32, Reservation_fails = 218
L2_cache_bank[5]: Access = 240680, Miss = 23922, Miss_rate = 0.099, Pending_hits = 28, Reservation_fails = 14
L2_cache_bank[6]: Access = 241764, Miss = 23329, Miss_rate = 0.096, Pending_hits = 22, Reservation_fails = 12
L2_cache_bank[7]: Access = 240902, Miss = 23578, Miss_rate = 0.098, Pending_hits = 22, Reservation_fails = 8
L2_cache_bank[8]: Access = 245505, Miss = 23858, Miss_rate = 0.097, Pending_hits = 23, Reservation_fails = 23
L2_cache_bank[9]: Access = 238866, Miss = 22959, Miss_rate = 0.096, Pending_hits = 15, Reservation_fails = 15
L2_cache_bank[10]: Access = 245412, Miss = 23705, Miss_rate = 0.097, Pending_hits = 11, Reservation_fails = 17
L2_cache_bank[11]: Access = 241442, Miss = 23559, Miss_rate = 0.098, Pending_hits = 20, Reservation_fails = 21
L2_total_cache_accesses = 2917526
L2_total_cache_misses = 282306
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 283
L2_total_cache_reservation_fails = 939
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2287724
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 175132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 110
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 221851
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21972
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2516620
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 258553
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 179
L2_cache_data_port_util = 0.417
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2917526
icnt_total_pkts_simt_to_mem=948275
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 87.5967
	minimum = 5
	maximum = 604
Network latency average = 79.4224
	minimum = 5
	maximum = 604
Slowest packet = 3828489
Flit latency average = 79.4224
	minimum = 5
	maximum = 604
Slowest flit = 3828616
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.294499
	minimum = 0.102687 (at node 7)
	maximum = 0.539678 (at node 25)
Accepted packet rate average = 0.294499
	minimum = 0.132656 (at node 24)
	maximum = 0.452662 (at node 1)
Injected flit rate average = 0.294499
	minimum = 0.102687 (at node 7)
	maximum = 0.539678 (at node 25)
Accepted flit rate average= 0.294499
	minimum = 0.132656 (at node 24)
	maximum = 0.452662 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.959 (15 samples)
	minimum = 5 (15 samples)
	maximum = 220.6 (15 samples)
Network latency average = 30.0451 (15 samples)
	minimum = 5 (15 samples)
	maximum = 214.467 (15 samples)
Flit latency average = 30.0447 (15 samples)
	minimum = 5 (15 samples)
	maximum = 214.467 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.143004 (15 samples)
	minimum = 0.0760649 (15 samples)
	maximum = 0.373276 (15 samples)
Accepted packet rate average = 0.143004 (15 samples)
	minimum = 0.0890614 (15 samples)
	maximum = 0.333162 (15 samples)
Injected flit rate average = 0.143006 (15 samples)
	minimum = 0.0760683 (15 samples)
	maximum = 0.373276 (15 samples)
Accepted flit rate average = 0.143006 (15 samples)
	minimum = 0.089066 (15 samples)
	maximum = 0.333162 (15 samples)
Injected packet size average = 1.00001 (15 samples)
Accepted packet size average = 1.00001 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 34 sec (2734 sec)
gpgpu_simulation_rate = 9101 (inst/sec)
gpgpu_simulation_rate = 193 (cycle/sec)
gpgpu_silicon_slowdown = 3626943x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709e3c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940ffa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
kernel_stream_id = 1892
gpu_sim_cycle = 2544
gpu_sim_insn = 1122762
gpu_ipc =     441.3372
gpu_tot_sim_cycle = 531649
gpu_tot_sim_insn = 26006556
gpu_tot_ipc =      48.9168
gpu_tot_issued_cta = 2048
gpu_occupancy = 69.6894% 
gpu_tot_occupancy = 52.3419% 
max_total_param_size = 0
gpu_stall_dramfull = 825216
gpu_stall_icnt2sh    = 1442053
partiton_level_parallism =       1.3160
partiton_level_parallism_total  =       1.7897
partiton_level_parallism_util =       2.1754
partiton_level_parallism_util_total  =       2.2841
L2_BW  =      43.0038 GB/Sec
L2_BW_total  =     123.1301 GB/Sec
gpu_total_sim_rate=9450

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1142233
	L1I_total_cache_misses = 2331
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5887
L1D_cache:
	L1D_cache_core[0]: Access = 81819, Miss = 66024, Miss_rate = 0.807, Pending_hits = 6975, Reservation_fails = 249362
	L1D_cache_core[1]: Access = 81102, Miss = 65759, Miss_rate = 0.811, Pending_hits = 6851, Reservation_fails = 259455
	L1D_cache_core[2]: Access = 74603, Miss = 59936, Miss_rate = 0.803, Pending_hits = 6286, Reservation_fails = 241283
	L1D_cache_core[3]: Access = 77934, Miss = 63143, Miss_rate = 0.810, Pending_hits = 6859, Reservation_fails = 247697
	L1D_cache_core[4]: Access = 78488, Miss = 63510, Miss_rate = 0.809, Pending_hits = 6871, Reservation_fails = 245970
	L1D_cache_core[5]: Access = 80488, Miss = 64886, Miss_rate = 0.806, Pending_hits = 6935, Reservation_fails = 250297
	L1D_cache_core[6]: Access = 77664, Miss = 62206, Miss_rate = 0.801, Pending_hits = 6668, Reservation_fails = 241618
	L1D_cache_core[7]: Access = 74083, Miss = 59549, Miss_rate = 0.804, Pending_hits = 6305, Reservation_fails = 241004
	L1D_cache_core[8]: Access = 73983, Miss = 59883, Miss_rate = 0.809, Pending_hits = 6416, Reservation_fails = 237253
	L1D_cache_core[9]: Access = 79086, Miss = 63801, Miss_rate = 0.807, Pending_hits = 6797, Reservation_fails = 240643
	L1D_cache_core[10]: Access = 78642, Miss = 63824, Miss_rate = 0.812, Pending_hits = 6724, Reservation_fails = 249865
	L1D_cache_core[11]: Access = 78093, Miss = 62768, Miss_rate = 0.804, Pending_hits = 6638, Reservation_fails = 239964
	L1D_cache_core[12]: Access = 76242, Miss = 61282, Miss_rate = 0.804, Pending_hits = 6574, Reservation_fails = 242324
	L1D_cache_core[13]: Access = 83402, Miss = 67790, Miss_rate = 0.813, Pending_hits = 7300, Reservation_fails = 253711
	L1D_cache_core[14]: Access = 76484, Miss = 61412, Miss_rate = 0.803, Pending_hits = 6479, Reservation_fails = 233261
	L1D_total_cache_accesses = 1172113
	L1D_total_cache_misses = 945773
	L1D_total_cache_miss_rate = 0.8069
	L1D_total_cache_pending_hits = 100678
	L1D_total_cache_reservation_fails = 3673707
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.088
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 77904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 85380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 629667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3670433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 85380
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 83968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 257278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 805912
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 792951
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 83968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 261262
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 805912

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3116942
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 649
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 552842
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2337
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4802, 4513, 4513, 5106, 4422, 4804, 4430, 4371, 4733, 4459, 3993, 4773, 5075, 4543, 4270, 4296, 4346, 4001, 4176, 4189, 4453, 3819, 4749, 3735, 4431, 4251, 4313, 4223, 4052, 4049, 4114, 3884, 506, 506, 528, 495, 517, 550, 528, 506, 495, 528, 517, 517, 528, 506, 506, 517, 
gpgpu_n_tot_thrd_icount = 68264448
gpgpu_n_tot_w_icount = 2133264
gpgpu_n_stall_shd_mem = 3542502
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 656834
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2841668
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2841668
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5035523	W0_Idle:330022	W0_Scoreboard:7368419	W1:449584	W2:213058	W3:149643	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
single_issue_nums: WS0:1066046	WS1:1067218	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5254672 {8:656834,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105093440 {40:2627336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2357472 {8:294684,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1630 
max_icnt2mem_latency = 1298 
maxmrqlatency = 1225 
max_icnt2sh_latency = 401 
averagemflatency = 384 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 104 
mrq_lat_table:72904 	30245 	23042 	19538 	61960 	24516 	18397 	11178 	4692 	332 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	777000 	1512197 	621235 	11618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	353988 	113205 	226920 	222972 	34190 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	153814 	134831 	118425 	176773 	1375666 	960694 	1847 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	272 	778 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       109       112        76        72       128       124       152       160       128       108        64       112 
dram[1]:       128       128       100       104        85        84        77        64       132       128       136       132       132       128        84        72 
dram[2]:       128       128       120       128       100       112        72        96       128       128       157       168       120       128       104        88 
dram[3]:       128       128       128       128       120        84        84        64       128       132       140       132       116       128        76       116 
dram[4]:       128       128       120       128       100        92        68        92       124       124       140       128       120       109       100        92 
dram[5]:       128       128       128       116        88       104        76        76       128       128       152       144       112       100        68       103 
maximum service time to same row:
dram[0]:     17152     20071     18956     19700     35618     16653     15764     12260     26398     24554     29643     27492     21828     30647     17341     17908 
dram[1]:     21513     17372     24934     19919     25306     27202     13660     11450     41138     32247     28119     36285     43298     32133     32634     20660 
dram[2]:     19129     25127     18325     15944     19312     35304     15403     10362     39958     31641     32338     37113     22912     23575     25325     22147 
dram[3]:     24166     25475     23996     33142     28022     29901     19266     14840     25802     25873     35977     37275     23028     21665     19103     30069 
dram[4]:     20834     21567     15844     24972     31827     23029     16299     16059     39947     25179     29719     36928     21165     33394     22253     24236 
dram[5]:     19548     19445     26316     22215     18890     26821     12790     19055     18214     21933     26090     48298     21507     27919     17354     20120 
average row accesses per activate:
dram[0]:  9.957704  9.427778 11.737452 10.475728  9.422155  9.419540  8.113756  7.603774 18.066177 13.479167 26.725000 28.698629 13.256983 13.923077  9.361314  9.515679 
dram[1]: 10.259615  9.927899 11.684825 11.444445  9.426036  9.891975  7.123223  7.527446 14.568966 15.305195 33.031746 27.064102 14.859873 13.045197  9.811024  9.013889 
dram[2]:  9.990712  9.675516 10.721254 10.841216  9.914826 10.175549  7.240185  7.613909 16.047619 17.935715 29.338028 36.448277 12.961538 14.154762  9.579336  8.838816 
dram[3]: 10.351171 10.833887 11.000000 12.019231  9.585074  9.804805  7.628362  7.557740 15.207547 14.932927 24.892857 29.597221 12.526316 13.562500  9.678700  9.259787 
dram[4]: 10.596774 10.109375 10.612041 12.383674 10.235881  8.905293  7.772182  8.117022 15.518518 15.455129 23.577778 27.859156 13.683908 12.619047  9.056666  9.085185 
dram[5]: 10.184375 10.541140 11.132867 12.530864  9.625000  9.890625  7.454756  7.915385 13.475676 15.023122 29.971428 32.531250 14.793549 12.025381  9.757246  9.973283 
average row locality = 266836/24305 = 10.978646
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       269       281       274       275       347       361       649       657       140       142        52        45        96        91       279       284 
dram[1]:       255       259       284       269       325       349       633       669       136       120        46        47        98        93       281       278 
dram[2]:       277       274       271       276       329       362       674       657       137       124        44        24        86       119       287       278 
dram[3]:       264       280       269       275       340       364       647       646       125       120        52        43        87       107       285       251 
dram[4]:       266       272       284       254       340       395       675       626       151       119        51        40        88        93       284       269 
dram[5]:       277       260       260       255       348       377       659       652       149       150        30        39        89       101       254       262 
total dram writes = 25127
bank skew: 675/24 = 28.12
chip skew: 4242/4142 = 1.02
average mf latency per bank:
dram[0]:      25266     28700     25077     28530     18285     20662     10041     11967     76747     68344    477113    688048    264943    331695     22207     25258
dram[1]:      26203     31181     22204     29260     19060     22086     10208     12145     61238     84280    517312    691123    249924    335354     20350     26568
dram[2]:      22920     22491     23105     21898     18511     16605      9175      9622     56850     65703    499589    977238    258394    177943     19400     20075
dram[3]:      22314     22617     21731     22906     17327     17344      9164     10178     60106     68597    421939    594916    261727    212605     18604     23398
dram[4]:      30411     22681     27811     23250     22011     14734     11538      9680     66008     65934    609731    575152    341782    221750     25336     19262
dram[5]:      29416     23527     30785     23018     21714     15898     11901      9366     66662     52638   1077673    605031    361296    211042     28327     20308
maximum mf latency per bank:
dram[0]:       1279      1302      1553      1370      1414      1352      1436      1577      1295      1326      1237      1464      1352      1320      1426      1284
dram[1]:       1406      1381      1265      1575      1303      1498      1565      1583      1372      1485      1259      1516      1318      1391      1454      1397
dram[2]:       1253      1363      1422      1607      1284      1363      1495      1277      1314      1365      1347      1330      1393      1327      1286      1338
dram[3]:       1425      1556      1384      1456      1432      1404      1432      1550      1312      1303      1210      1258      1311      1400      1434      1491
dram[4]:       1508      1480      1449      1417      1506      1617      1405      1611      1630      1385      1467      1361      1447      1258      1450      1419
dram[5]:       1482      1411      1568      1489      1384      1561      1479      1425      1489      1295      1381      1337      1313      1543      1532      1472
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701764 n_nop=646547 n_act=4141 n_pre=4125 n_ref_event=0 n_req=44983 n_rd=41670 n_rd_L2_A=0 n_write=0 n_wr_bk=5502 bw_util=0.1344
n_activity=226506 dram_eff=0.4165
bk0: 3058a 673274i bk1: 3144a 672008i bk2: 2812a 674248i bk3: 2980a 673109i bk4: 2844a 670680i bk5: 2984a 671078i bk6: 2632a 667584i bk7: 2764a 666161i bk8: 2376a 686593i bk9: 2500a 684080i bk10: 2108a 689970i bk11: 2068a 690325i bk12: 2300a 683912i bk13: 2288a 687015i bk14: 2328a 677800i bk15: 2484a 675333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908121
Row_Buffer_Locality_read = 0.939045
Row_Buffer_Locality_write = 0.519167
Bank_Level_Parallism = 2.418496
Bank_Level_Parallism_Col = 2.465013
Bank_Level_Parallism_Ready = 1.508829
write_to_read_ratio_blp_rw_average = 0.304108
GrpLevelPara = 1.648210 

BW Util details:
bwutil = 0.134438 
total_CMD = 701764 
util_bw = 94344 
Wasted_Col = 60053 
Wasted_Row = 25832 
Idle = 521535 

BW Util Bottlenecks: 
RCDc_limit = 22757 
RCDWRc_limit = 7411 
WTRc_limit = 6809 
RTWc_limit = 27909 
CCDLc_limit = 29430 
rwq = 0 
CCDLc_limit_alone = 23617 
WTRc_limit_alone = 6437 
RTWc_limit_alone = 22468 

Commands details: 
total_CMD = 701764 
n_nop = 646547 
Read = 41670 
Write = 0 
L2_Alloc = 0 
L2_WB = 5502 
n_act = 4141 
n_pre = 4125 
n_ref = 0 
n_req = 44983 
total_req = 47172 

Dual Bus Interface Util: 
issued_total_row = 8266 
issued_total_col = 47172 
Row_Bus_Util =  0.011779 
CoL_Bus_Util = 0.067219 
Either_Row_CoL_Bus_Util = 0.078683 
Issued_on_Two_Bus_Simul_Util = 0.000315 
issued_two_Eff = 0.004002 
queue_avg = 2.588914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58891
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701764 n_nop=647914 n_act=4021 n_pre=4005 n_ref_event=0 n_req=43929 n_rd=40732 n_rd_L2_A=0 n_write=0 n_wr_bk=5312 bw_util=0.1312
n_activity=219765 dram_eff=0.419
bk0: 2964a 674208i bk1: 2936a 675975i bk2: 2772a 675401i bk3: 2944a 673993i bk4: 2900a 673068i bk5: 2916a 672343i bk6: 2580a 667737i bk7: 2712a 667401i bk8: 2448a 684490i bk9: 2280a 685336i bk10: 2056a 690446i bk11: 2084a 690286i bk12: 2260a 684933i bk13: 2232a 686410i bk14: 2280a 677749i bk15: 2368a 678505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908603
Row_Buffer_Locality_read = 0.939851
Row_Buffer_Locality_write = 0.510479
Bank_Level_Parallism = 2.407225
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.495447
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.131224 
total_CMD = 701764 
util_bw = 92088 
Wasted_Col = 58007 
Wasted_Row = 24317 
Idle = 527352 

BW Util Bottlenecks: 
RCDc_limit = 21683 
RCDWRc_limit = 7080 
WTRc_limit = 6437 
RTWc_limit = 27881 
CCDLc_limit = 28764 
rwq = 0 
CCDLc_limit_alone = 22988 
WTRc_limit_alone = 6112 
RTWc_limit_alone = 22430 

Commands details: 
total_CMD = 701764 
n_nop = 647914 
Read = 40732 
Write = 0 
L2_Alloc = 0 
L2_WB = 5312 
n_act = 4021 
n_pre = 4005 
n_ref = 0 
n_req = 43929 
total_req = 46044 

Dual Bus Interface Util: 
issued_total_row = 8026 
issued_total_col = 46044 
Row_Bus_Util =  0.011437 
CoL_Bus_Util = 0.065612 
Either_Row_CoL_Bus_Util = 0.076735 
Issued_on_Two_Bus_Simul_Util = 0.000313 
issued_two_Eff = 0.004085 
queue_avg = 2.496277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49628
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701764 n_nop=647090 n_act=4076 n_pre=4060 n_ref_event=0 n_req=44579 n_rd=41248 n_rd_L2_A=0 n_write=0 n_wr_bk=5495 bw_util=0.1332
n_activity=222161 dram_eff=0.4208
bk0: 2976a 674186i bk1: 3032a 674320i bk2: 2856a 673440i bk3: 2964a 673376i bk4: 2832a 671731i bk5: 2936a 671426i bk6: 2688a 664020i bk7: 2708a 666175i bk8: 2272a 686392i bk9: 2432a 685274i bk10: 2056a 690742i bk11: 2100a 690512i bk12: 2292a 685689i bk13: 2284a 684375i bk14: 2368a 676889i bk15: 2452a 675565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908657
Row_Buffer_Locality_read = 0.939973
Row_Buffer_Locality_write = 0.520865
Bank_Level_Parallism = 2.453811
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.515694
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.133216 
total_CMD = 701764 
util_bw = 93486 
Wasted_Col = 58704 
Wasted_Row = 24930 
Idle = 524644 

BW Util Bottlenecks: 
RCDc_limit = 21765 
RCDWRc_limit = 7176 
WTRc_limit = 6560 
RTWc_limit = 28015 
CCDLc_limit = 28635 
rwq = 0 
CCDLc_limit_alone = 22730 
WTRc_limit_alone = 6128 
RTWc_limit_alone = 22542 

Commands details: 
total_CMD = 701764 
n_nop = 647090 
Read = 41248 
Write = 0 
L2_Alloc = 0 
L2_WB = 5495 
n_act = 4076 
n_pre = 4060 
n_ref = 0 
n_req = 44579 
total_req = 46743 

Dual Bus Interface Util: 
issued_total_row = 8136 
issued_total_col = 46743 
Row_Bus_Util =  0.011594 
CoL_Bus_Util = 0.066608 
Either_Row_CoL_Bus_Util = 0.077909 
Issued_on_Two_Bus_Simul_Util = 0.000292 
issued_two_Eff = 0.003749 
queue_avg = 2.522479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52248
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701764 n_nop=647424 n_act=4036 n_pre=4020 n_ref_event=0 n_req=44405 n_rd=41180 n_rd_L2_A=0 n_write=0 n_wr_bk=5341 bw_util=0.1326
n_activity=220923 dram_eff=0.4212
bk0: 2876a 675834i bk1: 3016a 674470i bk2: 2876a 675905i bk3: 2888a 674908i bk4: 2936a 673524i bk5: 2968a 670288i bk6: 2672a 667584i bk7: 2644a 666283i bk8: 2340a 686362i bk9: 2372a 685909i bk10: 2060a 690731i bk11: 2108a 690240i bk12: 2308a 686234i bk13: 2296a 682561i bk14: 2440a 676608i bk15: 2380a 676649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909244
Row_Buffer_Locality_read = 0.939679
Row_Buffer_Locality_write = 0.520620
Bank_Level_Parallism = 2.407961
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.452058
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.132583 
total_CMD = 701764 
util_bw = 93042 
Wasted_Col = 58512 
Wasted_Row = 24698 
Idle = 525512 

BW Util Bottlenecks: 
RCDc_limit = 22138 
RCDWRc_limit = 6967 
WTRc_limit = 6159 
RTWc_limit = 29277 
CCDLc_limit = 29094 
rwq = 0 
CCDLc_limit_alone = 23092 
WTRc_limit_alone = 5774 
RTWc_limit_alone = 23660 

Commands details: 
total_CMD = 701764 
n_nop = 647424 
Read = 41180 
Write = 0 
L2_Alloc = 0 
L2_WB = 5341 
n_act = 4036 
n_pre = 4020 
n_ref = 0 
n_req = 44405 
total_req = 46521 

Dual Bus Interface Util: 
issued_total_row = 8056 
issued_total_col = 46521 
Row_Bus_Util =  0.011480 
CoL_Bus_Util = 0.066292 
Either_Row_CoL_Bus_Util = 0.077433 
Issued_on_Two_Bus_Simul_Util = 0.000338 
issued_two_Eff = 0.004361 
queue_avg = 2.540022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54002
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701764 n_nop=647501 n_act=4045 n_pre=4029 n_ref_event=463904 n_req=44259 n_rd=40943 n_rd_L2_A=0 n_write=0 n_wr_bk=5483 bw_util=0.1323
n_activity=219932 dram_eff=0.4222
bk0: 3036a 672181i bk1: 2992a 674293i bk2: 2908a 672427i bk3: 2832a 674405i bk4: 2804a 672408i bk5: 2868a 670744i bk6: 2779a 667054i bk7: 2628a 669160i bk8: 2416a 684681i bk9: 2332a 684860i bk10: 2096a 688974i bk11: 1956a 689732i bk12: 2300a 683675i bk13: 2308a 683630i bk14: 2460a 677153i bk15: 2228a 678888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908742
Row_Buffer_Locality_read = 0.939721
Row_Buffer_Locality_write = 0.526236
Bank_Level_Parallism = 2.470742
Bank_Level_Parallism_Col = 2.519314
Bank_Level_Parallism_Ready = 1.557774
write_to_read_ratio_blp_rw_average = 0.303212
GrpLevelPara = 1.674041 

BW Util details:
bwutil = 0.132312 
total_CMD = 701764 
util_bw = 92852 
Wasted_Col = 57934 
Wasted_Row = 24965 
Idle = 526013 

BW Util Bottlenecks: 
RCDc_limit = 21858 
RCDWRc_limit = 7068 
WTRc_limit = 7092 
RTWc_limit = 28002 
CCDLc_limit = 28595 
rwq = 0 
CCDLc_limit_alone = 22783 
WTRc_limit_alone = 6699 
RTWc_limit_alone = 22583 

Commands details: 
total_CMD = 701764 
n_nop = 647501 
Read = 40943 
Write = 0 
L2_Alloc = 0 
L2_WB = 5483 
n_act = 4045 
n_pre = 4029 
n_ref = 463904 
n_req = 44259 
total_req = 46426 

Dual Bus Interface Util: 
issued_total_row = 8074 
issued_total_col = 46426 
Row_Bus_Util =  0.011505 
CoL_Bus_Util = 0.066156 
Either_Row_CoL_Bus_Util = 0.077324 
Issued_on_Two_Bus_Simul_Util = 0.000338 
issued_two_Eff = 0.004368 
queue_avg = 2.670224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.67022
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701764 n_nop=647141 n_act=4024 n_pre=4008 n_ref_event=0 n_req=44681 n_rd=41371 n_rd_L2_A=0 n_write=0 n_wr_bk=5427 bw_util=0.1334
n_activity=222660 dram_eff=0.4204
bk0: 3007a 673910i bk1: 3092a 673118i bk2: 2944a 675640i bk3: 2836a 675710i bk4: 2848a 670406i bk5: 2860a 670379i bk6: 2756a 665856i bk7: 2644a 667757i bk8: 2400a 684682i bk9: 2508a 684697i bk10: 2076a 691017i bk11: 2060a 690845i bk12: 2216a 684345i bk13: 2272a 682773i bk14: 2468a 676250i bk15: 2384a 676559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910118
Row_Buffer_Locality_read = 0.940852
Row_Buffer_Locality_write = 0.525982
Bank_Level_Parallism = 2.457013
Bank_Level_Parallism_Col = 2.503808
Bank_Level_Parallism_Ready = 1.501083
write_to_read_ratio_blp_rw_average = 0.311708
GrpLevelPara = 1.670174 

BW Util details:
bwutil = 0.133372 
total_CMD = 701764 
util_bw = 93596 
Wasted_Col = 58555 
Wasted_Row = 24990 
Idle = 524623 

BW Util Bottlenecks: 
RCDc_limit = 21626 
RCDWRc_limit = 7154 
WTRc_limit = 6575 
RTWc_limit = 29654 
CCDLc_limit = 29671 
rwq = 0 
CCDLc_limit_alone = 23258 
WTRc_limit_alone = 6183 
RTWc_limit_alone = 23633 

Commands details: 
total_CMD = 701764 
n_nop = 647141 
Read = 41371 
Write = 0 
L2_Alloc = 0 
L2_WB = 5427 
n_act = 4024 
n_pre = 4008 
n_ref = 0 
n_req = 44681 
total_req = 46798 

Dual Bus Interface Util: 
issued_total_row = 8032 
issued_total_col = 46798 
Row_Bus_Util =  0.011445 
CoL_Bus_Util = 0.066686 
Either_Row_CoL_Bus_Util = 0.077837 
Issued_on_Two_Bus_Simul_Util = 0.000295 
issued_two_Eff = 0.003790 
queue_avg = 2.621974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 249621, Miss = 23583, Miss_rate = 0.094, Pending_hits = 51, Reservation_fails = 475
L2_cache_bank[1]: Access = 246916, Miss = 24486, Miss_rate = 0.099, Pending_hits = 12, Reservation_fails = 18
L2_cache_bank[2]: Access = 241298, Miss = 23311, Miss_rate = 0.097, Pending_hits = 27, Reservation_fails = 110
L2_cache_bank[3]: Access = 246390, Miss = 23567, Miss_rate = 0.096, Pending_hits = 20, Reservation_fails = 8
L2_cache_bank[4]: Access = 241202, Miss = 23520, Miss_rate = 0.098, Pending_hits = 32, Reservation_fails = 218
L2_cache_bank[5]: Access = 241015, Miss = 24130, Miss_rate = 0.100, Pending_hits = 28, Reservation_fails = 14
L2_cache_bank[6]: Access = 242111, Miss = 23540, Miss_rate = 0.097, Pending_hits = 22, Reservation_fails = 12
L2_cache_bank[7]: Access = 241251, Miss = 23780, Miss_rate = 0.099, Pending_hits = 22, Reservation_fails = 8
L2_cache_bank[8]: Access = 245840, Miss = 24068, Miss_rate = 0.098, Pending_hits = 23, Reservation_fails = 23
L2_cache_bank[9]: Access = 239224, Miss = 23165, Miss_rate = 0.097, Pending_hits = 15, Reservation_fails = 15
L2_cache_bank[10]: Access = 245761, Miss = 23901, Miss_rate = 0.097, Pending_hits = 11, Reservation_fails = 17
L2_cache_bank[11]: Access = 241781, Miss = 23767, Miss_rate = 0.098, Pending_hits = 20, Reservation_fails = 21
L2_total_cache_accesses = 2922410
L2_total_cache_misses = 284818
L2_total_cache_miss_rate = 0.0975
L2_total_cache_pending_hits = 283
L2_total_cache_reservation_fails = 939
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2287848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53853
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 176857
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 110
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14988
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 22200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2518668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 261389
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 179
L2_cache_data_port_util = 0.415
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2922410
icnt_total_pkts_simt_to_mem=951623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.71744
	minimum = 5
	maximum = 47
Network latency average = 6.71744
	minimum = 5
	maximum = 47
Slowest packet = 3869223
Flit latency average = 6.71744
	minimum = 5
	maximum = 47
Slowest flit = 3869350
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.119846
	minimum = 0.072327 (at node 9)
	maximum = 0.413522 (at node 15)
Accepted packet rate average = 0.119846
	minimum = 0.0821541 (at node 20)
	maximum = 0.361635 (at node 15)
Injected flit rate average = 0.119846
	minimum = 0.072327 (at node 9)
	maximum = 0.413522 (at node 15)
Accepted flit rate average= 0.119846
	minimum = 0.0821541 (at node 20)
	maximum = 0.361635 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.3814 (16 samples)
	minimum = 5 (16 samples)
	maximum = 209.75 (16 samples)
Network latency average = 28.5871 (16 samples)
	minimum = 5 (16 samples)
	maximum = 204 (16 samples)
Flit latency average = 28.5868 (16 samples)
	minimum = 5 (16 samples)
	maximum = 204 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.141557 (16 samples)
	minimum = 0.0758313 (16 samples)
	maximum = 0.375791 (16 samples)
Accepted packet rate average = 0.141557 (16 samples)
	minimum = 0.0886297 (16 samples)
	maximum = 0.334941 (16 samples)
Injected flit rate average = 0.141558 (16 samples)
	minimum = 0.0758345 (16 samples)
	maximum = 0.375791 (16 samples)
Accepted flit rate average = 0.141558 (16 samples)
	minimum = 0.088634 (16 samples)
	maximum = 0.334941 (16 samples)
Injected packet size average = 1.00001 (16 samples)
Accepted packet size average = 1.00001 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 52 sec (2752 sec)
gpgpu_simulation_rate = 9450 (inst/sec)
gpgpu_simulation_rate = 193 (cycle/sec)
gpgpu_silicon_slowdown = 3626943x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709eb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940fdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
kernel_stream_id = 1892
gpu_sim_cycle = 11581
gpu_sim_insn = 1283661
gpu_ipc =     110.8420
gpu_tot_sim_cycle = 543230
gpu_tot_sim_insn = 27290217
gpu_tot_ipc =      50.2369
gpu_tot_issued_cta = 2176
gpu_occupancy = 26.3690% 
gpu_tot_occupancy = 51.8086% 
max_total_param_size = 0
gpu_stall_dramfull = 825216
gpu_stall_icnt2sh    = 1442053
partiton_level_parallism =       0.4272
partiton_level_parallism_total  =       1.7607
partiton_level_parallism_util =       1.2826
partiton_level_parallism_util_total  =       2.2749
L2_BW  =      34.0787 GB/Sec
L2_BW_total  =     121.2316 GB/Sec
gpu_total_sim_rate=9715

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1184013
	L1I_total_cache_misses = 2331
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5887
L1D_cache:
	L1D_cache_core[0]: Access = 82323, Miss = 66279, Miss_rate = 0.805, Pending_hits = 7071, Reservation_fails = 249362
	L1D_cache_core[1]: Access = 81731, Miss = 66078, Miss_rate = 0.808, Pending_hits = 6960, Reservation_fails = 259455
	L1D_cache_core[2]: Access = 75147, Miss = 60212, Miss_rate = 0.801, Pending_hits = 6394, Reservation_fails = 241283
	L1D_cache_core[3]: Access = 78494, Miss = 63432, Miss_rate = 0.808, Pending_hits = 6967, Reservation_fails = 247697
	L1D_cache_core[4]: Access = 79010, Miss = 63774, Miss_rate = 0.807, Pending_hits = 6968, Reservation_fails = 245970
	L1D_cache_core[5]: Access = 81045, Miss = 65176, Miss_rate = 0.804, Pending_hits = 7032, Reservation_fails = 250297
	L1D_cache_core[6]: Access = 78194, Miss = 62474, Miss_rate = 0.799, Pending_hits = 6765, Reservation_fails = 241618
	L1D_cache_core[7]: Access = 74862, Miss = 59971, Miss_rate = 0.801, Pending_hits = 6415, Reservation_fails = 241004
	L1D_cache_core[8]: Access = 74635, Miss = 60231, Miss_rate = 0.807, Pending_hits = 6525, Reservation_fails = 237253
	L1D_cache_core[9]: Access = 79696, Miss = 64111, Miss_rate = 0.804, Pending_hits = 6894, Reservation_fails = 240643
	L1D_cache_core[10]: Access = 79277, Miss = 64146, Miss_rate = 0.809, Pending_hits = 6834, Reservation_fails = 249865
	L1D_cache_core[11]: Access = 78686, Miss = 63072, Miss_rate = 0.802, Pending_hits = 6748, Reservation_fails = 239964
	L1D_cache_core[12]: Access = 76773, Miss = 61552, Miss_rate = 0.802, Pending_hits = 6684, Reservation_fails = 242324
	L1D_cache_core[13]: Access = 84013, Miss = 68112, Miss_rate = 0.811, Pending_hits = 7397, Reservation_fails = 253711
	L1D_cache_core[14]: Access = 76998, Miss = 61675, Miss_rate = 0.801, Pending_hits = 6575, Reservation_fails = 233261
	L1D_total_cache_accesses = 1180884
	L1D_total_cache_misses = 950295
	L1D_total_cache_miss_rate = 0.8047
	L1D_total_cache_pending_hits = 102229
	L1D_total_cache_reservation_fails = 3673707
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.087
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 86931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 633891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3670433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 86931
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 98304
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 257576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 847692
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 800999
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 261985
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 847692

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3116942
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 649
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 552842
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2337
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4923, 4593, 4645, 5309, 4617, 4884, 4510, 4525, 4977, 4539, 4188, 4853, 5226, 4757, 4350, 4376, 4541, 4144, 4297, 4310, 4574, 3951, 4870, 3889, 4593, 4331, 4549, 4366, 4132, 4222, 4257, 4068, 506, 506, 528, 495, 517, 550, 528, 506, 495, 528, 517, 517, 528, 506, 506, 517, 
gpgpu_n_tot_thrd_icount = 70689952
gpgpu_n_tot_w_icount = 2209061
gpgpu_n_stall_shd_mem = 3543191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 661058
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2841668
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2841668
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5042846	W0_Idle:339040	W0_Scoreboard:7587945	W1:478788	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
single_issue_nums: WS0:1104439	WS1:1104622	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5288464 {8:661058,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105769280 {40:2644232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363256 {8:295407,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1630 
max_icnt2mem_latency = 1298 
maxmrqlatency = 1225 
max_icnt2sh_latency = 401 
averagemflatency = 383 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 103 
mrq_lat_table:75251 	31361 	23703 	20082 	64338 	24931 	18419 	11181 	4692 	332 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	790616 	1516200 	621235 	11618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	358935 	113205 	226920 	222972 	34190 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	166484 	139528 	118677 	176773 	1375666 	960694 	1847 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	295 	779 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       109       112        76        72       132       124       152       160       128       108        64       112 
dram[1]:       128       128       100       104        85        84        77        64       132       131       136       132       132       128        84        72 
dram[2]:       128       128       120       128       100       112        72        96       128       128       157       168       120       128       104        88 
dram[3]:       128       128       128       128       120        84        84        64       128       132       140       132       116       128        76       116 
dram[4]:       128       128       120       128       100        92        68        92       129       124       140       128       120       109       100        92 
dram[5]:       128       128       128       124        88       112        76        76       134       131       152       144       120       100        68       128 
maximum service time to same row:
dram[0]:     17152     20071     18956     19700     35618     16653     15764     12260     26398     24554     29643     27492     21828     30647     17341     17908 
dram[1]:     21513     17372     24934     19919     25306     27202     13660     11450     41138     32247     28119     36285     43298     32133     32634     20660 
dram[2]:     19129     25127     18325     15944     19312     35304     15403     10362     39958     31641     32338     37113     22912     23575     25325     22147 
dram[3]:     24166     25475     23996     33142     28022     29901     19266     14840     25802     25873     35977     37275     23028     21665     19103     30069 
dram[4]:     20834     21567     15844     24972     31827     23029     16299     16059     39947     25179     29719     36928     21165     33394     22253     24236 
dram[5]:     19548     19445     26316     22215     18890     26821     12790     19055     18214     21933     26090     48298     21507     27919     17354     20120 
average row accesses per activate:
dram[0]:  9.958823  9.443835 11.803030 10.489028  9.491228  9.536517  8.287180  7.821510 17.892857 13.266332 26.000000 27.679487 13.244565 13.657143  9.315603  9.534246 
dram[1]: 10.270440  9.933333 11.637404 11.361403  9.436782  9.862686  7.235698  7.606407 14.350000 15.246836 32.015152 26.329268 14.703704 12.972528  9.645283  9.043771 
dram[2]:  9.921687  9.668588 10.726962 10.844371 10.027864 10.203031  7.362416  7.813520 15.655844 17.479731 28.743244 34.935482 12.871657 13.926136  9.536232  8.828479 
dram[3]: 10.313725 10.864952 10.813560 11.947565  9.705882  9.738372  7.727488  7.691211 15.104295 14.735294 24.825581 28.454546 12.580311 13.550000  9.618375  9.297203 
dram[4]: 10.600629 10.051829 10.576548 12.362550 10.302251  8.961957  7.900232  8.129771 15.230769 15.465409 23.085106 26.763159 13.441989 12.443877  9.091804  8.992754 
dram[5]: 10.139817 10.506135 11.075342 12.337301  9.644776  9.878788  7.548315  7.922141 13.515958 14.838889 28.038961 30.985508 14.407408 11.985075  9.711267  9.875458 
average row locality = 274322/25042 = 10.954476
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       269       281       274       276       347       361       651       661       140       142        52        45        96        91       280       284 
dram[1]:       255       260       285       269       326       349       633       670       136       120        46        47        98        93       281       278 
dram[2]:       277       274       272       276       329       363       674       659       137       124        44        24        86       119       287       278 
dram[3]:       264       280       270       275       340       364       647       650       125       120        52        43        87       107       285       251 
dram[4]:       266       272       284       254       340       396       675       628       151       119        51        40        88        93       284       269 
dram[5]:       277       260       261       255       348       377       661       652       149       150        32        39        89       101       255       262 
total dram writes = 25157
bank skew: 675/24 = 28.12
chip skew: 4250/4146 = 1.03
average mf latency per bank:
dram[0]:      25356     28754     25168     28536     18375     20770     10091     11989     76845     68450    478342    689604    265513    332297     22190     25308
dram[1]:      26276     31175     22172     29308     19104     22176     10294     12211     61330     84391    518296    692348    250465    336035     20411     26651
dram[2]:      22989     22565     23090     21963     18603     16659      9256      9676     56955     65869    500897    980129    259073    178437     19434     20112
dram[3]:      22380     22733     21728     22978     17407     17421      9238     10193     60197     68730    422843    596535    262420    213130     18645     23455
dram[4]:      30501     22754     27886     23325     22114     14780     11619      9726     66120     66042    610882    576626    342494    222360     25389     19300
dram[5]:      29492     23624     30726     23094     21783     15972     11940      9452     66754     52764   1012459    606638    361962    211539     28283     20389
maximum mf latency per bank:
dram[0]:       1279      1302      1553      1370      1414      1352      1436      1577      1295      1326      1237      1464      1352      1320      1426      1284
dram[1]:       1406      1381      1265      1575      1303      1498      1565      1583      1372      1485      1259      1516      1318      1391      1454      1397
dram[2]:       1253      1363      1422      1607      1284      1363      1495      1277      1314      1365      1347      1330      1393      1327      1286      1338
dram[3]:       1425      1556      1384      1456      1432      1404      1432      1550      1312      1303      1210      1258      1311      1400      1434      1491
dram[4]:       1508      1480      1449      1417      1506      1617      1405      1611      1630      1385      1467      1361      1447      1258      1450      1419
dram[5]:       1482      1411      1568      1489      1384      1561      1479      1425      1489      1295      1381      1337      1313      1543      1532      1472
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=717050 n_nop=660248 n_act=4256 n_pre=4240 n_ref_event=0 n_req=46338 n_rd=43010 n_rd_L2_A=0 n_write=0 n_wr_bk=5520 bw_util=0.1354
n_activity=232647 dram_eff=0.4172
bk0: 3146a 688105i bk1: 3196a 687046i bk2: 2888a 689241i bk3: 3088a 687929i bk4: 2940a 685456i bk5: 3100a 685888i bk6: 2796a 682184i bk7: 2956a 680725i bk8: 2424a 701564i bk9: 2552a 698988i bk10: 2180a 704922i bk11: 2132a 705317i bk12: 2364a 698947i bk13: 2324a 702065i bk14: 2388a 692727i bk15: 2536a 690380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908326
Row_Buffer_Locality_read = 0.938526
Row_Buffer_Locality_write = 0.518029
Bank_Level_Parallism = 2.395293
Bank_Level_Parallism_Col = 2.437981
Bank_Level_Parallism_Ready = 1.498259
write_to_read_ratio_blp_rw_average = 0.297478
GrpLevelPara = 1.641333 

BW Util details:
bwutil = 0.135360 
total_CMD = 717050 
util_bw = 97060 
Wasted_Col = 61599 
Wasted_Row = 26526 
Idle = 531865 

BW Util Bottlenecks: 
RCDc_limit = 23601 
RCDWRc_limit = 7460 
WTRc_limit = 6845 
RTWc_limit = 28049 
CCDLc_limit = 30165 
rwq = 0 
CCDLc_limit_alone = 24335 
WTRc_limit_alone = 6473 
RTWc_limit_alone = 22591 

Commands details: 
total_CMD = 717050 
n_nop = 660248 
Read = 43010 
Write = 0 
L2_Alloc = 0 
L2_WB = 5520 
n_act = 4256 
n_pre = 4240 
n_ref = 0 
n_req = 46338 
total_req = 48530 

Dual Bus Interface Util: 
issued_total_row = 8496 
issued_total_col = 48530 
Row_Bus_Util =  0.011849 
CoL_Bus_Util = 0.067680 
Either_Row_CoL_Bus_Util = 0.079216 
Issued_on_Two_Bus_Simul_Util = 0.000312 
issued_two_Eff = 0.003944 
queue_avg = 2.558883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55888
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=717050 n_nop=661719 n_act=4150 n_pre=4134 n_ref_event=0 n_req=45154 n_rd=41936 n_rd_L2_A=0 n_write=0 n_wr_bk=5333 bw_util=0.1318
n_activity=225945 dram_eff=0.4184
bk0: 3028a 689217i bk1: 3044a 690722i bk2: 2816a 690408i bk3: 2988a 688950i bk4: 2996a 687844i bk5: 3012a 687120i bk6: 2736a 682308i bk7: 2880a 681863i bk8: 2496a 699492i bk9: 2332a 700345i bk10: 2088a 705583i bk11: 2132a 705330i bk12: 2308a 699966i bk13: 2284a 701473i bk14: 2340a 692510i bk15: 2456a 693338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908225
Row_Buffer_Locality_read = 0.938978
Row_Buffer_Locality_write = 0.507458
Bank_Level_Parallism = 2.384887
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.485866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.131843 
total_CMD = 717050 
util_bw = 94538 
Wasted_Col = 59560 
Wasted_Row = 25163 
Idle = 537789 

BW Util Bottlenecks: 
RCDc_limit = 22603 
RCDWRc_limit = 7174 
WTRc_limit = 6477 
RTWc_limit = 28092 
CCDLc_limit = 29443 
rwq = 0 
CCDLc_limit_alone = 23634 
WTRc_limit_alone = 6152 
RTWc_limit_alone = 22608 

Commands details: 
total_CMD = 717050 
n_nop = 661719 
Read = 41936 
Write = 0 
L2_Alloc = 0 
L2_WB = 5333 
n_act = 4150 
n_pre = 4134 
n_ref = 0 
n_req = 45154 
total_req = 47269 

Dual Bus Interface Util: 
issued_total_row = 8284 
issued_total_col = 47269 
Row_Bus_Util =  0.011553 
CoL_Bus_Util = 0.065921 
Either_Row_CoL_Bus_Util = 0.077165 
Issued_on_Two_Bus_Simul_Util = 0.000310 
issued_two_Eff = 0.004012 
queue_avg = 2.465588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46559
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=717050 n_nop=660897 n_act=4193 n_pre=4177 n_ref_event=0 n_req=45825 n_rd=42472 n_rd_L2_A=0 n_write=0 n_wr_bk=5518 bw_util=0.1339
n_activity=228310 dram_eff=0.4204
bk0: 3040a 689106i bk1: 3104a 689061i bk2: 2920a 688382i bk3: 3028a 688304i bk4: 2924a 686589i bk5: 3052a 686015i bk6: 2844a 678641i bk7: 2884a 680797i bk8: 2324a 701347i bk9: 2508a 700095i bk10: 2100a 705828i bk11: 2152a 705586i bk12: 2340a 700758i bk13: 2356a 699336i bk14: 2404a 691985i bk15: 2492a 690641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908587
Row_Buffer_Locality_read = 0.939278
Row_Buffer_Locality_write = 0.519833
Bank_Level_Parallism = 2.429475
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.506012
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.133854 
total_CMD = 717050 
util_bw = 95980 
Wasted_Col = 60300 
Wasted_Row = 25736 
Idle = 535034 

BW Util Bottlenecks: 
RCDc_limit = 22683 
RCDWRc_limit = 7247 
WTRc_limit = 6611 
RTWc_limit = 28207 
CCDLc_limit = 29298 
rwq = 0 
CCDLc_limit_alone = 23363 
WTRc_limit_alone = 6176 
RTWc_limit_alone = 22707 

Commands details: 
total_CMD = 717050 
n_nop = 660897 
Read = 42472 
Write = 0 
L2_Alloc = 0 
L2_WB = 5518 
n_act = 4193 
n_pre = 4177 
n_ref = 0 
n_req = 45825 
total_req = 47990 

Dual Bus Interface Util: 
issued_total_row = 8370 
issued_total_col = 47990 
Row_Bus_Util =  0.011673 
CoL_Bus_Util = 0.066927 
Either_Row_CoL_Bus_Util = 0.078311 
Issued_on_Two_Bus_Simul_Util = 0.000289 
issued_two_Eff = 0.003686 
queue_avg = 2.491777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49178
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=717050 n_nop=661282 n_act=4150 n_pre=4134 n_ref_event=0 n_req=45605 n_rd=42364 n_rd_L2_A=0 n_write=0 n_wr_bk=5359 bw_util=0.1331
n_activity=227172 dram_eff=0.4201
bk0: 2936a 690793i bk1: 3132a 689186i bk2: 2948a 690667i bk3: 2952a 689761i bk4: 3024a 688451i bk5: 3052a 685117i bk6: 2812a 682258i bk7: 2804a 680862i bk8: 2384a 701417i bk9: 2428a 700898i bk10: 2104a 705843i bk11: 2168a 705267i bk12: 2356a 701342i bk13: 2348a 697667i bk14: 2480a 691614i bk15: 2436a 691736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909133
Row_Buffer_Locality_read = 0.939005
Row_Buffer_Locality_write = 0.518667
Bank_Level_Parallism = 2.382758
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.444276
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.133109 
total_CMD = 717050 
util_bw = 95446 
Wasted_Col = 60110 
Wasted_Row = 25542 
Idle = 535952 

BW Util Bottlenecks: 
RCDc_limit = 23063 
RCDWRc_limit = 7024 
WTRc_limit = 6189 
RTWc_limit = 29464 
CCDLc_limit = 29811 
rwq = 0 
CCDLc_limit_alone = 23780 
WTRc_limit_alone = 5804 
RTWc_limit_alone = 23818 

Commands details: 
total_CMD = 717050 
n_nop = 661282 
Read = 42364 
Write = 0 
L2_Alloc = 0 
L2_WB = 5359 
n_act = 4150 
n_pre = 4134 
n_ref = 0 
n_req = 45605 
total_req = 47723 

Dual Bus Interface Util: 
issued_total_row = 8284 
issued_total_col = 47723 
Row_Bus_Util =  0.011553 
CoL_Bus_Util = 0.066555 
Either_Row_CoL_Bus_Util = 0.077774 
Issued_on_Two_Bus_Simul_Util = 0.000333 
issued_two_Eff = 0.004286 
queue_avg = 2.508080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50808
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=717050 n_nop=661320 n_act=4169 n_pre=4153 n_ref_event=463904 n_req=45484 n_rd=42151 n_rd_L2_A=0 n_write=0 n_wr_bk=5501 bw_util=0.1329
n_activity=225949 dram_eff=0.4218
bk0: 3120a 687051i bk1: 3052a 689201i bk2: 2980a 687301i bk3: 2900a 689386i bk4: 2924a 687138i bk5: 2968a 685550i bk6: 2943a 681679i bk7: 2768a 683660i bk8: 2476a 699628i bk9: 2380a 699933i bk10: 2144a 704051i bk11: 2012a 704780i bk12: 2352a 698676i bk13: 2360a 698528i bk14: 2516a 692186i bk15: 2256a 693958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908473
Row_Buffer_Locality_read = 0.938886
Row_Buffer_Locality_write = 0.523852
Bank_Level_Parallism = 2.445222
Bank_Level_Parallism_Col = 2.489394
Bank_Level_Parallism_Ready = 1.545424
write_to_read_ratio_blp_rw_average = 0.297375
GrpLevelPara = 1.664657 

BW Util details:
bwutil = 0.132911 
total_CMD = 717050 
util_bw = 95304 
Wasted_Col = 59606 
Wasted_Row = 25695 
Idle = 536445 

BW Util Bottlenecks: 
RCDc_limit = 22812 
RCDWRc_limit = 7142 
WTRc_limit = 7158 
RTWc_limit = 28242 
CCDLc_limit = 29315 
rwq = 0 
CCDLc_limit_alone = 23461 
WTRc_limit_alone = 6764 
RTWc_limit_alone = 22782 

Commands details: 
total_CMD = 717050 
n_nop = 661320 
Read = 42151 
Write = 0 
L2_Alloc = 0 
L2_WB = 5501 
n_act = 4169 
n_pre = 4153 
n_ref = 463904 
n_req = 45484 
total_req = 47652 

Dual Bus Interface Util: 
issued_total_row = 8322 
issued_total_col = 47652 
Row_Bus_Util =  0.011606 
CoL_Bus_Util = 0.066456 
Either_Row_CoL_Bus_Util = 0.077721 
Issued_on_Two_Bus_Simul_Util = 0.000340 
issued_two_Eff = 0.004378 
queue_avg = 2.639338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63934
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=717050 n_nop=660923 n_act=4162 n_pre=4146 n_ref_event=0 n_req=45916 n_rd=42583 n_rd_L2_A=0 n_write=0 n_wr_bk=5452 bw_util=0.134
n_activity=228876 dram_eff=0.4197
bk0: 3083a 688768i bk1: 3184a 687808i bk2: 2992a 690594i bk3: 2896a 690569i bk4: 2920a 685298i bk5: 2952a 685117i bk6: 2900a 680446i bk7: 2812a 682126i bk8: 2448a 699721i bk9: 2580a 699574i bk10: 2136a 705930i bk11: 2116a 705860i bk12: 2256a 699311i bk13: 2312a 697873i bk14: 2532a 691125i bk15: 2464a 691332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909530
Row_Buffer_Locality_read = 0.939765
Row_Buffer_Locality_write = 0.523252
Bank_Level_Parallism = 2.435071
Bank_Level_Parallism_Col = 2.478815
Bank_Level_Parallism_Ready = 1.492709
write_to_read_ratio_blp_rw_average = 0.306154
GrpLevelPara = 1.663822 

BW Util details:
bwutil = 0.133979 
total_CMD = 717050 
util_bw = 96070 
Wasted_Col = 60252 
Wasted_Row = 25855 
Idle = 534873 

BW Util Bottlenecks: 
RCDc_limit = 22649 
RCDWRc_limit = 7248 
WTRc_limit = 6615 
RTWc_limit = 29929 
CCDLc_limit = 30354 
rwq = 0 
CCDLc_limit_alone = 23908 
WTRc_limit_alone = 6222 
RTWc_limit_alone = 23876 

Commands details: 
total_CMD = 717050 
n_nop = 660923 
Read = 42583 
Write = 0 
L2_Alloc = 0 
L2_WB = 5452 
n_act = 4162 
n_pre = 4146 
n_ref = 0 
n_req = 45916 
total_req = 48035 

Dual Bus Interface Util: 
issued_total_row = 8308 
issued_total_col = 48035 
Row_Bus_Util =  0.011586 
CoL_Bus_Util = 0.066990 
Either_Row_CoL_Bus_Util = 0.078275 
Issued_on_Two_Bus_Simul_Util = 0.000301 
issued_two_Eff = 0.003848 
queue_avg = 2.593457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59346

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251097, Miss = 24251, Miss_rate = 0.097, Pending_hits = 51, Reservation_fails = 475
L2_cache_bank[1]: Access = 248531, Miss = 25159, Miss_rate = 0.101, Pending_hits = 12, Reservation_fails = 18
L2_cache_bank[2]: Access = 242627, Miss = 23859, Miss_rate = 0.098, Pending_hits = 27, Reservation_fails = 110
L2_cache_bank[3]: Access = 247913, Miss = 24223, Miss_rate = 0.098, Pending_hits = 20, Reservation_fails = 8
L2_cache_bank[4]: Access = 242644, Miss = 24076, Miss_rate = 0.099, Pending_hits = 32, Reservation_fails = 218
L2_cache_bank[5]: Access = 242536, Miss = 24798, Miss_rate = 0.102, Pending_hits = 28, Reservation_fails = 14
L2_cache_bank[6]: Access = 243434, Miss = 24076, Miss_rate = 0.099, Pending_hits = 22, Reservation_fails = 12
L2_cache_bank[7]: Access = 242774, Miss = 24428, Miss_rate = 0.101, Pending_hits = 22, Reservation_fails = 8
L2_cache_bank[8]: Access = 247365, Miss = 24725, Miss_rate = 0.100, Pending_hits = 23, Reservation_fails = 23
L2_cache_bank[9]: Access = 240633, Miss = 23718, Miss_rate = 0.099, Pending_hits = 15, Reservation_fails = 15
L2_cache_bank[10]: Access = 247237, Miss = 24453, Miss_rate = 0.099, Pending_hits = 11, Reservation_fails = 17
L2_cache_bank[11]: Access = 243238, Miss = 24427, Miss_rate = 0.100, Pending_hits = 20, Reservation_fails = 21
L2_total_cache_accesses = 2940029
L2_total_cache_misses = 292193
L2_total_cache_miss_rate = 0.0994
L2_total_cache_pending_hits = 283
L2_total_cache_reservation_fails = 939
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2297372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 182746
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 110
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 22200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2535564
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262112
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 179
L2_cache_data_port_util = 0.408
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2940029
icnt_total_pkts_simt_to_mem=956570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.68745
	minimum = 5
	maximum = 28
Network latency average = 5.68745
	minimum = 5
	maximum = 28
Slowest packet = 3881615
Flit latency average = 5.68745
	minimum = 5
	maximum = 28
Slowest flit = 3881742
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.072168
	minimum = 0.0244366 (at node 0)
	maximum = 0.139453 (at node 16)
Accepted packet rate average = 0.072168
	minimum = 0.0321216 (at node 21)
	maximum = 0.14023 (at node 7)
Injected flit rate average = 0.072168
	minimum = 0.0244366 (at node 0)
	maximum = 0.139453 (at node 16)
Accepted flit rate average= 0.072168
	minimum = 0.0321216 (at node 21)
	maximum = 0.14023 (at node 7)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.9288 (17 samples)
	minimum = 5 (17 samples)
	maximum = 199.059 (17 samples)
Network latency average = 27.2401 (17 samples)
	minimum = 5 (17 samples)
	maximum = 193.647 (17 samples)
Flit latency average = 27.2397 (17 samples)
	minimum = 5 (17 samples)
	maximum = 193.647 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.137475 (17 samples)
	minimum = 0.072808 (17 samples)
	maximum = 0.361889 (17 samples)
Accepted packet rate average = 0.137475 (17 samples)
	minimum = 0.0853057 (17 samples)
	maximum = 0.323488 (17 samples)
Injected flit rate average = 0.137477 (17 samples)
	minimum = 0.0728111 (17 samples)
	maximum = 0.361889 (17 samples)
Accepted flit rate average = 0.137477 (17 samples)
	minimum = 0.0853097 (17 samples)
	maximum = 0.323488 (17 samples)
Injected packet size average = 1.00001 (17 samples)
Accepted packet size average = 1.00001 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 49 sec (2809 sec)
gpgpu_simulation_rate = 9715 (inst/sec)
gpgpu_simulation_rate = 193 (cycle/sec)
gpgpu_silicon_slowdown = 3626943x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709e3c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940ffa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
kernel_stream_id = 1892
gpu_sim_cycle = 1671
gpu_sim_insn = 1114172
gpu_ipc =     666.7696
gpu_tot_sim_cycle = 544901
gpu_tot_sim_insn = 28404389
gpu_tot_ipc =      52.1276
gpu_tot_issued_cta = 2304
gpu_occupancy = 81.3168% 
gpu_tot_occupancy = 51.9002% 
max_total_param_size = 0
gpu_stall_dramfull = 825216
gpu_stall_icnt2sh    = 1442053
partiton_level_parallism =       0.3208
partiton_level_parallism_total  =       1.7562
partiton_level_parallism_util =       1.3604
partiton_level_parallism_util_total  =       2.2741
L2_BW  =      27.7755 GB/Sec
L2_BW_total  =     120.9450 GB/Sec
gpu_total_sim_rate=10065

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1204523
	L1I_total_cache_misses = 2331
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5887
L1D_cache:
	L1D_cache_core[0]: Access = 82467, Miss = 66315, Miss_rate = 0.804, Pending_hits = 7179, Reservation_fails = 249362
	L1D_cache_core[1]: Access = 81859, Miss = 66110, Miss_rate = 0.808, Pending_hits = 7056, Reservation_fails = 259455
	L1D_cache_core[2]: Access = 75291, Miss = 60248, Miss_rate = 0.800, Pending_hits = 6502, Reservation_fails = 241283
	L1D_cache_core[3]: Access = 78638, Miss = 63468, Miss_rate = 0.807, Pending_hits = 7075, Reservation_fails = 247697
	L1D_cache_core[4]: Access = 79146, Miss = 63812, Miss_rate = 0.806, Pending_hits = 7064, Reservation_fails = 245970
	L1D_cache_core[5]: Access = 81173, Miss = 65208, Miss_rate = 0.803, Pending_hits = 7128, Reservation_fails = 250297
	L1D_cache_core[6]: Access = 78322, Miss = 62506, Miss_rate = 0.798, Pending_hits = 6861, Reservation_fails = 241618
	L1D_cache_core[7]: Access = 75010, Miss = 60010, Miss_rate = 0.800, Pending_hits = 6523, Reservation_fails = 241004
	L1D_cache_core[8]: Access = 74779, Miss = 60267, Miss_rate = 0.806, Pending_hits = 6633, Reservation_fails = 237253
	L1D_cache_core[9]: Access = 79832, Miss = 64149, Miss_rate = 0.804, Pending_hits = 6990, Reservation_fails = 240643
	L1D_cache_core[10]: Access = 79421, Miss = 64182, Miss_rate = 0.808, Pending_hits = 6942, Reservation_fails = 249865
	L1D_cache_core[11]: Access = 78830, Miss = 63108, Miss_rate = 0.801, Pending_hits = 6856, Reservation_fails = 239964
	L1D_cache_core[12]: Access = 76901, Miss = 61584, Miss_rate = 0.801, Pending_hits = 6780, Reservation_fails = 242324
	L1D_cache_core[13]: Access = 84141, Miss = 68144, Miss_rate = 0.810, Pending_hits = 7493, Reservation_fails = 253711
	L1D_cache_core[14]: Access = 77146, Miss = 61714, Miss_rate = 0.800, Pending_hits = 6683, Reservation_fails = 233261
	L1D_total_cache_accesses = 1182956
	L1D_total_cache_misses = 950825
	L1D_total_cache_miss_rate = 0.8038
	L1D_total_cache_pending_hits = 103765
	L1D_total_cache_reservation_fails = 3673707
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.087
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 88467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 634403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3670433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 88467
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 108544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 257594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868202
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 803047
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 108544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262009
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 868202

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3116942
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 649
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 552842
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2337
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4977, 4647, 4699, 5363, 4671, 4938, 4564, 4579, 5031, 4593, 4242, 4907, 5280, 4811, 4404, 4430, 4595, 4198, 4351, 4364, 4628, 4005, 4924, 3943, 4647, 4385, 4603, 4420, 4186, 4276, 4311, 4122, 560, 560, 582, 549, 571, 604, 582, 560, 549, 582, 571, 571, 582, 560, 560, 571, 
gpgpu_n_tot_thrd_icount = 71871712
gpgpu_n_tot_w_icount = 2245991
gpgpu_n_stall_shd_mem = 3543191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 661570
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2841668
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2841668
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5047123	W0_Idle:339821	W0_Scoreboard:7593253	W1:478854	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
single_issue_nums: WS0:1122893	WS1:1123098	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5292560 {8:661570,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105851200 {40:2646280,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363448 {8:295431,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1630 
max_icnt2mem_latency = 1298 
maxmrqlatency = 1225 
max_icnt2sh_latency = 401 
averagemflatency = 383 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 103 
mrq_lat_table:75251 	31361 	23703 	20082 	64338 	24931 	18419 	11181 	4692 	332 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	792688 	1516200 	621235 	11618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	359471 	113205 	226920 	222972 	34190 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	168474 	139610 	118677 	176773 	1375666 	960694 	1847 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	299 	779 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       109       112        76        72       132       124       152       160       128       108        64       112 
dram[1]:       128       128       100       104        85        84        77        64       132       131       136       132       132       128        84        72 
dram[2]:       128       128       120       128       100       112        72        96       128       128       157       168       120       128       104        88 
dram[3]:       128       128       128       128       120        84        84        64       128       132       140       132       116       128        76       116 
dram[4]:       128       128       120       128       100        92        68        92       129       124       140       128       120       109       100        92 
dram[5]:       128       128       128       124        88       112        76        76       134       131       152       144       120       100        68       128 
maximum service time to same row:
dram[0]:     17152     20071     18956     19700     35618     16653     15764     12260     26398     24554     29643     27492     21828     30647     17341     17908 
dram[1]:     21513     17372     24934     19919     25306     27202     13660     11450     41138     32247     28119     36285     43298     32133     32634     20660 
dram[2]:     19129     25127     18325     15944     19312     35304     15403     10362     39958     31641     32338     37113     22912     23575     25325     22147 
dram[3]:     24166     25475     23996     33142     28022     29901     19266     14840     25802     25873     35977     37275     23028     21665     19103     30069 
dram[4]:     20834     21567     15844     24972     31827     23029     16299     16059     39947     25179     29719     36928     21165     33394     22253     24236 
dram[5]:     19548     19445     26316     22215     18890     26821     12790     19055     18214     21933     26090     48298     21507     27919     17354     20120 
average row accesses per activate:
dram[0]:  9.958823  9.443835 11.803030 10.489028  9.491228  9.536517  8.287180  7.821510 17.892857 13.266332 26.000000 27.679487 13.244565 13.657143  9.315603  9.534246 
dram[1]: 10.270440  9.933333 11.637404 11.361403  9.436782  9.862686  7.235698  7.606407 14.350000 15.246836 32.015152 26.329268 14.703704 12.972528  9.645283  9.043771 
dram[2]:  9.921687  9.668588 10.726962 10.844371 10.027864 10.203031  7.362416  7.813520 15.655844 17.479731 28.743244 34.935482 12.871657 13.926136  9.536232  8.828479 
dram[3]: 10.313725 10.864952 10.813560 11.947565  9.705882  9.738372  7.727488  7.691211 15.104295 14.735294 24.825581 28.454546 12.580311 13.550000  9.618375  9.297203 
dram[4]: 10.600629 10.051829 10.576548 12.362550 10.302251  8.961957  7.900232  8.129771 15.230769 15.465409 23.085106 26.763159 13.441989 12.443877  9.091804  8.992754 
dram[5]: 10.139817 10.506135 11.075342 12.337301  9.644776  9.878788  7.548315  7.922141 13.515958 14.838889 28.038961 30.985508 14.407408 11.985075  9.711267  9.875458 
average row locality = 274322/25042 = 10.954476
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       269       281       274       276       347       361       651       661       140       142        52        45        96        91       280       284 
dram[1]:       255       260       285       269       326       349       633       670       136       120        46        47        98        93       281       278 
dram[2]:       277       274       272       276       329       363       674       659       137       124        44        24        86       119       287       278 
dram[3]:       264       280       270       275       340       364       647       650       125       120        52        43        87       107       285       251 
dram[4]:       266       272       284       254       340       396       675       628       151       119        51        40        88        93       284       269 
dram[5]:       277       260       261       255       348       377       661       652       149       150        32        39        89       101       255       262 
total dram writes = 25157
bank skew: 675/24 = 28.12
chip skew: 4250/4146 = 1.03
average mf latency per bank:
dram[0]:      25356     28754     25168     28536     18375     20770     10091     11989     76973     68570    478463    689720    265513    332297     22190     25308
dram[1]:      26276     31175     22172     29308     19104     22176     10295     12211     61453     84532    518433    692462    250465    336035     20411     26651
dram[2]:      22989     22565     23090     21963     18603     16659      9256      9676     57080     66005    501040    980346    259075    178437     19434     20112
dram[3]:      22380     22733     21728     22978     17407     17421      9238     10193     60333     68870    422964    596664    262424    213130     18645     23455
dram[4]:      30501     22754     27886     23325     22114     14780     11619      9726     66232     66183    610984    576761    342494    222360     25389     19300
dram[5]:      29492     23624     30726     23094     21783     15972     11940      9452     66869     52876   1012622    606781    361962    211539     28283     20389
maximum mf latency per bank:
dram[0]:       1279      1302      1553      1370      1414      1352      1436      1577      1295      1326      1237      1464      1352      1320      1426      1284
dram[1]:       1406      1381      1265      1575      1303      1498      1565      1583      1372      1485      1259      1516      1318      1391      1454      1397
dram[2]:       1253      1363      1422      1607      1284      1363      1495      1277      1314      1365      1347      1330      1393      1327      1286      1338
dram[3]:       1425      1556      1384      1456      1432      1404      1432      1550      1312      1303      1210      1258      1311      1400      1434      1491
dram[4]:       1508      1480      1449      1417      1506      1617      1405      1611      1630      1385      1467      1361      1447      1258      1450      1419
dram[5]:       1482      1411      1568      1489      1384      1561      1479      1425      1489      1295      1381      1337      1313      1543      1532      1472
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=719255 n_nop=662453 n_act=4256 n_pre=4240 n_ref_event=0 n_req=46338 n_rd=43010 n_rd_L2_A=0 n_write=0 n_wr_bk=5520 bw_util=0.1349
n_activity=232647 dram_eff=0.4172
bk0: 3146a 690310i bk1: 3196a 689251i bk2: 2888a 691446i bk3: 3088a 690134i bk4: 2940a 687661i bk5: 3100a 688093i bk6: 2796a 684389i bk7: 2956a 682930i bk8: 2424a 703769i bk9: 2552a 701193i bk10: 2180a 707127i bk11: 2132a 707522i bk12: 2364a 701152i bk13: 2324a 704270i bk14: 2388a 694932i bk15: 2536a 692585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908326
Row_Buffer_Locality_read = 0.938526
Row_Buffer_Locality_write = 0.518029
Bank_Level_Parallism = 2.395293
Bank_Level_Parallism_Col = 2.437981
Bank_Level_Parallism_Ready = 1.498259
write_to_read_ratio_blp_rw_average = 0.297478
GrpLevelPara = 1.641333 

BW Util details:
bwutil = 0.134945 
total_CMD = 719255 
util_bw = 97060 
Wasted_Col = 61599 
Wasted_Row = 26526 
Idle = 534070 

BW Util Bottlenecks: 
RCDc_limit = 23601 
RCDWRc_limit = 7460 
WTRc_limit = 6845 
RTWc_limit = 28049 
CCDLc_limit = 30165 
rwq = 0 
CCDLc_limit_alone = 24335 
WTRc_limit_alone = 6473 
RTWc_limit_alone = 22591 

Commands details: 
total_CMD = 719255 
n_nop = 662453 
Read = 43010 
Write = 0 
L2_Alloc = 0 
L2_WB = 5520 
n_act = 4256 
n_pre = 4240 
n_ref = 0 
n_req = 46338 
total_req = 48530 

Dual Bus Interface Util: 
issued_total_row = 8496 
issued_total_col = 48530 
Row_Bus_Util =  0.011812 
CoL_Bus_Util = 0.067473 
Either_Row_CoL_Bus_Util = 0.078973 
Issued_on_Two_Bus_Simul_Util = 0.000311 
issued_two_Eff = 0.003944 
queue_avg = 2.551038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55104
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=719255 n_nop=663924 n_act=4150 n_pre=4134 n_ref_event=0 n_req=45154 n_rd=41936 n_rd_L2_A=0 n_write=0 n_wr_bk=5333 bw_util=0.1314
n_activity=225945 dram_eff=0.4184
bk0: 3028a 691422i bk1: 3044a 692927i bk2: 2816a 692613i bk3: 2988a 691155i bk4: 2996a 690049i bk5: 3012a 689325i bk6: 2736a 684513i bk7: 2880a 684068i bk8: 2496a 701697i bk9: 2332a 702550i bk10: 2088a 707788i bk11: 2132a 707535i bk12: 2308a 702171i bk13: 2284a 703678i bk14: 2340a 694715i bk15: 2456a 695543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908225
Row_Buffer_Locality_read = 0.938978
Row_Buffer_Locality_write = 0.507458
Bank_Level_Parallism = 2.384887
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.485866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.131439 
total_CMD = 719255 
util_bw = 94538 
Wasted_Col = 59560 
Wasted_Row = 25163 
Idle = 539994 

BW Util Bottlenecks: 
RCDc_limit = 22603 
RCDWRc_limit = 7174 
WTRc_limit = 6477 
RTWc_limit = 28092 
CCDLc_limit = 29443 
rwq = 0 
CCDLc_limit_alone = 23634 
WTRc_limit_alone = 6152 
RTWc_limit_alone = 22608 

Commands details: 
total_CMD = 719255 
n_nop = 663924 
Read = 41936 
Write = 0 
L2_Alloc = 0 
L2_WB = 5333 
n_act = 4150 
n_pre = 4134 
n_ref = 0 
n_req = 45154 
total_req = 47269 

Dual Bus Interface Util: 
issued_total_row = 8284 
issued_total_col = 47269 
Row_Bus_Util =  0.011517 
CoL_Bus_Util = 0.065719 
Either_Row_CoL_Bus_Util = 0.076928 
Issued_on_Two_Bus_Simul_Util = 0.000309 
issued_two_Eff = 0.004012 
queue_avg = 2.458030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45803
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=719255 n_nop=663102 n_act=4193 n_pre=4177 n_ref_event=0 n_req=45825 n_rd=42472 n_rd_L2_A=0 n_write=0 n_wr_bk=5518 bw_util=0.1334
n_activity=228310 dram_eff=0.4204
bk0: 3040a 691311i bk1: 3104a 691266i bk2: 2920a 690587i bk3: 3028a 690509i bk4: 2924a 688794i bk5: 3052a 688220i bk6: 2844a 680846i bk7: 2884a 683002i bk8: 2324a 703552i bk9: 2508a 702300i bk10: 2100a 708033i bk11: 2152a 707791i bk12: 2340a 702963i bk13: 2356a 701541i bk14: 2404a 694190i bk15: 2492a 692846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908587
Row_Buffer_Locality_read = 0.939278
Row_Buffer_Locality_write = 0.519833
Bank_Level_Parallism = 2.429475
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.506012
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.133444 
total_CMD = 719255 
util_bw = 95980 
Wasted_Col = 60300 
Wasted_Row = 25736 
Idle = 537239 

BW Util Bottlenecks: 
RCDc_limit = 22683 
RCDWRc_limit = 7247 
WTRc_limit = 6611 
RTWc_limit = 28207 
CCDLc_limit = 29298 
rwq = 0 
CCDLc_limit_alone = 23363 
WTRc_limit_alone = 6176 
RTWc_limit_alone = 22707 

Commands details: 
total_CMD = 719255 
n_nop = 663102 
Read = 42472 
Write = 0 
L2_Alloc = 0 
L2_WB = 5518 
n_act = 4193 
n_pre = 4177 
n_ref = 0 
n_req = 45825 
total_req = 47990 

Dual Bus Interface Util: 
issued_total_row = 8370 
issued_total_col = 47990 
Row_Bus_Util =  0.011637 
CoL_Bus_Util = 0.066722 
Either_Row_CoL_Bus_Util = 0.078071 
Issued_on_Two_Bus_Simul_Util = 0.000288 
issued_two_Eff = 0.003686 
queue_avg = 2.484138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48414
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=719255 n_nop=663487 n_act=4150 n_pre=4134 n_ref_event=0 n_req=45605 n_rd=42364 n_rd_L2_A=0 n_write=0 n_wr_bk=5359 bw_util=0.1327
n_activity=227172 dram_eff=0.4201
bk0: 2936a 692998i bk1: 3132a 691391i bk2: 2948a 692872i bk3: 2952a 691966i bk4: 3024a 690656i bk5: 3052a 687322i bk6: 2812a 684463i bk7: 2804a 683067i bk8: 2384a 703622i bk9: 2428a 703103i bk10: 2104a 708048i bk11: 2168a 707472i bk12: 2356a 703547i bk13: 2348a 699872i bk14: 2480a 693819i bk15: 2436a 693941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909133
Row_Buffer_Locality_read = 0.939005
Row_Buffer_Locality_write = 0.518667
Bank_Level_Parallism = 2.382758
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.444276
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.132701 
total_CMD = 719255 
util_bw = 95446 
Wasted_Col = 60110 
Wasted_Row = 25542 
Idle = 538157 

BW Util Bottlenecks: 
RCDc_limit = 23063 
RCDWRc_limit = 7024 
WTRc_limit = 6189 
RTWc_limit = 29464 
CCDLc_limit = 29811 
rwq = 0 
CCDLc_limit_alone = 23780 
WTRc_limit_alone = 5804 
RTWc_limit_alone = 23818 

Commands details: 
total_CMD = 719255 
n_nop = 663487 
Read = 42364 
Write = 0 
L2_Alloc = 0 
L2_WB = 5359 
n_act = 4150 
n_pre = 4134 
n_ref = 0 
n_req = 45605 
total_req = 47723 

Dual Bus Interface Util: 
issued_total_row = 8284 
issued_total_col = 47723 
Row_Bus_Util =  0.011517 
CoL_Bus_Util = 0.066351 
Either_Row_CoL_Bus_Util = 0.077536 
Issued_on_Two_Bus_Simul_Util = 0.000332 
issued_two_Eff = 0.004286 
queue_avg = 2.500391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50039
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=719255 n_nop=663525 n_act=4169 n_pre=4153 n_ref_event=463904 n_req=45484 n_rd=42151 n_rd_L2_A=0 n_write=0 n_wr_bk=5501 bw_util=0.1325
n_activity=225949 dram_eff=0.4218
bk0: 3120a 689256i bk1: 3052a 691406i bk2: 2980a 689506i bk3: 2900a 691591i bk4: 2924a 689343i bk5: 2968a 687755i bk6: 2943a 683884i bk7: 2768a 685865i bk8: 2476a 701833i bk9: 2380a 702138i bk10: 2144a 706256i bk11: 2012a 706985i bk12: 2352a 700881i bk13: 2360a 700733i bk14: 2516a 694391i bk15: 2256a 696163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908473
Row_Buffer_Locality_read = 0.938886
Row_Buffer_Locality_write = 0.523852
Bank_Level_Parallism = 2.445222
Bank_Level_Parallism_Col = 2.489394
Bank_Level_Parallism_Ready = 1.545424
write_to_read_ratio_blp_rw_average = 0.297375
GrpLevelPara = 1.664657 

BW Util details:
bwutil = 0.132504 
total_CMD = 719255 
util_bw = 95304 
Wasted_Col = 59606 
Wasted_Row = 25695 
Idle = 538650 

BW Util Bottlenecks: 
RCDc_limit = 22812 
RCDWRc_limit = 7142 
WTRc_limit = 7158 
RTWc_limit = 28242 
CCDLc_limit = 29315 
rwq = 0 
CCDLc_limit_alone = 23461 
WTRc_limit_alone = 6764 
RTWc_limit_alone = 22782 

Commands details: 
total_CMD = 719255 
n_nop = 663525 
Read = 42151 
Write = 0 
L2_Alloc = 0 
L2_WB = 5501 
n_act = 4169 
n_pre = 4153 
n_ref = 463904 
n_req = 45484 
total_req = 47652 

Dual Bus Interface Util: 
issued_total_row = 8322 
issued_total_col = 47652 
Row_Bus_Util =  0.011570 
CoL_Bus_Util = 0.066252 
Either_Row_CoL_Bus_Util = 0.077483 
Issued_on_Two_Bus_Simul_Util = 0.000339 
issued_two_Eff = 0.004378 
queue_avg = 2.631246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63125
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=719255 n_nop=663128 n_act=4162 n_pre=4146 n_ref_event=0 n_req=45916 n_rd=42583 n_rd_L2_A=0 n_write=0 n_wr_bk=5452 bw_util=0.1336
n_activity=228876 dram_eff=0.4197
bk0: 3083a 690973i bk1: 3184a 690013i bk2: 2992a 692799i bk3: 2896a 692774i bk4: 2920a 687503i bk5: 2952a 687322i bk6: 2900a 682651i bk7: 2812a 684331i bk8: 2448a 701926i bk9: 2580a 701779i bk10: 2136a 708135i bk11: 2116a 708065i bk12: 2256a 701516i bk13: 2312a 700078i bk14: 2532a 693330i bk15: 2464a 693537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909530
Row_Buffer_Locality_read = 0.939765
Row_Buffer_Locality_write = 0.523252
Bank_Level_Parallism = 2.435071
Bank_Level_Parallism_Col = 2.478815
Bank_Level_Parallism_Ready = 1.492709
write_to_read_ratio_blp_rw_average = 0.306154
GrpLevelPara = 1.663822 

BW Util details:
bwutil = 0.133569 
total_CMD = 719255 
util_bw = 96070 
Wasted_Col = 60252 
Wasted_Row = 25855 
Idle = 537078 

BW Util Bottlenecks: 
RCDc_limit = 22649 
RCDWRc_limit = 7248 
WTRc_limit = 6615 
RTWc_limit = 29929 
CCDLc_limit = 30354 
rwq = 0 
CCDLc_limit_alone = 23908 
WTRc_limit_alone = 6222 
RTWc_limit_alone = 23876 

Commands details: 
total_CMD = 719255 
n_nop = 663128 
Read = 42583 
Write = 0 
L2_Alloc = 0 
L2_WB = 5452 
n_act = 4162 
n_pre = 4146 
n_ref = 0 
n_req = 45916 
total_req = 48035 

Dual Bus Interface Util: 
issued_total_row = 8308 
issued_total_col = 48035 
Row_Bus_Util =  0.011551 
CoL_Bus_Util = 0.066784 
Either_Row_CoL_Bus_Util = 0.078035 
Issued_on_Two_Bus_Simul_Util = 0.000300 
issued_two_Eff = 0.003848 
queue_avg = 2.585506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58551

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251279, Miss = 24251, Miss_rate = 0.097, Pending_hits = 51, Reservation_fails = 475
L2_cache_bank[1]: Access = 248700, Miss = 25159, Miss_rate = 0.101, Pending_hits = 12, Reservation_fails = 18
L2_cache_bank[2]: Access = 242805, Miss = 23859, Miss_rate = 0.098, Pending_hits = 27, Reservation_fails = 110
L2_cache_bank[3]: Access = 248084, Miss = 24223, Miss_rate = 0.098, Pending_hits = 20, Reservation_fails = 8
L2_cache_bank[4]: Access = 242821, Miss = 24076, Miss_rate = 0.099, Pending_hits = 32, Reservation_fails = 218
L2_cache_bank[5]: Access = 242704, Miss = 24798, Miss_rate = 0.102, Pending_hits = 28, Reservation_fails = 14
L2_cache_bank[6]: Access = 243613, Miss = 24076, Miss_rate = 0.099, Pending_hits = 22, Reservation_fails = 12
L2_cache_bank[7]: Access = 242944, Miss = 24428, Miss_rate = 0.101, Pending_hits = 22, Reservation_fails = 8
L2_cache_bank[8]: Access = 247533, Miss = 24725, Miss_rate = 0.100, Pending_hits = 23, Reservation_fails = 23
L2_cache_bank[9]: Access = 240802, Miss = 23718, Miss_rate = 0.098, Pending_hits = 15, Reservation_fails = 15
L2_cache_bank[10]: Access = 247407, Miss = 24453, Miss_rate = 0.099, Pending_hits = 11, Reservation_fails = 17
L2_cache_bank[11]: Access = 243409, Miss = 24427, Miss_rate = 0.100, Pending_hits = 20, Reservation_fails = 21
L2_total_cache_accesses = 2942101
L2_total_cache_misses = 292193
L2_total_cache_miss_rate = 0.0993
L2_total_cache_pending_hits = 283
L2_total_cache_reservation_fails = 939
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2299420
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 182746
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 110
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 22200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2537612
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262136
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 179
L2_cache_data_port_util = 0.407
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2942101
icnt_total_pkts_simt_to_mem=957106
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06633
	minimum = 5
	maximum = 9
Network latency average = 5.06633
	minimum = 5
	maximum = 9
Slowest packet = 3897546
Flit latency average = 5.06633
	minimum = 5
	maximum = 9
Slowest flit = 3897673
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0578053
	minimum = 0.0191502 (at node 1)
	maximum = 0.108917 (at node 15)
Accepted packet rate average = 0.0578053
	minimum = 0.0251346 (at node 20)
	maximum = 0.0885697 (at node 7)
Injected flit rate average = 0.0578053
	minimum = 0.0191502 (at node 1)
	maximum = 0.108917 (at node 15)
Accepted flit rate average= 0.0578053
	minimum = 0.0251346 (at node 20)
	maximum = 0.0885697 (at node 7)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.6031 (18 samples)
	minimum = 5 (18 samples)
	maximum = 188.5 (18 samples)
Network latency average = 26.0082 (18 samples)
	minimum = 5 (18 samples)
	maximum = 183.389 (18 samples)
Flit latency average = 26.0079 (18 samples)
	minimum = 5 (18 samples)
	maximum = 183.389 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.133049 (18 samples)
	minimum = 0.0698271 (18 samples)
	maximum = 0.347835 (18 samples)
Accepted packet rate average = 0.133049 (18 samples)
	minimum = 0.0819629 (18 samples)
	maximum = 0.310437 (18 samples)
Injected flit rate average = 0.13305 (18 samples)
	minimum = 0.0698299 (18 samples)
	maximum = 0.347835 (18 samples)
Accepted flit rate average = 0.13305 (18 samples)
	minimum = 0.0819667 (18 samples)
	maximum = 0.310437 (18 samples)
Injected packet size average = 1.00001 (18 samples)
Accepted packet size average = 1.00001 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 2 sec (2822 sec)
gpgpu_simulation_rate = 10065 (inst/sec)
gpgpu_simulation_rate = 193 (cycle/sec)
gpgpu_silicon_slowdown = 3626943x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709eb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940fdbf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
kernel_stream_id = 1892
gpu_sim_cycle = 2901
gpu_sim_insn = 1245357
gpu_ipc =     429.2854
gpu_tot_sim_cycle = 547802
gpu_tot_sim_insn = 29649746
gpu_tot_ipc =      54.1249
gpu_tot_issued_cta = 2432
gpu_occupancy = 50.1626% 
gpu_tot_occupancy = 51.8930% 
max_total_param_size = 0
gpu_stall_dramfull = 825216
gpu_stall_icnt2sh    = 1442053
partiton_level_parallism =       0.1851
partiton_level_parallism_total  =       1.7479
partiton_level_parallism_util =       1.4753
partiton_level_parallism_util_total  =       2.2734
L2_BW  =      16.4467 GB/Sec
L2_BW_total  =     120.3916 GB/Sec
gpu_total_sim_rate=10443

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1227148
	L1I_total_cache_misses = 2331
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5887
L1D_cache:
	L1D_cache_core[0]: Access = 82611, Miss = 66351, Miss_rate = 0.803, Pending_hits = 7287, Reservation_fails = 249362
	L1D_cache_core[1]: Access = 82003, Miss = 66146, Miss_rate = 0.807, Pending_hits = 7164, Reservation_fails = 259455
	L1D_cache_core[2]: Access = 75435, Miss = 60284, Miss_rate = 0.799, Pending_hits = 6610, Reservation_fails = 241283
	L1D_cache_core[3]: Access = 78782, Miss = 63504, Miss_rate = 0.806, Pending_hits = 7183, Reservation_fails = 247697
	L1D_cache_core[4]: Access = 79297, Miss = 63852, Miss_rate = 0.805, Pending_hits = 7172, Reservation_fails = 245970
	L1D_cache_core[5]: Access = 81317, Miss = 65244, Miss_rate = 0.802, Pending_hits = 7236, Reservation_fails = 250297
	L1D_cache_core[6]: Access = 78450, Miss = 62538, Miss_rate = 0.797, Pending_hits = 6957, Reservation_fails = 241618
	L1D_cache_core[7]: Access = 75111, Miss = 60037, Miss_rate = 0.799, Pending_hits = 6595, Reservation_fails = 241004
	L1D_cache_core[8]: Access = 74923, Miss = 60303, Miss_rate = 0.805, Pending_hits = 6741, Reservation_fails = 237253
	L1D_cache_core[9]: Access = 79976, Miss = 64185, Miss_rate = 0.803, Pending_hits = 7098, Reservation_fails = 240643
	L1D_cache_core[10]: Access = 79565, Miss = 64218, Miss_rate = 0.807, Pending_hits = 7050, Reservation_fails = 249865
	L1D_cache_core[11]: Access = 78984, Miss = 63150, Miss_rate = 0.800, Pending_hits = 6964, Reservation_fails = 239964
	L1D_cache_core[12]: Access = 77045, Miss = 61620, Miss_rate = 0.800, Pending_hits = 6888, Reservation_fails = 242324
	L1D_cache_core[13]: Access = 84285, Miss = 68180, Miss_rate = 0.809, Pending_hits = 7601, Reservation_fails = 253711
	L1D_cache_core[14]: Access = 77252, Miss = 61744, Miss_rate = 0.799, Pending_hits = 6755, Reservation_fails = 233261
	L1D_total_cache_accesses = 1185036
	L1D_total_cache_misses = 951356
	L1D_total_cache_miss_rate = 0.8028
	L1D_total_cache_pending_hits = 105301
	L1D_total_cache_reservation_fails = 3673707
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.087
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 634934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3670433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 90003
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 122880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 257594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 890827
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 805121
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262015
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 890827

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3116942
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 649
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 552842
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2337
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
5077, 4747, 4799, 5463, 4771, 5038, 4664, 4679, 5131, 4693, 4342, 5007, 5380, 4911, 4504, 4530, 4675, 4278, 4431, 4444, 4708, 4085, 5004, 4023, 4727, 4465, 4683, 4500, 4266, 4356, 4391, 4202, 560, 560, 582, 549, 571, 604, 582, 560, 549, 582, 571, 571, 582, 560, 560, 571, 
gpgpu_n_tot_thrd_icount = 73188544
gpgpu_n_tot_w_icount = 2287142
gpgpu_n_stall_shd_mem = 3543191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 662101
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2841668
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2841668
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5053524	W0_Idle:341360	W0_Scoreboard:7608134	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
single_issue_nums: WS0:1143433	WS1:1143709	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5296808 {8:662101,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105936160 {40:2648404,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1630 
max_icnt2mem_latency = 1298 
maxmrqlatency = 1225 
max_icnt2sh_latency = 401 
averagemflatency = 383 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 103 
mrq_lat_table:75260 	31363 	23703 	20082 	64359 	24931 	18419 	11181 	4692 	332 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	794790 	1516228 	621235 	11618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	360008 	113205 	226920 	222972 	34190 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	170598 	139616 	118677 	176773 	1375666 	960694 	1847 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	305 	779 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       109       112        76        72       132       124       152       160       128       108        64       112 
dram[1]:       128       128       100       104        85        84        77        64       132       131       136       132       132       128        84        72 
dram[2]:       128       128       120       128       100       112        72        96       128       128       157       168       120       128       104        88 
dram[3]:       128       128       128       128       120        84        84        64       128       132       140       132       116       128        76       116 
dram[4]:       128       128       120       128       100        92        68        92       129       124       140       128       120       109       100        92 
dram[5]:       128       128       128       124        88       112        76        76       134       131       152       144       120       100        68       128 
maximum service time to same row:
dram[0]:     17152     20071     18956     19700     35618     16653     15764     12260     26398     24554     29643     27492     21828     30647     17341     17908 
dram[1]:     21513     17372     24934     19919     25306     27202     13660     11450     41138     32247     28119     36285     43298     32133     32634     20660 
dram[2]:     19129     25127     18325     15944     19312     35304     15403     10362     39958     31641     32338     37113     22912     23575     25325     22147 
dram[3]:     24166     25475     23996     33142     28022     29901     19266     14840     25802     25873     35977     37275     23028     21665     19103     30069 
dram[4]:     20834     21567     15844     24972     31827     23029     16299     16059     39947     25179     29719     36928     21165     33394     22253     24236 
dram[5]:     19548     19445     26316     22215     18890     26821     12790     19055     18214     21933     26090     48298     21507     27919     17354     20120 
average row accesses per activate:
dram[0]:  9.958823  9.443835 11.803030 10.489028  9.491228  9.536517  8.287180  7.821510 17.892857 13.266332 26.000000 27.679487 13.244565 13.657143  9.315603  9.534246 
dram[1]: 10.270440  9.933333 11.637404 11.361403  9.436782  9.862686  7.235698  7.606407 14.292818 15.246836 32.015152 26.329268 14.703704 12.972528  9.645283  9.043771 
dram[2]:  9.921687  9.668588 10.726962 10.844371 10.027864 10.203031  7.362416  7.804651 15.655844 17.389261 28.743244 34.935482 12.871657 13.926136  9.536232  8.828479 
dram[3]: 10.313725 10.864952 10.813560 11.947565  9.705882  9.738372  7.727488  7.691211 15.104295 14.735294 24.825581 28.454546 12.580311 13.550000  9.618375  9.297203 
dram[4]: 10.600629 10.064024 10.576548 12.362550 10.302251  8.961957  7.900232  8.129771 15.230769 15.465409 23.085106 26.763159 13.441989 12.443877  9.091804  8.992754 
dram[5]: 10.139817 10.506135 11.027211 12.337301  9.644776  9.878788  7.540359  7.922141 13.515958 14.838889 28.038961 30.985508 14.407408 11.945544  9.711267  9.875458 
average row locality = 274354/25049 = 10.952693
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       269       281       274       276       347       361       651       661       140       142        52        45        96        91       280       284 
dram[1]:       255       260       285       269       326       349       633       670       136       120        46        47        98        93       281       278 
dram[2]:       277       274       272       276       329       363       674       659       137       124        44        24        86       119       287       278 
dram[3]:       264       280       270       275       340       364       647       650       125       120        52        43        87       107       285       251 
dram[4]:       266       272       284       254       340       396       675       628       151       119        51        40        88        93       284       269 
dram[5]:       277       260       261       255       348       377       661       652       149       150        32        39        89       101       255       262 
total dram writes = 25157
bank skew: 675/24 = 28.12
chip skew: 4250/4146 = 1.03
average mf latency per bank:
dram[0]:      25356     28754     25169     28536     18391     20784     10117     12015     76973     68570    478463    689720    265513    332314     22190     25308
dram[1]:      26276     31177     22172     29308     19120     22191     10322     12237     61461     84532    518433    692462    250465    336040     20411     26651
dram[2]:      22989     22565     23090     21963     18619     16676      9280      9703     57080     66013    501040    980368    259075    178437     19436     20112
dram[3]:      22380     22733     21728     22978     17422     17439      9264     10219     60333     68870    422984    596664    262424    213130     18645     23455
dram[4]:      30501     22757     27886     23325     22129     14796     11644      9753     66232     66183    610984    576761    342494    222360     25389     19300
dram[5]:      29492     23624     30734     23094     21798     15990     11967      9478     66869     52876   1012622    606781    361962    211554     28283     20389
maximum mf latency per bank:
dram[0]:       1279      1302      1553      1370      1414      1352      1436      1577      1295      1326      1237      1464      1352      1320      1426      1284
dram[1]:       1406      1381      1265      1575      1303      1498      1565      1583      1372      1485      1259      1516      1318      1391      1454      1397
dram[2]:       1253      1363      1422      1607      1284      1363      1495      1277      1314      1365      1347      1330      1393      1327      1286      1338
dram[3]:       1425      1556      1384      1456      1432      1404      1432      1550      1312      1303      1210      1258      1311      1400      1434      1491
dram[4]:       1508      1480      1449      1417      1506      1617      1405      1611      1630      1385      1467      1361      1447      1258      1450      1419
dram[5]:       1482      1411      1568      1489      1384      1561      1479      1425      1489      1295      1381      1337      1313      1543      1532      1472
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=723083 n_nop=666281 n_act=4256 n_pre=4240 n_ref_event=0 n_req=46338 n_rd=43010 n_rd_L2_A=0 n_write=0 n_wr_bk=5520 bw_util=0.1342
n_activity=232647 dram_eff=0.4172
bk0: 3146a 694138i bk1: 3196a 693079i bk2: 2888a 695274i bk3: 3088a 693962i bk4: 2940a 691489i bk5: 3100a 691921i bk6: 2796a 688217i bk7: 2956a 686758i bk8: 2424a 707597i bk9: 2552a 705021i bk10: 2180a 710955i bk11: 2132a 711350i bk12: 2364a 704980i bk13: 2324a 708098i bk14: 2388a 698760i bk15: 2536a 696413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908326
Row_Buffer_Locality_read = 0.938526
Row_Buffer_Locality_write = 0.518029
Bank_Level_Parallism = 2.395293
Bank_Level_Parallism_Col = 2.437981
Bank_Level_Parallism_Ready = 1.498259
write_to_read_ratio_blp_rw_average = 0.297478
GrpLevelPara = 1.641333 

BW Util details:
bwutil = 0.134231 
total_CMD = 723083 
util_bw = 97060 
Wasted_Col = 61599 
Wasted_Row = 26526 
Idle = 537898 

BW Util Bottlenecks: 
RCDc_limit = 23601 
RCDWRc_limit = 7460 
WTRc_limit = 6845 
RTWc_limit = 28049 
CCDLc_limit = 30165 
rwq = 0 
CCDLc_limit_alone = 24335 
WTRc_limit_alone = 6473 
RTWc_limit_alone = 22591 

Commands details: 
total_CMD = 723083 
n_nop = 666281 
Read = 43010 
Write = 0 
L2_Alloc = 0 
L2_WB = 5520 
n_act = 4256 
n_pre = 4240 
n_ref = 0 
n_req = 46338 
total_req = 48530 

Dual Bus Interface Util: 
issued_total_row = 8496 
issued_total_col = 48530 
Row_Bus_Util =  0.011750 
CoL_Bus_Util = 0.067115 
Either_Row_CoL_Bus_Util = 0.078555 
Issued_on_Two_Bus_Simul_Util = 0.000310 
issued_two_Eff = 0.003944 
queue_avg = 2.537533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53753
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=723083 n_nop=667746 n_act=4151 n_pre=4135 n_ref_event=0 n_req=45158 n_rd=41940 n_rd_L2_A=0 n_write=0 n_wr_bk=5333 bw_util=0.1308
n_activity=225997 dram_eff=0.4184
bk0: 3028a 695250i bk1: 3044a 696755i bk2: 2816a 696441i bk3: 2988a 694983i bk4: 2996a 693877i bk5: 3012a 693154i bk6: 2736a 688342i bk7: 2880a 687897i bk8: 2500a 705495i bk9: 2332a 706377i bk10: 2088a 711615i bk11: 2132a 711362i bk12: 2308a 705998i bk13: 2284a 707506i bk14: 2340a 698543i bk15: 2456a 699371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908211
Row_Buffer_Locality_read = 0.938960
Row_Buffer_Locality_write = 0.507458
Bank_Level_Parallism = 2.384618
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.485825
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.130754 
total_CMD = 723083 
util_bw = 94546 
Wasted_Col = 59575 
Wasted_Row = 25175 
Idle = 543787 

BW Util Bottlenecks: 
RCDc_limit = 22615 
RCDWRc_limit = 7174 
WTRc_limit = 6477 
RTWc_limit = 28092 
CCDLc_limit = 29446 
rwq = 0 
CCDLc_limit_alone = 23637 
WTRc_limit_alone = 6152 
RTWc_limit_alone = 22608 

Commands details: 
total_CMD = 723083 
n_nop = 667746 
Read = 41940 
Write = 0 
L2_Alloc = 0 
L2_WB = 5333 
n_act = 4151 
n_pre = 4135 
n_ref = 0 
n_req = 45158 
total_req = 47273 

Dual Bus Interface Util: 
issued_total_row = 8286 
issued_total_col = 47273 
Row_Bus_Util =  0.011459 
CoL_Bus_Util = 0.065377 
Either_Row_CoL_Bus_Util = 0.076529 
Issued_on_Two_Bus_Simul_Util = 0.000307 
issued_two_Eff = 0.004012 
queue_avg = 2.445120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44512
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=723083 n_nop=666918 n_act=4195 n_pre=4179 n_ref_event=0 n_req=45833 n_rd=42480 n_rd_L2_A=0 n_write=0 n_wr_bk=5518 bw_util=0.1328
n_activity=228414 dram_eff=0.4203
bk0: 3040a 695139i bk1: 3104a 695094i bk2: 2920a 694415i bk3: 3028a 694337i bk4: 2924a 692622i bk5: 3052a 692049i bk6: 2844a 684675i bk7: 2888a 686800i bk8: 2324a 707380i bk9: 2512a 706097i bk10: 2100a 711859i bk11: 2152a 711618i bk12: 2340a 706791i bk13: 2356a 705369i bk14: 2404a 698018i bk15: 2492a 696674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908559
Row_Buffer_Locality_read = 0.939242
Row_Buffer_Locality_write = 0.519833
Bank_Level_Parallism = 2.428928
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.505929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.132759 
total_CMD = 723083 
util_bw = 95996 
Wasted_Col = 60330 
Wasted_Row = 25760 
Idle = 540997 

BW Util Bottlenecks: 
RCDc_limit = 22707 
RCDWRc_limit = 7247 
WTRc_limit = 6611 
RTWc_limit = 28207 
CCDLc_limit = 29304 
rwq = 0 
CCDLc_limit_alone = 23369 
WTRc_limit_alone = 6176 
RTWc_limit_alone = 22707 

Commands details: 
total_CMD = 723083 
n_nop = 666918 
Read = 42480 
Write = 0 
L2_Alloc = 0 
L2_WB = 5518 
n_act = 4195 
n_pre = 4179 
n_ref = 0 
n_req = 45833 
total_req = 47998 

Dual Bus Interface Util: 
issued_total_row = 8374 
issued_total_col = 47998 
Row_Bus_Util =  0.011581 
CoL_Bus_Util = 0.066380 
Either_Row_CoL_Bus_Util = 0.077674 
Issued_on_Two_Bus_Simul_Util = 0.000286 
issued_two_Eff = 0.003686 
queue_avg = 2.471198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4712
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=723083 n_nop=667315 n_act=4150 n_pre=4134 n_ref_event=0 n_req=45605 n_rd=42364 n_rd_L2_A=0 n_write=0 n_wr_bk=5359 bw_util=0.132
n_activity=227172 dram_eff=0.4201
bk0: 2936a 696826i bk1: 3132a 695219i bk2: 2948a 696700i bk3: 2952a 695794i bk4: 3024a 694484i bk5: 3052a 691150i bk6: 2812a 688291i bk7: 2804a 686895i bk8: 2384a 707450i bk9: 2428a 706931i bk10: 2104a 711876i bk11: 2168a 711300i bk12: 2356a 707375i bk13: 2348a 703700i bk14: 2480a 697647i bk15: 2436a 697769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909133
Row_Buffer_Locality_read = 0.939005
Row_Buffer_Locality_write = 0.518667
Bank_Level_Parallism = 2.382758
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.444276
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.131999 
total_CMD = 723083 
util_bw = 95446 
Wasted_Col = 60110 
Wasted_Row = 25542 
Idle = 541985 

BW Util Bottlenecks: 
RCDc_limit = 23063 
RCDWRc_limit = 7024 
WTRc_limit = 6189 
RTWc_limit = 29464 
CCDLc_limit = 29811 
rwq = 0 
CCDLc_limit_alone = 23780 
WTRc_limit_alone = 5804 
RTWc_limit_alone = 23818 

Commands details: 
total_CMD = 723083 
n_nop = 667315 
Read = 42364 
Write = 0 
L2_Alloc = 0 
L2_WB = 5359 
n_act = 4150 
n_pre = 4134 
n_ref = 0 
n_req = 45605 
total_req = 47723 

Dual Bus Interface Util: 
issued_total_row = 8284 
issued_total_col = 47723 
Row_Bus_Util =  0.011456 
CoL_Bus_Util = 0.065999 
Either_Row_CoL_Bus_Util = 0.077125 
Issued_on_Two_Bus_Simul_Util = 0.000331 
issued_two_Eff = 0.004286 
queue_avg = 2.487154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48715
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=723083 n_nop=667349 n_act=4169 n_pre=4153 n_ref_event=463904 n_req=45488 n_rd=42155 n_rd_L2_A=0 n_write=0 n_wr_bk=5501 bw_util=0.1318
n_activity=225970 dram_eff=0.4218
bk0: 3120a 693084i bk1: 3056a 695228i bk2: 2980a 693334i bk3: 2900a 695419i bk4: 2924a 693171i bk5: 2968a 691583i bk6: 2943a 687712i bk7: 2768a 689693i bk8: 2476a 705661i bk9: 2380a 705966i bk10: 2144a 710084i bk11: 2012a 710813i bk12: 2352a 704709i bk13: 2360a 704561i bk14: 2516a 698219i bk15: 2256a 699991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908481
Row_Buffer_Locality_read = 0.938892
Row_Buffer_Locality_write = 0.523852
Bank_Level_Parallism = 2.445140
Bank_Level_Parallism_Col = 2.489293
Bank_Level_Parallism_Ready = 1.545379
write_to_read_ratio_blp_rw_average = 0.297355
GrpLevelPara = 1.664612 

BW Util details:
bwutil = 0.131813 
total_CMD = 723083 
util_bw = 95312 
Wasted_Col = 59609 
Wasted_Row = 25695 
Idle = 542467 

BW Util Bottlenecks: 
RCDc_limit = 22812 
RCDWRc_limit = 7142 
WTRc_limit = 7158 
RTWc_limit = 28242 
CCDLc_limit = 29318 
rwq = 0 
CCDLc_limit_alone = 23464 
WTRc_limit_alone = 6764 
RTWc_limit_alone = 22782 

Commands details: 
total_CMD = 723083 
n_nop = 667349 
Read = 42155 
Write = 0 
L2_Alloc = 0 
L2_WB = 5501 
n_act = 4169 
n_pre = 4153 
n_ref = 463904 
n_req = 45488 
total_req = 47656 

Dual Bus Interface Util: 
issued_total_row = 8322 
issued_total_col = 47656 
Row_Bus_Util =  0.011509 
CoL_Bus_Util = 0.065907 
Either_Row_CoL_Bus_Util = 0.077078 
Issued_on_Two_Bus_Simul_Util = 0.000337 
issued_two_Eff = 0.004378 
queue_avg = 2.617323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61732
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=723083 n_nop=666932 n_act=4166 n_pre=4150 n_ref_event=0 n_req=45932 n_rd=42599 n_rd_L2_A=0 n_write=0 n_wr_bk=5452 bw_util=0.1329
n_activity=229077 dram_eff=0.4195
bk0: 3083a 694800i bk1: 3184a 693842i bk2: 3000a 696567i bk3: 2896a 696600i bk4: 2920a 691330i bk5: 2952a 691150i bk6: 2904a 686449i bk7: 2812a 688159i bk8: 2448a 705754i bk9: 2580a 705607i bk10: 2136a 711963i bk11: 2116a 711894i bk12: 2256a 705345i bk13: 2316a 703876i bk14: 2532a 697157i bk15: 2464a 697364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909475
Row_Buffer_Locality_read = 0.939693
Row_Buffer_Locality_write = 0.523252
Bank_Level_Parallism = 2.433973
Bank_Level_Parallism_Col = 2.477978
Bank_Level_Parallism_Ready = 1.492546
write_to_read_ratio_blp_rw_average = 0.305981
GrpLevelPara = 1.663447 

BW Util details:
bwutil = 0.132906 
total_CMD = 723083 
util_bw = 96102 
Wasted_Col = 60312 
Wasted_Row = 25903 
Idle = 540766 

BW Util Bottlenecks: 
RCDc_limit = 22697 
RCDWRc_limit = 7248 
WTRc_limit = 6615 
RTWc_limit = 29929 
CCDLc_limit = 30366 
rwq = 0 
CCDLc_limit_alone = 23920 
WTRc_limit_alone = 6222 
RTWc_limit_alone = 23876 

Commands details: 
total_CMD = 723083 
n_nop = 666932 
Read = 42599 
Write = 0 
L2_Alloc = 0 
L2_WB = 5452 
n_act = 4166 
n_pre = 4150 
n_ref = 0 
n_req = 45932 
total_req = 48051 

Dual Bus Interface Util: 
issued_total_row = 8316 
issued_total_col = 48051 
Row_Bus_Util =  0.011501 
CoL_Bus_Util = 0.066453 
Either_Row_CoL_Bus_Util = 0.077655 
Issued_on_Two_Bus_Simul_Util = 0.000299 
issued_two_Eff = 0.003847 
queue_avg = 2.572243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57224

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251451, Miss = 24251, Miss_rate = 0.096, Pending_hits = 51, Reservation_fails = 475
L2_cache_bank[1]: Access = 248881, Miss = 25159, Miss_rate = 0.101, Pending_hits = 12, Reservation_fails = 18
L2_cache_bank[2]: Access = 242979, Miss = 23863, Miss_rate = 0.098, Pending_hits = 27, Reservation_fails = 110
L2_cache_bank[3]: Access = 248262, Miss = 24223, Miss_rate = 0.098, Pending_hits = 20, Reservation_fails = 8
L2_cache_bank[4]: Access = 242993, Miss = 24076, Miss_rate = 0.099, Pending_hits = 32, Reservation_fails = 218
L2_cache_bank[5]: Access = 242892, Miss = 24806, Miss_rate = 0.102, Pending_hits = 28, Reservation_fails = 14
L2_cache_bank[6]: Access = 243789, Miss = 24076, Miss_rate = 0.099, Pending_hits = 22, Reservation_fails = 12
L2_cache_bank[7]: Access = 243120, Miss = 24428, Miss_rate = 0.100, Pending_hits = 22, Reservation_fails = 8
L2_cache_bank[8]: Access = 247701, Miss = 24725, Miss_rate = 0.100, Pending_hits = 23, Reservation_fails = 23
L2_cache_bank[9]: Access = 240982, Miss = 23722, Miss_rate = 0.098, Pending_hits = 15, Reservation_fails = 15
L2_cache_bank[10]: Access = 247587, Miss = 24465, Miss_rate = 0.099, Pending_hits = 11, Reservation_fails = 17
L2_cache_bank[11]: Access = 243594, Miss = 24431, Miss_rate = 0.100, Pending_hits = 20, Reservation_fails = 21
L2_total_cache_accesses = 2944231
L2_total_cache_misses = 292225
L2_total_cache_miss_rate = 0.0993
L2_total_cache_pending_hits = 283
L2_total_cache_reservation_fails = 939
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2301512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 182770
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 110
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224849
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 22200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2539736
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262142
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 179
L2_cache_data_port_util = 0.405
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2944231
icnt_total_pkts_simt_to_mem=957643
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.01275
	minimum = 5
	maximum = 6
Network latency average = 5.01275
	minimum = 5
	maximum = 6
Slowest packet = 3899083
Flit latency average = 5.01275
	minimum = 5
	maximum = 6
Slowest flit = 3899210
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0340496
	minimum = 0.00965184 (at node 7)
	maximum = 0.0648052 (at node 20)
Accepted packet rate average = 0.0340496
	minimum = 0.0144778 (at node 23)
	maximum = 0.0586005 (at node 11)
Injected flit rate average = 0.0340496
	minimum = 0.00965184 (at node 7)
	maximum = 0.0648052 (at node 20)
Accepted flit rate average= 0.0340496
	minimum = 0.0144778 (at node 23)
	maximum = 0.0586005 (at node 11)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4141 (19 samples)
	minimum = 5 (19 samples)
	maximum = 178.895 (19 samples)
Network latency average = 24.9032 (19 samples)
	minimum = 5 (19 samples)
	maximum = 174.053 (19 samples)
Flit latency average = 24.9029 (19 samples)
	minimum = 5 (19 samples)
	maximum = 174.053 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.127838 (19 samples)
	minimum = 0.0666599 (19 samples)
	maximum = 0.332939 (19 samples)
Accepted packet rate average = 0.127838 (19 samples)
	minimum = 0.078411 (19 samples)
	maximum = 0.297182 (19 samples)
Injected flit rate average = 0.12784 (19 samples)
	minimum = 0.0666627 (19 samples)
	maximum = 0.332939 (19 samples)
Accepted flit rate average = 0.12784 (19 samples)
	minimum = 0.0784146 (19 samples)
	maximum = 0.297182 (19 samples)
Injected packet size average = 1.00001 (19 samples)
Accepted packet size average = 1.00001 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 19 sec (2839 sec)
gpgpu_simulation_rate = 10443 (inst/sec)
gpgpu_simulation_rate = 192 (cycle/sec)
gpgpu_silicon_slowdown = 3645833x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2a709e40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2a709e3c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5be49940ffa6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
kernel_stream_id = 1892
gpu_sim_cycle = 1646
gpu_sim_insn = 1114112
gpu_ipc =     676.8603
gpu_tot_sim_cycle = 549448
gpu_tot_sim_insn = 30763858
gpu_tot_ipc =      55.9905
gpu_tot_issued_cta = 2560
gpu_occupancy = 82.7348% 
gpu_tot_occupancy = 51.9866% 
max_total_param_size = 0
gpu_stall_dramfull = 825216
gpu_stall_icnt2sh    = 1442053
partiton_level_parallism =       0.3111
partiton_level_parallism_total  =       1.7436
partiton_level_parallism_util =       1.4587
partiton_level_parallism_util_total  =       2.2727
L2_BW  =      27.8707 GB/Sec
L2_BW_total  =     120.1145 GB/Sec
gpu_total_sim_rate=10794

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1247628
	L1I_total_cache_misses = 2331
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5887
L1D_cache:
	L1D_cache_core[0]: Access = 82739, Miss = 66383, Miss_rate = 0.802, Pending_hits = 7383, Reservation_fails = 249362
	L1D_cache_core[1]: Access = 82131, Miss = 66178, Miss_rate = 0.806, Pending_hits = 7260, Reservation_fails = 259455
	L1D_cache_core[2]: Access = 75563, Miss = 60316, Miss_rate = 0.798, Pending_hits = 6706, Reservation_fails = 241283
	L1D_cache_core[3]: Access = 78926, Miss = 63540, Miss_rate = 0.805, Pending_hits = 7291, Reservation_fails = 247697
	L1D_cache_core[4]: Access = 79441, Miss = 63888, Miss_rate = 0.804, Pending_hits = 7280, Reservation_fails = 245970
	L1D_cache_core[5]: Access = 81445, Miss = 65276, Miss_rate = 0.801, Pending_hits = 7332, Reservation_fails = 250297
	L1D_cache_core[6]: Access = 78594, Miss = 62574, Miss_rate = 0.796, Pending_hits = 7065, Reservation_fails = 241618
	L1D_cache_core[7]: Access = 75255, Miss = 60073, Miss_rate = 0.798, Pending_hits = 6703, Reservation_fails = 241004
	L1D_cache_core[8]: Access = 75067, Miss = 60339, Miss_rate = 0.804, Pending_hits = 6849, Reservation_fails = 237253
	L1D_cache_core[9]: Access = 80104, Miss = 64217, Miss_rate = 0.802, Pending_hits = 7194, Reservation_fails = 240643
	L1D_cache_core[10]: Access = 79709, Miss = 64254, Miss_rate = 0.806, Pending_hits = 7158, Reservation_fails = 249865
	L1D_cache_core[11]: Access = 79112, Miss = 63182, Miss_rate = 0.799, Pending_hits = 7060, Reservation_fails = 239964
	L1D_cache_core[12]: Access = 77173, Miss = 61652, Miss_rate = 0.799, Pending_hits = 6984, Reservation_fails = 242324
	L1D_cache_core[13]: Access = 84429, Miss = 68216, Miss_rate = 0.808, Pending_hits = 7709, Reservation_fails = 253711
	L1D_cache_core[14]: Access = 77396, Miss = 61780, Miss_rate = 0.798, Pending_hits = 6863, Reservation_fails = 233261
	L1D_total_cache_accesses = 1187084
	L1D_total_cache_misses = 951868
	L1D_total_cache_miss_rate = 0.8019
	L1D_total_cache_pending_hits = 106837
	L1D_total_cache_reservation_fails = 3673707
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 91539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 635446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3670433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 91539
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 133120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 257594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 911307
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 807169
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 133120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262015
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 911307

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3116942
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 649
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 552842
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2337
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
5131, 4801, 4853, 5517, 4825, 5092, 4718, 4733, 5185, 4747, 4396, 5061, 5434, 4965, 4558, 4584, 4729, 4332, 4485, 4498, 4762, 4139, 5058, 4077, 4781, 4519, 4737, 4554, 4320, 4410, 4445, 4256, 596, 596, 618, 585, 607, 640, 618, 596, 585, 618, 607, 607, 618, 596, 596, 607, 
gpgpu_n_tot_thrd_icount = 74368192
gpgpu_n_tot_w_icount = 2324006
gpgpu_n_stall_shd_mem = 3543191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 662613
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2841668
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2841668
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5057823	W0_Idle:341670	W0_Scoreboard:7613233	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
single_issue_nums: WS0:1161865	WS1:1162141	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5300904 {8:662613,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106018080 {40:2650452,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1630 
max_icnt2mem_latency = 1298 
maxmrqlatency = 1225 
max_icnt2sh_latency = 401 
averagemflatency = 382 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 103 
mrq_lat_table:75260 	31363 	23703 	20082 	64359 	24931 	18419 	11181 	4692 	332 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	796838 	1516228 	621235 	11618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	41 	6 	360520 	113205 	226920 	222972 	34190 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	172577 	139685 	118677 	176773 	1375666 	960694 	1847 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	309 	779 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       109       112        76        72       132       124       152       160       128       108        64       112 
dram[1]:       128       128       100       104        85        84        77        64       132       131       136       132       132       128        84        72 
dram[2]:       128       128       120       128       100       112        72        96       128       128       157       168       120       128       104        88 
dram[3]:       128       128       128       128       120        84        84        64       128       132       140       132       116       128        76       116 
dram[4]:       128       128       120       128       100        92        68        92       129       124       140       128       120       109       100        92 
dram[5]:       128       128       128       124        88       112        76        76       134       131       152       144       120       100        68       128 
maximum service time to same row:
dram[0]:     17152     20071     18956     19700     35618     16653     15764     12260     26398     24554     29643     27492     21828     30647     17341     17908 
dram[1]:     21513     17372     24934     19919     25306     27202     13660     11450     41138     32247     28119     36285     43298     32133     32634     20660 
dram[2]:     19129     25127     18325     15944     19312     35304     15403     10362     39958     31641     32338     37113     22912     23575     25325     22147 
dram[3]:     24166     25475     23996     33142     28022     29901     19266     14840     25802     25873     35977     37275     23028     21665     19103     30069 
dram[4]:     20834     21567     15844     24972     31827     23029     16299     16059     39947     25179     29719     36928     21165     33394     22253     24236 
dram[5]:     19548     19445     26316     22215     18890     26821     12790     19055     18214     21933     26090     48298     21507     27919     17354     20120 
average row accesses per activate:
dram[0]:  9.958823  9.443835 11.803030 10.489028  9.491228  9.536517  8.287180  7.821510 17.892857 13.266332 26.000000 27.679487 13.244565 13.657143  9.315603  9.534246 
dram[1]: 10.270440  9.933333 11.637404 11.361403  9.436782  9.862686  7.235698  7.606407 14.292818 15.246836 32.015152 26.329268 14.703704 12.972528  9.645283  9.043771 
dram[2]:  9.921687  9.668588 10.726962 10.844371 10.027864 10.203031  7.362416  7.804651 15.655844 17.389261 28.743244 34.935482 12.871657 13.926136  9.536232  8.828479 
dram[3]: 10.313725 10.864952 10.813560 11.947565  9.705882  9.738372  7.727488  7.691211 15.104295 14.735294 24.825581 28.454546 12.580311 13.550000  9.618375  9.297203 
dram[4]: 10.600629 10.064024 10.576548 12.362550 10.302251  8.961957  7.900232  8.129771 15.230769 15.465409 23.085106 26.763159 13.441989 12.443877  9.091804  8.992754 
dram[5]: 10.139817 10.506135 11.027211 12.337301  9.644776  9.878788  7.540359  7.922141 13.515958 14.838889 28.038961 30.985508 14.407408 11.945544  9.711267  9.875458 
average row locality = 274354/25049 = 10.952693
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       269       281       274       276       347       361       651       661       140       142        52        45        96        91       280       284 
dram[1]:       255       260       285       269       326       349       633       670       136       120        46        47        98        93       281       278 
dram[2]:       277       274       272       276       329       363       674       659       137       124        44        24        86       119       287       278 
dram[3]:       264       280       270       275       340       364       647       650       125       120        52        43        87       107       285       251 
dram[4]:       266       272       284       254       340       396       675       628       151       119        51        40        88        93       284       269 
dram[5]:       277       260       261       255       348       377       661       652       149       150        32        39        89       101       255       262 
total dram writes = 25157
bank skew: 675/24 = 28.12
chip skew: 4250/4146 = 1.03
average mf latency per bank:
dram[0]:      25356     28754     25169     28536     18391     20784     10117     12015     77094     68689    478584    689836    265513    332314     22190     25308
dram[1]:      26276     31177     22172     29308     19120     22191     10322     12237     61585     84672    518569    692574    250465    336040     20411     26651
dram[2]:      22989     22565     23090     21963     18619     16676      9280      9703     57204     66149    501183    980587    259075    178437     19436     20112
dram[3]:      22380     22733     21728     22978     17422     17439      9264     10219     60467     69010    423104    596786    262424    213130     18645     23455
dram[4]:      30501     22757     27886     23325     22129     14796     11644      9753     66345     66325    611087    576893    342494    222360     25389     19300
dram[5]:      29492     23624     30734     23094     21798     15990     11967      9478     66981     52988   1012785    606915    361962    211554     28283     20389
maximum mf latency per bank:
dram[0]:       1279      1302      1553      1370      1414      1352      1436      1577      1295      1326      1237      1464      1352      1320      1426      1284
dram[1]:       1406      1381      1265      1575      1303      1498      1565      1583      1372      1485      1259      1516      1318      1391      1454      1397
dram[2]:       1253      1363      1422      1607      1284      1363      1495      1277      1314      1365      1347      1330      1393      1327      1286      1338
dram[3]:       1425      1556      1384      1456      1432      1404      1432      1550      1312      1303      1210      1258      1311      1400      1434      1491
dram[4]:       1508      1480      1449      1417      1506      1617      1405      1611      1630      1385      1467      1361      1447      1258      1450      1419
dram[5]:       1482      1411      1568      1489      1384      1561      1479      1425      1489      1295      1381      1337      1313      1543      1532      1472
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725255 n_nop=668453 n_act=4256 n_pre=4240 n_ref_event=0 n_req=46338 n_rd=43010 n_rd_L2_A=0 n_write=0 n_wr_bk=5520 bw_util=0.1338
n_activity=232647 dram_eff=0.4172
bk0: 3146a 696310i bk1: 3196a 695251i bk2: 2888a 697446i bk3: 3088a 696134i bk4: 2940a 693661i bk5: 3100a 694093i bk6: 2796a 690389i bk7: 2956a 688930i bk8: 2424a 709769i bk9: 2552a 707193i bk10: 2180a 713127i bk11: 2132a 713522i bk12: 2364a 707152i bk13: 2324a 710270i bk14: 2388a 700932i bk15: 2536a 698585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908326
Row_Buffer_Locality_read = 0.938526
Row_Buffer_Locality_write = 0.518029
Bank_Level_Parallism = 2.395293
Bank_Level_Parallism_Col = 2.437981
Bank_Level_Parallism_Ready = 1.498259
write_to_read_ratio_blp_rw_average = 0.297478
GrpLevelPara = 1.641333 

BW Util details:
bwutil = 0.133829 
total_CMD = 725255 
util_bw = 97060 
Wasted_Col = 61599 
Wasted_Row = 26526 
Idle = 540070 

BW Util Bottlenecks: 
RCDc_limit = 23601 
RCDWRc_limit = 7460 
WTRc_limit = 6845 
RTWc_limit = 28049 
CCDLc_limit = 30165 
rwq = 0 
CCDLc_limit_alone = 24335 
WTRc_limit_alone = 6473 
RTWc_limit_alone = 22591 

Commands details: 
total_CMD = 725255 
n_nop = 668453 
Read = 43010 
Write = 0 
L2_Alloc = 0 
L2_WB = 5520 
n_act = 4256 
n_pre = 4240 
n_ref = 0 
n_req = 46338 
total_req = 48530 

Dual Bus Interface Util: 
issued_total_row = 8496 
issued_total_col = 48530 
Row_Bus_Util =  0.011715 
CoL_Bus_Util = 0.066914 
Either_Row_CoL_Bus_Util = 0.078320 
Issued_on_Two_Bus_Simul_Util = 0.000309 
issued_two_Eff = 0.003944 
queue_avg = 2.529934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52993
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725255 n_nop=669918 n_act=4151 n_pre=4135 n_ref_event=0 n_req=45158 n_rd=41940 n_rd_L2_A=0 n_write=0 n_wr_bk=5333 bw_util=0.1304
n_activity=225997 dram_eff=0.4184
bk0: 3028a 697422i bk1: 3044a 698927i bk2: 2816a 698613i bk3: 2988a 697155i bk4: 2996a 696049i bk5: 3012a 695326i bk6: 2736a 690514i bk7: 2880a 690069i bk8: 2500a 707667i bk9: 2332a 708549i bk10: 2088a 713787i bk11: 2132a 713534i bk12: 2308a 708170i bk13: 2284a 709678i bk14: 2340a 700715i bk15: 2456a 701543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908211
Row_Buffer_Locality_read = 0.938960
Row_Buffer_Locality_write = 0.507458
Bank_Level_Parallism = 2.384618
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.485825
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.130362 
total_CMD = 725255 
util_bw = 94546 
Wasted_Col = 59575 
Wasted_Row = 25175 
Idle = 545959 

BW Util Bottlenecks: 
RCDc_limit = 22615 
RCDWRc_limit = 7174 
WTRc_limit = 6477 
RTWc_limit = 28092 
CCDLc_limit = 29446 
rwq = 0 
CCDLc_limit_alone = 23637 
WTRc_limit_alone = 6152 
RTWc_limit_alone = 22608 

Commands details: 
total_CMD = 725255 
n_nop = 669918 
Read = 41940 
Write = 0 
L2_Alloc = 0 
L2_WB = 5333 
n_act = 4151 
n_pre = 4135 
n_ref = 0 
n_req = 45158 
total_req = 47273 

Dual Bus Interface Util: 
issued_total_row = 8286 
issued_total_col = 47273 
Row_Bus_Util =  0.011425 
CoL_Bus_Util = 0.065181 
Either_Row_CoL_Bus_Util = 0.076300 
Issued_on_Two_Bus_Simul_Util = 0.000306 
issued_two_Eff = 0.004012 
queue_avg = 2.437798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4378
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725255 n_nop=669090 n_act=4195 n_pre=4179 n_ref_event=0 n_req=45833 n_rd=42480 n_rd_L2_A=0 n_write=0 n_wr_bk=5518 bw_util=0.1324
n_activity=228414 dram_eff=0.4203
bk0: 3040a 697311i bk1: 3104a 697266i bk2: 2920a 696587i bk3: 3028a 696509i bk4: 2924a 694794i bk5: 3052a 694221i bk6: 2844a 686847i bk7: 2888a 688972i bk8: 2324a 709552i bk9: 2512a 708269i bk10: 2100a 714031i bk11: 2152a 713790i bk12: 2340a 708963i bk13: 2356a 707541i bk14: 2404a 700190i bk15: 2492a 698846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908559
Row_Buffer_Locality_read = 0.939242
Row_Buffer_Locality_write = 0.519833
Bank_Level_Parallism = 2.428928
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.505929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.132362 
total_CMD = 725255 
util_bw = 95996 
Wasted_Col = 60330 
Wasted_Row = 25760 
Idle = 543169 

BW Util Bottlenecks: 
RCDc_limit = 22707 
RCDWRc_limit = 7247 
WTRc_limit = 6611 
RTWc_limit = 28207 
CCDLc_limit = 29304 
rwq = 0 
CCDLc_limit_alone = 23369 
WTRc_limit_alone = 6176 
RTWc_limit_alone = 22707 

Commands details: 
total_CMD = 725255 
n_nop = 669090 
Read = 42480 
Write = 0 
L2_Alloc = 0 
L2_WB = 5518 
n_act = 4195 
n_pre = 4179 
n_ref = 0 
n_req = 45833 
total_req = 47998 

Dual Bus Interface Util: 
issued_total_row = 8374 
issued_total_col = 47998 
Row_Bus_Util =  0.011546 
CoL_Bus_Util = 0.066181 
Either_Row_CoL_Bus_Util = 0.077442 
Issued_on_Two_Bus_Simul_Util = 0.000285 
issued_two_Eff = 0.003686 
queue_avg = 2.463797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4638
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725255 n_nop=669487 n_act=4150 n_pre=4134 n_ref_event=0 n_req=45605 n_rd=42364 n_rd_L2_A=0 n_write=0 n_wr_bk=5359 bw_util=0.1316
n_activity=227172 dram_eff=0.4201
bk0: 2936a 698998i bk1: 3132a 697391i bk2: 2948a 698872i bk3: 2952a 697966i bk4: 3024a 696656i bk5: 3052a 693322i bk6: 2812a 690463i bk7: 2804a 689067i bk8: 2384a 709622i bk9: 2428a 709103i bk10: 2104a 714048i bk11: 2168a 713472i bk12: 2356a 709547i bk13: 2348a 705872i bk14: 2480a 699819i bk15: 2436a 699941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909133
Row_Buffer_Locality_read = 0.939005
Row_Buffer_Locality_write = 0.518667
Bank_Level_Parallism = 2.382758
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.444276
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.131603 
total_CMD = 725255 
util_bw = 95446 
Wasted_Col = 60110 
Wasted_Row = 25542 
Idle = 544157 

BW Util Bottlenecks: 
RCDc_limit = 23063 
RCDWRc_limit = 7024 
WTRc_limit = 6189 
RTWc_limit = 29464 
CCDLc_limit = 29811 
rwq = 0 
CCDLc_limit_alone = 23780 
WTRc_limit_alone = 5804 
RTWc_limit_alone = 23818 

Commands details: 
total_CMD = 725255 
n_nop = 669487 
Read = 42364 
Write = 0 
L2_Alloc = 0 
L2_WB = 5359 
n_act = 4150 
n_pre = 4134 
n_ref = 0 
n_req = 45605 
total_req = 47723 

Dual Bus Interface Util: 
issued_total_row = 8284 
issued_total_col = 47723 
Row_Bus_Util =  0.011422 
CoL_Bus_Util = 0.065802 
Either_Row_CoL_Bus_Util = 0.076894 
Issued_on_Two_Bus_Simul_Util = 0.000330 
issued_two_Eff = 0.004286 
queue_avg = 2.479706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47971
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725255 n_nop=669521 n_act=4169 n_pre=4153 n_ref_event=463904 n_req=45488 n_rd=42155 n_rd_L2_A=0 n_write=0 n_wr_bk=5501 bw_util=0.1314
n_activity=225970 dram_eff=0.4218
bk0: 3120a 695256i bk1: 3056a 697400i bk2: 2980a 695506i bk3: 2900a 697591i bk4: 2924a 695343i bk5: 2968a 693755i bk6: 2943a 689884i bk7: 2768a 691865i bk8: 2476a 707833i bk9: 2380a 708138i bk10: 2144a 712256i bk11: 2012a 712985i bk12: 2352a 706881i bk13: 2360a 706733i bk14: 2516a 700391i bk15: 2256a 702163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908481
Row_Buffer_Locality_read = 0.938892
Row_Buffer_Locality_write = 0.523852
Bank_Level_Parallism = 2.445140
Bank_Level_Parallism_Col = 2.489293
Bank_Level_Parallism_Ready = 1.545379
write_to_read_ratio_blp_rw_average = 0.297355
GrpLevelPara = 1.664612 

BW Util details:
bwutil = 0.131419 
total_CMD = 725255 
util_bw = 95312 
Wasted_Col = 59609 
Wasted_Row = 25695 
Idle = 544639 

BW Util Bottlenecks: 
RCDc_limit = 22812 
RCDWRc_limit = 7142 
WTRc_limit = 7158 
RTWc_limit = 28242 
CCDLc_limit = 29318 
rwq = 0 
CCDLc_limit_alone = 23464 
WTRc_limit_alone = 6764 
RTWc_limit_alone = 22782 

Commands details: 
total_CMD = 725255 
n_nop = 669521 
Read = 42155 
Write = 0 
L2_Alloc = 0 
L2_WB = 5501 
n_act = 4169 
n_pre = 4153 
n_ref = 463904 
n_req = 45488 
total_req = 47656 

Dual Bus Interface Util: 
issued_total_row = 8322 
issued_total_col = 47656 
Row_Bus_Util =  0.011475 
CoL_Bus_Util = 0.065709 
Either_Row_CoL_Bus_Util = 0.076847 
Issued_on_Two_Bus_Simul_Util = 0.000336 
issued_two_Eff = 0.004378 
queue_avg = 2.609485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60948
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725255 n_nop=669104 n_act=4166 n_pre=4150 n_ref_event=0 n_req=45932 n_rd=42599 n_rd_L2_A=0 n_write=0 n_wr_bk=5452 bw_util=0.1325
n_activity=229077 dram_eff=0.4195
bk0: 3083a 696972i bk1: 3184a 696014i bk2: 3000a 698739i bk3: 2896a 698772i bk4: 2920a 693502i bk5: 2952a 693322i bk6: 2904a 688621i bk7: 2812a 690331i bk8: 2448a 707926i bk9: 2580a 707779i bk10: 2136a 714135i bk11: 2116a 714066i bk12: 2256a 707517i bk13: 2316a 706048i bk14: 2532a 699329i bk15: 2464a 699536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909475
Row_Buffer_Locality_read = 0.939693
Row_Buffer_Locality_write = 0.523252
Bank_Level_Parallism = 2.433973
Bank_Level_Parallism_Col = 2.477978
Bank_Level_Parallism_Ready = 1.492546
write_to_read_ratio_blp_rw_average = 0.305981
GrpLevelPara = 1.663447 

BW Util details:
bwutil = 0.132508 
total_CMD = 725255 
util_bw = 96102 
Wasted_Col = 60312 
Wasted_Row = 25903 
Idle = 542938 

BW Util Bottlenecks: 
RCDc_limit = 22697 
RCDWRc_limit = 7248 
WTRc_limit = 6615 
RTWc_limit = 29929 
CCDLc_limit = 30366 
rwq = 0 
CCDLc_limit_alone = 23920 
WTRc_limit_alone = 6222 
RTWc_limit_alone = 23876 

Commands details: 
total_CMD = 725255 
n_nop = 669104 
Read = 42599 
Write = 0 
L2_Alloc = 0 
L2_WB = 5452 
n_act = 4166 
n_pre = 4150 
n_ref = 0 
n_req = 45932 
total_req = 48051 

Dual Bus Interface Util: 
issued_total_row = 8316 
issued_total_col = 48051 
Row_Bus_Util =  0.011466 
CoL_Bus_Util = 0.066254 
Either_Row_CoL_Bus_Util = 0.077422 
Issued_on_Two_Bus_Simul_Util = 0.000298 
issued_two_Eff = 0.003847 
queue_avg = 2.564539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56454

========= L2 cache stats =========
L2_cache_bank[0]: Access = 251627, Miss = 24251, Miss_rate = 0.096, Pending_hits = 51, Reservation_fails = 475
L2_cache_bank[1]: Access = 249049, Miss = 25159, Miss_rate = 0.101, Pending_hits = 12, Reservation_fails = 18
L2_cache_bank[2]: Access = 243155, Miss = 23863, Miss_rate = 0.098, Pending_hits = 27, Reservation_fails = 110
L2_cache_bank[3]: Access = 248430, Miss = 24223, Miss_rate = 0.098, Pending_hits = 20, Reservation_fails = 8
L2_cache_bank[4]: Access = 243169, Miss = 24076, Miss_rate = 0.099, Pending_hits = 32, Reservation_fails = 218
L2_cache_bank[5]: Access = 243060, Miss = 24806, Miss_rate = 0.102, Pending_hits = 28, Reservation_fails = 14
L2_cache_bank[6]: Access = 243965, Miss = 24076, Miss_rate = 0.099, Pending_hits = 22, Reservation_fails = 12
L2_cache_bank[7]: Access = 243288, Miss = 24428, Miss_rate = 0.100, Pending_hits = 22, Reservation_fails = 8
L2_cache_bank[8]: Access = 247869, Miss = 24725, Miss_rate = 0.100, Pending_hits = 23, Reservation_fails = 23
L2_cache_bank[9]: Access = 241150, Miss = 23722, Miss_rate = 0.098, Pending_hits = 15, Reservation_fails = 15
L2_cache_bank[10]: Access = 247755, Miss = 24465, Miss_rate = 0.099, Pending_hits = 11, Reservation_fails = 17
L2_cache_bank[11]: Access = 243762, Miss = 24431, Miss_rate = 0.100, Pending_hits = 20, Reservation_fails = 21
L2_total_cache_accesses = 2946279
L2_total_cache_misses = 292225
L2_total_cache_miss_rate = 0.0992
L2_total_cache_pending_hits = 283
L2_total_cache_reservation_fails = 939
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2303560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 182770
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 110
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224849
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 22200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2541784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262142
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 179
L2_cache_data_port_util = 0.404
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=2946279
icnt_total_pkts_simt_to_mem=958155
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06953
	minimum = 5
	maximum = 9
Network latency average = 5.06953
	minimum = 5
	maximum = 9
Slowest packet = 3901977
Flit latency average = 5.06953
	minimum = 5
	maximum = 9
Slowest flit = 3902104
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0576032
	minimum = 0.0194411 (at node 0)
	maximum = 0.106926 (at node 15)
Accepted packet rate average = 0.0576032
	minimum = 0.0255164 (at node 16)
	maximum = 0.0874848 (at node 3)
Injected flit rate average = 0.0576032
	minimum = 0.0194411 (at node 0)
	maximum = 0.106926 (at node 15)
Accepted flit rate average= 0.0576032
	minimum = 0.0255164 (at node 16)
	maximum = 0.0874848 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.3469 (20 samples)
	minimum = 5 (20 samples)
	maximum = 170.4 (20 samples)
Network latency average = 23.9115 (20 samples)
	minimum = 5 (20 samples)
	maximum = 165.8 (20 samples)
Flit latency average = 23.9112 (20 samples)
	minimum = 5 (20 samples)
	maximum = 165.8 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.124327 (20 samples)
	minimum = 0.064299 (20 samples)
	maximum = 0.321638 (20 samples)
Accepted packet rate average = 0.124327 (20 samples)
	minimum = 0.0757663 (20 samples)
	maximum = 0.286697 (20 samples)
Injected flit rate average = 0.124328 (20 samples)
	minimum = 0.0643016 (20 samples)
	maximum = 0.321638 (20 samples)
Accepted flit rate average = 0.124328 (20 samples)
	minimum = 0.0757697 (20 samples)
	maximum = 0.286697 (20 samples)
Injected packet size average = 1.00001 (20 samples)
Accepted packet size average = 1.00001 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 30 sec (2850 sec)
gpgpu_simulation_rate = 10794 (inst/sec)
gpgpu_simulation_rate = 192 (cycle/sec)
gpgpu_silicon_slowdown = 3645833x
Kernel Executed 10 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
