---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/llvm/sitargetlowering
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `SITargetLowering` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class llvm::SITargetLowering</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="Target/AMDGPU/SIISelLowering.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h"
  isLocal="true" />
</IncludesList>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/amdgputargetlowering">AMDGPUTargetLowering</a></>}>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#acaca0c9ffff0d1cba0462a1daccf5f12">SITargetLowering</a> (const TargetMachine &amp;tm, const GCNSubtarget &amp;STI)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a52716532c3562bbe9c3fc343761c3c8a">AddMemOpInit</a> (MachineInstr &amp;MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a9fb0978a667242babb4778cdf091945c">AdjustInstrPostInstrSelection</a> (MachineInstr &amp;MI, SDNode &#42;Node) const override</>}>
Assign the register class depending on the number of bits set in the writemask. <a href="#a9fb0978a667242babb4778cdf091945c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a4678f677f6c3bd2a4c2d4b64549017d0">allocateHSAUserSGPRs</a> (CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a3f11f14e589c7b0761e5c61899b6440c">allocateLDSKernelId</a> (CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ade385868ff059bef6446f70208541043">allocatePreloadKernArgSGPRs</a> (CCState &amp;CCInfo, SmallVectorImpl&lt; CCValAssign &gt; &amp;ArgLocs, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#add01b669c3b94782f5e3a2babaa12f50">allocateSpecialEntryInputVGPRs</a> (CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a3ef0dde77e91309be534394dc420d4a5">allocateSpecialInputSGPRs</a> (CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aa387b847af356ba9f53e3bb1384874a2">allocateSpecialInputVGPRs</a> (CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</>}>
Allocate implicit function VGPR arguments at the end of allocated user arguments. <a href="#aa387b847af356ba9f53e3bb1384874a2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a7e8edb844e6cf1666a202039e9a21d01">allocateSpecialInputVGPRsFixed</a> (CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</>}>
Allocate implicit function VGPR arguments in fixed registers. <a href="#a7e8edb844e6cf1666a202039e9a21d01">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#af865c2eb29210cd8301b25be349dd6a5">allocateSystemSGPRs</a> (CCState &amp;CCInfo, MachineFunction &amp;MF, SIMachineFunctionInfo &amp;Info, CallingConv::ID CallConv, bool IsShader) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac3e21a48df75e0f6a64f10e43e228510">allowsMisalignedMemoryAccesses</a> (LLT Ty, unsigned AddrSpace, Align Alignment, MachineMemOperand::Flags Flags=MachineMemOperand::MONone, unsigned &#42;IsFast=nullptr) const override</>}>
<a href="/docs/api/classes/llvm/llt">LLT</a> handling variant. <a href="#ac3e21a48df75e0f6a64f10e43e228510">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae8d8a343d3ada0387181b0ce2b470b91">allowsMisalignedMemoryAccesses</a> (EVT VT, unsigned AS, Align Alignment, MachineMemOperand::Flags Flags=MachineMemOperand::MONone, unsigned &#42;IsFast=nullptr) const override</>}>
Determine if the target supports unaligned memory accesses. <a href="#ae8d8a343d3ada0387181b0ce2b470b91">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a21805127d5ae570ea5776ee098c951f1">allowsMisalignedMemoryAccessesImpl</a> (unsigned Size, unsigned AddrSpace, Align Alignment, MachineMemOperand::Flags Flags=MachineMemOperand::MONone, unsigned &#42;IsFast=nullptr) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinesdnode">MachineSDNode</a> &#42;</>}
  name={<><a href="#aa8e96ae270760edd815a40b2125fe6e8">buildRSRC</a> (SelectionDAG &amp;DAG, const SDLoc &amp;DL, SDValue Ptr, uint32&#95;t RsrcDword1, uint64&#95;t RsrcDword2And3) const</>}>
Return a resource descriptor with the &#39;Add TID&#39; bit enabled The TID (Thread <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a>) is multiplied by the stride value (bits &#91;61:48&#93; of the resource descriptor) to create an offset, which is added to the resource pointer. <a href="#aa8e96ae270760edd815a40b2125fe6e8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a1271e8babb762355bcb15d461f8f6a1c">bundleInstWithWaitcnt</a> (MachineInstr &amp;MI) const</>}>
Insert <code>MI</code> into a BUNDLE with an S&#95;WAITCNT 0 immediately following it. <a href="#a1271e8babb762355bcb15d461f8f6a1c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afab6656dfdb200ecbd37558c7136dc73">CanLowerReturn</a> (CallingConv::ID CallConv, MachineFunction &amp;MF, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, LLVMContext &amp;Context, const Type &#42;RetTy) const override</>}>
This hook should be implemented to check whether the return values described by the Outs array can fit into the return registers. <a href="#afab6656dfdb200ecbd37558c7136dc73">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac9c871c7f1222d14e8f90aca6f4c71f3">canMergeStoresTo</a> (unsigned AS, EVT MemVT, const MachineFunction &amp;MF) const override</>}>
Returns if it&#39;s reasonable to merge stores to MemVT size. <a href="#ac9c871c7f1222d14e8f90aca6f4c71f3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab0c070f20da31f2040dbe987dbc6041a">checkAsmConstraintVal</a> (SDValue Op, StringRef Constraint, uint64&#95;t Val) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a86114eca650ef66fed00037558e4b33a">checkAsmConstraintValA</a> (SDValue Op, uint64&#95;t Val, unsigned MaxSize=64) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0e8adf21ba4a3e746edcd3b9cf9c5d14">checkForPhysRegDependency</a> (SDNode &#42;Def, SDNode &#42;User, unsigned Op, const TargetRegisterInfo &#42;TRI, const TargetInstrInfo &#42;TII, unsigned &amp;PhysReg, int &amp;Cost) const override</>}>
Allows the target to handle physreg-carried dependency in target-specific way. <a href="#a0e8adf21ba4a3e746edcd3b9cf9c5d14">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a31a1ee3dbc03eacfcec92ca524934d11">CollectTargetIntrinsicOperands</a> (const CallInst &amp;I, SmallVectorImpl&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ac6a7646cc9b1391c4759499301878c60">combineRepeatedFPDivisors</a> () const override</>}>
Indicate whether this target prefers to combine FDIVs with the same divisor. <a href="#ac6a7646cc9b1391c4759499301878c60">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/align">Align</a></>}
  name={<><a href="#af77a6b87eef9b3173d765b97ceb6c5fb">computeKnownAlignForTargetInstr</a> (GISelKnownBits &amp;Analysis, Register R, const MachineRegisterInfo &amp;MRI, unsigned Depth=0) const override</>}>
Determine the known alignment for the pointer value <code>R</code>. <a href="#af77a6b87eef9b3173d765b97ceb6c5fb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a59eb700f7620c6a3ebbdc281bc00d3bd">computeKnownBitsForFrameIndex</a> (int FrameIdx, KnownBits &amp;Known, const MachineFunction &amp;MF) const override</>}>
Determine which of the bits of FrameIndex <code>FIOp</code> are known to be 0. <a href="#a59eb700f7620c6a3ebbdc281bc00d3bd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ac680fd9aee1de89385f2ac2d1878ed9b">computeKnownBitsForTargetInstr</a> (GISelKnownBits &amp;Analysis, Register R, KnownBits &amp;Known, const APInt &amp;DemandedElts, const MachineRegisterInfo &amp;MRI, unsigned Depth=0) const override</>}>
Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets. <a href="#ac680fd9aee1de89385f2ac2d1878ed9b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a7b936082e1b7db71c559544b9cb8b0b2">computeKnownBitsForTargetNode</a> (const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</>}>
Determine which of the bits specified in <code>Mask</code> are known to be either zero or one and return them in the <code>KnownZero</code> and <code>KnownOne</code> bitsets. <a href="#a7b936082e1b7db71c559544b9cb8b0b2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae04fb59c8161149d4ccf19b9d5ea0c7f">copyToM0</a> (SelectionDAG &amp;DAG, SDValue Chain, const SDLoc &amp;DL, SDValue V) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1cecbf06f780c6264fc01c069fb04551">denormalsEnabledForType</a> (const SelectionDAG &amp;DAG, EVT VT) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa2008a23da28d577e567d7dde11aece5">denormalsEnabledForType</a> (LLT Ty, const MachineFunction &amp;MF) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aa7f6ff2830d775cf0c6a4052836c2552">emitExpandAtomicAddrSpacePredicate</a> (Instruction &#42;AI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a8d073cd63e865a5b4bc286d447c35d56">emitExpandAtomicCmpXchg</a> (AtomicCmpXchgInst &#42;CI) const override</>}>
Perform a cmpxchg expansion using a target-specific method. <a href="#a8d073cd63e865a5b4bc286d447c35d56">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ab4fd10263a383f485f869614143490be">emitExpandAtomicRMW</a> (AtomicRMWInst &#42;AI) const override</>}>
Perform a atomicrmw expansion using a target-specific way. <a href="#ab4fd10263a383f485f869614143490be">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a82e453c9e7f441c185009164f0136fa8">emitGWSMemViolTestLoop</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;BB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a92bd7eb8dcbdfa0341a4fe88a09941da">EmitInstrWithCustomInserter</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;BB) const override</>}>
This method should be implemented by targets that mark instructions with the &#39;usesCustomInserter&#39; flag. <a href="#a92bd7eb8dcbdfa0341a4fe88a09941da">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a252bda5366489b915943e70e1f12f4e1">enableAggressiveFMAFusion</a> (EVT VT) const override</>}>
Return true if target always benefits from combining into FMA for a given value type. <a href="#a252bda5366489b915943e70e1f12f4e1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af037aad3c8313f7a4d24126d33eec5fe">enableAggressiveFMAFusion</a> (LLT Ty) const override</>}>
Return true if target always benefits from combining into FMA for a given value type. <a href="#af037aad3c8313f7a4d24126d33eec5fe">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aa5ee374b5dd8bd37ca7876c4bfb24bbf">finalizeLowering</a> (MachineFunction &amp;MF) const override</>}>
Execute target specific actions to finalize target lowering. <a href="#aa5ee374b5dd8bd37ca7876c4bfb24bbf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a848f882b91241019b0327e1ddce75d80">getAddrModeArguments</a> (const IntrinsicInst &#42;I, SmallVectorImpl&lt; Value &#42; &gt; &amp;Ops, Type &#42;&amp;AccessTy) const override</>}>
CodeGenPrepare sinks address calculations into the same BB as Load/Store instructions reading the address. <a href="#a848f882b91241019b0327e1ddce75d80">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a644fa26910cef31c3ddeafef2ade8d12">getAsmOperandConstVal</a> (SDValue Op, uint64&#95;t &amp;Val) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetlowering/#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a></>}
  name={<><a href="#a4cc2e446c8b94f69ff81fd22efc5d630">getConstraintType</a> (StringRef Constraint) const override</>}>
Given a constraint, return the type of constraint it is for this target. <a href="#a4cc2e446c8b94f69ff81fd22efc5d630">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#aa8ee36cbd5d910c4f4a1d899a109baf6">getNumRegistersForCallingConv</a> (LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</>}>
Certain targets require unusual breakdowns of certain types. <a href="#aa8ee36cbd5d910c4f4a1d899a109baf6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/evt">EVT</a></>}
  name={<><a href="#a0fd5c0c0db4305e6a8521a61dc631285">getOptimalMemOpType</a> (const MemOp &amp;Op, const AttributeList &amp;FuncAttributes) const override</>}>
Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering. <a href="#a0fd5c0c0db4305e6a8521a61dc631285">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mvt">MVT</a></>}
  name={<><a href="#af8041c2b62fa36496690a76ab6fcf4c7">getPointerMemTy</a> (const DataLayout &amp;DL, unsigned AS) const override</>}>
Similarly, the in-memory representation of a p7 is &#123;p8, i32&#125;, aka v8i32 when padding is added. <a href="#af8041c2b62fa36496690a76ab6fcf4c7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mvt">MVT</a></>}
  name={<><a href="#a1a5262af2034c4fe8c014723d6d47e9c">getPointerTy</a> (const DataLayout &amp;DL, unsigned AS) const override</>}>
Map address space 7 to MVT::v5i32 because that&#39;s its in-memory representation. <a href="#a1a5262af2034c4fe8c014723d6d47e9c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/llt">LLT</a></>}
  name={<><a href="#a6bfe22b4759b0885b1cdf3c960cc1661">getPreferredShiftAmountTy</a> (LLT Ty) const override</>}>
Return the preferred type to use for a shift opcode, given the shifted amount type is <code>ShiftValueTy</code>. <a href="#a6bfe22b4759b0885b1cdf3c960cc1661">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#a35dc101b509721ffbfb58aba316de681">TargetLoweringBase::LegalizeTypeAction</a></>}
  name={<><a href="#a2296245711471dfe7656193f56799c00">getPreferredVectorAction</a> (MVT VT) const override</>}>
Return the preferred vector type legalization action. <a href="#a2296245711471dfe7656193f56799c00">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/align">Align</a></>}
  name={<><a href="#a5b2c69041e8c83952d7cdd75cf7a36e8">getPrefLoopAlignment</a> (MachineLoop &#42;ML) const override</>}>
Return the preferred loop alignment. <a href="#a5b2c69041e8c83952d7cdd75cf7a36e8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a503e72a2d289df6f71b2ccdc58a18907">getRegClassFor</a> (MVT VT, bool isDivergent) const override</>}>
Return the register class that should be used for the specified value type. <a href="#a503e72a2d289df6f71b2ccdc58a18907">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; unsigned, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; &gt;</>}
  name={<><a href="#a5f39e10469c6e4a18135aed5e76cddf5">getRegForInlineAsmConstraint</a> (const TargetRegisterInfo &#42;TRI, StringRef Constraint, MVT VT) const override</>}>
Given a physical register constraint (e.g. <a href="#a5f39e10469c6e4a18135aed5e76cddf5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a697cb1debe6ad1be7e59990072185844">getRegisterByName</a> (const char &#42;RegName, LLT VT, const MachineFunction &amp;MF) const override</>}>
Return the register <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> of the name passed in. <a href="#a697cb1debe6ad1be7e59990072185844">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mvt">MVT</a></>}
  name={<><a href="#a9ff4217411d6a24d497a1a0d504a86c8">getRegisterTypeForCallingConv</a> (LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</>}>
Certain combinations of ABIs, Targets and features require that types are legal for some operations and not for other operations. <a href="#a9ff4217411d6a24d497a1a0d504a86c8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</>}
  name={<><a href="#a4b2d1e642085f9241692d89c1e96645b">getRoundingControlRegisters</a> () const override</>}>
Returns a 0 terminated array of rounding control registers that can be attached into strict FP call. <a href="#a4b2d1e642085f9241692d89c1e96645b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mvt">MVT</a></>}
  name={<><a href="#a18e930a4e536fe7e799347150a853b4a">getScalarShiftAmountTy</a> (const DataLayout &amp;, EVT) const override</>}>
Return the type to use for a scalar shift opcode, given the shifted amount type. <a href="#a18e930a4e536fe7e799347150a853b4a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/evt">EVT</a></>}
  name={<><a href="#a1f4f77bf289589785c34e8eebc274dd6">getSetCCResultType</a> (const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</>}>
Return the <a href="/docs/api/namespaces/llvm/#ad18871060ac1b051c7322cc6ad71e11c">ValueType</a> of the result of SETCC operations. <a href="#a1f4f77bf289589785c34e8eebc274dd6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a> &#42;</>}
  name={<><a href="#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a></>}
  name={<><a href="#a5610b8812961eac7e5b5a136df404a85">getTargetMMOFlags</a> (const Instruction &amp;I) const override</>}>
This callback is used to inspect load/store instructions and add target-specific <a href="/docs/api/classes/llvm/machinememoperand">MachineMemOperand</a> flags to them. <a href="#a5610b8812961eac7e5b5a136df404a85">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae2b19bc21d3201e045841292463888ba">getTgtMemIntrinsic</a> (IntrinsicInfo &amp;, const CallInst &amp;, MachineFunction &amp;MF, unsigned IntrinsicID) const override</>}>
Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (touches memory). <a href="#ae2b19bc21d3201e045841292463888ba">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#af37fa82c85e811c7ed496ebcbacf99c8">getVectorTypeBreakdownForCallingConv</a> (LLVMContext &amp;Context, CallingConv::ID CC, EVT VT, EVT &amp;IntermediateVT, unsigned &amp;NumIntermediates, MVT &amp;RegisterVT) const override</>}>
Certain targets such as MIPS require that some types such as vectors are always broken down into scalars in some contexts. <a href="#af37fa82c85e811c7ed496ebcbacf99c8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8f7c0e181f6da8ad09295aaaa2445880">hasMemSDNodeUser</a> (SDNode &#42;N) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ad89bcbe8a00a57884989de6adbc13ed8">initializeSplitCSR</a> (MachineBasicBlock &#42;Entry) const override</>}>
Perform necessary initialization to handle a subset of CSRs explicitly via copies. <a href="#ad89bcbe8a00a57884989de6adbc13ed8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a1dfc6019f3ac9b3b50bfc020a60baf7c">insertCopiesSplitCSR</a> (MachineBasicBlock &#42;Entry, const SmallVectorImpl&lt; MachineBasicBlock &#42; &gt; &amp;Exits) const override</>}>
Insert explicit copies in entry and exit blocks. <a href="#a1dfc6019f3ac9b3b50bfc020a60baf7c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2f6b98def08062ba093a93bd2ca06ffe">isCanonicalized</a> (SelectionDAG &amp;DAG, SDValue Op, unsigned MaxDepth=5) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa7f714d0bdade75514375f4730cadf0e">isCanonicalized</a> (Register Reg, const MachineFunction &amp;MF, unsigned MaxDepth=5) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9330a86a613cf892ee5c7f515713f200">isEligibleForTailCallOptimization</a> (SDValue Callee, CallingConv::ID CalleeCC, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac66796ec8f3041472da1e74761e97988">isExtractSubvectorCheap</a> (EVT ResVT, EVT SrcVT, unsigned Index) const override</>}>
Return true if EXTRACT&#95;SUBVECTOR is cheap for extracting this result type from this source type with this index. <a href="#ac66796ec8f3041472da1e74761e97988">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abc42cb694d5b2c6b2b7daf8f2cb4411e">isExtractVecEltCheap</a> (EVT VT, unsigned Index) const override</>}>
Return true if extraction of a scalar element from the given vector type at the given index is cheap. <a href="#abc42cb694d5b2c6b2b7daf8f2cb4411e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a107b140628d17693305f07c5a1590a14">isFMADLegal</a> (const SelectionDAG &amp;DAG, const SDNode &#42;N) const override</>}>
Returns true if be combined with to form an <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a2415bea72c995bb9cf9f85bbbf90bcd7">ISD::FMAD</a>. <a href="#a107b140628d17693305f07c5a1590a14">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad2bbb6e8b0684279b2124a9f23183fef">isFMADLegal</a> (const MachineInstr &amp;MI, const LLT Ty) const override</>}>
Returns true if <code>MI</code> can be combined with another instruction to form TargetOpcode::G&#95;FMAD. <a href="#ad2bbb6e8b0684279b2124a9f23183fef">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a09d003869fdbb4295da2fe546c17a9ab">isFMAFasterThanFMulAndFAdd</a> (const MachineFunction &amp;MF, EVT VT) const override</>}>
Return true if an FMA operation is faster than a pair of fmul and fadd instructions. <a href="#a09d003869fdbb4295da2fe546c17a9ab">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1838cef569fee9cf03689da168313ced">isFMAFasterThanFMulAndFAdd</a> (const MachineFunction &amp;MF, const LLT Ty) const override</>}>
Return true if an FMA operation is faster than a pair of fmul and fadd instructions. <a href="#a1838cef569fee9cf03689da168313ced">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a049b3701010cdb5ffd40bf0f7a0eb0a8">isFMAFasterThanFMulAndFAdd</a> (const Function &amp;F, Type &#42;Ty) const override</>}>
IR version. <a href="#a049b3701010cdb5ffd40bf0f7a0eb0a8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9f70fef2f29624d157355066a70fccb0">isFPExtFoldable</a> (const SelectionDAG &amp;DAG, unsigned Opcode, EVT DestVT, EVT SrcVT) const override</>}>
Return true if an fpext operation input to an <code>Opcode</code> operation is free (for instance, because half-precision floating-point numbers are implicitly extended to float-precision) for an FMA instruction. <a href="#a9f70fef2f29624d157355066a70fccb0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a85287e14b9ed04197180e41b3bafcb24">isFPExtFoldable</a> (const MachineInstr &amp;MI, unsigned Opcode, LLT DestTy, LLT SrcTy) const override</>}>
Return true if an fpext operation input to an <code>Opcode</code> operation is free (for instance, because half-precision floating-point numbers are implicitly extended to float-precision) for an FMA instruction. <a href="#a85287e14b9ed04197180e41b3bafcb24">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acef45b06cdaf4ceb36c30d6de6e0ad16">isFreeAddrSpaceCast</a> (unsigned SrcAS, unsigned DestAS) const override</>}>
Returns true if a cast from SrcAS to DestAS is &quot;cheap&quot;, such that e.g. <a href="#acef45b06cdaf4ceb36c30d6de6e0ad16">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9cda63f2c6c5963fb7d30f17c31449b2">isKnownNeverNaNForTargetNode</a> (SDValue Op, const SelectionDAG &amp;DAG, bool SNaN=false, unsigned Depth=0) const override</>}>
If <code>SNaN</code> is false,. <a href="#a9cda63f2c6c5963fb7d30f17c31449b2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6d3e878a08fe1d62c3aad96a158d1a94">isLegalAddressingMode</a> (const DataLayout &amp;DL, const AddrMode &amp;AM, Type &#42;Ty, unsigned AS, Instruction &#42;I=nullptr) const override</>}>
Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type. <a href="#a6d3e878a08fe1d62c3aad96a158d1a94">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a94fdd48878bedb4f53de2f18efcf640f">isLegalFlatAddressingMode</a> (const AddrMode &amp;AM, unsigned AddrSpace) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a59cbd71d104e6dd12907e781dfe51b33">isLegalGlobalAddressingMode</a> (const AddrMode &amp;AM) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a934e0e0b94737441bea75fc4babf0021">isMemOpHasNoClobberedMemOperand</a> (const SDNode &#42;N) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0009b65fffe67f99ae742be1f7aaa6fa">isOffsetFoldingLegal</a> (const GlobalAddressSDNode &#42;GA) const override</>}>
Return true if folding a constant offset with the given GlobalAddress is legal. <a href="#a0009b65fffe67f99ae742be1f7aaa6fa">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adfeafe69289d62b3269dd29ba8e88038">isProfitableToHoist</a> (Instruction &#42;I) const override</>}>
<a href="/docs/api/namespaces/llvm/check">Check</a> if it is profitable to hoist instruction in then/else to if. <a href="#adfeafe69289d62b3269dd29ba8e88038">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a45cd7009ba8bafa53767589f88b53994">isReassocProfitable</a> (SelectionDAG &amp;DAG, SDValue N0, SDValue N1) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a63a89748cc5ed5cb818ace569c162dcc">isReassocProfitable</a> (MachineRegisterInfo &amp;MRI, Register N0, Register N1) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9226f8a6386f03bffa9a98d07b2ed582">isSDNodeSourceOfDivergence</a> (const SDNode &#42;N, FunctionLoweringInfo &#42;FLI, UniformityInfo &#42;UA) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a648ed5c911362027600889278b0525aa">isShuffleMaskLegal</a> (ArrayRef&lt; int &gt;, EVT) const override</>}>
Targets can use this to indicate that they only support <em>some</em> VECTOR&#95;SHUFFLE operations, those with specific masks. <a href="#a648ed5c911362027600889278b0525aa">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a00c85693fe30c4ddff7e08b2d84ca7df">isTypeDesirableForOp</a> (unsigned Op, EVT VT) const override</>}>
Return true if the target has native support for the specified value type and it is &#39;desirable&#39; to use the type for the given node type. <a href="#a00c85693fe30c4ddff7e08b2d84ca7df">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;</>}
  name={<><a href="#a203e9048ad3087cf61713d0d307a246c">legalizeTargetIndependentNode</a> (SDNode &#42;Node, SelectionDAG &amp;DAG) const</>}>
Legalize target independent instructions (e.g. <a href="#a203e9048ad3087cf61713d0d307a246c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a6bb4374ad909cee64af61c8e6859fc8f">LowerAsmOperandForConstraint</a> (SDValue Op, StringRef Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</>}>
Lower the specified operand into the Ops vector. <a href="#a6bb4374ad909cee64af61c8e6859fc8f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a19163d10ff2d0dcede586ea892c7c920">LowerCall</a> (CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</>}>
This hook must be implemented to lower calls into the specified DAG. <a href="#a19163d10ff2d0dcede586ea892c7c920">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a9696c62f9eeb556df764837c92b560df">LowerCallResult</a> (SDValue Chain, SDValue InGlue, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;DL, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals, bool isThisReturn, SDValue ThisVal) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#abcceb75e0f115b68f1a484fd93b19f07">LowerDYNAMIC&#95;STACKALLOC</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a9854eddb8a07891be9aa4af0da56f198">LowerFormalArguments</a> (SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;DL, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</>}>
This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG. <a href="#a9854eddb8a07891be9aa4af0da56f198">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a22aeb0a2fa8f9d75380e4a0df63afead">lowerFP&#95;EXTEND</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a34b035d1264276b6ee01ef09e48d011d">lowerGET&#95;FPENV</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a0b62283069271c1e4ad54b5ab6223113">lowerGET&#95;ROUNDING</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/loadinst">LoadInst</a> &#42;</>}
  name={<><a href="#a818d0dbc281d144e0f02a0a75c7af1ee">lowerIdempotentRMWIntoFencedLoad</a> (AtomicRMWInst &#42;AI) const override</>}>
On some platforms, an AtomicRMW that never actually modifies the value (such as fetch&#95;add of 0) can be turned into a fence followed by an atomic load. <a href="#a818d0dbc281d144e0f02a0a75c7af1ee">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aae668edf01c895691c170a07a7a15a6b">LowerOperation</a> (SDValue Op, SelectionDAG &amp;DAG) const override</>}>
This callback is invoked for operations that are unsupported by the target, which are registered to use &#39;custom&#39; lowering, and whose defined values are all legal. <a href="#aae668edf01c895691c170a07a7a15a6b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ac9fd43d241b943a864b302cdf17ae487">lowerPREFETCH</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a4ce28f633cfe7a89369965cd9792e8fb">LowerReturn</a> (SDValue Chain, CallingConv::ID CallConv, bool IsVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SDLoc &amp;DL, SelectionDAG &amp;DAG) const override</>}>
This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG. <a href="#a4ce28f633cfe7a89369965cd9792e8fb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a7387e877ec0d6ac4d16421a2188a851f">lowerSET&#95;FPENV</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a7e14f814ee1df3b4559181a7284b0918">lowerSET&#95;ROUNDING</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a449efdf215e2d45d6cfa6544537027fa">LowerSTACKSAVE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aac7a5fd4d172200a005d5e17839ba5d0">mayBeEmittedAsTailCall</a> (const CallInst &#42;) const override</>}>
Return true if the target may be able emit the call instruction as a tail call. <a href="#aac7a5fd4d172200a005d5e17839ba5d0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aae4a4706a2a2568c38bd04b1354eafb4">passSpecialInputs</a> (CallLoweringInfo &amp;CLI, CCState &amp;CCInfo, const SIMachineFunctionInfo &amp;Info, SmallVectorImpl&lt; std::pair&lt; unsigned, SDValue &gt; &gt; &amp;RegsToPass, SmallVectorImpl&lt; SDValue &gt; &amp;MemOpChains, SDValue Chain) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a9930ac25c4e4a7ff566e6301bade01e7">PerformDAGCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const override</>}>
This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for. <a href="#a9930ac25c4e4a7ff566e6301bade01e7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;</>}
  name={<><a href="#a00eceab7a08d0acc74a729ebd9660475">PostISelFolding</a> (MachineSDNode &#42;N, SelectionDAG &amp;DAG) const override</>}>
Fold the instructions after selecting them. <a href="#a00eceab7a08d0acc74a729ebd9660475">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a697277613cca131c099969ca5d421041">ReplaceNodeResults</a> (SDNode &#42;N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</>}>
This callback is invoked when a node result type is illegal for the target, and the operation was registered to use &#39;custom&#39; lowering for that result type. <a href="#a697277613cca131c099969ca5d421041">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a10799c8833054017c6ab052c8b9c1aa2">requiresUniformRegister</a> (MachineFunction &amp;MF, const Value &#42;V) const override</>}>
Allows target to decide about the register class of the specific value that is live outside the defining block. <a href="#a10799c8833054017c6ab052c8b9c1aa2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5a494b64d5fe298962bb42fc2ac098f0">shouldConvertConstantLoadToIntImm</a> (const APInt &amp;Imm, Type &#42;Ty) const override</>}>
Return true if it is beneficial to convert a load of a constant to just the constant itself. <a href="#a5a494b64d5fe298962bb42fc2ac098f0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a88e01d7fa3f418c441946a2200eb12c0">shouldEmitFixup</a> (const GlobalValue &#42;GV) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a27bb49c3656188aff4e75ebc6d4147d5">shouldEmitGOTReloc</a> (const GlobalValue &#42;GV) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acf18fd06c03bc65cbbf30fe2dc9201e0">shouldEmitPCReloc</a> (const GlobalValue &#42;GV) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a></>}
  name={<><a href="#a9e745a45e9d5aa38916ad1fabf333403">shouldExpandAtomicCmpXchgInIR</a> (AtomicCmpXchgInst &#42;AI) const override</>}>
Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass. <a href="#a9e745a45e9d5aa38916ad1fabf333403">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a></>}
  name={<><a href="#a6027e99a9e19921f271d143258be3545">shouldExpandAtomicLoadInIR</a> (LoadInst &#42;LI) const override</>}>
Returns how the given (atomic) load should be expanded by the IR-level AtomicExpand pass. <a href="#a6027e99a9e19921f271d143258be3545">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a></>}
  name={<><a href="#a874edeab85418837bb65d4d2ec4c5d0b">shouldExpandAtomicRMWInIR</a> (AtomicRMWInst &#42;) const override</>}>
Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all. <a href="#a874edeab85418837bb65d4d2ec4c5d0b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a></>}
  name={<><a href="#a10a3e6ffe8bc2c524dfc9e4bdd5f230f">shouldExpandAtomicStoreInIR</a> (StoreInst &#42;SI) const override</>}>
Returns how the given (atomic) store should be expanded by the IR-level AtomicExpand pass into. <a href="#a10a3e6ffe8bc2c524dfc9e4bdd5f230f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8272c4da36b8d295addf73f56c548155">shouldExpandVectorDynExt</a> (SDNode &#42;N) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab870ac74feb45bb48a75027da41c0784">shouldUseLDSConstAddress</a> (const GlobalValue &#42;GV) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae3363282d3c0d2a20c9cef755f5ef2ba">splitBinaryVectorOp</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a8b55d1aa92c4d9f17904aa2c9d7c79a3">splitKillBlock</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;BB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a01001268634e40bee4795018346e91b4">splitTernaryVectorOp</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a340ad7483a3a62499003a7042f47dd24">splitUnaryVectorOp</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abc385634c5cb053216d49b31696b2e6a">supportSplitCSR</a> (MachineFunction &#42;MF) const override</>}>
Return true if the target supports that a subset of CSRs for the given machine function is handled explicitly via copies. <a href="#abc385634c5cb053216d49b31696b2e6a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinesdnode">MachineSDNode</a> &#42;</>}
  name={<><a href="#a085fd28c023f589357d388359f526de7">wrapAddr64Rsrc</a> (SelectionDAG &amp;DAG, const SDLoc &amp;DL, SDValue Ptr) const</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Functions Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af0b4981bae64743453ac9d839b356866">adjustLoadValueType</a> (unsigned Opcode, MemSDNode &#42;M, SelectionDAG &amp;DAG, ArrayRef&lt; SDValue &gt; Ops, bool IsIntrinsic=false) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;</>}
  name={<><a href="#a018e2527df5f83e2697eb823e0de5cb1">adjustWritemask</a> (MachineSDNode &#42;&amp;N, SelectionDAG &amp;DAG) const</>}>
Adjust the writemask of MIMG, VIMAGE or VSAMPLE instructions. <a href="#a018e2527df5f83e2697eb823e0de5cb1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a9c21ed105404584835ec35a3e3344a99">bufferRsrcPtrToVector</a> (SDValue MaybePointer, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa1e7467765e4b67c4cde7bbb3db961ee">convertArgType</a> (SelectionDAG &amp;DAG, EVT VT, EVT MemVT, const SDLoc &amp;SL, SDValue Val, bool Signed, const ISD::InputArg &#42;Arg=nullptr) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af732fee08c949cbbf4ed846045e787c1">foldAddSub64WithZeroLowBitsTo32</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1031f3fa0d98466463ab2746f15a04b2">getCanonicalConstantFP</a> (SelectionDAG &amp;DAG, const SDLoc &amp;SL, EVT VT, const APFloat &amp;C) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5ec674288558f013701a5a8f273d8865">getFPExtOrFPRound</a> (SelectionDAG &amp;DAG, SDValue Op, const SDLoc &amp;DL, EVT VT) const</>}>
Converts <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code>, which must be of floating point type, to the floating point type <code>VT</code>, by either extending or truncating it. <a href="#a5ec674288558f013701a5a8f273d8865">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ae7af629d3280b378fd9a6ed8759192e2">getFusedOpcode</a> (const SelectionDAG &amp;DAG, const SDNode &#42;N0, const SDNode &#42;N1) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#afa92ab96d2b18764efb9fb9f3952fdbc">getImplicitArgPtr</a> (SelectionDAG &amp;DAG, const SDLoc &amp;SL) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a35fb79c34ebdc5eb004b90438fbe2a96">getLDSKernelId</a> (SelectionDAG &amp;DAG, const SDLoc &amp;SL) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae5fd667904f97ca25d25a984c1b8dab8">getMemIntrinsicNode</a> (unsigned Opcode, const SDLoc &amp;DL, SDVTList VTList, ArrayRef&lt; SDValue &gt; Ops, EVT MemVT, MachineMemOperand &#42;MMO, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab62d350ceadcd213256a2a2a0af2b81e">getPreloadedValue</a> (SelectionDAG &amp;DAG, const SIMachineFunctionInfo &amp;MFI, EVT VT, AMDGPUFunctionArgInfo::PreloadedValue) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aaeffb7f3318bc4b02de19ece54bc9563">getSegmentAperture</a> (unsigned AS, const SDLoc &amp;DL, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af132c70dda84a7e36c5fc5dcb3dad295">handleByteShortBufferLoads</a> (SelectionDAG &amp;DAG, EVT LoadVT, SDLoc DL, ArrayRef&lt; SDValue &gt; Ops, MachineMemOperand &#42;MMO, bool IsTFE=false) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a7326546a06c01b3c63438e2529551a7f">handleByteShortBufferStores</a> (SelectionDAG &amp;DAG, EVT VDataType, SDLoc DL, SDValue Ops&#91;&#93;, MemSDNode &#42;M) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae336eb8b478ed2d028a34f795e0d5546">handleD16VData</a> (SDValue VData, SelectionDAG &amp;DAG, bool ImageStore=false) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a7cf67b081e92a5fd61d90bfb2efafeb9">isCFIntrinsic</a> (const SDNode &#42;Intr) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a10f29d4d64dc1cdb2eded28c307753f9">isLegalMUBUFAddressingMode</a> (const AddrMode &amp;AM) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a3e708118851ffa04046c8f2ebb1d1122">loadImplicitKernelArgument</a> (SelectionDAG &amp;DAG, MVT VT, const SDLoc &amp;DL, Align Alignment, ImplicitParameter Param) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a3132b52e553628b8d91c88d452280014">lowerADDRSPACECAST</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af7cab79188825a212f09ccbf79130411">LowerATOMIC&#95;CMP&#95;SWAP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa03bc376616928bd5716cf0bb01dc12c">LowerBRCOND</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
This transforms the control flow intrinsics to get the branch destination as last parameter, also switches branch target with BR if the need arise. <a href="#aa03bc376616928bd5716cf0bb01dc12c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae8953442cffadca5fdaa38abe1b9eba2">lowerBUILD&#95;VECTOR</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a3fca0c97a75935b6b205f44fefc6ebd5">lowerDEBUGTRAP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae9cc9601382e1c91231a49064e93402b">lowerEXTRACT&#95;VECTOR&#95;ELT</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a7ad4f1366213093ca11113c73397710f">lowerFastUnsafeFDIV</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a6a6a3d42220355d6c505e4c824a83bae">lowerFastUnsafeFDIV64</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a60d4a588f4d90c12706967d70bcb82bd">LowerFDIV</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab4cc730c06d5fd4ab0ae3c59ccbc6b2f">lowerFDIV&#95;FAST</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a93d02d745973dc5e58cc76fe772cc615">LowerFDIV16</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af4cf48fa28c813b5fa7da2aebfe8aa07">LowerFDIV32</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aaed2545d79c981e8d0311fc1d66d48da">LowerFDIV64</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a2d39c2b16760c9cb7f2f882d3ab1349f">LowerFFREXP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5e6879060d1c4d82812e700970abdf7a">lowerFLDEXP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af46f93b0dd8354c6647d3cf3a837fcac">lowerFMINIMUM&#95;FMAXIMUM</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a7c7ea44a678535c93ff1458896748e9a">lowerFMINNUM&#95;FMAXNUM</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a20c523fe6d400da17d60bfe7ad00ea37">lowerFP&#95;ROUND</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
Custom lowering for <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">ISD::FP&#95;ROUND</a> for MVT::f16. <a href="#a20c523fe6d400da17d60bfe7ad00ea37">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa15c07a7cf59e9a7819861c7f03cf33b">lowerFSQRTF16</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a4e73001760a8189011d2244e52479b3a">lowerFSQRTF32</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af61910a79e51672d637c301d364d15ad">lowerFSQRTF64</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa8675785fd4d7307aec132b108b02af5">LowerGlobalAddress</a> (AMDGPUMachineFunction &#42;MFI, SDValue Op, SelectionDAG &amp;DAG) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a9459a8d4972eaad50149da14336d219f">lowerImage</a> (SDValue Op, const AMDGPU::ImageDimIntrinsicInfo &#42;Intr, SelectionDAG &amp;DAG, bool WithChain) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5fda093f4a2622253d3fb8f4e5066d6d">lowerImplicitZextParam</a> (SelectionDAG &amp;DAG, SDValue Op, MVT VT, unsigned Offset) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a41ee7e67b754d5ed8d5fe78245285592">lowerINSERT&#95;SUBVECTOR</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a53e8280aa8f4c73c499ea1619b136fab">lowerINSERT&#95;VECTOR&#95;ELT</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ad85c061912626312f481b56dcd285eb8">LowerINTRINSIC&#95;VOID</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#adc431464dd360d356785f6488319e25b">LowerINTRINSIC&#95;W&#95;CHAIN</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a6643251a83be6f40ba0903277195313e">LowerINTRINSIC&#95;WO&#95;CHAIN</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1fcde395a31c636e81a6d2937fc06a96">lowerIntrinsicLoad</a> (MemSDNode &#42;M, bool IsFormat, SelectionDAG &amp;DAG, ArrayRef&lt; SDValue &gt; Ops) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a95060e3d79643ab4a01f4d13871775b5">lowerKernargMemParameter</a> (SelectionDAG &amp;DAG, EVT VT, EVT MemVT, const SDLoc &amp;SL, SDValue Chain, uint64&#95;t Offset, Align Alignment, bool Signed, const ISD::InputArg &#42;Arg=nullptr) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a0e5dc3570a17fce5bb84c97ba8fc9a2b">lowerKernArgParameterPtr</a> (SelectionDAG &amp;DAG, const SDLoc &amp;SL, SDValue Chain, uint64&#95;t Offset) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af2d8db75ef2411313a18a85889c68135">LowerLOAD</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa3f964b8d2befdc6fadee09d42ea0109">lowerMUL</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#abdb294b9689d3fcdccba6ad4b724aba7">lowerPointerAsRsrcIntrin</a> (SDNode &#42;Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a2a7c4dd85d5efbceb1be4d1ea8ccd52c">lowerRawBufferAtomicIntrin</a> (SDValue Op, SelectionDAG &amp;DAG, unsigned NewOpcode) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af476b106f701be935bdd4fe56a5aa530">LowerRETURNADDR</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a8da3e5ed02bf9d534a1c8666262bdbc4">lowerSBuffer</a> (EVT VT, SDLoc DL, SDValue Rsrc, SDValue Offset, SDValue CachePolicy, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aedc3ea0e8158bfb6822f1e3d7b811aaf">lowerSCALAR&#95;TO&#95;VECTOR</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a9a5c34602c2f46733c5cbb937d35161c">LowerSELECT</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#adb4bcb27fd46dbaaecec049ec6ea35b8">lowerStackParameter</a> (SelectionDAG &amp;DAG, CCValAssign &amp;VA, const SDLoc &amp;SL, SDValue Chain, const ISD::InputArg &amp;Arg) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5a6a3fc9e9136ec8052101455ec81c2c">LowerSTORE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ade8ace5d89a46d03da7cfe14e752e85b">lowerStructBufferAtomicIntrin</a> (SDValue Op, SelectionDAG &amp;DAG, unsigned NewOpcode) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1957c638bdcf53e68efe729375e77362">lowerTRAP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a39a3d02749a4bb6376c53254b42ebbb0">lowerTrapEndpgm</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa4c5f0fb35129089124c99f11cb21d89">lowerTrapHsa</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ad53574a964626de916147edcd90cb598">lowerTrapHsaQueuePtr</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a339bc802a225c2229f91fb6a467635ee">LowerTrig</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aedc9e6256cafaf8e4db2c020a5871bfa">lowerVECTOR&#95;SHUFFLE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a47860c2952c954e941a458fa07f76d31">lowerWaveID</a> (SelectionDAG &amp;DAG, SDValue Op) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a4f1492288fd39141eec851ff0667bf53">lowerWorkitemID</a> (SelectionDAG &amp;DAG, SDValue Op, unsigned Dim, const ArgDescriptor &amp;ArgDesc) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa8c0f07aecac93802e33594207795d06">lowerXMUL&#95;LOHI</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a85c54d708b665cca2a55604044bc0667">lowerXMULO</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae93a3e6b6a83ad08bc675b000023c2be">performAddCarrySubCarryCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a7745e956bf29f8c8f2d6985442eabba3">performAddCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a71b411ed9366e3e1bb24ebfe7584365a">performAndCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a9b95ffb95713391d856e82c25e5dc5de">performClampCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1cf21523461b798bcc9b1ec8bb669597">performClassCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5c23e09be195cb6fd4d8304df404095a">performCvtF32UByteNCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a6e3ed788b207138064b3907aeafdf8c8">performCvtPkRTZCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a287552622e40792ed6536f0c7e73eb1e">performExtractVectorEltCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a86da5082ce46bf86747d2fe5a4033a94">performFAddCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a73fe98f889e0b8fc4be241c9843d03e3">performFCanonicalizeCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a715f9eed8a85d5a6a26f855d831f78f7">performFCopySignCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a0fbd13d4b2501ee9300cccdf6744f667">performFDivCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a34cd55c7233c4572d80ac4ac66ac249a">performFMACombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1b1ce39911429236e2e527991afa79b9">performFMed3Combine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#afc6d54accae88adb7332638f386f9bcf">performFMulCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a70f004dd161d24f7d6457a86a2cdbf47">performFPMed3ImmCombine</a> (SelectionDAG &amp;DAG, const SDLoc &amp;SL, SDValue Op0, SDValue Op1) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5a87ad2468b56b134aa876b914bdfe5f">performFPRoundCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#adbffc7a88ce614555c6c55e18b96fd97">performFSubCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#afc3908a93a9e3ec519d889a904ba0ca1">performInsertVectorEltCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a3089e5733939d060ccb42403448f96c2">performIntMed3ImmCombine</a> (SelectionDAG &amp;DAG, const SDLoc &amp;SL, SDValue Src, SDValue MinVal, SDValue MaxVal, bool Signed) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a0882f5a49ff3266ce7c67fffda5da3bc">performMemSDNodeCombine</a> (MemSDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ac1aacd9b9b58bdcffa29aea5f1bc787e">performMinMaxCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a8c8c3694d679b379ba2961c27ea02599">performOrCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aaf92720dd2b6ecf622e807f4b08a0afe">performRcpCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#adadefcb4056fcb4d65ed02458cefa277">performSetCCCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a2ce20023bcac649e1185288d5c22e243">performSHLPtrCombine</a> (SDNode &#42;N, unsigned AS, EVT MemVT, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a8a91fe2c3d51dfd85e5eb4502202308b">performSignExtendInRegCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ace602642d0d22ebbdb9831ccbc2dd41c">performSubCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aecb9eba1e93f987d2a897b6ffddc9f3b">performUCharToFloatCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a40dd5e83b120af5cab33b0ccbd779d39">performXorCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a0cae94990231aa177267f14fc213f31b">performZeroExtendCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ad7b0a88f138df0af7420cad77709a0da">promoteUniformOpToI32</a> (SDValue Op, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a4d9c9c8bbd4d9dccfe45812b0801bb4a">reassociateScalarOps</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a9047e4b5ff70a375f9845f67b4fa9575">setBufferOffsets</a> (SDValue CombinedOffset, SelectionDAG &amp;DAG, SDValue &#42;Offsets, Align Alignment=Align(4)) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a05175a556e6734a86424adaf36451089">splitBinaryBitConstantOp</a> (DAGCombinerInfo &amp;DCI, const SDLoc &amp;SL, unsigned Opc, SDValue LHS, const ConstantSDNode &#42;CRHS) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt;</>}
  name={<><a href="#acaf625c4506ec96d5b1f23e87f2c231e">splitBufferOffsets</a> (SDValue Offset, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a210b65734b12710e1561c2a58d9b8f46">tryFoldToMad64&#95;32</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a79ec7c699ba6aaaccd5a86461b717b78">widenLoad</a> (LoadSDNode &#42;Ld, DAGCombinerInfo &amp;DCI) const</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a> &#42;</>}
  name={<><a href="#a06e742c1e9cfa5a4f0aedfebd9aa71e5">Subtarget</a></>}>
</MembersIndexItem>

</MembersIndex>

## Public Static Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa65cb92172e37cf2235553f5b44837fe">isNonGlobalAddrSpace</a> (unsigned AS)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab66c345f7d68f001148fb82dd13b28cd">shouldExpandVectorDynExt</a> (unsigned EltSize, unsigned NumElem, bool IsDivergentIdx, const GCNSubtarget &#42;Subtarget)</>}>
<a href="/docs/api/namespaces/llvm/check">Check</a> if EXTRACT&#95;VECTOR&#95;ELT/INSERT&#95;VECTOR&#95;ELT (&lt;n x e&gt;, var-idx) should be expanded into a set of cmp/select instructions. <a href="#ab66c345f7d68f001148fb82dd13b28cd">More...</a>
</MembersIndexItem>

</MembersIndex>


Definition at line 31 of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>.

<SectionDefinition>

## Public Constructors

### SITargetLowering() {#acaca0c9ffff0d1cba0462a1daccf5f12}

<MemberDefinition
  prototype={<>SITargetLowering::SITargetLowering (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetmachine">TargetMachine</a> &amp; tm, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a> &amp; STI)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00291">291</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l00084">84</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### AddMemOpInit() {#a52716532c3562bbe9c3fc343761c3c8a}

<MemberDefinition
  prototype={<>void SITargetLowering::AddMemOpInit (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00477">477</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l15646">15646</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### AdjustInstrPostInstrSelection() {#a9fb0978a667242babb4778cdf091945c}

<MemberDefinition
  prototype={<>void SITargetLowering::AdjustInstrPostInstrSelection (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node) const</>}
  labels = {["virtual"]}>
Assign the register class depending on the number of bits set in the writemask.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00478">478</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l15742">15742</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### allocateHSAUserSGPRs() {#a4678f677f6c3bd2a4c2d4b64549017d0}

<MemberDefinition
  prototype={<>void SITargetLowering::allocateHSAUserSGPRs (<a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp; CCInfo, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/siregisterinfo">SIRegisterInfo</a> &amp; TRI, <a href="/docs/api/classes/llvm/simachinefunctioninfo">SIMachineFunctionInfo</a> &amp; Info) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00569">569</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l02455">2455</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### allocateLDSKernelId() {#a3f11f14e589c7b0761e5c61899b6440c}

<MemberDefinition
  prototype={<>void SITargetLowering::allocateLDSKernelId (<a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp; CCInfo, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/siregisterinfo">SIRegisterInfo</a> &amp; TRI, <a href="/docs/api/classes/llvm/simachinefunctioninfo">SIMachineFunctionInfo</a> &amp; Info) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00581">581</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l02598">2598</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### allocatePreloadKernArgSGPRs() {#ade385868ff059bef6446f70208541043}

<MemberDefinition
  prototype={<>void SITargetLowering::allocatePreloadKernArgSGPRs (<a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp; CCInfo, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> &gt; &amp; ArgLocs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp; Ins, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/siregisterinfo">SIRegisterInfo</a> &amp; TRI, <a href="/docs/api/classes/llvm/simachinefunctioninfo">SIMachineFunctionInfo</a> &amp; Info) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00574">574</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l02518">2518</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### allocateSpecialEntryInputVGPRs() {#add01b669c3b94782f5e3a2babaa12f50}

<MemberDefinition
  prototype={<>void SITargetLowering::allocateSpecialEntryInputVGPRs (<a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp; CCInfo, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/siregisterinfo">SIRegisterInfo</a> &amp; TRI, <a href="/docs/api/classes/llvm/simachinefunctioninfo">SIMachineFunctionInfo</a> &amp; Info) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00591">591</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l02264">2264</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### allocateSpecialInputSGPRs() {#a3ef0dde77e91309be534394dc420d4a5}

<MemberDefinition
  prototype={<>void SITargetLowering::allocateSpecialInputSGPRs (<a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp; CCInfo, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/siregisterinfo">SIRegisterInfo</a> &amp; TRI, <a href="/docs/api/classes/llvm/simachinefunctioninfo">SIMachineFunctionInfo</a> &amp; Info) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00595">595</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l02418">2418</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### allocateSpecialInputVGPRs() {#aa387b847af356ba9f53e3bb1384874a2}

<MemberDefinition
  prototype={<>void SITargetLowering::allocateSpecialInputVGPRs (<a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp; CCInfo, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/siregisterinfo">SIRegisterInfo</a> &amp; TRI, <a href="/docs/api/classes/llvm/simachinefunctioninfo">SIMachineFunctionInfo</a> &amp; Info) const</>}>
Allocate implicit function VGPR arguments at the end of allocated user arguments.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00601">601</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l02384">2384</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### allocateSpecialInputVGPRsFixed() {#a7e8edb844e6cf1666a202039e9a21d01}

<MemberDefinition
  prototype={<>void SITargetLowering::allocateSpecialInputVGPRsFixed (<a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp; CCInfo, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/siregisterinfo">SIRegisterInfo</a> &amp; TRI, <a href="/docs/api/classes/llvm/simachinefunctioninfo">SIMachineFunctionInfo</a> &amp; Info) const</>}>
Allocate implicit function VGPR arguments in fixed registers.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00605">605</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l02405">2405</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### allocateSystemSGPRs() {#af865c2eb29210cd8301b25be349dd6a5}

<MemberDefinition
  prototype={<>void SITargetLowering::allocateSystemSGPRs (<a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp; CCInfo, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/classes/llvm/simachinefunctioninfo">SIMachineFunctionInfo</a> &amp; Info, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, bool IsShader) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00585">585</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l02610">2610</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### allowsMisalignedMemoryAccesses() {#ac3e21a48df75e0f6a64f10e43e228510}

<MemberDefinition
  prototype={<>bool llvm::SITargetLowering::allowsMisalignedMemoryAccesses (<a href="/docs/api/classes/llvm/llt">LLT</a>, unsigned AddrSpace, <a href="/docs/api/structs/llvm/align">Align</a> Alignment, <a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags=<a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>, unsigned &#42;) const</>}
  labels = {["inline", "virtual"]}>
<a href="/docs/api/classes/llvm/llt">LLT</a> handling variant.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00337">337</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>.
</MemberDefinition>

### allowsMisalignedMemoryAccesses() {#ae8d8a343d3ada0387181b0ce2b470b91}

<MemberDefinition
  prototype={<>bool SITargetLowering::allowsMisalignedMemoryAccesses (<a href="/docs/api/structs/llvm/evt">EVT</a>, unsigned AddrSpace, <a href="/docs/api/structs/llvm/align">Align</a> Alignment, <a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags=<a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>, unsigned &#42;) const</>}
  labels = {["virtual"]}>
Determine if the target supports unaligned memory accesses.

This function returns true if the target allows unaligned memory accesses of the specified type in the given address space. If true, it also returns a relative speed of the unaligned memory access in the last argument by reference. The higher the speed number the faster the operation comparing to a number returned by another such call. This is used, for example, in situations where an array copy/move/set is converted to a sequence of store operations. Its use helps to ensure that such replacements don&#39;t generate code that causes an alignment error (trap) on the target machine.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00347">347</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01898">1898</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### allowsMisalignedMemoryAccessesImpl() {#a21805127d5ae570ea5776ee098c951f1}

<MemberDefinition
  prototype={<>bool SITargetLowering::allowsMisalignedMemoryAccessesImpl (unsigned Size, unsigned AddrSpace, <a href="/docs/api/structs/llvm/align">Align</a> Alignment, <a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags=<a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>, unsigned &#42; IsFast=nullptr) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00332">332</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01736">1736</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### buildRSRC() {#aa8e96ae270760edd815a40b2125fe6e8}

<MemberDefinition
  prototype={<>MachineSDNode &#42; SITargetLowering::buildRSRC (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Ptr, uint32&#95;t RsrcDword1, uint64&#95;t RsrcDword2And3) const</>}>
Return a resource descriptor with the &#39;Add TID&#39; bit enabled The TID (Thread <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a>) is multiplied by the stride value (bits &#91;61:48&#93; of the resource descriptor) to create an offset, which is added to the resource pointer.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00485">485</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l15863">15863</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### bundleInstWithWaitcnt() {#a1271e8babb762355bcb15d461f8f6a1c}

<MemberDefinition
  prototype={<>void SITargetLowering::bundleInstWithWaitcnt (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}>
Insert <code>MI</code> into a BUNDLE with an S&#95;WAITCNT 0 immediately following it.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00445">445</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l04490">4490</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### CanLowerReturn() {#afab6656dfdb200ecbd37558c7136dc73}

<MemberDefinition
  prototype={<>bool SITargetLowering::CanLowerReturn (<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;, bool, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/outputarg">ISD::OutputArg</a> &gt; &amp;, <a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/type">Type</a> &#42; RetTy) const</>}
  labels = {["virtual"]}>
This hook should be implemented to check whether the return values described by the Outs array can fit into the return registers.

If false is returned, an sret-demotion is performed.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00393">393</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l03171">3171</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### canMergeStoresTo() {#ac9c871c7f1222d14e8f90aca6f4c71f3}

<MemberDefinition
  prototype={<>bool SITargetLowering::canMergeStoresTo (unsigned AS, <a href="/docs/api/structs/llvm/evt">EVT</a> MemVT, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
Returns if it&#39;s reasonable to merge stores to MemVT size.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00329">329</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01723">1723</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### checkAsmConstraintVal() {#ab0c070f20da31f2040dbe987dbc6041a}

<MemberDefinition
  prototype={<>bool SITargetLowering::checkAsmConstraintVal (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint, uint64&#95;t Val) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00495">495</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l16112">16112</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### checkAsmConstraintValA() {#a86114eca650ef66fed00037558e4b33a}

<MemberDefinition
  prototype={<>bool SITargetLowering::checkAsmConstraintValA (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, uint64&#95;t Val, unsigned MaxSize=64) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00497">497</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l16144">16144</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### checkForPhysRegDependency() {#a0e8adf21ba4a3e746edcd3b9cf9c5d14}

<MemberDefinition
  prototype={<>bool SITargetLowering::checkForPhysRegDependency (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Def, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; User, unsigned Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> &#42; TII, unsigned &amp; PhysReg, int &amp; Cost) const</>}
  labels = {["virtual"]}>
Allows the target to handle physreg-carried dependency in target-specific way.

Used from the <a href="/docs/api/classes/llvm/scheduledagsdnodes">ScheduleDAGSDNodes</a> to decide whether to add the edge to the dependency graph. Def - input: Selection DAG node defininfg physical register <a href="/docs/api/classes/llvm/user">User</a> - input: Selection DAG node using physical register <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> - input: Number of <a href="/docs/api/classes/llvm/user">User</a> operand PhysReg - inout: set to the physical register if the edge is necessary, unchanged otherwise <a href="/docs/api/namespaces/llvm/#a19921a3ceb99548f498d3df118eda9ed">Cost</a> - inout: physical register copy cost. Returns &#39;true&#39; is the edge is necessary, &#39;false&#39; otherwise

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00539">539</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l17147">17147</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### CollectTargetIntrinsicOperands() {#a31a1ee3dbc03eacfcec92ca524934d11}

<MemberDefinition
  prototype={<>void SITargetLowering::CollectTargetIntrinsicOperands (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callinst">CallInst</a> &amp; I, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; Ops, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00315">315</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01488">1488</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### combineRepeatedFPDivisors() {#ac6a7646cc9b1391c4759499301878c60}

<MemberDefinition
  prototype="unsigned llvm::SITargetLowering::combineRepeatedFPDivisors () const"
  labels = {["inline", "virtual"]}>
Indicate whether this target prefers to combine FDIVs with the same divisor.

If the transform should never be done, return zero. If the transform should be done, return the minimum number of divisor uses that must exist.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00375">375</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>.
</MemberDefinition>

### computeKnownAlignForTargetInstr() {#af77a6b87eef9b3173d765b97ceb6c5fb}

<MemberDefinition
  prototype={<>Align SITargetLowering::computeKnownAlignForTargetInstr (<a href="/docs/api/classes/llvm/giselknownbits">GISelKnownBits</a> &amp; Analysis, <a href="/docs/api/classes/llvm/register">Register</a> R, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, unsigned Depth=0) const</>}
  labels = {["virtual"]}>
Determine the known alignment for the pointer value <code>R</code>.

This is can typically be inferred from the number of low known 0 bits. However, for a pointer with a non-integral address space, the alignment value may be independent from the known low bits.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00518">518</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l16412">16412</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### computeKnownBitsForFrameIndex() {#a59eb700f7620c6a3ebbdc281bc00d3bd}

<MemberDefinition
  prototype={<>void SITargetLowering::computeKnownBitsForFrameIndex (int FIOp, <a href="/docs/api/structs/llvm/knownbits">KnownBits</a> &amp; Known, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
Determine which of the bits of FrameIndex <code>FIOp</code> are known to be 0.

Default implementation computes low bits based on alignment information. This should preserve known bits passed into it.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00509">509</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l16320">16320</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### computeKnownBitsForTargetInstr() {#ac680fd9aee1de89385f2ac2d1878ed9b}

<MemberDefinition
  prototype={<>void SITargetLowering::computeKnownBitsForTargetInstr (<a href="/docs/api/classes/llvm/giselknownbits">GISelKnownBits</a> &amp; Analysis, <a href="/docs/api/classes/llvm/register">Register</a> R, <a href="/docs/api/structs/llvm/knownbits">KnownBits</a> &amp; Known, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, unsigned Depth=0) const</>}
  labels = {["virtual"]}>
Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets.

The DemandedElts argument allows us to only collect the known bits that are shared by the requested vector elements. This is for GISel.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00512">512</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l16337">16337</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### computeKnownBitsForTargetNode() {#a7b936082e1b7db71c559544b9cb8b0b2}

<MemberDefinition
  prototype={<>void SITargetLowering::computeKnownBitsForTargetNode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/structs/llvm/knownbits">KnownBits</a> &amp; Known, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned Depth=0) const</>}
  labels = {["virtual"]}>
Determine which of the bits specified in <code>Mask</code> are known to be either zero or one and return them in the <code>KnownZero</code> and <code>KnownOne</code> bitsets.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00505">505</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l16289">16289</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### copyToM0() {#ae04fb59c8161149d4ccf19b9d5ea0c7f}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::copyToM0 (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00500">500</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07945">7945</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### denormalsEnabledForType() {#a1cecbf06f780c6264fc01c069fb04551}

<MemberDefinition
  prototype={<>bool SITargetLowering::denormalsEnabledForType (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00536">536</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l16575">16575</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### denormalsEnabledForType() {#aa2008a23da28d577e567d7dde11aece5}

<MemberDefinition
  prototype={<>bool SITargetLowering::denormalsEnabledForType (<a href="/docs/api/classes/llvm/llt">LLT</a> Ty, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00537">537</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l16588">16588</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### emitExpandAtomicAddrSpacePredicate() {#aa7f6ff2830d775cf0c6a4052836c2552}

<MemberDefinition
  prototype={<>void SITargetLowering::emitExpandAtomicAddrSpacePredicate (<a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42; AI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00556">556</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l17199">17199</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### emitExpandAtomicCmpXchg() {#a8d073cd63e865a5b4bc286d447c35d56}

<MemberDefinition
  prototype={<>void SITargetLowering::emitExpandAtomicCmpXchg (<a href="/docs/api/classes/llvm/atomiccmpxchginst">AtomicCmpXchgInst</a> &#42; CI) const</>}
  labels = {["virtual"]}>
Perform a cmpxchg expansion using a target-specific method.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00558">558</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l17414">17414</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### emitExpandAtomicRMW() {#ab4fd10263a383f485f869614143490be}

<MemberDefinition
  prototype={<>void SITargetLowering::emitExpandAtomicRMW (<a href="/docs/api/classes/llvm/atomicrmwinst">AtomicRMWInst</a> &#42; AI) const</>}
  labels = {["virtual"]}>
Perform a atomicrmw expansion using a target-specific way.

This is expected to be called when masked atomicrmw and bit test atomicrmw don&#39;t work, and the target supports another way to lower atomicrmw.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00557">557</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l17390">17390</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### emitGWSMemViolTestLoop() {#a82e453c9e7f441c185009164f0136fa8}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; SITargetLowering::emitGWSMemViolTestLoop (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; BB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00446">446</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l04506">4506</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### EmitInstrWithCustomInserter() {#a92bd7eb8dcbdfa0341a4fe88a09941da}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; SITargetLowering::EmitInstrWithCustomInserter (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}
  labels = {["virtual"]}>
This method should be implemented by targets that mark instructions with the &#39;usesCustomInserter&#39; flag.

These instructions are special in various ways, which require special support to insert. The specified <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> is created but not inserted into any basic blocks, and this method is called to expand it into a sequence of instructions, potentially also creating new basic blocks and control flow. As long as the returned basic block is different (i.e., we created a new one), the custom inserter is free to modify the rest of <code>MBB</code>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00450">450</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l05069">5069</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### enableAggressiveFMAFusion() {#a252bda5366489b915943e70e1f12f4e1}

<MemberDefinition
  prototype={<>bool SITargetLowering::enableAggressiveFMAFusion (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Return true if target always benefits from combining into FMA for a given value type.

This must typically return false on targets where FMA takes more cycles to execute than FADD.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00453">453</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l05665">5665</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### enableAggressiveFMAFusion() {#af037aad3c8313f7a4d24126d33eec5fe}

<MemberDefinition
  prototype={<>bool SITargetLowering::enableAggressiveFMAFusion (<a href="/docs/api/classes/llvm/llt">LLT</a> Ty) const</>}
  labels = {["virtual"]}>
Return true if target always benefits from combining into FMA for a given value type.

This must typically return false on targets where FMA takes more cycles to execute than FADD.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00454">454</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l05676">5676</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### finalizeLowering() {#aa5ee374b5dd8bd37ca7876c4bfb24bbf}

<MemberDefinition
  prototype={<>void SITargetLowering::finalizeLowering (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
Execute target specific actions to finalize target lowering.

This is used to set extra flags in MachineFrameInformation and freezing the set of reserved registers. The default implementation just freezes the set of reserved registers.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00503">503</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l16225">16225</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getAddrModeArguments() {#a848f882b91241019b0327e1ddce75d80}

<MemberDefinition
  prototype={<>bool SITargetLowering::getAddrModeArguments (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/intrinsicinst">IntrinsicInst</a> &#42;, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/value">Value</a> &#42; &gt; &amp;, <a href="/docs/api/classes/llvm/type">Type</a> &#42;&amp;) const</>}
  labels = {["virtual"]}>
CodeGenPrepare sinks address calculations into the same BB as Load/Store instructions reading the address.

This allows as much computation as possible to be done in the address mode for that operand. This hook lets targets also pass back when this should be done on intrinsics which load/store.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00319">319</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01505">1505</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getAsmOperandConstVal() {#a644fa26910cef31c3ddeafef2ade8d12}

<MemberDefinition
  prototype={<>bool SITargetLowering::getAsmOperandConstVal (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, uint64&#95;t &amp; Val) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00494">494</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l16078">16078</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getConstraintType() {#a4cc2e446c8b94f69ff81fd22efc5d630}

<MemberDefinition
  prototype={<>SITargetLowering::ConstraintType SITargetLowering::getConstraintType (<a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint) const</>}
  labels = {["virtual"]}>
Given a constraint, return the type of constraint it is for this target.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00490">490</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l16038">16038</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getNumRegistersForCallingConv() {#aa8ee36cbd5d910c4f4a1d899a109baf6}

<MemberDefinition
  prototype={<>unsigned SITargetLowering::getNumRegistersForCallingConv (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Certain targets require unusual breakdowns of certain types.

For MIPS, this occurs when a vector type is used, as vector are passed through the integer register set.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00039">39</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01072">1072</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getOptimalMemOpType() {#a0fd5c0c0db4305e6a8521a61dc631285}

<MemberDefinition
  prototype={<>EVT SITargetLowering::getOptimalMemOpType (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/memop">MemOp</a> &amp; Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> AttributeList &amp;) const</>}
  labels = {["virtual"]}>
Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering.

It returns EVT::Other if the type should be determined using generic target-independent logic.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00352">352</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01905">1905</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getPointerMemTy() {#af8041c2b62fa36496690a76ab6fcf4c7}

<MemberDefinition
  prototype={<>MVT SITargetLowering::getPointerMemTy (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL, unsigned AS) const</>}>
Similarly, the in-memory representation of a p7 is &#123;p8, i32&#125;, aka v8i32 when padding is added.

The in-memory representation of a p9 is &#123;p8, i32, i32&#125;, which is also v8i32 with padding.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00309">309</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01202">1202</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getPointerTy() {#a1a5262af2034c4fe8c014723d6d47e9c}

<MemberDefinition
  prototype={<>MVT SITargetLowering::getPointerTy (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL, unsigned AS) const</>}>
Map address space 7 to MVT::v5i32 because that&#39;s its in-memory representation.

This return value is vector-typed because there is no MVT::i160 and it is not clear if one can be added. While this could cause issues during codegen, these address space 7 pointers will be rewritten away by then. Therefore, we can return MVT::v5i32 in order to allow pre-codegen passes that query <a href="/docs/api/classes/llvm/targettransforminfo">TargetTransformInfo</a>, often for cost modeling, to work.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00308">308</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01190">1190</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getPreferredShiftAmountTy() {#a6bfe22b4759b0885b1cdf3c960cc1661}

<MemberDefinition
  prototype={<>LLT SITargetLowering::getPreferredShiftAmountTy (<a href="/docs/api/classes/llvm/llt">LLT</a> ShiftValueTy) const</>}
  labels = {["virtual"]}>
Return the preferred type to use for a shift opcode, given the shifted amount type is <code>ShiftValueTy</code>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00458">458</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l05692">5692</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getPreferredVectorAction() {#a2296245711471dfe7656193f56799c00}

<MemberDefinition
  prototype={<>TargetLoweringBase::LegalizeTypeAction SITargetLowering::getPreferredVectorAction (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}
  labels = {["virtual"]}>
Return the preferred vector type legalization action.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00362">362</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01946">1946</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getPrefLoopAlignment() {#a5b2c69041e8c83952d7cdd75cf7a36e8}

<MemberDefinition
  prototype={<>Align SITargetLowering::getPrefLoopAlignment (<a href="/docs/api/classes/llvm/machineloop">MachineLoop</a> &#42; ML) const</>}
  labels = {["virtual"]}>
Return the preferred loop alignment.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00567">567</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l16428">16428</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getRegClassFor() {#a503e72a2d289df6f71b2ccdc58a18907}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; SITargetLowering::getRegClassFor (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT, bool isDivergent) const</>}
  labels = {["virtual"]}>
Return the register class that should be used for the specified value type.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00563">563</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l17011">17011</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getRegForInlineAsmConstraint() {#a5f39e10469c6e4a18135aed5e76cddf5}

<MemberDefinition
  prototype={<>std::pair&lt; unsigned, const TargetRegisterClass &#42; &gt; SITargetLowering::getRegForInlineAsmConstraint (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI, <a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint, <a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}
  labels = {["virtual"]}>
Given a physical register constraint (e.g.

&#123;edx&#125;), return the register number and the register class for the register.

Given a register class constraint, like &#39;r&#39;, if this corresponds directly to an LLVM register class, return a register of 0 and the register class pointer.

This should only be used for C&#95;Register constraints. On error, this returns a register number of 0 and a null register class pointer.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00488">488</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l15898">15898</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getRegisterByName() {#a697cb1debe6ad1be7e59990072185844}

<MemberDefinition
  prototype={<>Register SITargetLowering::getRegisterByName (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; RegName, <a href="/docs/api/classes/llvm/llt">LLT</a> Ty, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
Return the register <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> of the name passed in.

Used by named register global variables extension. There is no target-independent behaviour so the default action is to bail.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00439">439</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l04390">4390</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getRegisterTypeForCallingConv() {#a9ff4217411d6a24d497a1a0d504a86c8}

<MemberDefinition
  prototype={<>MVT SITargetLowering::getRegisterTypeForCallingConv (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Certain combinations of ABIs, Targets and features require that types are legal for some operations and not for other operations.

For MIPS all vector types must be passed through the integer register set.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00036">36</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01043">1043</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getRoundingControlRegisters() {#a4b2d1e642085f9241692d89c1e96645b}

<MemberDefinition
  prototype={<>ArrayRef&lt; MCPhysReg &gt; SITargetLowering::getRoundingControlRegisters () const</>}
  labels = {["virtual"]}>
Returns a 0 terminated array of rounding control registers that can be attached into strict FP call.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00295">295</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01004">1004</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getScalarShiftAmountTy() {#a18e930a4e536fe7e799347150a853b4a}

<MemberDefinition
  prototype={<>MVT SITargetLowering::getScalarShiftAmountTy (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL, <a href="/docs/api/structs/llvm/evt">EVT</a>) const</>}
  labels = {["virtual"]}>
Return the type to use for a scalar shift opcode, given the shifted amount type.

Targets should return a legal type if the input type is legal. Targets can return a type that is too small if the input type is illegal.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00457">457</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l05686">5686</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getSetCCResultType() {#a1f4f77bf289589785c34e8eebc274dd6}

<MemberDefinition
  prototype={<>EVT SITargetLowering::getSetCCResultType (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL, <a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Return the <a href="/docs/api/namespaces/llvm/#ad18871060ac1b051c7322cc6ad71e11c">ValueType</a> of the result of SETCC operations.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00455">455</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l05678">5678</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getSubtarget() {#a24ad06f18143b455e48074549d2e7e3e}

<MemberDefinition
  prototype={<>const GCNSubtarget &#42; SITargetLowering::getSubtarget () const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00293">293</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01002">1002</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getTargetMMOFlags() {#a5610b8812961eac7e5b5a136df404a85}

<MemberDefinition
  prototype={<>MachineMemOperand::Flags SITargetLowering::getTargetMMOFlags (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instruction">Instruction</a> &amp; I) const</>}
  labels = {["virtual"]}>
This callback is used to inspect load/store instructions and add target-specific <a href="/docs/api/classes/llvm/machinememoperand">MachineMemOperand</a> flags to them.

The default implementation does nothing.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00611">611</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l17137">17137</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getTgtMemIntrinsic() {#ae2b19bc21d3201e045841292463888ba}

<MemberDefinition
  prototype={<>bool SITargetLowering::getTgtMemIntrinsic (<a href="/docs/api/structs/llvm/targetloweringbase/intrinsicinfo">IntrinsicInfo</a> &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callinst">CallInst</a> &amp;, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;, unsigned) const</>}
  labels = {["virtual"]}>
Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (touches memory).

If this is the case, it returns true and store the intrinsic information into the <a href="/docs/api/structs/llvm/targetloweringbase/intrinsicinfo">IntrinsicInfo</a> that was passed to the function.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00311">311</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01211">1211</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getVectorTypeBreakdownForCallingConv() {#af37fa82c85e811c7ed496ebcbacf99c8}

<MemberDefinition
  prototype={<>unsigned SITargetLowering::getVectorTypeBreakdownForCallingConv (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/structs/llvm/evt">EVT</a> &amp; IntermediateVT, unsigned &amp; NumIntermediates, <a href="/docs/api/classes/llvm/mvt">MVT</a> &amp; RegisterVT) const</>}
  labels = {["virtual"]}>
Certain targets such as MIPS require that some types such as vectors are always broken down into scalars in some contexts.

This occurs even if the vector type is legal.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00043">43</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01098">1098</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### hasMemSDNodeUser() {#a8f7c0e181f6da8ad09295aaaa2445880}

<MemberDefinition
  prototype={<>bool SITargetLowering::hasMemSDNodeUser (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00524">524</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l17108">17108</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### initializeSplitCSR() {#ad89bcbe8a00a57884989de6adbc13ed8}

<MemberDefinition
  prototype={<>void SITargetLowering::initializeSplitCSR (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; Entry) const</>}
  labels = {["virtual"]}>
Perform necessary initialization to handle a subset of CSRs explicitly via copies.

This function is called at the beginning of instruction selection.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00382">382</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l02783">2783</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### insertCopiesSplitCSR() {#a1dfc6019f3ac9b3b50bfc020a60baf7c}

<MemberDefinition
  prototype={<>void SITargetLowering::insertCopiesSplitCSR (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; Entry, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; &gt; &amp; Exits) const</>}
  labels = {["virtual"]}>
Insert explicit copies in entry and exit blocks.

We copy a subset of CSRs to virtual registers in the entry block, and copy them back to physical registers in the exit blocks. This function is called at the end of instruction selection.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00383">383</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l02785">2785</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isCanonicalized() {#a2f6b98def08062ba093a93bd2ca06ffe}

<MemberDefinition
  prototype={<>bool SITargetLowering::isCanonicalized (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, unsigned MaxDepth=5) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00532">532</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l12945">12945</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isCanonicalized() {#aa7f714d0bdade75514375f4730cadf0e}

<MemberDefinition
  prototype={<>bool SITargetLowering::isCanonicalized (<a href="/docs/api/classes/llvm/register">Register</a> Reg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, unsigned MaxDepth=5) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00534">534</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l13145">13145</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isEligibleForTailCallOptimization() {#a9330a86a613cf892ee5c7f515713f200}

<MemberDefinition
  prototype={<>bool SITargetLowering::isEligibleForTailCallOptimization (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Callee, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CalleeCC, bool isVarArg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/outputarg">ISD::OutputArg</a> &gt; &amp; Outs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; OutVals, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp; Ins, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00420">420</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l03552">3552</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isExtractSubvectorCheap() {#ac66796ec8f3041472da1e74761e97988}

<MemberDefinition
  prototype={<>bool SITargetLowering::isExtractSubvectorCheap (<a href="/docs/api/structs/llvm/evt">EVT</a> ResVT, <a href="/docs/api/structs/llvm/evt">EVT</a> SrcVT, unsigned Index) const</>}
  labels = {["virtual"]}>
Return true if EXTRACT&#95;SUBVECTOR is cheap for extracting this result type from this source type with this index.

This is needed because EXTRACT&#95;SUBVECTOR usually has custom lowering that depends on the index of the first element, and only the target knows which lowering is cheap.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00367">367</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01959">1959</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isExtractVecEltCheap() {#abc42cb694d5b2c6b2b7daf8f2cb4411e}

<MemberDefinition
  prototype={<>bool SITargetLowering::isExtractVecEltCheap (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, unsigned Index) const</>}
  labels = {["virtual"]}>
Return true if extraction of a scalar element from the given vector type at the given index is cheap.

For example, if scalar operations occur on the same register file as vector operations, then an extract element may be a sub-register rename rather than an actual instruction.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00369">369</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01968">1968</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isFMADLegal() {#a107b140628d17693305f07c5a1590a14}

<MemberDefinition
  prototype={<>bool SITargetLowering::isFMADLegal (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N) const</>}
  labels = {["virtual"]}>
Returns true if be combined with to form an <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a2415bea72c995bb9cf9f85bbbf90bcd7">ISD::FMAD</a>.

<code>N</code> may be an <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>, <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">ISD::FSUB</a>, or an <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a> which will be distributed into an fadd/fsub.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00465">465</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l05801">5801</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isFMADLegal() {#ad2bbb6e8b0684279b2124a9f23183fef}

<MemberDefinition
  prototype={<>bool SITargetLowering::isFMADLegal (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/llt">LLT</a> Ty) const</>}
  labels = {["virtual"]}>
Returns true if <code>MI</code> can be combined with another instruction to form TargetOpcode::G&#95;FMAD.

<code>N</code> may be an TargetOpcode::G&#95;FADD, TargetOpcode::G&#95;FSUB, or an TargetOpcode::G&#95;FMUL which will be distributed into an fadd/fsub.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00466">466</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l05788">5788</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isFMAFasterThanFMulAndFAdd() {#a09d003869fdbb4295da2fe546c17a9ab}

<MemberDefinition
  prototype={<>bool SITargetLowering::isFMAFasterThanFMulAndFAdd (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/structs/llvm/evt">EVT</a>) const</>}
  labels = {["virtual"]}>
Return true if an FMA operation is faster than a pair of fmul and fadd instructions.

fmuladd intrinsics will be expanded to FMAs when this method returns true, otherwise fmuladd is expanded to fmul + fadd.

NOTE: This may be called before legalization on types for which FMAs are not legal, but should return true if those types will eventually legalize to types that support FMAs. After legalization, it will only be called on types that support FMAs (via Legal or Custom actions)

Targets that care about soft float support should return false when soft float code is being generated (i.e. use-soft-float).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00460">460</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l05713">5713</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isFMAFasterThanFMulAndFAdd() {#a1838cef569fee9cf03689da168313ced}

<MemberDefinition
  prototype={<>bool SITargetLowering::isFMAFasterThanFMulAndFAdd (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/llt">LLT</a>) const</>}
  labels = {["virtual"]}>
Return true if an FMA operation is faster than a pair of fmul and fadd instructions.

fmuladd intrinsics will be expanded to FMAs when this method returns true, otherwise fmuladd is expanded to fmul + fadd.

NOTE: This may be called before legalization on types for which FMAs are not legal, but should return true if those types will eventually legalize to types that support FMAs. After legalization, it will only be called on types that support FMAs (via Legal or Custom actions)

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00462">462</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l05743">5743</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isFMAFasterThanFMulAndFAdd() {#a049b3701010cdb5ffd40bf0f7a0eb0a8}

<MemberDefinition
  prototype={<>bool SITargetLowering::isFMAFasterThanFMulAndFAdd (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/function">Function</a> &amp; F, <a href="/docs/api/classes/llvm/type">Type</a> &#42;) const</>}
  labels = {["virtual"]}>
IR version.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00464">464</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l05761">5761</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isFPExtFoldable() {#a9f70fef2f29624d157355066a70fccb0}

<MemberDefinition
  prototype={<>bool SITargetLowering::isFPExtFoldable (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned Opcode, <a href="/docs/api/structs/llvm/evt">EVT</a> DestVT, <a href="/docs/api/structs/llvm/evt">EVT</a> SrcVT) const</>}
  labels = {["virtual"]}>
Return true if an fpext operation input to an <code>Opcode</code> operation is free (for instance, because half-precision floating-point numbers are implicitly extended to float-precision) for an FMA instruction.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00297">297</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01017">1017</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isFPExtFoldable() {#a85287e14b9ed04197180e41b3bafcb24}

<MemberDefinition
  prototype={<>bool SITargetLowering::isFPExtFoldable (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned Opcode, <a href="/docs/api/classes/llvm/llt">LLT</a> DestTy, <a href="/docs/api/classes/llvm/llt">LLT</a> SrcTy) const</>}
  labels = {["virtual"]}>
Return true if an fpext operation input to an <code>Opcode</code> operation is free (for instance, because half-precision floating-point numbers are implicitly extended to float-precision) for an FMA instruction.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00300">300</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01027">1027</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isFreeAddrSpaceCast() {#acef45b06cdaf4ceb36c30d6de6e0ad16}

<MemberDefinition
  prototype="bool SITargetLowering::isFreeAddrSpaceCast (unsigned SrcAS, unsigned DestAS) const"
  labels = {["virtual"]}>
Returns true if a cast from SrcAS to DestAS is &quot;cheap&quot;, such that e.g.

we are happy to sink it into basic blocks. A cast may be free, but not necessarily a no-op. e.g. a free truncate from a 64-bit to 32-bit pointer.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00359">359</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01933">1933</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isKnownNeverNaNForTargetNode() {#a9cda63f2c6c5963fb7d30f17c31449b2}

<MemberDefinition
  prototype={<>bool SITargetLowering::isKnownNeverNaNForTargetNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool SNaN=false, unsigned Depth=0) const</>}
  labels = {["virtual"]}>
If <code>SNaN</code> is false,.

<SectionUser title="Returns">
true if <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> is known to never be any NaN. If <code>sNaN</code> is true, returns if <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> is known to never be a signaling NaN.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00546">546</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l16601">16601</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isLegalAddressingMode() {#a6d3e878a08fe1d62c3aad96a158d1a94}

<MemberDefinition
  prototype={<>bool SITargetLowering::isLegalAddressingMode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetloweringbase/addrmode">AddrMode</a> &amp; AM, <a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty, unsigned AddrSpace, <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42; I=nullptr) const</>}
  labels = {["virtual"]}>
Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type.

isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type.

The type may be VoidTy, in which case only return true if the addressing mode is legal for a load/store of any legal type. TODO: Handle pre/postinc as well.

If the address space cannot be determined, it will be -1.

TODO: Remove default argument

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00325">325</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01614">1614</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isLegalFlatAddressingMode() {#a94fdd48878bedb4f53de2f18efcf640f}

<MemberDefinition
  prototype={<>bool SITargetLowering::isLegalFlatAddressingMode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetloweringbase/addrmode">AddrMode</a> &amp; AM, unsigned AddrSpace) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00323">323</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01540">1540</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isLegalGlobalAddressingMode() {#a59cbd71d104e6dd12907e781dfe51b33}

<MemberDefinition
  prototype={<>bool SITargetLowering::isLegalGlobalAddressingMode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetloweringbase/addrmode">AddrMode</a> &amp; AM) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00324">324</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01558">1558</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isMemOpHasNoClobberedMemOperand() {#a934e0e0b94737441bea75fc4babf0021}

<MemberDefinition
  prototype={<>bool SITargetLowering::isMemOpHasNoClobberedMemOperand (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00355">355</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01923">1923</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isOffsetFoldingLegal() {#a0009b65fffe67f99ae742be1f7aaa6fa}

<MemberDefinition
  prototype={<>bool SITargetLowering::isOffsetFoldingLegal (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/globaladdresssdnode">GlobalAddressSDNode</a> &#42; GA) const</>}
  labels = {["virtual"]}>
Return true if folding a constant offset with the given GlobalAddress is legal.

It is frequently not legal in PIC relocation models.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00373">373</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07816">7816</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isProfitableToHoist() {#adfeafe69289d62b3269dd29ba8e88038}

<MemberDefinition
  prototype={<>bool SITargetLowering::isProfitableToHoist (<a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42; I) const</>}
  labels = {["virtual"]}>
<a href="/docs/api/namespaces/llvm/check">Check</a> if it is profitable to hoist instruction in then/else to if.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00544">544</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l17173">17173</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isReassocProfitable() {#a45cd7009ba8bafa53767589f88b53994}

<MemberDefinition
  prototype={<>bool SITargetLowering::isReassocProfitable (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N0, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N1) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00526">526</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l17118">17118</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isReassocProfitable() {#a63a89748cc5ed5cb818ace569c162dcc}

<MemberDefinition
  prototype={<>bool SITargetLowering::isReassocProfitable (<a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/register">Register</a> N0, <a href="/docs/api/classes/llvm/register">Register</a> N1) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00529">529</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l17131">17131</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isSDNodeSourceOfDivergence() {#a9226f8a6386f03bffa9a98d07b2ed582}

<MemberDefinition
  prototype={<>bool SITargetLowering::isSDNodeSourceOfDivergence (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/functionloweringinfo">FunctionLoweringInfo</a> &#42; FLI, <a href="/docs/api/namespaces/llvm/#a00a2f5a62b5d5d5b6b0e143c4d30041f">UniformityInfo</a> &#42; UA) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00521">521</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l16514">16514</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isShuffleMaskLegal() {#a648ed5c911362027600889278b0525aa}

<MemberDefinition
  prototype={<>bool SITargetLowering::isShuffleMaskLegal (<a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; int &gt;, <a href="/docs/api/structs/llvm/evt">EVT</a>) const</>}
  labels = {["virtual"]}>
Targets can use this to indicate that they only support <em>some</em> VECTOR&#95;SHUFFLE operations, those with specific masks.

By default, if a target supports the VECTOR&#95;SHUFFLE node, all mask values are assumed to be legal.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00303">303</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01037">1037</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isTypeDesirableForOp() {#a00c85693fe30c4ddff7e08b2d84ca7df}

<MemberDefinition
  prototype={<>bool SITargetLowering::isTypeDesirableForOp (unsigned, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Return true if the target has native support for the specified value type and it is &#39;desirable&#39; to use the type for the given node type.

e.g. On x86 i16 is legal, but undesirable since i16 instruction encodings are longer and some i16 instructions are slow.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00371">371</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01975">1975</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### legalizeTargetIndependentNode() {#a203e9048ad3087cf61713d0d307a246c}

<MemberDefinition
  prototype={<>SDNode &#42; SITargetLowering::legalizeTargetIndependentNode (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Legalize target independent instructions (e.g.

INSERT&#95;SUBREG) with frame index operands. LLVM assumes that inputs are to these instructions are registers.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00481">481</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l15524">15524</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerAsmOperandForConstraint() {#a6bb4374ad909cee64af61c8e6859fc8f}

<MemberDefinition
  prototype={<>void SITargetLowering::LowerAsmOperandForConstraint (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint, std::vector&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; Ops, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
Lower the specified operand into the Ops vector.

If it is invalid, don&#39;t add anything to Ops.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00491">491</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l16062">16062</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerCall() {#a19163d10ff2d0dcede586ea892c7c920}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerCall (<a href="/docs/api/structs/llvm/targetlowering/callloweringinfo">CallLoweringInfo</a> &amp;, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;) const</>}
  labels = {["virtual"]}>
This hook must be implemented to lower calls into the specified DAG.

The outgoing arguments to the call are described by the Outs array, and the values to be returned by the call are described by the Ins array. The implementation should fill in the InVals array with legal-type return values from the call, and return the resulting token chain value.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00426">426</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l03659">3659</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerCallResult() {#a9696c62f9eeb556df764837c92b560df}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerCallResult (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> InGlue, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, bool isVarArg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp; Ins, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; InVals, bool isThisReturn, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> ThisVal) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00411">411</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l03291">3291</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerDYNAMIC&#95;STACKALLOC() {#abcceb75e0f115b68f1a484fd93b19f07}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerDYNAMIC&#95;STACKALLOC (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00429">429</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l04048">4048</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerFormalArguments() {#a9854eddb8a07891be9aa4af0da56f198}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerFormalArguments (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>, bool, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;) const</>}
  labels = {["virtual"]}>
This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG.

The implementation should fill in the InVals array with legal-type argument values, and return the resulting token chain value.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00387">387</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l02820">2820</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerFP&#95;EXTEND() {#a22aeb0a2fa8f9d75380e4a0df63afead}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerFP&#95;EXTEND (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00435">435</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l04305">4305</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerGET&#95;FPENV() {#a34b035d1264276b6ee01ef09e48d011d}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerGET&#95;FPENV (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00436">436</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l04324">4324</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerGET&#95;ROUNDING() {#a0b62283069271c1e4ad54b5ab6223113}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerGET&#95;ROUNDING (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00431">431</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l04131">4131</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerIdempotentRMWIntoFencedLoad() {#a818d0dbc281d144e0f02a0a75c7af1ee}

<MemberDefinition
  prototype={<>LoadInst &#42; SITargetLowering::lowerIdempotentRMWIntoFencedLoad (<a href="/docs/api/classes/llvm/atomicrmwinst">AtomicRMWInst</a> &#42; RMWI) const</>}
  labels = {["virtual"]}>
On some platforms, an AtomicRMW that never actually modifies the value (such as fetch&#95;add of 0) can be turned into a fence followed by an atomic load.

This may sound useless, but it makes it possible for the processor to keep the cacheline shared, dramatically improving performance. And such idempotent RMWs are useful for implementing some kinds of locks, see for example (justification + benchmarks): <a href="http://www.hpl.hp.com/techreports/2012/HPL-2012-68.pdf">http://www.hpl.hp.com/techreports/2012/HPL-2012-68.pdf</a> This method tries doing that transformation, returning the atomic load if it succeeds, and nullptr otherwise. If shouldExpandAtomicLoadInIR returns true on that load, it will undergo another round of expansion.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00561">561</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l17419">17419</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerOperation() {#aae668edf01c895691c170a07a7a15a6b}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerOperation (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
This callback is invoked for operations that are unsupported by the target, which are registered to use &#39;custom&#39; lowering, and whose defined values are all legal.

If the target has no operations that require custom lowering, it need not implement this. The default implementation of this aborts.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00471">471</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l05895">5895</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerPREFETCH() {#ac9fd43d241b943a864b302cdf17ae487}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerPREFETCH (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00434">434</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l04287">4287</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerReturn() {#a4ce28f633cfe7a89369965cd9792e8fb}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerReturn (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>, bool, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/outputarg">ISD::OutputArg</a> &gt; &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;) const</>}
  labels = {["virtual"]}>
This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG.

The implementation should return the resulting token chain value.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00398">398</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l03197">3197</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerSET&#95;FPENV() {#a7387e877ec0d6ac4d16421a2188a851f}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerSET&#95;FPENV (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00437">437</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l04354">4354</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerSET&#95;ROUNDING() {#a7e14f814ee1df3b4559181a7284b0918}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerSET&#95;ROUNDING (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00432">432</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l04202">4202</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerSTACKSAVE() {#a449efdf215e2d45d6cfa6544537027fa}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerSTACKSAVE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00430">430</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l04114">4114</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### mayBeEmittedAsTailCall() {#aac7a5fd4d172200a005d5e17839ba5d0}

<MemberDefinition
  prototype={<>bool SITargetLowering::mayBeEmittedAsTailCall (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callinst">CallInst</a> &#42;) const</>}
  labels = {["virtual"]}>
Return true if the target may be able emit the call instruction as a tail call.

This is used by optimization passes to determine if it&#39;s profitable to duplicate return instructions to enable tailcall optimization.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00418">418</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l03648">3648</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### passSpecialInputs() {#aae4a4706a2a2568c38bd04b1354eafb4}

<MemberDefinition
  prototype={<>void SITargetLowering::passSpecialInputs (<a href="/docs/api/structs/llvm/targetlowering/callloweringinfo">CallLoweringInfo</a> &amp; CLI, <a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp; CCInfo, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/simachinefunctioninfo">SIMachineFunctionInfo</a> &amp; Info, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; std::pair&lt; unsigned, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &gt; &amp; RegsToPass, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; MemOpChains, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00403">403</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l03349">3349</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### PerformDAGCombine() {#a9930ac25c4e4a7ff566e6301bade01e7}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::PerformDAGCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}
  labels = {["virtual"]}>
This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for.

The semantics are as follows: Return <a href="/docs/api/classes/llvm/value">Value</a>: SDValue.Val == 0 - No change was made SDValue.Val == N - N was replaced, is dead, and is already handled. otherwise - N should be replaced by the returned Operand.

In addition, methods provided by <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> may be used to perform more complex transformations.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00475">475</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l15158">15158</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### PostISelFolding() {#a00eceab7a08d0acc74a729ebd9660475}

<MemberDefinition
  prototype={<>SDNode &#42; SITargetLowering::PostISelFolding (<a href="/docs/api/classes/llvm/machinesdnode">MachineSDNode</a> &#42; Node, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
Fold the instructions after selecting them.

Returns null if users were already updated.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00476">476</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l15569">15569</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### ReplaceNodeResults() {#a697277613cca131c099969ca5d421041}

<MemberDefinition
  prototype={<>void SITargetLowering::ReplaceNodeResults (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;) const</>}
  labels = {["virtual"]}>
This callback is invoked when a node result type is illegal for the target, and the operation was registered to use &#39;custom&#39; lowering for that result type.

The target places new result values for the node in Results (their number and types must exactly match those of the original return values of the node), or leaves Results empty, which indicates that the node is not to be custom lowered after all.

If the target has no operations that require custom lowering, it need not implement this. The default implementation aborts.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00472">472</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l06447">6447</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### requiresUniformRegister() {#a10799c8833054017c6ab052c8b9c1aa2}

<MemberDefinition
  prototype={<>bool SITargetLowering::requiresUniformRegister (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/value">Value</a> &#42;) const</>}
  labels = {["virtual"]}>
Allows target to decide about the register class of the specific value that is live outside the defining block.

Returns true if the value needs uniform register class.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00565">565</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l17079">17079</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### shouldConvertConstantLoadToIntImm() {#a5a494b64d5fe298962bb42fc2ac098f0}

<MemberDefinition
  prototype={<>bool SITargetLowering::shouldConvertConstantLoadToIntImm (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; Imm, <a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty) const</>}
  labels = {["virtual"]}>
Return true if it is beneficial to convert a load of a constant to just the constant itself.

On some targets it might be more efficient to use a combination of arithmetic instructions to materialize the constant instead of loading it from a constant pool.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00364">364</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01953">1953</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### shouldEmitFixup() {#a88e01d7fa3f418c441946a2200eb12c0}

<MemberDefinition
  prototype={<>bool SITargetLowering::shouldEmitFixup (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/globalvalue">GlobalValue</a> &#42; GV) const</>}>

<SectionUser title="Returns">
True if fixup needs to be emitted for given global value <code>GV</code>, false otherwise.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00239">239</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l06663">6663</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### shouldEmitGOTReloc() {#a27bb49c3656188aff4e75ebc6d4147d5}

<MemberDefinition
  prototype={<>bool SITargetLowering::shouldEmitGOTReloc (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/globalvalue">GlobalValue</a> &#42; GV) const</>}>

<SectionUser title="Returns">
True if GOT relocation needs to be emitted for given global value <code>GV</code>, false otherwise.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00243">243</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l06670">6670</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### shouldEmitPCReloc() {#acf18fd06c03bc65cbbf30fe2dc9201e0}

<MemberDefinition
  prototype={<>bool SITargetLowering::shouldEmitPCReloc (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/globalvalue">GlobalValue</a> &#42; GV) const</>}>

<SectionUser title="Returns">
True if PC-relative relocation needs to be emitted for given global value <code>GV</code>, false otherwise.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00247">247</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l06681">6681</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandAtomicCmpXchgInIR() {#a9e745a45e9d5aa38916ad1fabf333403}

<MemberDefinition
  prototype={<>TargetLowering::AtomicExpansionKind SITargetLowering::shouldExpandAtomicCmpXchgInIR (<a href="/docs/api/classes/llvm/atomiccmpxchginst">AtomicCmpXchgInst</a> &#42; AI) const</>}
  labels = {["virtual"]}>
Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00554">554</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l16992">16992</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandAtomicLoadInIR() {#a6027e99a9e19921f271d143258be3545}

<MemberDefinition
  prototype={<>TargetLowering::AtomicExpansionKind SITargetLowering::shouldExpandAtomicLoadInIR (<a href="/docs/api/classes/llvm/loadinst">LoadInst</a> &#42; LI) const</>}
  labels = {["virtual"]}>
Returns how the given (atomic) load should be expanded by the IR-level AtomicExpand pass.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00551">551</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l16978">16978</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandAtomicRMWInIR() {#a874edeab85418837bb65d4d2ec4c5d0b}

<MemberDefinition
  prototype={<>TargetLowering::AtomicExpansionKind SITargetLowering::shouldExpandAtomicRMWInIR (<a href="/docs/api/classes/llvm/atomicrmwinst">AtomicRMWInst</a> &#42; RMW) const</>}
  labels = {["virtual"]}>
Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.

Default is to never expand.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00550">550</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l16750">16750</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandAtomicStoreInIR() {#a10a3e6ffe8bc2c524dfc9e4bdd5f230f}

<MemberDefinition
  prototype={<>TargetLowering::AtomicExpansionKind SITargetLowering::shouldExpandAtomicStoreInIR (<a href="/docs/api/classes/llvm/storeinst">StoreInst</a> &#42; SI) const</>}
  labels = {["virtual"]}>
Returns how the given (atomic) store should be expanded by the IR-level AtomicExpand pass into.

For instance <a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84a8098b34f582537833b36b58273c3545b">AtomicExpansionKind::Expand</a> will try to use an atomicrmw xchg.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00552">552</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l16985">16985</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandVectorDynExt() {#a8272c4da36b8d295addf73f56c548155}

<MemberDefinition
  prototype={<>bool SITargetLowering::shouldExpandVectorDynExt (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00259">259</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l13703">13703</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### shouldUseLDSConstAddress() {#ab870ac74feb45bb48a75027da41c0784}

<MemberDefinition
  prototype={<>bool SITargetLowering::shouldUseLDSConstAddress (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/globalvalue">GlobalValue</a> &#42; GV) const</>}>

<SectionUser title="Returns">
true if this should use a literal constant for an LDS address, and not emit a relocation for an LDS global.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00251">251</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l06685">6685</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### splitBinaryVectorOp() {#ae3363282d3c0d2a20c9cef755f5ef2ba}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::splitBinaryVectorOp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00469">469</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l05843">5843</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### splitKillBlock() {#a8b55d1aa92c4d9f17904aa2c9d7c79a3}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; SITargetLowering::splitKillBlock (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; BB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00442">442</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l04438">4438</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### splitTernaryVectorOp() {#a01001268634e40bee4795018346e91b4}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::splitTernaryVectorOp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00470">470</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l05865">5865</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### splitUnaryVectorOp() {#a340ad7483a3a62499003a7042f47dd24}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::splitUnaryVectorOp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00468">468</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l05823">5823</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### supportSplitCSR() {#abc385634c5cb053216d49b31696b2e6a}

<MemberDefinition
  prototype={<>bool SITargetLowering::supportSplitCSR (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &#42; MF) const</>}
  labels = {["virtual"]}>
Return true if the target supports that a subset of CSRs for the given machine function is handled explicitly via copies.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00381">381</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l02778">2778</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### wrapAddr64Rsrc() {#a085fd28c023f589357d388359f526de7}

<MemberDefinition
  prototype={<>MachineSDNode &#42; SITargetLowering::wrapAddr64Rsrc (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Ptr) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00483">483</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l15832">15832</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Functions

### adjustLoadValueType() {#af0b4981bae64743453ac9d839b356866}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::adjustLoadValueType (unsigned Opcode, <a href="/docs/api/classes/llvm/memsdnode">MemSDNode</a> &#42; M, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; Ops, bool IsIntrinsic=false) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00119">119</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l06074">6074</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### adjustWritemask() {#a018e2527df5f83e2697eb823e0de5cb1}

<MemberDefinition
  prototype={<>SDNode &#42; SITargetLowering::adjustWritemask (<a href="/docs/api/classes/llvm/machinesdnode">MachineSDNode</a> &#42;&amp; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Adjust the writemask of MIMG, VIMAGE or VSAMPLE instructions.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00173">173</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l15332">15332</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### bufferRsrcPtrToVector() {#a9c21ed105404584835ec35a3e3344a99}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::bufferRsrcPtrToVector (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> MaybePointer, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00273">273</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l10389">10389</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### convertArgType() {#aa1e7467765e4b67c4cde7bbb3db961ee}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::convertArgType (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/structs/llvm/evt">EVT</a> MemVT, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; SL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val, bool Signed, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &#42; Arg=nullptr) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00142">142</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l02036">2036</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### foldAddSub64WithZeroLowBitsTo32() {#af732fee08c949cbbf4ed846045e787c1}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::foldAddSub64WithZeroLowBitsTo32 (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00216">216</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l14160">14160</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getCanonicalConstantFP() {#a1031f3fa0d98466463ab2746f15a04b2}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::getCanonicalConstantFP (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; SL, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apfloat">APFloat</a> &amp; C) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00196">196</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l13262">13262</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getFPExtOrFPRound() {#a5ec674288558f013701a5a8f273d8865}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::getFPExtOrFPRound (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}>
Converts <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code>, which must be of floating point type, to the floating point type <code>VT</code>, by either extending or truncating it.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00137">137</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l06801">6801</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getFusedOpcode() {#ae7af629d3280b378fd9a6ed8759192e2}

<MemberDefinition
  prototype={<>unsigned SITargetLowering::getFusedOpcode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N0, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N1) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00213">213</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l13930">13930</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getImplicitArgPtr() {#afa92ab96d2b18764efb9fb9f3952fdbc}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::getImplicitArgPtr (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; SL) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00050">50</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l02018">2018</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getLDSKernelId() {#a35fb79c34ebdc5eb004b90438fbe2a96}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::getLDSKernelId (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; SL) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00051">51</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l02025">2025</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getMemIntrinsicNode() {#ae5fd667904f97ca25d25a984c1b8dab8}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::getMemIntrinsicNode (unsigned Opcode, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/structs/llvm/sdvtlist">SDVTList</a> VTList, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; Ops, <a href="/docs/api/structs/llvm/evt">EVT</a> MemVT, <a href="/docs/api/classes/llvm/machinememoperand">MachineMemOperand</a> &#42; MMO, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00128">128</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l09636">9636</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getPreloadedValue() {#ab62d350ceadcd213256a2a2a0af2b81e}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::getPreloadedValue (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/simachinefunctioninfo">SIMachineFunctionInfo</a> &amp; MFI, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/structs/llvm/amdgpufunctionarginfo/#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a> PVID) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00064">64</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l02157">2157</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### getSegmentAperture() {#aaeffb7f3318bc4b02de19ece54bc9563}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::getSegmentAperture (unsigned AS, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00156">156</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07209">7209</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### handleByteShortBufferLoads() {#af132c70dda84a7e36c5fc5dcb3dad295}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::handleByteShortBufferLoads (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/structs/llvm/evt">EVT</a> LoadVT, <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> DL, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; Ops, <a href="/docs/api/classes/llvm/machinememoperand">MachineMemOperand</a> &#42; MMO, bool IsTFE=false) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00280">280</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l10437">10437</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### handleByteShortBufferStores() {#a7326546a06c01b3c63438e2529551a7f}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::handleByteShortBufferStores (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/structs/llvm/evt">EVT</a> VDataType, <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> DL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Ops=[], <a href="/docs/api/classes/llvm/memsdnode">MemSDNode</a> &#42; M) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00286">286</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l10475">10475</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### handleD16VData() {#ae336eb8b478ed2d028a34f795e0d5546}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::handleD16VData (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> VData, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool ImageStore=false) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00132">132</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l09685">9685</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isCFIntrinsic() {#a7cf67b081e92a5fd61d90bfb2efafeb9}

<MemberDefinition
  prototype={<>unsigned SITargetLowering::isCFIntrinsic (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Intr) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00234">234</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l06642">6642</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### isLegalMUBUFAddressingMode() {#a10f29d4d64dc1cdb2eded28c307753f9}

<MemberDefinition
  prototype={<>bool SITargetLowering::isLegalMUBUFAddressingMode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetloweringbase/addrmode">AddrMode</a> &amp; AM) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00232">232</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01578">1578</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### loadImplicitKernelArgument() {#a3e708118851ffa04046c8f2ebb1d1122}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::loadImplicitKernelArgument (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/mvt">MVT</a> VT, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/structs/llvm/align">Align</a> Alignment, <a href="/docs/api/classes/llvm/amdgputargetlowering/#aabb66ae6636b6dbd45c1b66dd9353821">ImplicitParameter</a> Param) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00057">57</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07126">7126</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerADDRSPACECAST() {#a3132b52e553628b8d91c88d452280014}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerADDRSPACECAST (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00159">159</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07294">7294</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerATOMIC&#95;CMP&#95;SWAP() {#af7cab79188825a212f09ccbf79130411}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerATOMIC&#95;CMP&#95;SWAP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00116">116</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l11530">11530</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerBRCOND() {#aa03bc376616928bd5716cf0bb01dc12c}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerBRCOND (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
This transforms the control flow intrinsics to get the branch destination as last parameter, also switches branch target with BR if the need arise.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00117">117</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l06695">6695</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerBUILD&#95;VECTOR() {#ae8953442cffadca5fdaa38abe1b9eba2}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerBUILD&#95;VECTOR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00165">165</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07765">7765</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerDEBUGTRAP() {#a3fca0c97a75935b6b205f44fefc6ebd5}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerDEBUGTRAP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00171">171</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07188">7188</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerEXTRACT&#95;VECTOR&#95;ELT() {#ae9cc9601382e1c91231a49064e93402b}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerEXTRACT&#95;VECTOR&#95;ELT (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00162">162</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07517">7517</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerFastUnsafeFDIV() {#a7ad4f1366213093ca11113c73397710f}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerFastUnsafeFDIV (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00103">103</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l10763">10763</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerFastUnsafeFDIV64() {#a6a6a3d42220355d6c505e4c824a83bae}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerFastUnsafeFDIV64 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00104">104</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l10816">10816</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerFDIV() {#a60d4a588f4d90c12706967d70bcb82bd}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerFDIV (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00109">109</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l11188">11188</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerFDIV&#95;FAST() {#ab4cc730c06d5fd4ab0ae3c59ccbc6b2f}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerFDIV&#95;FAST (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00105">105</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l10939">10939</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerFDIV16() {#a93d02d745973dc5e58cc76fe772cc615}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerFDIV16 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00106">106</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l10889">10889</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerFDIV32() {#af4cf48fa28c813b5fa7da2aebfe8aa07}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerFDIV32 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00107">107</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l10983">10983</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerFDIV64() {#aaed2545d79c981e8d0311fc1d66d48da}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerFDIV64 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00108">108</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l11119">11119</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerFFREXP() {#a2d39c2b16760c9cb7f2f882d3ab1349f}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerFFREXP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00110">110</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l11203">11203</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerFLDEXP() {#a5e6879060d1c4d82812e700970abdf7a}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerFLDEXP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00150">150</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l06877">6877</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerFMINIMUM&#95;FMAXIMUM() {#af46f93b0dd8354c6647d3cf3a837fcac}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerFMINIMUM&#95;FMAXIMUM (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00149">149</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l06849">6849</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerFMINNUM&#95;FMAXNUM() {#a7c7ea44a678535c93ff1458896748e9a}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerFMINNUM&#95;FMAXNUM (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00148">148</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l06829">6829</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerFP&#95;ROUND() {#a20c523fe6d400da17d60bfe7ad00ea37}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerFP&#95;ROUND (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Custom lowering for <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">ISD::FP&#95;ROUND</a> for MVT::f16.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00147">147</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l06809">6809</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerFSQRTF16() {#aa15c07a7cf59e9a7819861c7f03cf33b}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerFSQRTF16 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00113">113</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l11314">11314</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerFSQRTF32() {#a4e73001760a8189011d2244e52479b3a}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerFSQRTF32 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00114">114</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l11329">11329</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerFSQRTF64() {#af61910a79e51672d637c301d364d15ad}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerFSQRTF64 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00115">115</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l11419">11419</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerGlobalAddress() {#aa8675785fd4d7307aec132b108b02af5}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerGlobalAddress (<a href="/docs/api/classes/llvm/amdgpumachinefunction">AMDGPUMachineFunction</a> &#42; MFI, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00069">69</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07873">7873</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerImage() {#a9459a8d4972eaad50149da14336d219f}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerImage (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/amdgpu/imagedimintrinsicinfo">AMDGPU::ImageDimIntrinsicInfo</a> &#42; Intr, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool WithChain) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00073">73</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l08160">8160</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerImplicitZextParam() {#a5fda093f4a2622253d3fb8f4e5066d6d}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerImplicitZextParam (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/mvt">MVT</a> VT, unsigned Offset) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00071">71</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07961">7961</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerINSERT&#95;SUBVECTOR() {#a41ee7e67b754d5ed8d5fe78245285592}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerINSERT&#95;SUBVECTOR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00160">160</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07387">7387</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerINSERT&#95;VECTOR&#95;ELT() {#a53e8280aa8f4c73c499ea1619b136fab}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerINSERT&#95;VECTOR&#95;ELT (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00161">161</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07437">7437</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerINTRINSIC&#95;VOID() {#ad85c061912626312f481b56dcd285eb8}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerINTRINSIC&#95;VOID (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00089">89</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l09762">9762</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerINTRINSIC&#95;W&#95;CHAIN() {#adc431464dd360d356785f6488319e25b}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerINTRINSIC&#95;W&#95;CHAIN (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00088">88</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l09118">9118</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerINTRINSIC&#95;WO&#95;CHAIN() {#a6643251a83be6f40ba0903277195313e}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerINTRINSIC&#95;WO&#95;CHAIN (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00087">87</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l08669">8669</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerIntrinsicLoad() {#a1fcde395a31c636e81a6d2937fc06a96}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerIntrinsicLoad (<a href="/docs/api/classes/llvm/memsdnode">MemSDNode</a> &#42; M, bool IsFormat, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; Ops) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00123">123</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l06108">6108</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerKernargMemParameter() {#a95060e3d79643ab4a01f4d13871775b5}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerKernargMemParameter (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/structs/llvm/evt">EVT</a> MemVT, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; SL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, uint64&#95;t Offset, <a href="/docs/api/structs/llvm/align">Align</a> Alignment, bool Signed, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &#42; Arg=nullptr) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00052">52</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l02066">2066</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerKernArgParameterPtr() {#a0e5dc3570a17fce5bb84c97ba8fc9a2b}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerKernArgParameterPtr (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; SL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, uint64&#95;t Offset) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00048">48</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01994">1994</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerLOAD() {#af2d8db75ef2411313a18a85889c68135}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerLOAD (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00101">101</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l10588">10588</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerMUL() {#aa3f964b8d2befdc6fadee09d42ea0109}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerMUL (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00152">152</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l06998">6998</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerPointerAsRsrcIntrin() {#abdb294b9689d3fcdccba6ad4b724aba7}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerPointerAsRsrcIntrin (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00277">277</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l10400">10400</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerRawBufferAtomicIntrin() {#a2a7c4dd85d5efbceb1be4d1ea8ccd52c}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerRawBufferAtomicIntrin (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned NewOpcode) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00078">78</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l09062">9062</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerRETURNADDR() {#af476b106f701be935bdd4fe56a5aa530}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerRETURNADDR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00118">118</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l06776">6776</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerSBuffer() {#a8da3e5ed02bf9d534a1c8666262bdbc4}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerSBuffer (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> DL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Rsrc, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Offset, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> CachePolicy, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00075">75</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l08538">8538</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerSCALAR&#95;TO&#95;VECTOR() {#aedc3ea0e8158bfb6822f1e3d7b811aaf}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerSCALAR&#95;TO&#95;VECTOR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00164">164</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07749">7749</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerSELECT() {#a9a5c34602c2f46733c5cbb937d35161c}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerSELECT (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00102">102</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l10730">10730</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerStackParameter() {#adb4bcb27fd46dbaaecec049ec6ea35b8}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerStackParameter (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> &amp; VA, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; SL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &amp; Arg) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00061">61</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l02108">2108</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerSTORE() {#a5a6a3fc9e9136ec8052101455ec81c2c}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerSTORE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00111">111</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l11233">11233</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerStructBufferAtomicIntrin() {#ade8ace5d89a46d03da7cfe14e752e85b}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerStructBufferAtomicIntrin (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned NewOpcode) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00080">80</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l09091">9091</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerTRAP() {#a1957c638bdcf53e68efe729375e77362}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerTRAP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00167">167</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07110">7110</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerTrapEndpgm() {#a39a3d02749a4bb6376c53254b42ebbb0}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerTrapEndpgm (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00168">168</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07119">7119</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerTrapHsa() {#aa4c5f0fb35129089124c99f11cb21d89}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerTrapHsa (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00170">170</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07174">7174</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerTrapHsaQueuePtr() {#ad53574a964626de916147edcd90cb598}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerTrapHsaQueuePtr (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00169">169</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07138">7138</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### LowerTrig() {#a339bc802a225c2229f91fb6a467635ee}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::LowerTrig (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00112">112</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l11501">11501</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerVECTOR&#95;SHUFFLE() {#aedc9e6256cafaf8e4db2c020a5871bfa}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerVECTOR&#95;SHUFFLE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00163">163</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07630">7630</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerWaveID() {#a47860c2952c954e941a458fa07f76d31}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerWaveID (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00083">83</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l08633">8633</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerWorkitemID() {#a4f1492288fd39141eec851ff0667bf53}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerWorkitemID (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, unsigned Dim, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/argdescriptor">ArgDescriptor</a> &amp; ArgDesc) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00084">84</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l08644">8644</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerXMUL&#95;LOHI() {#aa8c0f07aecac93802e33594207795d06}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerXMUL&#95;LOHI (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00154">154</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07095">7095</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### lowerXMULO() {#a85c54d708b665cca2a55604044bc0667}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::lowerXMULO (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00153">153</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l07057">7057</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performAddCarrySubCarryCombine() {#ae93a3e6b6a83ad08bc675b000023c2be}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performAddCarrySubCarryCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00220">220</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l14706">14706</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performAddCombine() {#a7745e956bf29f8c8f2d6985442eabba3}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performAddCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00219">219</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l14453">14453</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performAndCombine() {#a71b411ed9366e3e1bb24ebfe7584365a}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performAndCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00190">190</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l11860">11860</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performClampCombine() {#a9b95ffb95713391d856e82c25e5dc5de}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performClampCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00229">229</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l15137">15137</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performClassCombine() {#a1cf21523461b798bcc9b1ec8bb669597}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performClassCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00195">195</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l12904">12904</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performCvtF32UByteNCombine() {#a5c23e09be195cb6fd4d8304df404095a}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performCvtF32UByteNCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00228">228</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l15083">15083</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performCvtPkRTZCombine() {#a6e3ed788b207138064b3907aeafdf8c8}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performCvtPkRTZCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00207">207</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l13653">13653</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performExtractVectorEltCombine() {#a287552622e40792ed6536f0c7e73eb1e}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performExtractVectorEltCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00208">208</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l13719">13719</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performFAddCombine() {#a86da5082ce46bf86747d2fe5a4033a94}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performFAddCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00222">222</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l14730">14730</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performFCanonicalizeCombine() {#a73fe98f889e0b8fc4be241c9843d03e3}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performFCanonicalizeCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00198">198</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l13303">13303</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performFCopySignCombine() {#a715f9eed8a85d5a6a26f855d831f78f7}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performFCopySignCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00177">177</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l11598">11598</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performFDivCombine() {#a0fbd13d4b2501ee9300cccdf6744f667}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performFDivCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00224">224</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l14819">14819</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performFMACombine() {#a34cd55c7233c4572d80ac4ac66ac249a}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performFMACombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00226">226</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l14914">14914</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performFMed3Combine() {#a1b1ce39911429236e2e527991afa79b9}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performFMed3Combine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00206">206</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l13609">13609</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performFMulCombine() {#afc6d54accae88adb7332638f386f9bcf}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performFMulCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00225">225</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l14854">14854</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performFPMed3ImmCombine() {#a70f004dd161d24f7d6457a86a2cdbf47}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performFPMed3ImmCombine (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; SL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op0, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op1) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00200">200</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l13447">13447</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performFPRoundCombine() {#a5a87ad2468b56b134aa876b914bdfe5f}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performFPRoundCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00210">210</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l13885">13885</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performFSubCombine() {#adbffc7a88ce614555c6c55e18b96fd97}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performFSubCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00223">223</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l14772">14772</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performInsertVectorEltCombine() {#afc3908a93a9e3ec519d889a904ba0ca1}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performInsertVectorEltCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00209">209</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l13838">13838</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performIntMed3ImmCombine() {#a3089e5733939d060ccb42403448f96c2}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performIntMed3ImmCombine (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; SL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Src, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> MinVal, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> MaxVal, bool Signed) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00202">202</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l13397">13397</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performMemSDNodeCombine() {#a0882f5a49ff3266ce7c67fffda5da3bc}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performMemSDNodeCombine (<a href="/docs/api/classes/llvm/memsdnode">MemSDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00184">184</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l11722">11722</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performMinMaxCombine() {#ac1aacd9b9b58bdcffa29aea5f1bc787e}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performMinMaxCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00205">205</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l13525">13525</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performOrCombine() {#a8c8c3694d679b379ba2961c27ea02599}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performOrCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00191">191</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l12628">12628</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performRcpCombine() {#aaf92720dd2b6ecf622e807f4b08a0afe}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performRcpCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00230">230</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l12919">12919</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performSetCCCombine() {#adadefcb4056fcb4d65ed02458cefa277}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performSetCCCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00227">227</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l14987">14987</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performSHLPtrCombine() {#a2ce20023bcac649e1185288d5c22e243}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performSHLPtrCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, unsigned AS, <a href="/docs/api/structs/llvm/evt">EVT</a> MemVT, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00179">179</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l11657">11657</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performSignExtendInRegCombine() {#a8a91fe2c3d51dfd85e5eb4502202308b}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performSignExtendInRegCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00194">194</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l12846">12846</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performSubCombine() {#ace602642d0d22ebbdb9831ccbc2dd41c}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performSubCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00221">221</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l14657">14657</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performUCharToFloatCombine() {#aecb9eba1e93f987d2a897b6ffddc9f3b}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performUCharToFloatCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00175">175</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l11564">11564</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performXorCombine() {#a40dd5e83b120af5cab33b0ccbd779d39}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performXorCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00192">192</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l12786">12786</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### performZeroExtendCombine() {#a0cae94990231aa177267f14fc213f31b}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::performZeroExtendCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00193">193</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l12828">12828</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### promoteUniformOpToI32() {#ad7b0a88f138df0af7420cad77709a0da}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::promoteUniformOpToI32 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00151">151</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l06941">6941</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### reassociateScalarOps() {#a4d9c9c8bbd4d9dccfe45812b0801bb4a}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::reassociateScalarOps (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00212">212</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l13957">13957</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### setBufferOffsets() {#a9047e4b5ff70a375f9845f67b4fa9575}

<MemberDefinition
  prototype={<>void SITargetLowering::setBufferOffsets (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> CombinedOffset, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &#42; Offsets, <a href="/docs/api/structs/llvm/align">Align</a> Alignment=<a href="/docs/api/structs/llvm/align">Align</a>(4)) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00265">265</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l10351">10351</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### splitBinaryBitConstantOp() {#a05175a556e6734a86424adaf36451089}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::splitBinaryBitConstantOp (<a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; SL, unsigned Opc, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LHS, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/constantsdnode">ConstantSDNode</a> &#42; CRHS) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00186">186</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l11756">11756</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### splitBufferOffsets() {#acaf625c4506ec96d5b1f23e87f2c231e}

<MemberDefinition
  prototype={<>std::pair&lt; SDValue, SDValue &gt; SITargetLowering::splitBufferOffsets (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Offset, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00097">97</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l10301">10301</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### tryFoldToMad64&#95;32() {#a210b65734b12710e1561c2a58d9b8f46}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::tryFoldToMad64&#95;32 (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00215">215</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l14039">14039</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### widenLoad() {#a79ec7c699ba6aaaccd5a86461b717b78}

<MemberDefinition
  prototype={<>SDValue SITargetLowering::widenLoad (<a href="/docs/api/classes/llvm/loadsdnode">LoadSDNode</a> &#42; Ld, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00100">100</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l10512">10512</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### Subtarget {#a06e742c1e9cfa5a4f0aedfebd9aa71e5}

<MemberDefinition
  prototype={<>const GCNSubtarget&#42; llvm::SITargetLowering::Subtarget</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00033">33</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Static Functions

### isNonGlobalAddrSpace() {#aa65cb92172e37cf2235553f5b44837fe}

<MemberDefinition
  prototype="bool SITargetLowering::isNonGlobalAddrSpace (unsigned AS)"
  labels = {["static"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00357">357</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l01928">1928</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandVectorDynExt() {#ab66c345f7d68f001148fb82dd13b28cd}

<MemberDefinition
  prototype={<>bool SITargetLowering::shouldExpandVectorDynExt (unsigned EltSize, unsigned NumElem, bool IsDivergentIdx, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a> &#42; Subtarget)</>}
  labels = {["static"]}>
<a href="/docs/api/namespaces/llvm/check">Check</a> if EXTRACT&#95;VECTOR&#95;ELT/INSERT&#95;VECTOR&#95;ELT (&lt;n x e&gt;, var-idx) should be expanded into a set of cmp/select instructions.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h/#l00255">255</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp/#l13664">13664</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following files:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-cpp">SIISelLowering.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siisellowering-h">SIISelLowering.h</a></li>
</ul>

</DoxygenPage>
