# FPGA Image Processing Pipeline

This project implements an image processing pipeline on FPGA using Verilog HDL on Vaaman FPGA Board

## Current Scope
- Hex file based image input
- Pixel-level operations:
  - Brightness control
  - Saturation control
- Display output exploration:
  - FPGA → SoC → display

## Future Scope
- Live camera input (IMX219)
- Streaming pixel pipeline

## Tools
- Verilog HDL
- FPGA-based processing
- EFINITY
