
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 7.71

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: srca[8] (input port clocked by clk)
Endpoint: vector_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
     1    3.27    0.00    0.00    3.00 ^ srca[8] (in)
                                         srca[8] (net)
                  0.00    0.00    3.00 ^ _292_/A (BUF_X1)
     1    1.88    0.01    0.02    3.02 ^ _292_/Z (BUF_X1)
                                         net332 (net)
                  0.01    0.00    3.02 ^ output332/A (BUF_X1)
     1    0.46    0.00    0.02    3.04 ^ output332/Z (BUF_X1)
                                         vector_data_out[8] (net)
                  0.00    0.00    3.04 ^ vector_data_out[8] (out)
                                  3.04   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -3.00   -3.00   output external delay
                                 -3.00   data required time
-----------------------------------------------------------------------------
                                 -3.00   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  6.04   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: is_i2v (input port clocked by clk)
Endpoint: vector_data_out[37] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1   24.21    0.00    0.00    3.00 v is_i2v (in)
                                         is_i2v (net)
                  0.00    0.00    3.00 v input1/A (BUF_X32)
     1   33.60    0.00    0.02    3.02 v input1/Z (BUF_X32)
                                         net1 (net)
                  0.03    0.02    3.04 v wire1139/A (BUF_X8)
     1   45.43    0.01    0.03    3.08 v wire1139/Z (BUF_X8)
                                         net1139 (net)
                  0.05    0.04    3.12 v wire1138/A (BUF_X16)
     3   77.59    0.01    0.04    3.16 v wire1138/Z (BUF_X16)
                                         net1138 (net)
                  0.11    0.09    3.25 v wire1137/A (BUF_X16)
     7  103.21    0.01    0.06    3.31 v wire1137/Z (BUF_X16)
                                         net1137 (net)
                  0.07    0.06    3.36 v wire1136/A (BUF_X32)
   120  444.57    0.01    0.05    3.41 v wire1136/Z (BUF_X32)
                                         net1136 (net)
                  0.40    0.33    3.74 v _216_/A1 (AND2_X4)
     1   32.54    0.03    0.12    3.86 v _216_/ZN (AND2_X4)
                                         net274 (net)
                  0.03    0.02    3.88 v wire570/A (BUF_X8)
     1   46.61    0.01    0.04    3.92 v wire570/Z (BUF_X8)
                                         net570 (net)
                  0.05    0.04    3.96 v wire569/A (BUF_X16)
     1   78.82    0.01    0.04    4.00 v wire569/Z (BUF_X16)
                                         net569 (net)
                  0.12    0.10    4.10 v wire568/A (BUF_X16)
     1   64.95    0.01    0.06    4.16 v wire568/Z (BUF_X16)
                                         net568 (net)
                  0.10    0.08    4.24 v output274/A (BUF_X1)
     1    0.51    0.01    0.06    4.29 v output274/Z (BUF_X1)
                                         vector_data_out[37] (net)
                  0.01    0.00    4.29 v vector_data_out[37] (out)
                                  4.29   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.29   data arrival time
-----------------------------------------------------------------------------
                                  7.71   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: is_i2v (input port clocked by clk)
Endpoint: vector_data_out[37] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1   24.21    0.00    0.00    3.00 v is_i2v (in)
                                         is_i2v (net)
                  0.00    0.00    3.00 v input1/A (BUF_X32)
     1   33.60    0.00    0.02    3.02 v input1/Z (BUF_X32)
                                         net1 (net)
                  0.03    0.02    3.04 v wire1139/A (BUF_X8)
     1   45.43    0.01    0.03    3.08 v wire1139/Z (BUF_X8)
                                         net1139 (net)
                  0.05    0.04    3.12 v wire1138/A (BUF_X16)
     3   77.59    0.01    0.04    3.16 v wire1138/Z (BUF_X16)
                                         net1138 (net)
                  0.11    0.09    3.25 v wire1137/A (BUF_X16)
     7  103.21    0.01    0.06    3.31 v wire1137/Z (BUF_X16)
                                         net1137 (net)
                  0.07    0.06    3.36 v wire1136/A (BUF_X32)
   120  444.57    0.01    0.05    3.41 v wire1136/Z (BUF_X32)
                                         net1136 (net)
                  0.40    0.33    3.74 v _216_/A1 (AND2_X4)
     1   32.54    0.03    0.12    3.86 v _216_/ZN (AND2_X4)
                                         net274 (net)
                  0.03    0.02    3.88 v wire570/A (BUF_X8)
     1   46.61    0.01    0.04    3.92 v wire570/Z (BUF_X8)
                                         net570 (net)
                  0.05    0.04    3.96 v wire569/A (BUF_X16)
     1   78.82    0.01    0.04    4.00 v wire569/Z (BUF_X16)
                                         net569 (net)
                  0.12    0.10    4.10 v wire568/A (BUF_X16)
     1   64.95    0.01    0.06    4.16 v wire568/Z (BUF_X16)
                                         net568 (net)
                  0.10    0.08    4.24 v output274/A (BUF_X1)
     1    0.51    0.01    0.06    4.29 v output274/Z (BUF_X1)
                                         vector_data_out[37] (net)
                  0.01    0.00    4.29 v vector_data_out[37] (out)
                                  4.29   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.29   data arrival time
-----------------------------------------------------------------------------
                                  7.71   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.09076559543609619

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4572

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
6.1026692390441895

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
41.50389862060547

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1470

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.2943

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
7.7057

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
179.440188

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          3.01e-04   2.66e-04   3.65e-04   9.33e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.01e-04   2.66e-04   3.65e-04   9.33e-04 100.0%
                          32.3%      28.6%      39.2%
