[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2889676 heartbeat IPC: 3.461 cumulative IPC: 3.461 (Simulation time: 00 hr 00 min 16 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2889676 cumulative IPC: 3.461 (Simulation time: 00 hr 00 min 16 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2889676 cumulative IPC: 3.461 (Simulation time: 00 hr 00 min 16 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 44079765 heartbeat IPC: 0.2428 cumulative IPC: 0.2428 (Simulation time: 00 hr 01 min 47 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 85091750 heartbeat IPC: 0.2438 cumulative IPC: 0.2433 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 126163063 heartbeat IPC: 0.2435 cumulative IPC: 0.2434 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 167286171 heartbeat IPC: 0.2432 cumulative IPC: 0.2433 (Simulation time: 00 hr 06 min 17 sec)
Simulation finished CPU 0 instructions: 50000003 cycles: 205524550 cumulative IPC: 0.2433 (Simulation time: 00 hr 07 min 48 sec)
Simulation complete CPU 0 instructions: 50000003 cycles: 205524550 cumulative IPC: 0.2433 (Simulation time: 00 hr 07 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 602.gcc_s-1850B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.2433 instructions: 50000003 cycles: 205524550
CPU 0 Branch Prediction Accuracy: 91.59% MPKI: 21.56 Average ROB Occupancy at Mispredict: 23.89
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01114
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 21.55
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      16338 HIT:       1119 MISS:      15219 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      16338 HIT:       1119 MISS:      15219 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 228.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1207415 HIT:     315949 MISS:     891466 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1201566 HIT:     312258 MISS:     889308 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        396 HIT:          0 MISS:        396 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:       3154 HIT:       3154 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2299 HIT:        537 MISS:       1762 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 160.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:        382 HIT:        382 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:        382 HIT:        382 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14469442 HIT:   12672020 MISS:    1797422 MSHR_MERGE:     593162
cpu0->cpu0_L1D LOAD         ACCESS:   10138488 HIT:    8343761 MISS:    1794727 MSHR_MERGE:     593162
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4315581 HIT:    4315185 MISS:        396 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      15373 HIT:      13074 MISS:       2299 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 127.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:        289 HIT:        289 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:        289 HIT:        289 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13851204 HIT:   13825434 MISS:      25770 MSHR_MERGE:       9432
cpu0->cpu0_DTLB LOAD         ACCESS:   13851204 HIT:   13825434 MISS:      25770 MSHR_MERGE:       9432
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 219.1 cycles
cpu0->LLC TOTAL        ACCESS:     892717 HIT:       2561 MISS:     890156 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     889308 HIT:       1066 MISS:     888242 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        396 HIT:          0 MISS:        396 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       1251 HIT:       1250 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       1762 HIT:        245 MISS:       1517 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 144.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     210053
  ROW_BUFFER_MISS:     680102
  AVG DBUS CONGESTED CYCLE: 21.05
Channel 0 WQ ROW_BUFFER_HIT:        321
  ROW_BUFFER_MISS:        930
  FULL:          0
Channel 0 REFRESHES ISSUED:      17127
