@W: MT529 :"c:\users\valery garibay\documents\6_semestre\arqui\proyectomotor\clk64khz.vhdl":17:8:17:9|Found inferred clock servo_pwm_clk64kHz|clk which controls 11 sequential elements including clk64kHz_map.counter[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
