\hypertarget{_m_k64_f12__features_8h_source}{}\doxysection{MK64\+F12\+\_\+features.\+h}
\label{_m_k64_f12__features_8h_source}\index{SDK/CMSIS/MK64F12\_features.h@{SDK/CMSIS/MK64F12\_features.h}}
\mbox{\hyperlink{_m_k64_f12__features_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/*}}
\DoxyCodeLine{2 \textcolor{comment}{** \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#}}
\DoxyCodeLine{3 \textcolor{comment}{**     Version:             rev. 2.15, 2016-\/03-\/21}}
\DoxyCodeLine{4 \textcolor{comment}{**     Build:               b180410}}
\DoxyCodeLine{5 \textcolor{comment}{**}}
\DoxyCodeLine{6 \textcolor{comment}{**     Abstract:}}
\DoxyCodeLine{7 \textcolor{comment}{**         Chip specific module features.}}
\DoxyCodeLine{8 \textcolor{comment}{**}}
\DoxyCodeLine{9 \textcolor{comment}{**     The Clear BSD License}}
\DoxyCodeLine{10 \textcolor{comment}{**     Copyright 2016 Freescale Semiconductor, Inc.}}
\DoxyCodeLine{11 \textcolor{comment}{**     Copyright 2016-\/2018 NXP}}
\DoxyCodeLine{12 \textcolor{comment}{**     All rights reserved.}}
\DoxyCodeLine{13 \textcolor{comment}{**}}
\DoxyCodeLine{14 \textcolor{comment}{**     Redistribution and use in source and binary forms, with or without}}
\DoxyCodeLine{15 \textcolor{comment}{**     modification, are permitted (subject to the limitations in the}}
\DoxyCodeLine{16 \textcolor{comment}{**     disclaimer below) provided that the following conditions are met:}}
\DoxyCodeLine{17 \textcolor{comment}{**}}
\DoxyCodeLine{18 \textcolor{comment}{**     * Redistributions of source code must retain the above copyright}}
\DoxyCodeLine{19 \textcolor{comment}{**       notice, this list of conditions and the following disclaimer.}}
\DoxyCodeLine{20 \textcolor{comment}{**}}
\DoxyCodeLine{21 \textcolor{comment}{**     * Redistributions in binary form must reproduce the above copyright}}
\DoxyCodeLine{22 \textcolor{comment}{**       notice, this list of conditions and the following disclaimer in the}}
\DoxyCodeLine{23 \textcolor{comment}{**       documentation and/or other materials provided with the distribution.}}
\DoxyCodeLine{24 \textcolor{comment}{**}}
\DoxyCodeLine{25 \textcolor{comment}{**     * Neither the name of the copyright holder nor the names of its}}
\DoxyCodeLine{26 \textcolor{comment}{**       contributors may be used to endorse or promote products derived from}}
\DoxyCodeLine{27 \textcolor{comment}{**       this software without specific prior written permission.}}
\DoxyCodeLine{28 \textcolor{comment}{**}}
\DoxyCodeLine{29 \textcolor{comment}{**     NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE}}
\DoxyCodeLine{30 \textcolor{comment}{**     GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT}}
\DoxyCodeLine{31 \textcolor{comment}{**     HOLDERS AND CONTRIBUTORS "{}AS IS"{} AND ANY EXPRESS OR IMPLIED}}
\DoxyCodeLine{32 \textcolor{comment}{**     WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF}}
\DoxyCodeLine{33 \textcolor{comment}{**     MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE}}
\DoxyCodeLine{34 \textcolor{comment}{**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE}}
\DoxyCodeLine{35 \textcolor{comment}{**     LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR}}
\DoxyCodeLine{36 \textcolor{comment}{**     CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF}}
\DoxyCodeLine{37 \textcolor{comment}{**     SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR}}
\DoxyCodeLine{38 \textcolor{comment}{**     BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,}}
\DoxyCodeLine{39 \textcolor{comment}{**     WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE}}
\DoxyCodeLine{40 \textcolor{comment}{**     OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN}}
\DoxyCodeLine{41 \textcolor{comment}{**     IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.}}
\DoxyCodeLine{42 \textcolor{comment}{**}}
\DoxyCodeLine{43 \textcolor{comment}{**     http:                 www.nxp.com}}
\DoxyCodeLine{44 \textcolor{comment}{**     mail:                 support@nxp.com}}
\DoxyCodeLine{45 \textcolor{comment}{**}}
\DoxyCodeLine{46 \textcolor{comment}{**     Revisions:}}
\DoxyCodeLine{47 \textcolor{comment}{**     -\/ rev. 1.0 (2013-\/08-\/12)}}
\DoxyCodeLine{48 \textcolor{comment}{**         Initial version.}}
\DoxyCodeLine{49 \textcolor{comment}{**     -\/ rev. 2.0 (2013-\/10-\/29)}}
\DoxyCodeLine{50 \textcolor{comment}{**         Register accessor macros added to the memory map.}}
\DoxyCodeLine{51 \textcolor{comment}{**         Symbols for Processor Expert memory map compatibility added to the memory map.}}
\DoxyCodeLine{52 \textcolor{comment}{**         Startup file for gcc has been updated according to CMSIS 3.2.}}
\DoxyCodeLine{53 \textcolor{comment}{**         System initialization updated.}}
\DoxyCodeLine{54 \textcolor{comment}{**         MCG -\/ registers updated.}}
\DoxyCodeLine{55 \textcolor{comment}{**         PORTA, PORTB, PORTC, PORTE -\/ registers for digital filter removed.}}
\DoxyCodeLine{56 \textcolor{comment}{**     -\/ rev. 2.1 (2013-\/10-\/30)}}
\DoxyCodeLine{57 \textcolor{comment}{**         Definition of BITBAND macros updated to support peripherals with 32-\/bit acces disabled.}}
\DoxyCodeLine{58 \textcolor{comment}{**     -\/ rev. 2.2 (2013-\/12-\/09)}}
\DoxyCodeLine{59 \textcolor{comment}{**         DMA -\/ EARS register removed.}}
\DoxyCodeLine{60 \textcolor{comment}{**         AIPS0, AIPS1 -\/ MPRA register updated.}}
\DoxyCodeLine{61 \textcolor{comment}{**     -\/ rev. 2.3 (2014-\/01-\/24)}}
\DoxyCodeLine{62 \textcolor{comment}{**         Update according to reference manual rev. 2}}
\DoxyCodeLine{63 \textcolor{comment}{**         ENET, MCG, MCM, SIM, USB -\/ registers updated}}
\DoxyCodeLine{64 \textcolor{comment}{**     -\/ rev. 2.4 (2014-\/01-\/30)}}
\DoxyCodeLine{65 \textcolor{comment}{**         Added single maximum value generation and a constrain to varying feature values that only numbers can have maximum.}}
\DoxyCodeLine{66 \textcolor{comment}{**     -\/ rev. 2.5 (2014-\/02-\/10)}}
\DoxyCodeLine{67 \textcolor{comment}{**         The declaration of clock configurations has been moved to separate header file system\_MK64F12.h}}
\DoxyCodeLine{68 \textcolor{comment}{**         Update of SystemInit() and SystemCoreClockUpdate() functions.}}
\DoxyCodeLine{69 \textcolor{comment}{**     -\/ rev. 2.6 (2014-\/02-\/10)}}
\DoxyCodeLine{70 \textcolor{comment}{**         The declaration of clock configurations has been moved to separate header file system\_MK64F12.h}}
\DoxyCodeLine{71 \textcolor{comment}{**         Update of SystemInit() and SystemCoreClockUpdate() functions.}}
\DoxyCodeLine{72 \textcolor{comment}{**         Module access macro module\_BASES replaced by module\_BASE\_PTRS.}}
\DoxyCodeLine{73 \textcolor{comment}{**     -\/ rev. 2.7 (2014-\/08-\/28)}}
\DoxyCodeLine{74 \textcolor{comment}{**         Update of system files -\/ default clock configuration changed.}}
\DoxyCodeLine{75 \textcolor{comment}{**         Update of startup files -\/ possibility to override DefaultISR added.}}
\DoxyCodeLine{76 \textcolor{comment}{**     -\/ rev. 2.8 (2014-\/10-\/14)}}
\DoxyCodeLine{77 \textcolor{comment}{**         Interrupt INT\_LPTimer renamed to INT\_LPTMR0, interrupt INT\_Watchdog renamed to INT\_WDOG\_EWM.}}
\DoxyCodeLine{78 \textcolor{comment}{**     -\/ rev. 2.9 (2015-\/01-\/21)}}
\DoxyCodeLine{79 \textcolor{comment}{**         Added FSL\_FEATURE\_SOC\_peripheral\_COUNT with number of peripheral instances}}
\DoxyCodeLine{80 \textcolor{comment}{**     -\/ rev. 2.10 (2015-\/02-\/19)}}
\DoxyCodeLine{81 \textcolor{comment}{**         Renamed interrupt vector LLW to LLWU.}}
\DoxyCodeLine{82 \textcolor{comment}{**     -\/ rev. 2.11 (2015-\/05-\/19)}}
\DoxyCodeLine{83 \textcolor{comment}{**         FSL\_FEATURE\_SOC\_CAU\_COUNT remamed to FSL\_FEATURE\_SOC\_MMCAU\_COUNT.}}
\DoxyCodeLine{84 \textcolor{comment}{**         Added FSL\_FEATURE\_SOC\_peripheral\_COUNT for TRNG and HSADC.}}
\DoxyCodeLine{85 \textcolor{comment}{**         Added features for PDB and PORT.}}
\DoxyCodeLine{86 \textcolor{comment}{**     -\/ rev. 2.12 (2015-\/05-\/25)}}
\DoxyCodeLine{87 \textcolor{comment}{**         Added FSL\_FEATURE\_FLASH\_PFLASH\_START\_ADDRESS}}
\DoxyCodeLine{88 \textcolor{comment}{**     -\/ rev. 2.13 (2015-\/05-\/27)}}
\DoxyCodeLine{89 \textcolor{comment}{**         Several USB features added.}}
\DoxyCodeLine{90 \textcolor{comment}{**     -\/ rev. 2.14 (2015-\/06-\/08)}}
\DoxyCodeLine{91 \textcolor{comment}{**         FTM features BUS\_CLOCK and FAST\_CLOCK removed.}}
\DoxyCodeLine{92 \textcolor{comment}{**     -\/ rev. 2.15 (2016-\/03-\/21)}}
\DoxyCodeLine{93 \textcolor{comment}{**         Added MK64FN1M0CAJ12 part.}}
\DoxyCodeLine{94 \textcolor{comment}{**}}
\DoxyCodeLine{95 \textcolor{comment}{** \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#}}
\DoxyCodeLine{96 \textcolor{comment}{*/}}
\DoxyCodeLine{97 }
\DoxyCodeLine{98 \textcolor{preprocessor}{\#ifndef \_MK64F12\_FEATURES\_H\_}}
\DoxyCodeLine{99 \textcolor{preprocessor}{\#define \_MK64F12\_FEATURES\_H\_}}
\DoxyCodeLine{100 }
\DoxyCodeLine{101 \textcolor{comment}{/* SOC module features */}}
\DoxyCodeLine{102 }
\DoxyCodeLine{103 \textcolor{preprocessor}{\#if defined(CPU\_MK64FN1M0CAJ12) || defined(CPU\_MK64FN1M0VDC12) || defined(CPU\_MK64FN1M0VLQ12) || defined(CPU\_MK64FN1M0VMD12) || \(\backslash\)}}
\DoxyCodeLine{104 \textcolor{preprocessor}{    defined(CPU\_MK64FX512VDC12) || defined(CPU\_MK64FX512VLQ12) || defined(CPU\_MK64FX512VMD12)}}
\DoxyCodeLine{105     \textcolor{comment}{/* @brief ADC16 availability on the SoC. */}}
\DoxyCodeLine{106 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_ADC16\_COUNT (2)}}
\DoxyCodeLine{107     \textcolor{comment}{/* @brief AIPS availability on the SoC. */}}
\DoxyCodeLine{108 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_AIPS\_COUNT (2)}}
\DoxyCodeLine{109     \textcolor{comment}{/* @brief AXBS availability on the SoC. */}}
\DoxyCodeLine{110 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_AXBS\_COUNT (1)}}
\DoxyCodeLine{111     \textcolor{comment}{/* @brief FLEXCAN availability on the SoC. */}}
\DoxyCodeLine{112 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_FLEXCAN\_COUNT (1)}}
\DoxyCodeLine{113     \textcolor{comment}{/* @brief MMCAU availability on the SoC. */}}
\DoxyCodeLine{114 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_MMCAU\_COUNT (1)}}
\DoxyCodeLine{115     \textcolor{comment}{/* @brief CMP availability on the SoC. */}}
\DoxyCodeLine{116 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_CMP\_COUNT (3)}}
\DoxyCodeLine{117     \textcolor{comment}{/* @brief CMT availability on the SoC. */}}
\DoxyCodeLine{118 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_CMT\_COUNT (1)}}
\DoxyCodeLine{119     \textcolor{comment}{/* @brief CRC availability on the SoC. */}}
\DoxyCodeLine{120 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_CRC\_COUNT (1)}}
\DoxyCodeLine{121     \textcolor{comment}{/* @brief DAC availability on the SoC. */}}
\DoxyCodeLine{122 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_DAC\_COUNT (2)}}
\DoxyCodeLine{123     \textcolor{comment}{/* @brief EDMA availability on the SoC. */}}
\DoxyCodeLine{124 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_EDMA\_COUNT (1)}}
\DoxyCodeLine{125     \textcolor{comment}{/* @brief DMAMUX availability on the SoC. */}}
\DoxyCodeLine{126 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_DMAMUX\_COUNT (1)}}
\DoxyCodeLine{127     \textcolor{comment}{/* @brief DSPI availability on the SoC. */}}
\DoxyCodeLine{128 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_DSPI\_COUNT (3)}}
\DoxyCodeLine{129     \textcolor{comment}{/* @brief ENET availability on the SoC. */}}
\DoxyCodeLine{130 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_ENET\_COUNT (1)}}
\DoxyCodeLine{131     \textcolor{comment}{/* @brief EWM availability on the SoC. */}}
\DoxyCodeLine{132 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_EWM\_COUNT (1)}}
\DoxyCodeLine{133     \textcolor{comment}{/* @brief FB availability on the SoC. */}}
\DoxyCodeLine{134 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_FB\_COUNT (1)}}
\DoxyCodeLine{135     \textcolor{comment}{/* @brief FMC availability on the SoC. */}}
\DoxyCodeLine{136 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_FMC\_COUNT (1)}}
\DoxyCodeLine{137     \textcolor{comment}{/* @brief FTFE availability on the SoC. */}}
\DoxyCodeLine{138 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_FTFE\_COUNT (1)}}
\DoxyCodeLine{139     \textcolor{comment}{/* @brief FTM availability on the SoC. */}}
\DoxyCodeLine{140 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_FTM\_COUNT (4)}}
\DoxyCodeLine{141     \textcolor{comment}{/* @brief GPIO availability on the SoC. */}}
\DoxyCodeLine{142 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_GPIO\_COUNT (5)}}
\DoxyCodeLine{143     \textcolor{comment}{/* @brief I2C availability on the SoC. */}}
\DoxyCodeLine{144 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_I2C\_COUNT (3)}}
\DoxyCodeLine{145     \textcolor{comment}{/* @brief I2S availability on the SoC. */}}
\DoxyCodeLine{146 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_I2S\_COUNT (1)}}
\DoxyCodeLine{147     \textcolor{comment}{/* @brief LLWU availability on the SoC. */}}
\DoxyCodeLine{148 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_LLWU\_COUNT (1)}}
\DoxyCodeLine{149     \textcolor{comment}{/* @brief LPTMR availability on the SoC. */}}
\DoxyCodeLine{150 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_LPTMR\_COUNT (1)}}
\DoxyCodeLine{151     \textcolor{comment}{/* @brief MCG availability on the SoC. */}}
\DoxyCodeLine{152 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_MCG\_COUNT (1)}}
\DoxyCodeLine{153     \textcolor{comment}{/* @brief MCM availability on the SoC. */}}
\DoxyCodeLine{154 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_MCM\_COUNT (1)}}
\DoxyCodeLine{155     \textcolor{comment}{/* @brief SYSMPU availability on the SoC. */}}
\DoxyCodeLine{156 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_SYSMPU\_COUNT (1)}}
\DoxyCodeLine{157     \textcolor{comment}{/* @brief OSC availability on the SoC. */}}
\DoxyCodeLine{158 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_OSC\_COUNT (1)}}
\DoxyCodeLine{159     \textcolor{comment}{/* @brief PDB availability on the SoC. */}}
\DoxyCodeLine{160 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_PDB\_COUNT (1)}}
\DoxyCodeLine{161     \textcolor{comment}{/* @brief PIT availability on the SoC. */}}
\DoxyCodeLine{162 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_PIT\_COUNT (1)}}
\DoxyCodeLine{163     \textcolor{comment}{/* @brief PMC availability on the SoC. */}}
\DoxyCodeLine{164 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_PMC\_COUNT (1)}}
\DoxyCodeLine{165     \textcolor{comment}{/* @brief PORT availability on the SoC. */}}
\DoxyCodeLine{166 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_PORT\_COUNT (5)}}
\DoxyCodeLine{167     \textcolor{comment}{/* @brief RCM availability on the SoC. */}}
\DoxyCodeLine{168 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_RCM\_COUNT (1)}}
\DoxyCodeLine{169     \textcolor{comment}{/* @brief RFSYS availability on the SoC. */}}
\DoxyCodeLine{170 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_RFSYS\_COUNT (1)}}
\DoxyCodeLine{171     \textcolor{comment}{/* @brief RFVBAT availability on the SoC. */}}
\DoxyCodeLine{172 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_RFVBAT\_COUNT (1)}}
\DoxyCodeLine{173     \textcolor{comment}{/* @brief RNG availability on the SoC. */}}
\DoxyCodeLine{174 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_RNG\_COUNT (1)}}
\DoxyCodeLine{175     \textcolor{comment}{/* @brief RTC availability on the SoC. */}}
\DoxyCodeLine{176 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_RTC\_COUNT (1)}}
\DoxyCodeLine{177     \textcolor{comment}{/* @brief SDHC availability on the SoC. */}}
\DoxyCodeLine{178 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_SDHC\_COUNT (1)}}
\DoxyCodeLine{179     \textcolor{comment}{/* @brief SIM availability on the SoC. */}}
\DoxyCodeLine{180 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_SIM\_COUNT (1)}}
\DoxyCodeLine{181     \textcolor{comment}{/* @brief SMC availability on the SoC. */}}
\DoxyCodeLine{182 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_SMC\_COUNT (1)}}
\DoxyCodeLine{183     \textcolor{comment}{/* @brief UART availability on the SoC. */}}
\DoxyCodeLine{184 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_UART\_COUNT (6)}}
\DoxyCodeLine{185     \textcolor{comment}{/* @brief USB availability on the SoC. */}}
\DoxyCodeLine{186 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_USB\_COUNT (1)}}
\DoxyCodeLine{187     \textcolor{comment}{/* @brief USBDCD availability on the SoC. */}}
\DoxyCodeLine{188 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_USBDCD\_COUNT (1)}}
\DoxyCodeLine{189     \textcolor{comment}{/* @brief VREF availability on the SoC. */}}
\DoxyCodeLine{190 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_VREF\_COUNT (1)}}
\DoxyCodeLine{191     \textcolor{comment}{/* @brief WDOG availability on the SoC. */}}
\DoxyCodeLine{192 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_WDOG\_COUNT (1)}}
\DoxyCodeLine{193 \textcolor{preprocessor}{\#elif defined(CPU\_MK64FN1M0VLL12) || defined(CPU\_MK64FX512VLL12)}}
\DoxyCodeLine{194     \textcolor{comment}{/* @brief ADC16 availability on the SoC. */}}
\DoxyCodeLine{195 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_ADC16\_COUNT (2)}}
\DoxyCodeLine{196     \textcolor{comment}{/* @brief AIPS availability on the SoC. */}}
\DoxyCodeLine{197 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_AIPS\_COUNT (2)}}
\DoxyCodeLine{198     \textcolor{comment}{/* @brief AXBS availability on the SoC. */}}
\DoxyCodeLine{199 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_AXBS\_COUNT (1)}}
\DoxyCodeLine{200     \textcolor{comment}{/* @brief FLEXCAN availability on the SoC. */}}
\DoxyCodeLine{201 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_FLEXCAN\_COUNT (1)}}
\DoxyCodeLine{202     \textcolor{comment}{/* @brief MMCAU availability on the SoC. */}}
\DoxyCodeLine{203 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_MMCAU\_COUNT (1)}}
\DoxyCodeLine{204     \textcolor{comment}{/* @brief CMP availability on the SoC. */}}
\DoxyCodeLine{205 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_CMP\_COUNT (3)}}
\DoxyCodeLine{206     \textcolor{comment}{/* @brief CMT availability on the SoC. */}}
\DoxyCodeLine{207 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_CMT\_COUNT (1)}}
\DoxyCodeLine{208     \textcolor{comment}{/* @brief CRC availability on the SoC. */}}
\DoxyCodeLine{209 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_CRC\_COUNT (1)}}
\DoxyCodeLine{210     \textcolor{comment}{/* @brief DAC availability on the SoC. */}}
\DoxyCodeLine{211 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_DAC\_COUNT (1)}}
\DoxyCodeLine{212     \textcolor{comment}{/* @brief EDMA availability on the SoC. */}}
\DoxyCodeLine{213 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_EDMA\_COUNT (1)}}
\DoxyCodeLine{214     \textcolor{comment}{/* @brief DMAMUX availability on the SoC. */}}
\DoxyCodeLine{215 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_DMAMUX\_COUNT (1)}}
\DoxyCodeLine{216     \textcolor{comment}{/* @brief DSPI availability on the SoC. */}}
\DoxyCodeLine{217 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_DSPI\_COUNT (3)}}
\DoxyCodeLine{218     \textcolor{comment}{/* @brief ENET availability on the SoC. */}}
\DoxyCodeLine{219 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_ENET\_COUNT (1)}}
\DoxyCodeLine{220     \textcolor{comment}{/* @brief EWM availability on the SoC. */}}
\DoxyCodeLine{221 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_EWM\_COUNT (1)}}
\DoxyCodeLine{222     \textcolor{comment}{/* @brief FB availability on the SoC. */}}
\DoxyCodeLine{223 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_FB\_COUNT (1)}}
\DoxyCodeLine{224     \textcolor{comment}{/* @brief FMC availability on the SoC. */}}
\DoxyCodeLine{225 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_FMC\_COUNT (1)}}
\DoxyCodeLine{226     \textcolor{comment}{/* @brief FTFE availability on the SoC. */}}
\DoxyCodeLine{227 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_FTFE\_COUNT (1)}}
\DoxyCodeLine{228     \textcolor{comment}{/* @brief FTM availability on the SoC. */}}
\DoxyCodeLine{229 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_FTM\_COUNT (4)}}
\DoxyCodeLine{230     \textcolor{comment}{/* @brief GPIO availability on the SoC. */}}
\DoxyCodeLine{231 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_GPIO\_COUNT (5)}}
\DoxyCodeLine{232     \textcolor{comment}{/* @brief I2C availability on the SoC. */}}
\DoxyCodeLine{233 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_I2C\_COUNT (3)}}
\DoxyCodeLine{234     \textcolor{comment}{/* @brief I2S availability on the SoC. */}}
\DoxyCodeLine{235 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_I2S\_COUNT (1)}}
\DoxyCodeLine{236     \textcolor{comment}{/* @brief LLWU availability on the SoC. */}}
\DoxyCodeLine{237 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_LLWU\_COUNT (1)}}
\DoxyCodeLine{238     \textcolor{comment}{/* @brief LPTMR availability on the SoC. */}}
\DoxyCodeLine{239 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_LPTMR\_COUNT (1)}}
\DoxyCodeLine{240     \textcolor{comment}{/* @brief MCG availability on the SoC. */}}
\DoxyCodeLine{241 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_MCG\_COUNT (1)}}
\DoxyCodeLine{242     \textcolor{comment}{/* @brief MCM availability on the SoC. */}}
\DoxyCodeLine{243 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_MCM\_COUNT (1)}}
\DoxyCodeLine{244     \textcolor{comment}{/* @brief SYSMPU availability on the SoC. */}}
\DoxyCodeLine{245 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_SYSMPU\_COUNT (1)}}
\DoxyCodeLine{246     \textcolor{comment}{/* @brief OSC availability on the SoC. */}}
\DoxyCodeLine{247 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_OSC\_COUNT (1)}}
\DoxyCodeLine{248     \textcolor{comment}{/* @brief PDB availability on the SoC. */}}
\DoxyCodeLine{249 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_PDB\_COUNT (1)}}
\DoxyCodeLine{250     \textcolor{comment}{/* @brief PIT availability on the SoC. */}}
\DoxyCodeLine{251 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_PIT\_COUNT (1)}}
\DoxyCodeLine{252     \textcolor{comment}{/* @brief PMC availability on the SoC. */}}
\DoxyCodeLine{253 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_PMC\_COUNT (1)}}
\DoxyCodeLine{254     \textcolor{comment}{/* @brief PORT availability on the SoC. */}}
\DoxyCodeLine{255 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_PORT\_COUNT (5)}}
\DoxyCodeLine{256     \textcolor{comment}{/* @brief RCM availability on the SoC. */}}
\DoxyCodeLine{257 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_RCM\_COUNT (1)}}
\DoxyCodeLine{258     \textcolor{comment}{/* @brief RFSYS availability on the SoC. */}}
\DoxyCodeLine{259 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_RFSYS\_COUNT (1)}}
\DoxyCodeLine{260     \textcolor{comment}{/* @brief RFVBAT availability on the SoC. */}}
\DoxyCodeLine{261 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_RFVBAT\_COUNT (1)}}
\DoxyCodeLine{262     \textcolor{comment}{/* @brief RNG availability on the SoC. */}}
\DoxyCodeLine{263 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_RNG\_COUNT (1)}}
\DoxyCodeLine{264     \textcolor{comment}{/* @brief RTC availability on the SoC. */}}
\DoxyCodeLine{265 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_RTC\_COUNT (1)}}
\DoxyCodeLine{266     \textcolor{comment}{/* @brief SDHC availability on the SoC. */}}
\DoxyCodeLine{267 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_SDHC\_COUNT (1)}}
\DoxyCodeLine{268     \textcolor{comment}{/* @brief SIM availability on the SoC. */}}
\DoxyCodeLine{269 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_SIM\_COUNT (1)}}
\DoxyCodeLine{270     \textcolor{comment}{/* @brief SMC availability on the SoC. */}}
\DoxyCodeLine{271 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_SMC\_COUNT (1)}}
\DoxyCodeLine{272     \textcolor{comment}{/* @brief UART availability on the SoC. */}}
\DoxyCodeLine{273 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_UART\_COUNT (5)}}
\DoxyCodeLine{274     \textcolor{comment}{/* @brief USB availability on the SoC. */}}
\DoxyCodeLine{275 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_USB\_COUNT (1)}}
\DoxyCodeLine{276     \textcolor{comment}{/* @brief USBDCD availability on the SoC. */}}
\DoxyCodeLine{277 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_USBDCD\_COUNT (1)}}
\DoxyCodeLine{278     \textcolor{comment}{/* @brief VREF availability on the SoC. */}}
\DoxyCodeLine{279 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_VREF\_COUNT (1)}}
\DoxyCodeLine{280     \textcolor{comment}{/* @brief WDOG availability on the SoC. */}}
\DoxyCodeLine{281 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_SOC\_WDOG\_COUNT (1)}}
\DoxyCodeLine{282 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{283 }
\DoxyCodeLine{284 \textcolor{comment}{/* ADC16 module features */}}
\DoxyCodeLine{285 }
\DoxyCodeLine{286 \textcolor{comment}{/* @brief Has Programmable Gain Amplifier (PGA) in ADC (register PGA). */}}
\DoxyCodeLine{287 \textcolor{preprocessor}{\#define FSL\_FEATURE\_ADC16\_HAS\_PGA (0)}}
\DoxyCodeLine{288 \textcolor{comment}{/* @brief Has PGA chopping control in ADC (bit PGA[PGACHPb] or PGA[PGACHP]). */}}
\DoxyCodeLine{289 \textcolor{preprocessor}{\#define FSL\_FEATURE\_ADC16\_HAS\_PGA\_CHOPPING (0)}}
\DoxyCodeLine{290 \textcolor{comment}{/* @brief Has PGA offset measurement mode in ADC (bit PGA[PGAOFSM]). */}}
\DoxyCodeLine{291 \textcolor{preprocessor}{\#define FSL\_FEATURE\_ADC16\_HAS\_PGA\_OFFSET\_MEASUREMENT (0)}}
\DoxyCodeLine{292 \textcolor{comment}{/* @brief Has DMA support (bit SC2[DMAEN] or SC4[DMAEN]). */}}
\DoxyCodeLine{293 \textcolor{preprocessor}{\#define FSL\_FEATURE\_ADC16\_HAS\_DMA (1)}}
\DoxyCodeLine{294 \textcolor{comment}{/* @brief Has differential mode (bitfield SC1x[DIFF]). */}}
\DoxyCodeLine{295 \textcolor{preprocessor}{\#define FSL\_FEATURE\_ADC16\_HAS\_DIFF\_MODE (1)}}
\DoxyCodeLine{296 \textcolor{comment}{/* @brief Has FIFO (bit SC4[AFDEP]). */}}
\DoxyCodeLine{297 \textcolor{preprocessor}{\#define FSL\_FEATURE\_ADC16\_HAS\_FIFO (0)}}
\DoxyCodeLine{298 \textcolor{comment}{/* @brief FIFO size if available (bitfield SC4[AFDEP]). */}}
\DoxyCodeLine{299 \textcolor{preprocessor}{\#define FSL\_FEATURE\_ADC16\_FIFO\_SIZE (0)}}
\DoxyCodeLine{300 \textcolor{comment}{/* @brief Has channel set a/b multiplexor (bitfield CFG2[MUXSEL]). */}}
\DoxyCodeLine{301 \textcolor{preprocessor}{\#define FSL\_FEATURE\_ADC16\_HAS\_MUX\_SELECT (1)}}
\DoxyCodeLine{302 \textcolor{comment}{/* @brief Has HW trigger masking (bitfield SC5[HTRGMASKE]. */}}
\DoxyCodeLine{303 \textcolor{preprocessor}{\#define FSL\_FEATURE\_ADC16\_HAS\_HW\_TRIGGER\_MASK (0)}}
\DoxyCodeLine{304 \textcolor{comment}{/* @brief Has calibration feature (bit SC3[CAL] and registers CLPx, CLMx). */}}
\DoxyCodeLine{305 \textcolor{preprocessor}{\#define FSL\_FEATURE\_ADC16\_HAS\_CALIBRATION (1)}}
\DoxyCodeLine{306 \textcolor{comment}{/* @brief Has HW averaging (bit SC3[AVGE]). */}}
\DoxyCodeLine{307 \textcolor{preprocessor}{\#define FSL\_FEATURE\_ADC16\_HAS\_HW\_AVERAGE (1)}}
\DoxyCodeLine{308 \textcolor{comment}{/* @brief Has offset correction (register OFS). */}}
\DoxyCodeLine{309 \textcolor{preprocessor}{\#define FSL\_FEATURE\_ADC16\_HAS\_OFFSET\_CORRECTION (1)}}
\DoxyCodeLine{310 \textcolor{comment}{/* @brief Maximum ADC resolution. */}}
\DoxyCodeLine{311 \textcolor{preprocessor}{\#define FSL\_FEATURE\_ADC16\_MAX\_RESOLUTION (16)}}
\DoxyCodeLine{312 \textcolor{comment}{/* @brief Number of SC1x and Rx register pairs (conversion control and result registers). */}}
\DoxyCodeLine{313 \textcolor{preprocessor}{\#define FSL\_FEATURE\_ADC16\_CONVERSION\_CONTROL\_COUNT (2)}}
\DoxyCodeLine{314 }
\DoxyCodeLine{315 \textcolor{comment}{/* FLEXCAN module features */}}
\DoxyCodeLine{316 }
\DoxyCodeLine{317 \textcolor{comment}{/* @brief Message buffer size */}}
\DoxyCodeLine{318 \textcolor{preprocessor}{\#define FSL\_FEATURE\_FLEXCAN\_HAS\_MESSAGE\_BUFFER\_MAX\_NUMBERn(x) (16)}}
\DoxyCodeLine{319 \textcolor{comment}{/* @brief Has doze mode support (register bit field MCR[DOZE]). */}}
\DoxyCodeLine{320 \textcolor{preprocessor}{\#define FSL\_FEATURE\_FLEXCAN\_HAS\_DOZE\_MODE\_SUPPORT (0)}}
\DoxyCodeLine{321 \textcolor{comment}{/* @brief Has a glitch filter on the receive pin (register bit field MCR[WAKSRC]). */}}
\DoxyCodeLine{322 \textcolor{preprocessor}{\#define FSL\_FEATURE\_FLEXCAN\_HAS\_GLITCH\_FILTER (1)}}
\DoxyCodeLine{323 \textcolor{comment}{/* @brief Has extended interrupt mask and flag register (register IMASK2, IFLAG2). */}}
\DoxyCodeLine{324 \textcolor{preprocessor}{\#define FSL\_FEATURE\_FLEXCAN\_HAS\_EXTENDED\_FLAG\_REGISTER (0)}}
\DoxyCodeLine{325 \textcolor{comment}{/* @brief Has extended bit timing register (register CBT). */}}
\DoxyCodeLine{326 \textcolor{preprocessor}{\#define FSL\_FEATURE\_FLEXCAN\_HAS\_EXTENDED\_TIMING\_REGISTER (0)}}
\DoxyCodeLine{327 \textcolor{comment}{/* @brief Has a receive FIFO DMA feature (register bit field MCR[DMA]). */}}
\DoxyCodeLine{328 \textcolor{preprocessor}{\#define FSL\_FEATURE\_FLEXCAN\_HAS\_RX\_FIFO\_DMA (0)}}
\DoxyCodeLine{329 \textcolor{comment}{/* @brief Has separate message buffer 0 interrupt flag (register bit field IFLAG1[BUF0I]). */}}
\DoxyCodeLine{330 \textcolor{preprocessor}{\#define FSL\_FEATURE\_FLEXCAN\_HAS\_SEPARATE\_BUFFER\_0\_FLAG (1)}}
\DoxyCodeLine{331 \textcolor{comment}{/* @brief Has bitfield name BUF31TO0M. */}}
\DoxyCodeLine{332 \textcolor{preprocessor}{\#define FSL\_FEATURE\_FLEXCAN\_HAS\_BUF31TO0M (0)}}
\DoxyCodeLine{333 \textcolor{comment}{/* @brief Number of interrupt vectors. */}}
\DoxyCodeLine{334 \textcolor{preprocessor}{\#define FSL\_FEATURE\_FLEXCAN\_INTERRUPT\_COUNT (6)}}
\DoxyCodeLine{335 \textcolor{comment}{/* @brief Is affected by errata with ID 5641 (Module does not transmit a message that is enabled to be transmitted at a specific moment during the arbitration process). */}}
\DoxyCodeLine{336 \textcolor{preprocessor}{\#define FSL\_FEATURE\_FLEXCAN\_HAS\_ERRATA\_5641 (0)}}
\DoxyCodeLine{337 }
\DoxyCodeLine{338 \textcolor{comment}{/* CMP module features */}}
\DoxyCodeLine{339 }
\DoxyCodeLine{340 \textcolor{comment}{/* @brief Has Trigger mode in CMP (register bit field CR1[TRIGM]). */}}
\DoxyCodeLine{341 \textcolor{preprocessor}{\#define FSL\_FEATURE\_CMP\_HAS\_TRIGGER\_MODE (0)}}
\DoxyCodeLine{342 \textcolor{comment}{/* @brief Has Window mode in CMP (register bit field CR1[WE]). */}}
\DoxyCodeLine{343 \textcolor{preprocessor}{\#define FSL\_FEATURE\_CMP\_HAS\_WINDOW\_MODE (1)}}
\DoxyCodeLine{344 \textcolor{comment}{/* @brief Has External sample supported in CMP (register bit field CR1[SE]). */}}
\DoxyCodeLine{345 \textcolor{preprocessor}{\#define FSL\_FEATURE\_CMP\_HAS\_EXTERNAL\_SAMPLE\_SUPPORT (1)}}
\DoxyCodeLine{346 \textcolor{comment}{/* @brief Has DMA support in CMP (register bit field SCR[DMAEN]). */}}
\DoxyCodeLine{347 \textcolor{preprocessor}{\#define FSL\_FEATURE\_CMP\_HAS\_DMA (1)}}
\DoxyCodeLine{348 \textcolor{comment}{/* @brief Has Pass Through mode in CMP (register bit field MUXCR[PSTM]). */}}
\DoxyCodeLine{349 \textcolor{preprocessor}{\#define FSL\_FEATURE\_CMP\_HAS\_PASS\_THROUGH\_MODE (1)}}
\DoxyCodeLine{350 \textcolor{comment}{/* @brief Has DAC Test function in CMP (register DACTEST). */}}
\DoxyCodeLine{351 \textcolor{preprocessor}{\#define FSL\_FEATURE\_CMP\_HAS\_DAC\_TEST (0)}}
\DoxyCodeLine{352 }
\DoxyCodeLine{353 \textcolor{comment}{/* CRC module features */}}
\DoxyCodeLine{354 }
\DoxyCodeLine{355 \textcolor{comment}{/* @brief Has data register with name CRC */}}
\DoxyCodeLine{356 \textcolor{preprocessor}{\#define FSL\_FEATURE\_CRC\_HAS\_CRC\_REG (0)}}
\DoxyCodeLine{357 }
\DoxyCodeLine{358 \textcolor{comment}{/* DAC module features */}}
\DoxyCodeLine{359 }
\DoxyCodeLine{360 \textcolor{comment}{/* @brief Define the size of hardware buffer */}}
\DoxyCodeLine{361 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DAC\_BUFFER\_SIZE (16)}}
\DoxyCodeLine{362 \textcolor{comment}{/* @brief Define whether the buffer supports watermark event detection or not. */}}
\DoxyCodeLine{363 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DAC\_HAS\_WATERMARK\_DETECTION (1)}}
\DoxyCodeLine{364 \textcolor{comment}{/* @brief Define whether the buffer supports watermark selection detection or not. */}}
\DoxyCodeLine{365 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DAC\_HAS\_WATERMARK\_SELECTION (1)}}
\DoxyCodeLine{366 \textcolor{comment}{/* @brief Define whether the buffer supports watermark event 1 word before buffer upper limit. */}}
\DoxyCodeLine{367 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DAC\_HAS\_WATERMARK\_1\_WORD (1)}}
\DoxyCodeLine{368 \textcolor{comment}{/* @brief Define whether the buffer supports watermark event 2 words before buffer upper limit. */}}
\DoxyCodeLine{369 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DAC\_HAS\_WATERMARK\_2\_WORDS (1)}}
\DoxyCodeLine{370 \textcolor{comment}{/* @brief Define whether the buffer supports watermark event 3 words before buffer upper limit. */}}
\DoxyCodeLine{371 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DAC\_HAS\_WATERMARK\_3\_WORDS (1)}}
\DoxyCodeLine{372 \textcolor{comment}{/* @brief Define whether the buffer supports watermark event 4 words before buffer upper limit. */}}
\DoxyCodeLine{373 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DAC\_HAS\_WATERMARK\_4\_WORDS (1)}}
\DoxyCodeLine{374 \textcolor{comment}{/* @brief Define whether FIFO buffer mode is available or not. */}}
\DoxyCodeLine{375 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DAC\_HAS\_BUFFER\_FIFO\_MODE (0)}}
\DoxyCodeLine{376 \textcolor{comment}{/* @brief Define whether swing buffer mode is available or not.. */}}
\DoxyCodeLine{377 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DAC\_HAS\_BUFFER\_SWING\_MODE (1)}}
\DoxyCodeLine{378 }
\DoxyCodeLine{379 \textcolor{comment}{/* EDMA module features */}}
\DoxyCodeLine{380 }
\DoxyCodeLine{381 \textcolor{comment}{/* @brief Number of DMA channels (related to number of registers TCD, DCHPRI, bit fields ERQ[ERQn], EEI[EEIn], INT[INTn], ERR[ERRn], HRS[HRSn] and bit field widths ES[ERRCHN], CEEI[CEEI], SEEI[SEEI], CERQ[CERQ], SERQ[SERQ], CDNE[CDNE], SSRT[SSRT], CERR[CERR], CINT[CINT], TCDn\_CITER\_ELINKYES[LINKCH], TCDn\_CSR[MAJORLINKCH], TCDn\_BITER\_ELINKYES[LINKCH]). (Valid only for eDMA modules.) */}}
\DoxyCodeLine{382 \textcolor{preprocessor}{\#define FSL\_FEATURE\_EDMA\_MODULE\_CHANNEL (16)}}
\DoxyCodeLine{383 \textcolor{comment}{/* @brief Total number of DMA channels on all modules. */}}
\DoxyCodeLine{384 \textcolor{preprocessor}{\#define FSL\_FEATURE\_EDMA\_DMAMUX\_CHANNELS (FSL\_FEATURE\_SOC\_EDMA\_COUNT * 16)}}
\DoxyCodeLine{385 \textcolor{comment}{/* @brief Number of DMA channel groups (register bit fields CR[ERGA], CR[GRPnPRI], ES[GPE], DCHPRIn[GRPPRI]). (Valid only for eDMA modules.) */}}
\DoxyCodeLine{386 \textcolor{preprocessor}{\#define FSL\_FEATURE\_EDMA\_CHANNEL\_GROUP\_COUNT (1)}}
\DoxyCodeLine{387 \textcolor{comment}{/* @brief Has DMA\_Error interrupt vector. */}}
\DoxyCodeLine{388 \textcolor{preprocessor}{\#define FSL\_FEATURE\_EDMA\_HAS\_ERROR\_IRQ (1)}}
\DoxyCodeLine{389 \textcolor{comment}{/* @brief Number of DMA channels with asynchronous request capability (register EARS). (Valid only for eDMA modules.) */}}
\DoxyCodeLine{390 \textcolor{preprocessor}{\#define FSL\_FEATURE\_EDMA\_ASYNCHRO\_REQUEST\_CHANNEL\_COUNT (0)}}
\DoxyCodeLine{391 }
\DoxyCodeLine{392 \textcolor{comment}{/* DMAMUX module features */}}
\DoxyCodeLine{393 }
\DoxyCodeLine{394 \textcolor{comment}{/* @brief Number of DMA channels (related to number of register CHCFGn). */}}
\DoxyCodeLine{395 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DMAMUX\_MODULE\_CHANNEL (16)}}
\DoxyCodeLine{396 \textcolor{comment}{/* @brief Total number of DMA channels on all modules. */}}
\DoxyCodeLine{397 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DMAMUX\_DMAMUX\_CHANNELS (FSL\_FEATURE\_SOC\_DMAMUX\_COUNT * 16)}}
\DoxyCodeLine{398 \textcolor{comment}{/* @brief Has the periodic trigger capability for the triggered DMA channel (register bit CHCFG0[TRIG]). */}}
\DoxyCodeLine{399 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DMAMUX\_HAS\_TRIG (1)}}
\DoxyCodeLine{400 }
\DoxyCodeLine{401 \textcolor{comment}{/* ENET module features */}}
\DoxyCodeLine{402 }
\DoxyCodeLine{403 \textcolor{comment}{/* @brief Has buffer descriptor byte swapping (register bit field ECR[DBSWP]). */}}
\DoxyCodeLine{404 \textcolor{preprocessor}{\#define FSL\_FEATURE\_ENET\_DMA\_BIG\_ENDIAN\_ONLY (0)}}
\DoxyCodeLine{405 \textcolor{comment}{/* @brief Has precision time protocol (IEEE 1588) support (register bit field ECR[EN1588], registers ATCR, ATVR, ATOFF, ATPER, ATCOR, ATINC, ATSTMP). */}}
\DoxyCodeLine{406 \textcolor{preprocessor}{\#define FSL\_FEATURE\_ENET\_SUPPORT\_PTP (1)}}
\DoxyCodeLine{407 \textcolor{comment}{/* @brief Number of associated interrupt vectors. */}}
\DoxyCodeLine{408 \textcolor{preprocessor}{\#define FSL\_FEATURE\_ENET\_INTERRUPT\_COUNT (4)}}
\DoxyCodeLine{409 \textcolor{comment}{/* @brief Has threshold for the number of frames in the receive FIFO (register bit field RSEM[STAT\_SECTION\_EMPTY]). */}}
\DoxyCodeLine{410 \textcolor{preprocessor}{\#define FSL\_FEATURE\_ENET\_HAS\_RECEIVE\_STATUS\_THRESHOLD (1)}}
\DoxyCodeLine{411 }
\DoxyCodeLine{412 \textcolor{comment}{/* EWM module features */}}
\DoxyCodeLine{413 }
\DoxyCodeLine{414 \textcolor{comment}{/* @brief Has clock select (register CLKCTRL). */}}
\DoxyCodeLine{415 \textcolor{preprocessor}{\#define FSL\_FEATURE\_EWM\_HAS\_CLOCK\_SELECT  (0)}}
\DoxyCodeLine{416 \textcolor{comment}{/* @brief Has clock prescaler (register CLKPRESCALER). */}}
\DoxyCodeLine{417 \textcolor{preprocessor}{\#define FSL\_FEATURE\_EWM\_HAS\_PRESCALER  (0)}}
\DoxyCodeLine{418 }
\DoxyCodeLine{419 \textcolor{comment}{/* FLEXBUS module features */}}
\DoxyCodeLine{420 }
\DoxyCodeLine{421 \textcolor{comment}{/* No feature definitions */}}
\DoxyCodeLine{422 }
\DoxyCodeLine{423 \textcolor{comment}{/* FLASH module features */}}
\DoxyCodeLine{424 }
\DoxyCodeLine{425 \textcolor{preprocessor}{\#if defined(CPU\_MK64FN1M0CAJ12) || defined(CPU\_MK64FN1M0VDC12) || defined(CPU\_MK64FN1M0VLL12) || defined(CPU\_MK64FN1M0VLQ12) || \(\backslash\)}}
\DoxyCodeLine{426 \textcolor{preprocessor}{    defined(CPU\_MK64FN1M0VMD12)}}
\DoxyCodeLine{427     \textcolor{comment}{/* @brief Is of type FTFA. */}}
\DoxyCodeLine{428 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_IS\_FTFA (0)}}
\DoxyCodeLine{429     \textcolor{comment}{/* @brief Is of type FTFE. */}}
\DoxyCodeLine{430 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_IS\_FTFE (1)}}
\DoxyCodeLine{431     \textcolor{comment}{/* @brief Is of type FTFL. */}}
\DoxyCodeLine{432 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_IS\_FTFL (0)}}
\DoxyCodeLine{433     \textcolor{comment}{/* @brief Has flags indicating the status of the FlexRAM (register bits FCNFG[EEERDY], FCNFG[RAMRDY] and FCNFG[PFLSH]). */}}
\DoxyCodeLine{434 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_FLEX\_RAM\_FLAGS (1)}}
\DoxyCodeLine{435     \textcolor{comment}{/* @brief Has program flash swapping status flag (register bit FCNFG[SWAP]). */}}
\DoxyCodeLine{436 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_PFLASH\_SWAPPING\_STATUS\_FLAG (1)}}
\DoxyCodeLine{437     \textcolor{comment}{/* @brief Has EEPROM region protection (register FEPROT). */}}
\DoxyCodeLine{438 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_EEROM\_REGION\_PROTECTION (1)}}
\DoxyCodeLine{439     \textcolor{comment}{/* @brief Has data flash region protection (register FDPROT). */}}
\DoxyCodeLine{440 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_DATA\_FLASH\_REGION\_PROTECTION (1)}}
\DoxyCodeLine{441     \textcolor{comment}{/* @brief Has flash access control (registers XACCHn, SACCHn, where n is a number, FACSS and FACSN). */}}
\DoxyCodeLine{442 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_ACCESS\_CONTROL (0)}}
\DoxyCodeLine{443     \textcolor{comment}{/* @brief Has flash cache control in FMC module. */}}
\DoxyCodeLine{444 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_FMC\_FLASH\_CACHE\_CONTROLS (1)}}
\DoxyCodeLine{445     \textcolor{comment}{/* @brief Has flash cache control in MCM module. */}}
\DoxyCodeLine{446 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_MCM\_FLASH\_CACHE\_CONTROLS (0)}}
\DoxyCodeLine{447     \textcolor{comment}{/* @brief Has flash cache control in MSCM module. */}}
\DoxyCodeLine{448 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_MSCM\_FLASH\_CACHE\_CONTROLS (0)}}
\DoxyCodeLine{449     \textcolor{comment}{/* @brief Has prefetch speculation control in flash, such as kv5x. */}}
\DoxyCodeLine{450 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PREFETCH\_SPECULATION\_CONTROL\_IN\_FLASH (0)}}
\DoxyCodeLine{451     \textcolor{comment}{/* @brief P-\/Flash flash size coding rule version, value 0 for K1 and K2, value 1 for K3. */}}
\DoxyCodeLine{452 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_SIZE\_ENCODING\_RULE\_VERSION (0)}}
\DoxyCodeLine{453     \textcolor{comment}{/* @brief P-\/Flash start address. */}}
\DoxyCodeLine{454 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_START\_ADDRESS (0x00000000)}}
\DoxyCodeLine{455     \textcolor{comment}{/* @brief P-\/Flash block count. */}}
\DoxyCodeLine{456 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_BLOCK\_COUNT (2)}}
\DoxyCodeLine{457     \textcolor{comment}{/* @brief P-\/Flash block size. */}}
\DoxyCodeLine{458 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_BLOCK\_SIZE (524288)}}
\DoxyCodeLine{459     \textcolor{comment}{/* @brief P-\/Flash sector size. */}}
\DoxyCodeLine{460 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_BLOCK\_SECTOR\_SIZE (4096)}}
\DoxyCodeLine{461     \textcolor{comment}{/* @brief P-\/Flash write unit size. */}}
\DoxyCodeLine{462 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_BLOCK\_WRITE\_UNIT\_SIZE (8)}}
\DoxyCodeLine{463     \textcolor{comment}{/* @brief P-\/Flash data path width. */}}
\DoxyCodeLine{464 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_BLOCK\_DATA\_PATH\_WIDTH (16)}}
\DoxyCodeLine{465     \textcolor{comment}{/* @brief P-\/Flash block swap feature. */}}
\DoxyCodeLine{466 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_PFLASH\_BLOCK\_SWAP (1)}}
\DoxyCodeLine{467     \textcolor{comment}{/* @brief P-\/Flash protection region count. */}}
\DoxyCodeLine{468 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_PROTECTION\_REGION\_COUNT (32)}}
\DoxyCodeLine{469     \textcolor{comment}{/* @brief Has FlexNVM memory. */}}
\DoxyCodeLine{470 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_FLEX\_NVM (0)}}
\DoxyCodeLine{471     \textcolor{comment}{/* @brief FlexNVM start address. (Valid only if FlexNVM is available.) */}}
\DoxyCodeLine{472 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_START\_ADDRESS (0x00000000)}}
\DoxyCodeLine{473     \textcolor{comment}{/* @brief FlexNVM block count. */}}
\DoxyCodeLine{474 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_BLOCK\_COUNT (0)}}
\DoxyCodeLine{475     \textcolor{comment}{/* @brief FlexNVM block size. */}}
\DoxyCodeLine{476 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_BLOCK\_SIZE (0)}}
\DoxyCodeLine{477     \textcolor{comment}{/* @brief FlexNVM sector size. */}}
\DoxyCodeLine{478 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_BLOCK\_SECTOR\_SIZE (0)}}
\DoxyCodeLine{479     \textcolor{comment}{/* @brief FlexNVM write unit size. */}}
\DoxyCodeLine{480 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_BLOCK\_WRITE\_UNIT\_SIZE (0)}}
\DoxyCodeLine{481     \textcolor{comment}{/* @brief FlexNVM data path width. */}}
\DoxyCodeLine{482 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_BLOCK\_DATA\_PATH\_WIDTH (0)}}
\DoxyCodeLine{483     \textcolor{comment}{/* @brief Has FlexRAM memory. */}}
\DoxyCodeLine{484 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_FLEX\_RAM (1)}}
\DoxyCodeLine{485     \textcolor{comment}{/* @brief FlexRAM start address. (Valid only if FlexRAM is available.) */}}
\DoxyCodeLine{486 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_RAM\_START\_ADDRESS (0x14000000)}}
\DoxyCodeLine{487     \textcolor{comment}{/* @brief FlexRAM size. */}}
\DoxyCodeLine{488 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_RAM\_SIZE (4096)}}
\DoxyCodeLine{489     \textcolor{comment}{/* @brief Has 0x00 Read 1s Block command. */}}
\DoxyCodeLine{490 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_READ\_1S\_BLOCK\_CMD (1)}}
\DoxyCodeLine{491     \textcolor{comment}{/* @brief Has 0x01 Read 1s Section command. */}}
\DoxyCodeLine{492 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_READ\_1S\_SECTION\_CMD (1)}}
\DoxyCodeLine{493     \textcolor{comment}{/* @brief Has 0x02 Program Check command. */}}
\DoxyCodeLine{494 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_PROGRAM\_CHECK\_CMD (1)}}
\DoxyCodeLine{495     \textcolor{comment}{/* @brief Has 0x03 Read Resource command. */}}
\DoxyCodeLine{496 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_READ\_RESOURCE\_CMD (1)}}
\DoxyCodeLine{497     \textcolor{comment}{/* @brief Has 0x06 Program Longword command. */}}
\DoxyCodeLine{498 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_PROGRAM\_LONGWORD\_CMD (0)}}
\DoxyCodeLine{499     \textcolor{comment}{/* @brief Has 0x07 Program Phrase command. */}}
\DoxyCodeLine{500 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_PROGRAM\_PHRASE\_CMD (1)}}
\DoxyCodeLine{501     \textcolor{comment}{/* @brief Has 0x08 Erase Flash Block command. */}}
\DoxyCodeLine{502 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_ERASE\_FLASH\_BLOCK\_CMD (1)}}
\DoxyCodeLine{503     \textcolor{comment}{/* @brief Has 0x09 Erase Flash Sector command. */}}
\DoxyCodeLine{504 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_ERASE\_FLASH\_SECTOR\_CMD (1)}}
\DoxyCodeLine{505     \textcolor{comment}{/* @brief Has 0x0B Program Section command. */}}
\DoxyCodeLine{506 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_PROGRAM\_SECTION\_CMD (1)}}
\DoxyCodeLine{507     \textcolor{comment}{/* @brief Has 0x40 Read 1s All Blocks command. */}}
\DoxyCodeLine{508 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_READ\_1S\_ALL\_BLOCKS\_CMD (1)}}
\DoxyCodeLine{509     \textcolor{comment}{/* @brief Has 0x41 Read Once command. */}}
\DoxyCodeLine{510 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_READ\_ONCE\_CMD (1)}}
\DoxyCodeLine{511     \textcolor{comment}{/* @brief Has 0x43 Program Once command. */}}
\DoxyCodeLine{512 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_PROGRAM\_ONCE\_CMD (1)}}
\DoxyCodeLine{513     \textcolor{comment}{/* @brief Has 0x44 Erase All Blocks command. */}}
\DoxyCodeLine{514 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_ERASE\_ALL\_BLOCKS\_CMD (1)}}
\DoxyCodeLine{515     \textcolor{comment}{/* @brief Has 0x45 Verify Backdoor Access Key command. */}}
\DoxyCodeLine{516 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_VERIFY\_BACKDOOR\_ACCESS\_KEY\_CMD (1)}}
\DoxyCodeLine{517     \textcolor{comment}{/* @brief Has 0x46 Swap Control command. */}}
\DoxyCodeLine{518 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_SWAP\_CONTROL\_CMD (1)}}
\DoxyCodeLine{519     \textcolor{comment}{/* @brief Has 0x49 Erase All Blocks Unsecure command. */}}
\DoxyCodeLine{520 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_ERASE\_ALL\_BLOCKS\_UNSECURE\_CMD (0)}}
\DoxyCodeLine{521     \textcolor{comment}{/* @brief Has 0x4A Read 1s All Execute-\/only Segments command. */}}
\DoxyCodeLine{522 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_READ\_1S\_ALL\_EXECUTE\_ONLY\_SEGMENTS\_CMD (0)}}
\DoxyCodeLine{523     \textcolor{comment}{/* @brief Has 0x4B Erase All Execute-\/only Segments command. */}}
\DoxyCodeLine{524 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_ERASE\_ALL\_EXECUTE\_ONLY\_SEGMENTS\_CMD (0)}}
\DoxyCodeLine{525     \textcolor{comment}{/* @brief Has 0x80 Program Partition command. */}}
\DoxyCodeLine{526 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_PROGRAM\_PARTITION\_CMD (0)}}
\DoxyCodeLine{527     \textcolor{comment}{/* @brief Has 0x81 Set FlexRAM Function command. */}}
\DoxyCodeLine{528 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_SET\_FLEXRAM\_FUNCTION\_CMD (0)}}
\DoxyCodeLine{529     \textcolor{comment}{/* @brief P-\/Flash Erase/Read 1st all block command address alignment. */}}
\DoxyCodeLine{530 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_BLOCK\_CMD\_ADDRESS\_ALIGMENT (16)}}
\DoxyCodeLine{531     \textcolor{comment}{/* @brief P-\/Flash Erase sector command address alignment. */}}
\DoxyCodeLine{532 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_SECTOR\_CMD\_ADDRESS\_ALIGMENT (16)}}
\DoxyCodeLine{533     \textcolor{comment}{/* @brief P-\/Flash Rrogram/Verify section command address alignment. */}}
\DoxyCodeLine{534 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_SECTION\_CMD\_ADDRESS\_ALIGMENT (16)}}
\DoxyCodeLine{535     \textcolor{comment}{/* @brief P-\/Flash Read resource command address alignment. */}}
\DoxyCodeLine{536 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_RESOURCE\_CMD\_ADDRESS\_ALIGMENT (8)}}
\DoxyCodeLine{537     \textcolor{comment}{/* @brief P-\/Flash Program check command address alignment. */}}
\DoxyCodeLine{538 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_CHECK\_CMD\_ADDRESS\_ALIGMENT (4)}}
\DoxyCodeLine{539     \textcolor{comment}{/* @brief P-\/Flash Program check command address alignment. */}}
\DoxyCodeLine{540 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_SWAP\_CONTROL\_CMD\_ADDRESS\_ALIGMENT (16)}}
\DoxyCodeLine{541     \textcolor{comment}{/* @brief FlexNVM Erase/Read 1st all block command address alignment. */}}
\DoxyCodeLine{542 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_BLOCK\_CMD\_ADDRESS\_ALIGMENT (0)}}
\DoxyCodeLine{543     \textcolor{comment}{/* @brief FlexNVM Erase sector command address alignment. */}}
\DoxyCodeLine{544 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_SECTOR\_CMD\_ADDRESS\_ALIGMENT (0)}}
\DoxyCodeLine{545     \textcolor{comment}{/* @brief FlexNVM Rrogram/Verify section command address alignment. */}}
\DoxyCodeLine{546 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_SECTION\_CMD\_ADDRESS\_ALIGMENT (0)}}
\DoxyCodeLine{547     \textcolor{comment}{/* @brief FlexNVM Read resource command address alignment. */}}
\DoxyCodeLine{548 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_RESOURCE\_CMD\_ADDRESS\_ALIGMENT (0)}}
\DoxyCodeLine{549     \textcolor{comment}{/* @brief FlexNVM Program check command address alignment. */}}
\DoxyCodeLine{550 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_CHECK\_CMD\_ADDRESS\_ALIGMENT (0)}}
\DoxyCodeLine{551     \textcolor{comment}{/* @brief FlexNVM partition code 0000 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{552 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_0000 (0xFFFFFFFF)}}
\DoxyCodeLine{553     \textcolor{comment}{/* @brief FlexNVM partition code 0001 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{554 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_0001 (0xFFFFFFFF)}}
\DoxyCodeLine{555     \textcolor{comment}{/* @brief FlexNVM partition code 0010 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{556 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_0010 (0xFFFFFFFF)}}
\DoxyCodeLine{557     \textcolor{comment}{/* @brief FlexNVM partition code 0011 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{558 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_0011 (0xFFFFFFFF)}}
\DoxyCodeLine{559     \textcolor{comment}{/* @brief FlexNVM partition code 0100 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{560 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_0100 (0xFFFFFFFF)}}
\DoxyCodeLine{561     \textcolor{comment}{/* @brief FlexNVM partition code 0101 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{562 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_0101 (0xFFFFFFFF)}}
\DoxyCodeLine{563     \textcolor{comment}{/* @brief FlexNVM partition code 0110 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{564 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_0110 (0xFFFFFFFF)}}
\DoxyCodeLine{565     \textcolor{comment}{/* @brief FlexNVM partition code 0111 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{566 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_0111 (0xFFFFFFFF)}}
\DoxyCodeLine{567     \textcolor{comment}{/* @brief FlexNVM partition code 1000 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{568 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_1000 (0xFFFFFFFF)}}
\DoxyCodeLine{569     \textcolor{comment}{/* @brief FlexNVM partition code 1001 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{570 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_1001 (0xFFFFFFFF)}}
\DoxyCodeLine{571     \textcolor{comment}{/* @brief FlexNVM partition code 1010 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{572 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_1010 (0xFFFFFFFF)}}
\DoxyCodeLine{573     \textcolor{comment}{/* @brief FlexNVM partition code 1011 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{574 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_1011 (0xFFFFFFFF)}}
\DoxyCodeLine{575     \textcolor{comment}{/* @brief FlexNVM partition code 1100 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{576 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_1100 (0xFFFFFFFF)}}
\DoxyCodeLine{577     \textcolor{comment}{/* @brief FlexNVM partition code 1101 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{578 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_1101 (0xFFFFFFFF)}}
\DoxyCodeLine{579     \textcolor{comment}{/* @brief FlexNVM partition code 1110 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{580 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_1110 (0xFFFFFFFF)}}
\DoxyCodeLine{581     \textcolor{comment}{/* @brief FlexNVM partition code 1111 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{582 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_1111 (0xFFFFFFFF)}}
\DoxyCodeLine{583     \textcolor{comment}{/* @brief Emulated eeprom size code 0000 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{584 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_0000 (0xFFFF)}}
\DoxyCodeLine{585     \textcolor{comment}{/* @brief Emulated eeprom size code 0001 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{586 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_0001 (0xFFFF)}}
\DoxyCodeLine{587     \textcolor{comment}{/* @brief Emulated eeprom size code 0010 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{588 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_0010 (0x1000)}}
\DoxyCodeLine{589     \textcolor{comment}{/* @brief Emulated eeprom size code 0011 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{590 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_0011 (0x0800)}}
\DoxyCodeLine{591     \textcolor{comment}{/* @brief Emulated eeprom size code 0100 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{592 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_0100 (0x0400)}}
\DoxyCodeLine{593     \textcolor{comment}{/* @brief Emulated eeprom size code 0101 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{594 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_0101 (0x0200)}}
\DoxyCodeLine{595     \textcolor{comment}{/* @brief Emulated eeprom size code 0110 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{596 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_0110 (0x0100)}}
\DoxyCodeLine{597     \textcolor{comment}{/* @brief Emulated eeprom size code 0111 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{598 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_0111 (0x0080)}}
\DoxyCodeLine{599     \textcolor{comment}{/* @brief Emulated eeprom size code 1000 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{600 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_1000 (0x0040)}}
\DoxyCodeLine{601     \textcolor{comment}{/* @brief Emulated eeprom size code 1001 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{602 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_1001 (0x0020)}}
\DoxyCodeLine{603     \textcolor{comment}{/* @brief Emulated eeprom size code 1010 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{604 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_1010 (0xFFFF)}}
\DoxyCodeLine{605     \textcolor{comment}{/* @brief Emulated eeprom size code 1011 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{606 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_1011 (0xFFFF)}}
\DoxyCodeLine{607     \textcolor{comment}{/* @brief Emulated eeprom size code 1100 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{608 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_1100 (0xFFFF)}}
\DoxyCodeLine{609     \textcolor{comment}{/* @brief Emulated eeprom size code 1101 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{610 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_1101 (0xFFFF)}}
\DoxyCodeLine{611     \textcolor{comment}{/* @brief Emulated eeprom size code 1110 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{612 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_1110 (0xFFFF)}}
\DoxyCodeLine{613     \textcolor{comment}{/* @brief Emulated eeprom size code 1111 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{614 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_1111 (0x0000)}}
\DoxyCodeLine{615 \textcolor{preprocessor}{\#elif defined(CPU\_MK64FX512VDC12) || defined(CPU\_MK64FX512VLL12) || defined(CPU\_MK64FX512VLQ12) || defined(CPU\_MK64FX512VMD12)}}
\DoxyCodeLine{616     \textcolor{comment}{/* @brief Is of type FTFA. */}}
\DoxyCodeLine{617 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_IS\_FTFA (0)}}
\DoxyCodeLine{618     \textcolor{comment}{/* @brief Is of type FTFE. */}}
\DoxyCodeLine{619 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_IS\_FTFE (1)}}
\DoxyCodeLine{620     \textcolor{comment}{/* @brief Is of type FTFL. */}}
\DoxyCodeLine{621 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_IS\_FTFL (0)}}
\DoxyCodeLine{622     \textcolor{comment}{/* @brief Has flags indicating the status of the FlexRAM (register bits FCNFG[EEERDY], FCNFG[RAMRDY] and FCNFG[PFLSH]). */}}
\DoxyCodeLine{623 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_FLEX\_RAM\_FLAGS (1)}}
\DoxyCodeLine{624     \textcolor{comment}{/* @brief Has program flash swapping status flag (register bit FCNFG[SWAP]). */}}
\DoxyCodeLine{625 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_PFLASH\_SWAPPING\_STATUS\_FLAG (1)}}
\DoxyCodeLine{626     \textcolor{comment}{/* @brief Has EEPROM region protection (register FEPROT). */}}
\DoxyCodeLine{627 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_EEROM\_REGION\_PROTECTION (1)}}
\DoxyCodeLine{628     \textcolor{comment}{/* @brief Has data flash region protection (register FDPROT). */}}
\DoxyCodeLine{629 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_DATA\_FLASH\_REGION\_PROTECTION (1)}}
\DoxyCodeLine{630     \textcolor{comment}{/* @brief Has flash access control (registers XACCHn, SACCHn, where n is a number, FACSS and FACSN). */}}
\DoxyCodeLine{631 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_ACCESS\_CONTROL (0)}}
\DoxyCodeLine{632     \textcolor{comment}{/* @brief Has flash cache control in FMC module. */}}
\DoxyCodeLine{633 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_FMC\_FLASH\_CACHE\_CONTROLS (1)}}
\DoxyCodeLine{634     \textcolor{comment}{/* @brief Has flash cache control in MCM module. */}}
\DoxyCodeLine{635 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_MCM\_FLASH\_CACHE\_CONTROLS (0)}}
\DoxyCodeLine{636     \textcolor{comment}{/* @brief Has flash cache control in MSCM module. */}}
\DoxyCodeLine{637 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_MSCM\_FLASH\_CACHE\_CONTROLS (0)}}
\DoxyCodeLine{638     \textcolor{comment}{/* @brief Has prefetch speculation control in flash, such as kv5x. */}}
\DoxyCodeLine{639 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PREFETCH\_SPECULATION\_CONTROL\_IN\_FLASH (0)}}
\DoxyCodeLine{640     \textcolor{comment}{/* @brief P-\/Flash flash size coding rule version, value 0 for K1 and K2, value 1 for K3. */}}
\DoxyCodeLine{641 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_SIZE\_ENCODING\_RULE\_VERSION (0)}}
\DoxyCodeLine{642     \textcolor{comment}{/* @brief P-\/Flash start address. */}}
\DoxyCodeLine{643 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_START\_ADDRESS (0x00000000)}}
\DoxyCodeLine{644     \textcolor{comment}{/* @brief P-\/Flash block count. */}}
\DoxyCodeLine{645 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_BLOCK\_COUNT (1)}}
\DoxyCodeLine{646     \textcolor{comment}{/* @brief P-\/Flash block size. */}}
\DoxyCodeLine{647 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_BLOCK\_SIZE (524288)}}
\DoxyCodeLine{648     \textcolor{comment}{/* @brief P-\/Flash sector size. */}}
\DoxyCodeLine{649 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_BLOCK\_SECTOR\_SIZE (4096)}}
\DoxyCodeLine{650     \textcolor{comment}{/* @brief P-\/Flash write unit size. */}}
\DoxyCodeLine{651 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_BLOCK\_WRITE\_UNIT\_SIZE (8)}}
\DoxyCodeLine{652     \textcolor{comment}{/* @brief P-\/Flash data path width. */}}
\DoxyCodeLine{653 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_BLOCK\_DATA\_PATH\_WIDTH (16)}}
\DoxyCodeLine{654     \textcolor{comment}{/* @brief P-\/Flash block swap feature. */}}
\DoxyCodeLine{655 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_PFLASH\_BLOCK\_SWAP (0)}}
\DoxyCodeLine{656     \textcolor{comment}{/* @brief P-\/Flash protection region count. */}}
\DoxyCodeLine{657 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_PROTECTION\_REGION\_COUNT (32)}}
\DoxyCodeLine{658     \textcolor{comment}{/* @brief Has FlexNVM memory. */}}
\DoxyCodeLine{659 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_FLEX\_NVM (1)}}
\DoxyCodeLine{660     \textcolor{comment}{/* @brief FlexNVM start address. (Valid only if FlexNVM is available.) */}}
\DoxyCodeLine{661 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_START\_ADDRESS (0x10000000)}}
\DoxyCodeLine{662     \textcolor{comment}{/* @brief FlexNVM block count. */}}
\DoxyCodeLine{663 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_BLOCK\_COUNT (1)}}
\DoxyCodeLine{664     \textcolor{comment}{/* @brief FlexNVM block size. */}}
\DoxyCodeLine{665 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_BLOCK\_SIZE (131072)}}
\DoxyCodeLine{666     \textcolor{comment}{/* @brief FlexNVM sector size. */}}
\DoxyCodeLine{667 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_BLOCK\_SECTOR\_SIZE (4096)}}
\DoxyCodeLine{668     \textcolor{comment}{/* @brief FlexNVM write unit size. */}}
\DoxyCodeLine{669 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_BLOCK\_WRITE\_UNIT\_SIZE (8)}}
\DoxyCodeLine{670     \textcolor{comment}{/* @brief FlexNVM data path width. */}}
\DoxyCodeLine{671 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_BLOCK\_DATA\_PATH\_WIDTH (16)}}
\DoxyCodeLine{672     \textcolor{comment}{/* @brief Has FlexRAM memory. */}}
\DoxyCodeLine{673 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_FLEX\_RAM (1)}}
\DoxyCodeLine{674     \textcolor{comment}{/* @brief FlexRAM start address. (Valid only if FlexRAM is available.) */}}
\DoxyCodeLine{675 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_RAM\_START\_ADDRESS (0x14000000)}}
\DoxyCodeLine{676     \textcolor{comment}{/* @brief FlexRAM size. */}}
\DoxyCodeLine{677 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_RAM\_SIZE (4096)}}
\DoxyCodeLine{678     \textcolor{comment}{/* @brief Has 0x00 Read 1s Block command. */}}
\DoxyCodeLine{679 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_READ\_1S\_BLOCK\_CMD (1)}}
\DoxyCodeLine{680     \textcolor{comment}{/* @brief Has 0x01 Read 1s Section command. */}}
\DoxyCodeLine{681 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_READ\_1S\_SECTION\_CMD (1)}}
\DoxyCodeLine{682     \textcolor{comment}{/* @brief Has 0x02 Program Check command. */}}
\DoxyCodeLine{683 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_PROGRAM\_CHECK\_CMD (1)}}
\DoxyCodeLine{684     \textcolor{comment}{/* @brief Has 0x03 Read Resource command. */}}
\DoxyCodeLine{685 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_READ\_RESOURCE\_CMD (1)}}
\DoxyCodeLine{686     \textcolor{comment}{/* @brief Has 0x06 Program Longword command. */}}
\DoxyCodeLine{687 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_PROGRAM\_LONGWORD\_CMD (0)}}
\DoxyCodeLine{688     \textcolor{comment}{/* @brief Has 0x07 Program Phrase command. */}}
\DoxyCodeLine{689 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_PROGRAM\_PHRASE\_CMD (1)}}
\DoxyCodeLine{690     \textcolor{comment}{/* @brief Has 0x08 Erase Flash Block command. */}}
\DoxyCodeLine{691 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_ERASE\_FLASH\_BLOCK\_CMD (1)}}
\DoxyCodeLine{692     \textcolor{comment}{/* @brief Has 0x09 Erase Flash Sector command. */}}
\DoxyCodeLine{693 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_ERASE\_FLASH\_SECTOR\_CMD (1)}}
\DoxyCodeLine{694     \textcolor{comment}{/* @brief Has 0x0B Program Section command. */}}
\DoxyCodeLine{695 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_PROGRAM\_SECTION\_CMD (1)}}
\DoxyCodeLine{696     \textcolor{comment}{/* @brief Has 0x40 Read 1s All Blocks command. */}}
\DoxyCodeLine{697 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_READ\_1S\_ALL\_BLOCKS\_CMD (1)}}
\DoxyCodeLine{698     \textcolor{comment}{/* @brief Has 0x41 Read Once command. */}}
\DoxyCodeLine{699 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_READ\_ONCE\_CMD (1)}}
\DoxyCodeLine{700     \textcolor{comment}{/* @brief Has 0x43 Program Once command. */}}
\DoxyCodeLine{701 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_PROGRAM\_ONCE\_CMD (1)}}
\DoxyCodeLine{702     \textcolor{comment}{/* @brief Has 0x44 Erase All Blocks command. */}}
\DoxyCodeLine{703 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_ERASE\_ALL\_BLOCKS\_CMD (1)}}
\DoxyCodeLine{704     \textcolor{comment}{/* @brief Has 0x45 Verify Backdoor Access Key command. */}}
\DoxyCodeLine{705 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_VERIFY\_BACKDOOR\_ACCESS\_KEY\_CMD (1)}}
\DoxyCodeLine{706     \textcolor{comment}{/* @brief Has 0x46 Swap Control command. */}}
\DoxyCodeLine{707 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_SWAP\_CONTROL\_CMD (0)}}
\DoxyCodeLine{708     \textcolor{comment}{/* @brief Has 0x49 Erase All Blocks Unsecure command. */}}
\DoxyCodeLine{709 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_ERASE\_ALL\_BLOCKS\_UNSECURE\_CMD (0)}}
\DoxyCodeLine{710     \textcolor{comment}{/* @brief Has 0x4A Read 1s All Execute-\/only Segments command. */}}
\DoxyCodeLine{711 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_READ\_1S\_ALL\_EXECUTE\_ONLY\_SEGMENTS\_CMD (0)}}
\DoxyCodeLine{712     \textcolor{comment}{/* @brief Has 0x4B Erase All Execute-\/only Segments command. */}}
\DoxyCodeLine{713 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_ERASE\_ALL\_EXECUTE\_ONLY\_SEGMENTS\_CMD (0)}}
\DoxyCodeLine{714     \textcolor{comment}{/* @brief Has 0x80 Program Partition command. */}}
\DoxyCodeLine{715 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_PROGRAM\_PARTITION\_CMD (1)}}
\DoxyCodeLine{716     \textcolor{comment}{/* @brief Has 0x81 Set FlexRAM Function command. */}}
\DoxyCodeLine{717 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_HAS\_SET\_FLEXRAM\_FUNCTION\_CMD (1)}}
\DoxyCodeLine{718     \textcolor{comment}{/* @brief P-\/Flash Erase/Read 1st all block command address alignment. */}}
\DoxyCodeLine{719 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_BLOCK\_CMD\_ADDRESS\_ALIGMENT (16)}}
\DoxyCodeLine{720     \textcolor{comment}{/* @brief P-\/Flash Erase sector command address alignment. */}}
\DoxyCodeLine{721 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_SECTOR\_CMD\_ADDRESS\_ALIGMENT (16)}}
\DoxyCodeLine{722     \textcolor{comment}{/* @brief P-\/Flash Rrogram/Verify section command address alignment. */}}
\DoxyCodeLine{723 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_SECTION\_CMD\_ADDRESS\_ALIGMENT (16)}}
\DoxyCodeLine{724     \textcolor{comment}{/* @brief P-\/Flash Read resource command address alignment. */}}
\DoxyCodeLine{725 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_RESOURCE\_CMD\_ADDRESS\_ALIGMENT (8)}}
\DoxyCodeLine{726     \textcolor{comment}{/* @brief P-\/Flash Program check command address alignment. */}}
\DoxyCodeLine{727 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_CHECK\_CMD\_ADDRESS\_ALIGMENT (4)}}
\DoxyCodeLine{728     \textcolor{comment}{/* @brief P-\/Flash Program check command address alignment. */}}
\DoxyCodeLine{729 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_PFLASH\_SWAP\_CONTROL\_CMD\_ADDRESS\_ALIGMENT (0)}}
\DoxyCodeLine{730     \textcolor{comment}{/* @brief FlexNVM Erase/Read 1st all block command address alignment. */}}
\DoxyCodeLine{731 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_BLOCK\_CMD\_ADDRESS\_ALIGMENT (16)}}
\DoxyCodeLine{732     \textcolor{comment}{/* @brief FlexNVM Erase sector command address alignment. */}}
\DoxyCodeLine{733 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_SECTOR\_CMD\_ADDRESS\_ALIGMENT (16)}}
\DoxyCodeLine{734     \textcolor{comment}{/* @brief FlexNVM Rrogram/Verify section command address alignment. */}}
\DoxyCodeLine{735 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_SECTION\_CMD\_ADDRESS\_ALIGMENT (16)}}
\DoxyCodeLine{736     \textcolor{comment}{/* @brief FlexNVM Read resource command address alignment. */}}
\DoxyCodeLine{737 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_RESOURCE\_CMD\_ADDRESS\_ALIGMENT (8)}}
\DoxyCodeLine{738     \textcolor{comment}{/* @brief FlexNVM Program check command address alignment. */}}
\DoxyCodeLine{739 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_CHECK\_CMD\_ADDRESS\_ALIGMENT (4)}}
\DoxyCodeLine{740     \textcolor{comment}{/* @brief FlexNVM partition code 0000 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{741 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_0000 (0x00020000)}}
\DoxyCodeLine{742     \textcolor{comment}{/* @brief FlexNVM partition code 0001 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{743 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_0001 (0xFFFFFFFF)}}
\DoxyCodeLine{744     \textcolor{comment}{/* @brief FlexNVM partition code 0010 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{745 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_0010 (0x0001C000)}}
\DoxyCodeLine{746     \textcolor{comment}{/* @brief FlexNVM partition code 0011 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{747 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_0011 (0x00018000)}}
\DoxyCodeLine{748     \textcolor{comment}{/* @brief FlexNVM partition code 0100 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{749 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_0100 (0x00010000)}}
\DoxyCodeLine{750     \textcolor{comment}{/* @brief FlexNVM partition code 0101 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{751 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_0101 (0x00000000)}}
\DoxyCodeLine{752     \textcolor{comment}{/* @brief FlexNVM partition code 0110 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{753 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_0110 (0xFFFFFFFF)}}
\DoxyCodeLine{754     \textcolor{comment}{/* @brief FlexNVM partition code 0111 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{755 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_0111 (0xFFFFFFFF)}}
\DoxyCodeLine{756     \textcolor{comment}{/* @brief FlexNVM partition code 1000 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{757 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_1000 (0x00000000)}}
\DoxyCodeLine{758     \textcolor{comment}{/* @brief FlexNVM partition code 1001 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{759 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_1001 (0xFFFFFFFF)}}
\DoxyCodeLine{760     \textcolor{comment}{/* @brief FlexNVM partition code 1010 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{761 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_1010 (0x00004000)}}
\DoxyCodeLine{762     \textcolor{comment}{/* @brief FlexNVM partition code 1011 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{763 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_1011 (0x00008000)}}
\DoxyCodeLine{764     \textcolor{comment}{/* @brief FlexNVM partition code 1100 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{765 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_1100 (0x00010000)}}
\DoxyCodeLine{766     \textcolor{comment}{/* @brief FlexNVM partition code 1101 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{767 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_1101 (0x00020000)}}
\DoxyCodeLine{768     \textcolor{comment}{/* @brief FlexNVM partition code 1110 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{769 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_1110 (0xFFFFFFFF)}}
\DoxyCodeLine{770     \textcolor{comment}{/* @brief FlexNVM partition code 1111 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */}}
\DoxyCodeLine{771 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_DFLASH\_SIZE\_FOR\_DEPART\_1111 (0x00020000)}}
\DoxyCodeLine{772     \textcolor{comment}{/* @brief Emulated eeprom size code 0000 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{773 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_0000 (0xFFFF)}}
\DoxyCodeLine{774     \textcolor{comment}{/* @brief Emulated eeprom size code 0001 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{775 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_0001 (0xFFFF)}}
\DoxyCodeLine{776     \textcolor{comment}{/* @brief Emulated eeprom size code 0010 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{777 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_0010 (0x1000)}}
\DoxyCodeLine{778     \textcolor{comment}{/* @brief Emulated eeprom size code 0011 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{779 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_0011 (0x0800)}}
\DoxyCodeLine{780     \textcolor{comment}{/* @brief Emulated eeprom size code 0100 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{781 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_0100 (0x0400)}}
\DoxyCodeLine{782     \textcolor{comment}{/* @brief Emulated eeprom size code 0101 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{783 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_0101 (0x0200)}}
\DoxyCodeLine{784     \textcolor{comment}{/* @brief Emulated eeprom size code 0110 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{785 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_0110 (0x0100)}}
\DoxyCodeLine{786     \textcolor{comment}{/* @brief Emulated eeprom size code 0111 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{787 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_0111 (0x0080)}}
\DoxyCodeLine{788     \textcolor{comment}{/* @brief Emulated eeprom size code 1000 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{789 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_1000 (0x0040)}}
\DoxyCodeLine{790     \textcolor{comment}{/* @brief Emulated eeprom size code 1001 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{791 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_1001 (0x0020)}}
\DoxyCodeLine{792     \textcolor{comment}{/* @brief Emulated eeprom size code 1010 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{793 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_1010 (0xFFFF)}}
\DoxyCodeLine{794     \textcolor{comment}{/* @brief Emulated eeprom size code 1011 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{795 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_1011 (0xFFFF)}}
\DoxyCodeLine{796     \textcolor{comment}{/* @brief Emulated eeprom size code 1100 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{797 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_1100 (0xFFFF)}}
\DoxyCodeLine{798     \textcolor{comment}{/* @brief Emulated eeprom size code 1101 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{799 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_1101 (0xFFFF)}}
\DoxyCodeLine{800     \textcolor{comment}{/* @brief Emulated eeprom size code 1110 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{801 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_1110 (0xFFFF)}}
\DoxyCodeLine{802     \textcolor{comment}{/* @brief Emulated eeprom size code 1111 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */}}
\DoxyCodeLine{803 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_FLASH\_FLEX\_NVM\_EEPROM\_SIZE\_FOR\_EEESIZE\_1111 (0x0000)}}
\DoxyCodeLine{804 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined(CPU\_MK64FN1M0CAJ12) || defined(CPU\_MK64FN1M0VDC12) || defined(CPU\_MK64FN1M0VLL12) || defined(CPU\_MK64FN1M0VLQ12) || \(\backslash\)}}
\DoxyCodeLine{805 \textcolor{comment}{    defined(CPU\_MK64FN1M0VMD12) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{806 }
\DoxyCodeLine{807 \textcolor{comment}{/* FTM module features */}}
\DoxyCodeLine{808 }
\DoxyCodeLine{809 \textcolor{comment}{/* @brief Number of channels. */}}
\DoxyCodeLine{810 \textcolor{preprocessor}{\#define FSL\_FEATURE\_FTM\_CHANNEL\_COUNTn(x) \(\backslash\)}}
\DoxyCodeLine{811 \textcolor{preprocessor}{    ((x) == FTM0 ? (8) : \(\backslash\)}}
\DoxyCodeLine{812 \textcolor{preprocessor}{    ((x) == FTM1 ? (2) : \(\backslash\)}}
\DoxyCodeLine{813 \textcolor{preprocessor}{    ((x) == FTM2 ? (2) : \(\backslash\)}}
\DoxyCodeLine{814 \textcolor{preprocessor}{    ((x) == FTM3 ? (8) : (-\/1)))))}}
\DoxyCodeLine{815 \textcolor{comment}{/* @brief Has counter reset by the selected input capture event (register bits C0SC[ICRST], C1SC[ICRST], ...). */}}
\DoxyCodeLine{816 \textcolor{preprocessor}{\#define FSL\_FEATURE\_FTM\_HAS\_COUNTER\_RESET\_BY\_CAPTURE\_EVENT (0)}}
\DoxyCodeLine{817 \textcolor{comment}{/* @brief Has extended deadtime value. */}}
\DoxyCodeLine{818 \textcolor{preprocessor}{\#define FSL\_FEATURE\_FTM\_HAS\_EXTENDED\_DEADTIME\_VALUE (0)}}
\DoxyCodeLine{819 \textcolor{comment}{/* @brief Enable pwm output for the module. */}}
\DoxyCodeLine{820 \textcolor{preprocessor}{\#define FSL\_FEATURE\_FTM\_HAS\_ENABLE\_PWM\_OUTPUT (0)}}
\DoxyCodeLine{821 \textcolor{comment}{/* @brief Has half-\/cycle reload for the module. */}}
\DoxyCodeLine{822 \textcolor{preprocessor}{\#define FSL\_FEATURE\_FTM\_HAS\_HALFCYCLE\_RELOAD (0)}}
\DoxyCodeLine{823 \textcolor{comment}{/* @brief Has reload interrupt. */}}
\DoxyCodeLine{824 \textcolor{preprocessor}{\#define FSL\_FEATURE\_FTM\_HAS\_RELOAD\_INTERRUPT (0)}}
\DoxyCodeLine{825 \textcolor{comment}{/* @brief Has reload initialization trigger. */}}
\DoxyCodeLine{826 \textcolor{preprocessor}{\#define FSL\_FEATURE\_FTM\_HAS\_RELOAD\_INITIALIZATION\_TRIGGER (0)}}
\DoxyCodeLine{827 \textcolor{comment}{/* @brief Has DMA support, bitfield CnSC[DMA]. */}}
\DoxyCodeLine{828 \textcolor{preprocessor}{\#define FSL\_FEATURE\_FTM\_HAS\_DMA\_SUPPORT (1)}}
\DoxyCodeLine{829 \textcolor{comment}{/* @brief Has no QDCTRL. */}}
\DoxyCodeLine{830 \textcolor{preprocessor}{\#define FSL\_FEATURE\_FTM\_HAS\_NO\_QDCTRL (0)}}
\DoxyCodeLine{831 }
\DoxyCodeLine{832 \textcolor{comment}{/* GPIO module features */}}
\DoxyCodeLine{833 }
\DoxyCodeLine{834 \textcolor{comment}{/* @brief Has fast (single cycle) access capability via a dedicated memory region. */}}
\DoxyCodeLine{835 \textcolor{preprocessor}{\#define FSL\_FEATURE\_GPIO\_HAS\_FAST\_GPIO (0)}}
\DoxyCodeLine{836 \textcolor{comment}{/* @brief Has port input disable register (PIDR). */}}
\DoxyCodeLine{837 \textcolor{preprocessor}{\#define FSL\_FEATURE\_GPIO\_HAS\_INPUT\_DISABLE (0)}}
\DoxyCodeLine{838 \textcolor{comment}{/* @brief Has dedicated interrupt vector. */}}
\DoxyCodeLine{839 \textcolor{preprocessor}{\#define FSL\_FEATURE\_GPIO\_HAS\_PORT\_INTERRUPT\_VECTOR (1)}}
\DoxyCodeLine{840 }
\DoxyCodeLine{841 \textcolor{comment}{/* I2C module features */}}
\DoxyCodeLine{842 }
\DoxyCodeLine{843 \textcolor{comment}{/* @brief Has System Management Bus support (registers SMB, A2, SLTL and SLTH). */}}
\DoxyCodeLine{844 \textcolor{preprocessor}{\#define FSL\_FEATURE\_I2C\_HAS\_SMBUS (1)}}
\DoxyCodeLine{845 \textcolor{comment}{/* @brief Maximum supported baud rate in kilobit per second. */}}
\DoxyCodeLine{846 \textcolor{preprocessor}{\#define FSL\_FEATURE\_I2C\_MAX\_BAUD\_KBPS (400)}}
\DoxyCodeLine{847 \textcolor{comment}{/* @brief Is affected by errata with ID 6070 (repeat start cannot be generated if the F[MULT] bit field is set to a non-\/zero value). */}}
\DoxyCodeLine{848 \textcolor{preprocessor}{\#define FSL\_FEATURE\_I2C\_HAS\_ERRATA\_6070 (0)}}
\DoxyCodeLine{849 \textcolor{comment}{/* @brief Has DMA support (register bit C1[DMAEN]). */}}
\DoxyCodeLine{850 \textcolor{preprocessor}{\#define FSL\_FEATURE\_I2C\_HAS\_DMA\_SUPPORT (1)}}
\DoxyCodeLine{851 \textcolor{comment}{/* @brief Has I2C bus start and stop detection (register bits FLT[SSIE], FLT[STARTF] and FLT[STOPF]). */}}
\DoxyCodeLine{852 \textcolor{preprocessor}{\#define FSL\_FEATURE\_I2C\_HAS\_START\_STOP\_DETECT (1)}}
\DoxyCodeLine{853 \textcolor{comment}{/* @brief Has I2C bus stop detection (register bits FLT[STOPIE] and FLT[STOPF]). */}}
\DoxyCodeLine{854 \textcolor{preprocessor}{\#define FSL\_FEATURE\_I2C\_HAS\_STOP\_DETECT (0)}}
\DoxyCodeLine{855 \textcolor{comment}{/* @brief Has I2C bus stop hold off (register bit FLT[SHEN]). */}}
\DoxyCodeLine{856 \textcolor{preprocessor}{\#define FSL\_FEATURE\_I2C\_HAS\_STOP\_HOLD\_OFF (1)}}
\DoxyCodeLine{857 \textcolor{comment}{/* @brief Maximum width of the glitch filter in number of bus clocks. */}}
\DoxyCodeLine{858 \textcolor{preprocessor}{\#define FSL\_FEATURE\_I2C\_MAX\_GLITCH\_FILTER\_WIDTH (15)}}
\DoxyCodeLine{859 \textcolor{comment}{/* @brief Has control of the drive capability of the I2C pins. */}}
\DoxyCodeLine{860 \textcolor{preprocessor}{\#define FSL\_FEATURE\_I2C\_HAS\_HIGH\_DRIVE\_SELECTION (1)}}
\DoxyCodeLine{861 \textcolor{comment}{/* @brief Has double buffering support (register S2). */}}
\DoxyCodeLine{862 \textcolor{preprocessor}{\#define FSL\_FEATURE\_I2C\_HAS\_DOUBLE\_BUFFERING (0)}}
\DoxyCodeLine{863 \textcolor{comment}{/* @brief Has double buffer enable. */}}
\DoxyCodeLine{864 \textcolor{preprocessor}{\#define FSL\_FEATURE\_I2C\_HAS\_DOUBLE\_BUFFER\_ENABLE (0)}}
\DoxyCodeLine{865 }
\DoxyCodeLine{866 \textcolor{comment}{/* SAI module features */}}
\DoxyCodeLine{867 }
\DoxyCodeLine{868 \textcolor{comment}{/* @brief Receive/transmit FIFO size in item count (register bit fields TCSR[FRDE], TCSR[FRIE], TCSR[FRF], TCR1[TFW], RCSR[FRDE], RCSR[FRIE], RCSR[FRF], RCR1[RFW], registers TFRn, RFRn). */}}
\DoxyCodeLine{869 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SAI\_FIFO\_COUNT (8)}}
\DoxyCodeLine{870 \textcolor{comment}{/* @brief Receive/transmit channel number (register bit fields TCR3[TCE], RCR3[RCE], registers TDRn and RDRn). */}}
\DoxyCodeLine{871 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SAI\_CHANNEL\_COUNT (2)}}
\DoxyCodeLine{872 \textcolor{comment}{/* @brief Maximum words per frame (register bit fields TCR3[WDFL], TCR4[FRSZ], TMR[TWM], RCR3[WDFL], RCR4[FRSZ], RMR[RWM]). */}}
\DoxyCodeLine{873 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SAI\_MAX\_WORDS\_PER\_FRAME (32)}}
\DoxyCodeLine{874 \textcolor{comment}{/* @brief Has support of combining multiple data channel FIFOs into single channel FIFO (register bit fields TCR3[CFR], TCR4[FCOMB], TFR0[WCP], TFR1[WCP], RCR3[CFR], RCR4[FCOMB], RFR0[RCP], RFR1[RCP]). */}}
\DoxyCodeLine{875 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SAI\_HAS\_FIFO\_COMBINE\_MODE (0)}}
\DoxyCodeLine{876 \textcolor{comment}{/* @brief Has packing of 8-\/bit and 16-\/bit data into each 32-\/bit FIFO word (register bit fields TCR4[FPACK], RCR4[FPACK]). */}}
\DoxyCodeLine{877 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SAI\_HAS\_FIFO\_PACKING (0)}}
\DoxyCodeLine{878 \textcolor{comment}{/* @brief Configures when the SAI will continue transmitting after a FIFO error has been detected (register bit fields TCR4[FCONT], RCR4[FCONT]). */}}
\DoxyCodeLine{879 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SAI\_HAS\_FIFO\_FUNCTION\_AFTER\_ERROR (0)}}
\DoxyCodeLine{880 \textcolor{comment}{/* @brief Configures if the frame sync is generated internally, a frame sync is only generated when the FIFO warning flag is clear or continuously (register bit fields TCR4[ONDEM], RCR4[ONDEM]). */}}
\DoxyCodeLine{881 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SAI\_HAS\_ON\_DEMAND\_MODE (0)}}
\DoxyCodeLine{882 \textcolor{comment}{/* @brief Simplified bit clock source and asynchronous/synchronous mode selection (register bit fields TCR2[CLKMODE], RCR2[CLKMODE]), in comparison with the exclusively implemented TCR2[SYNC,BCS,BCI,MSEL], RCR2[SYNC,BCS,BCI,MSEL]. */}}
\DoxyCodeLine{883 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SAI\_HAS\_CLOCKING\_MODE (0)}}
\DoxyCodeLine{884 \textcolor{comment}{/* @brief Has register for configuration of the MCLK divide ratio (register bit fields MDR[FRACT], MDR[DIVIDE]). */}}
\DoxyCodeLine{885 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SAI\_HAS\_MCLKDIV\_REGISTER (1)}}
\DoxyCodeLine{886 \textcolor{comment}{/* @brief Ihe interrupt source number */}}
\DoxyCodeLine{887 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SAI\_INT\_SOURCE\_NUM (2)}}
\DoxyCodeLine{888 \textcolor{comment}{/* @brief Has register of MCR. */}}
\DoxyCodeLine{889 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SAI\_HAS\_MCR (1)}}
\DoxyCodeLine{890 \textcolor{comment}{/* @brief Has register of MDR */}}
\DoxyCodeLine{891 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SAI\_HAS\_MDR (1)}}
\DoxyCodeLine{892 }
\DoxyCodeLine{893 \textcolor{comment}{/* LLWU module features */}}
\DoxyCodeLine{894 }
\DoxyCodeLine{895 \textcolor{comment}{/* @brief Maximum number of pins (maximal index plus one) connected to LLWU device. */}}
\DoxyCodeLine{896 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN (16)}}
\DoxyCodeLine{897 \textcolor{comment}{/* @brief Has pins 8-\/15 connected to LLWU device. */}}
\DoxyCodeLine{898 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_EXTERNAL\_PIN\_GROUP2 (1)}}
\DoxyCodeLine{899 \textcolor{comment}{/* @brief Maximum number of internal modules connected to LLWU device. */}}
\DoxyCodeLine{900 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_INTERNAL\_MODULE (8)}}
\DoxyCodeLine{901 \textcolor{comment}{/* @brief Number of digital filters. */}}
\DoxyCodeLine{902 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_PIN\_FILTER (2)}}
\DoxyCodeLine{903 \textcolor{comment}{/* @brief Has MF register. */}}
\DoxyCodeLine{904 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_MF (0)}}
\DoxyCodeLine{905 \textcolor{comment}{/* @brief Has PF register. */}}
\DoxyCodeLine{906 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_PF (0)}}
\DoxyCodeLine{907 \textcolor{comment}{/* @brief Has possibility to enable reset in low leakage power mode and enable digital filter for RESET pin (register LLWU\_RST). */}}
\DoxyCodeLine{908 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_RESET\_ENABLE (1)}}
\DoxyCodeLine{909 \textcolor{comment}{/* @brief Has no internal module wakeup flag register. */}}
\DoxyCodeLine{910 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_NO\_INTERNAL\_MODULE\_WAKEUP\_FLAG\_REG (0)}}
\DoxyCodeLine{911 \textcolor{comment}{/* @brief Has external pin 0 connected to LLWU device. */}}
\DoxyCodeLine{912 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN0 (1)}}
\DoxyCodeLine{913 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{914 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN0\_GPIO\_IDX (GPIOE\_IDX)}}
\DoxyCodeLine{915 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{916 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN0\_GPIO\_PIN (1)}}
\DoxyCodeLine{917 \textcolor{comment}{/* @brief Has external pin 1 connected to LLWU device. */}}
\DoxyCodeLine{918 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN1 (1)}}
\DoxyCodeLine{919 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{920 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN1\_GPIO\_IDX (GPIOE\_IDX)}}
\DoxyCodeLine{921 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{922 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN1\_GPIO\_PIN (2)}}
\DoxyCodeLine{923 \textcolor{comment}{/* @brief Has external pin 2 connected to LLWU device. */}}
\DoxyCodeLine{924 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN2 (1)}}
\DoxyCodeLine{925 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{926 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN2\_GPIO\_IDX (GPIOE\_IDX)}}
\DoxyCodeLine{927 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{928 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN2\_GPIO\_PIN (4)}}
\DoxyCodeLine{929 \textcolor{comment}{/* @brief Has external pin 3 connected to LLWU device. */}}
\DoxyCodeLine{930 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN3 (1)}}
\DoxyCodeLine{931 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{932 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN3\_GPIO\_IDX (GPIOA\_IDX)}}
\DoxyCodeLine{933 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{934 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN3\_GPIO\_PIN (4)}}
\DoxyCodeLine{935 \textcolor{comment}{/* @brief Has external pin 4 connected to LLWU device. */}}
\DoxyCodeLine{936 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN4 (1)}}
\DoxyCodeLine{937 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{938 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN4\_GPIO\_IDX (GPIOA\_IDX)}}
\DoxyCodeLine{939 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{940 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN4\_GPIO\_PIN (13)}}
\DoxyCodeLine{941 \textcolor{comment}{/* @brief Has external pin 5 connected to LLWU device. */}}
\DoxyCodeLine{942 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN5 (1)}}
\DoxyCodeLine{943 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{944 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN5\_GPIO\_IDX (GPIOB\_IDX)}}
\DoxyCodeLine{945 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{946 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN5\_GPIO\_PIN (0)}}
\DoxyCodeLine{947 \textcolor{comment}{/* @brief Has external pin 6 connected to LLWU device. */}}
\DoxyCodeLine{948 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN6 (1)}}
\DoxyCodeLine{949 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{950 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN6\_GPIO\_IDX (GPIOC\_IDX)}}
\DoxyCodeLine{951 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{952 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN6\_GPIO\_PIN (1)}}
\DoxyCodeLine{953 \textcolor{comment}{/* @brief Has external pin 7 connected to LLWU device. */}}
\DoxyCodeLine{954 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN7 (1)}}
\DoxyCodeLine{955 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{956 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN7\_GPIO\_IDX (GPIOC\_IDX)}}
\DoxyCodeLine{957 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{958 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN7\_GPIO\_PIN (3)}}
\DoxyCodeLine{959 \textcolor{comment}{/* @brief Has external pin 8 connected to LLWU device. */}}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN8 (1)}}
\DoxyCodeLine{961 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{962 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN8\_GPIO\_IDX (GPIOC\_IDX)}}
\DoxyCodeLine{963 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{964 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN8\_GPIO\_PIN (4)}}
\DoxyCodeLine{965 \textcolor{comment}{/* @brief Has external pin 9 connected to LLWU device. */}}
\DoxyCodeLine{966 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN9 (1)}}
\DoxyCodeLine{967 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{968 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN9\_GPIO\_IDX (GPIOC\_IDX)}}
\DoxyCodeLine{969 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{970 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN9\_GPIO\_PIN (5)}}
\DoxyCodeLine{971 \textcolor{comment}{/* @brief Has external pin 10 connected to LLWU device. */}}
\DoxyCodeLine{972 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN10 (1)}}
\DoxyCodeLine{973 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{974 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN10\_GPIO\_IDX (GPIOC\_IDX)}}
\DoxyCodeLine{975 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{976 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN10\_GPIO\_PIN (6)}}
\DoxyCodeLine{977 \textcolor{comment}{/* @brief Has external pin 11 connected to LLWU device. */}}
\DoxyCodeLine{978 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN11 (1)}}
\DoxyCodeLine{979 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{980 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN11\_GPIO\_IDX (GPIOC\_IDX)}}
\DoxyCodeLine{981 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{982 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN11\_GPIO\_PIN (11)}}
\DoxyCodeLine{983 \textcolor{comment}{/* @brief Has external pin 12 connected to LLWU device. */}}
\DoxyCodeLine{984 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN12 (1)}}
\DoxyCodeLine{985 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{986 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN12\_GPIO\_IDX (GPIOD\_IDX)}}
\DoxyCodeLine{987 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{988 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN12\_GPIO\_PIN (0)}}
\DoxyCodeLine{989 \textcolor{comment}{/* @brief Has external pin 13 connected to LLWU device. */}}
\DoxyCodeLine{990 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN13 (1)}}
\DoxyCodeLine{991 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{992 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN13\_GPIO\_IDX (GPIOD\_IDX)}}
\DoxyCodeLine{993 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{994 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN13\_GPIO\_PIN (2)}}
\DoxyCodeLine{995 \textcolor{comment}{/* @brief Has external pin 14 connected to LLWU device. */}}
\DoxyCodeLine{996 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN14 (1)}}
\DoxyCodeLine{997 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{998 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN14\_GPIO\_IDX (GPIOD\_IDX)}}
\DoxyCodeLine{999 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{1000 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN14\_GPIO\_PIN (4)}}
\DoxyCodeLine{1001 \textcolor{comment}{/* @brief Has external pin 15 connected to LLWU device. */}}
\DoxyCodeLine{1002 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN15 (1)}}
\DoxyCodeLine{1003 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{1004 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN15\_GPIO\_IDX (GPIOD\_IDX)}}
\DoxyCodeLine{1005 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{1006 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN15\_GPIO\_PIN (6)}}
\DoxyCodeLine{1007 \textcolor{comment}{/* @brief Has external pin 16 connected to LLWU device. */}}
\DoxyCodeLine{1008 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN16 (0)}}
\DoxyCodeLine{1009 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{1010 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN16\_GPIO\_IDX (0)}}
\DoxyCodeLine{1011 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{1012 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN16\_GPIO\_PIN (0)}}
\DoxyCodeLine{1013 \textcolor{comment}{/* @brief Has external pin 17 connected to LLWU device. */}}
\DoxyCodeLine{1014 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN17 (0)}}
\DoxyCodeLine{1015 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{1016 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN17\_GPIO\_IDX (0)}}
\DoxyCodeLine{1017 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{1018 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN17\_GPIO\_PIN (0)}}
\DoxyCodeLine{1019 \textcolor{comment}{/* @brief Has external pin 18 connected to LLWU device. */}}
\DoxyCodeLine{1020 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN18 (0)}}
\DoxyCodeLine{1021 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{1022 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN18\_GPIO\_IDX (0)}}
\DoxyCodeLine{1023 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{1024 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN18\_GPIO\_PIN (0)}}
\DoxyCodeLine{1025 \textcolor{comment}{/* @brief Has external pin 19 connected to LLWU device. */}}
\DoxyCodeLine{1026 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN19 (0)}}
\DoxyCodeLine{1027 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{1028 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN19\_GPIO\_IDX (0)}}
\DoxyCodeLine{1029 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{1030 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN19\_GPIO\_PIN (0)}}
\DoxyCodeLine{1031 \textcolor{comment}{/* @brief Has external pin 20 connected to LLWU device. */}}
\DoxyCodeLine{1032 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN20 (0)}}
\DoxyCodeLine{1033 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{1034 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN20\_GPIO\_IDX (0)}}
\DoxyCodeLine{1035 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{1036 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN20\_GPIO\_PIN (0)}}
\DoxyCodeLine{1037 \textcolor{comment}{/* @brief Has external pin 21 connected to LLWU device. */}}
\DoxyCodeLine{1038 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN21 (0)}}
\DoxyCodeLine{1039 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{1040 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN21\_GPIO\_IDX (0)}}
\DoxyCodeLine{1041 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{1042 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN21\_GPIO\_PIN (0)}}
\DoxyCodeLine{1043 \textcolor{comment}{/* @brief Has external pin 22 connected to LLWU device. */}}
\DoxyCodeLine{1044 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN22 (0)}}
\DoxyCodeLine{1045 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{1046 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN22\_GPIO\_IDX (0)}}
\DoxyCodeLine{1047 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{1048 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN22\_GPIO\_PIN (0)}}
\DoxyCodeLine{1049 \textcolor{comment}{/* @brief Has external pin 23 connected to LLWU device. */}}
\DoxyCodeLine{1050 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN23 (0)}}
\DoxyCodeLine{1051 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{1052 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN23\_GPIO\_IDX (0)}}
\DoxyCodeLine{1053 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{1054 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN23\_GPIO\_PIN (0)}}
\DoxyCodeLine{1055 \textcolor{comment}{/* @brief Has external pin 24 connected to LLWU device. */}}
\DoxyCodeLine{1056 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN24 (0)}}
\DoxyCodeLine{1057 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{1058 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN24\_GPIO\_IDX (0)}}
\DoxyCodeLine{1059 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{1060 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN24\_GPIO\_PIN (0)}}
\DoxyCodeLine{1061 \textcolor{comment}{/* @brief Has external pin 25 connected to LLWU device. */}}
\DoxyCodeLine{1062 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN25 (0)}}
\DoxyCodeLine{1063 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{1064 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN25\_GPIO\_IDX (0)}}
\DoxyCodeLine{1065 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{1066 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN25\_GPIO\_PIN (0)}}
\DoxyCodeLine{1067 \textcolor{comment}{/* @brief Has external pin 26 connected to LLWU device. */}}
\DoxyCodeLine{1068 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN26 (0)}}
\DoxyCodeLine{1069 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{1070 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN26\_GPIO\_IDX (0)}}
\DoxyCodeLine{1071 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{1072 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN26\_GPIO\_PIN (0)}}
\DoxyCodeLine{1073 \textcolor{comment}{/* @brief Has external pin 27 connected to LLWU device. */}}
\DoxyCodeLine{1074 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN27 (0)}}
\DoxyCodeLine{1075 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{1076 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN27\_GPIO\_IDX (0)}}
\DoxyCodeLine{1077 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{1078 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN27\_GPIO\_PIN (0)}}
\DoxyCodeLine{1079 \textcolor{comment}{/* @brief Has external pin 28 connected to LLWU device. */}}
\DoxyCodeLine{1080 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN28 (0)}}
\DoxyCodeLine{1081 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{1082 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN28\_GPIO\_IDX (0)}}
\DoxyCodeLine{1083 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{1084 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN28\_GPIO\_PIN (0)}}
\DoxyCodeLine{1085 \textcolor{comment}{/* @brief Has external pin 29 connected to LLWU device. */}}
\DoxyCodeLine{1086 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN29 (0)}}
\DoxyCodeLine{1087 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{1088 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN29\_GPIO\_IDX (0)}}
\DoxyCodeLine{1089 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{1090 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN29\_GPIO\_PIN (0)}}
\DoxyCodeLine{1091 \textcolor{comment}{/* @brief Has external pin 30 connected to LLWU device. */}}
\DoxyCodeLine{1092 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN30 (0)}}
\DoxyCodeLine{1093 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{1094 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN30\_GPIO\_IDX (0)}}
\DoxyCodeLine{1095 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{1096 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN30\_GPIO\_PIN (0)}}
\DoxyCodeLine{1097 \textcolor{comment}{/* @brief Has external pin 31 connected to LLWU device. */}}
\DoxyCodeLine{1098 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_EXTERNAL\_PIN31 (0)}}
\DoxyCodeLine{1099 \textcolor{comment}{/* @brief Index of port of external pin. */}}
\DoxyCodeLine{1100 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN31\_GPIO\_IDX (0)}}
\DoxyCodeLine{1101 \textcolor{comment}{/* @brief Number of external pin port on specified port. */}}
\DoxyCodeLine{1102 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_PIN31\_GPIO\_PIN (0)}}
\DoxyCodeLine{1103 \textcolor{comment}{/* @brief Has internal module 0 connected to LLWU device. */}}
\DoxyCodeLine{1104 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_INTERNAL\_MODULE0 (1)}}
\DoxyCodeLine{1105 \textcolor{comment}{/* @brief Has internal module 1 connected to LLWU device. */}}
\DoxyCodeLine{1106 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_INTERNAL\_MODULE1 (1)}}
\DoxyCodeLine{1107 \textcolor{comment}{/* @brief Has internal module 2 connected to LLWU device. */}}
\DoxyCodeLine{1108 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_INTERNAL\_MODULE2 (1)}}
\DoxyCodeLine{1109 \textcolor{comment}{/* @brief Has internal module 3 connected to LLWU device. */}}
\DoxyCodeLine{1110 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_INTERNAL\_MODULE3 (1)}}
\DoxyCodeLine{1111 \textcolor{comment}{/* @brief Has internal module 4 connected to LLWU device. */}}
\DoxyCodeLine{1112 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_INTERNAL\_MODULE4 (0)}}
\DoxyCodeLine{1113 \textcolor{comment}{/* @brief Has internal module 5 connected to LLWU device. */}}
\DoxyCodeLine{1114 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_INTERNAL\_MODULE5 (1)}}
\DoxyCodeLine{1115 \textcolor{comment}{/* @brief Has internal module 6 connected to LLWU device. */}}
\DoxyCodeLine{1116 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_INTERNAL\_MODULE6 (0)}}
\DoxyCodeLine{1117 \textcolor{comment}{/* @brief Has internal module 7 connected to LLWU device. */}}
\DoxyCodeLine{1118 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_INTERNAL\_MODULE7 (1)}}
\DoxyCodeLine{1119 \textcolor{comment}{/* @brief Has Version ID Register (LLWU\_VERID). */}}
\DoxyCodeLine{1120 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_VERID (0)}}
\DoxyCodeLine{1121 \textcolor{comment}{/* @brief Has Parameter Register (LLWU\_PARAM). */}}
\DoxyCodeLine{1122 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_PARAM (0)}}
\DoxyCodeLine{1123 \textcolor{comment}{/* @brief Width of registers of the LLWU. */}}
\DoxyCodeLine{1124 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_REG\_BITWIDTH (8)}}
\DoxyCodeLine{1125 \textcolor{comment}{/* @brief Has DMA Enable register (LLWU\_DE). */}}
\DoxyCodeLine{1126 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LLWU\_HAS\_DMA\_ENABLE\_REG (0)}}
\DoxyCodeLine{1127 }
\DoxyCodeLine{1128 \textcolor{comment}{/* LPTMR module features */}}
\DoxyCodeLine{1129 }
\DoxyCodeLine{1130 \textcolor{comment}{/* @brief Has shared interrupt handler with another LPTMR module. */}}
\DoxyCodeLine{1131 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LPTMR\_HAS\_SHARED\_IRQ\_HANDLER (0)}}
\DoxyCodeLine{1132 \textcolor{comment}{/* @brief Whether LPTMR counter is 32 bits width. */}}
\DoxyCodeLine{1133 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LPTMR\_CNR\_WIDTH\_IS\_32B (0)}}
\DoxyCodeLine{1134 \textcolor{comment}{/* @brief Has timer DMA request enable (register bit CSR[TDRE]). */}}
\DoxyCodeLine{1135 \textcolor{preprocessor}{\#define FSL\_FEATURE\_LPTMR\_HAS\_CSR\_TDRE (0)}}
\DoxyCodeLine{1136 }
\DoxyCodeLine{1137 \textcolor{comment}{/* MCG module features */}}
\DoxyCodeLine{1138 }
\DoxyCodeLine{1139 \textcolor{comment}{/* @brief PRDIV base value (divider of register bit field [PRDIV] zero value). */}}
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_PLL\_PRDIV\_BASE (1)}}
\DoxyCodeLine{1141 \textcolor{comment}{/* @brief Maximum PLL external reference divider value (max. value of register bit field C5[PRVDIV]). */}}
\DoxyCodeLine{1142 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_PLL\_PRDIV\_MAX (24)}}
\DoxyCodeLine{1143 \textcolor{comment}{/* @brief VCO divider base value (multiply factor of register bit field C6[VDIV] zero value). */}}
\DoxyCodeLine{1144 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_PLL\_VDIV\_BASE (24)}}
\DoxyCodeLine{1145 \textcolor{comment}{/* @brief PLL reference clock low range. OSCCLK/PLL\_R. */}}
\DoxyCodeLine{1146 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_PLL\_REF\_MIN (2000000)}}
\DoxyCodeLine{1147 \textcolor{comment}{/* @brief PLL reference clock high range. OSCCLK/PLL\_R. */}}
\DoxyCodeLine{1148 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_PLL\_REF\_MAX (4000000)}}
\DoxyCodeLine{1149 \textcolor{comment}{/* @brief The PLL clock is divided by 2 before VCO divider. */}}
\DoxyCodeLine{1150 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_PLL\_INTERNAL\_DIV (0)}}
\DoxyCodeLine{1151 \textcolor{comment}{/* @brief FRDIV supports 1280. */}}
\DoxyCodeLine{1152 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_FRDIV\_SUPPORT\_1280 (1)}}
\DoxyCodeLine{1153 \textcolor{comment}{/* @brief FRDIV supports 1536. */}}
\DoxyCodeLine{1154 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_FRDIV\_SUPPORT\_1536 (1)}}
\DoxyCodeLine{1155 \textcolor{comment}{/* @brief MCGFFCLK divider. */}}
\DoxyCodeLine{1156 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_FFCLK\_DIV (1)}}
\DoxyCodeLine{1157 \textcolor{comment}{/* @brief Is PLL clock divided by 2 before MCG PLL/FLL clock selection in the SIM module. */}}
\DoxyCodeLine{1158 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_PLL\_EXTRA\_DIV (0)}}
\DoxyCodeLine{1159 \textcolor{comment}{/* @brief Has 32kHz RTC external reference clock (register bits C8[LOCS1], C8[CME1], C8[LOCRE1] and RTC module are present). */}}
\DoxyCodeLine{1160 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_RTC\_32K (1)}}
\DoxyCodeLine{1161 \textcolor{comment}{/* @brief Has PLL1 external reference clock (registers C10, C11, C12, S2). */}}
\DoxyCodeLine{1162 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_PLL1 (0)}}
\DoxyCodeLine{1163 \textcolor{comment}{/* @brief Has 48MHz internal oscillator. */}}
\DoxyCodeLine{1164 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_IRC\_48M (1)}}
\DoxyCodeLine{1165 \textcolor{comment}{/* @brief Has OSC1 external oscillator (registers C10, C11, C12, S2). */}}
\DoxyCodeLine{1166 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_OSC1 (0)}}
\DoxyCodeLine{1167 \textcolor{comment}{/* @brief Has fast internal reference clock fine trim (register bit C2[FCFTRIM]). */}}
\DoxyCodeLine{1168 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_FCFTRIM (1)}}
\DoxyCodeLine{1169 \textcolor{comment}{/* @brief Has PLL loss of lock reset (register bit C8[LOLRE]). */}}
\DoxyCodeLine{1170 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_LOLRE (1)}}
\DoxyCodeLine{1171 \textcolor{comment}{/* @brief Has MCG OSC clock selection (register bit C7[OSCSEL]). */}}
\DoxyCodeLine{1172 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_USE\_OSCSEL (1)}}
\DoxyCodeLine{1173 \textcolor{comment}{/* @brief Has PLL external reference selection (register bits C5[PLLREFSEL0] and C11[PLLREFSEL1]). */}}
\DoxyCodeLine{1174 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_USE\_PLLREFSEL (0)}}
\DoxyCodeLine{1175 \textcolor{comment}{/* @brief TBD */}}
\DoxyCodeLine{1176 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_USE\_SYSTEM\_CLOCK (0)}}
\DoxyCodeLine{1177 \textcolor{comment}{/* @brief Has phase-\/locked loop (PLL) (register C5 and bits C6[VDIV], C6[PLLS], C6[LOLIE0], S[PLLST], S[LOCK0], S[LOLS0]). */}}
\DoxyCodeLine{1178 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_PLL (1)}}
\DoxyCodeLine{1179 \textcolor{comment}{/* @brief Has phase-\/locked loop (PLL) PRDIV (register C5[PRDIV]. */}}
\DoxyCodeLine{1180 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_PLL\_PRDIV (1)}}
\DoxyCodeLine{1181 \textcolor{comment}{/* @brief Has phase-\/locked loop (PLL) VDIV (register C6[VDIV]. */}}
\DoxyCodeLine{1182 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_PLL\_VDIV (1)}}
\DoxyCodeLine{1183 \textcolor{comment}{/* @brief PLL/OSC related register bit fields have PLL/OSC index in their name. */}}
\DoxyCodeLine{1184 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_PLL\_OSC\_INDEX (0)}}
\DoxyCodeLine{1185 \textcolor{comment}{/* @brief Has frequency-\/locked loop (FLL) (register ATCVH, ATCVL and bits C1[IREFS], C1[FRDIV]). */}}
\DoxyCodeLine{1186 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_FLL (1)}}
\DoxyCodeLine{1187 \textcolor{comment}{/* @brief Has PLL external to MCG (C9[PLL\_CME], C9[PLL\_LOCRE], C9[EXT\_PLL\_LOCS]). */}}
\DoxyCodeLine{1188 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_EXTERNAL\_PLL (0)}}
\DoxyCodeLine{1189 \textcolor{comment}{/* @brief Has crystal oscillator or external reference clock low power controls (register bits C2[HGO], C2[RANGE]). */}}
\DoxyCodeLine{1190 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_EXT\_REF\_LOW\_POWER\_CONTROL (1)}}
\DoxyCodeLine{1191 \textcolor{comment}{/* @brief Has PLL/FLL selection as MCG output (register bit C6[PLLS]). */}}
\DoxyCodeLine{1192 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_PLL\_FLL\_SELECTION (1)}}
\DoxyCodeLine{1193 \textcolor{comment}{/* @brief Has PLL output selection (PLL0/PLL1, PLL/external PLL) (register bit C11[PLLCS]). */}}
\DoxyCodeLine{1194 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_PLL\_OUTPUT\_SELECTION (0)}}
\DoxyCodeLine{1195 \textcolor{comment}{/* @brief Has automatic trim machine (registers ATCVH, ATCVL and bits SC[ATMF], SC[ATMS], SC[ATME]). */}}
\DoxyCodeLine{1196 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_AUTO\_TRIM\_MACHINE (1)}}
\DoxyCodeLine{1197 \textcolor{comment}{/* @brief Has external clock monitor (register bit C6[CME]). */}}
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_EXTERNAL\_CLOCK\_MONITOR (1)}}
\DoxyCodeLine{1199 \textcolor{comment}{/* @brief Has low frequency internal reference clock (IRC) (registers LTRIMRNG, LFRIM, LSTRIM and bit MC[LIRC\_DIV2]). */}}
\DoxyCodeLine{1200 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_LOW\_FREQ\_IRC (0)}}
\DoxyCodeLine{1201 \textcolor{comment}{/* @brief Has high frequency internal reference clock (IRC) (registers HCTRIM, HTTRIM, HFTRIM and bit MC[HIRCEN]). */}}
\DoxyCodeLine{1202 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_HIGH\_FREQ\_IRC (0)}}
\DoxyCodeLine{1203 \textcolor{comment}{/* @brief Has PEI mode or PBI mode. */}}
\DoxyCodeLine{1204 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_HAS\_PLL\_INTERNAL\_MODE (0)}}
\DoxyCodeLine{1205 \textcolor{comment}{/* @brief Reset clock mode is BLPI. */}}
\DoxyCodeLine{1206 \textcolor{preprocessor}{\#define FSL\_FEATURE\_MCG\_RESET\_IS\_BLPI (0)}}
\DoxyCodeLine{1207 }
\DoxyCodeLine{1208 \textcolor{comment}{/* interrupt module features */}}
\DoxyCodeLine{1209 }
\DoxyCodeLine{1210 \textcolor{comment}{/* @brief Lowest interrupt request number. */}}
\DoxyCodeLine{1211 \textcolor{preprocessor}{\#define FSL\_FEATURE\_INTERRUPT\_IRQ\_MIN (-\/14)}}
\DoxyCodeLine{1212 \textcolor{comment}{/* @brief Highest interrupt request number. */}}
\DoxyCodeLine{1213 \textcolor{preprocessor}{\#define FSL\_FEATURE\_INTERRUPT\_IRQ\_MAX (85)}}
\DoxyCodeLine{1214 }
\DoxyCodeLine{1215 \textcolor{comment}{/* OSC module features */}}
\DoxyCodeLine{1216 }
\DoxyCodeLine{1217 \textcolor{comment}{/* @brief Has OSC1 external oscillator. */}}
\DoxyCodeLine{1218 \textcolor{preprocessor}{\#define FSL\_FEATURE\_OSC\_HAS\_OSC1 (0)}}
\DoxyCodeLine{1219 \textcolor{comment}{/* @brief Has OSC0 external oscillator. */}}
\DoxyCodeLine{1220 \textcolor{preprocessor}{\#define FSL\_FEATURE\_OSC\_HAS\_OSC0 (0)}}
\DoxyCodeLine{1221 \textcolor{comment}{/* @brief Has OSC external oscillator (without index). */}}
\DoxyCodeLine{1222 \textcolor{preprocessor}{\#define FSL\_FEATURE\_OSC\_HAS\_OSC (1)}}
\DoxyCodeLine{1223 \textcolor{comment}{/* @brief Number of OSC external oscillators. */}}
\DoxyCodeLine{1224 \textcolor{preprocessor}{\#define FSL\_FEATURE\_OSC\_OSC\_COUNT (1)}}
\DoxyCodeLine{1225 \textcolor{comment}{/* @brief Has external reference clock divider (register bit field DIV[ERPS]). */}}
\DoxyCodeLine{1226 \textcolor{preprocessor}{\#define FSL\_FEATURE\_OSC\_HAS\_EXT\_REF\_CLOCK\_DIVIDER (0)}}
\DoxyCodeLine{1227 }
\DoxyCodeLine{1228 \textcolor{comment}{/* PDB module features */}}
\DoxyCodeLine{1229 }
\DoxyCodeLine{1230 \textcolor{comment}{/* @brief Define the count of supporting ADC pre-\/trigger for each channel. */}}
\DoxyCodeLine{1231 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PDB\_ADC\_PRE\_CHANNEL\_COUNT (2)}}
\DoxyCodeLine{1232 \textcolor{comment}{/* @brief Has DAC support. */}}
\DoxyCodeLine{1233 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PDB\_HAS\_DAC (1)}}
\DoxyCodeLine{1234 \textcolor{comment}{/* @brief Has shared interrupt handler (has not individual interrupt handler for each channel). */}}
\DoxyCodeLine{1235 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PDB\_HAS\_SHARED\_IRQ\_HANDLER (0)}}
\DoxyCodeLine{1236 }
\DoxyCodeLine{1237 \textcolor{comment}{/* PIT module features */}}
\DoxyCodeLine{1238 }
\DoxyCodeLine{1239 \textcolor{comment}{/* @brief Number of channels (related to number of registers LDVALn, CVALn, TCTRLn, TFLGn). */}}
\DoxyCodeLine{1240 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PIT\_TIMER\_COUNT (4)}}
\DoxyCodeLine{1241 \textcolor{comment}{/* @brief Has lifetime timer (related to existence of registers LTMR64L and LTMR64H). */}}
\DoxyCodeLine{1242 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PIT\_HAS\_LIFETIME\_TIMER (0)}}
\DoxyCodeLine{1243 \textcolor{comment}{/* @brief Has chain mode (related to existence of register bit field TCTRLn[CHN]). */}}
\DoxyCodeLine{1244 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PIT\_HAS\_CHAIN\_MODE (1)}}
\DoxyCodeLine{1245 \textcolor{comment}{/* @brief Has shared interrupt handler (has not individual interrupt handler for each channel). */}}
\DoxyCodeLine{1246 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PIT\_HAS\_SHARED\_IRQ\_HANDLER (0)}}
\DoxyCodeLine{1247 \textcolor{comment}{/* @brief Has timer enable control. */}}
\DoxyCodeLine{1248 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PIT\_HAS\_MDIS (1)}}
\DoxyCodeLine{1249 }
\DoxyCodeLine{1250 \textcolor{comment}{/* PMC module features */}}
\DoxyCodeLine{1251 }
\DoxyCodeLine{1252 \textcolor{comment}{/* @brief Has Bandgap Enable In VLPx Operation support. */}}
\DoxyCodeLine{1253 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PMC\_HAS\_BGEN (1)}}
\DoxyCodeLine{1254 \textcolor{comment}{/* @brief Has Bandgap Buffer Enable. */}}
\DoxyCodeLine{1255 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PMC\_HAS\_BGBE (1)}}
\DoxyCodeLine{1256 \textcolor{comment}{/* @brief Has Bandgap Buffer Drive Select. */}}
\DoxyCodeLine{1257 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PMC\_HAS\_BGBDS (0)}}
\DoxyCodeLine{1258 \textcolor{comment}{/* @brief Has Low-\/Voltage Detect Voltage Select support. */}}
\DoxyCodeLine{1259 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PMC\_HAS\_LVDV (1)}}
\DoxyCodeLine{1260 \textcolor{comment}{/* @brief Has Low-\/Voltage Warning Voltage Select support. */}}
\DoxyCodeLine{1261 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PMC\_HAS\_LVWV (1)}}
\DoxyCodeLine{1262 \textcolor{comment}{/* @brief Has LPO. */}}
\DoxyCodeLine{1263 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PMC\_HAS\_LPO (0)}}
\DoxyCodeLine{1264 \textcolor{comment}{/* @brief Has VLPx option PMC\_REGSC[VLPO]. */}}
\DoxyCodeLine{1265 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PMC\_HAS\_VLPO (0)}}
\DoxyCodeLine{1266 \textcolor{comment}{/* @brief Has acknowledge isolation support. */}}
\DoxyCodeLine{1267 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PMC\_HAS\_ACKISO (1)}}
\DoxyCodeLine{1268 \textcolor{comment}{/* @brief Has Regulator In Full Performance Mode Status Bit PMC\_REGSC[REGFPM]. */}}
\DoxyCodeLine{1269 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PMC\_HAS\_REGFPM (0)}}
\DoxyCodeLine{1270 \textcolor{comment}{/* @brief Has Regulator In Run Regulation Status Bit PMC\_REGSC[REGONS]. */}}
\DoxyCodeLine{1271 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PMC\_HAS\_REGONS (1)}}
\DoxyCodeLine{1272 \textcolor{comment}{/* @brief Has PMC\_HVDSC1. */}}
\DoxyCodeLine{1273 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PMC\_HAS\_HVDSC1 (0)}}
\DoxyCodeLine{1274 \textcolor{comment}{/* @brief Has PMC\_PARAM. */}}
\DoxyCodeLine{1275 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PMC\_HAS\_PARAM (0)}}
\DoxyCodeLine{1276 \textcolor{comment}{/* @brief Has PMC\_VERID. */}}
\DoxyCodeLine{1277 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PMC\_HAS\_VERID (0)}}
\DoxyCodeLine{1278 }
\DoxyCodeLine{1279 \textcolor{comment}{/* PORT module features */}}
\DoxyCodeLine{1280 }
\DoxyCodeLine{1281 \textcolor{comment}{/* @brief Has control lock (register bit PCR[LK]). */}}
\DoxyCodeLine{1282 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PORT\_HAS\_PIN\_CONTROL\_LOCK (1)}}
\DoxyCodeLine{1283 \textcolor{comment}{/* @brief Has open drain control (register bit PCR[ODE]). */}}
\DoxyCodeLine{1284 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PORT\_HAS\_OPEN\_DRAIN (1)}}
\DoxyCodeLine{1285 \textcolor{comment}{/* @brief Has digital filter (registers DFER, DFCR and DFWR). */}}
\DoxyCodeLine{1286 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PORT\_HAS\_DIGITAL\_FILTER (1)}}
\DoxyCodeLine{1287 \textcolor{comment}{/* @brief Has DMA request (register bit field PCR[IRQC] values). */}}
\DoxyCodeLine{1288 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PORT\_HAS\_DMA\_REQUEST (1)}}
\DoxyCodeLine{1289 \textcolor{comment}{/* @brief Has pull resistor selection available. */}}
\DoxyCodeLine{1290 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PORT\_HAS\_PULL\_SELECTION (1)}}
\DoxyCodeLine{1291 \textcolor{comment}{/* @brief Has pull resistor enable (register bit PCR[PE]). */}}
\DoxyCodeLine{1292 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PORT\_HAS\_PULL\_ENABLE (1)}}
\DoxyCodeLine{1293 \textcolor{comment}{/* @brief Has slew rate control (register bit PCR[SRE]). */}}
\DoxyCodeLine{1294 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PORT\_HAS\_SLEW\_RATE (1)}}
\DoxyCodeLine{1295 \textcolor{comment}{/* @brief Has passive filter (register bit field PCR[PFE]). */}}
\DoxyCodeLine{1296 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PORT\_HAS\_PASSIVE\_FILTER (1)}}
\DoxyCodeLine{1297 \textcolor{comment}{/* @brief Has drive strength control (register bit PCR[DSE]). */}}
\DoxyCodeLine{1298 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PORT\_HAS\_DRIVE\_STRENGTH (1)}}
\DoxyCodeLine{1299 \textcolor{comment}{/* @brief Has separate drive strength register (HDRVE). */}}
\DoxyCodeLine{1300 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PORT\_HAS\_DRIVE\_STRENGTH\_REGISTER (0)}}
\DoxyCodeLine{1301 \textcolor{comment}{/* @brief Has glitch filter (register IOFLT). */}}
\DoxyCodeLine{1302 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PORT\_HAS\_GLITCH\_FILTER (0)}}
\DoxyCodeLine{1303 \textcolor{comment}{/* @brief Defines width of PCR[MUX] field. */}}
\DoxyCodeLine{1304 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PORT\_PCR\_MUX\_WIDTH (3)}}
\DoxyCodeLine{1305 \textcolor{comment}{/* @brief Has dedicated interrupt vector. */}}
\DoxyCodeLine{1306 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PORT\_HAS\_INTERRUPT\_VECTOR (1)}}
\DoxyCodeLine{1307 \textcolor{comment}{/* @brief Has multiple pin IRQ configuration (register GICLR and GICHR). */}}
\DoxyCodeLine{1308 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PORT\_HAS\_MULTIPLE\_IRQ\_CONFIG (0)}}
\DoxyCodeLine{1309 \textcolor{comment}{/* @brief Defines whether PCR[IRQC] bit-\/field has flag states. */}}
\DoxyCodeLine{1310 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PORT\_HAS\_IRQC\_FLAG (0)}}
\DoxyCodeLine{1311 \textcolor{comment}{/* @brief Defines whether PCR[IRQC] bit-\/field has trigger states. */}}
\DoxyCodeLine{1312 \textcolor{preprocessor}{\#define FSL\_FEATURE\_PORT\_HAS\_IRQC\_TRIGGER (0)}}
\DoxyCodeLine{1313 }
\DoxyCodeLine{1314 \textcolor{comment}{/* RCM module features */}}
\DoxyCodeLine{1315 }
\DoxyCodeLine{1316 \textcolor{comment}{/* @brief Has Loss-\/of-\/Lock Reset support. */}}
\DoxyCodeLine{1317 \textcolor{preprocessor}{\#define FSL\_FEATURE\_RCM\_HAS\_LOL (1)}}
\DoxyCodeLine{1318 \textcolor{comment}{/* @brief Has Loss-\/of-\/Clock Reset support. */}}
\DoxyCodeLine{1319 \textcolor{preprocessor}{\#define FSL\_FEATURE\_RCM\_HAS\_LOC (1)}}
\DoxyCodeLine{1320 \textcolor{comment}{/* @brief Has JTAG generated Reset support. */}}
\DoxyCodeLine{1321 \textcolor{preprocessor}{\#define FSL\_FEATURE\_RCM\_HAS\_JTAG (1)}}
\DoxyCodeLine{1322 \textcolor{comment}{/* @brief Has EzPort generated Reset support. */}}
\DoxyCodeLine{1323 \textcolor{preprocessor}{\#define FSL\_FEATURE\_RCM\_HAS\_EZPORT (1)}}
\DoxyCodeLine{1324 \textcolor{comment}{/* @brief Has bit-\/field indicating EZP\_MS\_B pin state during last reset. */}}
\DoxyCodeLine{1325 \textcolor{preprocessor}{\#define FSL\_FEATURE\_RCM\_HAS\_EZPMS (1)}}
\DoxyCodeLine{1326 \textcolor{comment}{/* @brief Has boot ROM configuration, MR[BOOTROM], FM[FORCEROM] */}}
\DoxyCodeLine{1327 \textcolor{preprocessor}{\#define FSL\_FEATURE\_RCM\_HAS\_BOOTROM (0)}}
\DoxyCodeLine{1328 \textcolor{comment}{/* @brief Has sticky system reset status register RCM\_SSRS0 and RCM\_SSRS1. */}}
\DoxyCodeLine{1329 \textcolor{preprocessor}{\#define FSL\_FEATURE\_RCM\_HAS\_SSRS (0)}}
\DoxyCodeLine{1330 \textcolor{comment}{/* @brief Has Version ID Register (RCM\_VERID). */}}
\DoxyCodeLine{1331 \textcolor{preprocessor}{\#define FSL\_FEATURE\_RCM\_HAS\_VERID (0)}}
\DoxyCodeLine{1332 \textcolor{comment}{/* @brief Has Parameter Register (RCM\_PARAM). */}}
\DoxyCodeLine{1333 \textcolor{preprocessor}{\#define FSL\_FEATURE\_RCM\_HAS\_PARAM (0)}}
\DoxyCodeLine{1334 \textcolor{comment}{/* @brief Has Reset Interrupt Enable Register RCM\_SRIE. */}}
\DoxyCodeLine{1335 \textcolor{preprocessor}{\#define FSL\_FEATURE\_RCM\_HAS\_SRIE (0)}}
\DoxyCodeLine{1336 \textcolor{comment}{/* @brief Width of registers of the RCM. */}}
\DoxyCodeLine{1337 \textcolor{preprocessor}{\#define FSL\_FEATURE\_RCM\_REG\_WIDTH (8)}}
\DoxyCodeLine{1338 \textcolor{comment}{/* @brief Has Core 1 generated Reset support RCM\_SRS[CORE1] */}}
\DoxyCodeLine{1339 \textcolor{preprocessor}{\#define FSL\_FEATURE\_RCM\_HAS\_CORE1 (0)}}
\DoxyCodeLine{1340 \textcolor{comment}{/* @brief Has MDM-\/AP system reset support RCM\_SRS1[MDM\_AP] */}}
\DoxyCodeLine{1341 \textcolor{preprocessor}{\#define FSL\_FEATURE\_RCM\_HAS\_MDM\_AP (1)}}
\DoxyCodeLine{1342 \textcolor{comment}{/* @brief Has wakeup reset feature. Register bit SRS[WAKEUP]. */}}
\DoxyCodeLine{1343 \textcolor{preprocessor}{\#define FSL\_FEATURE\_RCM\_HAS\_WAKEUP (1)}}
\DoxyCodeLine{1344 }
\DoxyCodeLine{1345 \textcolor{comment}{/* RTC module features */}}
\DoxyCodeLine{1346 }
\DoxyCodeLine{1347 \textcolor{preprocessor}{\#if defined(CPU\_MK64FN1M0CAJ12) || defined(CPU\_MK64FN1M0VDC12) || defined(CPU\_MK64FN1M0VLL12) || defined(CPU\_MK64FN1M0VLQ12) || \(\backslash\)}}
\DoxyCodeLine{1348 \textcolor{preprocessor}{    defined(CPU\_MK64FX512VDC12) || defined(CPU\_MK64FX512VLL12) || defined(CPU\_MK64FX512VLQ12)}}
\DoxyCodeLine{1349     \textcolor{comment}{/* @brief Has wakeup pin. */}}
\DoxyCodeLine{1350 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_WAKEUP\_PIN (1)}}
\DoxyCodeLine{1351     \textcolor{comment}{/* @brief Has wakeup pin selection (bit field CR[WPS]). */}}
\DoxyCodeLine{1352 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_WAKEUP\_PIN\_SELECTION (1)}}
\DoxyCodeLine{1353     \textcolor{comment}{/* @brief Has low power features (registers MER, MCLR and MCHR). */}}
\DoxyCodeLine{1354 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_MONOTONIC (0)}}
\DoxyCodeLine{1355     \textcolor{comment}{/* @brief Has read/write access control (registers WAR and RAR). */}}
\DoxyCodeLine{1356 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_ACCESS\_CONTROL (1)}}
\DoxyCodeLine{1357     \textcolor{comment}{/* @brief Has security features (registers TTSR, MER, MCLR and MCHR). */}}
\DoxyCodeLine{1358 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_SECURITY (1)}}
\DoxyCodeLine{1359     \textcolor{comment}{/* @brief Has RTC\_CLKIN available. */}}
\DoxyCodeLine{1360 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_RTC\_CLKIN (0)}}
\DoxyCodeLine{1361     \textcolor{comment}{/* @brief Has prescaler adjust for LPO. */}}
\DoxyCodeLine{1362 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_LPO\_ADJUST (0)}}
\DoxyCodeLine{1363     \textcolor{comment}{/* @brief Has Clock Pin Enable field. */}}
\DoxyCodeLine{1364 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_CPE (0)}}
\DoxyCodeLine{1365     \textcolor{comment}{/* @brief Has Timer Seconds Interrupt Configuration field. */}}
\DoxyCodeLine{1366 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TSIC (0)}}
\DoxyCodeLine{1367     \textcolor{comment}{/* @brief Has OSC capacitor setting RTC\_CR[SC2P \string~ SC16P] */}}
\DoxyCodeLine{1368 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_OSC\_SCXP (1)}}
\DoxyCodeLine{1369     \textcolor{comment}{/* @brief Has Tamper Interrupt Register (register TIR). */}}
\DoxyCodeLine{1370 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TIR (0)}}
\DoxyCodeLine{1371     \textcolor{comment}{/* @brief Has Tamper Pin Interrupt Enable (bitfield TIR[TPIE]). */}}
\DoxyCodeLine{1372 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TIR\_TPIE (0)}}
\DoxyCodeLine{1373     \textcolor{comment}{/* @brief Has Security Interrupt Enable (bitfield TIR[SIE]). */}}
\DoxyCodeLine{1374 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TIR\_SIE (0)}}
\DoxyCodeLine{1375     \textcolor{comment}{/* @brief Has Loss of Clock Interrupt Enable (bitfield TIR[LCIE]). */}}
\DoxyCodeLine{1376 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TIR\_LCIE (0)}}
\DoxyCodeLine{1377     \textcolor{comment}{/* @brief Has Tamper Interrupt Detect Flag (bitfield SR[TIDF]). */}}
\DoxyCodeLine{1378 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_SR\_TIDF (0)}}
\DoxyCodeLine{1379     \textcolor{comment}{/* @brief Has Tamper Detect Register (register TDR). */}}
\DoxyCodeLine{1380 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TDR (0)}}
\DoxyCodeLine{1381     \textcolor{comment}{/* @brief Has Tamper Pin Flag (bitfield TDR[TPF]). */}}
\DoxyCodeLine{1382 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TDR\_TPF (0)}}
\DoxyCodeLine{1383     \textcolor{comment}{/* @brief Has Security Tamper Flag (bitfield TDR[STF]). */}}
\DoxyCodeLine{1384 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TDR\_STF (0)}}
\DoxyCodeLine{1385     \textcolor{comment}{/* @brief Has Loss of Clock Tamper Flag (bitfield TDR[LCTF]). */}}
\DoxyCodeLine{1386 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TDR\_LCTF (0)}}
\DoxyCodeLine{1387     \textcolor{comment}{/* @brief Has Tamper Time Seconds Register (register TTSR). */}}
\DoxyCodeLine{1388 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TTSR (0)}}
\DoxyCodeLine{1389     \textcolor{comment}{/* @brief Has Pin Configuration Register (register PCR). */}}
\DoxyCodeLine{1390 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_PCR (0)}}
\DoxyCodeLine{1391 \textcolor{preprocessor}{\#elif defined(CPU\_MK64FN1M0VMD12) || defined(CPU\_MK64FX512VMD12)}}
\DoxyCodeLine{1392     \textcolor{comment}{/* @brief Has wakeup pin. */}}
\DoxyCodeLine{1393 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_WAKEUP\_PIN (1)}}
\DoxyCodeLine{1394     \textcolor{comment}{/* @brief Has wakeup pin selection (bit field CR[WPS]). */}}
\DoxyCodeLine{1395 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_WAKEUP\_PIN\_SELECTION (1)}}
\DoxyCodeLine{1396     \textcolor{comment}{/* @brief Has low power features (registers MER, MCLR and MCHR). */}}
\DoxyCodeLine{1397 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_MONOTONIC (0)}}
\DoxyCodeLine{1398     \textcolor{comment}{/* @brief Has read/write access control (registers WAR and RAR). */}}
\DoxyCodeLine{1399 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_ACCESS\_CONTROL (1)}}
\DoxyCodeLine{1400     \textcolor{comment}{/* @brief Has security features (registers TTSR, MER, MCLR and MCHR). */}}
\DoxyCodeLine{1401 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_SECURITY (0)}}
\DoxyCodeLine{1402     \textcolor{comment}{/* @brief Has RTC\_CLKIN available. */}}
\DoxyCodeLine{1403 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_RTC\_CLKIN (0)}}
\DoxyCodeLine{1404     \textcolor{comment}{/* @brief Has prescaler adjust for LPO. */}}
\DoxyCodeLine{1405 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_LPO\_ADJUST (0)}}
\DoxyCodeLine{1406     \textcolor{comment}{/* @brief Has Clock Pin Enable field. */}}
\DoxyCodeLine{1407 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_CPE (0)}}
\DoxyCodeLine{1408     \textcolor{comment}{/* @brief Has Timer Seconds Interrupt Configuration field. */}}
\DoxyCodeLine{1409 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TSIC (0)}}
\DoxyCodeLine{1410     \textcolor{comment}{/* @brief Has OSC capacitor setting RTC\_CR[SC2P \string~ SC16P] */}}
\DoxyCodeLine{1411 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_OSC\_SCXP (1)}}
\DoxyCodeLine{1412     \textcolor{comment}{/* @brief Has Tamper Interrupt Register (register TIR). */}}
\DoxyCodeLine{1413 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TIR (0)}}
\DoxyCodeLine{1414     \textcolor{comment}{/* @brief Has Tamper Pin Interrupt Enable (bitfield TIR[TPIE]). */}}
\DoxyCodeLine{1415 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TIR\_TPIE (0)}}
\DoxyCodeLine{1416     \textcolor{comment}{/* @brief Has Security Interrupt Enable (bitfield TIR[SIE]). */}}
\DoxyCodeLine{1417 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TIR\_SIE (0)}}
\DoxyCodeLine{1418     \textcolor{comment}{/* @brief Has Loss of Clock Interrupt Enable (bitfield TIR[LCIE]). */}}
\DoxyCodeLine{1419 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TIR\_LCIE (0)}}
\DoxyCodeLine{1420     \textcolor{comment}{/* @brief Has Tamper Interrupt Detect Flag (bitfield SR[TIDF]). */}}
\DoxyCodeLine{1421 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_SR\_TIDF (0)}}
\DoxyCodeLine{1422     \textcolor{comment}{/* @brief Has Tamper Detect Register (register TDR). */}}
\DoxyCodeLine{1423 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TDR (0)}}
\DoxyCodeLine{1424     \textcolor{comment}{/* @brief Has Tamper Pin Flag (bitfield TDR[TPF]). */}}
\DoxyCodeLine{1425 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TDR\_TPF (0)}}
\DoxyCodeLine{1426     \textcolor{comment}{/* @brief Has Security Tamper Flag (bitfield TDR[STF]). */}}
\DoxyCodeLine{1427 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TDR\_STF (0)}}
\DoxyCodeLine{1428     \textcolor{comment}{/* @brief Has Loss of Clock Tamper Flag (bitfield TDR[LCTF]). */}}
\DoxyCodeLine{1429 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TDR\_LCTF (0)}}
\DoxyCodeLine{1430     \textcolor{comment}{/* @brief Has Tamper Time Seconds Register (register TTSR). */}}
\DoxyCodeLine{1431 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_TTSR (0)}}
\DoxyCodeLine{1432     \textcolor{comment}{/* @brief Has Pin Configuration Register (register PCR). */}}
\DoxyCodeLine{1433 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_RTC\_HAS\_PCR (0)}}
\DoxyCodeLine{1434 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined(CPU\_MK64FN1M0CAJ12) || defined(CPU\_MK64FN1M0VDC12) || defined(CPU\_MK64FN1M0VLL12) || defined(CPU\_MK64FN1M0VLQ12) || \(\backslash\)}}
\DoxyCodeLine{1435 \textcolor{comment}{    defined(CPU\_MK64FX512VDC12) || defined(CPU\_MK64FX512VLL12) || defined(CPU\_MK64FX512VLQ12) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1436 }
\DoxyCodeLine{1437 \textcolor{comment}{/* SDHC module features */}}
\DoxyCodeLine{1438 }
\DoxyCodeLine{1439 \textcolor{comment}{/* @brief Has external DMA support (register bit VENDOR[EXTDMAEN]). */}}
\DoxyCodeLine{1440 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SDHC\_HAS\_EXTERNAL\_DMA\_SUPPORT (1)}}
\DoxyCodeLine{1441 \textcolor{comment}{/* @brief Has support of 3.0V voltage (register bit HTCAPBLT[VS30]). */}}
\DoxyCodeLine{1442 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SDHC\_HAS\_V300\_SUPPORT (0)}}
\DoxyCodeLine{1443 \textcolor{comment}{/* @brief Has support of 1.8V voltage (register bit HTCAPBLT[VS18]). */}}
\DoxyCodeLine{1444 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SDHC\_HAS\_V180\_SUPPORT (0)}}
\DoxyCodeLine{1445 }
\DoxyCodeLine{1446 \textcolor{comment}{/* SIM module features */}}
\DoxyCodeLine{1447 }
\DoxyCodeLine{1448 \textcolor{comment}{/* @brief Has USB FS divider. */}}
\DoxyCodeLine{1449 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_USBFS\_USE\_SPECIAL\_DIVIDER (0)}}
\DoxyCodeLine{1450 \textcolor{comment}{/* @brief Is PLL clock divided by 2 before MCG PLL/FLL clock selection. */}}
\DoxyCodeLine{1451 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_PLLCLK\_USE\_SPECIAL\_DIVIDER (0)}}
\DoxyCodeLine{1452 \textcolor{comment}{/* @brief Has RAM size specification (register bit field SOPT1[RAMSIZE]). */}}
\DoxyCodeLine{1453 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_RAMSIZE (1)}}
\DoxyCodeLine{1454 \textcolor{comment}{/* @brief Has 32k oscillator clock output (register bit SOPT1[OSC32KOUT]). */}}
\DoxyCodeLine{1455 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_OSC32K\_OUT (0)}}
\DoxyCodeLine{1456 \textcolor{comment}{/* @brief Has 32k oscillator clock selection (register bit field SOPT1[OSC32KSEL]). */}}
\DoxyCodeLine{1457 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_OSC32K\_SELECTION (1)}}
\DoxyCodeLine{1458 \textcolor{comment}{/* @brief 32k oscillator clock selection width (width of register bit field SOPT1[OSC32KSEL]). */}}
\DoxyCodeLine{1459 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_OSC32K\_SELECTION\_WIDTH (2)}}
\DoxyCodeLine{1460 \textcolor{comment}{/* @brief Has RTC clock output selection (register bit SOPT2[RTCCLKOUTSEL]). */}}
\DoxyCodeLine{1461 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_RTC\_CLOCK\_OUT\_SELECTION (1)}}
\DoxyCodeLine{1462 \textcolor{comment}{/* @brief Has USB voltage regulator (register bits SOPT1[USBVSTBY], SOPT1[USBSSTBY], SOPT1[USBREGEN], SOPT1CFG[URWE], SOPT1CFG[UVSWE], SOPT1CFG[USSWE]). */}}
\DoxyCodeLine{1463 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_USB\_VOLTAGE\_REGULATOR (1)}}
\DoxyCodeLine{1464 \textcolor{comment}{/* @brief USB has integrated PHY (register bits USBPHYCTL[USBVREGSEL], USBPHYCTL[USBVREGPD], USBPHYCTL[USB3VOUTTRG], USBPHYCTL[USBDISILIM], SOPT2[USBSLSRC], SOPT2[USBREGEN]). */}}
\DoxyCodeLine{1465 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_USB\_PHY (0)}}
\DoxyCodeLine{1466 \textcolor{comment}{/* @brief Has PTD7 pad drive strength control (register bit SOPT2[PTD7PAD]). */}}
\DoxyCodeLine{1467 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_PTD7PAD (1)}}
\DoxyCodeLine{1468 \textcolor{comment}{/* @brief Has FlexBus security level selection (register bit SOPT2[FBSL]). */}}
\DoxyCodeLine{1469 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_FBSL (1)}}
\DoxyCodeLine{1470 \textcolor{comment}{/* @brief Has number of FlexBus hold cycle before FlexBus can release bus (register bit SOPT6[PCR]). */}}
\DoxyCodeLine{1471 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_PCR (0)}}
\DoxyCodeLine{1472 \textcolor{comment}{/* @brief Has number of NFC hold cycle in case of FlexBus request (register bit SOPT6[MCC]). */}}
\DoxyCodeLine{1473 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_MCC (0)}}
\DoxyCodeLine{1474 \textcolor{comment}{/* @brief Has UART open drain enable (register bits UARTnODE, where n is a number, in register SOPT5). */}}
\DoxyCodeLine{1475 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_ODE (0)}}
\DoxyCodeLine{1476 \textcolor{comment}{/* @brief Number of LPUART modules (number of register bits LPUARTn, where n is a number, in register SCGC5). */}}
\DoxyCodeLine{1477 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_LPUART\_COUNT (0)}}
\DoxyCodeLine{1478 \textcolor{comment}{/* @brief Number of UART modules (number of register bits UARTn, where n is a number, in register SCGC4). */}}
\DoxyCodeLine{1479 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_UART\_COUNT (4)}}
\DoxyCodeLine{1480 \textcolor{comment}{/* @brief Has UART0 open drain enable (register bit SOPT5[UART0ODE]). */}}
\DoxyCodeLine{1481 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_UART0\_ODE (0)}}
\DoxyCodeLine{1482 \textcolor{comment}{/* @brief Has UART1 open drain enable (register bit SOPT5[UART1ODE]). */}}
\DoxyCodeLine{1483 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_UART1\_ODE (0)}}
\DoxyCodeLine{1484 \textcolor{comment}{/* @brief Has UART2 open drain enable (register bit SOPT5[UART2ODE]). */}}
\DoxyCodeLine{1485 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_UART2\_ODE (0)}}
\DoxyCodeLine{1486 \textcolor{comment}{/* @brief Has LPUART0 open drain enable (register bit SOPT5[LPUART0ODE]). */}}
\DoxyCodeLine{1487 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_LPUART0\_ODE (0)}}
\DoxyCodeLine{1488 \textcolor{comment}{/* @brief Has LPUART1 open drain enable (register bit SOPT5[LPUART1ODE]). */}}
\DoxyCodeLine{1489 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_LPUART1\_ODE (0)}}
\DoxyCodeLine{1490 \textcolor{comment}{/* @brief Has CMT/UART pad drive strength control (register bit SOPT2[CMTUARTPAD]). */}}
\DoxyCodeLine{1491 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_CMTUARTPAD (0)}}
\DoxyCodeLine{1492 \textcolor{comment}{/* @brief Has LPUART0 transmit data source selection (register bit SOPT5[LPUART0TXSRC]). */}}
\DoxyCodeLine{1493 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_LPUART0\_TX\_SRC (0)}}
\DoxyCodeLine{1494 \textcolor{comment}{/* @brief Has LPUART0 receive data source selection (register bit SOPT5[LPUART0RXSRC]). */}}
\DoxyCodeLine{1495 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_LPUART0\_RX\_SRC (0)}}
\DoxyCodeLine{1496 \textcolor{comment}{/* @brief Has LPUART1 transmit data source selection (register bit SOPT5[LPUART1TXSRC]). */}}
\DoxyCodeLine{1497 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_LPUART1\_TX\_SRC (0)}}
\DoxyCodeLine{1498 \textcolor{comment}{/* @brief Has LPUART1 receive data source selection (register bit SOPT5[LPUART1RXSRC]). */}}
\DoxyCodeLine{1499 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_LPUART1\_RX\_SRC (0)}}
\DoxyCodeLine{1500 \textcolor{comment}{/* @brief Has UART0 transmit data source selection (register bit SOPT5[UART0TXSRC]). */}}
\DoxyCodeLine{1501 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_UART0\_TX\_SRC (1)}}
\DoxyCodeLine{1502 \textcolor{comment}{/* @brief UART0 transmit data source selection width (width of register bit SOPT5[UART0TXSRC]). */}}
\DoxyCodeLine{1503 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_UART0\_TX\_SRC\_WIDTH (2)}}
\DoxyCodeLine{1504 \textcolor{comment}{/* @brief Has UART0 receive data source selection (register bit SOPT5[UART0RXSRC]). */}}
\DoxyCodeLine{1505 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_UART0\_RX\_SRC (1)}}
\DoxyCodeLine{1506 \textcolor{comment}{/* @brief UART0 receive data source selection width (width of register bit SOPT5[UART0RXSRC]). */}}
\DoxyCodeLine{1507 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_UART0\_RX\_SRC\_WIDTH (2)}}
\DoxyCodeLine{1508 \textcolor{comment}{/* @brief Has UART1 transmit data source selection (register bit SOPT5[UART1TXSRC]). */}}
\DoxyCodeLine{1509 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_UART1\_TX\_SRC (1)}}
\DoxyCodeLine{1510 \textcolor{comment}{/* @brief Has UART1 receive data source selection (register bit SOPT5[UART1RXSRC]). */}}
\DoxyCodeLine{1511 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_UART1\_RX\_SRC (1)}}
\DoxyCodeLine{1512 \textcolor{comment}{/* @brief UART1 receive data source selection width (width of register bit SOPT5[UART1RXSRC]). */}}
\DoxyCodeLine{1513 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_UART1\_RX\_SRC\_WIDTH (2)}}
\DoxyCodeLine{1514 \textcolor{comment}{/* @brief Has FTM module(s) configuration. */}}
\DoxyCodeLine{1515 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_FTM (1)}}
\DoxyCodeLine{1516 \textcolor{comment}{/* @brief Number of FTM modules. */}}
\DoxyCodeLine{1517 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_FTM\_COUNT (4)}}
\DoxyCodeLine{1518 \textcolor{comment}{/* @brief Number of FTM triggers with selectable source. */}}
\DoxyCodeLine{1519 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_FTM\_TRIGGER\_COUNT (2)}}
\DoxyCodeLine{1520 \textcolor{comment}{/* @brief Has FTM0 triggers source selection (register bits SOPT4[FTM0TRGnSRC], where n is a number). */}}
\DoxyCodeLine{1521 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_FTM0\_TRIGGER (1)}}
\DoxyCodeLine{1522 \textcolor{comment}{/* @brief Has FTM3 triggers source selection (register bits SOPT4[FTM3TRGnSRC], where n is a number). */}}
\DoxyCodeLine{1523 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_FTM3\_TRIGGER (1)}}
\DoxyCodeLine{1524 \textcolor{comment}{/* @brief Has FTM1 channel 0 input capture source selection (register bit SOPT4[FTM1CH0SRC]). */}}
\DoxyCodeLine{1525 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_FTM1\_CHANNELS (1)}}
\DoxyCodeLine{1526 \textcolor{comment}{/* @brief Has FTM2 channel 0 input capture source selection (register bit SOPT4[FTM2CH0SRC]). */}}
\DoxyCodeLine{1527 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_FTM2\_CHANNELS (1)}}
\DoxyCodeLine{1528 \textcolor{comment}{/* @brief Has FTM3 channel 0 input capture source selection (register bit SOPT4[FTM3CH0SRC]). */}}
\DoxyCodeLine{1529 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_FTM3\_CHANNELS (0)}}
\DoxyCodeLine{1530 \textcolor{comment}{/* @brief Has FTM2 channel 1 input capture source selection (register bit SOPT4[FTM2CH1SRC]). */}}
\DoxyCodeLine{1531 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_FTM2\_CHANNEL1 (0)}}
\DoxyCodeLine{1532 \textcolor{comment}{/* @brief Number of configurable FTM0 fault detection input (number of register bits SOPT4[FTM0FLTn], where n is a number starting from zero). */}}
\DoxyCodeLine{1533 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_FTM0\_FAULT\_COUNT (3)}}
\DoxyCodeLine{1534 \textcolor{comment}{/* @brief Number of configurable FTM1 fault detection input (number of register bits SOPT4[FTM1FLTn], where n is a number starting from zero). */}}
\DoxyCodeLine{1535 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_FTM1\_FAULT\_COUNT (1)}}
\DoxyCodeLine{1536 \textcolor{comment}{/* @brief Number of configurable FTM2 fault detection input (number of register bits SOPT4[FTM2FLTn], where n is a number starting from zero). */}}
\DoxyCodeLine{1537 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_FTM2\_FAULT\_COUNT (1)}}
\DoxyCodeLine{1538 \textcolor{comment}{/* @brief Number of configurable FTM3 fault detection input (number of register bits SOPT4[FTM3FLTn], where n is a number starting from zero). */}}
\DoxyCodeLine{1539 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_FTM3\_FAULT\_COUNT (1)}}
\DoxyCodeLine{1540 \textcolor{comment}{/* @brief Has FTM hardware trigger 0 software synchronization (register bit SOPT8[FTMnSYNCBIT], where n is a module instance index). */}}
\DoxyCodeLine{1541 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_FTM\_TRIGGER\_SYNC (0)}}
\DoxyCodeLine{1542 \textcolor{comment}{/* @brief Has FTM channels output source selection (register bit SOPT8[FTMxOCHnSRC], where x is a module instance index and n is a channel index). */}}
\DoxyCodeLine{1543 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_FTM\_CHANNELS\_OUTPUT\_SRC (0)}}
\DoxyCodeLine{1544 \textcolor{comment}{/* @brief Has TPM module(s) configuration. */}}
\DoxyCodeLine{1545 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_TPM (0)}}
\DoxyCodeLine{1546 \textcolor{comment}{/* @brief The highest TPM module index. */}}
\DoxyCodeLine{1547 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_MAX\_TPM\_INDEX (0)}}
\DoxyCodeLine{1548 \textcolor{comment}{/* @brief Has TPM module with index 0. */}}
\DoxyCodeLine{1549 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_TPM0 (0)}}
\DoxyCodeLine{1550 \textcolor{comment}{/* @brief Has TPM0 clock selection (register bit field SOPT4[TPM0CLKSEL]). */}}
\DoxyCodeLine{1551 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_TPM0\_CLK\_SEL (0)}}
\DoxyCodeLine{1552 \textcolor{comment}{/* @brief Is TPM channels configuration in the SOPT4 (not SOPT9) register (register bits TPMnCH0SRC, TPMnCLKSEL, where n is a module instance index). */}}
\DoxyCodeLine{1553 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_TPM\_CHANNELS\_CONFIG\_IN\_SOPT4\_REG (0)}}
\DoxyCodeLine{1554 \textcolor{comment}{/* @brief Has TPM1 channel 0 input capture source selection (register bit field SOPT4[TPM1CH0SRC] or SOPT9[TPM1CH0SRC]). */}}
\DoxyCodeLine{1555 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_TPM1\_CH0\_SRC\_SELECTION (0)}}
\DoxyCodeLine{1556 \textcolor{comment}{/* @brief Has TPM1 clock selection (register bit field SOPT4[TPM1CLKSEL]). */}}
\DoxyCodeLine{1557 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_TPM1\_CLK\_SEL (0)}}
\DoxyCodeLine{1558 \textcolor{comment}{/* @brief TPM1 channel 0 input capture source selection width (width of register bit field SOPT4[TPM1CH0SRC] or SOPT9[TPM1CH0SRC]). */}}
\DoxyCodeLine{1559 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_TPM1\_CH0\_SRC\_SELECTION\_WIDTH (0)}}
\DoxyCodeLine{1560 \textcolor{comment}{/* @brief Has TPM2 channel 0 input capture source selection (register bit field SOPT4[TPM2CH0SRC]). */}}
\DoxyCodeLine{1561 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_TPM2\_CH0\_SRC\_SELECTION (0)}}
\DoxyCodeLine{1562 \textcolor{comment}{/* @brief Has TPM2 clock selection (register bit field SOPT4[TPM2CLKSEL]). */}}
\DoxyCodeLine{1563 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_TPM2\_CLK\_SEL (0)}}
\DoxyCodeLine{1564 \textcolor{comment}{/* @brief Has PLL/FLL clock selection (register bit field SOPT2[PLLFLLSEL]). */}}
\DoxyCodeLine{1565 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_PLL\_FLL\_SELECTION (1)}}
\DoxyCodeLine{1566 \textcolor{comment}{/* @brief PLL/FLL clock selection width (width of register bit field SOPT2[PLLFLLSEL]). */}}
\DoxyCodeLine{1567 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_PLL\_FLL\_SELECTION\_WIDTH (1)}}
\DoxyCodeLine{1568 \textcolor{comment}{/* @brief Has NFC clock source selection (register bit SOPT2[NFCSRC]). */}}
\DoxyCodeLine{1569 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_NFCSRC (0)}}
\DoxyCodeLine{1570 \textcolor{comment}{/* @brief Has eSDHC clock source selection (register bit SOPT2[ESDHCSRC]). */}}
\DoxyCodeLine{1571 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_ESDHCSRC (0)}}
\DoxyCodeLine{1572 \textcolor{comment}{/* @brief Has SDHC clock source selection (register bit SOPT2[SDHCSRC]). */}}
\DoxyCodeLine{1573 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_SDHCSRC (1)}}
\DoxyCodeLine{1574 \textcolor{comment}{/* @brief Has LCDC clock source selection (register bits SOPT2[LCDCSRC], SOPT2[LCDC\_CLKSEL]). */}}
\DoxyCodeLine{1575 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_LCDCSRC (0)}}
\DoxyCodeLine{1576 \textcolor{comment}{/* @brief Has ENET timestamp clock source selection (register bit SOPT2[TIMESRC]). */}}
\DoxyCodeLine{1577 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_TIMESRC (1)}}
\DoxyCodeLine{1578 \textcolor{comment}{/* @brief Has ENET RMII clock source selection (register bit SOPT2[RMIISRC]). */}}
\DoxyCodeLine{1579 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_RMIISRC (1)}}
\DoxyCodeLine{1580 \textcolor{comment}{/* @brief Has USB clock source selection (register bit SOPT2[USBSRC]). */}}
\DoxyCodeLine{1581 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_USBSRC (1)}}
\DoxyCodeLine{1582 \textcolor{comment}{/* @brief Has USB FS clock source selection (register bit SOPT2[USBFSRC]). */}}
\DoxyCodeLine{1583 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_USBFSRC (0)}}
\DoxyCodeLine{1584 \textcolor{comment}{/* @brief Has USB HS clock source selection (register bit SOPT2[USBHSRC]). */}}
\DoxyCodeLine{1585 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_USBHSRC (0)}}
\DoxyCodeLine{1586 \textcolor{comment}{/* @brief Has LPUART clock source selection (register bit SOPT2[LPUARTSRC]). */}}
\DoxyCodeLine{1587 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_LPUARTSRC (0)}}
\DoxyCodeLine{1588 \textcolor{comment}{/* @brief Has LPUART0 clock source selection (register bit SOPT2[LPUART0SRC]). */}}
\DoxyCodeLine{1589 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_LPUART0SRC (0)}}
\DoxyCodeLine{1590 \textcolor{comment}{/* @brief Has LPUART1 clock source selection (register bit SOPT2[LPUART1SRC]). */}}
\DoxyCodeLine{1591 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_LPUART1SRC (0)}}
\DoxyCodeLine{1592 \textcolor{comment}{/* @brief Has FLEXIOSRC clock source selection (register bit SOPT2[FLEXIOSRC]). */}}
\DoxyCodeLine{1593 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_FLEXIOSRC (0)}}
\DoxyCodeLine{1594 \textcolor{comment}{/* @brief Has UART0 clock source selection (register bit SOPT2[UART0SRC]). */}}
\DoxyCodeLine{1595 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_UART0SRC (0)}}
\DoxyCodeLine{1596 \textcolor{comment}{/* @brief Has TPM clock source selection (register bit SOPT2[TPMSRC]). */}}
\DoxyCodeLine{1597 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_TPMSRC (0)}}
\DoxyCodeLine{1598 \textcolor{comment}{/* @brief Has debug trace clock selection (register bit SOPT2[TRACECLKSEL]). */}}
\DoxyCodeLine{1599 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HAS\_TRACE\_CLKSEL (1)}}
\DoxyCodeLine{1600 \textcolor{comment}{/* @brief Number of ADC modules (register bits SOPT7[ADCnTRGSEL], SOPT7[ADCnPRETRGSEL], SOPT7[ADCnALTTRGSEL], where n is a module instance index). */}}
\DoxyCodeLine{1601 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_ADC\_COUNT (2)}}
\DoxyCodeLine{1602 \textcolor{comment}{/* @brief ADC0 alternate trigger enable width (width of bit field ADC0ALTTRGEN of register SOPT7). */}}
\DoxyCodeLine{1603 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_ADC0ALTTRGEN\_WIDTH (1)}}
\DoxyCodeLine{1604 \textcolor{comment}{/* @brief ADC1 alternate trigger enable width (width of bit field ADC1ALTTRGEN of register SOPT7). */}}
\DoxyCodeLine{1605 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_ADC1ALTTRGEN\_WIDTH (1)}}
\DoxyCodeLine{1606 \textcolor{comment}{/* @brief ADC2 alternate trigger enable width (width of bit field ADC2ALTTRGEN of register SOPT7). */}}
\DoxyCodeLine{1607 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_ADC2ALTTRGEN\_WIDTH (0)}}
\DoxyCodeLine{1608 \textcolor{comment}{/* @brief ADC3 alternate trigger enable width (width of bit field ADC3ALTTRGEN of register SOPT7). */}}
\DoxyCodeLine{1609 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_ADC3ALTTRGEN\_WIDTH (0)}}
\DoxyCodeLine{1610 \textcolor{comment}{/* @brief HSADC0 converter A alternate trigger enable width (width of bit field HSADC0AALTTRGEN of register SOPT7). */}}
\DoxyCodeLine{1611 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HSADC0AALTTRGEN\_WIDTH (0)}}
\DoxyCodeLine{1612 \textcolor{comment}{/* @brief HSADC1 converter A alternate trigger enable width (width of bit field HSADC1AALTTRGEN of register SOPT7). */}}
\DoxyCodeLine{1613 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HSADC1AALTTRGEN\_WIDTH (0)}}
\DoxyCodeLine{1614 \textcolor{comment}{/* @brief ADC converter A alternate trigger enable width (width of bit field ADCAALTTRGEN of register SOPT7). */}}
\DoxyCodeLine{1615 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_ADCAALTTRGEN\_WIDTH (0)}}
\DoxyCodeLine{1616 \textcolor{comment}{/* @brief HSADC0 converter B alternate trigger enable width (width of bit field HSADC0BALTTRGEN of register SOPT7). */}}
\DoxyCodeLine{1617 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HSADC0BALTTRGEN\_WIDTH (0)}}
\DoxyCodeLine{1618 \textcolor{comment}{/* @brief HSADC1 converter B alternate trigger enable width (width of bit field HSADC1BALTTRGEN of register SOPT7). */}}
\DoxyCodeLine{1619 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_HSADC1BALTTRGEN\_WIDTH (0)}}
\DoxyCodeLine{1620 \textcolor{comment}{/* @brief ADC converter B alternate trigger enable width (width of bit field ADCBALTTRGEN of register SOPT7). */}}
\DoxyCodeLine{1621 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_OPT\_ADCBALTTRGEN\_WIDTH (0)}}
\DoxyCodeLine{1622 \textcolor{comment}{/* @brief Has clock 2 output divider (register bit field CLKDIV1[OUTDIV2]). */}}
\DoxyCodeLine{1623 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_DIVIDER\_HAS\_OUTDIV2 (1)}}
\DoxyCodeLine{1624 \textcolor{comment}{/* @brief Has clock 3 output divider (register bit field CLKDIV1[OUTDIV3]). */}}
\DoxyCodeLine{1625 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_DIVIDER\_HAS\_OUTDIV3 (1)}}
\DoxyCodeLine{1626 \textcolor{comment}{/* @brief Has clock 4 output divider (register bit field CLKDIV1[OUTDIV4]). */}}
\DoxyCodeLine{1627 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_DIVIDER\_HAS\_OUTDIV4 (1)}}
\DoxyCodeLine{1628 \textcolor{comment}{/* @brief Clock 4 output divider width (width of register bit field CLKDIV1[OUTDIV4]). */}}
\DoxyCodeLine{1629 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_DIVIDER\_OUTDIV4\_WIDTH (4)}}
\DoxyCodeLine{1630 \textcolor{comment}{/* @brief Has clock 5 output divider (register bit field CLKDIV1[OUTDIV5]). */}}
\DoxyCodeLine{1631 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_DIVIDER\_HAS\_OUTDIV5 (0)}}
\DoxyCodeLine{1632 \textcolor{comment}{/* @brief Has USB clock divider (register bit field CLKDIV2[USBDIV] and CLKDIV2[USBFRAC]). */}}
\DoxyCodeLine{1633 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_DIVIDER\_HAS\_USBDIV (1)}}
\DoxyCodeLine{1634 \textcolor{comment}{/* @brief Has USB FS clock divider (register bit field CLKDIV2[USBFSDIV] and CLKDIV2[USBFSFRAC]). */}}
\DoxyCodeLine{1635 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_DIVIDER\_HAS\_USBFSDIV (0)}}
\DoxyCodeLine{1636 \textcolor{comment}{/* @brief Has USB HS clock divider (register bit field CLKDIV2[USBHSDIV] and CLKDIV2[USBHSFRAC]). */}}
\DoxyCodeLine{1637 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_DIVIDER\_HAS\_USBHSDIV (0)}}
\DoxyCodeLine{1638 \textcolor{comment}{/* @brief Has PLL/FLL clock divider (register bit field CLKDIV3[PLLFLLDIV] and CLKDIV3[PLLFLLFRAC]). */}}
\DoxyCodeLine{1639 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_DIVIDER\_HAS\_PLLFLLDIV (0)}}
\DoxyCodeLine{1640 \textcolor{comment}{/* @brief Has LCDC clock divider (register bit field CLKDIV3[LCDCDIV] and CLKDIV3[LCDCFRAC]). */}}
\DoxyCodeLine{1641 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_DIVIDER\_HAS\_LCDCDIV (0)}}
\DoxyCodeLine{1642 \textcolor{comment}{/* @brief Has trace clock divider (register bit field CLKDIV4[TRACEDIV] and CLKDIV4[TRACEFRAC]). */}}
\DoxyCodeLine{1643 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_DIVIDER\_HAS\_TRACEDIV (0)}}
\DoxyCodeLine{1644 \textcolor{comment}{/* @brief Has NFC clock divider (register bit field CLKDIV4[NFCDIV] and CLKDIV4[NFCFRAC]). */}}
\DoxyCodeLine{1645 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_DIVIDER\_HAS\_NFCDIV (0)}}
\DoxyCodeLine{1646 \textcolor{comment}{/* @brief Has Kinetis family ID (register bit field SDID[FAMILYID]). */}}
\DoxyCodeLine{1647 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_SDID\_HAS\_FAMILYID (1)}}
\DoxyCodeLine{1648 \textcolor{comment}{/* @brief Has Kinetis family ID (register bit field SDID[FAMID]). */}}
\DoxyCodeLine{1649 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_SDID\_HAS\_FAMID (1)}}
\DoxyCodeLine{1650 \textcolor{comment}{/* @brief Has Kinetis sub-\/family ID (register bit field SDID[SUBFAMID]). */}}
\DoxyCodeLine{1651 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_SDID\_HAS\_SUBFAMID (1)}}
\DoxyCodeLine{1652 \textcolor{comment}{/* @brief Has Kinetis series ID (register bit field SDID[SERIESID]). */}}
\DoxyCodeLine{1653 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_SDID\_HAS\_SERIESID (1)}}
\DoxyCodeLine{1654 \textcolor{comment}{/* @brief Has device die ID (register bit field SDID[DIEID]). */}}
\DoxyCodeLine{1655 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_SDID\_HAS\_DIEID (1)}}
\DoxyCodeLine{1656 \textcolor{comment}{/* @brief Has system SRAM size specifier (register bit field SDID[SRAMSIZE]). */}}
\DoxyCodeLine{1657 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_SDID\_HAS\_SRAMSIZE (0)}}
\DoxyCodeLine{1658 \textcolor{comment}{/* @brief Has flash mode (register bit FCFG1[FLASHDOZE]). */}}
\DoxyCodeLine{1659 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_FCFG\_HAS\_FLASHDOZE (1)}}
\DoxyCodeLine{1660 \textcolor{comment}{/* @brief Has flash disable (register bit FCFG1[FLASHDIS]). */}}
\DoxyCodeLine{1661 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_FCFG\_HAS\_FLASHDIS (1)}}
\DoxyCodeLine{1662 \textcolor{comment}{/* @brief Has FTFE disable (register bit FCFG1[FTFDIS]). */}}
\DoxyCodeLine{1663 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_FCFG\_HAS\_FTFDIS (0)}}
\DoxyCodeLine{1664 \textcolor{comment}{/* @brief Has FlexNVM size specifier (register bit field FCFG1[NVMSIZE]). */}}
\DoxyCodeLine{1665 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_FCFG\_HAS\_NVMSIZE (1)}}
\DoxyCodeLine{1666 \textcolor{comment}{/* @brief Has EEPROM size specifier (register bit field FCFG1[EESIZE]). */}}
\DoxyCodeLine{1667 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_FCFG\_HAS\_EESIZE (1)}}
\DoxyCodeLine{1668 \textcolor{comment}{/* @brief Has FlexNVM partition (register bit field FCFG1[DEPART]). */}}
\DoxyCodeLine{1669 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_FCFG\_HAS\_DEPART (1)}}
\DoxyCodeLine{1670 \textcolor{comment}{/* @brief Maximum flash address block 0 address specifier (register bit field FCFG2[MAXADDR0]). */}}
\DoxyCodeLine{1671 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_FCFG\_HAS\_MAXADDR0 (1)}}
\DoxyCodeLine{1672 \textcolor{comment}{/* @brief Maximum flash address block 1 address specifier (register bit field FCFG2[MAXADDR1]). */}}
\DoxyCodeLine{1673 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_FCFG\_HAS\_MAXADDR1 (1)}}
\DoxyCodeLine{1674 \textcolor{comment}{/* @brief Maximum flash address block 0 or 1 address specifier (register bit field FCFG2[MAXADDR01]). */}}
\DoxyCodeLine{1675 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_FCFG\_HAS\_MAXADDR01 (0)}}
\DoxyCodeLine{1676 \textcolor{comment}{/* @brief Maximum flash address block 2 or 3 address specifier (register bit field FCFG2[MAXADDR23]). */}}
\DoxyCodeLine{1677 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_FCFG\_HAS\_MAXADDR23 (0)}}
\DoxyCodeLine{1678 \textcolor{comment}{/* @brief Has program flash availability specifier (register bit FCFG2[PFLSH]). */}}
\DoxyCodeLine{1679 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_FCFG\_HAS\_PFLSH (1)}}
\DoxyCodeLine{1680 \textcolor{comment}{/* @brief Has program flash swapping (register bit FCFG2[SWAPPFLSH]). */}}
\DoxyCodeLine{1681 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_FCFG\_HAS\_PFLSH\_SWAP (0)}}
\DoxyCodeLine{1682 \textcolor{comment}{/* @brief Has miscellanious control register (register MCR). */}}
\DoxyCodeLine{1683 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_HAS\_MISC\_CONTROLS (0)}}
\DoxyCodeLine{1684 \textcolor{comment}{/* @brief Has COP watchdog (registers COPC and SRVCOP). */}}
\DoxyCodeLine{1685 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_HAS\_COP\_WATCHDOG (0)}}
\DoxyCodeLine{1686 \textcolor{comment}{/* @brief Has COP watchdog stop (register bits COPC[COPSTPEN], COPC[COPDBGEN] and COPC[COPCLKSEL]). */}}
\DoxyCodeLine{1687 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_HAS\_COP\_STOP (0)}}
\DoxyCodeLine{1688 \textcolor{comment}{/* @brief Has LLWU clock gate bit (e.g SIM\_SCGC4). */}}
\DoxyCodeLine{1689 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SIM\_HAS\_SCGC\_LLWU (0)}}
\DoxyCodeLine{1690 }
\DoxyCodeLine{1691 \textcolor{comment}{/* SMC module features */}}
\DoxyCodeLine{1692 }
\DoxyCodeLine{1693 \textcolor{comment}{/* @brief Has partial stop option (register bit STOPCTRL[PSTOPO]). */}}
\DoxyCodeLine{1694 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_HAS\_PSTOPO (0)}}
\DoxyCodeLine{1695 \textcolor{comment}{/* @brief Has LPO power option (register bit STOPCTRL[LPOPO]). */}}
\DoxyCodeLine{1696 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_HAS\_LPOPO (0)}}
\DoxyCodeLine{1697 \textcolor{comment}{/* @brief Has POR power option (register bit STOPCTRL[PORPO] or VLLSCTRL[PORPO]). */}}
\DoxyCodeLine{1698 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_HAS\_PORPO (1)}}
\DoxyCodeLine{1699 \textcolor{comment}{/* @brief Has low power wakeup on interrupt (register bit PMCTRL[LPWUI]). */}}
\DoxyCodeLine{1700 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_HAS\_LPWUI (1)}}
\DoxyCodeLine{1701 \textcolor{comment}{/* @brief Has LLS or VLLS mode control (register bit STOPCTRL[LLSM]). */}}
\DoxyCodeLine{1702 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_HAS\_LLS\_SUBMODE (0)}}
\DoxyCodeLine{1703 \textcolor{comment}{/* @brief Has VLLS mode control (register bit VLLSCTRL[VLLSM]). */}}
\DoxyCodeLine{1704 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_USE\_VLLSCTRL\_REG (1)}}
\DoxyCodeLine{1705 \textcolor{comment}{/* @brief Has VLLS mode control (register bit STOPCTRL[VLLSM]). */}}
\DoxyCodeLine{1706 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_USE\_STOPCTRL\_VLLSM (0)}}
\DoxyCodeLine{1707 \textcolor{comment}{/* @brief Has RAM partition 2 power option (register bit STOPCTRL[RAM2PO]). */}}
\DoxyCodeLine{1708 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_HAS\_RAM2\_POWER\_OPTION (0)}}
\DoxyCodeLine{1709 \textcolor{comment}{/* @brief Has high speed run mode (register bit PMPROT[AHSRUN]). */}}
\DoxyCodeLine{1710 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_HAS\_HIGH\_SPEED\_RUN\_MODE (0)}}
\DoxyCodeLine{1711 \textcolor{comment}{/* @brief Has low leakage stop mode (register bit PMPROT[ALLS]). */}}
\DoxyCodeLine{1712 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_HAS\_LOW\_LEAKAGE\_STOP\_MODE (1)}}
\DoxyCodeLine{1713 \textcolor{comment}{/* @brief Has very low leakage stop mode (register bit PMPROT[AVLLS]). */}}
\DoxyCodeLine{1714 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_HAS\_VERY\_LOW\_LEAKAGE\_STOP\_MODE (1)}}
\DoxyCodeLine{1715 \textcolor{comment}{/* @brief Has stop submode. */}}
\DoxyCodeLine{1716 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_HAS\_SUB\_STOP\_MODE (1)}}
\DoxyCodeLine{1717 \textcolor{comment}{/* @brief Has stop submode 0(VLLS0). */}}
\DoxyCodeLine{1718 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_HAS\_STOP\_SUBMODE0 (1)}}
\DoxyCodeLine{1719 \textcolor{comment}{/* @brief Has stop submode 1(VLLS1). */}}
\DoxyCodeLine{1720 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_HAS\_STOP\_SUBMODE1 (1)}}
\DoxyCodeLine{1721 \textcolor{comment}{/* @brief Has stop submode 2(VLLS2). */}}
\DoxyCodeLine{1722 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_HAS\_STOP\_SUBMODE2 (1)}}
\DoxyCodeLine{1723 \textcolor{comment}{/* @brief Has SMC\_PARAM. */}}
\DoxyCodeLine{1724 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_HAS\_PARAM (0)}}
\DoxyCodeLine{1725 \textcolor{comment}{/* @brief Has SMC\_VERID. */}}
\DoxyCodeLine{1726 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_HAS\_VERID (0)}}
\DoxyCodeLine{1727 \textcolor{comment}{/* @brief Has stop abort flag (register bit PMCTRL[STOPA]). */}}
\DoxyCodeLine{1728 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_HAS\_PMCTRL\_STOPA (1)}}
\DoxyCodeLine{1729 \textcolor{comment}{/* @brief Has tamper reset (register bit SRS[TAMPER]). */}}
\DoxyCodeLine{1730 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_HAS\_SRS\_TAMPER (0)}}
\DoxyCodeLine{1731 \textcolor{comment}{/* @brief Has security violation reset (register bit SRS[SECVIO]). */}}
\DoxyCodeLine{1732 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SMC\_HAS\_SRS\_SECVIO (0)}}
\DoxyCodeLine{1733 }
\DoxyCodeLine{1734 \textcolor{comment}{/* DSPI module features */}}
\DoxyCodeLine{1735 }
\DoxyCodeLine{1736 \textcolor{comment}{/* @brief Receive/transmit FIFO size in number of items. */}}
\DoxyCodeLine{1737 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DSPI\_FIFO\_SIZEn(x) \(\backslash\)}}
\DoxyCodeLine{1738 \textcolor{preprocessor}{    ((x) == SPI0 ? (4) : \(\backslash\)}}
\DoxyCodeLine{1739 \textcolor{preprocessor}{    ((x) == SPI1 ? (1) : \(\backslash\)}}
\DoxyCodeLine{1740 \textcolor{preprocessor}{    ((x) == SPI2 ? (1) : (-\/1))))}}
\DoxyCodeLine{1741 \textcolor{comment}{/* @brief Maximum transfer data width in bits. */}}
\DoxyCodeLine{1742 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DSPI\_MAX\_DATA\_WIDTH (16)}}
\DoxyCodeLine{1743 \textcolor{comment}{/* @brief Maximum number of chip select pins. (Reflects the width of register bit field PUSHR[PCS].) */}}
\DoxyCodeLine{1744 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DSPI\_MAX\_CHIP\_SELECT\_COUNT (6)}}
\DoxyCodeLine{1745 \textcolor{comment}{/* @brief Number of chip select pins. */}}
\DoxyCodeLine{1746 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DSPI\_CHIP\_SELECT\_COUNT (6)}}
\DoxyCodeLine{1747 \textcolor{comment}{/* @brief Number of CTAR registers. */}}
\DoxyCodeLine{1748 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DSPI\_CTAR\_COUNT (2)}}
\DoxyCodeLine{1749 \textcolor{comment}{/* @brief Has chip select strobe capability on the PCS5 pin. */}}
\DoxyCodeLine{1750 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DSPI\_HAS\_CHIP\_SELECT\_STROBE (1)}}
\DoxyCodeLine{1751 \textcolor{comment}{/* @brief Has separated TXDATA and CMD FIFOs (register SREX). */}}
\DoxyCodeLine{1752 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DSPI\_HAS\_SEPARATE\_TXDATA\_CMD\_FIFO (0)}}
\DoxyCodeLine{1753 \textcolor{comment}{/* @brief Has 16-\/bit data transfer support. */}}
\DoxyCodeLine{1754 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DSPI\_16BIT\_TRANSFERS (1)}}
\DoxyCodeLine{1755 \textcolor{comment}{/* @brief Has separate DMA RX and TX requests. */}}
\DoxyCodeLine{1756 \textcolor{preprocessor}{\#define FSL\_FEATURE\_DSPI\_HAS\_SEPARATE\_DMA\_RX\_TX\_REQn(x) \(\backslash\)}}
\DoxyCodeLine{1757 \textcolor{preprocessor}{    ((x) == SPI0 ? (1) : \(\backslash\)}}
\DoxyCodeLine{1758 \textcolor{preprocessor}{    ((x) == SPI1 ? (0) : \(\backslash\)}}
\DoxyCodeLine{1759 \textcolor{preprocessor}{    ((x) == SPI2 ? (0) : (-\/1))))}}
\DoxyCodeLine{1760 }
\DoxyCodeLine{1761 \textcolor{comment}{/* SYSMPU module features */}}
\DoxyCodeLine{1762 }
\DoxyCodeLine{1763 \textcolor{comment}{/* @brief Specifies number of descriptors available. */}}
\DoxyCodeLine{1764 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SYSMPU\_DESCRIPTOR\_COUNT (12)}}
\DoxyCodeLine{1765 \textcolor{comment}{/* @brief Has process identifier support. */}}
\DoxyCodeLine{1766 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SYSMPU\_HAS\_PROCESS\_IDENTIFIER (1)}}
\DoxyCodeLine{1767 \textcolor{comment}{/* @brief Total number of MPU slave. */}}
\DoxyCodeLine{1768 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SYSMPU\_SLAVE\_COUNT (5)}}
\DoxyCodeLine{1769 \textcolor{comment}{/* @brief Total number of MPU master. */}}
\DoxyCodeLine{1770 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SYSMPU\_MASTER\_COUNT (6)}}
\DoxyCodeLine{1771 }
\DoxyCodeLine{1772 \textcolor{comment}{/* SysTick module features */}}
\DoxyCodeLine{1773 }
\DoxyCodeLine{1774 \textcolor{comment}{/* @brief Systick has external reference clock. */}}
\DoxyCodeLine{1775 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SYSTICK\_HAS\_EXT\_REF (0)}}
\DoxyCodeLine{1776 \textcolor{comment}{/* @brief Systick external reference clock is core clock divided by this value. */}}
\DoxyCodeLine{1777 \textcolor{preprocessor}{\#define FSL\_FEATURE\_SYSTICK\_EXT\_REF\_CORE\_DIV (0)}}
\DoxyCodeLine{1778 }
\DoxyCodeLine{1779 \textcolor{comment}{/* UART module features */}}
\DoxyCodeLine{1780 }
\DoxyCodeLine{1781 \textcolor{preprocessor}{\#if defined(CPU\_MK64FN1M0CAJ12) || defined(CPU\_MK64FN1M0VDC12) || defined(CPU\_MK64FN1M0VLQ12) || defined(CPU\_MK64FN1M0VMD12) || \(\backslash\)}}
\DoxyCodeLine{1782 \textcolor{preprocessor}{    defined(CPU\_MK64FX512VDC12) || defined(CPU\_MK64FX512VLQ12) || defined(CPU\_MK64FX512VMD12)}}
\DoxyCodeLine{1783     \textcolor{comment}{/* @brief Has receive FIFO overflow detection (bit field CFIFO[RXOFE]). */}}
\DoxyCodeLine{1784 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_IRQ\_EXTENDED\_FUNCTIONS (1)}}
\DoxyCodeLine{1785     \textcolor{comment}{/* @brief Has low power features (can be enabled in wait mode via register bit C1[DOZEEN] or CTRL[DOZEEN] if the registers are 32-\/bit wide). */}}
\DoxyCodeLine{1786 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_LOW\_POWER\_UART\_SUPPORT (0)}}
\DoxyCodeLine{1787     \textcolor{comment}{/* @brief Has extended data register ED (or extra flags in the DATA register if the registers are 32-\/bit wide). */}}
\DoxyCodeLine{1788 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_EXTENDED\_DATA\_REGISTER\_FLAGS (1)}}
\DoxyCodeLine{1789     \textcolor{comment}{/* @brief Capacity (number of entries) of the transmit/receive FIFO (or zero if no FIFO is available). */}}
\DoxyCodeLine{1790 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_FIFO (1)}}
\DoxyCodeLine{1791     \textcolor{comment}{/* @brief Hardware flow control (RTS, CTS) is supported. */}}
\DoxyCodeLine{1792 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_MODEM\_SUPPORT (1)}}
\DoxyCodeLine{1793     \textcolor{comment}{/* @brief Infrared (modulation) is supported. */}}
\DoxyCodeLine{1794 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_IR\_SUPPORT (1)}}
\DoxyCodeLine{1795     \textcolor{comment}{/* @brief 2 bits long stop bit is available. */}}
\DoxyCodeLine{1796 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_STOP\_BIT\_CONFIG\_SUPPORT (1)}}
\DoxyCodeLine{1797     \textcolor{comment}{/* @brief If 10-\/bit mode is supported. */}}
\DoxyCodeLine{1798 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_10BIT\_DATA\_SUPPORT (1)}}
\DoxyCodeLine{1799     \textcolor{comment}{/* @brief Baud rate fine adjustment is available. */}}
\DoxyCodeLine{1800 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_BAUD\_RATE\_FINE\_ADJUST\_SUPPORT (1)}}
\DoxyCodeLine{1801     \textcolor{comment}{/* @brief Baud rate oversampling is available (has bit fields C4[OSR], C5[BOTHEDGE], C5[RESYNCDIS] or BAUD[OSR], BAUD[BOTHEDGE], BAUD[RESYNCDIS] if the registers are 32-\/bit wide). */}}
\DoxyCodeLine{1802 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_BAUD\_RATE\_OVER\_SAMPLING\_SUPPORT (0)}}
\DoxyCodeLine{1803     \textcolor{comment}{/* @brief Baud rate oversampling is available. */}}
\DoxyCodeLine{1804 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_RX\_RESYNC\_SUPPORT (0)}}
\DoxyCodeLine{1805     \textcolor{comment}{/* @brief Baud rate oversampling is available. */}}
\DoxyCodeLine{1806 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_BOTH\_EDGE\_SAMPLING\_SUPPORT (0)}}
\DoxyCodeLine{1807     \textcolor{comment}{/* @brief Peripheral type. */}}
\DoxyCodeLine{1808 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_IS\_SCI (0)}}
\DoxyCodeLine{1809     \textcolor{comment}{/* @brief Capacity (number of entries) of the transmit/receive FIFO (or zero if no FIFO is available). */}}
\DoxyCodeLine{1810 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_FIFO\_SIZEn(x) \(\backslash\)}}
\DoxyCodeLine{1811 \textcolor{preprocessor}{        ((x) == UART0 ? (8) : \(\backslash\)}}
\DoxyCodeLine{1812 \textcolor{preprocessor}{        ((x) == UART1 ? (8) : \(\backslash\)}}
\DoxyCodeLine{1813 \textcolor{preprocessor}{        ((x) == UART2 ? (1) : \(\backslash\)}}
\DoxyCodeLine{1814 \textcolor{preprocessor}{        ((x) == UART3 ? (1) : \(\backslash\)}}
\DoxyCodeLine{1815 \textcolor{preprocessor}{        ((x) == UART4 ? (1) : \(\backslash\)}}
\DoxyCodeLine{1816 \textcolor{preprocessor}{        ((x) == UART5 ? (1) : (-\/1)))))))}}
\DoxyCodeLine{1817     \textcolor{comment}{/* @brief Maximal data width without parity bit. */}}
\DoxyCodeLine{1818 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_MAX\_DATA\_WIDTH\_WITH\_NO\_PARITY (9)}}
\DoxyCodeLine{1819     \textcolor{comment}{/* @brief Maximal data width with parity bit. */}}
\DoxyCodeLine{1820 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_MAX\_DATA\_WIDTH\_WITH\_PARITY (10)}}
\DoxyCodeLine{1821     \textcolor{comment}{/* @brief Supports two match addresses to filter incoming frames. */}}
\DoxyCodeLine{1822 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_ADDRESS\_MATCHING (1)}}
\DoxyCodeLine{1823     \textcolor{comment}{/* @brief Has transmitter/receiver DMA enable bits C5[TDMAE]/C5[RDMAE] (or BAUD[TDMAE]/BAUD[RDMAE] if the registers are 32-\/bit wide). */}}
\DoxyCodeLine{1824 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_DMA\_ENABLE (0)}}
\DoxyCodeLine{1825     \textcolor{comment}{/* @brief Has transmitter/receiver DMA select bits C4[TDMAS]/C4[RDMAS], resp. C5[TDMAS]/C5[RDMAS] if IS\_SCI = 0. */}}
\DoxyCodeLine{1826 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_DMA\_SELECT (1)}}
\DoxyCodeLine{1827     \textcolor{comment}{/* @brief Data character bit order selection is supported (bit field S2[MSBF] or STAT[MSBF] if the registers are 32-\/bit wide). */}}
\DoxyCodeLine{1828 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_BIT\_ORDER\_SELECT (1)}}
\DoxyCodeLine{1829     \textcolor{comment}{/* @brief Has smart card (ISO7816 protocol) support and no improved smart card support. */}}
\DoxyCodeLine{1830 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_SMART\_CARD\_SUPPORT (1)}}
\DoxyCodeLine{1831     \textcolor{comment}{/* @brief Has improved smart card (ISO7816 protocol) support. */}}
\DoxyCodeLine{1832 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_IMPROVED\_SMART\_CARD\_SUPPORT (0)}}
\DoxyCodeLine{1833     \textcolor{comment}{/* @brief Has local operation network (CEA709.1-\/B protocol) support. */}}
\DoxyCodeLine{1834 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_LOCAL\_OPERATION\_NETWORK\_SUPPORT (0)}}
\DoxyCodeLine{1835     \textcolor{comment}{/* @brief Has 32-\/bit registers (BAUD, STAT, CTRL, DATA, MATCH, MODIR) instead of 8-\/bit (BDH, BDL, C1, S1, D, etc.). */}}
\DoxyCodeLine{1836 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_32BIT\_REGISTERS (0)}}
\DoxyCodeLine{1837     \textcolor{comment}{/* @brief Lin break detect available (has bit BDH[LBKDIE]). */}}
\DoxyCodeLine{1838 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_LIN\_BREAK\_DETECT (1)}}
\DoxyCodeLine{1839     \textcolor{comment}{/* @brief UART stops in Wait mode available (has bit C1[UARTSWAI]). */}}
\DoxyCodeLine{1840 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_WAIT\_MODE\_OPERATION (1)}}
\DoxyCodeLine{1841     \textcolor{comment}{/* @brief Has separate DMA RX and TX requests. */}}
\DoxyCodeLine{1842 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_SEPARATE\_DMA\_RX\_TX\_REQn(x) \(\backslash\)}}
\DoxyCodeLine{1843 \textcolor{preprocessor}{        ((x) == UART0 ? (1) : \(\backslash\)}}
\DoxyCodeLine{1844 \textcolor{preprocessor}{        ((x) == UART1 ? (1) : \(\backslash\)}}
\DoxyCodeLine{1845 \textcolor{preprocessor}{        ((x) == UART2 ? (1) : \(\backslash\)}}
\DoxyCodeLine{1846 \textcolor{preprocessor}{        ((x) == UART3 ? (1) : \(\backslash\)}}
\DoxyCodeLine{1847 \textcolor{preprocessor}{        ((x) == UART4 ? (0) : \(\backslash\)}}
\DoxyCodeLine{1848 \textcolor{preprocessor}{        ((x) == UART5 ? (0) : (-\/1)))))))}}
\DoxyCodeLine{1849 \textcolor{preprocessor}{\#elif defined(CPU\_MK64FN1M0VLL12) || defined(CPU\_MK64FX512VLL12)}}
\DoxyCodeLine{1850     \textcolor{comment}{/* @brief Has receive FIFO overflow detection (bit field CFIFO[RXOFE]). */}}
\DoxyCodeLine{1851 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_IRQ\_EXTENDED\_FUNCTIONS (1)}}
\DoxyCodeLine{1852     \textcolor{comment}{/* @brief Has low power features (can be enabled in wait mode via register bit C1[DOZEEN] or CTRL[DOZEEN] if the registers are 32-\/bit wide). */}}
\DoxyCodeLine{1853 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_LOW\_POWER\_UART\_SUPPORT (0)}}
\DoxyCodeLine{1854     \textcolor{comment}{/* @brief Has extended data register ED (or extra flags in the DATA register if the registers are 32-\/bit wide). */}}
\DoxyCodeLine{1855 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_EXTENDED\_DATA\_REGISTER\_FLAGS (1)}}
\DoxyCodeLine{1856     \textcolor{comment}{/* @brief Capacity (number of entries) of the transmit/receive FIFO (or zero if no FIFO is available). */}}
\DoxyCodeLine{1857 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_FIFO (1)}}
\DoxyCodeLine{1858     \textcolor{comment}{/* @brief Hardware flow control (RTS, CTS) is supported. */}}
\DoxyCodeLine{1859 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_MODEM\_SUPPORT (1)}}
\DoxyCodeLine{1860     \textcolor{comment}{/* @brief Infrared (modulation) is supported. */}}
\DoxyCodeLine{1861 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_IR\_SUPPORT (1)}}
\DoxyCodeLine{1862     \textcolor{comment}{/* @brief 2 bits long stop bit is available. */}}
\DoxyCodeLine{1863 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_STOP\_BIT\_CONFIG\_SUPPORT (1)}}
\DoxyCodeLine{1864     \textcolor{comment}{/* @brief If 10-\/bit mode is supported. */}}
\DoxyCodeLine{1865 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_10BIT\_DATA\_SUPPORT (1)}}
\DoxyCodeLine{1866     \textcolor{comment}{/* @brief Baud rate fine adjustment is available. */}}
\DoxyCodeLine{1867 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_BAUD\_RATE\_FINE\_ADJUST\_SUPPORT (1)}}
\DoxyCodeLine{1868     \textcolor{comment}{/* @brief Baud rate oversampling is available (has bit fields C4[OSR], C5[BOTHEDGE], C5[RESYNCDIS] or BAUD[OSR], BAUD[BOTHEDGE], BAUD[RESYNCDIS] if the registers are 32-\/bit wide). */}}
\DoxyCodeLine{1869 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_BAUD\_RATE\_OVER\_SAMPLING\_SUPPORT (0)}}
\DoxyCodeLine{1870     \textcolor{comment}{/* @brief Baud rate oversampling is available. */}}
\DoxyCodeLine{1871 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_RX\_RESYNC\_SUPPORT (0)}}
\DoxyCodeLine{1872     \textcolor{comment}{/* @brief Baud rate oversampling is available. */}}
\DoxyCodeLine{1873 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_BOTH\_EDGE\_SAMPLING\_SUPPORT (0)}}
\DoxyCodeLine{1874     \textcolor{comment}{/* @brief Peripheral type. */}}
\DoxyCodeLine{1875 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_IS\_SCI (0)}}
\DoxyCodeLine{1876     \textcolor{comment}{/* @brief Capacity (number of entries) of the transmit/receive FIFO (or zero if no FIFO is available). */}}
\DoxyCodeLine{1877 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_FIFO\_SIZEn(x) \(\backslash\)}}
\DoxyCodeLine{1878 \textcolor{preprocessor}{        ((x) == UART0 ? (8) : \(\backslash\)}}
\DoxyCodeLine{1879 \textcolor{preprocessor}{        ((x) == UART1 ? (8) : \(\backslash\)}}
\DoxyCodeLine{1880 \textcolor{preprocessor}{        ((x) == UART2 ? (1) : \(\backslash\)}}
\DoxyCodeLine{1881 \textcolor{preprocessor}{        ((x) == UART3 ? (1) : \(\backslash\)}}
\DoxyCodeLine{1882 \textcolor{preprocessor}{        ((x) == UART4 ? (1) : (-\/1))))))}}
\DoxyCodeLine{1883     \textcolor{comment}{/* @brief Maximal data width without parity bit. */}}
\DoxyCodeLine{1884 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_MAX\_DATA\_WIDTH\_WITH\_NO\_PARITY (9)}}
\DoxyCodeLine{1885     \textcolor{comment}{/* @brief Maximal data width with parity bit. */}}
\DoxyCodeLine{1886 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_MAX\_DATA\_WIDTH\_WITH\_PARITY (10)}}
\DoxyCodeLine{1887     \textcolor{comment}{/* @brief Supports two match addresses to filter incoming frames. */}}
\DoxyCodeLine{1888 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_ADDRESS\_MATCHING (1)}}
\DoxyCodeLine{1889     \textcolor{comment}{/* @brief Has transmitter/receiver DMA enable bits C5[TDMAE]/C5[RDMAE] (or BAUD[TDMAE]/BAUD[RDMAE] if the registers are 32-\/bit wide). */}}
\DoxyCodeLine{1890 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_DMA\_ENABLE (0)}}
\DoxyCodeLine{1891     \textcolor{comment}{/* @brief Has transmitter/receiver DMA select bits C4[TDMAS]/C4[RDMAS], resp. C5[TDMAS]/C5[RDMAS] if IS\_SCI = 0. */}}
\DoxyCodeLine{1892 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_DMA\_SELECT (1)}}
\DoxyCodeLine{1893     \textcolor{comment}{/* @brief Data character bit order selection is supported (bit field S2[MSBF] or STAT[MSBF] if the registers are 32-\/bit wide). */}}
\DoxyCodeLine{1894 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_BIT\_ORDER\_SELECT (1)}}
\DoxyCodeLine{1895     \textcolor{comment}{/* @brief Has smart card (ISO7816 protocol) support and no improved smart card support. */}}
\DoxyCodeLine{1896 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_SMART\_CARD\_SUPPORT (1)}}
\DoxyCodeLine{1897     \textcolor{comment}{/* @brief Has improved smart card (ISO7816 protocol) support. */}}
\DoxyCodeLine{1898 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_IMPROVED\_SMART\_CARD\_SUPPORT (0)}}
\DoxyCodeLine{1899     \textcolor{comment}{/* @brief Has local operation network (CEA709.1-\/B protocol) support. */}}
\DoxyCodeLine{1900 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_LOCAL\_OPERATION\_NETWORK\_SUPPORT (0)}}
\DoxyCodeLine{1901     \textcolor{comment}{/* @brief Has 32-\/bit registers (BAUD, STAT, CTRL, DATA, MATCH, MODIR) instead of 8-\/bit (BDH, BDL, C1, S1, D, etc.). */}}
\DoxyCodeLine{1902 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_32BIT\_REGISTERS (0)}}
\DoxyCodeLine{1903     \textcolor{comment}{/* @brief Lin break detect available (has bit BDH[LBKDIE]). */}}
\DoxyCodeLine{1904 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_LIN\_BREAK\_DETECT (1)}}
\DoxyCodeLine{1905     \textcolor{comment}{/* @brief UART stops in Wait mode available (has bit C1[UARTSWAI]). */}}
\DoxyCodeLine{1906 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_WAIT\_MODE\_OPERATION (1)}}
\DoxyCodeLine{1907     \textcolor{comment}{/* @brief Has separate DMA RX and TX requests. */}}
\DoxyCodeLine{1908 \textcolor{preprocessor}{    \#define FSL\_FEATURE\_UART\_HAS\_SEPARATE\_DMA\_RX\_TX\_REQn(x) \(\backslash\)}}
\DoxyCodeLine{1909 \textcolor{preprocessor}{        ((x) == UART0 ? (1) : \(\backslash\)}}
\DoxyCodeLine{1910 \textcolor{preprocessor}{        ((x) == UART1 ? (1) : \(\backslash\)}}
\DoxyCodeLine{1911 \textcolor{preprocessor}{        ((x) == UART2 ? (1) : \(\backslash\)}}
\DoxyCodeLine{1912 \textcolor{preprocessor}{        ((x) == UART3 ? (1) : \(\backslash\)}}
\DoxyCodeLine{1913 \textcolor{preprocessor}{        ((x) == UART4 ? (0) : (-\/1))))))}}
\DoxyCodeLine{1914 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined(CPU\_MK64FN1M0CAJ12) || defined(CPU\_MK64FN1M0VDC12) || defined(CPU\_MK64FN1M0VLQ12) || defined(CPU\_MK64FN1M0VMD12) || \(\backslash\)}}
\DoxyCodeLine{1915 \textcolor{comment}{    defined(CPU\_MK64FX512VDC12) || defined(CPU\_MK64FX512VLQ12) || defined(CPU\_MK64FX512VMD12) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1916 }
\DoxyCodeLine{1917 \textcolor{comment}{/* USB module features */}}
\DoxyCodeLine{1918 }
\DoxyCodeLine{1919 \textcolor{comment}{/* @brief KHCI module instance count */}}
\DoxyCodeLine{1920 \textcolor{preprocessor}{\#define FSL\_FEATURE\_USB\_KHCI\_COUNT (1)}}
\DoxyCodeLine{1921 \textcolor{comment}{/* @brief HOST mode enabled */}}
\DoxyCodeLine{1922 \textcolor{preprocessor}{\#define FSL\_FEATURE\_USB\_KHCI\_HOST\_ENABLED (1)}}
\DoxyCodeLine{1923 \textcolor{comment}{/* @brief OTG mode enabled */}}
\DoxyCodeLine{1924 \textcolor{preprocessor}{\#define FSL\_FEATURE\_USB\_KHCI\_OTG\_ENABLED (1)}}
\DoxyCodeLine{1925 \textcolor{comment}{/* @brief Size of the USB dedicated RAM */}}
\DoxyCodeLine{1926 \textcolor{preprocessor}{\#define FSL\_FEATURE\_USB\_KHCI\_USB\_RAM (0)}}
\DoxyCodeLine{1927 \textcolor{comment}{/* @brief Has KEEP\_ALIVE\_CTRL register */}}
\DoxyCodeLine{1928 \textcolor{preprocessor}{\#define FSL\_FEATURE\_USB\_KHCI\_KEEP\_ALIVE\_ENABLED (0)}}
\DoxyCodeLine{1929 \textcolor{comment}{/* @brief Has the Dynamic SOF threshold compare support */}}
\DoxyCodeLine{1930 \textcolor{preprocessor}{\#define FSL\_FEATURE\_USB\_KHCI\_DYNAMIC\_SOF\_THRESHOLD\_COMPARE\_ENABLED (0)}}
\DoxyCodeLine{1931 \textcolor{comment}{/* @brief Has the VBUS detect support */}}
\DoxyCodeLine{1932 \textcolor{preprocessor}{\#define FSL\_FEATURE\_USB\_KHCI\_VBUS\_DETECT\_ENABLED (0)}}
\DoxyCodeLine{1933 \textcolor{comment}{/* @brief Has the IRC48M module clock support */}}
\DoxyCodeLine{1934 \textcolor{preprocessor}{\#define FSL\_FEATURE\_USB\_KHCI\_IRC48M\_MODULE\_CLOCK\_ENABLED (1)}}
\DoxyCodeLine{1935 \textcolor{comment}{/* @brief Number of endpoints supported */}}
\DoxyCodeLine{1936 \textcolor{preprocessor}{\#define FSL\_FEATURE\_USB\_ENDPT\_COUNT (16)}}
\DoxyCodeLine{1937 \textcolor{comment}{/* @brief Has STALL\_IL/OL\_DIS registers */}}
\DoxyCodeLine{1938 \textcolor{preprocessor}{\#define FSL\_FEATURE\_USB\_KHCI\_HAS\_STALL\_LOW (0)}}
\DoxyCodeLine{1939 \textcolor{comment}{/* @brief Has STALL\_IH/OH\_DIS registers */}}
\DoxyCodeLine{1940 \textcolor{preprocessor}{\#define FSL\_FEATURE\_USB\_KHCI\_HAS\_STALL\_HIGH (0)}}
\DoxyCodeLine{1941 }
\DoxyCodeLine{1942 \textcolor{comment}{/* VREF module features */}}
\DoxyCodeLine{1943 }
\DoxyCodeLine{1944 \textcolor{comment}{/* @brief Has chop oscillator (bit TRM[CHOPEN]) */}}
\DoxyCodeLine{1945 \textcolor{preprocessor}{\#define FSL\_FEATURE\_VREF\_HAS\_CHOP\_OSC (1)}}
\DoxyCodeLine{1946 \textcolor{comment}{/* @brief Has second order curvature compensation (bit SC[ICOMPEN]) */}}
\DoxyCodeLine{1947 \textcolor{preprocessor}{\#define FSL\_FEATURE\_VREF\_HAS\_COMPENSATION (1)}}
\DoxyCodeLine{1948 \textcolor{comment}{/* @brief If high/low buffer mode supported */}}
\DoxyCodeLine{1949 \textcolor{preprocessor}{\#define FSL\_FEATURE\_VREF\_MODE\_LV\_TYPE (1)}}
\DoxyCodeLine{1950 \textcolor{comment}{/* @brief Module has also low reference (registers VREFL/VREFH) */}}
\DoxyCodeLine{1951 \textcolor{preprocessor}{\#define FSL\_FEATURE\_VREF\_HAS\_LOW\_REFERENCE (0)}}
\DoxyCodeLine{1952 \textcolor{comment}{/* @brief Has VREF\_TRM4. */}}
\DoxyCodeLine{1953 \textcolor{preprocessor}{\#define FSL\_FEATURE\_VREF\_HAS\_TRM4 (0)}}
\DoxyCodeLine{1954 }
\DoxyCodeLine{1955 \textcolor{comment}{/* WDOG module features */}}
\DoxyCodeLine{1956 }
\DoxyCodeLine{1957 \textcolor{comment}{/* @brief Watchdog is available. */}}
\DoxyCodeLine{1958 \textcolor{preprocessor}{\#define FSL\_FEATURE\_WDOG\_HAS\_WATCHDOG (1)}}
\DoxyCodeLine{1959 \textcolor{comment}{/* @brief Has Wait mode support. */}}
\DoxyCodeLine{1960 \textcolor{preprocessor}{\#define FSL\_FEATURE\_WDOG\_HAS\_WAITEN (1)}}
\DoxyCodeLine{1961 }
\DoxyCodeLine{1962 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_MK64F12\_FEATURES\_H\_ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1963 }

\end{DoxyCode}
