irun: 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun	15.20-s084: Started on Aug 24, 2022 at 23:21:16 CST
irun
	/home/YuChengWang/Verilog_pratice/HW8/./sim/top_tb.sv
	+incdir+/home/YuChengWang/Verilog_pratice/HW8/./src+/home/YuChengWang/Verilog_pratice/HW8/./src/AXI+/home/YuChengWang/Verilog_pratice/HW8/./include+/home/YuChengWang/Verilog_pratice/HW8/./sim
	+define+prog0
	-define CYCLE=10.0
	-define MAX=100000
	+access+r
	+prog_path=/home/YuChengWang/Verilog_pratice/HW8/./sim/prog0

   User defined plus("+") options:
	+prog_path=/home/YuChengWang/Verilog_pratice/HW8/./sim/prog0

Recompiling... reason: file '../src/AXI/Interface.sv' is newer than expected.
	expected: Wed Aug 24 22:15:26 2022
	actual:   Wed Aug 24 23:04:03 2022
file: /home/YuChengWang/Verilog_pratice/HW8/./sim/top_tb.sv
`define CYCLE 10.0 // Cycle time
                                |
ncvlog: *W,MACNDF (/home/YuChengWang/Verilog_pratice/HW8/./sim/top_tb.sv,2|32): The text macro 'CYCLE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define MAX 300000 // Max cycle number
                                      |
ncvlog: *W,MACNDF (/home/YuChengWang/Verilog_pratice/HW8/./sim/top_tb.sv,3|38): The text macro 'MAX' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
	module worklib.Arbiter:sv
		errors: 0, warnings: 0
	module worklib.WriteData:sv
		errors: 0, warnings: 0
    $value$plusargs("prog_path=%s", prog_path);
                  |
ncvlog: *W,NOSYST (/home/YuChengWang/Verilog_pratice/HW8/./sim/top_tb.sv,43|18): System function '$value$plusargs' invoked as a task. Return value will be ignored.
      $fscanf(gf, "%h\n", GOLDEN[num]);
            |
ncvlog: *W,NOSYST (/home/YuChengWang/Verilog_pratice/HW8/./sim/top_tb.sv,65|12): System function '$fscanf' invoked as a task. Return value will be ignored.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
    .M1         (M1),
                  |
ncelab: *W,CUINFN (../src/AXI/ReadAddr.sv,74|18): A named interface port should be connected to an interface of the same name (top_tb.TOP.AXI.RA).
    .M1         (M1),
                  |
ncelab: *W,CUINFN (../src/AXI/WriteAddr.sv,46|18): A named interface port should be connected to an interface of the same name (top_tb.TOP.AXI.WA).
    .M_AW  (M0_AW),
                |
ncelab: *W,CUIBMP (../src/CPU_wrapper.sv,63|16): The modport of the instance (M0_AW) and the modport of the port (Master) do not match, using: Master (top_tb.TOP.CPU_wrapper).
    .M_W   (M0_W),
               |
ncelab: *W,CUIBMP (../src/CPU_wrapper.sv,64|15): The modport of the instance (M0_W) and the modport of the port (Master) do not match, using: Master (top_tb.TOP.CPU_wrapper).
    .M_B   (M0_B),
               |
ncelab: *W,CUIBMP (../src/CPU_wrapper.sv,65|15): The modport of the instance (M0_B) and the modport of the port (Master) do not match, using: Master (top_tb.TOP.CPU_wrapper).
    .M_AR  (M0_AR),
                |
ncelab: *W,CUIBMP (../src/CPU_wrapper.sv,66|16): The modport of the instance (M0_AR) and the modport of the port (Master) do not match, using: Master (top_tb.TOP.CPU_wrapper).
    .M_R   (M0_R)
               |
ncelab: *W,CUIBMP (../src/CPU_wrapper.sv,67|15): The modport of the instance (M0_R) and the modport of the port (Master) do not match, using: Master (top_tb.TOP.CPU_wrapper).
    .M_AW  (M1_AW),
                |
ncelab: *W,CUIBMP (../src/CPU_wrapper.sv,80|16): The modport of the instance (M1_AW) and the modport of the port (Master) do not match, using: Master (top_tb.TOP.CPU_wrapper).
    .M_W   (M1_W),
               |
ncelab: *W,CUIBMP (../src/CPU_wrapper.sv,81|15): The modport of the instance (M1_W) and the modport of the port (Master) do not match, using: Master (top_tb.TOP.CPU_wrapper).
    .M_B   (M1_B),
               |
ncelab: *W,CUIBMP (../src/CPU_wrapper.sv,82|15): The modport of the instance (M1_B) and the modport of the port (Master) do not match, using: Master (top_tb.TOP.CPU_wrapper).
    .M_AR  (M1_AR),
                |
ncelab: *W,CUIBMP (../src/CPU_wrapper.sv,83|16): The modport of the instance (M1_AR) and the modport of the port (Master) do not match, using: Master (top_tb.TOP.CPU_wrapper).
    .M_R   (M1_R)
               |
ncelab: *W,CUIBMP (../src/CPU_wrapper.sv,84|15): The modport of the instance (M1_R) and the modport of the port (Master) do not match, using: Master (top_tb.TOP.CPU_wrapper).
	Top level design units:
		inter_Arbiter
		inter_Decoder
		top_tb
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
        lockM0 <= (lockM0 & READY_M)? 1'b0 : (~M1.VALID & VALID_M0 & ~READY_M) ? 1'b1 : lockM0;
                                                      |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,39|54): Hierarchical name component lookup failed at 'VALID'.
        lockM1 <= (lockM1 & READY_M)? 1'b0 : (M1.VALID & ~VALID_M0 & ~READY_M) ? 1'b1 : lockM0;
                                                     |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,40|53): Hierarchical name component lookup failed at 'VALID'.
    if (M1.VALID & ~lockM0 || lockM1) begin
               |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,45|15): Hierarchical name component lookup failed at 'VALID'.
            M1.READY = 1'b0;
                   |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,65|19): Hierarchical name component lookup failed at 'READY'.
            ID_M = {4'b0010, M1.ID};
                                 |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,68|33): Hierarchical name component lookup failed at 'ID'.
            ADDR_M = M1.ADDR;
                           |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,69|27): Hierarchical name component lookup failed at 'ADDR'.
            LEN_M = M1.LEN;
                         |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,70|25): Hierarchical name component lookup failed at 'LEN'.
            SIZE_M = M1.SIZE;
                           |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,71|27): Hierarchical name component lookup failed at 'SIZE'.
            BURST_M = M1.BURST;
                             |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,72|29): Hierarchical name component lookup failed at 'BURST'.
            VALID_M = M1.VALID;
                             |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,73|29): Hierarchical name component lookup failed at 'VALID'.
            M1.READY = M1.VALID & READY_M;
                   |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,76|19): Hierarchical name component lookup failed at 'READY'.
            M1.READY = M1.VALID & READY_M;
                              |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,76|30): Hierarchical name component lookup failed at 'VALID'.
            M1.READY = 1'b0;
                   |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,87|19): Hierarchical name component lookup failed at 'READY'.
        lockM0 <= (lockM0 & READY_M)? 1'b0 : (~M1.VALID & VALID_M0 & ~READY_M) ? 1'b1 : lockM0;
                                                      |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,39|54): Hierarchical name component lookup failed at 'VALID'.
        lockM1 <= (lockM1 & READY_M)? 1'b0 : (M1.VALID & ~VALID_M0 & ~READY_M) ? 1'b1 : lockM0;
                                                     |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,40|53): Hierarchical name component lookup failed at 'VALID'.
    if (M1.VALID & ~lockM0 || lockM1) begin
               |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,45|15): Hierarchical name component lookup failed at 'VALID'.
            M1.READY = 1'b0;
                   |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,65|19): Hierarchical name component lookup failed at 'READY'.
            ID_M = {4'b0010, M1.ID};
                                 |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,68|33): Hierarchical name component lookup failed at 'ID'.
            ADDR_M = M1.ADDR;
                           |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,69|27): Hierarchical name component lookup failed at 'ADDR'.
            LEN_M = M1.LEN;
                         |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,70|25): Hierarchical name component lookup failed at 'LEN'.
            SIZE_M = M1.SIZE;
                           |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,71|27): Hierarchical name component lookup failed at 'SIZE'.
            BURST_M = M1.BURST;
                             |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,72|29): Hierarchical name component lookup failed at 'BURST'.
            VALID_M = M1.VALID;
                             |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,73|29): Hierarchical name component lookup failed at 'VALID'.
            M1.READY = M1.VALID & READY_M;
                   |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,76|19): Hierarchical name component lookup failed at 'READY'.
            M1.READY = M1.VALID & READY_M;
                              |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,76|30): Hierarchical name component lookup failed at 'VALID'.
            M1.READY = 1'b0;
                   |
ncelab: *E,CUVUNF (../src/AXI/Arbiter.sv,87|19): Hierarchical name component lookup failed at 'READY'.
irun: *E,ELBERR: Error during elaboration (status 1), exiting.
TOOL:	irun	15.20-s084: Exiting on Aug 24, 2022 at 23:21:16 CST  (total: 00:00:00)
