{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 15:35:50 2015 " "Info: Processing started: Thu Oct 22 15:35:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_scomp -c top_scomp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_scomp -c top_scomp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst11~1 " "Info: Detected gated clock \"inst11~1\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 976 808 872 1184 "inst11" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 976 808 872 1184 "inst11" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst13~3 " "Info: Detected gated clock \"inst13~3\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "acc_clk_gen:inst19\|clock_10Hz " "Info: Detected ripple clock \"acc_clk_gen:inst19\|clock_10Hz\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "E:/Lab_8_SCOMP_IO/ACC_CLK_GEN.VHD" 13 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "acc_clk_gen:inst19\|clock_10Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|STATE.EX_OUT2 " "Info: Detected ripple clock \"SCOMP:inst8\|STATE.EX_OUT2\" as buffer" {  } { { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 55 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|STATE.EX_OUT2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst11~0 " "Info: Detected gated clock \"inst11~0\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 976 808 872 1184 "inst11" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[7\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[7\]\" as buffer" {  } { { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[6\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[6\]\" as buffer" {  } { { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[5\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[5\]\" as buffer" {  } { { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[4\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[4\]\" as buffer" {  } { { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[3\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[3\]\" as buffer" {  } { { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[2\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[2\]\" as buffer" {  } { { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[1\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[1\]\" as buffer" {  } { { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[0\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[0\]\" as buffer" {  } { { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 memory SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_0kt3:auto_generated\|ram_block1a4~porta_address_reg9 register SCOMP:inst8\|AC\[15\] 6.679 ns " "Info: Slack time is 6.679 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source memory \"SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_0kt3:auto_generated\|ram_block1a4~porta_address_reg9\" and destination register \"SCOMP:inst8\|AC\[15\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "50.06 MHz 19.976 ns " "Info: Fmax is 50.06 MHz (period= 19.976 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "16.437 ns + Largest memory register " "Info: + Largest memory to register requirement is 16.437 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "16.667 ns + " "Info: + Setup relationship between source and destination is 16.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 25.977 ns " "Info: + Latch edge is 25.977 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns -7.356 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with  offset of -7.356 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 9.310 ns " "Info: - Launch edge is 9.310 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns 9.310 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with inverted offset of 9.310 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.057 ns + Largest " "Info: + Largest clock skew is -0.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.655 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.655 ns SCOMP:inst8\|AC\[15\] 3 REG LCFF_X55_Y21_N1 11 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X55_Y21_N1; Fanout = 11; REG Node = 'SCOMP:inst8\|AC\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.118 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[15] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 2.712 ns - Longest memory " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source memory is 2.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.661 ns) 2.712 ns SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_0kt3:auto_generated\|ram_block1a4~porta_address_reg9 3 MEM M4K_X52_Y19 4 " "Info: 3: + IC(0.960 ns) + CELL(0.661 ns) = 2.712 ns; Loc. = M4K_X52_Y19; Fanout = 4; MEM Node = 'SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_0kt3:auto_generated\|ram_block1a4~porta_address_reg9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_0kt3.tdf" "" { Text "E:/Lab_8_SCOMP_IO/db/altsyncram_0kt3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.37 % ) " "Info: Total cell delay = 0.661 ns ( 24.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.051 ns ( 75.63 % ) " "Info: Total interconnect delay = 2.051 ns ( 75.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.960ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[15] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.960ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_0kt3.tdf" "" { Text "E:/Lab_8_SCOMP_IO/db/altsyncram_0kt3.tdf" 120 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[15] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.960ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.758 ns - Longest memory register " "Info: - Longest memory to register delay is 9.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_0kt3:auto_generated\|ram_block1a4~porta_address_reg9 1 MEM M4K_X52_Y19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y19; Fanout = 4; MEM Node = 'SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_0kt3:auto_generated\|ram_block1a4~porta_address_reg9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_0kt3.tdf" "" { Text "E:/Lab_8_SCOMP_IO/db/altsyncram_0kt3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_0kt3:auto_generated\|q_a\[4\] 2 MEM M4K_X52_Y19 6 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y19; Fanout = 6; MEM Node = 'SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_0kt3:auto_generated\|q_a\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|ram_block1a4~porta_address_reg9 SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_0kt3.tdf" "" { Text "E:/Lab_8_SCOMP_IO/db/altsyncram_0kt3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.150 ns) 4.336 ns SCOMP:inst8\|Add1~35 3 COMB LCCOMB_X56_Y19_N8 1 " "Info: 3: + IC(1.193 ns) + CELL(0.150 ns) = 4.336 ns; Loc. = LCCOMB_X56_Y19_N8; Fanout = 1; COMB Node = 'SCOMP:inst8\|Add1~35'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|q_a[4] SCOMP:inst8|Add1~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 5.010 ns SCOMP:inst8\|Add1~36 4 COMB LCCOMB_X56_Y19_N26 2 " "Info: 4: + IC(0.254 ns) + CELL(0.420 ns) = 5.010 ns; Loc. = LCCOMB_X56_Y19_N26; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~36'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { SCOMP:inst8|Add1~35 SCOMP:inst8|Add1~36 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.414 ns) 6.416 ns SCOMP:inst8\|Add1~60 5 COMB LCCOMB_X54_Y20_N26 2 " "Info: 5: + IC(0.992 ns) + CELL(0.414 ns) = 6.416 ns; Loc. = LCCOMB_X54_Y20_N26; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~60'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { SCOMP:inst8|Add1~36 SCOMP:inst8|Add1~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.487 ns SCOMP:inst8\|Add1~62 6 COMB LCCOMB_X54_Y20_N28 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 6.487 ns; Loc. = LCCOMB_X54_Y20_N28; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~62'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~60 SCOMP:inst8|Add1~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 6.633 ns SCOMP:inst8\|Add1~64 7 COMB LCCOMB_X54_Y20_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.146 ns) = 6.633 ns; Loc. = LCCOMB_X54_Y20_N30; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~64'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { SCOMP:inst8|Add1~62 SCOMP:inst8|Add1~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.704 ns SCOMP:inst8\|Add1~66 8 COMB LCCOMB_X54_Y19_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.704 ns; Loc. = LCCOMB_X54_Y19_N0; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~66'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~64 SCOMP:inst8|Add1~66 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.775 ns SCOMP:inst8\|Add1~68 9 COMB LCCOMB_X54_Y19_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 6.775 ns; Loc. = LCCOMB_X54_Y19_N2; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~68'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~66 SCOMP:inst8|Add1~68 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.846 ns SCOMP:inst8\|Add1~70 10 COMB LCCOMB_X54_Y19_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.846 ns; Loc. = LCCOMB_X54_Y19_N4; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~70'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~68 SCOMP:inst8|Add1~70 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.917 ns SCOMP:inst8\|Add1~72 11 COMB LCCOMB_X54_Y19_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.917 ns; Loc. = LCCOMB_X54_Y19_N6; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~72'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~70 SCOMP:inst8|Add1~72 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.988 ns SCOMP:inst8\|Add1~74 12 COMB LCCOMB_X54_Y19_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 6.988 ns; Loc. = LCCOMB_X54_Y19_N8; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~74'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~72 SCOMP:inst8|Add1~74 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.059 ns SCOMP:inst8\|Add1~76 13 COMB LCCOMB_X54_Y19_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.059 ns; Loc. = LCCOMB_X54_Y19_N10; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~76'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~74 SCOMP:inst8|Add1~76 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.130 ns SCOMP:inst8\|Add1~78 14 COMB LCCOMB_X54_Y19_N12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 7.130 ns; Loc. = LCCOMB_X54_Y19_N12; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~78'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~76 SCOMP:inst8|Add1~78 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.289 ns SCOMP:inst8\|Add1~80 15 COMB LCCOMB_X54_Y19_N14 1 " "Info: 15: + IC(0.000 ns) + CELL(0.159 ns) = 7.289 ns; Loc. = LCCOMB_X54_Y19_N14; Fanout = 1; COMB Node = 'SCOMP:inst8\|Add1~80'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { SCOMP:inst8|Add1~78 SCOMP:inst8|Add1~80 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.699 ns SCOMP:inst8\|Add1~81 16 COMB LCCOMB_X54_Y19_N16 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 7.699 ns; Loc. = LCCOMB_X54_Y19_N16; Fanout = 1; COMB Node = 'SCOMP:inst8\|Add1~81'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SCOMP:inst8|Add1~80 SCOMP:inst8|Add1~81 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.438 ns) 9.169 ns SCOMP:inst8\|Selector11~3 17 COMB LCCOMB_X55_Y21_N16 1 " "Info: 17: + IC(1.032 ns) + CELL(0.438 ns) = 9.169 ns; Loc. = LCCOMB_X55_Y21_N16; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector11~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { SCOMP:inst8|Add1~81 SCOMP:inst8|Selector11~3 } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.242 ns) 9.674 ns SCOMP:inst8\|Selector11~8 18 COMB LCCOMB_X55_Y21_N0 1 " "Info: 18: + IC(0.263 ns) + CELL(0.242 ns) = 9.674 ns; Loc. = LCCOMB_X55_Y21_N0; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector11~8'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { SCOMP:inst8|Selector11~3 SCOMP:inst8|Selector11~8 } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.758 ns SCOMP:inst8\|AC\[15\] 19 REG LCFF_X55_Y21_N1 11 " "Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 9.758 ns; Loc. = LCFF_X55_Y21_N1; Fanout = 11; REG Node = 'SCOMP:inst8\|AC\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|Selector11~8 SCOMP:inst8|AC[15] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.024 ns ( 61.73 % ) " "Info: Total cell delay = 6.024 ns ( 61.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.734 ns ( 38.27 % ) " "Info: Total interconnect delay = 3.734 ns ( 38.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.758 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|ram_block1a4~porta_address_reg9 SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|q_a[4] SCOMP:inst8|Add1~35 SCOMP:inst8|Add1~36 SCOMP:inst8|Add1~60 SCOMP:inst8|Add1~62 SCOMP:inst8|Add1~64 SCOMP:inst8|Add1~66 SCOMP:inst8|Add1~68 SCOMP:inst8|Add1~70 SCOMP:inst8|Add1~72 SCOMP:inst8|Add1~74 SCOMP:inst8|Add1~76 SCOMP:inst8|Add1~78 SCOMP:inst8|Add1~80 SCOMP:inst8|Add1~81 SCOMP:inst8|Selector11~3 SCOMP:inst8|Selector11~8 SCOMP:inst8|AC[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "9.758 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|ram_block1a4~porta_address_reg9 {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|q_a[4] {} SCOMP:inst8|Add1~35 {} SCOMP:inst8|Add1~36 {} SCOMP:inst8|Add1~60 {} SCOMP:inst8|Add1~62 {} SCOMP:inst8|Add1~64 {} SCOMP:inst8|Add1~66 {} SCOMP:inst8|Add1~68 {} SCOMP:inst8|Add1~70 {} SCOMP:inst8|Add1~72 {} SCOMP:inst8|Add1~74 {} SCOMP:inst8|Add1~76 {} SCOMP:inst8|Add1~78 {} SCOMP:inst8|Add1~80 {} SCOMP:inst8|Add1~81 {} SCOMP:inst8|Selector11~3 {} SCOMP:inst8|Selector11~8 {} SCOMP:inst8|AC[15] {} } { 0.000ns 0.000ns 1.193ns 0.254ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.032ns 0.263ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.420ns 0.414ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.438ns 0.242ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[15] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.960ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.758 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|ram_block1a4~porta_address_reg9 SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|q_a[4] SCOMP:inst8|Add1~35 SCOMP:inst8|Add1~36 SCOMP:inst8|Add1~60 SCOMP:inst8|Add1~62 SCOMP:inst8|Add1~64 SCOMP:inst8|Add1~66 SCOMP:inst8|Add1~68 SCOMP:inst8|Add1~70 SCOMP:inst8|Add1~72 SCOMP:inst8|Add1~74 SCOMP:inst8|Add1~76 SCOMP:inst8|Add1~78 SCOMP:inst8|Add1~80 SCOMP:inst8|Add1~81 SCOMP:inst8|Selector11~3 SCOMP:inst8|Selector11~8 SCOMP:inst8|AC[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "9.758 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|ram_block1a4~porta_address_reg9 {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_0kt3:auto_generated|q_a[4] {} SCOMP:inst8|Add1~35 {} SCOMP:inst8|Add1~36 {} SCOMP:inst8|Add1~60 {} SCOMP:inst8|Add1~62 {} SCOMP:inst8|Add1~64 {} SCOMP:inst8|Add1~66 {} SCOMP:inst8|Add1~68 {} SCOMP:inst8|Add1~70 {} SCOMP:inst8|Add1~72 {} SCOMP:inst8|Add1~74 {} SCOMP:inst8|Add1~76 {} SCOMP:inst8|Add1~78 {} SCOMP:inst8|Add1~80 {} SCOMP:inst8|Add1~81 {} SCOMP:inst8|Selector11~3 {} SCOMP:inst8|Selector11~8 {} SCOMP:inst8|AC[15] {} } { 0.000ns 0.000ns 1.193ns 0.254ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.032ns 0.263ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.420ns 0.414ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.438ns 0.242ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register acc_clk_gen:inst19\|count_10hz\[8\] register acc_clk_gen:inst19\|count_10hz\[0\] 15.724 ns " "Info: Slack time is 15.724 ns for clock \"CLOCK_50\" between source register \"acc_clk_gen:inst19\|count_10hz\[8\]\" and destination register \"acc_clk_gen:inst19\|count_10hz\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "233.86 MHz 4.276 ns " "Info: Fmax is 233.86 MHz (period= 4.276 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.786 ns + Largest register register " "Info: + Largest register to register requirement is 19.786 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.699 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 2.699 ns acc_clk_gen:inst19\|count_10hz\[0\] 3 REG LCFF_X29_Y35_N11 2 " "Info: 3: + IC(1.045 ns) + CELL(0.537 ns) = 2.699 ns; Loc. = LCFF_X29_Y35_N11; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|count_10hz\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "E:/Lab_8_SCOMP_IO/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.91 % ) " "Info: Total cell delay = 1.536 ns ( 56.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 43.09 % ) " "Info: Total interconnect delay = 1.163 ns ( 43.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.699 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 2.699 ns acc_clk_gen:inst19\|count_10hz\[8\] 3 REG LCFF_X29_Y35_N27 3 " "Info: 3: + IC(1.045 ns) + CELL(0.537 ns) = 2.699 ns; Loc. = LCFF_X29_Y35_N27; Fanout = 3; REG Node = 'acc_clk_gen:inst19\|count_10hz\[8\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[8] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "E:/Lab_8_SCOMP_IO/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.91 % ) " "Info: Total cell delay = 1.536 ns ( 56.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 43.09 % ) " "Info: Total interconnect delay = 1.163 ns ( 43.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[8] {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[8] {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "E:/Lab_8_SCOMP_IO/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "E:/Lab_8_SCOMP_IO/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[8] {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.062 ns - Longest register register " "Info: - Longest register to register delay is 4.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns acc_clk_gen:inst19\|count_10hz\[8\] 1 REG LCFF_X29_Y35_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y35_N27; Fanout = 3; REG Node = 'acc_clk_gen:inst19\|count_10hz\[8\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { acc_clk_gen:inst19|count_10hz[8] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "E:/Lab_8_SCOMP_IO/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.438 ns) 1.447 ns acc_clk_gen:inst19\|LessThan0~4 2 COMB LCCOMB_X30_Y34_N26 1 " "Info: 2: + IC(1.009 ns) + CELL(0.438 ns) = 1.447 ns; Loc. = LCCOMB_X30_Y34_N26; Fanout = 1; COMB Node = 'acc_clk_gen:inst19\|LessThan0~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { acc_clk_gen:inst19|count_10hz[8] acc_clk_gen:inst19|LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.389 ns) 2.089 ns acc_clk_gen:inst19\|LessThan0~5 3 COMB LCCOMB_X30_Y34_N12 1 " "Info: 3: + IC(0.253 ns) + CELL(0.389 ns) = 2.089 ns; Loc. = LCCOMB_X30_Y34_N12; Fanout = 1; COMB Node = 'acc_clk_gen:inst19\|LessThan0~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { acc_clk_gen:inst19|LessThan0~4 acc_clk_gen:inst19|LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.487 ns acc_clk_gen:inst19\|LessThan0~6 4 COMB LCCOMB_X30_Y34_N28 2 " "Info: 4: + IC(0.248 ns) + CELL(0.150 ns) = 2.487 ns; Loc. = LCCOMB_X30_Y34_N28; Fanout = 2; COMB Node = 'acc_clk_gen:inst19\|LessThan0~6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { acc_clk_gen:inst19|LessThan0~5 acc_clk_gen:inst19|LessThan0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 2.889 ns acc_clk_gen:inst19\|LessThan0~7 5 COMB LCCOMB_X30_Y34_N4 23 " "Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 2.889 ns; Loc. = LCCOMB_X30_Y34_N4; Fanout = 23; COMB Node = 'acc_clk_gen:inst19\|LessThan0~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { acc_clk_gen:inst19|LessThan0~6 acc_clk_gen:inst19|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.510 ns) 4.062 ns acc_clk_gen:inst19\|count_10hz\[0\] 6 REG LCFF_X29_Y35_N11 2 " "Info: 6: + IC(0.663 ns) + CELL(0.510 ns) = 4.062 ns; Loc. = LCFF_X29_Y35_N11; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|count_10hz\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { acc_clk_gen:inst19|LessThan0~7 acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "E:/Lab_8_SCOMP_IO/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.637 ns ( 40.30 % ) " "Info: Total cell delay = 1.637 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.425 ns ( 59.70 % ) " "Info: Total interconnect delay = 2.425 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.062 ns" { acc_clk_gen:inst19|count_10hz[8] acc_clk_gen:inst19|LessThan0~4 acc_clk_gen:inst19|LessThan0~5 acc_clk_gen:inst19|LessThan0~6 acc_clk_gen:inst19|LessThan0~7 acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "4.062 ns" { acc_clk_gen:inst19|count_10hz[8] {} acc_clk_gen:inst19|LessThan0~4 {} acc_clk_gen:inst19|LessThan0~5 {} acc_clk_gen:inst19|LessThan0~6 {} acc_clk_gen:inst19|LessThan0~7 {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 1.009ns 0.253ns 0.248ns 0.252ns 0.663ns } { 0.000ns 0.438ns 0.389ns 0.150ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[8] {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.062 ns" { acc_clk_gen:inst19|count_10hz[8] acc_clk_gen:inst19|LessThan0~4 acc_clk_gen:inst19|LessThan0~5 acc_clk_gen:inst19|LessThan0~6 acc_clk_gen:inst19|LessThan0~7 acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "4.062 ns" { acc_clk_gen:inst19|count_10hz[8] {} acc_clk_gen:inst19|LessThan0~4 {} acc_clk_gen:inst19|LessThan0~5 {} acc_clk_gen:inst19|LessThan0~6 {} acc_clk_gen:inst19|LessThan0~7 {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 1.009ns 0.253ns 0.248ns 0.252ns 0.663ns } { 0.000ns 0.438ns 0.389ns 0.150ns 0.150ns 0.510ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register SCOMP:inst8\|PC_STACK\[4\] register SCOMP:inst8\|PC\[4\] 521 ps " "Info: Minimum slack time is 521 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"SCOMP:inst8\|PC_STACK\[4\]\" and destination register \"SCOMP:inst8\|PC\[4\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.537 ns + Shortest register register " "Info: + Shortest register to register delay is 0.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst8\|PC_STACK\[4\] 1 REG LCFF_X57_Y20_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y20_N11; Fanout = 1; REG Node = 'SCOMP:inst8\|PC_STACK\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMP:inst8|PC_STACK[4] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.150 ns) 0.453 ns SCOMP:inst8\|Selector6~1 2 COMB LCCOMB_X57_Y20_N26 1 " "Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X57_Y20_N26; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector6~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.453 ns" { SCOMP:inst8|PC_STACK[4] SCOMP:inst8|Selector6~1 } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.537 ns SCOMP:inst8\|PC\[4\] 3 REG LCFF_X57_Y20_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.537 ns; Loc. = LCFF_X57_Y20_N27; Fanout = 4; REG Node = 'SCOMP:inst8\|PC\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|Selector6~1 SCOMP:inst8|PC[4] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.58 % ) " "Info: Total cell delay = 0.234 ns ( 43.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.303 ns ( 56.42 % ) " "Info: Total interconnect delay = 0.303 ns ( 56.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { SCOMP:inst8|PC_STACK[4] SCOMP:inst8|Selector6~1 SCOMP:inst8|PC[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.537 ns" { SCOMP:inst8|PC_STACK[4] {} SCOMP:inst8|Selector6~1 {} SCOMP:inst8|PC[4] {} } { 0.000ns 0.303ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -7.356 ns " "Info: + Latch edge is -7.356 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns -7.356 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with  offset of -7.356 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -7.356 ns " "Info: - Launch edge is -7.356 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns -7.356 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with  offset of -7.356 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.658 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.658 ns SCOMP:inst8\|PC\[4\] 3 REG LCFF_X57_Y20_N27 4 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X57_Y20_N27; Fanout = 4; REG Node = 'SCOMP:inst8\|PC\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[4] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.121 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.121 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC[4] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 2.658 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.658 ns SCOMP:inst8\|PC_STACK\[4\] 3 REG LCFF_X57_Y20_N11 1 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X57_Y20_N11; Fanout = 1; REG Node = 'SCOMP:inst8\|PC_STACK\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[4] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.121 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.121 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC_STACK[4] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC[4] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC_STACK[4] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC[4] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC_STACK[4] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { SCOMP:inst8|PC_STACK[4] SCOMP:inst8|Selector6~1 SCOMP:inst8|PC[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.537 ns" { SCOMP:inst8|PC_STACK[4] {} SCOMP:inst8|Selector6~1 {} SCOMP:inst8|PC[4] {} } { 0.000ns 0.303ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC[4] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC_STACK[4] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register acc_clk_gen:inst19\|clock_10hz_int register acc_clk_gen:inst19\|clock_10Hz -236 ps " "Info: Minimum slack time is -236 ps for clock \"CLOCK_50\" between source register \"acc_clk_gen:inst19\|clock_10hz_int\" and destination register \"acc_clk_gen:inst19\|clock_10Hz\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns + Shortest register register " "Info: + Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns acc_clk_gen:inst19\|clock_10hz_int 1 REG LCFF_X30_Y34_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y34_N1; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|clock_10hz_int'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "E:/Lab_8_SCOMP_IO/ACC_CLK_GEN.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.149 ns) 0.463 ns acc_clk_gen:inst19\|clock_10Hz~feeder 2 COMB LCCOMB_X30_Y34_N16 1 " "Info: 2: + IC(0.314 ns) + CELL(0.149 ns) = 0.463 ns; Loc. = LCCOMB_X30_Y34_N16; Fanout = 1; COMB Node = 'acc_clk_gen:inst19\|clock_10Hz~feeder'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { acc_clk_gen:inst19|clock_10hz_int acc_clk_gen:inst19|clock_10Hz~feeder } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "E:/Lab_8_SCOMP_IO/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns acc_clk_gen:inst19\|clock_10Hz 3 REG LCFF_X30_Y34_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X30_Y34_N17; Fanout = 1; REG Node = 'acc_clk_gen:inst19\|clock_10Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { acc_clk_gen:inst19|clock_10Hz~feeder acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "E:/Lab_8_SCOMP_IO/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 42.60 % ) " "Info: Total cell delay = 0.233 ns ( 42.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.314 ns ( 57.40 % ) " "Info: Total interconnect delay = 0.314 ns ( 57.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { acc_clk_gen:inst19|clock_10hz_int acc_clk_gen:inst19|clock_10Hz~feeder acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { acc_clk_gen:inst19|clock_10hz_int {} acc_clk_gen:inst19|clock_10Hz~feeder {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.314ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.783 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.783 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.767 ns + Smallest " "Info: + Smallest clock skew is 0.767 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 3.465 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 3.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.537 ns) 3.465 ns acc_clk_gen:inst19\|clock_10Hz 2 REG LCFF_X30_Y34_N17 1 " "Info: 2: + IC(1.929 ns) + CELL(0.537 ns) = 3.465 ns; Loc. = LCFF_X30_Y34_N17; Fanout = 1; REG Node = 'acc_clk_gen:inst19\|clock_10Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "E:/Lab_8_SCOMP_IO/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 44.33 % ) " "Info: Total cell delay = 1.536 ns ( 44.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.929 ns ( 55.67 % ) " "Info: Total interconnect delay = 1.929 ns ( 55.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.465 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.465 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.929ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.698 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns acc_clk_gen:inst19\|clock_10hz_int 3 REG LCFF_X30_Y34_N1 2 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X30_Y34_N1; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|clock_10hz_int'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "E:/Lab_8_SCOMP_IO/ACC_CLK_GEN.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.465 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.465 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.929ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "E:/Lab_8_SCOMP_IO/ACC_CLK_GEN.VHD" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "E:/Lab_8_SCOMP_IO/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.465 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.465 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.929ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { acc_clk_gen:inst19|clock_10hz_int acc_clk_gen:inst19|clock_10Hz~feeder acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { acc_clk_gen:inst19|clock_10hz_int {} acc_clk_gen:inst19|clock_10Hz~feeder {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.314ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.465 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.465 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.929ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLOCK_50 1 " "Warning: Can't achieve minimum setup and hold requirement CLOCK_50 along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SCOMP:inst8\|AC\[4\] IO_DATA\[4\] CLOCK_50 13.221 ns register " "Info: tsu for register \"SCOMP:inst8\|AC\[4\]\" (data pin = \"IO_DATA\[4\]\", clock pin = \"CLOCK_50\") is 13.221 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.561 ns + Longest pin register " "Info: + Longest pin to register delay is 8.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_DATA\[4\] 1 PIN PIN_M19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M19; Fanout = 1; PIN Node = 'IO_DATA\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[4] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns IO_DATA~11 2 COMB IOC_X65_Y21_N0 3 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y21_N0; Fanout = 3; COMB Node = 'IO_DATA~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { IO_DATA[4] IO_DATA~11 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.584 ns) + CELL(0.271 ns) 6.707 ns SCOMP:inst8\|Selector22~1 3 COMB LCCOMB_X56_Y19_N20 1 " "Info: 3: + IC(5.584 ns) + CELL(0.271 ns) = 6.707 ns; Loc. = LCCOMB_X56_Y19_N20; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector22~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.855 ns" { IO_DATA~11 SCOMP:inst8|Selector22~1 } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 7.410 ns SCOMP:inst8\|Selector22~2 4 COMB LCCOMB_X56_Y19_N6 1 " "Info: 4: + IC(0.265 ns) + CELL(0.438 ns) = 7.410 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector22~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { SCOMP:inst8|Selector22~1 SCOMP:inst8|Selector22~2 } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.149 ns) 7.808 ns SCOMP:inst8\|Selector22~4 5 COMB LCCOMB_X56_Y19_N28 1 " "Info: 5: + IC(0.249 ns) + CELL(0.149 ns) = 7.808 ns; Loc. = LCCOMB_X56_Y19_N28; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector22~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { SCOMP:inst8|Selector22~2 SCOMP:inst8|Selector22~4 } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 8.477 ns SCOMP:inst8\|Selector22~5 6 COMB LCCOMB_X56_Y19_N18 1 " "Info: 6: + IC(0.249 ns) + CELL(0.420 ns) = 8.477 ns; Loc. = LCCOMB_X56_Y19_N18; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector22~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { SCOMP:inst8|Selector22~4 SCOMP:inst8|Selector22~5 } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.561 ns SCOMP:inst8\|AC\[4\] 7 REG LCFF_X56_Y19_N19 9 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 8.561 ns; Loc. = LCFF_X56_Y19_N19; Fanout = 9; REG Node = 'SCOMP:inst8\|AC\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|Selector22~5 SCOMP:inst8|AC[4] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.214 ns ( 25.86 % ) " "Info: Total cell delay = 2.214 ns ( 25.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.347 ns ( 74.14 % ) " "Info: Total interconnect delay = 6.347 ns ( 74.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { IO_DATA[4] IO_DATA~11 SCOMP:inst8|Selector22~1 SCOMP:inst8|Selector22~2 SCOMP:inst8|Selector22~4 SCOMP:inst8|Selector22~5 SCOMP:inst8|AC[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { IO_DATA[4] {} IO_DATA~11 {} SCOMP:inst8|Selector22~1 {} SCOMP:inst8|Selector22~2 {} SCOMP:inst8|Selector22~4 {} SCOMP:inst8|Selector22~5 {} SCOMP:inst8|AC[4] {} } { 0.000ns 0.000ns 5.584ns 0.265ns 0.249ns 0.249ns 0.000ns } { 0.000ns 0.852ns 0.271ns 0.438ns 0.149ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -7.356 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -7.356 ns" {  } { { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.660 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.660 ns SCOMP:inst8\|AC\[4\] 3 REG LCFF_X56_Y19_N19 9 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X56_Y19_N19; Fanout = 9; REG Node = 'SCOMP:inst8\|AC\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[4] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.19 % ) " "Info: Total cell delay = 0.537 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 79.81 % ) " "Info: Total interconnect delay = 2.123 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[4] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { IO_DATA[4] IO_DATA~11 SCOMP:inst8|Selector22~1 SCOMP:inst8|Selector22~2 SCOMP:inst8|Selector22~4 SCOMP:inst8|Selector22~5 SCOMP:inst8|AC[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { IO_DATA[4] {} IO_DATA~11 {} SCOMP:inst8|Selector22~1 {} SCOMP:inst8|Selector22~2 {} SCOMP:inst8|Selector22~4 {} SCOMP:inst8|Selector22~5 {} SCOMP:inst8|AC[4] {} } { 0.000ns 0.000ns 5.584ns 0.265ns 0.249ns 0.249ns 0.000ns } { 0.000ns 0.852ns 0.271ns 0.438ns 0.149ns 0.420ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[4] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 IO_DATA\[14\] TIMER:inst7\|COUNT\[14\] 12.387 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"IO_DATA\[14\]\" through register \"TIMER:inst7\|COUNT\[14\]\" is 12.387 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.039 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.787 ns) 3.715 ns acc_clk_gen:inst19\|clock_10Hz 2 REG LCFF_X30_Y34_N17 1 " "Info: 2: + IC(1.929 ns) + CELL(0.787 ns) = 3.715 ns; Loc. = LCFF_X30_Y34_N17; Fanout = 1; REG Node = 'acc_clk_gen:inst19\|clock_10Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "E:/Lab_8_SCOMP_IO/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.000 ns) 4.477 ns acc_clk_gen:inst19\|clock_10Hz~clkctrl 3 COMB CLKCTRL_G11 16 " "Info: 3: + IC(0.762 ns) + CELL(0.000 ns) = 4.477 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'acc_clk_gen:inst19\|clock_10Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { acc_clk_gen:inst19|clock_10Hz acc_clk_gen:inst19|clock_10Hz~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "E:/Lab_8_SCOMP_IO/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 6.039 ns TIMER:inst7\|COUNT\[14\] 4 REG LCFF_X62_Y20_N29 3 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 6.039 ns; Loc. = LCFF_X62_Y20_N29; Fanout = 3; REG Node = 'TIMER:inst7\|COUNT\[14\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { acc_clk_gen:inst19|clock_10Hz~clkctrl TIMER:inst7|COUNT[14] } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/Lab_8_SCOMP_IO/timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.47 % ) " "Info: Total cell delay = 2.323 ns ( 38.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.716 ns ( 61.53 % ) " "Info: Total interconnect delay = 3.716 ns ( 61.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.039 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz acc_clk_gen:inst19|clock_10Hz~clkctrl TIMER:inst7|COUNT[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.039 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} acc_clk_gen:inst19|clock_10Hz~clkctrl {} TIMER:inst7|COUNT[14] {} } { 0.000ns 0.000ns 1.929ns 0.762ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "timer.vhd" "" { Text "E:/Lab_8_SCOMP_IO/timer.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.098 ns + Longest register pin " "Info: + Longest register to pin delay is 6.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TIMER:inst7\|COUNT\[14\] 1 REG LCFF_X62_Y20_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y20_N29; Fanout = 3; REG Node = 'TIMER:inst7\|COUNT\[14\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TIMER:inst7|COUNT[14] } "NODE_NAME" } } { "timer.vhd" "" { Text "E:/Lab_8_SCOMP_IO/timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.149 ns) 1.157 ns TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[14\]~15 2 COMB LCCOMB_X60_Y19_N8 1 " "Info: 2: + IC(1.008 ns) + CELL(0.149 ns) = 1.157 ns; Loc. = LCCOMB_X60_Y19_N8; Fanout = 1; COMB Node = 'TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[14\]~15'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { TIMER:inst7|COUNT[14] TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~15 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.438 ns) 2.338 ns TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[14\]~17 3 COMB LCCOMB_X59_Y20_N2 1 " "Info: 3: + IC(0.743 ns) + CELL(0.438 ns) = 2.338 ns; Loc. = LCCOMB_X59_Y20_N2; Fanout = 1; COMB Node = 'TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[14\]~17'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~15 TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~17 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(2.612 ns) 6.098 ns IO_DATA\[14\] 4 PIN PIN_R20 0 " "Info: 4: + IC(1.148 ns) + CELL(2.612 ns) = 6.098 ns; Loc. = PIN_R20; Fanout = 0; PIN Node = 'IO_DATA\[14\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.760 ns" { TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~17 IO_DATA[14] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.199 ns ( 52.46 % ) " "Info: Total cell delay = 3.199 ns ( 52.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.899 ns ( 47.54 % ) " "Info: Total interconnect delay = 2.899 ns ( 47.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.098 ns" { TIMER:inst7|COUNT[14] TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~15 TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~17 IO_DATA[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.098 ns" { TIMER:inst7|COUNT[14] {} TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~15 {} TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~17 {} IO_DATA[14] {} } { 0.000ns 1.008ns 0.743ns 1.148ns } { 0.000ns 0.149ns 0.438ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.039 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz acc_clk_gen:inst19|clock_10Hz~clkctrl TIMER:inst7|COUNT[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.039 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} acc_clk_gen:inst19|clock_10Hz~clkctrl {} TIMER:inst7|COUNT[14] {} } { 0.000ns 0.000ns 1.929ns 0.762ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.098 ns" { TIMER:inst7|COUNT[14] TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~15 TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~17 IO_DATA[14] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.098 ns" { TIMER:inst7|COUNT[14] {} TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~15 {} TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~17 {} IO_DATA[14] {} } { 0.000ns 1.008ns 0.743ns 1.148ns } { 0.000ns 0.149ns 0.438ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[13\] IO_DATA\[13\] 12.407 ns Longest " "Info: Longest tpd from source pin \"SW\[13\]\" to destination pin \"IO_DATA\[13\]\" is 12.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[13\] 1 PIN PIN_T7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 1; PIN Node = 'SW\[13\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 736 8 176 752 "SW\[15..0\]" "" } { 624 192 280 640 "SW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.446 ns) + CELL(0.271 ns) 7.549 ns TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[13\]~19 2 COMB LCCOMB_X60_Y19_N12 1 " "Info: 2: + IC(6.446 ns) + CELL(0.271 ns) = 7.549 ns; Loc. = LCCOMB_X60_Y19_N12; Fanout = 1; COMB Node = 'TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[13\]~19'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.717 ns" { SW[13] TIMER:inst7|lpm_bustri:IO_BUS|dout[13]~19 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.436 ns) 8.984 ns TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[13\]~20 3 COMB LCCOMB_X64_Y20_N16 1 " "Info: 3: + IC(0.999 ns) + CELL(0.436 ns) = 8.984 ns; Loc. = LCCOMB_X64_Y20_N16; Fanout = 1; COMB Node = 'TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[13\]~20'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { TIMER:inst7|lpm_bustri:IO_BUS|dout[13]~19 TIMER:inst7|lpm_bustri:IO_BUS|dout[13]~20 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(2.642 ns) 12.407 ns IO_DATA\[13\] 4 PIN PIN_R24 0 " "Info: 4: + IC(0.781 ns) + CELL(2.642 ns) = 12.407 ns; Loc. = PIN_R24; Fanout = 0; PIN Node = 'IO_DATA\[13\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { TIMER:inst7|lpm_bustri:IO_BUS|dout[13]~20 IO_DATA[13] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.181 ns ( 33.70 % ) " "Info: Total cell delay = 4.181 ns ( 33.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.226 ns ( 66.30 % ) " "Info: Total interconnect delay = 8.226 ns ( 66.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.407 ns" { SW[13] TIMER:inst7|lpm_bustri:IO_BUS|dout[13]~19 TIMER:inst7|lpm_bustri:IO_BUS|dout[13]~20 IO_DATA[13] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "12.407 ns" { SW[13] {} SW[13]~combout {} TIMER:inst7|lpm_bustri:IO_BUS|dout[13]~19 {} TIMER:inst7|lpm_bustri:IO_BUS|dout[13]~20 {} IO_DATA[13] {} } { 0.000ns 0.000ns 6.446ns 0.999ns 0.781ns } { 0.000ns 0.832ns 0.271ns 0.436ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LEDS:inst14\|BLED\[10\] IO_DATA\[10\] CLOCK_50 -4.854 ns register " "Info: th for register \"LEDS:inst14\|BLED\[10\]\" (data pin = \"IO_DATA\[10\]\", clock pin = \"CLOCK_50\") is -4.854 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -7.356 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -7.356 ns" {  } { { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 8.353 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 8.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.787 ns) 2.909 ns SCOMP:inst8\|IR\[6\] 3 REG LCFF_X55_Y19_N13 5 " "Info: 3: + IC(1.031 ns) + CELL(0.787 ns) = 2.909 ns; Loc. = LCFF_X55_Y19_N13; Fanout = 5; REG Node = 'SCOMP:inst8\|IR\[6\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.398 ns) 4.054 ns inst11~0 4 COMB LCCOMB_X58_Y19_N16 4 " "Info: 4: + IC(0.747 ns) + CELL(0.398 ns) = 4.054 ns; Loc. = LCCOMB_X58_Y19_N16; Fanout = 4; COMB Node = 'inst11~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { SCOMP:inst8|IR[6] inst11~0 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 976 808 872 1184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.150 ns) 4.881 ns inst13~3 5 COMB LCCOMB_X56_Y19_N2 2 " "Info: 5: + IC(0.677 ns) + CELL(0.150 ns) = 4.881 ns; Loc. = LCCOMB_X56_Y19_N2; Fanout = 2; COMB Node = 'inst13~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { inst11~0 inst13~3 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.275 ns) 5.837 ns inst13 6 COMB LCCOMB_X59_Y19_N16 1 " "Info: 6: + IC(0.681 ns) + CELL(0.275 ns) = 5.837 ns; Loc. = LCCOMB_X59_Y19_N16; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { inst13~3 inst13 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.000 ns) 6.774 ns inst13~clkctrl 7 COMB CLKCTRL_G4 16 " "Info: 7: + IC(0.937 ns) + CELL(0.000 ns) = 6.774 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'inst13~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 8.353 ns LEDS:inst14\|BLED\[10\] 8 REG LCFF_X60_Y18_N3 1 " "Info: 8: + IC(1.042 ns) + CELL(0.537 ns) = 8.353 ns; Loc. = LCFF_X60_Y18_N3; Fanout = 1; REG Node = 'LEDS:inst14\|BLED\[10\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { inst13~clkctrl LEDS:inst14|BLED[10] } "NODE_NAME" } } { "LEDS.vhd" "" { Text "E:/Lab_8_SCOMP_IO/LEDS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.147 ns ( 25.70 % ) " "Info: Total cell delay = 2.147 ns ( 25.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.206 ns ( 74.30 % ) " "Info: Total interconnect delay = 6.206 ns ( 74.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.353 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] inst11~0 inst13~3 inst13 inst13~clkctrl LEDS:inst14|BLED[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.353 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} inst11~0 {} inst13~3 {} inst13 {} inst13~clkctrl {} LEDS:inst14|BLED[10] {} } { 0.000ns 1.091ns 1.031ns 0.747ns 0.677ns 0.681ns 0.937ns 1.042ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "LEDS.vhd" "" { Text "E:/Lab_8_SCOMP_IO/LEDS.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.117 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_DATA\[10\] 1 PIN PIN_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; PIN Node = 'IO_DATA\[10\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[10] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns IO_DATA~5 2 COMB IOC_X65_Y20_N3 3 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X65_Y20_N3; Fanout = 3; COMB Node = 'IO_DATA~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { IO_DATA[10] IO_DATA~5 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "E:/Lab_8_SCOMP_IO/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.042 ns) + CELL(0.149 ns) 6.033 ns LEDS:inst14\|BLED\[10\]~feeder 3 COMB LCCOMB_X60_Y18_N2 1 " "Info: 3: + IC(5.042 ns) + CELL(0.149 ns) = 6.033 ns; Loc. = LCCOMB_X60_Y18_N2; Fanout = 1; COMB Node = 'LEDS:inst14\|BLED\[10\]~feeder'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.191 ns" { IO_DATA~5 LEDS:inst14|BLED[10]~feeder } "NODE_NAME" } } { "LEDS.vhd" "" { Text "E:/Lab_8_SCOMP_IO/LEDS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.117 ns LEDS:inst14\|BLED\[10\] 4 REG LCFF_X60_Y18_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.117 ns; Loc. = LCFF_X60_Y18_N3; Fanout = 1; REG Node = 'LEDS:inst14\|BLED\[10\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LEDS:inst14|BLED[10]~feeder LEDS:inst14|BLED[10] } "NODE_NAME" } } { "LEDS.vhd" "" { Text "E:/Lab_8_SCOMP_IO/LEDS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.075 ns ( 17.57 % ) " "Info: Total cell delay = 1.075 ns ( 17.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.042 ns ( 82.43 % ) " "Info: Total interconnect delay = 5.042 ns ( 82.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.117 ns" { IO_DATA[10] IO_DATA~5 LEDS:inst14|BLED[10]~feeder LEDS:inst14|BLED[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.117 ns" { IO_DATA[10] {} IO_DATA~5 {} LEDS:inst14|BLED[10]~feeder {} LEDS:inst14|BLED[10] {} } { 0.000ns 0.000ns 5.042ns 0.000ns } { 0.000ns 0.842ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.353 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[6] inst11~0 inst13~3 inst13 inst13~clkctrl LEDS:inst14|BLED[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.353 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[6] {} inst11~0 {} inst13~3 {} inst13 {} inst13~clkctrl {} LEDS:inst14|BLED[10] {} } { 0.000ns 1.091ns 1.031ns 0.747ns 0.677ns 0.681ns 0.937ns 1.042ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.117 ns" { IO_DATA[10] IO_DATA~5 LEDS:inst14|BLED[10]~feeder LEDS:inst14|BLED[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.117 ns" { IO_DATA[10] {} IO_DATA~5 {} LEDS:inst14|BLED[10]~feeder {} LEDS:inst14|BLED[10] {} } { 0.000ns 0.000ns 5.042ns 0.000ns } { 0.000ns 0.842ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 15:35:54 2015 " "Info: Processing ended: Thu Oct 22 15:35:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
