-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "06/05/2019 00:14:39"

-- 
-- Device: Altera EP2C70F896C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	uniciclo IS
    PORT (
	reset : IN std_logic;
	clk : IN std_logic;
	clk_mem : IN std_logic;
	instrucao : OUT std_logic_vector(31 DOWNTO 0);
	outULA : OUT std_logic_vector(31 DOWNTO 0);
	memDados : OUT std_logic_vector(31 DOWNTO 0);
	prox_ins : OUT std_logic_vector(31 DOWNTO 0)
	);
END uniciclo;

-- Design Ports Information
-- instrucao[0]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[1]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[2]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[3]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[4]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[5]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[6]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[9]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[10]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[11]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[12]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[13]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[14]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[15]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[16]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[17]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[18]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[19]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[20]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[21]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[22]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[23]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[24]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[25]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[26]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[27]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[28]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[29]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[30]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- instrucao[31]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[0]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[1]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[2]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[3]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[4]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[5]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[6]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[7]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[8]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[9]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[10]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[11]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[12]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[13]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[14]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[15]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[16]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[17]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[18]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[19]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[20]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[21]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[22]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[23]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[24]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[25]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[26]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[27]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[28]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[29]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[30]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- outULA[31]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[0]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[1]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[2]	=>  Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[3]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[4]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[5]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[6]	=>  Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[7]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[8]	=>  Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[9]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[10]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[11]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[12]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[13]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[14]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[15]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[16]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[17]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[18]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[19]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[20]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[21]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[22]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[23]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[24]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[25]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[26]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[27]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[28]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[29]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[30]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- memDados[31]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[2]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[3]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[4]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[5]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[6]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[7]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[8]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[9]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[10]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[11]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[12]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[13]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[14]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[15]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[16]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[17]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[18]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[19]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[20]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[21]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[22]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[23]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[24]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[25]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[26]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[27]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[28]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[29]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[30]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- prox_ins[31]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clk_mem	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reset	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF uniciclo IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_clk_mem : std_logic;
SIGNAL ww_instrucao : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_outULA : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_memDados : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_prox_ins : std_logic_vector(31 DOWNTO 0);
SIGNAL \mi|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mi|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mi|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \md|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \md|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \md|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \md|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_mem~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \alu|tmp[6]~12_combout\ : std_logic;
SIGNAL \alu|tmp[16]~32_combout\ : std_logic;
SIGNAL \alu|tmp[20]~40_combout\ : std_logic;
SIGNAL \alu|tmp[21]~42_combout\ : std_logic;
SIGNAL \alu|tmp[25]~50_combout\ : std_logic;
SIGNAL \alu|Add1~2_combout\ : std_logic;
SIGNAL \alu|Add1~4_combout\ : std_logic;
SIGNAL \alu|Add1~6_combout\ : std_logic;
SIGNAL \alu|Add1~10_combout\ : std_logic;
SIGNAL \alu|Add1~22_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[2]~4_combout\ : std_logic;
SIGNAL \sum_pc_4|result[6]~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][0]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][0]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][0]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][0]~regout\ : std_logic;
SIGNAL \b_regis|Mux31~4_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][0]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][0]~regout\ : std_logic;
SIGNAL \b_regis|Mux31~7_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][0]~regout\ : std_logic;
SIGNAL \b_regis|Mux31~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][0]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][0]~regout\ : std_logic;
SIGNAL \b_regis|Mux31~10_combout\ : std_logic;
SIGNAL \b_regis|Mux31~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][0]~regout\ : std_logic;
SIGNAL \b_regis|Mux63~0_combout\ : std_logic;
SIGNAL \b_regis|Mux63~1_combout\ : std_logic;
SIGNAL \imm|Mux31~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][3]~regout\ : std_logic;
SIGNAL \b_regis|Mux28~0_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][3]~regout\ : std_logic;
SIGNAL \b_regis|Mux28~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][3]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][2]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][2]~regout\ : std_logic;
SIGNAL \b_regis|Mux29~0_combout\ : std_logic;
SIGNAL \b_regis|Mux29~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][2]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][2]~regout\ : std_logic;
SIGNAL \b_regis|Mux27~0_combout\ : std_logic;
SIGNAL \b_regis|Mux27~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][4]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][4]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][4]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][30]~regout\ : std_logic;
SIGNAL \b_regis|Mux1~2_combout\ : std_logic;
SIGNAL \b_regis|Mux1~3_combout\ : std_logic;
SIGNAL \b_regis|Mux1~4_combout\ : std_logic;
SIGNAL \b_regis|Mux1~5_combout\ : std_logic;
SIGNAL \b_regis|Mux1~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][30]~regout\ : std_logic;
SIGNAL \b_regis|Mux1~10_combout\ : std_logic;
SIGNAL \b_regis|Mux1~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][30]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][29]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][29]~regout\ : std_logic;
SIGNAL \b_regis|Mux2~10_combout\ : std_logic;
SIGNAL \b_regis|Mux2~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][29]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][28]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][28]~regout\ : std_logic;
SIGNAL \b_regis|Mux3~7_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][28]~regout\ : std_logic;
SIGNAL \b_regis|Mux3~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][28]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][28]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][28]~regout\ : std_logic;
SIGNAL \b_regis|Mux3~12_combout\ : std_logic;
SIGNAL \b_regis|Mux3~13_combout\ : std_logic;
SIGNAL \b_regis|Mux3~14_combout\ : std_logic;
SIGNAL \b_regis|Mux3~15_combout\ : std_logic;
SIGNAL \b_regis|Mux3~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][28]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][28]~regout\ : std_logic;
SIGNAL \b_regis|Mux3~17_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][27]~regout\ : std_logic;
SIGNAL \b_regis|Mux4~0_combout\ : std_logic;
SIGNAL \b_regis|Mux4~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][27]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][27]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][27]~regout\ : std_logic;
SIGNAL \b_regis|Mux4~12_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][27]~regout\ : std_logic;
SIGNAL \b_regis|Mux4~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][27]~regout\ : std_logic;
SIGNAL \b_regis|Mux4~14_combout\ : std_logic;
SIGNAL \b_regis|Mux4~15_combout\ : std_logic;
SIGNAL \b_regis|Mux4~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][26]~regout\ : std_logic;
SIGNAL \b_regis|Mux5~0_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][26]~regout\ : std_logic;
SIGNAL \b_regis|Mux5~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][26]~regout\ : std_logic;
SIGNAL \b_regis|Mux5~10_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][25]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][25]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][25]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][25]~regout\ : std_logic;
SIGNAL \b_regis|Mux6~17_combout\ : std_logic;
SIGNAL \b_regis|Mux6~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][24]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][24]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][24]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][24]~regout\ : std_logic;
SIGNAL \b_regis|Mux7~10_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][24]~regout\ : std_logic;
SIGNAL \b_regis|Mux7~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][24]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][24]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][23]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][23]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][23]~regout\ : std_logic;
SIGNAL \b_regis|Mux8~4_combout\ : std_logic;
SIGNAL \b_regis|Mux8~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][23]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][23]~regout\ : std_logic;
SIGNAL \b_regis|Mux8~7_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][23]~regout\ : std_logic;
SIGNAL \b_regis|Mux8~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][23]~regout\ : std_logic;
SIGNAL \b_regis|Mux8~12_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][23]~regout\ : std_logic;
SIGNAL \b_regis|Mux8~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][22]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][22]~regout\ : std_logic;
SIGNAL \b_regis|Mux9~10_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][22]~regout\ : std_logic;
SIGNAL \b_regis|Mux9~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][22]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][22]~regout\ : std_logic;
SIGNAL \b_regis|Mux10~4_combout\ : std_logic;
SIGNAL \b_regis|Mux10~5_combout\ : std_logic;
SIGNAL \b_regis|Mux10~17_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][21]~regout\ : std_logic;
SIGNAL \b_regis|Mux10~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][20]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][20]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][20]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][20]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][20]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][20]~regout\ : std_logic;
SIGNAL \b_regis|Mux11~7_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][20]~regout\ : std_logic;
SIGNAL \b_regis|Mux11~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][20]~regout\ : std_logic;
SIGNAL \b_regis|Mux12~0_combout\ : std_logic;
SIGNAL \b_regis|Mux12~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][19]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][19]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][19]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][19]~regout\ : std_logic;
SIGNAL \b_regis|Mux12~17_combout\ : std_logic;
SIGNAL \b_regis|Mux12~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][18]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][18]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][18]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][18]~regout\ : std_logic;
SIGNAL \b_regis|Mux13~10_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][18]~regout\ : std_logic;
SIGNAL \b_regis|Mux13~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][18]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][17]~regout\ : std_logic;
SIGNAL \b_regis|Mux14~10_combout\ : std_logic;
SIGNAL \b_regis|Mux14~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][17]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][17]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][16]~regout\ : std_logic;
SIGNAL \b_regis|Mux15~4_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][16]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][16]~regout\ : std_logic;
SIGNAL \b_regis|Mux15~14_combout\ : std_logic;
SIGNAL \b_regis|Mux15~17_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][16]~regout\ : std_logic;
SIGNAL \b_regis|Mux15~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][15]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][15]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][15]~regout\ : std_logic;
SIGNAL \b_regis|Mux16~10_combout\ : std_logic;
SIGNAL \b_regis|Mux16~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][15]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][15]~regout\ : std_logic;
SIGNAL \b_regis|Mux16~12_combout\ : std_logic;
SIGNAL \b_regis|Mux16~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][15]~regout\ : std_logic;
SIGNAL \b_regis|Mux16~14_combout\ : std_logic;
SIGNAL \b_regis|Mux16~15_combout\ : std_logic;
SIGNAL \b_regis|Mux16~16_combout\ : std_logic;
SIGNAL \b_regis|Mux16~17_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][15]~regout\ : std_logic;
SIGNAL \b_regis|Mux16~18_combout\ : std_logic;
SIGNAL \b_regis|Mux16~19_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][14]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][14]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][14]~regout\ : std_logic;
SIGNAL \b_regis|Mux17~7_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][14]~regout\ : std_logic;
SIGNAL \b_regis|Mux17~12_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][14]~regout\ : std_logic;
SIGNAL \b_regis|Mux17~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][14]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][14]~regout\ : std_logic;
SIGNAL \b_regis|Mux17~14_combout\ : std_logic;
SIGNAL \b_regis|Mux17~15_combout\ : std_logic;
SIGNAL \b_regis|Mux17~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][14]~regout\ : std_logic;
SIGNAL \b_regis|Mux18~0_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][13]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][13]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][13]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][13]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][13]~regout\ : std_logic;
SIGNAL \b_regis|Mux18~12_combout\ : std_logic;
SIGNAL \b_regis|Mux18~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][13]~regout\ : std_logic;
SIGNAL \b_regis|Mux18~14_combout\ : std_logic;
SIGNAL \b_regis|Mux18~15_combout\ : std_logic;
SIGNAL \b_regis|Mux18~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][13]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][12]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][12]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][11]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][11]~regout\ : std_logic;
SIGNAL \b_regis|Mux20~10_combout\ : std_logic;
SIGNAL \b_regis|Mux20~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][11]~regout\ : std_logic;
SIGNAL \b_regis|Mux20~12_combout\ : std_logic;
SIGNAL \b_regis|Mux20~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][11]~regout\ : std_logic;
SIGNAL \b_regis|Mux20~14_combout\ : std_logic;
SIGNAL \b_regis|Mux20~15_combout\ : std_logic;
SIGNAL \b_regis|Mux20~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][11]~regout\ : std_logic;
SIGNAL \b_regis|Mux20~17_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][11]~regout\ : std_logic;
SIGNAL \b_regis|Mux20~18_combout\ : std_logic;
SIGNAL \b_regis|Mux20~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][10]~regout\ : std_logic;
SIGNAL \b_regis|Mux21~0_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][10]~regout\ : std_logic;
SIGNAL \b_regis|Mux21~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][10]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][10]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][10]~regout\ : std_logic;
SIGNAL \b_regis|Mux21~10_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][10]~regout\ : std_logic;
SIGNAL \b_regis|Mux21~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][10]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][9]~regout\ : std_logic;
SIGNAL \b_regis|Mux22~7_combout\ : std_logic;
SIGNAL \b_regis|Mux22~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][9]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][8]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][8]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][8]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][8]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][7]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][7]~regout\ : std_logic;
SIGNAL \b_regis|Mux24~7_combout\ : std_logic;
SIGNAL \b_regis|Mux24~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][7]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][7]~regout\ : std_logic;
SIGNAL \b_regis|Mux25~7_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][6]~regout\ : std_logic;
SIGNAL \b_regis|Mux25~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][6]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][6]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][6]~regout\ : std_logic;
SIGNAL \b_regis|Mux25~12_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][6]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][6]~regout\ : std_logic;
SIGNAL \b_regis|Mux25~17_combout\ : std_logic;
SIGNAL \b_regis|Mux25~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][5]~regout\ : std_logic;
SIGNAL \b_regis|Mux26~7_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][5]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][5]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][5]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][5]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][1]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][1]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][1]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][1]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][1]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][31]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][31]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][31]~regout\ : std_logic;
SIGNAL \b_regis|Mux0~10_combout\ : std_logic;
SIGNAL \b_regis|Mux0~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][31]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][31]~regout\ : std_logic;
SIGNAL \b_regis|Mux0~12_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][31]~regout\ : std_logic;
SIGNAL \b_regis|Mux0~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][31]~regout\ : std_logic;
SIGNAL \b_regis|Mux0~14_combout\ : std_logic;
SIGNAL \b_regis|Mux0~15_combout\ : std_logic;
SIGNAL \b_regis|Mux0~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][31]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][31]~regout\ : std_logic;
SIGNAL \b_regis|Mux0~17_combout\ : std_logic;
SIGNAL \b_regis|Mux0~18_combout\ : std_logic;
SIGNAL \b_regis|Mux0~19_combout\ : std_logic;
SIGNAL \b_regis|Mux32~2_combout\ : std_logic;
SIGNAL \b_regis|Mux32~3_combout\ : std_logic;
SIGNAL \b_regis|Mux32~7_combout\ : std_logic;
SIGNAL \b_regis|Mux32~10_combout\ : std_logic;
SIGNAL \b_regis|Mux32~11_combout\ : std_logic;
SIGNAL \b_regis|Mux33~10_combout\ : std_logic;
SIGNAL \b_regis|Mux34~0_combout\ : std_logic;
SIGNAL \b_regis|Mux34~10_combout\ : std_logic;
SIGNAL \b_regis|Mux34~11_combout\ : std_logic;
SIGNAL \b_regis|Mux35~7_combout\ : std_logic;
SIGNAL \b_regis|Mux35~8_combout\ : std_logic;
SIGNAL \b_regis|Mux35~17_combout\ : std_logic;
SIGNAL \b_regis|Mux35~18_combout\ : std_logic;
SIGNAL \b_regis|Mux36~7_combout\ : std_logic;
SIGNAL \b_regis|Mux36~10_combout\ : std_logic;
SIGNAL \b_regis|Mux36~11_combout\ : std_logic;
SIGNAL \b_regis|Mux37~0_combout\ : std_logic;
SIGNAL \b_regis|Mux37~1_combout\ : std_logic;
SIGNAL \b_regis|Mux37~2_combout\ : std_logic;
SIGNAL \b_regis|Mux37~3_combout\ : std_logic;
SIGNAL \b_regis|Mux37~4_combout\ : std_logic;
SIGNAL \b_regis|Mux37~5_combout\ : std_logic;
SIGNAL \b_regis|Mux37~6_combout\ : std_logic;
SIGNAL \b_regis|Mux37~7_combout\ : std_logic;
SIGNAL \b_regis|Mux37~8_combout\ : std_logic;
SIGNAL \b_regis|Mux37~9_combout\ : std_logic;
SIGNAL \b_regis|Mux37~12_combout\ : std_logic;
SIGNAL \b_regis|Mux37~13_combout\ : std_logic;
SIGNAL \b_regis|Mux37~14_combout\ : std_logic;
SIGNAL \b_regis|Mux37~15_combout\ : std_logic;
SIGNAL \b_regis|Mux37~16_combout\ : std_logic;
SIGNAL \b_regis|Mux38~12_combout\ : std_logic;
SIGNAL \b_regis|Mux38~13_combout\ : std_logic;
SIGNAL \b_regis|Mux38~17_combout\ : std_logic;
SIGNAL \b_regis|Mux39~2_combout\ : std_logic;
SIGNAL \b_regis|Mux39~7_combout\ : std_logic;
SIGNAL \b_regis|Mux39~8_combout\ : std_logic;
SIGNAL \b_regis|Mux39~17_combout\ : std_logic;
SIGNAL \b_regis|Mux39~18_combout\ : std_logic;
SIGNAL \imm|Mux7~4_combout\ : std_logic;
SIGNAL \b_regis|Mux40~7_combout\ : std_logic;
SIGNAL \b_regis|Mux40~8_combout\ : std_logic;
SIGNAL \b_regis|Mux40~12_combout\ : std_logic;
SIGNAL \b_regis|Mux41~14_combout\ : std_logic;
SIGNAL \b_regis|Mux42~7_combout\ : std_logic;
SIGNAL \b_regis|Mux42~14_combout\ : std_logic;
SIGNAL \b_regis|Mux43~0_combout\ : std_logic;
SIGNAL \b_regis|Mux43~1_combout\ : std_logic;
SIGNAL \b_regis|Mux43~2_combout\ : std_logic;
SIGNAL \b_regis|Mux43~3_combout\ : std_logic;
SIGNAL \b_regis|Mux43~4_combout\ : std_logic;
SIGNAL \b_regis|Mux43~5_combout\ : std_logic;
SIGNAL \b_regis|Mux43~6_combout\ : std_logic;
SIGNAL \b_regis|Mux43~7_combout\ : std_logic;
SIGNAL \b_regis|Mux43~8_combout\ : std_logic;
SIGNAL \b_regis|Mux43~9_combout\ : std_logic;
SIGNAL \b_regis|Mux43~14_combout\ : std_logic;
SIGNAL \b_regis|Mux44~7_combout\ : std_logic;
SIGNAL \b_regis|Mux44~10_combout\ : std_logic;
SIGNAL \b_regis|Mux44~11_combout\ : std_logic;
SIGNAL \b_regis|Mux44~12_combout\ : std_logic;
SIGNAL \imm|Mux12~0_combout\ : std_logic;
SIGNAL \imm|Mux12~1_combout\ : std_logic;
SIGNAL \b_regis|Mux45~10_combout\ : std_logic;
SIGNAL \b_regis|Mux45~17_combout\ : std_logic;
SIGNAL \b_regis|Mux45~18_combout\ : std_logic;
SIGNAL \b_regis|Mux46~10_combout\ : std_logic;
SIGNAL \b_regis|Mux46~11_combout\ : std_logic;
SIGNAL \imm|Mux14~1_combout\ : std_logic;
SIGNAL \imm|Mux14~2_combout\ : std_logic;
SIGNAL \b_regis|Mux47~2_combout\ : std_logic;
SIGNAL \b_regis|Mux47~3_combout\ : std_logic;
SIGNAL \b_regis|Mux47~14_combout\ : std_logic;
SIGNAL \b_regis|Mux47~15_combout\ : std_logic;
SIGNAL \b_regis|Mux48~7_combout\ : std_logic;
SIGNAL \b_regis|Mux48~8_combout\ : std_logic;
SIGNAL \b_regis|Mux48~10_combout\ : std_logic;
SIGNAL \b_regis|Mux49~2_combout\ : std_logic;
SIGNAL \b_regis|Mux49~3_combout\ : std_logic;
SIGNAL \b_regis|Mux49~7_combout\ : std_logic;
SIGNAL \b_regis|Mux49~8_combout\ : std_logic;
SIGNAL \b_regis|Mux49~10_combout\ : std_logic;
SIGNAL \b_regis|Mux49~11_combout\ : std_logic;
SIGNAL \imm|Mux17~0_combout\ : std_logic;
SIGNAL \imm|Mux17~1_combout\ : std_logic;
SIGNAL \b_regis|Mux50~7_combout\ : std_logic;
SIGNAL \b_regis|Mux50~8_combout\ : std_logic;
SIGNAL \b_regis|Mux50~10_combout\ : std_logic;
SIGNAL \b_regis|Mux50~11_combout\ : std_logic;
SIGNAL \b_regis|Mux51~0_combout\ : std_logic;
SIGNAL \b_regis|Mux51~1_combout\ : std_logic;
SIGNAL \b_regis|Mux51~10_combout\ : std_logic;
SIGNAL \b_regis|Mux51~17_combout\ : std_logic;
SIGNAL \b_regis|Mux51~18_combout\ : std_logic;
SIGNAL \b_regis|Mux52~0_combout\ : std_logic;
SIGNAL \b_regis|Mux52~1_combout\ : std_logic;
SIGNAL \b_regis|Mux52~7_combout\ : std_logic;
SIGNAL \b_regis|Mux53~0_combout\ : std_logic;
SIGNAL \b_regis|Mux53~1_combout\ : std_logic;
SIGNAL \b_regis|Mux53~2_combout\ : std_logic;
SIGNAL \b_regis|Mux53~3_combout\ : std_logic;
SIGNAL \b_regis|Mux53~7_combout\ : std_logic;
SIGNAL \b_regis|Mux53~10_combout\ : std_logic;
SIGNAL \b_regis|Mux53~11_combout\ : std_logic;
SIGNAL \b_regis|Mux53~17_combout\ : std_logic;
SIGNAL \b_regis|Mux54~4_combout\ : std_logic;
SIGNAL \b_regis|Mux54~5_combout\ : std_logic;
SIGNAL \b_regis|Mux54~10_combout\ : std_logic;
SIGNAL \b_regis|Mux54~11_combout\ : std_logic;
SIGNAL \b_regis|Mux55~12_combout\ : std_logic;
SIGNAL \b_regis|Mux56~17_combout\ : std_logic;
SIGNAL \b_regis|Mux56~18_combout\ : std_logic;
SIGNAL \b_regis|Mux57~10_combout\ : std_logic;
SIGNAL \b_regis|Mux57~11_combout\ : std_logic;
SIGNAL \b_regis|Mux58~12_combout\ : std_logic;
SIGNAL \b_regis|Mux58~13_combout\ : std_logic;
SIGNAL \b_regis|Mux58~14_combout\ : std_logic;
SIGNAL \b_regis|Mux58~15_combout\ : std_logic;
SIGNAL \b_regis|Mux58~16_combout\ : std_logic;
SIGNAL \b_regis|Mux59~0_combout\ : std_logic;
SIGNAL \b_regis|Mux59~14_combout\ : std_logic;
SIGNAL \b_regis|Mux60~0_combout\ : std_logic;
SIGNAL \b_regis|Mux60~1_combout\ : std_logic;
SIGNAL \b_regis|Mux61~0_combout\ : std_logic;
SIGNAL \b_regis|Mux62~17_combout\ : std_logic;
SIGNAL \b_regis|Mux62~18_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~41_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~42_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~57_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~31_combout\ : std_logic;
SIGNAL \alu|saida~2_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~79_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~53_combout\ : std_logic;
SIGNAL \alu|saida~3_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~82_combout\ : std_logic;
SIGNAL \alu|Mux27~3_combout\ : std_logic;
SIGNAL \alu|Mux26~3_combout\ : std_logic;
SIGNAL \alu|Mux26~5_combout\ : std_logic;
SIGNAL \alu|Mux26~6_combout\ : std_logic;
SIGNAL \alu|Mux26~7_combout\ : std_logic;
SIGNAL \alu|Mux25~4_combout\ : std_logic;
SIGNAL \alu|Mux24~8_combout\ : std_logic;
SIGNAL \alu|Mux23~7_combout\ : std_logic;
SIGNAL \alu|Mux23~9_combout\ : std_logic;
SIGNAL \alu|Mux22~5_combout\ : std_logic;
SIGNAL \alu|Mux20~6_combout\ : std_logic;
SIGNAL \alu|saida~6_combout\ : std_logic;
SIGNAL \alu|Mux19~6_combout\ : std_logic;
SIGNAL \alu|saida~7_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~107_combout\ : std_logic;
SIGNAL \alu|Mux17~4_combout\ : std_logic;
SIGNAL \alu|Mux16~4_combout\ : std_logic;
SIGNAL \alu|Mux15~2_combout\ : std_logic;
SIGNAL \alu|Mux15~4_combout\ : std_logic;
SIGNAL \alu|Mux14~4_combout\ : std_logic;
SIGNAL \alu|saida~10_combout\ : std_logic;
SIGNAL \alu|saida~11_combout\ : std_logic;
SIGNAL \alu|Mux12~3_combout\ : std_logic;
SIGNAL \alu|Mux10~3_combout\ : std_logic;
SIGNAL \alu|Mux9~3_combout\ : std_logic;
SIGNAL \alu|saida~15_combout\ : std_logic;
SIGNAL \alu|Mux8~3_combout\ : std_logic;
SIGNAL \alu|saida~17_combout\ : std_logic;
SIGNAL \alu|Mux6~5_combout\ : std_logic;
SIGNAL \alu|saida~19_combout\ : std_logic;
SIGNAL \alu|Mux3~4_combout\ : std_logic;
SIGNAL \alu|Mux2~3_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~131_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~136_combout\ : std_logic;
SIGNAL \imm|Mux25~0_combout\ : std_logic;
SIGNAL \imm|Mux24~0_combout\ : std_logic;
SIGNAL \imm|Mux22~0_combout\ : std_logic;
SIGNAL \imm|Mux21~7_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~49_combout\ : std_logic;
SIGNAL \imm|Mux29~3_combout\ : std_logic;
SIGNAL \imm|Mux30~4_combout\ : std_logic;
SIGNAL \alu|Mux6~10_combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \clk~clkctrl_outclk\ : std_logic;
SIGNAL \b_regis|um_Reg[9][0]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][0]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][0]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][0]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][0]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][2]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][4]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][30]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][29]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][28]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][27]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][27]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][26]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][26]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][26]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][26]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][26]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][25]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][24]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][24]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][24]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][24]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][23]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][23]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][23]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][22]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][22]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][20]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][20]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][19]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][18]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][18]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][17]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][16]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][16]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][16]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][15]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][15]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][15]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][14]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][14]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][14]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][14]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][13]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][13]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][12]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][12]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][11]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][10]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][10]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][9]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][8]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][8]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][8]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][8]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][7]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][7]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][6]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][6]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][6]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][5]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][5]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][1]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][1]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][31]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][31]~feeder_combout\ : std_logic;
SIGNAL \clk_mem~combout\ : std_logic;
SIGNAL \clk_mem~clkctrl_outclk\ : std_logic;
SIGNAL \sum_pc_4|result[2]~0_combout\ : std_logic;
SIGNAL \sum_pc_4|result[2]~1\ : std_logic;
SIGNAL \sum_pc_4|result[3]~2_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[3]~7\ : std_logic;
SIGNAL \sum_imm_pc|result[4]~9\ : std_logic;
SIGNAL \sum_imm_pc|result[5]~11\ : std_logic;
SIGNAL \sum_imm_pc|result[6]~12_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~6_combout\ : std_logic;
SIGNAL \reset~combout\ : std_logic;
SIGNAL \reset~clkctrl_outclk\ : std_logic;
SIGNAL \sum_imm_pc|result[6]~13\ : std_logic;
SIGNAL \sum_imm_pc|result[7]~14_combout\ : std_logic;
SIGNAL \sum_pc_4|result[3]~3\ : std_logic;
SIGNAL \sum_pc_4|result[4]~5\ : std_logic;
SIGNAL \sum_pc_4|result[5]~7\ : std_logic;
SIGNAL \sum_pc_4|result[6]~9\ : std_logic;
SIGNAL \sum_pc_4|result[7]~10_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~7_combout\ : std_logic;
SIGNAL \sum_pc_4|result[7]~11\ : std_logic;
SIGNAL \sum_pc_4|result[8]~13\ : std_logic;
SIGNAL \sum_pc_4|result[9]~14_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[7]~15\ : std_logic;
SIGNAL \sum_imm_pc|result[8]~17\ : std_logic;
SIGNAL \sum_imm_pc|result[9]~18_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~9_combout\ : std_logic;
SIGNAL \imm|Mux23~0_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[8]~16_combout\ : std_logic;
SIGNAL \sum_pc_4|result[8]~12_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~8_combout\ : std_logic;
SIGNAL \imm|Mux30~2_combout\ : std_logic;
SIGNAL \imm|Mux21~8_combout\ : std_logic;
SIGNAL \imm|Mux21~5_combout\ : std_logic;
SIGNAL \imm|Mux21~6_combout\ : std_logic;
SIGNAL \imm|Mux26~0_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[5]~10_combout\ : std_logic;
SIGNAL \sum_pc_4|result[5]~6_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~5_combout\ : std_logic;
SIGNAL \imm|Mux27~8_combout\ : std_logic;
SIGNAL \imm|Mux31~1_combout\ : std_logic;
SIGNAL \imm|Mux27~11_combout\ : std_logic;
SIGNAL \imm|Mux27~12_combout\ : std_logic;
SIGNAL \imm|Mux31~4_combout\ : std_logic;
SIGNAL \imm|Mux27~10_combout\ : std_logic;
SIGNAL \imm|Mux27~9_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[4]~8_combout\ : std_logic;
SIGNAL \sum_pc_4|result[4]~4_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~4_combout\ : std_logic;
SIGNAL \imm|Mux27~13_combout\ : std_logic;
SIGNAL \imm|Mux29~2_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[0]~0_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~0_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[0]~1\ : std_logic;
SIGNAL \sum_imm_pc|result[1]~2_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~1_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[1]~3\ : std_logic;
SIGNAL \sum_imm_pc|result[2]~5\ : std_logic;
SIGNAL \sum_imm_pc|result[3]~6_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~3_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~2_combout\ : std_logic;
SIGNAL \contr_ula|Mux2~0_combout\ : std_logic;
SIGNAL \contr_ula|ctr_ula[1]~0_combout\ : std_logic;
SIGNAL \contr_ula|Mux4~0_combout\ : std_logic;
SIGNAL \contr_ula|Mux4~1_combout\ : std_logic;
SIGNAL \alu|Mux31~12_combout\ : std_logic;
SIGNAL \contr_ula|Mux3~0_combout\ : std_logic;
SIGNAL \contr_ula|ctr_ula[0]~1_combout\ : std_logic;
SIGNAL \alu|Mux28~6_combout\ : std_logic;
SIGNAL \ctrl|Mux1~0_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~65_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~82_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][5]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][5]~feeder_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~50_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~70_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][5]~regout\ : std_logic;
SIGNAL \b_regis|Mux58~17_combout\ : std_logic;
SIGNAL \b_regis|Mux58~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][5]~feeder_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~56_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~59_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~80_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][5]~regout\ : std_logic;
SIGNAL \b_regis|Decoder0~37_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~87_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][5]~regout\ : std_logic;
SIGNAL \b_regis|Mux58~10_combout\ : std_logic;
SIGNAL \b_regis|Mux58~11_combout\ : std_logic;
SIGNAL \b_regis|Mux58~19_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~68_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][5]~regout\ : std_logic;
SIGNAL \b_regis|Decoder0~66_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][5]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][5]~feeder_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~57_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~61_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][5]~regout\ : std_logic;
SIGNAL \b_regis|Mux58~0_combout\ : std_logic;
SIGNAL \b_regis|Mux58~1_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~58_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][5]~regout\ : std_logic;
SIGNAL \b_regis|Decoder0~67_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][5]~regout\ : std_logic;
SIGNAL \b_regis|Mux58~7_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][5]~feeder_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~62_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][5]~regout\ : std_logic;
SIGNAL \b_regis|Decoder0~69_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][5]~regout\ : std_logic;
SIGNAL \b_regis|Mux58~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][5]~feeder_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~63_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~83_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][5]~regout\ : std_logic;
SIGNAL \b_regis|Decoder0~52_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~55_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][5]~regout\ : std_logic;
SIGNAL \b_regis|Decoder0~64_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][5]~regout\ : std_logic;
SIGNAL \b_regis|Mux58~2_combout\ : std_logic;
SIGNAL \b_regis|Mux58~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][5]~feeder_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~51_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][5]~regout\ : std_logic;
SIGNAL \b_regis|Decoder0~54_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][5]~regout\ : std_logic;
SIGNAL \b_regis|Mux58~4_combout\ : std_logic;
SIGNAL \b_regis|Mux58~5_combout\ : std_logic;
SIGNAL \b_regis|Mux58~6_combout\ : std_logic;
SIGNAL \b_regis|Mux58~9_combout\ : std_logic;
SIGNAL \b_regis|Mux58~20_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[5]~28_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~76_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][0]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][0]~feeder_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~75_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][0]~regout\ : std_logic;
SIGNAL \b_regis|Mux31~12_combout\ : std_logic;
SIGNAL \b_regis|Mux31~13_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~77_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][0]~regout\ : std_logic;
SIGNAL \b_regis|Mux31~14_combout\ : std_logic;
SIGNAL \b_regis|Mux31~15_combout\ : std_logic;
SIGNAL \b_regis|Mux31~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][0]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][0]~regout\ : std_logic;
SIGNAL \b_regis|Decoder0~81_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][0]~regout\ : std_logic;
SIGNAL \b_regis|Mux31~17_combout\ : std_logic;
SIGNAL \b_regis|Mux31~18_combout\ : std_logic;
SIGNAL \b_regis|Mux31~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][0]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][0]~regout\ : std_logic;
SIGNAL \b_regis|Mux31~0_combout\ : std_logic;
SIGNAL \b_regis|Mux31~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][0]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][0]~regout\ : std_logic;
SIGNAL \b_regis|Mux31~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][0]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][0]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][0]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][0]~feeder_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~60_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][0]~regout\ : std_logic;
SIGNAL \b_regis|Mux31~2_combout\ : std_logic;
SIGNAL \b_regis|Mux31~3_combout\ : std_logic;
SIGNAL \b_regis|Mux31~6_combout\ : std_logic;
SIGNAL \b_regis|Mux31~9_combout\ : std_logic;
SIGNAL \b_regis|Mux31~20_combout\ : std_logic;
SIGNAL \imm|Mux21~4_combout\ : std_logic;
SIGNAL \imm|Mux19~0_combout\ : std_logic;
SIGNAL \imm|Mux19~1_combout\ : std_logic;
SIGNAL \imm|Mux0~0_combout\ : std_logic;
SIGNAL \imm|Mux0~1_combout\ : std_logic;
SIGNAL \imm|Mux0~2_combout\ : std_logic;
SIGNAL \contr_ula|Mux0~0_combout\ : std_logic;
SIGNAL \contr_ula|ctr_ula[3]~2_combout\ : std_logic;
SIGNAL \alu|Mux11~5_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~61_combout\ : std_logic;
SIGNAL \alu|Mux1~0_combout\ : std_logic;
SIGNAL \alu|Mux1~1_combout\ : std_logic;
SIGNAL \alu|Mux0~0_combout\ : std_logic;
SIGNAL \alu|Mux2~0_combout\ : std_logic;
SIGNAL \alu|Mux19~4_combout\ : std_logic;
SIGNAL \alu|Mux28~9_combout\ : std_logic;
SIGNAL \alu|Mux28~23_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~140_combout\ : std_logic;
SIGNAL \imm|Mux7~3_combout\ : std_logic;
SIGNAL \imm|Mux7~6_combout\ : std_logic;
SIGNAL \imm|Mux7~5_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~53_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][24]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][24]~regout\ : std_logic;
SIGNAL \b_regis|Mux39~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][24]~regout\ : std_logic;
SIGNAL \b_regis|Decoder0~7_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~85_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][24]~regout\ : std_logic;
SIGNAL \b_regis|Decoder0~22_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~86_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][24]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][24]~regout\ : std_logic;
SIGNAL \b_regis|Mux39~4_combout\ : std_logic;
SIGNAL \b_regis|Mux39~5_combout\ : std_logic;
SIGNAL \b_regis|Mux39~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][24]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][24]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][24]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][24]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][24]~regout\ : std_logic;
SIGNAL \b_regis|Mux39~0_combout\ : std_logic;
SIGNAL \b_regis|Mux39~1_combout\ : std_logic;
SIGNAL \b_regis|Mux39~9_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~74_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][24]~regout\ : std_logic;
SIGNAL \b_regis|Decoder0~78_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][24]~regout\ : std_logic;
SIGNAL \b_regis|Mux39~10_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][24]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][24]~regout\ : std_logic;
SIGNAL \b_regis|Mux39~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][24]~feeder_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~84_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][24]~regout\ : std_logic;
SIGNAL \b_regis|Decoder0~71_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][24]~regout\ : std_logic;
SIGNAL \b_regis|Mux39~12_combout\ : std_logic;
SIGNAL \b_regis|Mux39~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][24]~regout\ : std_logic;
SIGNAL \b_regis|Decoder0~79_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][24]~regout\ : std_logic;
SIGNAL \b_regis|Mux39~14_combout\ : std_logic;
SIGNAL \b_regis|Mux39~15_combout\ : std_logic;
SIGNAL \b_regis|Mux39~16_combout\ : std_logic;
SIGNAL \b_regis|Mux39~19_combout\ : std_logic;
SIGNAL \b_regis|Mux39~20_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[24]~9_combout\ : std_logic;
SIGNAL \imm|Mux8~0_combout\ : std_logic;
SIGNAL \imm|Mux8~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][29]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][29]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][29]~regout\ : std_logic;
SIGNAL \b_regis|Mux34~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][29]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][29]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][29]~regout\ : std_logic;
SIGNAL \b_regis|Mux34~2_combout\ : std_logic;
SIGNAL \b_regis|Mux34~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][29]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][29]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][29]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][29]~regout\ : std_logic;
SIGNAL \b_regis|Mux34~4_combout\ : std_logic;
SIGNAL \b_regis|Mux34~5_combout\ : std_logic;
SIGNAL \b_regis|Mux34~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][29]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][29]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][29]~regout\ : std_logic;
SIGNAL \b_regis|Mux34~7_combout\ : std_logic;
SIGNAL \b_regis|Mux34~8_combout\ : std_logic;
SIGNAL \b_regis|Mux34~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][29]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][29]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][29]~regout\ : std_logic;
SIGNAL \b_regis|Mux34~17_combout\ : std_logic;
SIGNAL \b_regis|Mux34~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][29]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][29]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][29]~regout\ : std_logic;
SIGNAL \b_regis|Mux34~12_combout\ : std_logic;
SIGNAL \b_regis|Mux34~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][29]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][29]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][29]~regout\ : std_logic;
SIGNAL \b_regis|Mux34~14_combout\ : std_logic;
SIGNAL \b_regis|Mux34~15_combout\ : std_logic;
SIGNAL \b_regis|Mux34~16_combout\ : std_logic;
SIGNAL \b_regis|Mux34~19_combout\ : std_logic;
SIGNAL \b_regis|Mux34~20_combout\ : std_logic;
SIGNAL \imm|Mux3~0_combout\ : std_logic;
SIGNAL \imm|Mux3~1_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[28]~5_combout\ : std_logic;
SIGNAL \imm|Mux2~0_combout\ : std_logic;
SIGNAL \imm|Mux2~1_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[29]~4_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~26_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~8_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~27_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~59_combout\ : std_logic;
SIGNAL \alu|Mux2~2_combout\ : std_logic;
SIGNAL \imm|Mux5~0_combout\ : std_logic;
SIGNAL \imm|Mux5~1_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[26]~7_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[25]~8_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~124_combout\ : std_logic;
SIGNAL \alu|Mux28~8_combout\ : std_logic;
SIGNAL \alu|Mux31~22_combout\ : std_logic;
SIGNAL \b_regis|Decoder0~73_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][1]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][1]~regout\ : std_logic;
SIGNAL \b_regis|Mux30~10_combout\ : std_logic;
SIGNAL \b_regis|Mux30~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][1]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][1]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][1]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][1]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][1]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][1]~regout\ : std_logic;
SIGNAL \b_regis|Mux30~17_combout\ : std_logic;
SIGNAL \b_regis|Mux30~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][1]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][1]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][1]~regout\ : std_logic;
SIGNAL \b_regis|Mux30~14_combout\ : std_logic;
SIGNAL \b_regis|Mux30~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][1]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][1]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][1]~regout\ : std_logic;
SIGNAL \b_regis|Mux30~12_combout\ : std_logic;
SIGNAL \b_regis|Mux30~13_combout\ : std_logic;
SIGNAL \b_regis|Mux30~16_combout\ : std_logic;
SIGNAL \b_regis|Mux30~19_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~116_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~117_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~118_combout\ : std_logic;
SIGNAL \imm|Mux10~0_combout\ : std_logic;
SIGNAL \imm|Mux10~1_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[21]~12_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~119_combout\ : std_logic;
SIGNAL \alu|Mux3~0_combout\ : std_logic;
SIGNAL \imm|Mux19~2_combout\ : std_logic;
SIGNAL \imm|Mux16~0_combout\ : std_logic;
SIGNAL \imm|Mux7~2_combout\ : std_logic;
SIGNAL \imm|Mux14~0_combout\ : std_logic;
SIGNAL \imm|Mux16~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][15]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][15]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][15]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][15]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][15]~regout\ : std_logic;
SIGNAL \b_regis|Mux16~0_combout\ : std_logic;
SIGNAL \b_regis|Mux16~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][15]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][15]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][15]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][15]~regout\ : std_logic;
SIGNAL \b_regis|Mux16~2_combout\ : std_logic;
SIGNAL \b_regis|Mux16~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][15]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][15]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][15]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][15]~regout\ : std_logic;
SIGNAL \b_regis|Mux16~4_combout\ : std_logic;
SIGNAL \b_regis|Mux16~5_combout\ : std_logic;
SIGNAL \b_regis|Mux16~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][15]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][15]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][15]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][15]~regout\ : std_logic;
SIGNAL \b_regis|Mux16~7_combout\ : std_logic;
SIGNAL \b_regis|Mux16~8_combout\ : std_logic;
SIGNAL \b_regis|Mux16~9_combout\ : std_logic;
SIGNAL \b_regis|Mux16~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][1]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][1]~regout\ : std_logic;
SIGNAL \b_regis|Mux62~10_combout\ : std_logic;
SIGNAL \b_regis|Mux62~11_combout\ : std_logic;
SIGNAL \b_regis|Mux62~14_combout\ : std_logic;
SIGNAL \b_regis|Mux62~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][1]~regout\ : std_logic;
SIGNAL \b_regis|Mux62~12_combout\ : std_logic;
SIGNAL \b_regis|Mux62~13_combout\ : std_logic;
SIGNAL \b_regis|Mux62~16_combout\ : std_logic;
SIGNAL \b_regis|Mux62~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][1]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][1]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][1]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][1]~regout\ : std_logic;
SIGNAL \b_regis|Mux62~7_combout\ : std_logic;
SIGNAL \b_regis|Mux62~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][1]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][1]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][1]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][1]~regout\ : std_logic;
SIGNAL \b_regis|Mux62~0_combout\ : std_logic;
SIGNAL \b_regis|Mux62~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][1]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][1]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][1]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][1]~regout\ : std_logic;
SIGNAL \b_regis|Mux62~2_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][1]~regout\ : std_logic;
SIGNAL \b_regis|Mux62~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][1]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][1]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][1]~regout\ : std_logic;
SIGNAL \b_regis|Mux62~4_combout\ : std_logic;
SIGNAL \b_regis|Mux62~5_combout\ : std_logic;
SIGNAL \b_regis|Mux62~6_combout\ : std_logic;
SIGNAL \b_regis|Mux62~9_combout\ : std_logic;
SIGNAL \b_regis|Mux62~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][2]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][2]~regout\ : std_logic;
SIGNAL \b_regis|Mux61~7_combout\ : std_logic;
SIGNAL \b_regis|Mux61~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][2]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][2]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][2]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][2]~regout\ : std_logic;
SIGNAL \b_regis|Mux61~4_combout\ : std_logic;
SIGNAL \b_regis|Mux61~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][2]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][2]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][2]~regout\ : std_logic;
SIGNAL \b_regis|Mux61~2_combout\ : std_logic;
SIGNAL \b_regis|Mux61~3_combout\ : std_logic;
SIGNAL \b_regis|Mux61~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][2]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][2]~regout\ : std_logic;
SIGNAL \b_regis|Mux61~1_combout\ : std_logic;
SIGNAL \b_regis|Mux61~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][2]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][2]~regout\ : std_logic;
SIGNAL \b_regis|Mux61~12_combout\ : std_logic;
SIGNAL \b_regis|Mux61~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][2]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][2]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][2]~regout\ : std_logic;
SIGNAL \b_regis|Mux61~14_combout\ : std_logic;
SIGNAL \b_regis|Mux61~15_combout\ : std_logic;
SIGNAL \b_regis|Mux61~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][2]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][2]~regout\ : std_logic;
SIGNAL \b_regis|Mux61~10_combout\ : std_logic;
SIGNAL \b_regis|Mux61~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][2]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][2]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][2]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][2]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][2]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][2]~regout\ : std_logic;
SIGNAL \b_regis|Decoder0~72_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][2]~regout\ : std_logic;
SIGNAL \b_regis|Mux61~17_combout\ : std_logic;
SIGNAL \b_regis|Mux61~18_combout\ : std_logic;
SIGNAL \b_regis|Mux61~19_combout\ : std_logic;
SIGNAL \b_regis|Mux61~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][3]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][3]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][3]~regout\ : std_logic;
SIGNAL \b_regis|Mux60~14_combout\ : std_logic;
SIGNAL \b_regis|Mux60~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][3]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][3]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][3]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][3]~regout\ : std_logic;
SIGNAL \b_regis|Mux60~12_combout\ : std_logic;
SIGNAL \b_regis|Mux60~13_combout\ : std_logic;
SIGNAL \b_regis|Mux60~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][3]~regout\ : std_logic;
SIGNAL \b_regis|Mux60~10_combout\ : std_logic;
SIGNAL \b_regis|Mux60~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][3]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][3]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][3]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][3]~regout\ : std_logic;
SIGNAL \b_regis|Mux60~17_combout\ : std_logic;
SIGNAL \b_regis|Mux60~18_combout\ : std_logic;
SIGNAL \b_regis|Mux60~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][3]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][3]~regout\ : std_logic;
SIGNAL \b_regis|Mux60~7_combout\ : std_logic;
SIGNAL \b_regis|Mux60~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][3]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][3]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][3]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][3]~regout\ : std_logic;
SIGNAL \b_regis|Mux60~4_combout\ : std_logic;
SIGNAL \b_regis|Mux60~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][3]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][3]~regout\ : std_logic;
SIGNAL \b_regis|Mux60~2_combout\ : std_logic;
SIGNAL \b_regis|Mux60~3_combout\ : std_logic;
SIGNAL \b_regis|Mux60~6_combout\ : std_logic;
SIGNAL \b_regis|Mux60~9_combout\ : std_logic;
SIGNAL \b_regis|Mux60~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][8]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][8]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][8]~regout\ : std_logic;
SIGNAL \b_regis|Mux55~14_combout\ : std_logic;
SIGNAL \b_regis|Mux55~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][8]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][8]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][8]~regout\ : std_logic;
SIGNAL \b_regis|Mux55~13_combout\ : std_logic;
SIGNAL \b_regis|Mux55~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][8]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][8]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][8]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][8]~regout\ : std_logic;
SIGNAL \b_regis|Mux55~17_combout\ : std_logic;
SIGNAL \b_regis|Mux55~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][8]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][8]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][8]~regout\ : std_logic;
SIGNAL \b_regis|Mux55~10_combout\ : std_logic;
SIGNAL \b_regis|Mux55~11_combout\ : std_logic;
SIGNAL \b_regis|Mux55~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][8]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][8]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][8]~regout\ : std_logic;
SIGNAL \b_regis|Mux55~0_combout\ : std_logic;
SIGNAL \b_regis|Mux55~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][8]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][8]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][8]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][8]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][8]~regout\ : std_logic;
SIGNAL \b_regis|Mux55~4_combout\ : std_logic;
SIGNAL \b_regis|Mux55~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][8]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][8]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][8]~regout\ : std_logic;
SIGNAL \b_regis|Mux55~2_combout\ : std_logic;
SIGNAL \b_regis|Mux55~3_combout\ : std_logic;
SIGNAL \b_regis|Mux55~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][8]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][8]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][8]~regout\ : std_logic;
SIGNAL \b_regis|Mux55~7_combout\ : std_logic;
SIGNAL \b_regis|Mux55~8_combout\ : std_logic;
SIGNAL \b_regis|Mux55~9_combout\ : std_logic;
SIGNAL \b_regis|Mux55~20_combout\ : std_logic;
SIGNAL \alu|Mux11~6_combout\ : std_logic;
SIGNAL \imm|Mux31~0_combout\ : std_logic;
SIGNAL \imm|Mux31~2_combout\ : std_logic;
SIGNAL \imm|Mux31~5_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[0]~0_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][0]~regout\ : std_logic;
SIGNAL \b_regis|Mux63~7_combout\ : std_logic;
SIGNAL \b_regis|Mux63~8_combout\ : std_logic;
SIGNAL \b_regis|Mux63~4_combout\ : std_logic;
SIGNAL \b_regis|Mux63~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][0]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][0]~regout\ : std_logic;
SIGNAL \b_regis|Mux63~2_combout\ : std_logic;
SIGNAL \b_regis|Mux63~3_combout\ : std_logic;
SIGNAL \b_regis|Mux63~6_combout\ : std_logic;
SIGNAL \b_regis|Mux63~9_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[0]~1_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~139_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \imm|Mux18~0_combout\ : std_logic;
SIGNAL \imm|Mux18~1_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[13]~20_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[2]~31_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \imm|Mux28~3_combout\ : std_logic;
SIGNAL \imm|Mux28~2_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[3]~30_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[8]~25_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~45_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~146_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \alu|Mux15~10_combout\ : std_logic;
SIGNAL \alu|Mux15~3_combout\ : std_logic;
SIGNAL \imm|Mux4~0_combout\ : std_logic;
SIGNAL \imm|Mux4~1_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[27]~6_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~29_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~28_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~30_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~31_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[19]~14_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~36_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~33_combout\ : std_logic;
SIGNAL \imm|Mux11~0_combout\ : std_logic;
SIGNAL \imm|Mux11~1_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~32_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~34_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][17]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][17]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][17]~regout\ : std_logic;
SIGNAL \b_regis|Mux14~0_combout\ : std_logic;
SIGNAL \b_regis|Mux14~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][17]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][17]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][17]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][17]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][17]~regout\ : std_logic;
SIGNAL \b_regis|Mux14~7_combout\ : std_logic;
SIGNAL \b_regis|Mux14~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][17]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][17]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][17]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][17]~regout\ : std_logic;
SIGNAL \b_regis|Mux14~2_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][17]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][17]~regout\ : std_logic;
SIGNAL \b_regis|Mux14~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][17]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][17]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][17]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][17]~regout\ : std_logic;
SIGNAL \b_regis|Mux14~4_combout\ : std_logic;
SIGNAL \b_regis|Mux14~5_combout\ : std_logic;
SIGNAL \b_regis|Mux14~6_combout\ : std_logic;
SIGNAL \b_regis|Mux14~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][17]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][17]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][17]~regout\ : std_logic;
SIGNAL \b_regis|Mux14~14_combout\ : std_logic;
SIGNAL \b_regis|Mux14~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][17]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][17]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][17]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][17]~regout\ : std_logic;
SIGNAL \b_regis|Mux14~12_combout\ : std_logic;
SIGNAL \b_regis|Mux14~13_combout\ : std_logic;
SIGNAL \b_regis|Mux14~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][17]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][17]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][17]~regout\ : std_logic;
SIGNAL \b_regis|Mux14~17_combout\ : std_logic;
SIGNAL \b_regis|Mux14~18_combout\ : std_logic;
SIGNAL \b_regis|Mux14~19_combout\ : std_logic;
SIGNAL \b_regis|Mux14~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][16]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][16]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][16]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][16]~regout\ : std_logic;
SIGNAL \b_regis|Mux15~0_combout\ : std_logic;
SIGNAL \b_regis|Mux15~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][16]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][16]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][16]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][16]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][16]~regout\ : std_logic;
SIGNAL \b_regis|Mux15~2_combout\ : std_logic;
SIGNAL \b_regis|Mux15~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][16]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][16]~regout\ : std_logic;
SIGNAL \b_regis|Mux15~5_combout\ : std_logic;
SIGNAL \b_regis|Mux15~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][16]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][16]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][16]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][16]~regout\ : std_logic;
SIGNAL \b_regis|Mux15~7_combout\ : std_logic;
SIGNAL \b_regis|Mux15~8_combout\ : std_logic;
SIGNAL \b_regis|Mux15~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][16]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][16]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][16]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][16]~regout\ : std_logic;
SIGNAL \b_regis|Mux15~10_combout\ : std_logic;
SIGNAL \b_regis|Mux15~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][16]~regout\ : std_logic;
SIGNAL \b_regis|Mux15~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][16]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][16]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][16]~regout\ : std_logic;
SIGNAL \b_regis|Mux15~12_combout\ : std_logic;
SIGNAL \b_regis|Mux15~13_combout\ : std_logic;
SIGNAL \b_regis|Mux15~16_combout\ : std_logic;
SIGNAL \b_regis|Mux15~19_combout\ : std_logic;
SIGNAL \b_regis|Mux15~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][13]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][13]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][13]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][13]~regout\ : std_logic;
SIGNAL \b_regis|Mux18~10_combout\ : std_logic;
SIGNAL \b_regis|Mux18~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][13]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][13]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][13]~regout\ : std_logic;
SIGNAL \b_regis|Mux18~17_combout\ : std_logic;
SIGNAL \b_regis|Mux18~18_combout\ : std_logic;
SIGNAL \b_regis|Mux18~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][13]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][13]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][13]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][13]~regout\ : std_logic;
SIGNAL \b_regis|Mux18~2_combout\ : std_logic;
SIGNAL \b_regis|Mux18~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][13]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][13]~regout\ : std_logic;
SIGNAL \b_regis|Mux18~4_combout\ : std_logic;
SIGNAL \b_regis|Mux18~5_combout\ : std_logic;
SIGNAL \b_regis|Mux18~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][13]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][13]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][13]~regout\ : std_logic;
SIGNAL \b_regis|Mux18~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][13]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][13]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][13]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][13]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][13]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][13]~regout\ : std_logic;
SIGNAL \b_regis|Mux18~7_combout\ : std_logic;
SIGNAL \b_regis|Mux18~8_combout\ : std_logic;
SIGNAL \b_regis|Mux18~9_combout\ : std_logic;
SIGNAL \b_regis|Mux18~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][12]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][12]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][12]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][12]~regout\ : std_logic;
SIGNAL \b_regis|Mux19~10_combout\ : std_logic;
SIGNAL \b_regis|Mux19~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][12]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][12]~regout\ : std_logic;
SIGNAL \b_regis|Mux19~17_combout\ : std_logic;
SIGNAL \b_regis|Mux19~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][12]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][12]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][12]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][12]~regout\ : std_logic;
SIGNAL \b_regis|Mux19~14_combout\ : std_logic;
SIGNAL \b_regis|Mux19~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][12]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][12]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][12]~regout\ : std_logic;
SIGNAL \b_regis|Mux19~12_combout\ : std_logic;
SIGNAL \b_regis|Mux19~13_combout\ : std_logic;
SIGNAL \b_regis|Mux19~16_combout\ : std_logic;
SIGNAL \b_regis|Mux19~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][12]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][12]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][12]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][12]~regout\ : std_logic;
SIGNAL \b_regis|Mux19~7_combout\ : std_logic;
SIGNAL \b_regis|Mux19~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][12]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][12]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][12]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][12]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][12]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][12]~regout\ : std_logic;
SIGNAL \b_regis|Mux19~0_combout\ : std_logic;
SIGNAL \b_regis|Mux19~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][12]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][12]~regout\ : std_logic;
SIGNAL \b_regis|Mux19~2_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][12]~regout\ : std_logic;
SIGNAL \b_regis|Mux19~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][12]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][12]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][12]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][12]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][12]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][12]~regout\ : std_logic;
SIGNAL \b_regis|Mux19~4_combout\ : std_logic;
SIGNAL \b_regis|Mux19~5_combout\ : std_logic;
SIGNAL \b_regis|Mux19~6_combout\ : std_logic;
SIGNAL \b_regis|Mux19~9_combout\ : std_logic;
SIGNAL \b_regis|Mux19~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][11]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][11]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][11]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][11]~regout\ : std_logic;
SIGNAL \b_regis|Mux20~0_combout\ : std_logic;
SIGNAL \b_regis|Mux20~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][11]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][11]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][11]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][11]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][11]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][11]~regout\ : std_logic;
SIGNAL \b_regis|Mux20~2_combout\ : std_logic;
SIGNAL \b_regis|Mux20~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][11]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][11]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][11]~regout\ : std_logic;
SIGNAL \b_regis|Mux20~4_combout\ : std_logic;
SIGNAL \b_regis|Mux20~5_combout\ : std_logic;
SIGNAL \b_regis|Mux20~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][11]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][11]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][11]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][11]~regout\ : std_logic;
SIGNAL \b_regis|Mux20~7_combout\ : std_logic;
SIGNAL \b_regis|Mux20~8_combout\ : std_logic;
SIGNAL \b_regis|Mux20~9_combout\ : std_logic;
SIGNAL \b_regis|Mux20~20_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[10]~23_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][9]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][9]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][9]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][9]~regout\ : std_logic;
SIGNAL \b_regis|Mux22~0_combout\ : std_logic;
SIGNAL \b_regis|Mux22~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][9]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][9]~regout\ : std_logic;
SIGNAL \b_regis|Mux22~2_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][9]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][9]~regout\ : std_logic;
SIGNAL \b_regis|Mux22~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][9]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][9]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][9]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][9]~regout\ : std_logic;
SIGNAL \b_regis|Mux22~4_combout\ : std_logic;
SIGNAL \b_regis|Mux22~5_combout\ : std_logic;
SIGNAL \b_regis|Mux22~6_combout\ : std_logic;
SIGNAL \b_regis|Mux22~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][9]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][9]~regout\ : std_logic;
SIGNAL \b_regis|Mux22~17_combout\ : std_logic;
SIGNAL \b_regis|Mux22~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][9]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][9]~regout\ : std_logic;
SIGNAL \b_regis|Mux22~14_combout\ : std_logic;
SIGNAL \b_regis|Mux22~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][9]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][9]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][9]~regout\ : std_logic;
SIGNAL \b_regis|Mux22~12_combout\ : std_logic;
SIGNAL \b_regis|Mux22~13_combout\ : std_logic;
SIGNAL \b_regis|Mux22~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][9]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][9]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][9]~regout\ : std_logic;
SIGNAL \b_regis|Mux22~10_combout\ : std_logic;
SIGNAL \b_regis|Mux22~11_combout\ : std_logic;
SIGNAL \b_regis|Mux22~19_combout\ : std_logic;
SIGNAL \b_regis|Mux22~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][7]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][7]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][7]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][7]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][7]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][7]~regout\ : std_logic;
SIGNAL \b_regis|Mux24~0_combout\ : std_logic;
SIGNAL \b_regis|Mux24~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][7]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][7]~regout\ : std_logic;
SIGNAL \b_regis|Mux24~4_combout\ : std_logic;
SIGNAL \b_regis|Mux24~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][7]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][7]~regout\ : std_logic;
SIGNAL \b_regis|Mux24~2_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][7]~regout\ : std_logic;
SIGNAL \b_regis|Mux24~3_combout\ : std_logic;
SIGNAL \b_regis|Mux24~6_combout\ : std_logic;
SIGNAL \b_regis|Mux24~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][7]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][7]~regout\ : std_logic;
SIGNAL \b_regis|Mux24~10_combout\ : std_logic;
SIGNAL \b_regis|Mux24~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][7]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][7]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][7]~regout\ : std_logic;
SIGNAL \b_regis|Mux24~17_combout\ : std_logic;
SIGNAL \b_regis|Mux24~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][7]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][7]~regout\ : std_logic;
SIGNAL \b_regis|Mux24~14_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][7]~regout\ : std_logic;
SIGNAL \b_regis|Mux24~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][7]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][7]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][7]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][7]~regout\ : std_logic;
SIGNAL \b_regis|Mux24~12_combout\ : std_logic;
SIGNAL \b_regis|Mux24~13_combout\ : std_logic;
SIGNAL \b_regis|Mux24~16_combout\ : std_logic;
SIGNAL \b_regis|Mux24~19_combout\ : std_logic;
SIGNAL \b_regis|Mux24~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][6]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][6]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][6]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][6]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][6]~regout\ : std_logic;
SIGNAL \b_regis|Mux25~0_combout\ : std_logic;
SIGNAL \b_regis|Mux25~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][6]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][6]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][6]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][6]~regout\ : std_logic;
SIGNAL \b_regis|Mux25~2_combout\ : std_logic;
SIGNAL \b_regis|Mux25~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][6]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][6]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][6]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][6]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][6]~regout\ : std_logic;
SIGNAL \b_regis|Mux25~4_combout\ : std_logic;
SIGNAL \b_regis|Mux25~5_combout\ : std_logic;
SIGNAL \b_regis|Mux25~6_combout\ : std_logic;
SIGNAL \b_regis|Mux25~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][6]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][6]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][6]~regout\ : std_logic;
SIGNAL \b_regis|Mux25~14_combout\ : std_logic;
SIGNAL \b_regis|Mux25~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][6]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][6]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][6]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][6]~regout\ : std_logic;
SIGNAL \b_regis|Mux25~13_combout\ : std_logic;
SIGNAL \b_regis|Mux25~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][6]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][6]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][6]~regout\ : std_logic;
SIGNAL \b_regis|Mux25~10_combout\ : std_logic;
SIGNAL \b_regis|Mux25~11_combout\ : std_logic;
SIGNAL \b_regis|Mux25~19_combout\ : std_logic;
SIGNAL \b_regis|Mux25~20_combout\ : std_logic;
SIGNAL \alu|tmp[0]~1\ : std_logic;
SIGNAL \alu|tmp[1]~3\ : std_logic;
SIGNAL \alu|tmp[2]~5\ : std_logic;
SIGNAL \alu|tmp[3]~7\ : std_logic;
SIGNAL \alu|tmp[4]~9\ : std_logic;
SIGNAL \alu|tmp[5]~11\ : std_logic;
SIGNAL \alu|tmp[6]~13\ : std_logic;
SIGNAL \alu|tmp[7]~15\ : std_logic;
SIGNAL \alu|tmp[8]~17\ : std_logic;
SIGNAL \alu|tmp[9]~19\ : std_logic;
SIGNAL \alu|tmp[10]~21\ : std_logic;
SIGNAL \alu|tmp[11]~23\ : std_logic;
SIGNAL \alu|tmp[12]~25\ : std_logic;
SIGNAL \alu|tmp[13]~27\ : std_logic;
SIGNAL \alu|tmp[14]~29\ : std_logic;
SIGNAL \alu|tmp[15]~31\ : std_logic;
SIGNAL \alu|tmp[16]~33\ : std_logic;
SIGNAL \alu|tmp[17]~34_combout\ : std_logic;
SIGNAL \alu|Mux11~10_combout\ : std_logic;
SIGNAL \alu|Mux11~9_combout\ : std_logic;
SIGNAL \imm|Mux15~0_combout\ : std_logic;
SIGNAL \imm|Mux15~1_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[16]~17_combout\ : std_logic;
SIGNAL \alu|Add1~31\ : std_logic;
SIGNAL \alu|Add1~33\ : std_logic;
SIGNAL \alu|Add1~34_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~70_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~72_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~71_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~73_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~74_combout\ : std_logic;
SIGNAL \imm|Mux9~0_combout\ : std_logic;
SIGNAL \imm|Mux9~1_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[22]~11_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~63_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~65_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~66_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[20]~13_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~67_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~68_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~75_combout\ : std_logic;
SIGNAL \alu|Mux14~5_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~16_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~17_combout\ : std_logic;
SIGNAL \alu|Mux14~3_combout\ : std_logic;
SIGNAL \alu|Mux14~6_combout\ : std_logic;
SIGNAL \alu|Mux11~4_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[9]~24_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \alu|saida~9_combout\ : std_logic;
SIGNAL \alu|Mux11~7_combout\ : std_logic;
SIGNAL \alu|Mux14~1_combout\ : std_logic;
SIGNAL \alu|Mux14~2_combout\ : std_logic;
SIGNAL \alu|Mux14~7_combout\ : std_logic;
SIGNAL \alu|Mux14~8_combout\ : std_logic;
SIGNAL \mux_md_breg|result[17]~17_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][17]~regout\ : std_logic;
SIGNAL \b_regis|Mux46~17_combout\ : std_logic;
SIGNAL \b_regis|Mux46~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][17]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][17]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][17]~regout\ : std_logic;
SIGNAL \b_regis|Mux46~14_combout\ : std_logic;
SIGNAL \b_regis|Mux46~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][17]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][17]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][17]~regout\ : std_logic;
SIGNAL \b_regis|Mux46~12_combout\ : std_logic;
SIGNAL \b_regis|Mux46~13_combout\ : std_logic;
SIGNAL \b_regis|Mux46~16_combout\ : std_logic;
SIGNAL \b_regis|Mux46~19_combout\ : std_logic;
SIGNAL \b_regis|Mux46~7_combout\ : std_logic;
SIGNAL \b_regis|Mux46~8_combout\ : std_logic;
SIGNAL \b_regis|Mux46~0_combout\ : std_logic;
SIGNAL \b_regis|Mux46~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][17]~regout\ : std_logic;
SIGNAL \b_regis|Mux46~2_combout\ : std_logic;
SIGNAL \b_regis|Mux46~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][17]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][17]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][17]~regout\ : std_logic;
SIGNAL \b_regis|Mux46~4_combout\ : std_logic;
SIGNAL \b_regis|Mux46~5_combout\ : std_logic;
SIGNAL \b_regis|Mux46~6_combout\ : std_logic;
SIGNAL \b_regis|Mux46~9_combout\ : std_logic;
SIGNAL \b_regis|Mux46~20_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[17]~16_combout\ : std_logic;
SIGNAL \imm|Mux13~0_combout\ : std_logic;
SIGNAL \imm|Mux13~1_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[18]~15_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~35_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~37_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~38_combout\ : std_logic;
SIGNAL \alu|Mux15~5_combout\ : std_logic;
SIGNAL \alu|Mux15~6_combout\ : std_logic;
SIGNAL \alu|Add1~32_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~114_combout\ : std_logic;
SIGNAL \alu|Mux15~7_combout\ : std_logic;
SIGNAL \alu|Mux15~8_combout\ : std_logic;
SIGNAL \alu|Mux15~9_combout\ : std_logic;
SIGNAL \mux_md_breg|result[16]~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][16]~regout\ : std_logic;
SIGNAL \b_regis|Mux47~4_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][16]~regout\ : std_logic;
SIGNAL \b_regis|Mux47~5_combout\ : std_logic;
SIGNAL \b_regis|Mux47~6_combout\ : std_logic;
SIGNAL \b_regis|Mux47~7_combout\ : std_logic;
SIGNAL \b_regis|Mux47~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][16]~regout\ : std_logic;
SIGNAL \b_regis|Mux47~0_combout\ : std_logic;
SIGNAL \b_regis|Mux47~1_combout\ : std_logic;
SIGNAL \b_regis|Mux47~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][16]~regout\ : std_logic;
SIGNAL \b_regis|Mux47~17_combout\ : std_logic;
SIGNAL \b_regis|Mux47~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][16]~regout\ : std_logic;
SIGNAL \b_regis|Mux47~10_combout\ : std_logic;
SIGNAL \b_regis|Mux47~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][16]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][16]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][16]~regout\ : std_logic;
SIGNAL \b_regis|Mux47~12_combout\ : std_logic;
SIGNAL \b_regis|Mux47~13_combout\ : std_logic;
SIGNAL \b_regis|Mux47~16_combout\ : std_logic;
SIGNAL \b_regis|Mux47~19_combout\ : std_logic;
SIGNAL \b_regis|Mux47~20_combout\ : std_logic;
SIGNAL \alu|Mux18~15_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~14_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~58_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~91_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~60_combout\ : std_logic;
SIGNAL \alu|Mux28~24_combout\ : std_logic;
SIGNAL \alu|Mux28~11_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \alu|Mux28~10_combout\ : std_logic;
SIGNAL \alu|tmp[13]~26_combout\ : std_logic;
SIGNAL \alu|Mux18~14_combout\ : std_logic;
SIGNAL \alu|Mux18~8_combout\ : std_logic;
SIGNAL \alu|Mux28~12_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[7]~26_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][4]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][4]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][4]~regout\ : std_logic;
SIGNAL \b_regis|Mux27~7_combout\ : std_logic;
SIGNAL \b_regis|Mux27~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][4]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][4]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][4]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][4]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][4]~regout\ : std_logic;
SIGNAL \b_regis|Mux27~4_combout\ : std_logic;
SIGNAL \b_regis|Mux27~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][4]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][4]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][4]~regout\ : std_logic;
SIGNAL \b_regis|Mux27~2_combout\ : std_logic;
SIGNAL \b_regis|Mux27~3_combout\ : std_logic;
SIGNAL \b_regis|Mux27~6_combout\ : std_logic;
SIGNAL \b_regis|Mux27~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][4]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][4]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][4]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][4]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][4]~regout\ : std_logic;
SIGNAL \b_regis|Mux27~17_combout\ : std_logic;
SIGNAL \b_regis|Mux27~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][4]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][4]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][4]~regout\ : std_logic;
SIGNAL \b_regis|Mux27~12_combout\ : std_logic;
SIGNAL \b_regis|Mux27~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][4]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][4]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][4]~regout\ : std_logic;
SIGNAL \b_regis|Mux27~14_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][4]~regout\ : std_logic;
SIGNAL \b_regis|Mux27~15_combout\ : std_logic;
SIGNAL \b_regis|Mux27~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][4]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][4]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][4]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][4]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][4]~regout\ : std_logic;
SIGNAL \b_regis|Mux27~10_combout\ : std_logic;
SIGNAL \b_regis|Mux27~11_combout\ : std_logic;
SIGNAL \b_regis|Mux27~19_combout\ : std_logic;
SIGNAL \b_regis|Mux27~20_combout\ : std_logic;
SIGNAL \imm|Mux30~3_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[1]~32_combout\ : std_logic;
SIGNAL \alu|Add1~1\ : std_logic;
SIGNAL \alu|Add1~3\ : std_logic;
SIGNAL \alu|Add1~5\ : std_logic;
SIGNAL \alu|Add1~7\ : std_logic;
SIGNAL \alu|Add1~9\ : std_logic;
SIGNAL \alu|Add1~11\ : std_logic;
SIGNAL \alu|Add1~13\ : std_logic;
SIGNAL \alu|Add1~15\ : std_logic;
SIGNAL \alu|Add1~17\ : std_logic;
SIGNAL \alu|Add1~19\ : std_logic;
SIGNAL \alu|Add1~21\ : std_logic;
SIGNAL \alu|Add1~23\ : std_logic;
SIGNAL \alu|Add1~25\ : std_logic;
SIGNAL \alu|Add1~26_combout\ : std_logic;
SIGNAL \alu|Mux18~9_combout\ : std_logic;
SIGNAL \alu|Mux18~10_combout\ : std_logic;
SIGNAL \alu|Mux18~11_combout\ : std_logic;
SIGNAL \alu|Mux18~12_combout\ : std_logic;
SIGNAL \alu|Mux18~13_combout\ : std_logic;
SIGNAL \alu|Mux18~16_combout\ : std_logic;
SIGNAL \mux_md_breg|result[13]~21_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][13]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][13]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][13]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][13]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][13]~regout\ : std_logic;
SIGNAL \b_regis|Mux50~17_combout\ : std_logic;
SIGNAL \b_regis|Mux50~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][13]~regout\ : std_logic;
SIGNAL \b_regis|Mux50~12_combout\ : std_logic;
SIGNAL \b_regis|Mux50~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][13]~regout\ : std_logic;
SIGNAL \b_regis|Mux50~14_combout\ : std_logic;
SIGNAL \b_regis|Mux50~15_combout\ : std_logic;
SIGNAL \b_regis|Mux50~16_combout\ : std_logic;
SIGNAL \b_regis|Mux50~19_combout\ : std_logic;
SIGNAL \b_regis|Mux50~0_combout\ : std_logic;
SIGNAL \b_regis|Mux50~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][13]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][13]~regout\ : std_logic;
SIGNAL \b_regis|Mux50~4_combout\ : std_logic;
SIGNAL \b_regis|Mux50~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][13]~regout\ : std_logic;
SIGNAL \b_regis|Mux50~2_combout\ : std_logic;
SIGNAL \b_regis|Mux50~3_combout\ : std_logic;
SIGNAL \b_regis|Mux50~6_combout\ : std_logic;
SIGNAL \b_regis|Mux50~9_combout\ : std_logic;
SIGNAL \b_regis|Mux50~20_combout\ : std_logic;
SIGNAL \alu|Mux19~5_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \imm|Mux20~0_combout\ : std_logic;
SIGNAL \imm|Mux20~1_combout\ : std_logic;
SIGNAL \imm|Mux20~2_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[11]~22_combout\ : std_logic;
SIGNAL \imm|Mux19~3_combout\ : std_logic;
SIGNAL \imm|Mux19~4_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[12]~21_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \alu|tmp[12]~24_combout\ : std_logic;
SIGNAL \alu|Mux19~12_combout\ : std_logic;
SIGNAL \alu|Add1~24_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~106_combout\ : std_logic;
SIGNAL \alu|Mux19~7_combout\ : std_logic;
SIGNAL \alu|Mux19~8_combout\ : std_logic;
SIGNAL \alu|Mux19~9_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~84_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~47_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~48_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~85_combout\ : std_logic;
SIGNAL \alu|Mux19~10_combout\ : std_logic;
SIGNAL \alu|Mux19~11_combout\ : std_logic;
SIGNAL \alu|Mux19~13_combout\ : std_logic;
SIGNAL \mux_md_breg|result[12]~22_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][12]~regout\ : std_logic;
SIGNAL \b_regis|Mux51~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][12]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][12]~regout\ : std_logic;
SIGNAL \b_regis|Mux51~14_combout\ : std_logic;
SIGNAL \b_regis|Mux51~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][12]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][12]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][12]~regout\ : std_logic;
SIGNAL \b_regis|Mux51~12_combout\ : std_logic;
SIGNAL \b_regis|Mux51~13_combout\ : std_logic;
SIGNAL \b_regis|Mux51~16_combout\ : std_logic;
SIGNAL \b_regis|Mux51~19_combout\ : std_logic;
SIGNAL \b_regis|Mux51~7_combout\ : std_logic;
SIGNAL \b_regis|Mux51~8_combout\ : std_logic;
SIGNAL \b_regis|Mux51~4_combout\ : std_logic;
SIGNAL \b_regis|Mux51~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][12]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][12]~regout\ : std_logic;
SIGNAL \b_regis|Mux51~2_combout\ : std_logic;
SIGNAL \b_regis|Mux51~3_combout\ : std_logic;
SIGNAL \b_regis|Mux51~6_combout\ : std_logic;
SIGNAL \b_regis|Mux51~9_combout\ : std_logic;
SIGNAL \b_regis|Mux51~20_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~41_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~24_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~42_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~22_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~39_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~40_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~81_combout\ : std_logic;
SIGNAL \alu|Mux20~3_combout\ : std_logic;
SIGNAL \alu|saida~5_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~50_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~49_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~51_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~58_combout\ : std_logic;
SIGNAL \alu|Mux20~4_combout\ : std_logic;
SIGNAL \alu|tmp[11]~22_combout\ : std_logic;
SIGNAL \alu|Mux20~5_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~122_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~105_combout\ : std_logic;
SIGNAL \alu|Mux20~7_combout\ : std_logic;
SIGNAL \alu|Mux20~8_combout\ : std_logic;
SIGNAL \alu|Mux20~9_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~145_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \alu|Mux20~10_combout\ : std_logic;
SIGNAL \alu|Mux20~11_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~65_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~43_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~64_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~44_combout\ : std_logic;
SIGNAL \alu|Mux20~2_combout\ : std_logic;
SIGNAL \alu|Mux20~12_combout\ : std_logic;
SIGNAL \mux_md_breg|result[11]~23_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][11]~regout\ : std_logic;
SIGNAL \b_regis|Mux52~4_combout\ : std_logic;
SIGNAL \b_regis|Mux52~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][11]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][11]~regout\ : std_logic;
SIGNAL \b_regis|Mux52~2_combout\ : std_logic;
SIGNAL \b_regis|Mux52~3_combout\ : std_logic;
SIGNAL \b_regis|Mux52~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][11]~regout\ : std_logic;
SIGNAL \b_regis|Mux52~8_combout\ : std_logic;
SIGNAL \b_regis|Mux52~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][11]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][11]~regout\ : std_logic;
SIGNAL \b_regis|Mux52~10_combout\ : std_logic;
SIGNAL \b_regis|Mux52~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][11]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][11]~regout\ : std_logic;
SIGNAL \b_regis|Mux52~14_combout\ : std_logic;
SIGNAL \b_regis|Mux52~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][11]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][11]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][11]~regout\ : std_logic;
SIGNAL \b_regis|Mux52~12_combout\ : std_logic;
SIGNAL \b_regis|Mux52~13_combout\ : std_logic;
SIGNAL \b_regis|Mux52~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][11]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][11]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][11]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][11]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][11]~regout\ : std_logic;
SIGNAL \b_regis|Mux52~17_combout\ : std_logic;
SIGNAL \b_regis|Mux52~18_combout\ : std_logic;
SIGNAL \b_regis|Mux52~19_combout\ : std_logic;
SIGNAL \b_regis|Mux52~20_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~28_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~63_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~62_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~27_combout\ : std_logic;
SIGNAL \alu|Mux21~17_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~23_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~15_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~25_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~77_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~32_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~33_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~104_combout\ : std_logic;
SIGNAL \alu|Mux21~6_combout\ : std_logic;
SIGNAL \alu|Mux21~7_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~119_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~144_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \alu|Add1~20_combout\ : std_logic;
SIGNAL \alu|Mux21~8_combout\ : std_logic;
SIGNAL \alu|tmp[10]~20_combout\ : std_logic;
SIGNAL \alu|Mux21~18_combout\ : std_logic;
SIGNAL \alu|Mux21~9_combout\ : std_logic;
SIGNAL \alu|Mux21~12_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~34_combout\ : std_logic;
SIGNAL \alu|Mux21~13_combout\ : std_logic;
SIGNAL \alu|Mux21~14_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][10]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][10]~regout\ : std_logic;
SIGNAL \b_regis|Mux21~14_combout\ : std_logic;
SIGNAL \b_regis|Mux21~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][10]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][10]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][10]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][10]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][10]~regout\ : std_logic;
SIGNAL \b_regis|Mux21~12_combout\ : std_logic;
SIGNAL \b_regis|Mux21~13_combout\ : std_logic;
SIGNAL \b_regis|Mux21~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][10]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][10]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][10]~regout\ : std_logic;
SIGNAL \b_regis|Mux21~17_combout\ : std_logic;
SIGNAL \b_regis|Mux21~18_combout\ : std_logic;
SIGNAL \b_regis|Mux21~19_combout\ : std_logic;
SIGNAL \alu|saida~22_combout\ : std_logic;
SIGNAL \alu|Mux21~10_combout\ : std_logic;
SIGNAL \alu|Mux21~11_combout\ : std_logic;
SIGNAL \alu|Mux21~15_combout\ : std_logic;
SIGNAL \alu|Mux21~16_combout\ : std_logic;
SIGNAL \alu|Mux21~19_combout\ : std_logic;
SIGNAL \mux_md_breg|result[10]~24_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][10]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][10]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][10]~regout\ : std_logic;
SIGNAL \b_regis|Mux53~18_combout\ : std_logic;
SIGNAL \b_regis|Mux53~14_combout\ : std_logic;
SIGNAL \b_regis|Mux53~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][10]~regout\ : std_logic;
SIGNAL \b_regis|Mux53~12_combout\ : std_logic;
SIGNAL \b_regis|Mux53~13_combout\ : std_logic;
SIGNAL \b_regis|Mux53~16_combout\ : std_logic;
SIGNAL \b_regis|Mux53~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][10]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][10]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][10]~regout\ : std_logic;
SIGNAL \b_regis|Mux53~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][10]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][10]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][10]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][10]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][10]~regout\ : std_logic;
SIGNAL \b_regis|Mux53~4_combout\ : std_logic;
SIGNAL \b_regis|Mux53~5_combout\ : std_logic;
SIGNAL \b_regis|Mux53~6_combout\ : std_logic;
SIGNAL \b_regis|Mux53~9_combout\ : std_logic;
SIGNAL \b_regis|Mux53~20_combout\ : std_logic;
SIGNAL \mux_md_breg|result[9]~25_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][9]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][9]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][9]~regout\ : std_logic;
SIGNAL \b_regis|Mux54~17_combout\ : std_logic;
SIGNAL \b_regis|Mux54~18_combout\ : std_logic;
SIGNAL \b_regis|Mux54~14_combout\ : std_logic;
SIGNAL \b_regis|Mux54~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][9]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][9]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][9]~regout\ : std_logic;
SIGNAL \b_regis|Mux54~12_combout\ : std_logic;
SIGNAL \b_regis|Mux54~13_combout\ : std_logic;
SIGNAL \b_regis|Mux54~16_combout\ : std_logic;
SIGNAL \b_regis|Mux54~19_combout\ : std_logic;
SIGNAL \b_regis|Mux54~2_combout\ : std_logic;
SIGNAL \b_regis|Mux54~3_combout\ : std_logic;
SIGNAL \b_regis|Mux54~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][9]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][9]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][9]~regout\ : std_logic;
SIGNAL \b_regis|Mux54~7_combout\ : std_logic;
SIGNAL \b_regis|Mux54~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][9]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][9]~regout\ : std_logic;
SIGNAL \b_regis|Mux54~0_combout\ : std_logic;
SIGNAL \b_regis|Mux54~1_combout\ : std_logic;
SIGNAL \b_regis|Mux54~9_combout\ : std_logic;
SIGNAL \b_regis|Mux54~20_combout\ : std_logic;
SIGNAL \mux_md_breg|result[7]~27_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][7]~regout\ : std_logic;
SIGNAL \b_regis|Mux56~14_combout\ : std_logic;
SIGNAL \b_regis|Mux56~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][7]~regout\ : std_logic;
SIGNAL \b_regis|Mux56~12_combout\ : std_logic;
SIGNAL \b_regis|Mux56~13_combout\ : std_logic;
SIGNAL \b_regis|Mux56~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][7]~regout\ : std_logic;
SIGNAL \b_regis|Mux56~10_combout\ : std_logic;
SIGNAL \b_regis|Mux56~11_combout\ : std_logic;
SIGNAL \b_regis|Mux56~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][7]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][7]~regout\ : std_logic;
SIGNAL \b_regis|Mux56~7_combout\ : std_logic;
SIGNAL \b_regis|Mux56~8_combout\ : std_logic;
SIGNAL \b_regis|Mux56~0_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][7]~regout\ : std_logic;
SIGNAL \b_regis|Mux56~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][7]~regout\ : std_logic;
SIGNAL \b_regis|Mux56~2_combout\ : std_logic;
SIGNAL \b_regis|Mux56~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][7]~regout\ : std_logic;
SIGNAL \b_regis|Mux56~4_combout\ : std_logic;
SIGNAL \b_regis|Mux56~5_combout\ : std_logic;
SIGNAL \b_regis|Mux56~6_combout\ : std_logic;
SIGNAL \b_regis|Mux56~9_combout\ : std_logic;
SIGNAL \b_regis|Mux56~20_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~121_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][14]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][14]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][14]~regout\ : std_logic;
SIGNAL \b_regis|Mux17~2_combout\ : std_logic;
SIGNAL \b_regis|Mux17~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][14]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][14]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][14]~regout\ : std_logic;
SIGNAL \b_regis|Mux17~4_combout\ : std_logic;
SIGNAL \b_regis|Mux17~5_combout\ : std_logic;
SIGNAL \b_regis|Mux17~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][14]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][14]~regout\ : std_logic;
SIGNAL \b_regis|Mux17~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][14]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][14]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][14]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][14]~regout\ : std_logic;
SIGNAL \b_regis|Mux17~0_combout\ : std_logic;
SIGNAL \b_regis|Mux17~1_combout\ : std_logic;
SIGNAL \b_regis|Mux17~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][14]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][14]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][14]~regout\ : std_logic;
SIGNAL \b_regis|Mux17~17_combout\ : std_logic;
SIGNAL \b_regis|Mux17~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][14]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][14]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][14]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][14]~regout\ : std_logic;
SIGNAL \b_regis|Mux17~10_combout\ : std_logic;
SIGNAL \b_regis|Mux17~11_combout\ : std_logic;
SIGNAL \b_regis|Mux17~19_combout\ : std_logic;
SIGNAL \b_regis|Mux17~20_combout\ : std_logic;
SIGNAL \alu|saida~8_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \alu|tmp[14]~28_combout\ : std_logic;
SIGNAL \alu|Mux17~11_combout\ : std_logic;
SIGNAL \alu|Mux17~5_combout\ : std_logic;
SIGNAL \alu|Add1~27\ : std_logic;
SIGNAL \alu|Add1~28_combout\ : std_logic;
SIGNAL \alu|Mux17~6_combout\ : std_logic;
SIGNAL \alu|Mux17~7_combout\ : std_logic;
SIGNAL \alu|Mux17~8_combout\ : std_logic;
SIGNAL \alu|Mux17~9_combout\ : std_logic;
SIGNAL \alu|Mux17~10_combout\ : std_logic;
SIGNAL \alu|Mux17~12_combout\ : std_logic;
SIGNAL \mux_md_breg|result[14]~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][14]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][14]~regout\ : std_logic;
SIGNAL \b_regis|Mux49~17_combout\ : std_logic;
SIGNAL \b_regis|Mux49~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][14]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][14]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][14]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][14]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][14]~regout\ : std_logic;
SIGNAL \b_regis|Mux49~14_combout\ : std_logic;
SIGNAL \b_regis|Mux49~15_combout\ : std_logic;
SIGNAL \b_regis|Mux49~12_combout\ : std_logic;
SIGNAL \b_regis|Mux49~13_combout\ : std_logic;
SIGNAL \b_regis|Mux49~16_combout\ : std_logic;
SIGNAL \b_regis|Mux49~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][14]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][14]~regout\ : std_logic;
SIGNAL \b_regis|Mux49~0_combout\ : std_logic;
SIGNAL \b_regis|Mux49~1_combout\ : std_logic;
SIGNAL \b_regis|Mux49~4_combout\ : std_logic;
SIGNAL \b_regis|Mux49~5_combout\ : std_logic;
SIGNAL \b_regis|Mux49~6_combout\ : std_logic;
SIGNAL \b_regis|Mux49~9_combout\ : std_logic;
SIGNAL \b_regis|Mux49~20_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[14]~19_combout\ : std_logic;
SIGNAL \alu|Add1~29\ : std_logic;
SIGNAL \alu|Add1~30_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~47_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~46_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~48_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~99_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~111_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~112_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~113_combout\ : std_logic;
SIGNAL \alu|Mux16~5_combout\ : std_logic;
SIGNAL \alu|Mux16~1_combout\ : std_logic;
SIGNAL \alu|tmp[15]~30_combout\ : std_logic;
SIGNAL \alu|Mux16~2_combout\ : std_logic;
SIGNAL \alu|Mux16~3_combout\ : std_logic;
SIGNAL \alu|Mux16~6_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~109_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~110_combout\ : std_logic;
SIGNAL \alu|Mux16~0_combout\ : std_logic;
SIGNAL \alu|Mux16~7_combout\ : std_logic;
SIGNAL \mux_md_breg|result[15]~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][15]~regout\ : std_logic;
SIGNAL \b_regis|Mux48~2_combout\ : std_logic;
SIGNAL \b_regis|Mux48~3_combout\ : std_logic;
SIGNAL \b_regis|Mux48~4_combout\ : std_logic;
SIGNAL \b_regis|Mux48~5_combout\ : std_logic;
SIGNAL \b_regis|Mux48~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][15]~regout\ : std_logic;
SIGNAL \b_regis|Mux48~0_combout\ : std_logic;
SIGNAL \b_regis|Mux48~1_combout\ : std_logic;
SIGNAL \b_regis|Mux48~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][15]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][15]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][15]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][15]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][15]~regout\ : std_logic;
SIGNAL \b_regis|Mux48~17_combout\ : std_logic;
SIGNAL \b_regis|Mux48~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][15]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][15]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][15]~regout\ : std_logic;
SIGNAL \b_regis|Mux48~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][15]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][15]~regout\ : std_logic;
SIGNAL \b_regis|Mux48~14_combout\ : std_logic;
SIGNAL \b_regis|Mux48~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][15]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][15]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][15]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][15]~regout\ : std_logic;
SIGNAL \b_regis|Mux48~12_combout\ : std_logic;
SIGNAL \b_regis|Mux48~13_combout\ : std_logic;
SIGNAL \b_regis|Mux48~16_combout\ : std_logic;
SIGNAL \b_regis|Mux48~19_combout\ : std_logic;
SIGNAL \b_regis|Mux48~20_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[15]~18_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \alu|Mux3~1_combout\ : std_logic;
SIGNAL \alu|Mux2~1_combout\ : std_logic;
SIGNAL \alu|saida~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][28]~regout\ : std_logic;
SIGNAL \b_regis|Mux3~0_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][28]~regout\ : std_logic;
SIGNAL \b_regis|Mux3~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][28]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][28]~regout\ : std_logic;
SIGNAL \b_regis|Mux3~4_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][28]~regout\ : std_logic;
SIGNAL \b_regis|Mux3~5_combout\ : std_logic;
SIGNAL \b_regis|Mux3~2_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][28]~regout\ : std_logic;
SIGNAL \b_regis|Mux3~3_combout\ : std_logic;
SIGNAL \b_regis|Mux3~6_combout\ : std_logic;
SIGNAL \b_regis|Mux3~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][28]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][28]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][28]~regout\ : std_logic;
SIGNAL \b_regis|Mux3~10_combout\ : std_logic;
SIGNAL \b_regis|Mux3~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][28]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][28]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][28]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][28]~regout\ : std_logic;
SIGNAL \b_regis|Mux3~18_combout\ : std_logic;
SIGNAL \b_regis|Mux3~19_combout\ : std_logic;
SIGNAL \b_regis|Mux3~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][23]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][23]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][23]~regout\ : std_logic;
SIGNAL \b_regis|Mux8~0_combout\ : std_logic;
SIGNAL \b_regis|Mux8~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][23]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][23]~regout\ : std_logic;
SIGNAL \b_regis|Mux8~2_combout\ : std_logic;
SIGNAL \b_regis|Mux8~3_combout\ : std_logic;
SIGNAL \b_regis|Mux8~6_combout\ : std_logic;
SIGNAL \b_regis|Mux8~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][23]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][23]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][23]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][23]~regout\ : std_logic;
SIGNAL \b_regis|Mux8~10_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][23]~regout\ : std_logic;
SIGNAL \b_regis|Mux8~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][23]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][23]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][23]~regout\ : std_logic;
SIGNAL \b_regis|Mux8~14_combout\ : std_logic;
SIGNAL \b_regis|Mux8~15_combout\ : std_logic;
SIGNAL \b_regis|Mux8~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][23]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][23]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][23]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][23]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][23]~regout\ : std_logic;
SIGNAL \b_regis|Mux8~17_combout\ : std_logic;
SIGNAL \b_regis|Mux8~18_combout\ : std_logic;
SIGNAL \b_regis|Mux8~19_combout\ : std_logic;
SIGNAL \b_regis|Mux8~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][22]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][22]~regout\ : std_logic;
SIGNAL \b_regis|Mux9~17_combout\ : std_logic;
SIGNAL \b_regis|Mux9~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][22]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][22]~regout\ : std_logic;
SIGNAL \b_regis|Mux9~14_combout\ : std_logic;
SIGNAL \b_regis|Mux9~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][22]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][22]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][22]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][22]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][22]~regout\ : std_logic;
SIGNAL \b_regis|Mux9~12_combout\ : std_logic;
SIGNAL \b_regis|Mux9~13_combout\ : std_logic;
SIGNAL \b_regis|Mux9~16_combout\ : std_logic;
SIGNAL \b_regis|Mux9~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][22]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][22]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][22]~regout\ : std_logic;
SIGNAL \b_regis|Mux9~7_combout\ : std_logic;
SIGNAL \b_regis|Mux9~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][22]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][22]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][22]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][22]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][22]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][22]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][22]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][22]~regout\ : std_logic;
SIGNAL \b_regis|Mux9~2_combout\ : std_logic;
SIGNAL \b_regis|Mux9~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][22]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][22]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][22]~regout\ : std_logic;
SIGNAL \b_regis|Mux9~4_combout\ : std_logic;
SIGNAL \b_regis|Mux9~5_combout\ : std_logic;
SIGNAL \b_regis|Mux9~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][22]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][22]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][22]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][22]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][22]~regout\ : std_logic;
SIGNAL \b_regis|Mux9~0_combout\ : std_logic;
SIGNAL \b_regis|Mux9~1_combout\ : std_logic;
SIGNAL \b_regis|Mux9~9_combout\ : std_logic;
SIGNAL \b_regis|Mux9~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][21]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][21]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][21]~regout\ : std_logic;
SIGNAL \b_regis|Mux10~12_combout\ : std_logic;
SIGNAL \b_regis|Mux10~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][21]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][21]~regout\ : std_logic;
SIGNAL \b_regis|Mux10~14_combout\ : std_logic;
SIGNAL \b_regis|Mux10~15_combout\ : std_logic;
SIGNAL \b_regis|Mux10~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][21]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][21]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][21]~regout\ : std_logic;
SIGNAL \b_regis|Mux10~10_combout\ : std_logic;
SIGNAL \b_regis|Mux10~11_combout\ : std_logic;
SIGNAL \b_regis|Mux10~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][21]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][21]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][21]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][21]~regout\ : std_logic;
SIGNAL \b_regis|Mux10~7_combout\ : std_logic;
SIGNAL \b_regis|Mux10~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][21]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][21]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][21]~regout\ : std_logic;
SIGNAL \b_regis|Mux10~0_combout\ : std_logic;
SIGNAL \b_regis|Mux10~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][21]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][21]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][21]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][21]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][21]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][21]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][21]~regout\ : std_logic;
SIGNAL \b_regis|Mux10~2_combout\ : std_logic;
SIGNAL \b_regis|Mux10~3_combout\ : std_logic;
SIGNAL \b_regis|Mux10~6_combout\ : std_logic;
SIGNAL \b_regis|Mux10~9_combout\ : std_logic;
SIGNAL \b_regis|Mux10~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][19]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][19]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][19]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][19]~regout\ : std_logic;
SIGNAL \b_regis|Mux12~7_combout\ : std_logic;
SIGNAL \b_regis|Mux12~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][19]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][19]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][19]~regout\ : std_logic;
SIGNAL \b_regis|Mux12~4_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][19]~regout\ : std_logic;
SIGNAL \b_regis|Mux12~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][19]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][19]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][19]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][19]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][19]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][19]~regout\ : std_logic;
SIGNAL \b_regis|Mux12~2_combout\ : std_logic;
SIGNAL \b_regis|Mux12~3_combout\ : std_logic;
SIGNAL \b_regis|Mux12~6_combout\ : std_logic;
SIGNAL \b_regis|Mux12~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][19]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][19]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][19]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][19]~regout\ : std_logic;
SIGNAL \b_regis|Mux12~12_combout\ : std_logic;
SIGNAL \b_regis|Mux12~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][19]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][19]~regout\ : std_logic;
SIGNAL \b_regis|Mux12~14_combout\ : std_logic;
SIGNAL \b_regis|Mux12~15_combout\ : std_logic;
SIGNAL \b_regis|Mux12~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][19]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][19]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][19]~regout\ : std_logic;
SIGNAL \b_regis|Mux12~10_combout\ : std_logic;
SIGNAL \b_regis|Mux12~11_combout\ : std_logic;
SIGNAL \b_regis|Mux12~19_combout\ : std_logic;
SIGNAL \b_regis|Mux12~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][18]~regout\ : std_logic;
SIGNAL \b_regis|Mux13~17_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][18]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][18]~regout\ : std_logic;
SIGNAL \b_regis|Mux13~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][18]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][18]~regout\ : std_logic;
SIGNAL \b_regis|Mux13~14_combout\ : std_logic;
SIGNAL \b_regis|Mux13~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][18]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][18]~regout\ : std_logic;
SIGNAL \b_regis|Mux13~12_combout\ : std_logic;
SIGNAL \b_regis|Mux13~13_combout\ : std_logic;
SIGNAL \b_regis|Mux13~16_combout\ : std_logic;
SIGNAL \b_regis|Mux13~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][18]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][18]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][18]~regout\ : std_logic;
SIGNAL \b_regis|Mux13~7_combout\ : std_logic;
SIGNAL \b_regis|Mux13~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][18]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][18]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][18]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][18]~regout\ : std_logic;
SIGNAL \b_regis|Mux13~0_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][18]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][18]~regout\ : std_logic;
SIGNAL \b_regis|Mux13~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][18]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][18]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][18]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][18]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][18]~regout\ : std_logic;
SIGNAL \b_regis|Mux13~2_combout\ : std_logic;
SIGNAL \b_regis|Mux13~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][18]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][18]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][18]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][18]~regout\ : std_logic;
SIGNAL \b_regis|Mux13~4_combout\ : std_logic;
SIGNAL \b_regis|Mux13~5_combout\ : std_logic;
SIGNAL \b_regis|Mux13~6_combout\ : std_logic;
SIGNAL \b_regis|Mux13~9_combout\ : std_logic;
SIGNAL \b_regis|Mux13~20_combout\ : std_logic;
SIGNAL \alu|tmp[17]~35\ : std_logic;
SIGNAL \alu|tmp[18]~37\ : std_logic;
SIGNAL \alu|tmp[19]~39\ : std_logic;
SIGNAL \alu|tmp[20]~41\ : std_logic;
SIGNAL \alu|tmp[21]~43\ : std_logic;
SIGNAL \alu|tmp[22]~45\ : std_logic;
SIGNAL \alu|tmp[23]~47\ : std_logic;
SIGNAL \alu|tmp[24]~49\ : std_logic;
SIGNAL \alu|tmp[25]~51\ : std_logic;
SIGNAL \alu|tmp[26]~53\ : std_logic;
SIGNAL \alu|tmp[27]~55\ : std_logic;
SIGNAL \alu|tmp[28]~56_combout\ : std_logic;
SIGNAL \alu|Mux3~2_combout\ : std_logic;
SIGNAL \alu|Mux3~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][26]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][26]~regout\ : std_logic;
SIGNAL \b_regis|Mux5~7_combout\ : std_logic;
SIGNAL \b_regis|Mux5~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][26]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][26]~regout\ : std_logic;
SIGNAL \b_regis|Mux5~4_combout\ : std_logic;
SIGNAL \b_regis|Mux5~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][26]~regout\ : std_logic;
SIGNAL \b_regis|Mux5~2_combout\ : std_logic;
SIGNAL \b_regis|Mux5~3_combout\ : std_logic;
SIGNAL \b_regis|Mux5~6_combout\ : std_logic;
SIGNAL \b_regis|Mux5~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][26]~regout\ : std_logic;
SIGNAL \b_regis|Mux5~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][26]~regout\ : std_logic;
SIGNAL \b_regis|Mux5~14_combout\ : std_logic;
SIGNAL \b_regis|Mux5~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][26]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][26]~regout\ : std_logic;
SIGNAL \b_regis|Mux5~12_combout\ : std_logic;
SIGNAL \b_regis|Mux5~13_combout\ : std_logic;
SIGNAL \b_regis|Mux5~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][26]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][26]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][26]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][26]~regout\ : std_logic;
SIGNAL \b_regis|Mux5~17_combout\ : std_logic;
SIGNAL \b_regis|Mux5~18_combout\ : std_logic;
SIGNAL \b_regis|Mux5~19_combout\ : std_logic;
SIGNAL \b_regis|Mux5~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][25]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][25]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][25]~regout\ : std_logic;
SIGNAL \b_regis|Mux6~12_combout\ : std_logic;
SIGNAL \b_regis|Mux6~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][25]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][25]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][25]~regout\ : std_logic;
SIGNAL \b_regis|Mux6~14_combout\ : std_logic;
SIGNAL \b_regis|Mux6~15_combout\ : std_logic;
SIGNAL \b_regis|Mux6~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][25]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][25]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][25]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][25]~regout\ : std_logic;
SIGNAL \b_regis|Mux6~10_combout\ : std_logic;
SIGNAL \b_regis|Mux6~11_combout\ : std_logic;
SIGNAL \b_regis|Mux6~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][25]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][25]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][25]~regout\ : std_logic;
SIGNAL \b_regis|Mux6~0_combout\ : std_logic;
SIGNAL \b_regis|Mux6~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][25]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][25]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][25]~regout\ : std_logic;
SIGNAL \b_regis|Mux6~7_combout\ : std_logic;
SIGNAL \b_regis|Mux6~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][25]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][25]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][25]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][25]~regout\ : std_logic;
SIGNAL \b_regis|Mux6~4_combout\ : std_logic;
SIGNAL \b_regis|Mux6~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][25]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][25]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][25]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][25]~regout\ : std_logic;
SIGNAL \b_regis|Mux6~2_combout\ : std_logic;
SIGNAL \b_regis|Mux6~3_combout\ : std_logic;
SIGNAL \b_regis|Mux6~6_combout\ : std_logic;
SIGNAL \b_regis|Mux6~9_combout\ : std_logic;
SIGNAL \b_regis|Mux6~20_combout\ : std_logic;
SIGNAL \alu|Add1~35\ : std_logic;
SIGNAL \alu|Add1~37\ : std_logic;
SIGNAL \alu|Add1~39\ : std_logic;
SIGNAL \alu|Add1~41\ : std_logic;
SIGNAL \alu|Add1~43\ : std_logic;
SIGNAL \alu|Add1~45\ : std_logic;
SIGNAL \alu|Add1~47\ : std_logic;
SIGNAL \alu|Add1~49\ : std_logic;
SIGNAL \alu|Add1~51\ : std_logic;
SIGNAL \alu|Add1~53\ : std_logic;
SIGNAL \alu|Add1~55\ : std_logic;
SIGNAL \alu|Add1~56_combout\ : std_logic;
SIGNAL \alu|Mux3~5_combout\ : std_logic;
SIGNAL \alu|Mux3~6_combout\ : std_logic;
SIGNAL \alu|Mux3~7_combout\ : std_logic;
SIGNAL \mux_md_breg|result[28]~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][28]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][28]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][28]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][28]~regout\ : std_logic;
SIGNAL \b_regis|Mux35~0_combout\ : std_logic;
SIGNAL \b_regis|Mux35~1_combout\ : std_logic;
SIGNAL \b_regis|Mux35~4_combout\ : std_logic;
SIGNAL \b_regis|Mux35~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][28]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][28]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][28]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][28]~regout\ : std_logic;
SIGNAL \b_regis|Mux35~2_combout\ : std_logic;
SIGNAL \b_regis|Mux35~3_combout\ : std_logic;
SIGNAL \b_regis|Mux35~6_combout\ : std_logic;
SIGNAL \b_regis|Mux35~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][28]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][28]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][28]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][28]~regout\ : std_logic;
SIGNAL \b_regis|Mux35~10_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][28]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][28]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][28]~regout\ : std_logic;
SIGNAL \b_regis|Mux35~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][28]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][28]~regout\ : std_logic;
SIGNAL \b_regis|Mux35~14_combout\ : std_logic;
SIGNAL \b_regis|Mux35~15_combout\ : std_logic;
SIGNAL \b_regis|Mux35~12_combout\ : std_logic;
SIGNAL \b_regis|Mux35~13_combout\ : std_logic;
SIGNAL \b_regis|Mux35~16_combout\ : std_logic;
SIGNAL \b_regis|Mux35~19_combout\ : std_logic;
SIGNAL \b_regis|Mux35~20_combout\ : std_logic;
SIGNAL \alu|Mux4~2_combout\ : std_logic;
SIGNAL \alu|Mux5~7_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][3]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][3]~regout\ : std_logic;
SIGNAL \b_regis|Mux28~7_combout\ : std_logic;
SIGNAL \b_regis|Mux28~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][3]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][3]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][3]~regout\ : std_logic;
SIGNAL \b_regis|Mux28~2_combout\ : std_logic;
SIGNAL \b_regis|Mux28~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][3]~regout\ : std_logic;
SIGNAL \b_regis|Mux28~4_combout\ : std_logic;
SIGNAL \b_regis|Mux28~5_combout\ : std_logic;
SIGNAL \b_regis|Mux28~6_combout\ : std_logic;
SIGNAL \b_regis|Mux28~9_combout\ : std_logic;
SIGNAL \alu|Mux5~16_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~115_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~112_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~116_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \alu|Mux4~3_combout\ : std_logic;
SIGNAL \alu|Mux4~4_combout\ : std_logic;
SIGNAL \alu|tmp[27]~54_combout\ : std_logic;
SIGNAL \alu|Mux4~10_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][27]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][27]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][27]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][27]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][27]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][27]~regout\ : std_logic;
SIGNAL \b_regis|Mux4~10_combout\ : std_logic;
SIGNAL \b_regis|Mux4~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][27]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][27]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][27]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][27]~regout\ : std_logic;
SIGNAL \b_regis|Mux4~17_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][27]~regout\ : std_logic;
SIGNAL \b_regis|Mux4~18_combout\ : std_logic;
SIGNAL \b_regis|Mux4~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][27]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][27]~regout\ : std_logic;
SIGNAL \b_regis|Mux4~7_combout\ : std_logic;
SIGNAL \b_regis|Mux4~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][27]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][27]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][27]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][27]~regout\ : std_logic;
SIGNAL \b_regis|Mux4~2_combout\ : std_logic;
SIGNAL \b_regis|Mux4~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][27]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][27]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][27]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][27]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][27]~regout\ : std_logic;
SIGNAL \b_regis|Mux4~4_combout\ : std_logic;
SIGNAL \b_regis|Mux4~5_combout\ : std_logic;
SIGNAL \b_regis|Mux4~6_combout\ : std_logic;
SIGNAL \b_regis|Mux4~9_combout\ : std_logic;
SIGNAL \b_regis|Mux4~20_combout\ : std_logic;
SIGNAL \alu|Mux4~5_combout\ : std_logic;
SIGNAL \alu|Add1~54_combout\ : std_logic;
SIGNAL \alu|Mux4~6_combout\ : std_logic;
SIGNAL \alu|Mux4~7_combout\ : std_logic;
SIGNAL \alu|Mux4~8_combout\ : std_logic;
SIGNAL \alu|Mux4~9_combout\ : std_logic;
SIGNAL \mux_md_breg|result[27]~7_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][27]~regout\ : std_logic;
SIGNAL \b_regis|Mux36~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][27]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][27]~regout\ : std_logic;
SIGNAL \b_regis|Mux36~2_combout\ : std_logic;
SIGNAL \b_regis|Mux36~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][27]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][27]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][27]~regout\ : std_logic;
SIGNAL \b_regis|Mux36~4_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][27]~regout\ : std_logic;
SIGNAL \b_regis|Mux36~5_combout\ : std_logic;
SIGNAL \b_regis|Mux36~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][27]~regout\ : std_logic;
SIGNAL \b_regis|Mux36~0_combout\ : std_logic;
SIGNAL \b_regis|Mux36~1_combout\ : std_logic;
SIGNAL \b_regis|Mux36~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][27]~regout\ : std_logic;
SIGNAL \b_regis|Mux36~14_combout\ : std_logic;
SIGNAL \b_regis|Mux36~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][27]~regout\ : std_logic;
SIGNAL \b_regis|Mux36~12_combout\ : std_logic;
SIGNAL \b_regis|Mux36~13_combout\ : std_logic;
SIGNAL \b_regis|Mux36~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][27]~regout\ : std_logic;
SIGNAL \b_regis|Mux36~17_combout\ : std_logic;
SIGNAL \b_regis|Mux36~18_combout\ : std_logic;
SIGNAL \b_regis|Mux36~19_combout\ : std_logic;
SIGNAL \b_regis|Mux36~20_combout\ : std_logic;
SIGNAL \alu|Mux5~8_combout\ : std_logic;
SIGNAL \alu|saida~18_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~113_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~123_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~125_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \alu|Mux5~9_combout\ : std_logic;
SIGNAL \alu|Mux5~10_combout\ : std_logic;
SIGNAL \alu|tmp[26]~52_combout\ : std_logic;
SIGNAL \alu|Mux5~17_combout\ : std_logic;
SIGNAL \alu|Mux5~11_combout\ : std_logic;
SIGNAL \alu|Add1~52_combout\ : std_logic;
SIGNAL \alu|Mux5~12_combout\ : std_logic;
SIGNAL \alu|Mux5~13_combout\ : std_logic;
SIGNAL \alu|Mux5~14_combout\ : std_logic;
SIGNAL \alu|Mux5~15_combout\ : std_logic;
SIGNAL \mux_md_breg|result[26]~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][26]~regout\ : std_logic;
SIGNAL \b_regis|Mux37~17_combout\ : std_logic;
SIGNAL \b_regis|Mux37~18_combout\ : std_logic;
SIGNAL \b_regis|Mux37~10_combout\ : std_logic;
SIGNAL \b_regis|Mux37~11_combout\ : std_logic;
SIGNAL \b_regis|Mux37~19_combout\ : std_logic;
SIGNAL \b_regis|Mux37~20_combout\ : std_logic;
SIGNAL \alu|Mux6~2_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~103_combout\ : std_logic;
SIGNAL \alu|Add1~50_combout\ : std_logic;
SIGNAL \alu|Mux6~6_combout\ : std_logic;
SIGNAL \alu|Mux6~7_combout\ : std_logic;
SIGNAL \imm|Mux6~0_combout\ : std_logic;
SIGNAL \imm|Mux6~1_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~123_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~120_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~121_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~108_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~109_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~122_combout\ : std_logic;
SIGNAL \alu|Mux5~6_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \alu|Mux6~3_combout\ : std_logic;
SIGNAL \alu|Mux6~4_combout\ : std_logic;
SIGNAL \alu|Mux6~8_combout\ : std_logic;
SIGNAL \alu|Mux6~9_combout\ : std_logic;
SIGNAL \mux_md_breg|result[25]~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][25]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][25]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][25]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][25]~regout\ : std_logic;
SIGNAL \b_regis|Mux38~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][25]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][25]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][25]~regout\ : std_logic;
SIGNAL \b_regis|Mux38~10_combout\ : std_logic;
SIGNAL \b_regis|Mux38~11_combout\ : std_logic;
SIGNAL \b_regis|Mux38~14_combout\ : std_logic;
SIGNAL \b_regis|Mux38~15_combout\ : std_logic;
SIGNAL \b_regis|Mux38~16_combout\ : std_logic;
SIGNAL \b_regis|Mux38~19_combout\ : std_logic;
SIGNAL \b_regis|Mux38~7_combout\ : std_logic;
SIGNAL \b_regis|Mux38~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][25]~regout\ : std_logic;
SIGNAL \b_regis|Mux38~2_combout\ : std_logic;
SIGNAL \b_regis|Mux38~3_combout\ : std_logic;
SIGNAL \b_regis|Mux38~4_combout\ : std_logic;
SIGNAL \b_regis|Mux38~5_combout\ : std_logic;
SIGNAL \b_regis|Mux38~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][25]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][25]~regout\ : std_logic;
SIGNAL \b_regis|Mux38~0_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][25]~regout\ : std_logic;
SIGNAL \b_regis|Mux38~1_combout\ : std_logic;
SIGNAL \b_regis|Mux38~9_combout\ : std_logic;
SIGNAL \b_regis|Mux38~20_combout\ : std_logic;
SIGNAL \alu|tmp[22]~44_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~26_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~93_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~94_combout\ : std_logic;
SIGNAL \alu|Mux9~2_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~95_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~96_combout\ : std_logic;
SIGNAL \alu|Add1~44_combout\ : std_logic;
SIGNAL \alu|Mux9~4_combout\ : std_logic;
SIGNAL \alu|Mux9~5_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~114_combout\ : std_logic;
SIGNAL \alu|saida~14_combout\ : std_logic;
SIGNAL \alu|Mux11~20_combout\ : std_logic;
SIGNAL \alu|Mux9~0_combout\ : std_logic;
SIGNAL \alu|Mux9~1_combout\ : std_logic;
SIGNAL \alu|Mux9~6_combout\ : std_logic;
SIGNAL \alu|Mux9~7_combout\ : std_logic;
SIGNAL \mux_md_breg|result[22]~12_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][22]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][22]~regout\ : std_logic;
SIGNAL \b_regis|Mux41~17_combout\ : std_logic;
SIGNAL \b_regis|Mux41~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][22]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][22]~regout\ : std_logic;
SIGNAL \b_regis|Mux41~10_combout\ : std_logic;
SIGNAL \b_regis|Mux41~11_combout\ : std_logic;
SIGNAL \b_regis|Mux41~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][22]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][22]~regout\ : std_logic;
SIGNAL \b_regis|Mux41~12_combout\ : std_logic;
SIGNAL \b_regis|Mux41~13_combout\ : std_logic;
SIGNAL \b_regis|Mux41~16_combout\ : std_logic;
SIGNAL \b_regis|Mux41~19_combout\ : std_logic;
SIGNAL \b_regis|Mux41~0_combout\ : std_logic;
SIGNAL \b_regis|Mux41~1_combout\ : std_logic;
SIGNAL \b_regis|Mux41~4_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][22]~regout\ : std_logic;
SIGNAL \b_regis|Mux41~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][22]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][22]~regout\ : std_logic;
SIGNAL \b_regis|Mux41~2_combout\ : std_logic;
SIGNAL \b_regis|Mux41~3_combout\ : std_logic;
SIGNAL \b_regis|Mux41~6_combout\ : std_logic;
SIGNAL \b_regis|Mux41~7_combout\ : std_logic;
SIGNAL \b_regis|Mux41~8_combout\ : std_logic;
SIGNAL \b_regis|Mux41~9_combout\ : std_logic;
SIGNAL \b_regis|Mux41~20_combout\ : std_logic;
SIGNAL \alu|Mux11~8_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~110_combout\ : std_logic;
SIGNAL \alu|saida~13_combout\ : std_logic;
SIGNAL \alu|Mux10~0_combout\ : std_logic;
SIGNAL \alu|Mux10~1_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~89_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~120_combout\ : std_logic;
SIGNAL \alu|Mux10~2_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~90_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~92_combout\ : std_logic;
SIGNAL \alu|Add1~42_combout\ : std_logic;
SIGNAL \alu|Mux10~4_combout\ : std_logic;
SIGNAL \alu|Mux10~5_combout\ : std_logic;
SIGNAL \alu|Mux10~6_combout\ : std_logic;
SIGNAL \alu|Mux10~7_combout\ : std_logic;
SIGNAL \mux_md_breg|result[21]~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][21]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][21]~regout\ : std_logic;
SIGNAL \b_regis|Mux42~17_combout\ : std_logic;
SIGNAL \b_regis|Mux42~18_combout\ : std_logic;
SIGNAL \b_regis|Mux42~10_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][21]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][21]~regout\ : std_logic;
SIGNAL \b_regis|Mux42~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][21]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][21]~regout\ : std_logic;
SIGNAL \b_regis|Mux42~12_combout\ : std_logic;
SIGNAL \b_regis|Mux42~13_combout\ : std_logic;
SIGNAL \b_regis|Mux42~15_combout\ : std_logic;
SIGNAL \b_regis|Mux42~16_combout\ : std_logic;
SIGNAL \b_regis|Mux42~19_combout\ : std_logic;
SIGNAL \b_regis|Mux42~8_combout\ : std_logic;
SIGNAL \b_regis|Mux42~0_combout\ : std_logic;
SIGNAL \b_regis|Mux42~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][21]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][21]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][21]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][21]~regout\ : std_logic;
SIGNAL \b_regis|Mux42~2_combout\ : std_logic;
SIGNAL \b_regis|Mux42~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][21]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][21]~regout\ : std_logic;
SIGNAL \b_regis|Mux42~4_combout\ : std_logic;
SIGNAL \b_regis|Mux42~5_combout\ : std_logic;
SIGNAL \b_regis|Mux42~6_combout\ : std_logic;
SIGNAL \b_regis|Mux42~9_combout\ : std_logic;
SIGNAL \b_regis|Mux42~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][20]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][20]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][20]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][20]~regout\ : std_logic;
SIGNAL \b_regis|Mux11~17_combout\ : std_logic;
SIGNAL \b_regis|Mux11~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][20]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][20]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][20]~regout\ : std_logic;
SIGNAL \b_regis|Mux11~10_combout\ : std_logic;
SIGNAL \b_regis|Mux11~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][20]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][20]~regout\ : std_logic;
SIGNAL \b_regis|Mux11~14_combout\ : std_logic;
SIGNAL \b_regis|Mux11~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][20]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][20]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][20]~regout\ : std_logic;
SIGNAL \b_regis|Mux11~12_combout\ : std_logic;
SIGNAL \b_regis|Mux11~13_combout\ : std_logic;
SIGNAL \b_regis|Mux11~16_combout\ : std_logic;
SIGNAL \b_regis|Mux11~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][20]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][20]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][20]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][20]~regout\ : std_logic;
SIGNAL \b_regis|Mux11~0_combout\ : std_logic;
SIGNAL \b_regis|Mux11~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][20]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][20]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][20]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][20]~regout\ : std_logic;
SIGNAL \b_regis|Mux11~2_combout\ : std_logic;
SIGNAL \b_regis|Mux11~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][20]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][20]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][20]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][20]~regout\ : std_logic;
SIGNAL \b_regis|Mux11~4_combout\ : std_logic;
SIGNAL \b_regis|Mux11~5_combout\ : std_logic;
SIGNAL \b_regis|Mux11~6_combout\ : std_logic;
SIGNAL \b_regis|Mux11~9_combout\ : std_logic;
SIGNAL \b_regis|Mux11~20_combout\ : std_logic;
SIGNAL \alu|saida~12_combout\ : std_logic;
SIGNAL \alu|Mux11~12_combout\ : std_logic;
SIGNAL \alu|Mux11~13_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~54_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~55_combout\ : std_logic;
SIGNAL \alu|Mux11~14_combout\ : std_logic;
SIGNAL \alu|Mux11~15_combout\ : std_logic;
SIGNAL \alu|Add1~40_combout\ : std_logic;
SIGNAL \alu|Mux11~16_combout\ : std_logic;
SIGNAL \alu|Mux11~17_combout\ : std_logic;
SIGNAL \alu|Mux11~18_combout\ : std_logic;
SIGNAL \alu|Mux11~19_combout\ : std_logic;
SIGNAL \mux_md_breg|result[20]~14_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][20]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][20]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][20]~regout\ : std_logic;
SIGNAL \b_regis|Mux43~10_combout\ : std_logic;
SIGNAL \b_regis|Mux43~11_combout\ : std_logic;
SIGNAL \b_regis|Mux43~15_combout\ : std_logic;
SIGNAL \b_regis|Mux43~12_combout\ : std_logic;
SIGNAL \b_regis|Mux43~13_combout\ : std_logic;
SIGNAL \b_regis|Mux43~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][20]~regout\ : std_logic;
SIGNAL \b_regis|Mux43~17_combout\ : std_logic;
SIGNAL \b_regis|Mux43~18_combout\ : std_logic;
SIGNAL \b_regis|Mux43~19_combout\ : std_logic;
SIGNAL \b_regis|Mux43~20_combout\ : std_logic;
SIGNAL \alu|tmp[19]~38_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \alu|Mux12~0_combout\ : std_logic;
SIGNAL \alu|Mux12~1_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~83_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~115_combout\ : std_logic;
SIGNAL \alu|Add1~38_combout\ : std_logic;
SIGNAL \alu|Mux12~4_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~45_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~52_combout\ : std_logic;
SIGNAL \alu|Mux12~2_combout\ : std_logic;
SIGNAL \alu|Mux12~5_combout\ : std_logic;
SIGNAL \alu|Mux12~6_combout\ : std_logic;
SIGNAL \alu|Mux12~7_combout\ : std_logic;
SIGNAL \mux_md_breg|result[19]~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][19]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][19]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][19]~regout\ : std_logic;
SIGNAL \b_regis|Mux44~17_combout\ : std_logic;
SIGNAL \b_regis|Mux44~18_combout\ : std_logic;
SIGNAL \b_regis|Mux44~14_combout\ : std_logic;
SIGNAL \b_regis|Mux44~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][19]~regout\ : std_logic;
SIGNAL \b_regis|Mux44~13_combout\ : std_logic;
SIGNAL \b_regis|Mux44~16_combout\ : std_logic;
SIGNAL \b_regis|Mux44~19_combout\ : std_logic;
SIGNAL \b_regis|Mux44~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][19]~regout\ : std_logic;
SIGNAL \b_regis|Mux44~4_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][19]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][19]~regout\ : std_logic;
SIGNAL \b_regis|Mux44~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][19]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][19]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][19]~regout\ : std_logic;
SIGNAL \b_regis|Mux44~2_combout\ : std_logic;
SIGNAL \b_regis|Mux44~3_combout\ : std_logic;
SIGNAL \b_regis|Mux44~6_combout\ : std_logic;
SIGNAL \b_regis|Mux44~0_combout\ : std_logic;
SIGNAL \b_regis|Mux44~1_combout\ : std_logic;
SIGNAL \b_regis|Mux44~9_combout\ : std_logic;
SIGNAL \b_regis|Mux44~20_combout\ : std_logic;
SIGNAL \alu|tmp[23]~46_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \alu|Mux8~0_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~117_combout\ : std_logic;
SIGNAL \alu|Mux8~1_combout\ : std_logic;
SIGNAL \alu|Mux8~2_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~100_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~101_combout\ : std_logic;
SIGNAL \alu|Add1~46_combout\ : std_logic;
SIGNAL \alu|Mux8~4_combout\ : std_logic;
SIGNAL \alu|Mux8~5_combout\ : std_logic;
SIGNAL \alu|Mux8~6_combout\ : std_logic;
SIGNAL \alu|Mux8~7_combout\ : std_logic;
SIGNAL \mux_md_breg|result[23]~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][23]~regout\ : std_logic;
SIGNAL \b_regis|Mux40~0_combout\ : std_logic;
SIGNAL \b_regis|Mux40~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][23]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][23]~regout\ : std_logic;
SIGNAL \b_regis|Mux40~2_combout\ : std_logic;
SIGNAL \b_regis|Mux40~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][23]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][23]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][23]~regout\ : std_logic;
SIGNAL \b_regis|Mux40~4_combout\ : std_logic;
SIGNAL \b_regis|Mux40~5_combout\ : std_logic;
SIGNAL \b_regis|Mux40~6_combout\ : std_logic;
SIGNAL \b_regis|Mux40~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][23]~regout\ : std_logic;
SIGNAL \b_regis|Mux40~10_combout\ : std_logic;
SIGNAL \b_regis|Mux40~11_combout\ : std_logic;
SIGNAL \b_regis|Mux40~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][23]~regout\ : std_logic;
SIGNAL \b_regis|Mux40~14_combout\ : std_logic;
SIGNAL \b_regis|Mux40~15_combout\ : std_logic;
SIGNAL \b_regis|Mux40~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][23]~regout\ : std_logic;
SIGNAL \b_regis|Mux40~17_combout\ : std_logic;
SIGNAL \b_regis|Mux40~18_combout\ : std_logic;
SIGNAL \b_regis|Mux40~19_combout\ : std_logic;
SIGNAL \b_regis|Mux40~20_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[23]~10_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~64_combout\ : std_logic;
SIGNAL \alu|Mux22~15_combout\ : std_logic;
SIGNAL \alu|Mux22~4_combout\ : std_logic;
SIGNAL \alu|tmp[9]~18_combout\ : std_logic;
SIGNAL \alu|Mux22~7_combout\ : std_logic;
SIGNAL \alu|Mux22~10_combout\ : std_logic;
SIGNAL \alu|Mux22~11_combout\ : std_logic;
SIGNAL \alu|Mux22~12_combout\ : std_logic;
SIGNAL \alu|Add1~18_combout\ : std_logic;
SIGNAL \alu|Mux22~6_combout\ : std_logic;
SIGNAL \alu|Mux22~8_combout\ : std_logic;
SIGNAL \alu|Mux22~9_combout\ : std_logic;
SIGNAL \alu|Mux22~13_combout\ : std_logic;
SIGNAL \alu|Mux22~14_combout\ : std_logic;
SIGNAL \alu|Mux22~16_combout\ : std_logic;
SIGNAL \mux_md_breg|result[8]~26_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][8]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][8]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][8]~regout\ : std_logic;
SIGNAL \b_regis|Mux23~7_combout\ : std_logic;
SIGNAL \b_regis|Mux23~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][8]~regout\ : std_logic;
SIGNAL \b_regis|Mux23~0_combout\ : std_logic;
SIGNAL \b_regis|Mux23~1_combout\ : std_logic;
SIGNAL \b_regis|Mux23~4_combout\ : std_logic;
SIGNAL \b_regis|Mux23~5_combout\ : std_logic;
SIGNAL \b_regis|Mux23~2_combout\ : std_logic;
SIGNAL \b_regis|Mux23~3_combout\ : std_logic;
SIGNAL \b_regis|Mux23~6_combout\ : std_logic;
SIGNAL \b_regis|Mux23~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][8]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][8]~regout\ : std_logic;
SIGNAL \b_regis|Mux23~10_combout\ : std_logic;
SIGNAL \b_regis|Mux23~11_combout\ : std_logic;
SIGNAL \b_regis|Mux23~12_combout\ : std_logic;
SIGNAL \b_regis|Mux23~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][8]~regout\ : std_logic;
SIGNAL \b_regis|Mux23~14_combout\ : std_logic;
SIGNAL \b_regis|Mux23~15_combout\ : std_logic;
SIGNAL \b_regis|Mux23~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][8]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][8]~regout\ : std_logic;
SIGNAL \b_regis|Mux23~17_combout\ : std_logic;
SIGNAL \b_regis|Mux23~18_combout\ : std_logic;
SIGNAL \b_regis|Mux23~19_combout\ : std_logic;
SIGNAL \b_regis|Mux23~20_combout\ : std_logic;
SIGNAL \alu|Mux23~2_combout\ : std_logic;
SIGNAL \alu|Add1~16_combout\ : std_logic;
SIGNAL \alu|Mux23~3_combout\ : std_logic;
SIGNAL \alu|tmp[8]~16_combout\ : std_logic;
SIGNAL \alu|Mux23~4_combout\ : std_logic;
SIGNAL \alu|Mux23~5_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~143_combout\ : std_logic;
SIGNAL \alu|Mux23~8_combout\ : std_logic;
SIGNAL \alu|Mux23~6_combout\ : std_logic;
SIGNAL \alu|Mux23~10_combout\ : std_logic;
SIGNAL \alu|Mux23~11_combout\ : std_logic;
SIGNAL \mux_md_breg|result[3]~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][3]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][3]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][3]~regout\ : std_logic;
SIGNAL \b_regis|Mux28~17_combout\ : std_logic;
SIGNAL \b_regis|Mux28~18_combout\ : std_logic;
SIGNAL \b_regis|Mux28~10_combout\ : std_logic;
SIGNAL \b_regis|Mux28~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][3]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][3]~regout\ : std_logic;
SIGNAL \b_regis|Mux28~12_combout\ : std_logic;
SIGNAL \b_regis|Mux28~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][3]~regout\ : std_logic;
SIGNAL \b_regis|Mux28~14_combout\ : std_logic;
SIGNAL \b_regis|Mux28~15_combout\ : std_logic;
SIGNAL \b_regis|Mux28~16_combout\ : std_logic;
SIGNAL \b_regis|Mux28~19_combout\ : std_logic;
SIGNAL \b_regis|Mux28~20_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~118_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~97_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~98_combout\ : std_logic;
SIGNAL \alu|Mux24~2_combout\ : std_logic;
SIGNAL \alu|Mux24~1_combout\ : std_logic;
SIGNAL \alu|Mux24~3_combout\ : std_logic;
SIGNAL \alu|Mux24~0_combout\ : std_logic;
SIGNAL \alu|tmp[7]~14_combout\ : std_logic;
SIGNAL \alu|Mux24~4_combout\ : std_logic;
SIGNAL \alu|Mux24~5_combout\ : std_logic;
SIGNAL \alu|Add1~14_combout\ : std_logic;
SIGNAL \alu|Mux24~6_combout\ : std_logic;
SIGNAL \alu|Mux24~7_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~37_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~20_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~38_combout\ : std_logic;
SIGNAL \alu|Mux24~9_combout\ : std_logic;
SIGNAL \alu|Mux24~10_combout\ : std_logic;
SIGNAL \alu|Mux24~11_combout\ : std_logic;
SIGNAL \alu|Mux24~12_combout\ : std_logic;
SIGNAL \alu|Mux24~13_combout\ : std_logic;
SIGNAL \alu|Mux2~9_combout\ : std_logic;
SIGNAL \alu|Add1~57\ : std_logic;
SIGNAL \alu|Add1~58_combout\ : std_logic;
SIGNAL \alu|Mux2~10_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~127_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~130_combout\ : std_logic;
SIGNAL \alu|Mux2~5_combout\ : std_logic;
SIGNAL \alu|Mux2~6_combout\ : std_logic;
SIGNAL \alu|saida~21_combout\ : std_logic;
SIGNAL \alu|tmp[28]~57\ : std_logic;
SIGNAL \alu|tmp[29]~58_combout\ : std_logic;
SIGNAL \alu|Mux2~7_combout\ : std_logic;
SIGNAL \alu|Mux2~8_combout\ : std_logic;
SIGNAL \alu|Mux2~11_combout\ : std_logic;
SIGNAL \alu|Mux2~12_combout\ : std_logic;
SIGNAL \mux_md_breg|result[29]~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][29]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][29]~regout\ : std_logic;
SIGNAL \b_regis|Mux2~17_combout\ : std_logic;
SIGNAL \b_regis|Mux2~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][29]~regout\ : std_logic;
SIGNAL \b_regis|Mux2~14_combout\ : std_logic;
SIGNAL \b_regis|Mux2~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][29]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][29]~regout\ : std_logic;
SIGNAL \b_regis|Mux2~12_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][29]~regout\ : std_logic;
SIGNAL \b_regis|Mux2~13_combout\ : std_logic;
SIGNAL \b_regis|Mux2~16_combout\ : std_logic;
SIGNAL \b_regis|Mux2~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][29]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][29]~regout\ : std_logic;
SIGNAL \b_regis|Mux2~0_combout\ : std_logic;
SIGNAL \b_regis|Mux2~1_combout\ : std_logic;
SIGNAL \b_regis|Mux2~7_combout\ : std_logic;
SIGNAL \b_regis|Mux2~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][29]~regout\ : std_logic;
SIGNAL \b_regis|Mux2~4_combout\ : std_logic;
SIGNAL \b_regis|Mux2~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][29]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][29]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][29]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][29]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][29]~regout\ : std_logic;
SIGNAL \b_regis|Mux2~2_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][29]~regout\ : std_logic;
SIGNAL \b_regis|Mux2~3_combout\ : std_logic;
SIGNAL \b_regis|Mux2~6_combout\ : std_logic;
SIGNAL \b_regis|Mux2~9_combout\ : std_logic;
SIGNAL \b_regis|Mux2~20_combout\ : std_logic;
SIGNAL \alu|tmp[29]~59\ : std_logic;
SIGNAL \alu|tmp[30]~60_combout\ : std_logic;
SIGNAL \alu|Mux31~17_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~129_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~132_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~133_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~134_combout\ : std_logic;
SIGNAL \alu|Mux1~5_combout\ : std_logic;
SIGNAL \alu|Mux1~6_combout\ : std_logic;
SIGNAL \alu|Mux1~7_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~108_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~124_combout\ : std_logic;
SIGNAL \alu|Mux1~2_combout\ : std_logic;
SIGNAL \alu|Add1~59\ : std_logic;
SIGNAL \alu|Add1~60_combout\ : std_logic;
SIGNAL \alu|Mux1~3_combout\ : std_logic;
SIGNAL \alu|Mux1~4_combout\ : std_logic;
SIGNAL \alu|Mux1~8_combout\ : std_logic;
SIGNAL \mux_md_breg|result[30]~4_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][30]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][30]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][30]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][30]~regout\ : std_logic;
SIGNAL \b_regis|Mux33~17_combout\ : std_logic;
SIGNAL \b_regis|Mux33~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][30]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][30]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][30]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][30]~regout\ : std_logic;
SIGNAL \b_regis|Mux33~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][30]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][30]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][30]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][30]~regout\ : std_logic;
SIGNAL \b_regis|Mux33~12_combout\ : std_logic;
SIGNAL \b_regis|Mux33~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][30]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][30]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][30]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][30]~regout\ : std_logic;
SIGNAL \b_regis|Mux33~14_combout\ : std_logic;
SIGNAL \b_regis|Mux33~15_combout\ : std_logic;
SIGNAL \b_regis|Mux33~16_combout\ : std_logic;
SIGNAL \b_regis|Mux33~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][30]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][30]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][30]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][30]~regout\ : std_logic;
SIGNAL \b_regis|Mux33~7_combout\ : std_logic;
SIGNAL \b_regis|Mux33~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][30]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][30]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][30]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][30]~regout\ : std_logic;
SIGNAL \b_regis|Mux33~4_combout\ : std_logic;
SIGNAL \b_regis|Mux33~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][30]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][30]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][30]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][30]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][30]~regout\ : std_logic;
SIGNAL \b_regis|Mux33~2_combout\ : std_logic;
SIGNAL \b_regis|Mux33~3_combout\ : std_logic;
SIGNAL \b_regis|Mux33~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][30]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][30]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][30]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][30]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][30]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][30]~regout\ : std_logic;
SIGNAL \b_regis|Mux33~0_combout\ : std_logic;
SIGNAL \b_regis|Mux33~1_combout\ : std_logic;
SIGNAL \b_regis|Mux33~9_combout\ : std_logic;
SIGNAL \b_regis|Mux33~20_combout\ : std_logic;
SIGNAL \imm|Mux1~0_combout\ : std_logic;
SIGNAL \imm|Mux1~1_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[30]~3_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~78_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~57_combout\ : std_logic;
SIGNAL \alu|Mux25~2_combout\ : std_logic;
SIGNAL \alu|Mux25~14_combout\ : std_logic;
SIGNAL \alu|Mux25~3_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~19_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~21_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \alu|Mux25~8_combout\ : std_logic;
SIGNAL \alu|Mux25~5_combout\ : std_logic;
SIGNAL \alu|Add1~12_combout\ : std_logic;
SIGNAL \alu|Mux25~6_combout\ : std_logic;
SIGNAL \alu|Mux25~7_combout\ : std_logic;
SIGNAL \alu|Mux25~9_combout\ : std_logic;
SIGNAL \alu|Mux25~10_combout\ : std_logic;
SIGNAL \alu|Mux25~11_combout\ : std_logic;
SIGNAL \alu|Mux25~12_combout\ : std_logic;
SIGNAL \alu|Mux25~13_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~52_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~12_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~53_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~54_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~55_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~56_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~59_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~60_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~61_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~62_combout\ : std_logic;
SIGNAL \alu|Mux14~0_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~18_combout\ : std_logic;
SIGNAL \alu|tmp[1]~2_combout\ : std_logic;
SIGNAL \alu|Mux30~0_combout\ : std_logic;
SIGNAL \alu|Mux30~1_combout\ : std_logic;
SIGNAL \alu|Mux30~2_combout\ : std_logic;
SIGNAL \alu|Mux30~3_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~76_combout\ : std_logic;
SIGNAL \alu|Mux30~4_combout\ : std_logic;
SIGNAL \alu|Mux30~5_combout\ : std_logic;
SIGNAL \alu|Mux30~6_combout\ : std_logic;
SIGNAL \mux_md_breg|result[1]~30_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][1]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][1]~regout\ : std_logic;
SIGNAL \b_regis|Mux30~7_combout\ : std_logic;
SIGNAL \b_regis|Mux30~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][1]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][1]~regout\ : std_logic;
SIGNAL \b_regis|Mux30~2_combout\ : std_logic;
SIGNAL \b_regis|Mux30~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][1]~regout\ : std_logic;
SIGNAL \b_regis|Mux30~4_combout\ : std_logic;
SIGNAL \b_regis|Mux30~5_combout\ : std_logic;
SIGNAL \b_regis|Mux30~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][1]~regout\ : std_logic;
SIGNAL \b_regis|Mux30~0_combout\ : std_logic;
SIGNAL \b_regis|Mux30~1_combout\ : std_logic;
SIGNAL \b_regis|Mux30~9_combout\ : std_logic;
SIGNAL \b_regis|Mux30~20_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~69_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~56_combout\ : std_logic;
SIGNAL \alu|Mux26~2_combout\ : std_logic;
SIGNAL \alu|Mux26~14_combout\ : std_logic;
SIGNAL \alu|tmp[5]~10_combout\ : std_logic;
SIGNAL \alu|Mux26~4_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~142_combout\ : std_logic;
SIGNAL \alu|Mux26~8_combout\ : std_logic;
SIGNAL \alu|Mux26~9_combout\ : std_logic;
SIGNAL \alu|Mux26~10_combout\ : std_logic;
SIGNAL \alu|Mux26~11_combout\ : std_logic;
SIGNAL \alu|Mux26~12_combout\ : std_logic;
SIGNAL \alu|Mux26~13_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~102_combout\ : std_logic;
SIGNAL \alu|Mux7~2_combout\ : std_logic;
SIGNAL \alu|Mux7~3_combout\ : std_logic;
SIGNAL \alu|Mux7~4_combout\ : std_logic;
SIGNAL \alu|saida~16_combout\ : std_logic;
SIGNAL \alu|tmp[24]~48_combout\ : std_logic;
SIGNAL \alu|Mux7~10_combout\ : std_logic;
SIGNAL \alu|Mux7~5_combout\ : std_logic;
SIGNAL \alu|Add1~48_combout\ : std_logic;
SIGNAL \alu|Mux7~6_combout\ : std_logic;
SIGNAL \alu|Mux7~7_combout\ : std_logic;
SIGNAL \alu|Mux7~8_combout\ : std_logic;
SIGNAL \alu|Mux7~9_combout\ : std_logic;
SIGNAL \mux_md_breg|result[24]~10_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][24]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][24]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][24]~regout\ : std_logic;
SIGNAL \b_regis|Mux7~17_combout\ : std_logic;
SIGNAL \b_regis|Mux7~18_combout\ : std_logic;
SIGNAL \b_regis|Mux7~14_combout\ : std_logic;
SIGNAL \b_regis|Mux7~15_combout\ : std_logic;
SIGNAL \b_regis|Mux7~12_combout\ : std_logic;
SIGNAL \b_regis|Mux7~13_combout\ : std_logic;
SIGNAL \b_regis|Mux7~16_combout\ : std_logic;
SIGNAL \b_regis|Mux7~19_combout\ : std_logic;
SIGNAL \b_regis|Mux7~0_combout\ : std_logic;
SIGNAL \b_regis|Mux7~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][24]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][24]~regout\ : std_logic;
SIGNAL \b_regis|Mux7~7_combout\ : std_logic;
SIGNAL \b_regis|Mux7~8_combout\ : std_logic;
SIGNAL \b_regis|Mux7~4_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][24]~regout\ : std_logic;
SIGNAL \b_regis|Mux7~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][24]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][24]~regout\ : std_logic;
SIGNAL \b_regis|Mux7~2_combout\ : std_logic;
SIGNAL \b_regis|Mux7~3_combout\ : std_logic;
SIGNAL \b_regis|Mux7~6_combout\ : std_logic;
SIGNAL \b_regis|Mux7~9_combout\ : std_logic;
SIGNAL \b_regis|Mux7~20_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \b_regis|Mux1~0_combout\ : std_logic;
SIGNAL \b_regis|Mux1~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][30]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][30]~regout\ : std_logic;
SIGNAL \b_regis|Mux1~7_combout\ : std_logic;
SIGNAL \b_regis|Mux1~8_combout\ : std_logic;
SIGNAL \b_regis|Mux1~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][30]~regout\ : std_logic;
SIGNAL \b_regis|Mux1~14_combout\ : std_logic;
SIGNAL \b_regis|Mux1~15_combout\ : std_logic;
SIGNAL \b_regis|Mux1~12_combout\ : std_logic;
SIGNAL \b_regis|Mux1~13_combout\ : std_logic;
SIGNAL \b_regis|Mux1~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][30]~regout\ : std_logic;
SIGNAL \b_regis|Mux1~17_combout\ : std_logic;
SIGNAL \b_regis|Mux1~18_combout\ : std_logic;
SIGNAL \b_regis|Mux1~19_combout\ : std_logic;
SIGNAL \b_regis|Mux1~20_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \alu|Mux11~11_combout\ : std_logic;
SIGNAL \alu|tmp[18]~36_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \alu|Mux13~0_combout\ : std_logic;
SIGNAL \alu|Mux13~1_combout\ : std_logic;
SIGNAL \alu|Mux13~2_combout\ : std_logic;
SIGNAL \alu|Mux13~3_combout\ : std_logic;
SIGNAL \alu|Add1~36_combout\ : std_logic;
SIGNAL \alu|Mux13~4_combout\ : std_logic;
SIGNAL \alu|Mux13~5_combout\ : std_logic;
SIGNAL \alu|Mux13~6_combout\ : std_logic;
SIGNAL \alu|Mux13~7_combout\ : std_logic;
SIGNAL \mux_md_breg|result[18]~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][18]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][18]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][18]~regout\ : std_logic;
SIGNAL \b_regis|Mux45~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[4][18]~regout\ : std_logic;
SIGNAL \b_regis|Mux45~14_combout\ : std_logic;
SIGNAL \b_regis|Mux45~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][18]~regout\ : std_logic;
SIGNAL \b_regis|Mux45~12_combout\ : std_logic;
SIGNAL \b_regis|Mux45~13_combout\ : std_logic;
SIGNAL \b_regis|Mux45~16_combout\ : std_logic;
SIGNAL \b_regis|Mux45~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][18]~regout\ : std_logic;
SIGNAL \b_regis|Mux45~0_combout\ : std_logic;
SIGNAL \b_regis|Mux45~1_combout\ : std_logic;
SIGNAL \b_regis|Mux45~7_combout\ : std_logic;
SIGNAL \b_regis|Mux45~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][18]~regout\ : std_logic;
SIGNAL \b_regis|Mux45~2_combout\ : std_logic;
SIGNAL \b_regis|Mux45~3_combout\ : std_logic;
SIGNAL \b_regis|Mux45~4_combout\ : std_logic;
SIGNAL \b_regis|Mux45~5_combout\ : std_logic;
SIGNAL \b_regis|Mux45~6_combout\ : std_logic;
SIGNAL \b_regis|Mux45~9_combout\ : std_logic;
SIGNAL \b_regis|Mux45~20_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~135_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~126_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~128_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~137_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~138_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \alu|Mux31~18_combout\ : std_logic;
SIGNAL \alu|Mux31~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][31]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][31]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][31]~regout\ : std_logic;
SIGNAL \b_regis|Mux0~4_combout\ : std_logic;
SIGNAL \b_regis|Mux0~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][31]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][31]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][31]~regout\ : std_logic;
SIGNAL \b_regis|Mux0~2_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][31]~regout\ : std_logic;
SIGNAL \b_regis|Mux0~3_combout\ : std_logic;
SIGNAL \b_regis|Mux0~6_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[31][31]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][31]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][31]~regout\ : std_logic;
SIGNAL \b_regis|Mux0~7_combout\ : std_logic;
SIGNAL \b_regis|Mux0~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][31]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][31]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][31]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][31]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][31]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][31]~regout\ : std_logic;
SIGNAL \b_regis|Mux0~0_combout\ : std_logic;
SIGNAL \b_regis|Mux0~1_combout\ : std_logic;
SIGNAL \b_regis|Mux0~9_combout\ : std_logic;
SIGNAL \b_regis|Mux0~20_combout\ : std_logic;
SIGNAL \alu|tmp[30]~61\ : std_logic;
SIGNAL \alu|tmp[31]~62_combout\ : std_logic;
SIGNAL \alu|Mux31~23_combout\ : std_logic;
SIGNAL \alu|Mux31~21_combout\ : std_logic;
SIGNAL \alu|Mux31~8_combout\ : std_logic;
SIGNAL \alu|Add1~61\ : std_logic;
SIGNAL \alu|Add1~62_combout\ : std_logic;
SIGNAL \alu|Mux31~20_combout\ : std_logic;
SIGNAL \alu|Mux0~1_combout\ : std_logic;
SIGNAL \alu|Mux0~2_combout\ : std_logic;
SIGNAL \alu|Mux0~3_combout\ : std_logic;
SIGNAL \mux_md_breg|result[31]~31_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][31]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][31]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][31]~regout\ : std_logic;
SIGNAL \b_regis|Mux32~12_combout\ : std_logic;
SIGNAL \b_regis|Mux32~13_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][31]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][31]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][31]~regout\ : std_logic;
SIGNAL \b_regis|Mux32~14_combout\ : std_logic;
SIGNAL \b_regis|Mux32~15_combout\ : std_logic;
SIGNAL \b_regis|Mux32~16_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][31]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][31]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[9][31]~regout\ : std_logic;
SIGNAL \b_regis|Mux32~17_combout\ : std_logic;
SIGNAL \b_regis|Mux32~18_combout\ : std_logic;
SIGNAL \b_regis|Mux32~19_combout\ : std_logic;
SIGNAL \b_regis|Mux32~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][31]~regout\ : std_logic;
SIGNAL \b_regis|Mux32~0_combout\ : std_logic;
SIGNAL \b_regis|Mux32~1_combout\ : std_logic;
SIGNAL \b_regis|Mux32~4_combout\ : std_logic;
SIGNAL \b_regis|Mux32~5_combout\ : std_logic;
SIGNAL \b_regis|Mux32~6_combout\ : std_logic;
SIGNAL \b_regis|Mux32~9_combout\ : std_logic;
SIGNAL \b_regis|Mux32~20_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[31]~2_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~11_combout\ : std_logic;
SIGNAL \alu|Mux27~0_combout\ : std_logic;
SIGNAL \alu|Mux27~1_combout\ : std_logic;
SIGNAL \alu|Add1~8_combout\ : std_logic;
SIGNAL \alu|Mux27~4_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~87_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~86_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~88_combout\ : std_logic;
SIGNAL \alu|Mux27~5_combout\ : std_logic;
SIGNAL \alu|tmp[4]~8_combout\ : std_logic;
SIGNAL \alu|Mux27~2_combout\ : std_logic;
SIGNAL \alu|saida~4_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~141_combout\ : std_logic;
SIGNAL \alu|Mux27~6_combout\ : std_logic;
SIGNAL \alu|Mux27~7_combout\ : std_logic;
SIGNAL \alu|Mux27~8_combout\ : std_logic;
SIGNAL \alu|Mux27~9_combout\ : std_logic;
SIGNAL \alu|Mux27~10_combout\ : std_logic;
SIGNAL \mux_md_breg|result[6]~28_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][6]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[13][6]~regout\ : std_logic;
SIGNAL \b_regis|Mux57~17_combout\ : std_logic;
SIGNAL \b_regis|Mux57~18_combout\ : std_logic;
SIGNAL \b_regis|Mux57~14_combout\ : std_logic;
SIGNAL \b_regis|Mux57~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][6]~regout\ : std_logic;
SIGNAL \b_regis|Mux57~12_combout\ : std_logic;
SIGNAL \b_regis|Mux57~13_combout\ : std_logic;
SIGNAL \b_regis|Mux57~16_combout\ : std_logic;
SIGNAL \b_regis|Mux57~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][6]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][6]~regout\ : std_logic;
SIGNAL \b_regis|Mux57~7_combout\ : std_logic;
SIGNAL \b_regis|Mux57~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][6]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[26][6]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][6]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][6]~regout\ : std_logic;
SIGNAL \b_regis|Mux57~0_combout\ : std_logic;
SIGNAL \b_regis|Mux57~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][6]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][6]~regout\ : std_logic;
SIGNAL \b_regis|Mux57~2_combout\ : std_logic;
SIGNAL \b_regis|Mux57~3_combout\ : std_logic;
SIGNAL \b_regis|Mux57~4_combout\ : std_logic;
SIGNAL \b_regis|Mux57~5_combout\ : std_logic;
SIGNAL \b_regis|Mux57~6_combout\ : std_logic;
SIGNAL \b_regis|Mux57~9_combout\ : std_logic;
SIGNAL \b_regis|Mux57~20_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[6]~27_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~13_combout\ : std_logic;
SIGNAL \alu|Mux28~13_combout\ : std_logic;
SIGNAL \alu|Mux28~14_combout\ : std_logic;
SIGNAL \alu|tmp[3]~6_combout\ : std_logic;
SIGNAL \alu|Mux28~25_combout\ : std_logic;
SIGNAL \alu|Mux28~15_combout\ : std_logic;
SIGNAL \alu|Mux28~16_combout\ : std_logic;
SIGNAL \alu|Mux28~17_combout\ : std_logic;
SIGNAL \alu|Mux28~18_combout\ : std_logic;
SIGNAL \alu|Mux28~19_combout\ : std_logic;
SIGNAL \alu|Mux28~20_combout\ : std_logic;
SIGNAL \alu|Mux28~21_combout\ : std_logic;
SIGNAL \alu|Mux28~22_combout\ : std_logic;
SIGNAL \mux_md_breg|result[4]~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][4]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][4]~regout\ : std_logic;
SIGNAL \b_regis|Mux59~10_combout\ : std_logic;
SIGNAL \b_regis|Mux59~11_combout\ : std_logic;
SIGNAL \b_regis|Mux59~17_combout\ : std_logic;
SIGNAL \b_regis|Mux59~18_combout\ : std_logic;
SIGNAL \b_regis|Mux59~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][4]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][4]~regout\ : std_logic;
SIGNAL \b_regis|Mux59~12_combout\ : std_logic;
SIGNAL \b_regis|Mux59~13_combout\ : std_logic;
SIGNAL \b_regis|Mux59~16_combout\ : std_logic;
SIGNAL \b_regis|Mux59~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][4]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][4]~regout\ : std_logic;
SIGNAL \b_regis|Mux59~7_combout\ : std_logic;
SIGNAL \b_regis|Mux59~8_combout\ : std_logic;
SIGNAL \b_regis|Mux59~1_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][4]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[29][4]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][4]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][4]~regout\ : std_logic;
SIGNAL \b_regis|Mux59~2_combout\ : std_logic;
SIGNAL \b_regis|Mux59~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[25][4]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][4]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[17][4]~regout\ : std_logic;
SIGNAL \b_regis|Mux59~4_combout\ : std_logic;
SIGNAL \b_regis|Mux59~5_combout\ : std_logic;
SIGNAL \b_regis|Mux59~6_combout\ : std_logic;
SIGNAL \b_regis|Mux59~9_combout\ : std_logic;
SIGNAL \b_regis|Mux59~20_combout\ : std_logic;
SIGNAL \mux_inB_ula|result[4]~29_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~10_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~9_combout\ : std_logic;
SIGNAL \alu|Mux29~3_combout\ : std_logic;
SIGNAL \alu|Mux29~4_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~35_combout\ : std_logic;
SIGNAL \alu|tmp[2]~4_combout\ : std_logic;
SIGNAL \alu|Mux29~12_combout\ : std_logic;
SIGNAL \alu|Mux29~5_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~29_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~30_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~36_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~80_combout\ : std_logic;
SIGNAL \alu|Mux29~6_combout\ : std_logic;
SIGNAL \alu|Mux29~7_combout\ : std_logic;
SIGNAL \alu|Mux29~8_combout\ : std_logic;
SIGNAL \alu|Mux29~9_combout\ : std_logic;
SIGNAL \alu|Mux29~10_combout\ : std_logic;
SIGNAL \alu|Mux29~11_combout\ : std_logic;
SIGNAL \mux_md_breg|result[0]~0_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][0]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][0]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][0]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[8][0]~regout\ : std_logic;
SIGNAL \b_regis|Mux63~10_combout\ : std_logic;
SIGNAL \b_regis|Mux63~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][0]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[15][0]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][0]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][0]~regout\ : std_logic;
SIGNAL \b_regis|Mux63~17_combout\ : std_logic;
SIGNAL \b_regis|Mux63~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][0]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[6][0]~regout\ : std_logic;
SIGNAL \b_regis|Mux63~14_combout\ : std_logic;
SIGNAL \b_regis|Mux63~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][0]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[1][0]~regout\ : std_logic;
SIGNAL \b_regis|Mux63~12_combout\ : std_logic;
SIGNAL \b_regis|Mux63~13_combout\ : std_logic;
SIGNAL \b_regis|Mux63~16_combout\ : std_logic;
SIGNAL \b_regis|Mux63~19_combout\ : std_logic;
SIGNAL \b_regis|Mux63~20_combout\ : std_logic;
SIGNAL \mux_md_breg|result[5]~29_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][5]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][5]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[16][5]~regout\ : std_logic;
SIGNAL \b_regis|Mux26~4_combout\ : std_logic;
SIGNAL \b_regis|Mux26~5_combout\ : std_logic;
SIGNAL \b_regis|Mux26~2_combout\ : std_logic;
SIGNAL \b_regis|Mux26~3_combout\ : std_logic;
SIGNAL \b_regis|Mux26~6_combout\ : std_logic;
SIGNAL \b_regis|Mux26~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][5]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[21][5]~regout\ : std_logic;
SIGNAL \b_regis|Mux26~0_combout\ : std_logic;
SIGNAL \b_regis|Mux26~1_combout\ : std_logic;
SIGNAL \b_regis|Mux26~9_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][5]~regout\ : std_logic;
SIGNAL \b_regis|Mux26~17_combout\ : std_logic;
SIGNAL \b_regis|Mux26~18_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[7][5]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[5][5]~regout\ : std_logic;
SIGNAL \b_regis|Mux26~10_combout\ : std_logic;
SIGNAL \b_regis|Mux26~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[2][5]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][5]~regout\ : std_logic;
SIGNAL \b_regis|Mux26~14_combout\ : std_logic;
SIGNAL \b_regis|Mux26~15_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][5]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[11][5]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[10][5]~regout\ : std_logic;
SIGNAL \b_regis|Mux26~12_combout\ : std_logic;
SIGNAL \b_regis|Mux26~13_combout\ : std_logic;
SIGNAL \b_regis|Mux26~16_combout\ : std_logic;
SIGNAL \b_regis|Mux26~19_combout\ : std_logic;
SIGNAL \b_regis|Mux26~20_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[27][10]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[19][10]~regout\ : std_logic;
SIGNAL \b_regis|Mux21~7_combout\ : std_logic;
SIGNAL \b_regis|Mux21~8_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][10]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[22][10]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][10]~regout\ : std_logic;
SIGNAL \b_regis|Mux21~2_combout\ : std_logic;
SIGNAL \b_regis|Mux21~3_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[20][10]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[28][10]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][10]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[24][10]~regout\ : std_logic;
SIGNAL \b_regis|Mux21~4_combout\ : std_logic;
SIGNAL \b_regis|Mux21~5_combout\ : std_logic;
SIGNAL \b_regis|Mux21~6_combout\ : std_logic;
SIGNAL \b_regis|Mux21~9_combout\ : std_logic;
SIGNAL \b_regis|Mux21~20_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \alu|Mux31~16_combout\ : std_logic;
SIGNAL \alu|Mux28~7_combout\ : std_logic;
SIGNAL \alu|Mux29~2_combout\ : std_logic;
SIGNAL \mux_md_breg|result[2]~2_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][2]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[14][2]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][2]~feeder_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[12][2]~regout\ : std_logic;
SIGNAL \b_regis|Mux29~17_combout\ : std_logic;
SIGNAL \b_regis|Mux29~18_combout\ : std_logic;
SIGNAL \b_regis|Mux29~10_combout\ : std_logic;
SIGNAL \b_regis|Mux29~11_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[3][2]~regout\ : std_logic;
SIGNAL \b_regis|Mux29~14_combout\ : std_logic;
SIGNAL \b_regis|Mux29~15_combout\ : std_logic;
SIGNAL \b_regis|Mux29~12_combout\ : std_logic;
SIGNAL \b_regis|Mux29~13_combout\ : std_logic;
SIGNAL \b_regis|Mux29~16_combout\ : std_logic;
SIGNAL \b_regis|Mux29~19_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[23][2]~regout\ : std_logic;
SIGNAL \b_regis|Mux29~7_combout\ : std_logic;
SIGNAL \b_regis|Mux29~8_combout\ : std_logic;
SIGNAL \b_regis|Mux29~4_combout\ : std_logic;
SIGNAL \b_regis|Mux29~5_combout\ : std_logic;
SIGNAL \b_regis|um_Reg[30][2]~regout\ : std_logic;
SIGNAL \b_regis|um_Reg[18][2]~regout\ : std_logic;
SIGNAL \b_regis|Mux29~2_combout\ : std_logic;
SIGNAL \b_regis|Mux29~3_combout\ : std_logic;
SIGNAL \b_regis|Mux29~6_combout\ : std_logic;
SIGNAL \b_regis|Mux29~9_combout\ : std_logic;
SIGNAL \b_regis|Mux29~20_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~39_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~40_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~43_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~44_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~46_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~49_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~50_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~51_combout\ : std_logic;
SIGNAL \alu|LessThan0~1_cout\ : std_logic;
SIGNAL \alu|LessThan0~3_cout\ : std_logic;
SIGNAL \alu|LessThan0~5_cout\ : std_logic;
SIGNAL \alu|LessThan0~7_cout\ : std_logic;
SIGNAL \alu|LessThan0~9_cout\ : std_logic;
SIGNAL \alu|LessThan0~11_cout\ : std_logic;
SIGNAL \alu|LessThan0~13_cout\ : std_logic;
SIGNAL \alu|LessThan0~15_cout\ : std_logic;
SIGNAL \alu|LessThan0~17_cout\ : std_logic;
SIGNAL \alu|LessThan0~19_cout\ : std_logic;
SIGNAL \alu|LessThan0~21_cout\ : std_logic;
SIGNAL \alu|LessThan0~23_cout\ : std_logic;
SIGNAL \alu|LessThan0~25_cout\ : std_logic;
SIGNAL \alu|LessThan0~27_cout\ : std_logic;
SIGNAL \alu|LessThan0~29_cout\ : std_logic;
SIGNAL \alu|LessThan0~31_cout\ : std_logic;
SIGNAL \alu|LessThan0~33_cout\ : std_logic;
SIGNAL \alu|LessThan0~35_cout\ : std_logic;
SIGNAL \alu|LessThan0~37_cout\ : std_logic;
SIGNAL \alu|LessThan0~39_cout\ : std_logic;
SIGNAL \alu|LessThan0~41_cout\ : std_logic;
SIGNAL \alu|LessThan0~43_cout\ : std_logic;
SIGNAL \alu|LessThan0~45_cout\ : std_logic;
SIGNAL \alu|LessThan0~47_cout\ : std_logic;
SIGNAL \alu|LessThan0~49_cout\ : std_logic;
SIGNAL \alu|LessThan0~51_cout\ : std_logic;
SIGNAL \alu|LessThan0~53_cout\ : std_logic;
SIGNAL \alu|LessThan0~55_cout\ : std_logic;
SIGNAL \alu|LessThan0~57_cout\ : std_logic;
SIGNAL \alu|LessThan0~59_cout\ : std_logic;
SIGNAL \alu|LessThan0~61_cout\ : std_logic;
SIGNAL \alu|LessThan0~62_combout\ : std_logic;
SIGNAL \alu|Mux31~13_combout\ : std_logic;
SIGNAL \alu|Mux31~14_combout\ : std_logic;
SIGNAL \alu|Mux31~6_combout\ : std_logic;
SIGNAL \alu|Add1~0_combout\ : std_logic;
SIGNAL \alu|Mux31~7_combout\ : std_logic;
SIGNAL \alu|Mux31~9_combout\ : std_logic;
SIGNAL \alu|tmp[0]~0_combout\ : std_logic;
SIGNAL \alu|Mux31~10_combout\ : std_logic;
SIGNAL \alu|Mux31~11_combout\ : std_logic;
SIGNAL \alu|Mux31~15_combout\ : std_logic;
SIGNAL \alu|Mux2~4_combout\ : std_logic;
SIGNAL \alu|Mux3~8_combout\ : std_logic;
SIGNAL \alu|Mux2~13_combout\ : std_logic;
SIGNAL \ctrl|Mux3~0_combout\ : std_logic;
SIGNAL \sum_pc_4|result[9]~15\ : std_logic;
SIGNAL \sum_pc_4|result[10]~16_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[9]~19\ : std_logic;
SIGNAL \sum_imm_pc|result[10]~20_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~10_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[10]~21\ : std_logic;
SIGNAL \sum_imm_pc|result[11]~22_combout\ : std_logic;
SIGNAL \sum_pc_4|result[10]~17\ : std_logic;
SIGNAL \sum_pc_4|result[11]~18_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~11_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[11]~23\ : std_logic;
SIGNAL \sum_imm_pc|result[12]~24_combout\ : std_logic;
SIGNAL \sum_pc_4|result[11]~19\ : std_logic;
SIGNAL \sum_pc_4|result[12]~20_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~12_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[12]~25\ : std_logic;
SIGNAL \sum_imm_pc|result[13]~26_combout\ : std_logic;
SIGNAL \sum_pc_4|result[12]~21\ : std_logic;
SIGNAL \sum_pc_4|result[13]~22_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~13_combout\ : std_logic;
SIGNAL \sum_pc_4|result[13]~23\ : std_logic;
SIGNAL \sum_pc_4|result[14]~24_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[13]~27\ : std_logic;
SIGNAL \sum_imm_pc|result[14]~28_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~14_combout\ : std_logic;
SIGNAL \sum_pc_4|result[14]~25\ : std_logic;
SIGNAL \sum_pc_4|result[15]~26_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[14]~29\ : std_logic;
SIGNAL \sum_imm_pc|result[15]~30_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~15_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[15]~31\ : std_logic;
SIGNAL \sum_imm_pc|result[16]~32_combout\ : std_logic;
SIGNAL \PC_P|address_out[16]~feeder_combout\ : std_logic;
SIGNAL \sum_pc_4|result[15]~27\ : std_logic;
SIGNAL \sum_pc_4|result[16]~28_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~16_combout\ : std_logic;
SIGNAL \sum_pc_4|result[16]~29\ : std_logic;
SIGNAL \sum_pc_4|result[17]~30_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[16]~33\ : std_logic;
SIGNAL \sum_imm_pc|result[17]~34_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~17_combout\ : std_logic;
SIGNAL \PC_P|address_out[18]~feeder_combout\ : std_logic;
SIGNAL \sum_pc_4|result[17]~31\ : std_logic;
SIGNAL \sum_pc_4|result[18]~32_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[17]~35\ : std_logic;
SIGNAL \sum_imm_pc|result[18]~36_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~18_combout\ : std_logic;
SIGNAL \sum_pc_4|result[18]~33\ : std_logic;
SIGNAL \sum_pc_4|result[19]~34_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[18]~37\ : std_logic;
SIGNAL \sum_imm_pc|result[19]~38_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~19_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[19]~39\ : std_logic;
SIGNAL \sum_imm_pc|result[20]~40_combout\ : std_logic;
SIGNAL \PC_P|address_out[20]~feeder_combout\ : std_logic;
SIGNAL \sum_pc_4|result[19]~35\ : std_logic;
SIGNAL \sum_pc_4|result[20]~36_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~20_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[20]~41\ : std_logic;
SIGNAL \sum_imm_pc|result[21]~42_combout\ : std_logic;
SIGNAL \sum_pc_4|result[20]~37\ : std_logic;
SIGNAL \sum_pc_4|result[21]~38_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~21_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[21]~43\ : std_logic;
SIGNAL \sum_imm_pc|result[22]~44_combout\ : std_logic;
SIGNAL \sum_pc_4|result[21]~39\ : std_logic;
SIGNAL \sum_pc_4|result[22]~40_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~22_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[22]~45\ : std_logic;
SIGNAL \sum_imm_pc|result[23]~46_combout\ : std_logic;
SIGNAL \sum_pc_4|result[22]~41\ : std_logic;
SIGNAL \sum_pc_4|result[23]~42_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~23_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[23]~47\ : std_logic;
SIGNAL \sum_imm_pc|result[24]~48_combout\ : std_logic;
SIGNAL \sum_pc_4|result[23]~43\ : std_logic;
SIGNAL \sum_pc_4|result[24]~44_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~24_combout\ : std_logic;
SIGNAL \sum_pc_4|result[24]~45\ : std_logic;
SIGNAL \sum_pc_4|result[25]~46_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[24]~49\ : std_logic;
SIGNAL \sum_imm_pc|result[25]~50_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~25_combout\ : std_logic;
SIGNAL \sum_pc_4|result[25]~47\ : std_logic;
SIGNAL \sum_pc_4|result[26]~48_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[25]~51\ : std_logic;
SIGNAL \sum_imm_pc|result[26]~52_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~26_combout\ : std_logic;
SIGNAL \sum_pc_4|result[26]~49\ : std_logic;
SIGNAL \sum_pc_4|result[27]~50_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[26]~53\ : std_logic;
SIGNAL \sum_imm_pc|result[27]~54_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~27_combout\ : std_logic;
SIGNAL \sum_pc_4|result[27]~51\ : std_logic;
SIGNAL \sum_pc_4|result[28]~52_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[27]~55\ : std_logic;
SIGNAL \sum_imm_pc|result[28]~56_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~28_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[28]~57\ : std_logic;
SIGNAL \sum_imm_pc|result[29]~58_combout\ : std_logic;
SIGNAL \sum_pc_4|result[28]~53\ : std_logic;
SIGNAL \sum_pc_4|result[29]~54_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~29_combout\ : std_logic;
SIGNAL \sum_pc_4|result[29]~55\ : std_logic;
SIGNAL \sum_pc_4|result[30]~56_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[29]~59\ : std_logic;
SIGNAL \sum_imm_pc|result[30]~60_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~30_combout\ : std_logic;
SIGNAL \sum_imm_pc|result[30]~61\ : std_logic;
SIGNAL \sum_imm_pc|result[31]~62_combout\ : std_logic;
SIGNAL \sum_pc_4|result[30]~57\ : std_logic;
SIGNAL \sum_pc_4|result[31]~58_combout\ : std_logic;
SIGNAL \sum_imm_pc|Add0~31_combout\ : std_logic;
SIGNAL \md|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PC_P|address_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mi|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);

BEGIN

ww_reset <= reset;
ww_clk <= clk;
ww_clk_mem <= clk_mem;
instrucao <= ww_instrucao;
outULA <= ww_outULA;
memDados <= ww_memDados;
prox_ins <= ww_prox_ins;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\mi|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\PC_P|address_out\(9) & \PC_P|address_out\(8) & \PC_P|address_out\(7) & \PC_P|address_out\(6) & \PC_P|address_out\(5) & \PC_P|address_out\(4) & \PC_P|address_out\(3) & 
\PC_P|address_out\(2));

\mi|altsyncram_component|auto_generated|q_a\(0) <= \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\mi|altsyncram_component|auto_generated|q_a\(1) <= \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\mi|altsyncram_component|auto_generated|q_a\(2) <= \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\mi|altsyncram_component|auto_generated|q_a\(3) <= \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\mi|altsyncram_component|auto_generated|q_a\(4) <= \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\mi|altsyncram_component|auto_generated|q_a\(5) <= \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\mi|altsyncram_component|auto_generated|q_a\(6) <= \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\mi|altsyncram_component|auto_generated|q_a\(7) <= \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\mi|altsyncram_component|auto_generated|q_a\(8) <= \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\mi|altsyncram_component|auto_generated|q_a\(9) <= \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\mi|altsyncram_component|auto_generated|q_a\(10) <= \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\mi|altsyncram_component|auto_generated|q_a\(11) <= \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\mi|altsyncram_component|auto_generated|q_a\(12) <= \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\mi|altsyncram_component|auto_generated|q_a\(13) <= \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\mi|altsyncram_component|auto_generated|q_a\(14) <= \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\mi|altsyncram_component|auto_generated|q_a\(15) <= \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\mi|altsyncram_component|auto_generated|q_a\(16) <= \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\mi|altsyncram_component|auto_generated|q_a\(17) <= \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\mi|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\PC_P|address_out\(9) & \PC_P|address_out\(8) & \PC_P|address_out\(7) & \PC_P|address_out\(6) & \PC_P|address_out\(5) & \PC_P|address_out\(4) & \PC_P|address_out\(3) & 
\PC_P|address_out\(2));

\mi|altsyncram_component|auto_generated|q_a\(18) <= \mi|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\mi|altsyncram_component|auto_generated|q_a\(19) <= \mi|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\mi|altsyncram_component|auto_generated|q_a\(20) <= \mi|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\mi|altsyncram_component|auto_generated|q_a\(21) <= \mi|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\mi|altsyncram_component|auto_generated|q_a\(22) <= \mi|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\mi|altsyncram_component|auto_generated|q_a\(23) <= \mi|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\mi|altsyncram_component|auto_generated|q_a\(24) <= \mi|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\mi|altsyncram_component|auto_generated|q_a\(25) <= \mi|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);
\mi|altsyncram_component|auto_generated|q_a\(26) <= \mi|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(8);
\mi|altsyncram_component|auto_generated|q_a\(27) <= \mi|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(9);
\mi|altsyncram_component|auto_generated|q_a\(28) <= \mi|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(10);
\mi|altsyncram_component|auto_generated|q_a\(29) <= \mi|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(11);
\mi|altsyncram_component|auto_generated|q_a\(30) <= \mi|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(12);
\mi|altsyncram_component|auto_generated|q_a\(31) <= \mi|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(13);

\md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\b_regis|Mux46~20_combout\ & \b_regis|Mux47~20_combout\ & \b_regis|Mux48~20_combout\ & \b_regis|Mux49~20_combout\ & \b_regis|Mux50~20_combout\ & \b_regis|Mux51~20_combout\ & 
\b_regis|Mux52~20_combout\ & \b_regis|Mux53~20_combout\ & \b_regis|Mux54~20_combout\ & \b_regis|Mux55~20_combout\ & \b_regis|Mux56~20_combout\ & \b_regis|Mux57~20_combout\ & \b_regis|Mux58~20_combout\ & \b_regis|Mux59~20_combout\ & 
\b_regis|Mux60~20_combout\ & \b_regis|Mux61~20_combout\ & \b_regis|Mux62~20_combout\ & \b_regis|Mux63~20_combout\);

\md|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\alu|Mux22~16_combout\ & \alu|Mux23~11_combout\ & \alu|Mux24~13_combout\ & \alu|Mux25~13_combout\ & \alu|Mux26~13_combout\ & \alu|Mux27~10_combout\ & \alu|Mux28~22_combout\ & 
\alu|Mux29~11_combout\);

\md|altsyncram_component|auto_generated|q_a\(0) <= \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\md|altsyncram_component|auto_generated|q_a\(1) <= \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\md|altsyncram_component|auto_generated|q_a\(2) <= \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\md|altsyncram_component|auto_generated|q_a\(3) <= \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\md|altsyncram_component|auto_generated|q_a\(4) <= \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\md|altsyncram_component|auto_generated|q_a\(5) <= \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\md|altsyncram_component|auto_generated|q_a\(6) <= \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\md|altsyncram_component|auto_generated|q_a\(7) <= \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\md|altsyncram_component|auto_generated|q_a\(8) <= \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\md|altsyncram_component|auto_generated|q_a\(9) <= \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\md|altsyncram_component|auto_generated|q_a\(10) <= \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\md|altsyncram_component|auto_generated|q_a\(11) <= \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\md|altsyncram_component|auto_generated|q_a\(12) <= \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\md|altsyncram_component|auto_generated|q_a\(13) <= \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\md|altsyncram_component|auto_generated|q_a\(14) <= \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\md|altsyncram_component|auto_generated|q_a\(15) <= \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\md|altsyncram_component|auto_generated|q_a\(16) <= \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\md|altsyncram_component|auto_generated|q_a\(17) <= \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\md|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\b_regis|Mux32~20_combout\ & \b_regis|Mux33~20_combout\ & \b_regis|Mux34~20_combout\ & \b_regis|Mux35~20_combout\ & \b_regis|Mux36~20_combout\ & \b_regis|Mux37~20_combout\ & 
\b_regis|Mux38~20_combout\ & \b_regis|Mux39~20_combout\ & \b_regis|Mux40~20_combout\ & \b_regis|Mux41~20_combout\ & \b_regis|Mux42~20_combout\ & \b_regis|Mux43~20_combout\ & \b_regis|Mux44~20_combout\ & \b_regis|Mux45~20_combout\);

\md|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\alu|Mux22~16_combout\ & \alu|Mux23~11_combout\ & \alu|Mux24~13_combout\ & \alu|Mux25~13_combout\ & \alu|Mux26~13_combout\ & \alu|Mux27~10_combout\ & \alu|Mux28~22_combout\ & 
\alu|Mux29~11_combout\);

\md|altsyncram_component|auto_generated|q_a\(18) <= \md|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\md|altsyncram_component|auto_generated|q_a\(19) <= \md|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\md|altsyncram_component|auto_generated|q_a\(20) <= \md|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\md|altsyncram_component|auto_generated|q_a\(21) <= \md|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\md|altsyncram_component|auto_generated|q_a\(22) <= \md|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\md|altsyncram_component|auto_generated|q_a\(23) <= \md|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\md|altsyncram_component|auto_generated|q_a\(24) <= \md|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\md|altsyncram_component|auto_generated|q_a\(25) <= \md|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);
\md|altsyncram_component|auto_generated|q_a\(26) <= \md|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(8);
\md|altsyncram_component|auto_generated|q_a\(27) <= \md|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(9);
\md|altsyncram_component|auto_generated|q_a\(28) <= \md|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(10);
\md|altsyncram_component|auto_generated|q_a\(29) <= \md|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(11);
\md|altsyncram_component|auto_generated|q_a\(30) <= \md|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(12);
\md|altsyncram_component|auto_generated|q_a\(31) <= \md|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(13);

\clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk~combout\);

\clk_mem~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk_mem~combout\);

\reset~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \reset~combout\);

-- Location: LCCOMB_X48_Y36_N12
\alu|tmp[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[6]~12_combout\ = ((\mux_inB_ula|result[6]~27_combout\ $ (\b_regis|Mux25~20_combout\ $ (\alu|tmp[5]~11\)))) # (GND)
-- \alu|tmp[6]~13\ = CARRY((\mux_inB_ula|result[6]~27_combout\ & (\b_regis|Mux25~20_combout\ & !\alu|tmp[5]~11\)) # (!\mux_inB_ula|result[6]~27_combout\ & ((\b_regis|Mux25~20_combout\) # (!\alu|tmp[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[6]~27_combout\,
	datab => \b_regis|Mux25~20_combout\,
	datad => VCC,
	cin => \alu|tmp[5]~11\,
	combout => \alu|tmp[6]~12_combout\,
	cout => \alu|tmp[6]~13\);

-- Location: LCCOMB_X48_Y35_N0
\alu|tmp[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[16]~32_combout\ = ((\mux_inB_ula|result[16]~17_combout\ $ (\b_regis|Mux15~20_combout\ $ (\alu|tmp[15]~31\)))) # (GND)
-- \alu|tmp[16]~33\ = CARRY((\mux_inB_ula|result[16]~17_combout\ & (\b_regis|Mux15~20_combout\ & !\alu|tmp[15]~31\)) # (!\mux_inB_ula|result[16]~17_combout\ & ((\b_regis|Mux15~20_combout\) # (!\alu|tmp[15]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[16]~17_combout\,
	datab => \b_regis|Mux15~20_combout\,
	datad => VCC,
	cin => \alu|tmp[15]~31\,
	combout => \alu|tmp[16]~32_combout\,
	cout => \alu|tmp[16]~33\);

-- Location: LCCOMB_X48_Y35_N8
\alu|tmp[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[20]~40_combout\ = ((\b_regis|Mux11~20_combout\ $ (\mux_inB_ula|result[20]~13_combout\ $ (\alu|tmp[19]~39\)))) # (GND)
-- \alu|tmp[20]~41\ = CARRY((\b_regis|Mux11~20_combout\ & ((!\alu|tmp[19]~39\) # (!\mux_inB_ula|result[20]~13_combout\))) # (!\b_regis|Mux11~20_combout\ & (!\mux_inB_ula|result[20]~13_combout\ & !\alu|tmp[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux11~20_combout\,
	datab => \mux_inB_ula|result[20]~13_combout\,
	datad => VCC,
	cin => \alu|tmp[19]~39\,
	combout => \alu|tmp[20]~40_combout\,
	cout => \alu|tmp[20]~41\);

-- Location: LCCOMB_X48_Y35_N10
\alu|tmp[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[21]~42_combout\ = (\mux_inB_ula|result[21]~12_combout\ & ((\b_regis|Mux10~20_combout\ & (!\alu|tmp[20]~41\)) # (!\b_regis|Mux10~20_combout\ & ((\alu|tmp[20]~41\) # (GND))))) # (!\mux_inB_ula|result[21]~12_combout\ & ((\b_regis|Mux10~20_combout\ & 
-- (\alu|tmp[20]~41\ & VCC)) # (!\b_regis|Mux10~20_combout\ & (!\alu|tmp[20]~41\))))
-- \alu|tmp[21]~43\ = CARRY((\mux_inB_ula|result[21]~12_combout\ & ((!\alu|tmp[20]~41\) # (!\b_regis|Mux10~20_combout\))) # (!\mux_inB_ula|result[21]~12_combout\ & (!\b_regis|Mux10~20_combout\ & !\alu|tmp[20]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[21]~12_combout\,
	datab => \b_regis|Mux10~20_combout\,
	datad => VCC,
	cin => \alu|tmp[20]~41\,
	combout => \alu|tmp[21]~42_combout\,
	cout => \alu|tmp[21]~43\);

-- Location: LCCOMB_X48_Y35_N18
\alu|tmp[25]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[25]~50_combout\ = (\b_regis|Mux6~20_combout\ & ((\mux_inB_ula|result[25]~8_combout\ & (!\alu|tmp[24]~49\)) # (!\mux_inB_ula|result[25]~8_combout\ & (\alu|tmp[24]~49\ & VCC)))) # (!\b_regis|Mux6~20_combout\ & ((\mux_inB_ula|result[25]~8_combout\ & 
-- ((\alu|tmp[24]~49\) # (GND))) # (!\mux_inB_ula|result[25]~8_combout\ & (!\alu|tmp[24]~49\))))
-- \alu|tmp[25]~51\ = CARRY((\b_regis|Mux6~20_combout\ & (\mux_inB_ula|result[25]~8_combout\ & !\alu|tmp[24]~49\)) # (!\b_regis|Mux6~20_combout\ & ((\mux_inB_ula|result[25]~8_combout\) # (!\alu|tmp[24]~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux6~20_combout\,
	datab => \mux_inB_ula|result[25]~8_combout\,
	datad => VCC,
	cin => \alu|tmp[24]~49\,
	combout => \alu|tmp[25]~50_combout\,
	cout => \alu|tmp[25]~51\);

-- Location: LCCOMB_X48_Y38_N2
\alu|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~2_combout\ = (\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[1]~32_combout\ & (\alu|Add1~1\ & VCC)) # (!\mux_inB_ula|result[1]~32_combout\ & (!\alu|Add1~1\)))) # (!\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[1]~32_combout\ & 
-- (!\alu|Add1~1\)) # (!\mux_inB_ula|result[1]~32_combout\ & ((\alu|Add1~1\) # (GND)))))
-- \alu|Add1~3\ = CARRY((\b_regis|Mux30~20_combout\ & (!\mux_inB_ula|result[1]~32_combout\ & !\alu|Add1~1\)) # (!\b_regis|Mux30~20_combout\ & ((!\alu|Add1~1\) # (!\mux_inB_ula|result[1]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \mux_inB_ula|result[1]~32_combout\,
	datad => VCC,
	cin => \alu|Add1~1\,
	combout => \alu|Add1~2_combout\,
	cout => \alu|Add1~3\);

-- Location: LCCOMB_X48_Y38_N4
\alu|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~4_combout\ = ((\mux_inB_ula|result[2]~31_combout\ $ (\b_regis|Mux29~20_combout\ $ (!\alu|Add1~3\)))) # (GND)
-- \alu|Add1~5\ = CARRY((\mux_inB_ula|result[2]~31_combout\ & ((\b_regis|Mux29~20_combout\) # (!\alu|Add1~3\))) # (!\mux_inB_ula|result[2]~31_combout\ & (\b_regis|Mux29~20_combout\ & !\alu|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[2]~31_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datad => VCC,
	cin => \alu|Add1~3\,
	combout => \alu|Add1~4_combout\,
	cout => \alu|Add1~5\);

-- Location: LCCOMB_X48_Y38_N6
\alu|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~6_combout\ = (\b_regis|Mux28~20_combout\ & ((\mux_inB_ula|result[3]~30_combout\ & (!\alu|Add1~5\)) # (!\mux_inB_ula|result[3]~30_combout\ & ((\alu|Add1~5\) # (GND))))) # (!\b_regis|Mux28~20_combout\ & ((\mux_inB_ula|result[3]~30_combout\ & 
-- (\alu|Add1~5\ & VCC)) # (!\mux_inB_ula|result[3]~30_combout\ & (!\alu|Add1~5\))))
-- \alu|Add1~7\ = CARRY((\b_regis|Mux28~20_combout\ & ((!\alu|Add1~5\) # (!\mux_inB_ula|result[3]~30_combout\))) # (!\b_regis|Mux28~20_combout\ & (!\mux_inB_ula|result[3]~30_combout\ & !\alu|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \mux_inB_ula|result[3]~30_combout\,
	datad => VCC,
	cin => \alu|Add1~5\,
	combout => \alu|Add1~6_combout\,
	cout => \alu|Add1~7\);

-- Location: LCCOMB_X48_Y38_N10
\alu|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~10_combout\ = (\b_regis|Mux26~20_combout\ & ((\mux_inB_ula|result[5]~28_combout\ & (\alu|Add1~9\ & VCC)) # (!\mux_inB_ula|result[5]~28_combout\ & (!\alu|Add1~9\)))) # (!\b_regis|Mux26~20_combout\ & ((\mux_inB_ula|result[5]~28_combout\ & 
-- (!\alu|Add1~9\)) # (!\mux_inB_ula|result[5]~28_combout\ & ((\alu|Add1~9\) # (GND)))))
-- \alu|Add1~11\ = CARRY((\b_regis|Mux26~20_combout\ & (!\mux_inB_ula|result[5]~28_combout\ & !\alu|Add1~9\)) # (!\b_regis|Mux26~20_combout\ & ((!\alu|Add1~9\) # (!\mux_inB_ula|result[5]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux26~20_combout\,
	datab => \mux_inB_ula|result[5]~28_combout\,
	datad => VCC,
	cin => \alu|Add1~9\,
	combout => \alu|Add1~10_combout\,
	cout => \alu|Add1~11\);

-- Location: LCCOMB_X48_Y38_N22
\alu|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~22_combout\ = (\mux_inB_ula|result[11]~22_combout\ & ((\b_regis|Mux20~20_combout\ & (\alu|Add1~21\ & VCC)) # (!\b_regis|Mux20~20_combout\ & (!\alu|Add1~21\)))) # (!\mux_inB_ula|result[11]~22_combout\ & ((\b_regis|Mux20~20_combout\ & 
-- (!\alu|Add1~21\)) # (!\b_regis|Mux20~20_combout\ & ((\alu|Add1~21\) # (GND)))))
-- \alu|Add1~23\ = CARRY((\mux_inB_ula|result[11]~22_combout\ & (!\b_regis|Mux20~20_combout\ & !\alu|Add1~21\)) # (!\mux_inB_ula|result[11]~22_combout\ & ((!\alu|Add1~21\) # (!\b_regis|Mux20~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[11]~22_combout\,
	datab => \b_regis|Mux20~20_combout\,
	datad => VCC,
	cin => \alu|Add1~21\,
	combout => \alu|Add1~22_combout\,
	cout => \alu|Add1~23\);

-- Location: LCCOMB_X35_Y36_N4
\sum_imm_pc|result[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[2]~4_combout\ = ((\PC_P|address_out\(2) $ (\imm|Mux29~2_combout\ $ (!\sum_imm_pc|result[1]~3\)))) # (GND)
-- \sum_imm_pc|result[2]~5\ = CARRY((\PC_P|address_out\(2) & ((\imm|Mux29~2_combout\) # (!\sum_imm_pc|result[1]~3\))) # (!\PC_P|address_out\(2) & (\imm|Mux29~2_combout\ & !\sum_imm_pc|result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(2),
	datab => \imm|Mux29~2_combout\,
	datad => VCC,
	cin => \sum_imm_pc|result[1]~3\,
	combout => \sum_imm_pc|result[2]~4_combout\,
	cout => \sum_imm_pc|result[2]~5\);

-- Location: LCCOMB_X36_Y36_N10
\sum_pc_4|result[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[6]~8_combout\ = (\PC_P|address_out\(6) & (\sum_pc_4|result[5]~7\ $ (GND))) # (!\PC_P|address_out\(6) & (!\sum_pc_4|result[5]~7\ & VCC))
-- \sum_pc_4|result[6]~9\ = CARRY((\PC_P|address_out\(6) & !\sum_pc_4|result[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_P|address_out\(6),
	datad => VCC,
	cin => \sum_pc_4|result[5]~7\,
	combout => \sum_pc_4|result[6]~8_combout\,
	cout => \sum_pc_4|result[6]~9\);

-- Location: LCFF_X38_Y37_N25
\b_regis|um_Reg[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[21][0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][0]~regout\);

-- Location: LCFF_X39_Y36_N13
\b_regis|um_Reg[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[18][0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][0]~regout\);

-- Location: LCFF_X42_Y38_N13
\b_regis|um_Reg[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][0]~regout\);

-- Location: LCFF_X41_Y37_N1
\b_regis|um_Reg[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][0]~regout\);

-- Location: LCCOMB_X41_Y37_N0
\b_regis|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[24][0]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\b_regis|um_Reg[16][0]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[24][0]~regout\,
	datac => \b_regis|um_Reg[16][0]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux31~4_combout\);

-- Location: LCFF_X39_Y38_N3
\b_regis|um_Reg[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[27][0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][0]~regout\);

-- Location: LCFF_X38_Y39_N25
\b_regis|um_Reg[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][0]~regout\);

-- Location: LCCOMB_X38_Y39_N24
\b_regis|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[23][0]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\b_regis|um_Reg[19][0]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[23][0]~regout\,
	datac => \b_regis|um_Reg[19][0]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux31~7_combout\);

-- Location: LCFF_X39_Y35_N11
\b_regis|um_Reg[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][0]~regout\);

-- Location: LCCOMB_X39_Y38_N16
\b_regis|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux31~7_combout\ & ((\b_regis|um_Reg[31][0]~regout\))) # (!\b_regis|Mux31~7_combout\ & (\b_regis|um_Reg[27][0]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[27][0]~regout\,
	datac => \b_regis|um_Reg[31][0]~regout\,
	datad => \b_regis|Mux31~7_combout\,
	combout => \b_regis|Mux31~8_combout\);

-- Location: LCFF_X42_Y39_N29
\b_regis|um_Reg[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[9][0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][0]~regout\);

-- Location: LCFF_X43_Y36_N5
\b_regis|um_Reg[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[10][0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][0]~regout\);

-- Location: LCCOMB_X41_Y35_N22
\b_regis|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|um_Reg[10][0]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[8][0]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][0]~regout\,
	datab => \b_regis|um_Reg[10][0]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux31~10_combout\);

-- Location: LCCOMB_X42_Y39_N26
\b_regis|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux31~10_combout\ & ((\b_regis|um_Reg[11][0]~regout\))) # (!\b_regis|Mux31~10_combout\ & (\b_regis|um_Reg[9][0]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[9][0]~regout\,
	datac => \b_regis|um_Reg[11][0]~regout\,
	datad => \b_regis|Mux31~10_combout\,
	combout => \b_regis|Mux31~11_combout\);

-- Location: LCFF_X43_Y37_N13
\b_regis|um_Reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][0]~regout\);

-- Location: LCCOMB_X39_Y38_N18
\b_regis|Mux63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|um_Reg[19][0]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[18][0]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[18][0]~regout\,
	datab => \b_regis|um_Reg[19][0]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux63~0_combout\);

-- Location: LCCOMB_X39_Y38_N24
\b_regis|Mux63~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux63~0_combout\ & ((\b_regis|um_Reg[27][0]~regout\))) # (!\b_regis|Mux63~0_combout\ & (\b_regis|um_Reg[26][0]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][0]~regout\,
	datab => \b_regis|um_Reg[27][0]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \b_regis|Mux63~0_combout\,
	combout => \b_regis|Mux63~1_combout\);

-- Location: LCCOMB_X38_Y37_N2
\imm|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux31~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(5) & (((!\mi|altsyncram_component|auto_generated|q_a\(4) & \mi|altsyncram_component|auto_generated|q_a\(7))))) # (!\mi|altsyncram_component|auto_generated|q_a\(5) & 
-- (\mi|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(5),
	datac => \mi|altsyncram_component|auto_generated|q_a\(4),
	datad => \mi|altsyncram_component|auto_generated|q_a\(7),
	combout => \imm|Mux31~3_combout\);

-- Location: LCFF_X51_Y36_N21
\b_regis|um_Reg[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][3]~regout\);

-- Location: LCCOMB_X51_Y36_N14
\b_regis|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))) # (!\b_regis|um_Reg[25][3]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\b_regis|um_Reg[17][3]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[25][3]~regout\,
	datac => \b_regis|um_Reg[17][3]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux28~0_combout\);

-- Location: LCFF_X51_Y36_N25
\b_regis|um_Reg[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][3]~regout\);

-- Location: LCCOMB_X51_Y33_N16
\b_regis|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux28~0_combout\ & (!\b_regis|um_Reg[29][3]~regout\)) # (!\b_regis|Mux28~0_combout\ & ((!\b_regis|um_Reg[21][3]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[29][3]~regout\,
	datac => \b_regis|um_Reg[21][3]~regout\,
	datad => \b_regis|Mux28~0_combout\,
	combout => \b_regis|Mux28~1_combout\);

-- Location: LCFF_X39_Y38_N7
\b_regis|um_Reg[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][3]~regout\);

-- Location: LCFF_X54_Y36_N21
\b_regis|um_Reg[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[25][2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][2]~regout\);

-- Location: LCFF_X47_Y35_N21
\b_regis|um_Reg[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][2]~regout\);

-- Location: LCCOMB_X36_Y33_N24
\b_regis|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18)) # (\b_regis|um_Reg[21][2]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[17][2]~regout\ & (!\mi|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[17][2]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|um_Reg[21][2]~regout\,
	combout => \b_regis|Mux29~0_combout\);

-- Location: LCCOMB_X51_Y33_N10
\b_regis|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux29~0_combout\ & (\b_regis|um_Reg[29][2]~regout\)) # (!\b_regis|Mux29~0_combout\ & ((\b_regis|um_Reg[25][2]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[29][2]~regout\,
	datac => \b_regis|um_Reg[25][2]~regout\,
	datad => \b_regis|Mux29~0_combout\,
	combout => \b_regis|Mux29~1_combout\);

-- Location: LCFF_X52_Y32_N21
\b_regis|um_Reg[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][2]~regout\);

-- Location: LCFF_X40_Y33_N17
\b_regis|um_Reg[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][2]~regout\);

-- Location: LCCOMB_X38_Y34_N10
\b_regis|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[21][4]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[17][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][4]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[17][4]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux27~0_combout\);

-- Location: LCCOMB_X39_Y36_N6
\b_regis|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux27~0_combout\ & (\b_regis|um_Reg[29][4]~regout\)) # (!\b_regis|Mux27~0_combout\ & ((\b_regis|um_Reg[25][4]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[29][4]~regout\,
	datab => \b_regis|um_Reg[25][4]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|Mux27~0_combout\,
	combout => \b_regis|Mux27~1_combout\);

-- Location: LCFF_X43_Y32_N5
\b_regis|um_Reg[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[4]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][4]~regout\);

-- Location: LCFF_X38_Y34_N13
\b_regis|um_Reg[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[19][4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][4]~regout\);

-- Location: LCFF_X44_Y32_N13
\b_regis|um_Reg[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[4]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][4]~regout\);

-- Location: LCFF_X39_Y41_N25
\b_regis|um_Reg[26][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[26][30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][30]~regout\);

-- Location: LCCOMB_X38_Y39_N28
\b_regis|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|um_Reg[26][30]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[18][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[18][30]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[26][30]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux1~2_combout\);

-- Location: LCCOMB_X40_Y39_N6
\b_regis|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux1~2_combout\ & ((\b_regis|um_Reg[30][30]~regout\))) # (!\b_regis|Mux1~2_combout\ & (\b_regis|um_Reg[22][30]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[22][30]~regout\,
	datac => \b_regis|um_Reg[30][30]~regout\,
	datad => \b_regis|Mux1~2_combout\,
	combout => \b_regis|Mux1~3_combout\);

-- Location: LCCOMB_X39_Y33_N14
\b_regis|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|um_Reg[24][30]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[16][30]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[16][30]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[24][30]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux1~4_combout\);

-- Location: LCCOMB_X42_Y36_N12
\b_regis|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux1~4_combout\ & ((\b_regis|um_Reg[28][30]~regout\))) # (!\b_regis|Mux1~4_combout\ & (\b_regis|um_Reg[20][30]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[20][30]~regout\,
	datab => \b_regis|um_Reg[28][30]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux1~4_combout\,
	combout => \b_regis|Mux1~5_combout\);

-- Location: LCCOMB_X42_Y36_N10
\b_regis|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15)) # ((\b_regis|Mux1~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux1~3_combout\,
	datad => \b_regis|Mux1~5_combout\,
	combout => \b_regis|Mux1~6_combout\);

-- Location: LCFF_X38_Y36_N25
\b_regis|um_Reg[10][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[30]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][30]~regout\);

-- Location: LCCOMB_X38_Y36_N24
\b_regis|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15)) # ((\b_regis|um_Reg[10][30]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[8][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[10][30]~regout\,
	datad => \b_regis|um_Reg[8][30]~regout\,
	combout => \b_regis|Mux1~10_combout\);

-- Location: LCCOMB_X38_Y36_N22
\b_regis|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~11_combout\ = (\b_regis|Mux1~10_combout\ & (((\b_regis|um_Reg[11][30]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(15)))) # (!\b_regis|Mux1~10_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\b_regis|um_Reg[9][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux1~10_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[11][30]~regout\,
	datad => \b_regis|um_Reg[9][30]~regout\,
	combout => \b_regis|Mux1~11_combout\);

-- Location: LCFF_X40_Y33_N7
\b_regis|um_Reg[5][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[30]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][30]~regout\);

-- Location: LCFF_X41_Y33_N21
\b_regis|um_Reg[21][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[21][29]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][29]~regout\);

-- Location: LCFF_X40_Y33_N31
\b_regis|um_Reg[6][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][29]~regout\);

-- Location: LCCOMB_X40_Y33_N24
\b_regis|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16)) # ((\b_regis|um_Reg[5][29]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[4][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[5][29]~regout\,
	datad => \b_regis|um_Reg[4][29]~regout\,
	combout => \b_regis|Mux2~10_combout\);

-- Location: LCCOMB_X40_Y33_N14
\b_regis|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~11_combout\ = (\b_regis|Mux2~10_combout\ & (((\b_regis|um_Reg[7][29]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\b_regis|Mux2~10_combout\ & (\b_regis|um_Reg[6][29]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux2~10_combout\,
	datab => \b_regis|um_Reg[6][29]~regout\,
	datac => \b_regis|um_Reg[7][29]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux2~11_combout\);

-- Location: LCFF_X45_Y32_N1
\b_regis|um_Reg[14][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][29]~regout\);

-- Location: LCFF_X42_Y35_N11
\b_regis|um_Reg[30][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][28]~regout\);

-- Location: LCFF_X39_Y35_N19
\b_regis|um_Reg[23][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][28]~regout\);

-- Location: LCCOMB_X38_Y34_N30
\b_regis|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|um_Reg[23][28]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|um_Reg[19][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[19][28]~regout\,
	datab => \b_regis|um_Reg[23][28]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux3~7_combout\);

-- Location: LCFF_X39_Y35_N25
\b_regis|um_Reg[31][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][28]~regout\);

-- Location: LCCOMB_X39_Y35_N24
\b_regis|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux3~7_combout\ & ((\b_regis|um_Reg[31][28]~regout\))) # (!\b_regis|Mux3~7_combout\ & (\b_regis|um_Reg[27][28]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[27][28]~regout\,
	datac => \b_regis|um_Reg[31][28]~regout\,
	datad => \b_regis|Mux3~7_combout\,
	combout => \b_regis|Mux3~8_combout\);

-- Location: LCFF_X42_Y39_N17
\b_regis|um_Reg[9][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][28]~regout\);

-- Location: LCFF_X38_Y32_N1
\b_regis|um_Reg[8][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[8][28]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][28]~regout\);

-- Location: LCFF_X42_Y34_N1
\b_regis|um_Reg[6][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][28]~regout\);

-- Location: LCCOMB_X41_Y38_N14
\b_regis|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[5][28]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[4][28]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[5][28]~regout\,
	datac => \b_regis|um_Reg[4][28]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux3~12_combout\);

-- Location: LCCOMB_X42_Y34_N10
\b_regis|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux3~12_combout\ & ((\b_regis|um_Reg[7][28]~regout\))) # (!\b_regis|Mux3~12_combout\ & (\b_regis|um_Reg[6][28]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[6][28]~regout\,
	datac => \b_regis|um_Reg[7][28]~regout\,
	datad => \b_regis|Mux3~12_combout\,
	combout => \b_regis|Mux3~13_combout\);

-- Location: LCCOMB_X42_Y33_N10
\b_regis|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[3][28]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[1][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[3][28]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[1][28]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux3~14_combout\);

-- Location: LCCOMB_X41_Y35_N26
\b_regis|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~15_combout\ = (\b_regis|Mux3~14_combout\) # ((\b_regis|um_Reg[2][28]~regout\ & (!\mi|altsyncram_component|auto_generated|q_a\(15) & \mi|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[2][28]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux3~14_combout\,
	combout => \b_regis|Mux3~15_combout\);

-- Location: LCCOMB_X41_Y35_N12
\b_regis|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18)) # ((\b_regis|Mux3~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux3~13_combout\,
	datad => \b_regis|Mux3~15_combout\,
	combout => \b_regis|Mux3~16_combout\);

-- Location: LCFF_X42_Y39_N15
\b_regis|um_Reg[13][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][28]~regout\);

-- Location: LCFF_X41_Y32_N19
\b_regis|um_Reg[12][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][28]~regout\);

-- Location: LCCOMB_X41_Y32_N18
\b_regis|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[13][28]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[12][28]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[13][28]~regout\,
	datac => \b_regis|um_Reg[12][28]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux3~17_combout\);

-- Location: LCFF_X41_Y33_N29
\b_regis|um_Reg[21][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[21][27]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][27]~regout\);

-- Location: LCCOMB_X41_Y33_N26
\b_regis|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17)) # ((\b_regis|um_Reg[25][27]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|um_Reg[17][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[17][27]~regout\,
	datad => \b_regis|um_Reg[25][27]~regout\,
	combout => \b_regis|Mux4~0_combout\);

-- Location: LCCOMB_X41_Y33_N16
\b_regis|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux4~0_combout\ & (\b_regis|um_Reg[29][27]~regout\)) # (!\b_regis|Mux4~0_combout\ & ((\b_regis|um_Reg[21][27]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[29][27]~regout\,
	datab => \b_regis|um_Reg[21][27]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux4~0_combout\,
	combout => \b_regis|Mux4~1_combout\);

-- Location: LCFF_X39_Y37_N11
\b_regis|um_Reg[23][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[23][27]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][27]~regout\);

-- Location: LCFF_X38_Y36_N15
\b_regis|um_Reg[10][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][27]~regout\);

-- Location: LCFF_X38_Y32_N31
\b_regis|um_Reg[8][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][27]~regout\);

-- Location: LCCOMB_X38_Y36_N14
\b_regis|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[10][27]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[8][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][27]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[10][27]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux4~12_combout\);

-- Location: LCFF_X38_Y36_N13
\b_regis|um_Reg[11][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][27]~regout\);

-- Location: LCCOMB_X38_Y36_N12
\b_regis|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux4~12_combout\ & (\b_regis|um_Reg[11][27]~regout\)) # (!\b_regis|Mux4~12_combout\ & ((\b_regis|um_Reg[9][27]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|Mux4~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux4~12_combout\,
	datac => \b_regis|um_Reg[11][27]~regout\,
	datad => \b_regis|um_Reg[9][27]~regout\,
	combout => \b_regis|Mux4~13_combout\);

-- Location: LCFF_X41_Y32_N17
\b_regis|um_Reg[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][27]~regout\);

-- Location: LCCOMB_X42_Y33_N4
\b_regis|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[3][27]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[1][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][27]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[3][27]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux4~14_combout\);

-- Location: LCCOMB_X42_Y33_N6
\b_regis|Mux4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~15_combout\ = (\b_regis|Mux4~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[2][27]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[2][27]~regout\,
	datac => \b_regis|Mux4~14_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux4~15_combout\);

-- Location: LCCOMB_X42_Y33_N12
\b_regis|Mux4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|Mux4~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux4~15_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|Mux4~13_combout\,
	combout => \b_regis|Mux4~16_combout\);

-- Location: LCFF_X48_Y34_N9
\b_regis|um_Reg[25][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][26]~regout\);

-- Location: LCFF_X41_Y34_N11
\b_regis|um_Reg[21][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][26]~regout\);

-- Location: LCFF_X48_Y34_N31
\b_regis|um_Reg[17][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[17][26]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][26]~regout\);

-- Location: LCCOMB_X48_Y34_N20
\b_regis|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[21][26]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\b_regis|um_Reg[17][26]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][26]~regout\,
	datab => \b_regis|um_Reg[17][26]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux5~0_combout\);

-- Location: LCFF_X39_Y34_N3
\b_regis|um_Reg[29][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[29][26]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][26]~regout\);

-- Location: LCCOMB_X39_Y34_N12
\b_regis|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux5~0_combout\ & (\b_regis|um_Reg[29][26]~regout\)) # (!\b_regis|Mux5~0_combout\ & ((\b_regis|um_Reg[25][26]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[29][26]~regout\,
	datac => \b_regis|um_Reg[25][26]~regout\,
	datad => \b_regis|Mux5~0_combout\,
	combout => \b_regis|Mux5~1_combout\);

-- Location: LCFF_X41_Y41_N13
\b_regis|um_Reg[26][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[26][26]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][26]~regout\);

-- Location: LCFF_X39_Y39_N25
\b_regis|um_Reg[30][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[30][26]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][26]~regout\);

-- Location: LCFF_X45_Y36_N5
\b_regis|um_Reg[16][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][26]~regout\);

-- Location: LCFF_X43_Y32_N11
\b_regis|um_Reg[27][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][26]~regout\);

-- Location: LCFF_X38_Y33_N19
\b_regis|um_Reg[19][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][26]~regout\);

-- Location: LCFF_X38_Y36_N17
\b_regis|um_Reg[10][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][26]~regout\);

-- Location: LCFF_X38_Y32_N17
\b_regis|um_Reg[8][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[8][26]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][26]~regout\);

-- Location: LCCOMB_X38_Y36_N16
\b_regis|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[10][26]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[8][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[8][26]~regout\,
	datac => \b_regis|um_Reg[10][26]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux5~10_combout\);

-- Location: LCFF_X42_Y41_N25
\b_regis|um_Reg[28][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[28][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][25]~regout\);

-- Location: LCFF_X40_Y32_N13
\b_regis|um_Reg[5][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][25]~regout\);

-- Location: LCFF_X40_Y36_N29
\b_regis|um_Reg[7][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][25]~regout\);

-- Location: LCFF_X38_Y35_N7
\b_regis|um_Reg[9][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][25]~regout\);

-- Location: LCCOMB_X41_Y38_N30
\b_regis|Mux6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (\mi|altsyncram_component|auto_generated|q_a\(15))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\b_regis|um_Reg[13][25]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|um_Reg[12][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[12][25]~regout\,
	datad => \b_regis|um_Reg[13][25]~regout\,
	combout => \b_regis|Mux6~17_combout\);

-- Location: LCCOMB_X41_Y38_N24
\b_regis|Mux6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux6~17_combout\ & (\b_regis|um_Reg[15][25]~regout\)) # (!\b_regis|Mux6~17_combout\ & ((\b_regis|um_Reg[14][25]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[15][25]~regout\,
	datac => \b_regis|um_Reg[14][25]~regout\,
	datad => \b_regis|Mux6~17_combout\,
	combout => \b_regis|Mux6~18_combout\);

-- Location: LCFF_X39_Y41_N19
\b_regis|um_Reg[26][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[26][24]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][24]~regout\);

-- Location: LCFF_X41_Y37_N11
\b_regis|um_Reg[28][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[28][24]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][24]~regout\);

-- Location: LCFF_X38_Y35_N3
\b_regis|um_Reg[9][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][24]~regout\);

-- Location: LCFF_X38_Y32_N25
\b_regis|um_Reg[8][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[8][24]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][24]~regout\);

-- Location: LCCOMB_X38_Y35_N28
\b_regis|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15)) # ((\b_regis|um_Reg[10][24]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[8][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[10][24]~regout\,
	datad => \b_regis|um_Reg[8][24]~regout\,
	combout => \b_regis|Mux7~10_combout\);

-- Location: LCFF_X38_Y35_N23
\b_regis|um_Reg[11][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][24]~regout\);

-- Location: LCCOMB_X38_Y35_N22
\b_regis|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux7~10_combout\ & ((\b_regis|um_Reg[11][24]~regout\))) # (!\b_regis|Mux7~10_combout\ & (\b_regis|um_Reg[9][24]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[9][24]~regout\,
	datac => \b_regis|um_Reg[11][24]~regout\,
	datad => \b_regis|Mux7~10_combout\,
	combout => \b_regis|Mux7~11_combout\);

-- Location: LCFF_X42_Y34_N17
\b_regis|um_Reg[6][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[6][24]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][24]~regout\);

-- Location: LCFF_X41_Y39_N19
\b_regis|um_Reg[15][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][24]~regout\);

-- Location: LCFF_X39_Y34_N5
\b_regis|um_Reg[29][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[29][23]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][23]~regout\);

-- Location: LCFF_X40_Y39_N1
\b_regis|um_Reg[22][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[22][23]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][23]~regout\);

-- Location: LCFF_X40_Y39_N15
\b_regis|um_Reg[30][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[30][23]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][23]~regout\);

-- Location: LCCOMB_X40_Y34_N10
\b_regis|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|um_Reg[20][23]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|um_Reg[16][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[16][23]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|um_Reg[20][23]~regout\,
	combout => \b_regis|Mux8~4_combout\);

-- Location: LCCOMB_X40_Y34_N12
\b_regis|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux8~4_combout\ & ((\b_regis|um_Reg[28][23]~regout\))) # (!\b_regis|Mux8~4_combout\ & (\b_regis|um_Reg[24][23]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[24][23]~regout\,
	datab => \b_regis|um_Reg[28][23]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|Mux8~4_combout\,
	combout => \b_regis|Mux8~5_combout\);

-- Location: LCFF_X39_Y35_N7
\b_regis|um_Reg[23][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][23]~regout\);

-- Location: LCFF_X44_Y32_N5
\b_regis|um_Reg[27][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][23]~regout\);

-- Location: LCCOMB_X38_Y39_N10
\b_regis|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|um_Reg[27][23]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[19][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[19][23]~regout\,
	datac => \b_regis|um_Reg[27][23]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux8~7_combout\);

-- Location: LCFF_X39_Y35_N29
\b_regis|um_Reg[31][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][23]~regout\);

-- Location: LCCOMB_X39_Y35_N28
\b_regis|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux8~7_combout\ & ((\b_regis|um_Reg[31][23]~regout\))) # (!\b_regis|Mux8~7_combout\ & (\b_regis|um_Reg[23][23]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[23][23]~regout\,
	datac => \b_regis|um_Reg[31][23]~regout\,
	datad => \b_regis|Mux8~7_combout\,
	combout => \b_regis|Mux8~8_combout\);

-- Location: LCFF_X38_Y38_N11
\b_regis|um_Reg[10][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][23]~regout\);

-- Location: LCCOMB_X38_Y38_N10
\b_regis|Mux8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[10][23]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[8][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[8][23]~regout\,
	datac => \b_regis|um_Reg[10][23]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux8~12_combout\);

-- Location: LCFF_X38_Y35_N11
\b_regis|um_Reg[11][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][23]~regout\);

-- Location: LCCOMB_X38_Y35_N10
\b_regis|Mux8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux8~12_combout\ & ((\b_regis|um_Reg[11][23]~regout\))) # (!\b_regis|Mux8~12_combout\ & (\b_regis|um_Reg[9][23]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[9][23]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[11][23]~regout\,
	datad => \b_regis|Mux8~12_combout\,
	combout => \b_regis|Mux8~13_combout\);

-- Location: LCFF_X39_Y41_N29
\b_regis|um_Reg[27][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[27][22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][22]~regout\);

-- Location: LCFF_X43_Y41_N25
\b_regis|um_Reg[23][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[23][22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][22]~regout\);

-- Location: LCCOMB_X38_Y38_N18
\b_regis|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|um_Reg[10][22]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[8][22]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[8][22]~regout\,
	datac => \b_regis|um_Reg[10][22]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux9~10_combout\);

-- Location: LCFF_X42_Y40_N25
\b_regis|um_Reg[11][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[22]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][22]~regout\);

-- Location: LCCOMB_X42_Y40_N30
\b_regis|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux9~10_combout\ & (\b_regis|um_Reg[11][22]~regout\)) # (!\b_regis|Mux9~10_combout\ & ((\b_regis|um_Reg[9][22]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[11][22]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[9][22]~regout\,
	datad => \b_regis|Mux9~10_combout\,
	combout => \b_regis|Mux9~11_combout\);

-- Location: LCFF_X45_Y38_N11
\b_regis|um_Reg[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[22]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][22]~regout\);

-- Location: LCFF_X41_Y39_N15
\b_regis|um_Reg[13][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[22]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][22]~regout\);

-- Location: LCCOMB_X40_Y34_N6
\b_regis|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[20][21]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\mi|altsyncram_component|auto_generated|q_a\(18) & \b_regis|um_Reg[16][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[20][21]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|um_Reg[16][21]~regout\,
	combout => \b_regis|Mux10~4_combout\);

-- Location: LCCOMB_X40_Y34_N16
\b_regis|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux10~4_combout\ & (\b_regis|um_Reg[28][21]~regout\)) # (!\b_regis|Mux10~4_combout\ & ((\b_regis|um_Reg[24][21]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][21]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[24][21]~regout\,
	datad => \b_regis|Mux10~4_combout\,
	combout => \b_regis|Mux10~5_combout\);

-- Location: LCCOMB_X45_Y41_N30
\b_regis|Mux10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[13][21]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[12][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[13][21]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \b_regis|um_Reg[12][21]~regout\,
	combout => \b_regis|Mux10~17_combout\);

-- Location: LCFF_X44_Y38_N25
\b_regis|um_Reg[15][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][21]~regout\);

-- Location: LCCOMB_X45_Y41_N12
\b_regis|Mux10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux10~17_combout\ & ((\b_regis|um_Reg[15][21]~regout\))) # (!\b_regis|Mux10~17_combout\ & (\b_regis|um_Reg[14][21]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[14][21]~regout\,
	datac => \b_regis|um_Reg[15][21]~regout\,
	datad => \b_regis|Mux10~17_combout\,
	combout => \b_regis|Mux10~18_combout\);

-- Location: LCFF_X51_Y42_N1
\b_regis|um_Reg[29][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][20]~regout\);

-- Location: LCFF_X39_Y39_N7
\b_regis|um_Reg[30][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][20]~regout\);

-- Location: LCFF_X51_Y42_N15
\b_regis|um_Reg[20][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][20]~regout\);

-- Location: LCFF_X44_Y41_N23
\b_regis|um_Reg[27][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[27][20]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][20]~regout\);

-- Location: LCFF_X43_Y41_N17
\b_regis|um_Reg[23][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][20]~regout\);

-- Location: LCFF_X43_Y39_N23
\b_regis|um_Reg[19][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][20]~regout\);

-- Location: LCCOMB_X43_Y41_N16
\b_regis|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|um_Reg[23][20]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[19][20]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[19][20]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[23][20]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux11~7_combout\);

-- Location: LCFF_X43_Y42_N19
\b_regis|um_Reg[31][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[31][20]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][20]~regout\);

-- Location: LCCOMB_X44_Y41_N28
\b_regis|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux11~7_combout\ & (\b_regis|um_Reg[31][20]~regout\)) # (!\b_regis|Mux11~7_combout\ & ((\b_regis|um_Reg[27][20]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[31][20]~regout\,
	datab => \b_regis|um_Reg[27][20]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|Mux11~7_combout\,
	combout => \b_regis|Mux11~8_combout\);

-- Location: LCFF_X41_Y39_N7
\b_regis|um_Reg[13][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][20]~regout\);

-- Location: LCCOMB_X52_Y39_N18
\b_regis|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[25][19]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\b_regis|um_Reg[17][19]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[25][19]~regout\,
	datab => \b_regis|um_Reg[17][19]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux12~0_combout\);

-- Location: LCCOMB_X44_Y37_N10
\b_regis|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux12~0_combout\ & ((\b_regis|um_Reg[29][19]~regout\))) # (!\b_regis|Mux12~0_combout\ & (\b_regis|um_Reg[21][19]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][19]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[29][19]~regout\,
	datad => \b_regis|Mux12~0_combout\,
	combout => \b_regis|Mux12~1_combout\);

-- Location: LCFF_X39_Y37_N25
\b_regis|um_Reg[23][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[23][19]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][19]~regout\);

-- Location: LCFF_X40_Y37_N25
\b_regis|um_Reg[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][19]~regout\);

-- Location: LCFF_X48_Y38_N7
\b_regis|um_Reg[14][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][19]~regout\);

-- Location: LCFF_X41_Y38_N13
\b_regis|um_Reg[12][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][19]~regout\);

-- Location: LCCOMB_X41_Y38_N12
\b_regis|Mux12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (\mi|altsyncram_component|auto_generated|q_a\(15))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\b_regis|um_Reg[13][19]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|um_Reg[12][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[12][19]~regout\,
	datad => \b_regis|um_Reg[13][19]~regout\,
	combout => \b_regis|Mux12~17_combout\);

-- Location: LCCOMB_X41_Y38_N26
\b_regis|Mux12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux12~17_combout\ & ((\b_regis|um_Reg[15][19]~regout\))) # (!\b_regis|Mux12~17_combout\ & (\b_regis|um_Reg[14][19]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[14][19]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[15][19]~regout\,
	datad => \b_regis|Mux12~17_combout\,
	combout => \b_regis|Mux12~18_combout\);

-- Location: LCFF_X42_Y42_N17
\b_regis|um_Reg[22][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[22][18]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][18]~regout\);

-- Location: LCFF_X43_Y42_N21
\b_regis|um_Reg[31][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][18]~regout\);

-- Location: LCFF_X42_Y39_N3
\b_regis|um_Reg[9][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][18]~regout\);

-- Location: LCFF_X53_Y40_N13
\b_regis|um_Reg[10][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[10][18]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][18]~regout\);

-- Location: LCCOMB_X53_Y40_N18
\b_regis|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[10][18]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[8][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[10][18]~regout\,
	datab => \b_regis|um_Reg[8][18]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux13~10_combout\);

-- Location: LCFF_X53_Y40_N1
\b_regis|um_Reg[11][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][18]~regout\);

-- Location: LCCOMB_X53_Y40_N0
\b_regis|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux13~10_combout\ & ((\b_regis|um_Reg[11][18]~regout\))) # (!\b_regis|Mux13~10_combout\ & (\b_regis|um_Reg[9][18]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[9][18]~regout\,
	datac => \b_regis|um_Reg[11][18]~regout\,
	datad => \b_regis|Mux13~10_combout\,
	combout => \b_regis|Mux13~11_combout\);

-- Location: LCFF_X41_Y38_N21
\b_regis|um_Reg[12][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][18]~regout\);

-- Location: LCFF_X45_Y43_N13
\b_regis|um_Reg[31][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[17]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][17]~regout\);

-- Location: LCCOMB_X45_Y39_N20
\b_regis|Mux14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|um_Reg[5][17]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[4][17]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[4][17]~regout\,
	datab => \b_regis|um_Reg[5][17]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux14~10_combout\);

-- Location: LCCOMB_X45_Y39_N26
\b_regis|Mux14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~11_combout\ = (\b_regis|Mux14~10_combout\ & ((\b_regis|um_Reg[7][17]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\b_regis|Mux14~10_combout\ & (((\b_regis|um_Reg[6][17]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux14~10_combout\,
	datab => \b_regis|um_Reg[7][17]~regout\,
	datac => \b_regis|um_Reg[6][17]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux14~11_combout\);

-- Location: LCFF_X54_Y39_N3
\b_regis|um_Reg[8][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[17]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][17]~regout\);

-- Location: LCFF_X50_Y43_N17
\b_regis|um_Reg[15][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[15][17]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][17]~regout\);

-- Location: LCFF_X44_Y39_N13
\b_regis|um_Reg[16][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[16][16]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][16]~regout\);

-- Location: LCCOMB_X52_Y40_N16
\b_regis|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|um_Reg[24][16]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[16][16]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[16][16]~regout\,
	datac => \b_regis|um_Reg[24][16]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux15~4_combout\);

-- Location: LCFF_X49_Y39_N17
\b_regis|um_Reg[4][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[4][16]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][16]~regout\);

-- Location: LCFF_X45_Y41_N1
\b_regis|um_Reg[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[1][16]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][16]~regout\);

-- Location: LCCOMB_X45_Y41_N26
\b_regis|Mux15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[3][16]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[1][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][16]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|um_Reg[3][16]~regout\,
	combout => \b_regis|Mux15~14_combout\);

-- Location: LCCOMB_X51_Y43_N30
\b_regis|Mux15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|um_Reg[13][16]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[12][16]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][16]~regout\,
	datab => \b_regis|um_Reg[13][16]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux15~17_combout\);

-- Location: LCFF_X51_Y40_N13
\b_regis|um_Reg[15][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][16]~regout\);

-- Location: LCCOMB_X50_Y43_N26
\b_regis|Mux15~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux15~17_combout\ & (\b_regis|um_Reg[15][16]~regout\)) # (!\b_regis|Mux15~17_combout\ & ((\b_regis|um_Reg[14][16]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][16]~regout\,
	datab => \b_regis|um_Reg[14][16]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux15~17_combout\,
	combout => \b_regis|Mux15~18_combout\);

-- Location: LCFF_X44_Y39_N25
\b_regis|um_Reg[16][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[16][15]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][15]~regout\);

-- Location: LCFF_X39_Y37_N13
\b_regis|um_Reg[31][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[15]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][15]~regout\);

-- Location: LCFF_X49_Y42_N5
\b_regis|um_Reg[6][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[15]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][15]~regout\);

-- Location: LCCOMB_X48_Y42_N8
\b_regis|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|um_Reg[5][15]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[4][15]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[4][15]~regout\,
	datab => \b_regis|um_Reg[5][15]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux16~10_combout\);

-- Location: LCCOMB_X49_Y42_N4
\b_regis|Mux16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux16~10_combout\ & (\b_regis|um_Reg[7][15]~regout\)) # (!\b_regis|Mux16~10_combout\ & ((\b_regis|um_Reg[6][15]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[7][15]~regout\,
	datac => \b_regis|um_Reg[6][15]~regout\,
	datad => \b_regis|Mux16~10_combout\,
	combout => \b_regis|Mux16~11_combout\);

-- Location: LCFF_X50_Y42_N25
\b_regis|um_Reg[10][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[15]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][15]~regout\);

-- Location: LCFF_X54_Y39_N25
\b_regis|um_Reg[8][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[15]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][15]~regout\);

-- Location: LCCOMB_X54_Y39_N24
\b_regis|Mux16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[10][15]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[8][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[10][15]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[8][15]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux16~12_combout\);

-- Location: LCCOMB_X53_Y39_N8
\b_regis|Mux16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux16~12_combout\ & (\b_regis|um_Reg[11][15]~regout\)) # (!\b_regis|Mux16~12_combout\ & ((\b_regis|um_Reg[9][15]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[11][15]~regout\,
	datac => \b_regis|um_Reg[9][15]~regout\,
	datad => \b_regis|Mux16~12_combout\,
	combout => \b_regis|Mux16~13_combout\);

-- Location: LCFF_X47_Y42_N15
\b_regis|um_Reg[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[3][15]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][15]~regout\);

-- Location: LCCOMB_X48_Y42_N6
\b_regis|Mux16~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[3][15]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[1][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[3][15]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[1][15]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux16~14_combout\);

-- Location: LCCOMB_X48_Y42_N22
\b_regis|Mux16~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~15_combout\ = (\b_regis|Mux16~14_combout\) # ((\b_regis|um_Reg[2][15]~regout\ & (!\mi|altsyncram_component|auto_generated|q_a\(15) & \mi|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[2][15]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux16~14_combout\,
	combout => \b_regis|Mux16~15_combout\);

-- Location: LCCOMB_X52_Y39_N20
\b_regis|Mux16~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|Mux16~13_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux16~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|Mux16~13_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|Mux16~15_combout\,
	combout => \b_regis|Mux16~16_combout\);

-- Location: LCCOMB_X53_Y41_N6
\b_regis|Mux16~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[13][15]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[12][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[13][15]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[12][15]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux16~17_combout\);

-- Location: LCFF_X53_Y41_N21
\b_regis|um_Reg[15][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[15][15]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][15]~regout\);

-- Location: LCCOMB_X52_Y39_N22
\b_regis|Mux16~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux16~17_combout\ & (\b_regis|um_Reg[15][15]~regout\)) # (!\b_regis|Mux16~17_combout\ & ((\b_regis|um_Reg[14][15]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[15][15]~regout\,
	datac => \b_regis|um_Reg[14][15]~regout\,
	datad => \b_regis|Mux16~17_combout\,
	combout => \b_regis|Mux16~18_combout\);

-- Location: LCCOMB_X52_Y39_N24
\b_regis|Mux16~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux16~16_combout\ & ((\b_regis|Mux16~18_combout\))) # (!\b_regis|Mux16~16_combout\ & (\b_regis|Mux16~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|Mux16~11_combout\,
	datac => \b_regis|Mux16~16_combout\,
	datad => \b_regis|Mux16~18_combout\,
	combout => \b_regis|Mux16~19_combout\);

-- Location: LCCOMB_X50_Y39_N30
\alu|ShiftLeft0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~25_combout\ = (\b_regis|Mux15~20_combout\) # ((\b_regis|Mux16~20_combout\) # ((\b_regis|Mux14~20_combout\) # (\b_regis|Mux13~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux15~20_combout\,
	datab => \b_regis|Mux16~20_combout\,
	datac => \b_regis|Mux14~20_combout\,
	datad => \b_regis|Mux13~20_combout\,
	combout => \alu|ShiftLeft0~25_combout\);

-- Location: LCFF_X48_Y43_N7
\b_regis|um_Reg[22][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[22][14]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][14]~regout\);

-- Location: LCFF_X48_Y43_N11
\b_regis|um_Reg[28][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[28][14]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][14]~regout\);

-- Location: LCFF_X49_Y34_N23
\b_regis|um_Reg[23][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][14]~regout\);

-- Location: LCCOMB_X44_Y37_N4
\b_regis|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|um_Reg[23][14]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|um_Reg[19][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[19][14]~regout\,
	datac => \b_regis|um_Reg[23][14]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux17~7_combout\);

-- Location: LCFF_X53_Y37_N9
\b_regis|um_Reg[5][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[5][14]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][14]~regout\);

-- Location: LCCOMB_X47_Y41_N26
\b_regis|Mux17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[5][14]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[4][14]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[5][14]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[4][14]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux17~12_combout\);

-- Location: LCFF_X47_Y41_N13
\b_regis|um_Reg[7][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][14]~regout\);

-- Location: LCCOMB_X47_Y41_N12
\b_regis|Mux17~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux17~12_combout\ & ((\b_regis|um_Reg[7][14]~regout\))) # (!\b_regis|Mux17~12_combout\ & (\b_regis|um_Reg[6][14]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[6][14]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[7][14]~regout\,
	datad => \b_regis|Mux17~12_combout\,
	combout => \b_regis|Mux17~13_combout\);

-- Location: LCFF_X53_Y37_N23
\b_regis|um_Reg[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[3][14]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][14]~regout\);

-- Location: LCFF_X47_Y43_N13
\b_regis|um_Reg[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][14]~regout\);

-- Location: LCCOMB_X47_Y43_N14
\b_regis|Mux17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[3][14]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[1][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][14]~regout\,
	datab => \b_regis|um_Reg[3][14]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux17~14_combout\);

-- Location: LCCOMB_X48_Y43_N18
\b_regis|Mux17~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~15_combout\ = (\b_regis|Mux17~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[2][14]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[2][14]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \b_regis|Mux17~14_combout\,
	combout => \b_regis|Mux17~15_combout\);

-- Location: LCCOMB_X48_Y43_N20
\b_regis|Mux17~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|Mux17~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|Mux17~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|Mux17~15_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux17~13_combout\,
	combout => \b_regis|Mux17~16_combout\);

-- Location: LCFF_X45_Y35_N25
\b_regis|um_Reg[14][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][14]~regout\);

-- Location: LCCOMB_X52_Y39_N16
\b_regis|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[25][13]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\b_regis|um_Reg[17][13]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[25][13]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[17][13]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux18~0_combout\);

-- Location: LCFF_X40_Y40_N7
\b_regis|um_Reg[30][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][13]~regout\);

-- Location: LCFF_X48_Y39_N21
\b_regis|um_Reg[28][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][13]~regout\);

-- Location: LCFF_X49_Y42_N9
\b_regis|um_Reg[6][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[6][13]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][13]~regout\);

-- Location: LCFF_X50_Y42_N1
\b_regis|um_Reg[10][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][13]~regout\);

-- Location: LCFF_X54_Y39_N29
\b_regis|um_Reg[8][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][13]~regout\);

-- Location: LCCOMB_X54_Y39_N28
\b_regis|Mux18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[10][13]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[8][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[10][13]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[8][13]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux18~12_combout\);

-- Location: LCCOMB_X54_Y39_N10
\b_regis|Mux18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux18~12_combout\ & (\b_regis|um_Reg[11][13]~regout\)) # (!\b_regis|Mux18~12_combout\ & ((\b_regis|um_Reg[9][13]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[11][13]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[9][13]~regout\,
	datad => \b_regis|Mux18~12_combout\,
	combout => \b_regis|Mux18~13_combout\);

-- Location: LCFF_X48_Y42_N25
\b_regis|um_Reg[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][13]~regout\);

-- Location: LCCOMB_X48_Y42_N24
\b_regis|Mux18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[3][13]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[1][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[3][13]~regout\,
	datac => \b_regis|um_Reg[1][13]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux18~14_combout\);

-- Location: LCCOMB_X48_Y39_N0
\b_regis|Mux18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~15_combout\ = (\b_regis|Mux18~14_combout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(15) & (\mi|altsyncram_component|auto_generated|q_a\(16) & \b_regis|um_Reg[2][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[2][13]~regout\,
	datad => \b_regis|Mux18~14_combout\,
	combout => \b_regis|Mux18~15_combout\);

-- Location: LCCOMB_X48_Y39_N6
\b_regis|Mux18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|Mux18~13_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux18~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux18~13_combout\,
	datad => \b_regis|Mux18~15_combout\,
	combout => \b_regis|Mux18~16_combout\);

-- Location: LCFF_X41_Y42_N17
\b_regis|um_Reg[12][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[12][13]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][13]~regout\);

-- Location: LCFF_X40_Y40_N25
\b_regis|um_Reg[30][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[30][12]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][12]~regout\);

-- Location: LCFF_X43_Y41_N21
\b_regis|um_Reg[23][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[23][12]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][12]~regout\);

-- Location: LCFF_X48_Y40_N17
\b_regis|um_Reg[28][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[28][11]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][11]~regout\);

-- Location: LCFF_X49_Y42_N7
\b_regis|um_Reg[6][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][11]~regout\);

-- Location: LCCOMB_X47_Y41_N0
\b_regis|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[5][11]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[4][11]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[5][11]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[4][11]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux20~10_combout\);

-- Location: LCCOMB_X49_Y42_N6
\b_regis|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~11_combout\ = (\b_regis|Mux20~10_combout\ & ((\b_regis|um_Reg[7][11]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\b_regis|Mux20~10_combout\ & (((\b_regis|um_Reg[6][11]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[7][11]~regout\,
	datab => \b_regis|Mux20~10_combout\,
	datac => \b_regis|um_Reg[6][11]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux20~11_combout\);

-- Location: LCFF_X54_Y39_N9
\b_regis|um_Reg[8][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][11]~regout\);

-- Location: LCCOMB_X54_Y39_N8
\b_regis|Mux20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[10][11]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[8][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[10][11]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[8][11]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux20~12_combout\);

-- Location: LCCOMB_X54_Y39_N14
\b_regis|Mux20~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux20~12_combout\ & ((\b_regis|um_Reg[11][11]~regout\))) # (!\b_regis|Mux20~12_combout\ & (\b_regis|um_Reg[9][11]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux20~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[9][11]~regout\,
	datac => \b_regis|Mux20~12_combout\,
	datad => \b_regis|um_Reg[11][11]~regout\,
	combout => \b_regis|Mux20~13_combout\);

-- Location: LCFF_X47_Y42_N27
\b_regis|um_Reg[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][11]~regout\);

-- Location: LCCOMB_X48_Y42_N14
\b_regis|Mux20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[3][11]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[1][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[3][11]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[1][11]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux20~14_combout\);

-- Location: LCCOMB_X49_Y39_N24
\b_regis|Mux20~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~15_combout\ = (\b_regis|Mux20~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[2][11]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[2][11]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \b_regis|Mux20~14_combout\,
	combout => \b_regis|Mux20~15_combout\);

-- Location: LCCOMB_X49_Y39_N26
\b_regis|Mux20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|Mux20~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux20~15_combout\,
	datad => \b_regis|Mux20~13_combout\,
	combout => \b_regis|Mux20~16_combout\);

-- Location: LCFF_X50_Y43_N13
\b_regis|um_Reg[12][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][11]~regout\);

-- Location: LCCOMB_X50_Y43_N18
\b_regis|Mux20~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\b_regis|um_Reg[13][11]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|um_Reg[12][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][11]~regout\,
	datab => \b_regis|um_Reg[13][11]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux20~17_combout\);

-- Location: LCFF_X50_Y43_N29
\b_regis|um_Reg[15][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][11]~regout\);

-- Location: LCCOMB_X50_Y43_N14
\b_regis|Mux20~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux20~17_combout\ & ((\b_regis|um_Reg[15][11]~regout\))) # (!\b_regis|Mux20~17_combout\ & (\b_regis|um_Reg[14][11]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[14][11]~regout\,
	datab => \b_regis|um_Reg[15][11]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux20~17_combout\,
	combout => \b_regis|Mux20~18_combout\);

-- Location: LCCOMB_X49_Y39_N12
\b_regis|Mux20~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux20~16_combout\ & ((\b_regis|Mux20~18_combout\))) # (!\b_regis|Mux20~16_combout\ & (\b_regis|Mux20~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|Mux20~11_combout\,
	datac => \b_regis|Mux20~18_combout\,
	datad => \b_regis|Mux20~16_combout\,
	combout => \b_regis|Mux20~19_combout\);

-- Location: LCFF_X47_Y39_N11
\b_regis|um_Reg[21][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[21][10]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][10]~regout\);

-- Location: LCCOMB_X43_Y41_N28
\b_regis|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[21][10]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[17][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][10]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[17][10]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux21~0_combout\);

-- Location: LCFF_X51_Y42_N5
\b_regis|um_Reg[29][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][10]~regout\);

-- Location: LCCOMB_X43_Y41_N18
\b_regis|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux21~0_combout\ & (\b_regis|um_Reg[29][10]~regout\)) # (!\b_regis|Mux21~0_combout\ & ((\b_regis|um_Reg[25][10]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[29][10]~regout\,
	datab => \b_regis|um_Reg[25][10]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|Mux21~0_combout\,
	combout => \b_regis|Mux21~1_combout\);

-- Location: LCFF_X39_Y40_N13
\b_regis|um_Reg[26][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][10]~regout\);

-- Location: LCFF_X45_Y42_N21
\b_regis|um_Reg[9][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][10]~regout\);

-- Location: LCFF_X53_Y40_N31
\b_regis|um_Reg[10][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][10]~regout\);

-- Location: LCCOMB_X53_Y40_N28
\b_regis|Mux21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[10][10]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[8][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][10]~regout\,
	datab => \b_regis|um_Reg[10][10]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux21~10_combout\);

-- Location: LCFF_X53_Y40_N23
\b_regis|um_Reg[11][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][10]~regout\);

-- Location: LCCOMB_X53_Y40_N22
\b_regis|Mux21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux21~10_combout\ & ((\b_regis|um_Reg[11][10]~regout\))) # (!\b_regis|Mux21~10_combout\ & (\b_regis|um_Reg[9][10]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[9][10]~regout\,
	datac => \b_regis|um_Reg[11][10]~regout\,
	datad => \b_regis|Mux21~10_combout\,
	combout => \b_regis|Mux21~11_combout\);

-- Location: LCFF_X45_Y41_N21
\b_regis|um_Reg[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[1][10]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][10]~regout\);

-- Location: LCFF_X48_Y34_N15
\b_regis|um_Reg[17][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][9]~regout\);

-- Location: LCCOMB_X36_Y39_N30
\b_regis|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[27][9]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[19][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][9]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[19][9]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux22~7_combout\);

-- Location: LCCOMB_X36_Y40_N24
\b_regis|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux22~7_combout\ & (\b_regis|um_Reg[31][9]~regout\)) # (!\b_regis|Mux22~7_combout\ & ((\b_regis|um_Reg[23][9]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[31][9]~regout\,
	datab => \b_regis|um_Reg[23][9]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux22~7_combout\,
	combout => \b_regis|Mux22~8_combout\);

-- Location: LCFF_X54_Y38_N19
\b_regis|um_Reg[14][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[14][9]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][9]~regout\);

-- Location: LCFF_X45_Y36_N15
\b_regis|um_Reg[17][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[17][8]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][8]~regout\);

-- Location: LCFF_X52_Y36_N31
\b_regis|um_Reg[31][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[31][8]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][8]~regout\);

-- Location: LCFF_X53_Y42_N21
\b_regis|um_Reg[6][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[6][8]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][8]~regout\);

-- Location: LCFF_X45_Y33_N17
\b_regis|um_Reg[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[1][8]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][8]~regout\);

-- Location: LCFF_X39_Y39_N13
\b_regis|um_Reg[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[30][7]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][7]~regout\);

-- Location: LCFF_X36_Y39_N7
\b_regis|um_Reg[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][7]~regout\);

-- Location: LCCOMB_X36_Y39_N6
\b_regis|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[27][7]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\b_regis|um_Reg[19][7]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[27][7]~regout\,
	datac => \b_regis|um_Reg[19][7]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux24~7_combout\);

-- Location: LCCOMB_X36_Y38_N0
\b_regis|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux24~7_combout\ & (\b_regis|um_Reg[31][7]~regout\)) # (!\b_regis|Mux24~7_combout\ & ((\b_regis|um_Reg[23][7]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[31][7]~regout\,
	datac => \b_regis|um_Reg[23][7]~regout\,
	datad => \b_regis|Mux24~7_combout\,
	combout => \b_regis|Mux24~8_combout\);

-- Location: LCFF_X54_Y39_N27
\b_regis|um_Reg[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][7]~regout\);

-- Location: LCFF_X54_Y38_N5
\b_regis|um_Reg[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[13][7]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][7]~regout\);

-- Location: LCCOMB_X36_Y39_N22
\b_regis|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (\mi|altsyncram_component|auto_generated|q_a\(17))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|um_Reg[23][6]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|um_Reg[19][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[19][6]~regout\,
	datad => \b_regis|um_Reg[23][6]~regout\,
	combout => \b_regis|Mux25~7_combout\);

-- Location: LCFF_X35_Y40_N13
\b_regis|um_Reg[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[31][6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][6]~regout\);

-- Location: LCCOMB_X35_Y40_N6
\b_regis|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux25~7_combout\ & (\b_regis|um_Reg[31][6]~regout\)) # (!\b_regis|Mux25~7_combout\ & ((\b_regis|um_Reg[27][6]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[31][6]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[27][6]~regout\,
	datad => \b_regis|Mux25~7_combout\,
	combout => \b_regis|Mux25~8_combout\);

-- Location: LCFF_X42_Y40_N13
\b_regis|um_Reg[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[11][6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][6]~regout\);

-- Location: LCFF_X41_Y40_N29
\b_regis|um_Reg[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[6]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][6]~regout\);

-- Location: LCFF_X40_Y38_N11
\b_regis|um_Reg[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[6]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][6]~regout\);

-- Location: LCCOMB_X49_Y42_N24
\b_regis|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[5][6]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[4][6]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[5][6]~regout\,
	datac => \b_regis|um_Reg[4][6]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux25~12_combout\);

-- Location: LCFF_X41_Y40_N31
\b_regis|um_Reg[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[6]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][6]~regout\);

-- Location: LCFF_X45_Y40_N15
\b_regis|um_Reg[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[12][6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][6]~regout\);

-- Location: LCCOMB_X45_Y40_N20
\b_regis|Mux25~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[13][6]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[12][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[13][6]~regout\,
	datac => \b_regis|um_Reg[12][6]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux25~17_combout\);

-- Location: LCCOMB_X45_Y40_N10
\b_regis|Mux25~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux25~17_combout\ & (\b_regis|um_Reg[15][6]~regout\)) # (!\b_regis|Mux25~17_combout\ & ((\b_regis|um_Reg[14][6]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux25~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][6]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|Mux25~17_combout\,
	datad => \b_regis|um_Reg[14][6]~regout\,
	combout => \b_regis|Mux25~18_combout\);

-- Location: LCFF_X35_Y40_N17
\b_regis|um_Reg[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][5]~regout\);

-- Location: LCCOMB_X36_Y39_N14
\b_regis|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[27][5]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[19][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][5]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[19][5]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux26~7_combout\);

-- Location: LCFF_X42_Y34_N21
\b_regis|um_Reg[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[6][5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][5]~regout\);

-- Location: LCFF_X40_Y38_N27
\b_regis|um_Reg[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][5]~regout\);

-- Location: LCFF_X40_Y37_N21
\b_regis|um_Reg[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][5]~regout\);

-- Location: LCFF_X54_Y38_N13
\b_regis|um_Reg[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[13][5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][5]~regout\);

-- Location: LCFF_X50_Y34_N5
\b_regis|um_Reg[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[1]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][1]~regout\);

-- Location: LCFF_X38_Y41_N25
\b_regis|um_Reg[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[26][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][1]~regout\);

-- Location: LCFF_X49_Y42_N11
\b_regis|um_Reg[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[1]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][1]~regout\);

-- Location: LCFF_X50_Y34_N7
\b_regis|um_Reg[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[8][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][1]~regout\);

-- Location: LCFF_X38_Y35_N17
\b_regis|um_Reg[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[1]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][1]~regout\);

-- Location: LCFF_X48_Y33_N17
\b_regis|um_Reg[22][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][31]~regout\);

-- Location: LCFF_X42_Y36_N7
\b_regis|um_Reg[28][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][31]~regout\);

-- Location: LCFF_X47_Y32_N21
\b_regis|um_Reg[4][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[4][31]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][31]~regout\);

-- Location: LCCOMB_X40_Y32_N16
\b_regis|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\b_regis|um_Reg[5][31]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|um_Reg[4][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[4][31]~regout\,
	datac => \b_regis|um_Reg[5][31]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux0~10_combout\);

-- Location: LCCOMB_X40_Y32_N18
\b_regis|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~11_combout\ = (\b_regis|Mux0~10_combout\ & (((\b_regis|um_Reg[7][31]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\b_regis|Mux0~10_combout\ & (\b_regis|um_Reg[6][31]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux0~10_combout\,
	datab => \b_regis|um_Reg[6][31]~regout\,
	datac => \b_regis|um_Reg[7][31]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux0~11_combout\);

-- Location: LCFF_X50_Y31_N1
\b_regis|um_Reg[10][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][31]~regout\);

-- Location: LCFF_X38_Y32_N7
\b_regis|um_Reg[8][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][31]~regout\);

-- Location: LCCOMB_X38_Y32_N6
\b_regis|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[10][31]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\b_regis|um_Reg[8][31]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[10][31]~regout\,
	datac => \b_regis|um_Reg[8][31]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux0~12_combout\);

-- Location: LCFF_X50_Y31_N11
\b_regis|um_Reg[11][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][31]~regout\);

-- Location: LCCOMB_X39_Y32_N18
\b_regis|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux0~12_combout\ & ((\b_regis|um_Reg[11][31]~regout\))) # (!\b_regis|Mux0~12_combout\ & (\b_regis|um_Reg[9][31]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[9][31]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux0~12_combout\,
	datad => \b_regis|um_Reg[11][31]~regout\,
	combout => \b_regis|Mux0~13_combout\);

-- Location: LCFF_X51_Y32_N3
\b_regis|um_Reg[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][31]~regout\);

-- Location: LCCOMB_X39_Y33_N22
\b_regis|Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[3][31]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[1][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][31]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|um_Reg[3][31]~regout\,
	combout => \b_regis|Mux0~14_combout\);

-- Location: LCCOMB_X39_Y33_N16
\b_regis|Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~15_combout\ = (\b_regis|Mux0~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16) & (!\mi|altsyncram_component|auto_generated|q_a\(15) & \b_regis|um_Reg[2][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[2][31]~regout\,
	datad => \b_regis|Mux0~14_combout\,
	combout => \b_regis|Mux0~15_combout\);

-- Location: LCCOMB_X39_Y33_N6
\b_regis|Mux0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|Mux0~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux0~15_combout\,
	datad => \b_regis|Mux0~13_combout\,
	combout => \b_regis|Mux0~16_combout\);

-- Location: LCFF_X49_Y32_N31
\b_regis|um_Reg[14][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][31]~regout\);

-- Location: LCFF_X39_Y32_N21
\b_regis|um_Reg[12][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[12][31]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][31]~regout\);

-- Location: LCCOMB_X39_Y32_N14
\b_regis|Mux0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[13][31]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[12][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[13][31]~regout\,
	datac => \b_regis|um_Reg[12][31]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux0~17_combout\);

-- Location: LCCOMB_X42_Y32_N8
\b_regis|Mux0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~18_combout\ = (\b_regis|Mux0~17_combout\ & (((\b_regis|um_Reg[15][31]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\b_regis|Mux0~17_combout\ & (\b_regis|um_Reg[14][31]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[14][31]~regout\,
	datab => \b_regis|Mux0~17_combout\,
	datac => \b_regis|um_Reg[15][31]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux0~18_combout\);

-- Location: LCCOMB_X39_Y33_N4
\b_regis|Mux0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux0~16_combout\ & ((\b_regis|Mux0~18_combout\))) # (!\b_regis|Mux0~16_combout\ & (\b_regis|Mux0~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|Mux0~11_combout\,
	datac => \b_regis|Mux0~18_combout\,
	datad => \b_regis|Mux0~16_combout\,
	combout => \b_regis|Mux0~19_combout\);

-- Location: LCCOMB_X42_Y36_N28
\b_regis|Mux32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[21][31]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[20][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][31]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[20][31]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux32~2_combout\);

-- Location: LCCOMB_X42_Y36_N6
\b_regis|Mux32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux32~2_combout\ & (\b_regis|um_Reg[29][31]~regout\)) # (!\b_regis|Mux32~2_combout\ & ((\b_regis|um_Reg[28][31]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[29][31]~regout\,
	datac => \b_regis|um_Reg[28][31]~regout\,
	datad => \b_regis|Mux32~2_combout\,
	combout => \b_regis|Mux32~3_combout\);

-- Location: LCCOMB_X48_Y33_N16
\b_regis|Mux32~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[23][31]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[22][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[23][31]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[22][31]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux32~7_combout\);

-- Location: LCCOMB_X38_Y32_N8
\b_regis|Mux32~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\b_regis|um_Reg[10][31]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[8][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][31]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|um_Reg[10][31]~regout\,
	combout => \b_regis|Mux32~10_combout\);

-- Location: LCCOMB_X47_Y32_N22
\b_regis|Mux32~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux32~10_combout\ & (\b_regis|um_Reg[14][31]~regout\)) # (!\b_regis|Mux32~10_combout\ & ((\b_regis|um_Reg[12][31]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux32~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[14][31]~regout\,
	datac => \b_regis|Mux32~10_combout\,
	datad => \b_regis|um_Reg[12][31]~regout\,
	combout => \b_regis|Mux32~11_combout\);

-- Location: LCCOMB_X40_Y33_N6
\b_regis|Mux33~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[5][30]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[1][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][30]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[5][30]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux33~10_combout\);

-- Location: LCCOMB_X43_Y32_N16
\b_regis|Mux34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[26][29]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[18][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][29]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[18][29]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux34~0_combout\);

-- Location: LCCOMB_X38_Y32_N10
\b_regis|Mux34~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[10][29]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\b_regis|um_Reg[8][29]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[10][29]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[8][29]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux34~10_combout\);

-- Location: LCCOMB_X45_Y32_N0
\b_regis|Mux34~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux34~10_combout\ & ((\b_regis|um_Reg[14][29]~regout\))) # (!\b_regis|Mux34~10_combout\ & (\b_regis|um_Reg[12][29]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux34~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][29]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[14][29]~regout\,
	datad => \b_regis|Mux34~10_combout\,
	combout => \b_regis|Mux34~11_combout\);

-- Location: LCCOMB_X38_Y37_N12
\b_regis|Mux35~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (\mi|altsyncram_component|auto_generated|q_a\(23))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|um_Reg[30][28]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|um_Reg[22][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[22][28]~regout\,
	datad => \b_regis|um_Reg[30][28]~regout\,
	combout => \b_regis|Mux35~7_combout\);

-- Location: LCCOMB_X39_Y35_N18
\b_regis|Mux35~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux35~7_combout\ & (\b_regis|um_Reg[31][28]~regout\)) # (!\b_regis|Mux35~7_combout\ & ((\b_regis|um_Reg[23][28]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux35~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[31][28]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[23][28]~regout\,
	datad => \b_regis|Mux35~7_combout\,
	combout => \b_regis|Mux35~8_combout\);

-- Location: LCCOMB_X42_Y39_N22
\b_regis|Mux35~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[11][28]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\b_regis|um_Reg[9][28]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[11][28]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[9][28]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux35~17_combout\);

-- Location: LCCOMB_X42_Y39_N14
\b_regis|Mux35~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux35~17_combout\ & (\b_regis|um_Reg[15][28]~regout\)) # (!\b_regis|Mux35~17_combout\ & ((\b_regis|um_Reg[13][28]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux35~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[15][28]~regout\,
	datac => \b_regis|um_Reg[13][28]~regout\,
	datad => \b_regis|Mux35~17_combout\,
	combout => \b_regis|Mux35~18_combout\);

-- Location: LCCOMB_X38_Y37_N20
\b_regis|Mux36~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|um_Reg[23][27]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[22][27]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[22][27]~regout\,
	datac => \b_regis|um_Reg[23][27]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux36~7_combout\);

-- Location: LCCOMB_X38_Y32_N30
\b_regis|Mux36~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[10][27]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\b_regis|um_Reg[8][27]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[10][27]~regout\,
	datac => \b_regis|um_Reg[8][27]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux36~10_combout\);

-- Location: LCCOMB_X45_Y32_N8
\b_regis|Mux36~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux36~10_combout\ & ((\b_regis|um_Reg[14][27]~regout\))) # (!\b_regis|Mux36~10_combout\ & (\b_regis|um_Reg[12][27]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux36~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][27]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[14][27]~regout\,
	datad => \b_regis|Mux36~10_combout\,
	combout => \b_regis|Mux36~11_combout\);

-- Location: LCCOMB_X43_Y32_N18
\b_regis|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|um_Reg[19][26]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[18][26]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[18][26]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[19][26]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux37~0_combout\);

-- Location: LCCOMB_X43_Y32_N10
\b_regis|Mux37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux37~0_combout\ & ((\b_regis|um_Reg[27][26]~regout\))) # (!\b_regis|Mux37~0_combout\ & (\b_regis|um_Reg[26][26]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[26][26]~regout\,
	datac => \b_regis|um_Reg[27][26]~regout\,
	datad => \b_regis|Mux37~0_combout\,
	combout => \b_regis|Mux37~1_combout\);

-- Location: LCCOMB_X41_Y34_N12
\b_regis|Mux37~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[28][26]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[20][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[28][26]~regout\,
	datac => \b_regis|um_Reg[20][26]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux37~2_combout\);

-- Location: LCCOMB_X41_Y34_N10
\b_regis|Mux37~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux37~2_combout\ & (\b_regis|um_Reg[29][26]~regout\)) # (!\b_regis|Mux37~2_combout\ & ((\b_regis|um_Reg[21][26]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[29][26]~regout\,
	datac => \b_regis|um_Reg[21][26]~regout\,
	datad => \b_regis|Mux37~2_combout\,
	combout => \b_regis|Mux37~3_combout\);

-- Location: LCCOMB_X48_Y34_N22
\b_regis|Mux37~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|um_Reg[17][26]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[16][26]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[16][26]~regout\,
	datab => \b_regis|um_Reg[17][26]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux37~4_combout\);

-- Location: LCCOMB_X48_Y34_N8
\b_regis|Mux37~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux37~4_combout\ & ((\b_regis|um_Reg[25][26]~regout\))) # (!\b_regis|Mux37~4_combout\ & (\b_regis|um_Reg[24][26]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux37~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[24][26]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[25][26]~regout\,
	datad => \b_regis|Mux37~4_combout\,
	combout => \b_regis|Mux37~5_combout\);

-- Location: LCCOMB_X48_Y34_N12
\b_regis|Mux37~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux37~3_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux37~5_combout\ & 
-- !\mi|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux37~3_combout\,
	datab => \b_regis|Mux37~5_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux37~6_combout\);

-- Location: LCCOMB_X40_Y39_N10
\b_regis|Mux37~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[30][26]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[22][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[30][26]~regout\,
	datac => \b_regis|um_Reg[22][26]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux37~7_combout\);

-- Location: LCCOMB_X39_Y35_N4
\b_regis|Mux37~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux37~7_combout\ & ((\b_regis|um_Reg[31][26]~regout\))) # (!\b_regis|Mux37~7_combout\ & (\b_regis|um_Reg[23][26]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux37~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[23][26]~regout\,
	datac => \b_regis|um_Reg[31][26]~regout\,
	datad => \b_regis|Mux37~7_combout\,
	combout => \b_regis|Mux37~8_combout\);

-- Location: LCCOMB_X47_Y37_N10
\b_regis|Mux37~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux37~6_combout\ & (\b_regis|Mux37~8_combout\)) # (!\b_regis|Mux37~6_combout\ & ((\b_regis|Mux37~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|Mux37~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux37~6_combout\,
	datac => \b_regis|Mux37~8_combout\,
	datad => \b_regis|Mux37~1_combout\,
	combout => \b_regis|Mux37~9_combout\);

-- Location: LCCOMB_X38_Y32_N4
\b_regis|Mux37~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|um_Reg[10][26]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[8][26]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][26]~regout\,
	datab => \b_regis|um_Reg[10][26]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux37~12_combout\);

-- Location: LCCOMB_X38_Y32_N26
\b_regis|Mux37~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~13_combout\ = (\b_regis|Mux37~12_combout\ & ((\b_regis|um_Reg[14][26]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\b_regis|Mux37~12_combout\ & (((\b_regis|um_Reg[12][26]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[14][26]~regout\,
	datab => \b_regis|um_Reg[12][26]~regout\,
	datac => \b_regis|Mux37~12_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux37~13_combout\);

-- Location: LCCOMB_X47_Y37_N6
\b_regis|Mux37~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|um_Reg[6][26]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|um_Reg[2][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[2][26]~regout\,
	datad => \b_regis|um_Reg[6][26]~regout\,
	combout => \b_regis|Mux37~14_combout\);

-- Location: LCCOMB_X47_Y37_N4
\b_regis|Mux37~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~15_combout\ = (\b_regis|Mux37~14_combout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(21) & (\mi|altsyncram_component|auto_generated|q_a\(22) & \b_regis|um_Reg[4][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[4][26]~regout\,
	datad => \b_regis|Mux37~14_combout\,
	combout => \b_regis|Mux37~15_combout\);

-- Location: LCCOMB_X47_Y37_N24
\b_regis|Mux37~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (\mi|altsyncram_component|auto_generated|q_a\(23))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|Mux37~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|Mux37~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|Mux37~15_combout\,
	datad => \b_regis|Mux37~13_combout\,
	combout => \b_regis|Mux37~16_combout\);

-- Location: LCCOMB_X40_Y37_N10
\b_regis|Mux38~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|um_Reg[5][25]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|um_Reg[1][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[5][25]~regout\,
	datac => \b_regis|um_Reg[1][25]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux38~12_combout\);

-- Location: LCCOMB_X40_Y36_N28
\b_regis|Mux38~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux38~12_combout\ & ((\b_regis|um_Reg[7][25]~regout\))) # (!\b_regis|Mux38~12_combout\ & (\b_regis|um_Reg[3][25]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux38~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[3][25]~regout\,
	datac => \b_regis|um_Reg[7][25]~regout\,
	datad => \b_regis|Mux38~12_combout\,
	combout => \b_regis|Mux38~13_combout\);

-- Location: LCCOMB_X38_Y35_N6
\b_regis|Mux38~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[11][25]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\b_regis|um_Reg[9][25]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[11][25]~regout\,
	datac => \b_regis|um_Reg[9][25]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux38~17_combout\);

-- Location: LCCOMB_X41_Y34_N16
\b_regis|Mux39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[28][24]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[20][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][24]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[20][24]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux39~2_combout\);

-- Location: LCCOMB_X40_Y39_N28
\b_regis|Mux39~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[30][24]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[22][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[30][24]~regout\,
	datac => \b_regis|um_Reg[22][24]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux39~7_combout\);

-- Location: LCCOMB_X39_Y35_N12
\b_regis|Mux39~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux39~7_combout\ & ((\b_regis|um_Reg[31][24]~regout\))) # (!\b_regis|Mux39~7_combout\ & (\b_regis|um_Reg[23][24]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|Mux39~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|Mux39~7_combout\,
	datac => \b_regis|um_Reg[23][24]~regout\,
	datad => \b_regis|um_Reg[31][24]~regout\,
	combout => \b_regis|Mux39~8_combout\);

-- Location: LCCOMB_X38_Y35_N2
\b_regis|Mux39~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[11][24]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\b_regis|um_Reg[9][24]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[11][24]~regout\,
	datac => \b_regis|um_Reg[9][24]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux39~17_combout\);

-- Location: LCCOMB_X41_Y39_N30
\b_regis|Mux39~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux39~17_combout\ & ((\b_regis|um_Reg[15][24]~regout\))) # (!\b_regis|Mux39~17_combout\ & (\b_regis|um_Reg[13][24]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux39~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[13][24]~regout\,
	datac => \b_regis|Mux39~17_combout\,
	datad => \b_regis|um_Reg[15][24]~regout\,
	combout => \b_regis|Mux39~18_combout\);

-- Location: LCCOMB_X36_Y34_N6
\imm|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux7~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\mi|altsyncram_component|auto_generated|q_a\(24)))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\mi|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(31),
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \mi|altsyncram_component|auto_generated|q_a\(4),
	combout => \imm|Mux7~4_combout\);

-- Location: LCCOMB_X40_Y39_N12
\b_regis|Mux40~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|um_Reg[23][23]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[22][23]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[22][23]~regout\,
	datac => \b_regis|um_Reg[23][23]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux40~7_combout\);

-- Location: LCCOMB_X40_Y39_N18
\b_regis|Mux40~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~8_combout\ = (\b_regis|Mux40~7_combout\ & ((\b_regis|um_Reg[31][23]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\b_regis|Mux40~7_combout\ & (((\b_regis|um_Reg[30][23]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux40~7_combout\,
	datab => \b_regis|um_Reg[31][23]~regout\,
	datac => \b_regis|um_Reg[30][23]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux40~8_combout\);

-- Location: LCCOMB_X40_Y37_N16
\b_regis|Mux40~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21)) # ((\b_regis|um_Reg[5][23]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[1][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[1][23]~regout\,
	datad => \b_regis|um_Reg[5][23]~regout\,
	combout => \b_regis|Mux40~12_combout\);

-- Location: LCCOMB_X45_Y38_N10
\b_regis|Mux41~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][22]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[6][22]~regout\,
	datac => \b_regis|um_Reg[2][22]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux41~14_combout\);

-- Location: LCCOMB_X38_Y37_N30
\b_regis|Mux42~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23)) # ((\b_regis|um_Reg[23][21]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|um_Reg[22][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[22][21]~regout\,
	datad => \b_regis|um_Reg[23][21]~regout\,
	combout => \b_regis|Mux42~7_combout\);

-- Location: LCCOMB_X40_Y38_N24
\b_regis|Mux42~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][21]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[6][21]~regout\,
	datac => \b_regis|um_Reg[2][21]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux42~14_combout\);

-- Location: LCCOMB_X44_Y39_N30
\b_regis|Mux43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|um_Reg[19][20]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|um_Reg[18][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[18][20]~regout\,
	datab => \b_regis|um_Reg[19][20]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux43~0_combout\);

-- Location: LCCOMB_X48_Y39_N16
\b_regis|Mux43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux43~0_combout\ & (\b_regis|um_Reg[27][20]~regout\)) # (!\b_regis|Mux43~0_combout\ & ((\b_regis|um_Reg[26][20]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][20]~regout\,
	datab => \b_regis|um_Reg[26][20]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \b_regis|Mux43~0_combout\,
	combout => \b_regis|Mux43~1_combout\);

-- Location: LCCOMB_X51_Y42_N14
\b_regis|Mux43~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[28][20]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\b_regis|um_Reg[20][20]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[28][20]~regout\,
	datac => \b_regis|um_Reg[20][20]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux43~2_combout\);

-- Location: LCCOMB_X51_Y42_N0
\b_regis|Mux43~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~3_combout\ = (\b_regis|Mux43~2_combout\ & (((\b_regis|um_Reg[29][20]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\b_regis|Mux43~2_combout\ & (\b_regis|um_Reg[21][20]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][20]~regout\,
	datab => \b_regis|Mux43~2_combout\,
	datac => \b_regis|um_Reg[29][20]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux43~3_combout\);

-- Location: LCCOMB_X49_Y41_N18
\b_regis|Mux43~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[17][20]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[16][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[17][20]~regout\,
	datac => \b_regis|um_Reg[16][20]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux43~4_combout\);

-- Location: LCCOMB_X48_Y34_N10
\b_regis|Mux43~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux43~4_combout\ & ((\b_regis|um_Reg[25][20]~regout\))) # (!\b_regis|Mux43~4_combout\ & (\b_regis|um_Reg[24][20]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux43~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[24][20]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[25][20]~regout\,
	datad => \b_regis|Mux43~4_combout\,
	combout => \b_regis|Mux43~5_combout\);

-- Location: LCCOMB_X48_Y34_N6
\b_regis|Mux43~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|Mux43~3_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|Mux43~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux43~5_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux43~3_combout\,
	combout => \b_regis|Mux43~6_combout\);

-- Location: LCCOMB_X40_Y39_N20
\b_regis|Mux43~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[30][20]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[22][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[30][20]~regout\,
	datac => \b_regis|um_Reg[22][20]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux43~7_combout\);

-- Location: LCCOMB_X43_Y42_N6
\b_regis|Mux43~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~8_combout\ = (\b_regis|Mux43~7_combout\ & ((\b_regis|um_Reg[31][20]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\b_regis|Mux43~7_combout\ & (((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- \b_regis|um_Reg[23][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux43~7_combout\,
	datab => \b_regis|um_Reg[31][20]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \b_regis|um_Reg[23][20]~regout\,
	combout => \b_regis|Mux43~8_combout\);

-- Location: LCCOMB_X47_Y34_N12
\b_regis|Mux43~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux43~6_combout\ & (\b_regis|Mux43~8_combout\)) # (!\b_regis|Mux43~6_combout\ & ((\b_regis|Mux43~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux43~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux43~8_combout\,
	datab => \b_regis|Mux43~1_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|Mux43~6_combout\,
	combout => \b_regis|Mux43~9_combout\);

-- Location: LCCOMB_X45_Y38_N12
\b_regis|Mux43~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][20]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[6][20]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[2][20]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux43~14_combout\);

-- Location: LCCOMB_X38_Y37_N28
\b_regis|Mux44~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[23][19]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\b_regis|um_Reg[22][19]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[23][19]~regout\,
	datac => \b_regis|um_Reg[22][19]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux44~7_combout\);

-- Location: LCCOMB_X38_Y38_N30
\b_regis|Mux44~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|um_Reg[10][19]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[8][19]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[8][19]~regout\,
	datac => \b_regis|um_Reg[10][19]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux44~10_combout\);

-- Location: LCCOMB_X48_Y32_N20
\b_regis|Mux44~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux44~10_combout\ & ((\b_regis|um_Reg[14][19]~regout\))) # (!\b_regis|Mux44~10_combout\ & (\b_regis|um_Reg[12][19]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux44~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][19]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[14][19]~regout\,
	datad => \b_regis|Mux44~10_combout\,
	combout => \b_regis|Mux44~11_combout\);

-- Location: LCCOMB_X40_Y37_N24
\b_regis|Mux44~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21)) # ((\b_regis|um_Reg[5][19]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[1][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[1][19]~regout\,
	datad => \b_regis|um_Reg[5][19]~regout\,
	combout => \b_regis|Mux44~12_combout\);

-- Location: LCCOMB_X44_Y36_N26
\imm|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux12~0_combout\ = (\imm|Mux19~2_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(19))) # (!\imm|Mux19~2_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \mi|altsyncram_component|auto_generated|q_a\(31),
	datad => \imm|Mux19~2_combout\,
	combout => \imm|Mux12~0_combout\);

-- Location: LCCOMB_X48_Y32_N12
\imm|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux12~1_combout\ = (\imm|Mux19~1_combout\) # ((\imm|Mux12~0_combout\ & \imm|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \imm|Mux12~0_combout\,
	datac => \imm|Mux19~1_combout\,
	datad => \imm|Mux14~0_combout\,
	combout => \imm|Mux12~1_combout\);

-- Location: LCCOMB_X47_Y42_N20
\b_regis|Mux45~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[5][18]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[1][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[1][18]~regout\,
	datac => \b_regis|um_Reg[5][18]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux45~10_combout\);

-- Location: LCCOMB_X42_Y39_N2
\b_regis|Mux45~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[11][18]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\b_regis|um_Reg[9][18]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[11][18]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[9][18]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux45~17_combout\);

-- Location: LCCOMB_X42_Y39_N8
\b_regis|Mux45~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux45~17_combout\ & (\b_regis|um_Reg[15][18]~regout\)) # (!\b_regis|Mux45~17_combout\ & ((\b_regis|um_Reg[13][18]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux45~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[15][18]~regout\,
	datac => \b_regis|um_Reg[13][18]~regout\,
	datad => \b_regis|Mux45~17_combout\,
	combout => \b_regis|Mux45~18_combout\);

-- Location: LCCOMB_X50_Y42_N8
\b_regis|Mux46~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\b_regis|um_Reg[10][17]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[8][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][17]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[10][17]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux46~10_combout\);

-- Location: LCCOMB_X50_Y42_N18
\b_regis|Mux46~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~11_combout\ = (\b_regis|Mux46~10_combout\ & (((\b_regis|um_Reg[14][17]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\b_regis|Mux46~10_combout\ & (\b_regis|um_Reg[12][17]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][17]~regout\,
	datab => \b_regis|um_Reg[14][17]~regout\,
	datac => \b_regis|Mux46~10_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux46~11_combout\);

-- Location: LCCOMB_X41_Y37_N16
\imm|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux14~1_combout\ = (\imm|Mux19~2_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(17)))) # (!\imm|Mux19~2_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux19~2_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(31),
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \imm|Mux14~1_combout\);

-- Location: LCCOMB_X41_Y37_N26
\imm|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux14~2_combout\ = (\imm|Mux19~1_combout\) # ((\imm|Mux14~0_combout\ & \imm|Mux14~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux14~0_combout\,
	datac => \imm|Mux14~1_combout\,
	datad => \imm|Mux19~1_combout\,
	combout => \imm|Mux14~2_combout\);

-- Location: LCCOMB_X51_Y41_N6
\b_regis|Mux47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[28][16]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\b_regis|um_Reg[20][16]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[28][16]~regout\,
	datac => \b_regis|um_Reg[20][16]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux47~2_combout\);

-- Location: LCCOMB_X51_Y41_N4
\b_regis|Mux47~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux47~2_combout\ & ((\b_regis|um_Reg[29][16]~regout\))) # (!\b_regis|Mux47~2_combout\ & (\b_regis|um_Reg[21][16]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][16]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[29][16]~regout\,
	datad => \b_regis|Mux47~2_combout\,
	combout => \b_regis|Mux47~3_combout\);

-- Location: LCCOMB_X45_Y39_N30
\b_regis|Mux47~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][16]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[6][16]~regout\,
	datac => \b_regis|um_Reg[2][16]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux47~14_combout\);

-- Location: LCCOMB_X45_Y42_N10
\b_regis|Mux47~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~15_combout\ = (\b_regis|Mux47~14_combout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[4][16]~regout\ & \mi|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[4][16]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux47~14_combout\,
	combout => \b_regis|Mux47~15_combout\);

-- Location: LCCOMB_X40_Y40_N4
\b_regis|Mux48~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[23][15]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\b_regis|um_Reg[22][15]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[23][15]~regout\,
	datab => \b_regis|um_Reg[22][15]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux48~7_combout\);

-- Location: LCCOMB_X39_Y37_N12
\b_regis|Mux48~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux48~7_combout\ & ((\b_regis|um_Reg[31][15]~regout\))) # (!\b_regis|Mux48~7_combout\ & (\b_regis|um_Reg[30][15]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux48~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[30][15]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[31][15]~regout\,
	datad => \b_regis|Mux48~7_combout\,
	combout => \b_regis|Mux48~8_combout\);

-- Location: LCCOMB_X50_Y42_N24
\b_regis|Mux48~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\b_regis|um_Reg[10][15]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[8][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][15]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[10][15]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux48~10_combout\);

-- Location: LCCOMB_X45_Y37_N6
\b_regis|Mux49~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[28][14]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[20][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][14]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[20][14]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux49~2_combout\);

-- Location: LCCOMB_X45_Y37_N16
\b_regis|Mux49~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux49~2_combout\ & ((\b_regis|um_Reg[29][14]~regout\))) # (!\b_regis|Mux49~2_combout\ & (\b_regis|um_Reg[21][14]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux49~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][14]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[29][14]~regout\,
	datad => \b_regis|Mux49~2_combout\,
	combout => \b_regis|Mux49~3_combout\);

-- Location: LCCOMB_X49_Y34_N20
\b_regis|Mux49~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20)) # ((\b_regis|um_Reg[30][14]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[22][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[30][14]~regout\,
	datad => \b_regis|um_Reg[22][14]~regout\,
	combout => \b_regis|Mux49~7_combout\);

-- Location: LCCOMB_X49_Y34_N22
\b_regis|Mux49~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~8_combout\ = (\b_regis|Mux49~7_combout\ & (((\b_regis|um_Reg[31][14]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20)))) # (!\b_regis|Mux49~7_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[23][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux49~7_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[23][14]~regout\,
	datad => \b_regis|um_Reg[31][14]~regout\,
	combout => \b_regis|Mux49~8_combout\);

-- Location: LCCOMB_X53_Y37_N20
\b_regis|Mux49~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|um_Reg[5][14]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|um_Reg[1][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[5][14]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|um_Reg[1][14]~regout\,
	combout => \b_regis|Mux49~10_combout\);

-- Location: LCCOMB_X53_Y37_N6
\b_regis|Mux49~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~11_combout\ = (\b_regis|Mux49~10_combout\ & ((\b_regis|um_Reg[7][14]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\b_regis|Mux49~10_combout\ & (((\b_regis|um_Reg[3][14]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[7][14]~regout\,
	datab => \b_regis|um_Reg[3][14]~regout\,
	datac => \b_regis|Mux49~10_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux49~11_combout\);

-- Location: LCCOMB_X45_Y37_N4
\imm|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux17~0_combout\ = (\imm|Mux19~2_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(14)))) # (!\imm|Mux19~2_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(31),
	datab => \mi|altsyncram_component|auto_generated|q_a\(14),
	datad => \imm|Mux19~2_combout\,
	combout => \imm|Mux17~0_combout\);

-- Location: LCCOMB_X45_Y37_N10
\imm|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux17~1_combout\ = (\imm|Mux19~1_combout\) # ((\imm|Mux14~0_combout\ & \imm|Mux17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux14~0_combout\,
	datac => \imm|Mux17~0_combout\,
	datad => \imm|Mux19~1_combout\,
	combout => \imm|Mux17~1_combout\);

-- Location: LCCOMB_X40_Y40_N30
\b_regis|Mux50~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|um_Reg[23][13]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|um_Reg[22][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[22][13]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \b_regis|um_Reg[23][13]~regout\,
	combout => \b_regis|Mux50~7_combout\);

-- Location: LCCOMB_X40_Y40_N6
\b_regis|Mux50~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux50~7_combout\ & (\b_regis|um_Reg[31][13]~regout\)) # (!\b_regis|Mux50~7_combout\ & ((\b_regis|um_Reg[30][13]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux50~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[31][13]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[30][13]~regout\,
	datad => \b_regis|Mux50~7_combout\,
	combout => \b_regis|Mux50~8_combout\);

-- Location: LCCOMB_X50_Y42_N16
\b_regis|Mux50~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[10][13]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[8][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[10][13]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[8][13]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux50~10_combout\);

-- Location: LCCOMB_X51_Y41_N14
\b_regis|Mux50~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~11_combout\ = (\b_regis|Mux50~10_combout\ & ((\b_regis|um_Reg[14][13]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\b_regis|Mux50~10_combout\ & (((\b_regis|um_Reg[12][13]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[14][13]~regout\,
	datab => \b_regis|um_Reg[12][13]~regout\,
	datac => \b_regis|Mux50~10_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux50~11_combout\);

-- Location: LCCOMB_X38_Y40_N24
\b_regis|Mux51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|um_Reg[19][12]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[18][12]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[18][12]~regout\,
	datab => \b_regis|um_Reg[19][12]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux51~0_combout\);

-- Location: LCCOMB_X39_Y40_N8
\b_regis|Mux51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux51~0_combout\ & (\b_regis|um_Reg[27][12]~regout\)) # (!\b_regis|Mux51~0_combout\ & ((\b_regis|um_Reg[26][12]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][12]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[26][12]~regout\,
	datad => \b_regis|Mux51~0_combout\,
	combout => \b_regis|Mux51~1_combout\);

-- Location: LCCOMB_X44_Y42_N16
\b_regis|Mux51~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[5][12]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[1][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[1][12]~regout\,
	datac => \b_regis|um_Reg[5][12]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux51~10_combout\);

-- Location: LCCOMB_X45_Y42_N24
\b_regis|Mux51~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[11][12]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[9][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[11][12]~regout\,
	datac => \b_regis|um_Reg[9][12]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux51~17_combout\);

-- Location: LCCOMB_X45_Y42_N16
\b_regis|Mux51~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~18_combout\ = (\b_regis|Mux51~17_combout\ & ((\b_regis|um_Reg[15][12]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\b_regis|Mux51~17_combout\ & (((\b_regis|um_Reg[13][12]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][12]~regout\,
	datab => \b_regis|um_Reg[13][12]~regout\,
	datac => \b_regis|Mux51~17_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux51~18_combout\);

-- Location: LCCOMB_X38_Y40_N18
\b_regis|Mux52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[26][11]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[18][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][11]~regout\,
	datab => \b_regis|um_Reg[18][11]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux52~0_combout\);

-- Location: LCCOMB_X43_Y40_N0
\b_regis|Mux52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux52~0_combout\ & (\b_regis|um_Reg[27][11]~regout\)) # (!\b_regis|Mux52~0_combout\ & ((\b_regis|um_Reg[19][11]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[27][11]~regout\,
	datac => \b_regis|Mux52~0_combout\,
	datad => \b_regis|um_Reg[19][11]~regout\,
	combout => \b_regis|Mux52~1_combout\);

-- Location: LCCOMB_X36_Y40_N14
\b_regis|Mux52~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (\mi|altsyncram_component|auto_generated|q_a\(20))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|um_Reg[23][11]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|um_Reg[22][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[22][11]~regout\,
	datad => \b_regis|um_Reg[23][11]~regout\,
	combout => \b_regis|Mux52~7_combout\);

-- Location: LCCOMB_X39_Y40_N0
\b_regis|Mux53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|um_Reg[19][10]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|um_Reg[18][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[18][10]~regout\,
	datac => \b_regis|um_Reg[19][10]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux53~0_combout\);

-- Location: LCCOMB_X39_Y40_N12
\b_regis|Mux53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux53~0_combout\ & (\b_regis|um_Reg[27][10]~regout\)) # (!\b_regis|Mux53~0_combout\ & ((\b_regis|um_Reg[26][10]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][10]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[26][10]~regout\,
	datad => \b_regis|Mux53~0_combout\,
	combout => \b_regis|Mux53~1_combout\);

-- Location: LCCOMB_X51_Y42_N22
\b_regis|Mux53~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[28][10]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[20][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][10]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[20][10]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux53~2_combout\);

-- Location: LCCOMB_X51_Y42_N4
\b_regis|Mux53~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux53~2_combout\ & ((\b_regis|um_Reg[29][10]~regout\))) # (!\b_regis|Mux53~2_combout\ & (\b_regis|um_Reg[21][10]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux53~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][10]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[29][10]~regout\,
	datad => \b_regis|Mux53~2_combout\,
	combout => \b_regis|Mux53~3_combout\);

-- Location: LCCOMB_X40_Y39_N8
\b_regis|Mux53~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|um_Reg[30][10]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|um_Reg[22][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[22][10]~regout\,
	datac => \b_regis|um_Reg[30][10]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux53~7_combout\);

-- Location: LCCOMB_X41_Y40_N10
\b_regis|Mux53~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|um_Reg[5][10]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\b_regis|um_Reg[1][10]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[5][10]~regout\,
	datac => \b_regis|um_Reg[1][10]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux53~10_combout\);

-- Location: LCCOMB_X41_Y40_N2
\b_regis|Mux53~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux53~10_combout\ & (\b_regis|um_Reg[7][10]~regout\)) # (!\b_regis|Mux53~10_combout\ & ((\b_regis|um_Reg[3][10]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux53~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[7][10]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[3][10]~regout\,
	datad => \b_regis|Mux53~10_combout\,
	combout => \b_regis|Mux53~11_combout\);

-- Location: LCCOMB_X45_Y42_N20
\b_regis|Mux53~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[11][10]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\b_regis|um_Reg[9][10]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[11][10]~regout\,
	datac => \b_regis|um_Reg[9][10]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux53~17_combout\);

-- Location: LCCOMB_X47_Y38_N6
\b_regis|Mux54~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (\mi|altsyncram_component|auto_generated|q_a\(23))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[24][9]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[16][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[24][9]~regout\,
	datad => \b_regis|um_Reg[16][9]~regout\,
	combout => \b_regis|Mux54~4_combout\);

-- Location: LCCOMB_X47_Y38_N30
\b_regis|Mux54~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux54~4_combout\ & (\b_regis|um_Reg[25][9]~regout\)) # (!\b_regis|Mux54~4_combout\ & ((\b_regis|um_Reg[17][9]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[25][9]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[17][9]~regout\,
	datad => \b_regis|Mux54~4_combout\,
	combout => \b_regis|Mux54~5_combout\);

-- Location: LCCOMB_X52_Y34_N14
\b_regis|Mux54~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|um_Reg[10][9]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[8][9]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][9]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[10][9]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux54~10_combout\);

-- Location: LCCOMB_X54_Y38_N24
\b_regis|Mux54~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux54~10_combout\ & ((\b_regis|um_Reg[14][9]~regout\))) # (!\b_regis|Mux54~10_combout\ & (\b_regis|um_Reg[12][9]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux54~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][9]~regout\,
	datab => \b_regis|um_Reg[14][9]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux54~10_combout\,
	combout => \b_regis|Mux54~11_combout\);

-- Location: LCCOMB_X52_Y42_N16
\b_regis|Mux55~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[10][8]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[8][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[10][8]~regout\,
	datac => \b_regis|um_Reg[8][8]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux55~12_combout\);

-- Location: LCCOMB_X54_Y39_N26
\b_regis|Mux56~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[11][7]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[9][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[11][7]~regout\,
	datac => \b_regis|um_Reg[9][7]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux56~17_combout\);

-- Location: LCCOMB_X54_Y38_N14
\b_regis|Mux56~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux56~17_combout\ & (\b_regis|um_Reg[15][7]~regout\)) # (!\b_regis|Mux56~17_combout\ & ((\b_regis|um_Reg[13][7]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux56~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][7]~regout\,
	datab => \b_regis|um_Reg[13][7]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux56~17_combout\,
	combout => \b_regis|Mux56~18_combout\);

-- Location: LCCOMB_X41_Y40_N28
\b_regis|Mux57~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|um_Reg[5][6]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|um_Reg[1][6]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[1][6]~regout\,
	datac => \b_regis|um_Reg[5][6]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux57~10_combout\);

-- Location: LCCOMB_X41_Y40_N30
\b_regis|Mux57~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux57~10_combout\ & (\b_regis|um_Reg[7][6]~regout\)) # (!\b_regis|Mux57~10_combout\ & ((\b_regis|um_Reg[3][6]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux57~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[7][6]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[3][6]~regout\,
	datad => \b_regis|Mux57~10_combout\,
	combout => \b_regis|Mux57~11_combout\);

-- Location: LCCOMB_X40_Y37_N20
\b_regis|Mux58~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|um_Reg[5][5]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|um_Reg[1][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[5][5]~regout\,
	datac => \b_regis|um_Reg[1][5]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux58~12_combout\);

-- Location: LCCOMB_X40_Y37_N30
\b_regis|Mux58~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~13_combout\ = (\b_regis|Mux58~12_combout\ & (((\b_regis|um_Reg[7][5]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21)))) # (!\b_regis|Mux58~12_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\b_regis|um_Reg[3][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux58~12_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[7][5]~regout\,
	datad => \b_regis|um_Reg[3][5]~regout\,
	combout => \b_regis|Mux58~13_combout\);

-- Location: LCCOMB_X40_Y38_N8
\b_regis|Mux58~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][5]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[6][5]~regout\,
	datac => \b_regis|um_Reg[2][5]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux58~14_combout\);

-- Location: LCCOMB_X40_Y38_N26
\b_regis|Mux58~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~15_combout\ = (\b_regis|Mux58~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[4][5]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|Mux58~14_combout\,
	datac => \b_regis|um_Reg[4][5]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux58~15_combout\);

-- Location: LCCOMB_X47_Y38_N20
\b_regis|Mux58~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23)) # (\b_regis|Mux58~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|Mux58~15_combout\ & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux58~15_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \b_regis|Mux58~13_combout\,
	combout => \b_regis|Mux58~16_combout\);

-- Location: LCCOMB_X43_Y32_N4
\b_regis|Mux59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[19][4]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\b_regis|um_Reg[18][4]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[19][4]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[18][4]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux59~0_combout\);

-- Location: LCCOMB_X40_Y38_N16
\b_regis|Mux59~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|um_Reg[6][4]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|um_Reg[2][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[2][4]~regout\,
	datad => \b_regis|um_Reg[6][4]~regout\,
	combout => \b_regis|Mux59~14_combout\);

-- Location: LCCOMB_X39_Y38_N28
\b_regis|Mux60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[26][3]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[18][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][3]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[18][3]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux60~0_combout\);

-- Location: LCCOMB_X39_Y38_N10
\b_regis|Mux60~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux60~0_combout\ & (\b_regis|um_Reg[27][3]~regout\)) # (!\b_regis|Mux60~0_combout\ & ((\b_regis|um_Reg[19][3]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][3]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[19][3]~regout\,
	datad => \b_regis|Mux60~0_combout\,
	combout => \b_regis|Mux60~1_combout\);

-- Location: LCCOMB_X43_Y32_N24
\b_regis|Mux61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[19][2]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[18][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[19][2]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[18][2]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux61~0_combout\);

-- Location: LCCOMB_X38_Y35_N16
\b_regis|Mux62~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\b_regis|um_Reg[11][1]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[9][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[9][1]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[11][1]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux62~17_combout\);

-- Location: LCCOMB_X41_Y39_N10
\b_regis|Mux62~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux62~17_combout\ & ((\b_regis|um_Reg[15][1]~regout\))) # (!\b_regis|Mux62~17_combout\ & (\b_regis|um_Reg[13][1]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux62~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[13][1]~regout\,
	datab => \b_regis|um_Reg[15][1]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux62~17_combout\,
	combout => \b_regis|Mux62~18_combout\);

-- Location: LCCOMB_X52_Y38_N22
\alu|ShiftRight0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~41_combout\ = (\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[7]~26_combout\)) # (!\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[6]~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \mux_inB_ula|result[7]~26_combout\,
	datac => \mux_inB_ula|result[6]~27_combout\,
	datad => \b_regis|Mux31~20_combout\,
	combout => \alu|ShiftRight0~41_combout\);

-- Location: LCCOMB_X52_Y38_N18
\alu|ShiftRight0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~42_combout\ = (\alu|ShiftRight0~41_combout\) # ((!\b_regis|Mux30~20_combout\ & \alu|ShiftRight1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datac => \alu|ShiftRight1~10_combout\,
	datad => \alu|ShiftRight0~41_combout\,
	combout => \alu|ShiftRight0~42_combout\);

-- Location: LCCOMB_X53_Y34_N12
\alu|ShiftRight0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~57_combout\ = (!\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[15]~18_combout\))) # (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[13]~20_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[15]~18_combout\,
	datad => \b_regis|Mux30~20_combout\,
	combout => \alu|ShiftRight0~57_combout\);

-- Location: LCCOMB_X47_Y36_N6
\alu|ShiftRight1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~31_combout\ = (\mux_inB_ula|result[27]~6_combout\ & (\b_regis|Mux31~20_combout\ & !\b_regis|Mux30~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_inB_ula|result[27]~6_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \b_regis|Mux30~20_combout\,
	combout => \alu|ShiftRight1~31_combout\);

-- Location: LCCOMB_X47_Y35_N26
\alu|saida~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~2_combout\ = \b_regis|Mux29~20_combout\ $ (((\ctrl|Mux1~0_combout\ & (\b_regis|Mux61~20_combout\)) # (!\ctrl|Mux1~0_combout\ & ((\imm|Mux29~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \b_regis|Mux61~20_combout\,
	datac => \ctrl|Mux1~0_combout\,
	datad => \imm|Mux29~2_combout\,
	combout => \alu|saida~2_combout\);

-- Location: LCCOMB_X47_Y36_N10
\alu|ShiftRight0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~79_combout\ = (!\b_regis|Mux28~20_combout\ & ((\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight0~78_combout\))) # (!\b_regis|Mux29~20_combout\ & (\alu|ShiftRight1~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftRight1~33_combout\,
	datad => \alu|ShiftRight0~78_combout\,
	combout => \alu|ShiftRight0~79_combout\);

-- Location: LCCOMB_X50_Y37_N18
\alu|ShiftRight1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~53_combout\ = (\alu|ShiftRight1~45_combout\) # ((!\b_regis|Mux29~20_combout\ & \alu|ShiftRight1~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftRight1~52_combout\,
	datad => \alu|ShiftRight1~45_combout\,
	combout => \alu|ShiftRight1~53_combout\);

-- Location: LCCOMB_X47_Y32_N10
\alu|saida~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~3_combout\ = \b_regis|Mux28~20_combout\ $ (((\ctrl|Mux1~0_combout\ & (\b_regis|Mux60~20_combout\)) # (!\ctrl|Mux1~0_combout\ & ((\imm|Mux28~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datab => \b_regis|Mux60~20_combout\,
	datac => \imm|Mux28~2_combout\,
	datad => \b_regis|Mux28~20_combout\,
	combout => \alu|saida~3_combout\);

-- Location: LCCOMB_X52_Y33_N28
\alu|ShiftRight0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~82_combout\ = (\mux_inB_ula|result[31]~2_combout\ & (\b_regis|Mux29~20_combout\ & (!\b_regis|Mux28~20_combout\ & \alu|ShiftLeft0~139_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[31]~2_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \b_regis|Mux28~20_combout\,
	datad => \alu|ShiftLeft0~139_combout\,
	combout => \alu|ShiftRight0~82_combout\);

-- Location: LCCOMB_X56_Y36_N10
\alu|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~3_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & ((\b_regis|Mux27~20_combout\ & ((\mux_inB_ula|result[4]~29_combout\) # (\contr_ula|ctr_ula[0]~1_combout\))) # (!\b_regis|Mux27~20_combout\ & (\mux_inB_ula|result[4]~29_combout\ & 
-- \contr_ula|ctr_ula[0]~1_combout\)))) # (!\contr_ula|ctr_ula[1]~0_combout\ & (((!\contr_ula|ctr_ula[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[1]~0_combout\,
	datab => \b_regis|Mux27~20_combout\,
	datac => \mux_inB_ula|result[4]~29_combout\,
	datad => \contr_ula|ctr_ula[0]~1_combout\,
	combout => \alu|Mux27~3_combout\);

-- Location: LCCOMB_X54_Y34_N6
\alu|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~3_combout\ = (\alu|Mux24~1_combout\ & ((\alu|ShiftRight0~60_combout\))) # (!\alu|Mux24~1_combout\ & (\alu|ShiftRight0~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~91_combout\,
	datac => \alu|Mux24~1_combout\,
	datad => \alu|ShiftRight0~60_combout\,
	combout => \alu|Mux26~3_combout\);

-- Location: LCCOMB_X53_Y34_N4
\alu|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~5_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (\contr_ula|ctr_ula[1]~0_combout\ & ((\mux_inB_ula|result[5]~28_combout\) # (\b_regis|Mux26~20_combout\)))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (((\mux_inB_ula|result[5]~28_combout\ & 
-- \b_regis|Mux26~20_combout\)) # (!\contr_ula|ctr_ula[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \contr_ula|ctr_ula[1]~0_combout\,
	datac => \mux_inB_ula|result[5]~28_combout\,
	datad => \b_regis|Mux26~20_combout\,
	combout => \alu|Mux26~5_combout\);

-- Location: LCCOMB_X54_Y34_N24
\alu|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~6_combout\ = (!\alu|Mux28~10_combout\ & ((\alu|Mux26~5_combout\ & ((\alu|Add1~10_combout\) # (!\alu|Mux28~12_combout\))) # (!\alu|Mux26~5_combout\ & ((\alu|Mux28~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~10_combout\,
	datab => \alu|Mux26~5_combout\,
	datac => \alu|Add1~10_combout\,
	datad => \alu|Mux28~12_combout\,
	combout => \alu|Mux26~6_combout\);

-- Location: LCCOMB_X54_Y34_N10
\alu|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~7_combout\ = (\alu|Mux26~6_combout\ & ((\alu|Mux26~5_combout\) # (\alu|ShiftRight0~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux26~5_combout\,
	datac => \alu|Mux26~6_combout\,
	datad => \alu|ShiftRight0~92_combout\,
	combout => \alu|Mux26~7_combout\);

-- Location: LCCOMB_X53_Y36_N24
\alu|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~4_combout\ = (\alu|Mux28~10_combout\ & (!\contr_ula|ctr_ula[0]~1_combout\ & (\alu|Mux28~24_combout\ & \alu|tmp[6]~12_combout\))) # (!\alu|Mux28~10_combout\ & (((!\alu|Mux28~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \alu|Mux28~10_combout\,
	datac => \alu|Mux28~24_combout\,
	datad => \alu|tmp[6]~12_combout\,
	combout => \alu|Mux25~4_combout\);

-- Location: LCCOMB_X54_Y35_N16
\alu|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~8_combout\ = (\alu|Mux24~1_combout\ & (\alu|ShiftRight1~38_combout\)) # (!\alu|Mux24~1_combout\ & (((\alu|ShiftLeft0~53_combout\ & \alu|Mux28~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux24~1_combout\,
	datab => \alu|ShiftRight1~38_combout\,
	datac => \alu|ShiftLeft0~53_combout\,
	datad => \alu|Mux28~11_combout\,
	combout => \alu|Mux24~8_combout\);

-- Location: LCCOMB_X52_Y36_N24
\alu|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~7_combout\ = (\alu|ShiftRight0~102_combout\) # ((!\b_regis|Mux28~20_combout\ & \mux_inB_ula|result[31]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~102_combout\,
	datac => \b_regis|Mux28~20_combout\,
	datad => \mux_inB_ula|result[31]~2_combout\,
	combout => \alu|Mux23~7_combout\);

-- Location: LCCOMB_X52_Y36_N20
\alu|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~9_combout\ = (\alu|Mux28~23_combout\ & ((\alu|Mux28~7_combout\ & (\mux_inB_ula|result[31]~2_combout\)) # (!\alu|Mux28~7_combout\ & ((\alu|ShiftRight0~49_combout\))))) # (!\alu|Mux28~23_combout\ & (((\alu|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[31]~2_combout\,
	datab => \alu|Mux28~23_combout\,
	datac => \alu|Mux28~7_combout\,
	datad => \alu|ShiftRight0~49_combout\,
	combout => \alu|Mux23~9_combout\);

-- Location: LCCOMB_X51_Y34_N16
\alu|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~5_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (\contr_ula|ctr_ula[1]~0_combout\ & ((\mux_inB_ula|result[9]~24_combout\) # (\b_regis|Mux22~20_combout\)))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (((\mux_inB_ula|result[9]~24_combout\ & 
-- \b_regis|Mux22~20_combout\)) # (!\contr_ula|ctr_ula[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \mux_inB_ula|result[9]~24_combout\,
	datac => \contr_ula|ctr_ula[1]~0_combout\,
	datad => \b_regis|Mux22~20_combout\,
	combout => \alu|Mux22~5_combout\);

-- Location: LCCOMB_X50_Y40_N10
\alu|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~6_combout\ = (!\alu|Mux28~10_combout\ & ((\alu|Mux20~5_combout\ & ((\alu|Add1~22_combout\) # (!\alu|Mux28~12_combout\))) # (!\alu|Mux20~5_combout\ & (\alu|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux20~5_combout\,
	datab => \alu|Mux28~10_combout\,
	datac => \alu|Mux28~12_combout\,
	datad => \alu|Add1~22_combout\,
	combout => \alu|Mux20~6_combout\);

-- Location: LCCOMB_X44_Y38_N30
\alu|saida~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~6_combout\ = \b_regis|Mux19~20_combout\ $ (((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux51~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux19~20_combout\,
	datab => \imm|Mux19~4_combout\,
	datac => \ctrl|Mux1~0_combout\,
	datad => \b_regis|Mux51~20_combout\,
	combout => \alu|saida~6_combout\);

-- Location: LCCOMB_X44_Y38_N8
\alu|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~6_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & ((\mux_inB_ula|result[12]~21_combout\ & ((\b_regis|Mux19~20_combout\) # (\contr_ula|ctr_ula[0]~1_combout\))) # (!\mux_inB_ula|result[12]~21_combout\ & (\b_regis|Mux19~20_combout\ & 
-- \contr_ula|ctr_ula[0]~1_combout\)))) # (!\contr_ula|ctr_ula[1]~0_combout\ & (((!\contr_ula|ctr_ula[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[12]~21_combout\,
	datab => \contr_ula|ctr_ula[1]~0_combout\,
	datac => \b_regis|Mux19~20_combout\,
	datad => \contr_ula|ctr_ula[0]~1_combout\,
	combout => \alu|Mux19~6_combout\);

-- Location: LCCOMB_X52_Y41_N20
\alu|saida~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~7_combout\ = \b_regis|Mux18~20_combout\ $ (((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux50~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux18~20_combout\,
	datab => \imm|Mux18~1_combout\,
	datac => \ctrl|Mux1~0_combout\,
	datad => \b_regis|Mux50~20_combout\,
	combout => \alu|saida~7_combout\);

-- Location: LCCOMB_X50_Y33_N10
\alu|ShiftRight0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~107_combout\ = (\alu|Mux31~22_combout\ & ((\alu|ShiftRight0~69_combout\) # ((\mux_inB_ula|result[31]~2_combout\ & \alu|ShiftRight0~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~69_combout\,
	datab => \mux_inB_ula|result[31]~2_combout\,
	datac => \alu|ShiftRight0~116_combout\,
	datad => \alu|Mux31~22_combout\,
	combout => \alu|ShiftRight0~107_combout\);

-- Location: LCCOMB_X44_Y36_N6
\alu|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~4_combout\ = (!\alu|Mux19~4_combout\ & ((\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight1~33_combout\))) # (!\b_regis|Mux29~20_combout\ & (\alu|ShiftRight1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~27_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftRight1~33_combout\,
	datad => \alu|Mux19~4_combout\,
	combout => \alu|Mux17~4_combout\);

-- Location: LCCOMB_X52_Y35_N10
\alu|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~4_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & ((\b_regis|Mux16~20_combout\ & ((\mux_inB_ula|result[15]~18_combout\) # (\contr_ula|ctr_ula[0]~1_combout\))) # (!\b_regis|Mux16~20_combout\ & (\mux_inB_ula|result[15]~18_combout\ & 
-- \contr_ula|ctr_ula[0]~1_combout\)))) # (!\contr_ula|ctr_ula[1]~0_combout\ & (((\contr_ula|ctr_ula[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[1]~0_combout\,
	datab => \b_regis|Mux16~20_combout\,
	datac => \mux_inB_ula|result[15]~18_combout\,
	datad => \contr_ula|ctr_ula[0]~1_combout\,
	combout => \alu|Mux16~4_combout\);

-- Location: LCCOMB_X51_Y40_N6
\alu|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux15~2_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & (\mux_inB_ula|result[16]~17_combout\ $ (((\b_regis|Mux15~20_combout\))))) # (!\contr_ula|ctr_ula[1]~0_combout\ & (((\alu|tmp[16]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[1]~0_combout\,
	datab => \mux_inB_ula|result[16]~17_combout\,
	datac => \alu|tmp[16]~32_combout\,
	datad => \b_regis|Mux15~20_combout\,
	combout => \alu|Mux15~2_combout\);

-- Location: LCCOMB_X51_Y40_N12
\alu|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux15~4_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & (!\contr_ula|ctr_ula[0]~1_combout\ & \contr_ula|ctr_ula[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[1]~0_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datad => \contr_ula|ctr_ula[3]~2_combout\,
	combout => \alu|Mux15~4_combout\);

-- Location: LCCOMB_X50_Y39_N12
\alu|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~4_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (\contr_ula|ctr_ula[1]~0_combout\ & ((\b_regis|Mux14~20_combout\) # (\mux_inB_ula|result[17]~16_combout\)))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (((\b_regis|Mux14~20_combout\ & 
-- \mux_inB_ula|result[17]~16_combout\)) # (!\contr_ula|ctr_ula[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \b_regis|Mux14~20_combout\,
	datac => \contr_ula|ctr_ula[1]~0_combout\,
	datad => \mux_inB_ula|result[17]~16_combout\,
	combout => \alu|Mux14~4_combout\);

-- Location: LCCOMB_X50_Y39_N6
\alu|saida~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~10_combout\ = \b_regis|Mux13~20_combout\ $ (((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux45~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux13~20_combout\,
	datab => \ctrl|Mux1~0_combout\,
	datac => \imm|Mux13~1_combout\,
	datad => \b_regis|Mux45~20_combout\,
	combout => \alu|saida~10_combout\);

-- Location: LCCOMB_X49_Y37_N12
\alu|saida~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~11_combout\ = \b_regis|Mux12~20_combout\ $ (((\ctrl|Mux1~0_combout\ & (\b_regis|Mux44~20_combout\)) # (!\ctrl|Mux1~0_combout\ & ((\imm|Mux12~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux44~20_combout\,
	datab => \ctrl|Mux1~0_combout\,
	datac => \b_regis|Mux12~20_combout\,
	datad => \imm|Mux12~1_combout\,
	combout => \alu|saida~11_combout\);

-- Location: LCCOMB_X49_Y37_N30
\alu|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~3_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (\contr_ula|ctr_ula[1]~0_combout\ & ((\b_regis|Mux12~20_combout\) # (\mux_inB_ula|result[19]~14_combout\)))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (((\b_regis|Mux12~20_combout\ & 
-- \mux_inB_ula|result[19]~14_combout\)) # (!\contr_ula|ctr_ula[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux12~20_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \contr_ula|ctr_ula[1]~0_combout\,
	datad => \mux_inB_ula|result[19]~14_combout\,
	combout => \alu|Mux12~3_combout\);

-- Location: LCCOMB_X49_Y37_N24
\alu|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux10~3_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & ((\mux_inB_ula|result[21]~12_combout\ & ((\b_regis|Mux10~20_combout\) # (\contr_ula|ctr_ula[0]~1_combout\))) # (!\mux_inB_ula|result[21]~12_combout\ & (\b_regis|Mux10~20_combout\ & 
-- \contr_ula|ctr_ula[0]~1_combout\)))) # (!\contr_ula|ctr_ula[1]~0_combout\ & (((!\contr_ula|ctr_ula[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[21]~12_combout\,
	datab => \b_regis|Mux10~20_combout\,
	datac => \contr_ula|ctr_ula[1]~0_combout\,
	datad => \contr_ula|ctr_ula[0]~1_combout\,
	combout => \alu|Mux10~3_combout\);

-- Location: LCCOMB_X49_Y37_N20
\alu|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux9~3_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (\contr_ula|ctr_ula[1]~0_combout\ & ((\mux_inB_ula|result[22]~11_combout\) # (\b_regis|Mux9~20_combout\)))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (((\mux_inB_ula|result[22]~11_combout\ & 
-- \b_regis|Mux9~20_combout\)) # (!\contr_ula|ctr_ula[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[22]~11_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \contr_ula|ctr_ula[1]~0_combout\,
	datad => \b_regis|Mux9~20_combout\,
	combout => \alu|Mux9~3_combout\);

-- Location: LCCOMB_X54_Y37_N16
\alu|saida~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~15_combout\ = \b_regis|Mux8~20_combout\ $ (((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux40~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux8~1_combout\,
	datab => \ctrl|Mux1~0_combout\,
	datac => \b_regis|Mux8~20_combout\,
	datad => \b_regis|Mux40~20_combout\,
	combout => \alu|saida~15_combout\);

-- Location: LCCOMB_X53_Y35_N28
\alu|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux8~3_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & ((\contr_ula|ctr_ula[0]~1_combout\ & ((\b_regis|Mux8~20_combout\) # (\mux_inB_ula|result[23]~10_combout\))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (\b_regis|Mux8~20_combout\ & 
-- \mux_inB_ula|result[23]~10_combout\)))) # (!\contr_ula|ctr_ula[1]~0_combout\ & (!\contr_ula|ctr_ula[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[1]~0_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \b_regis|Mux8~20_combout\,
	datad => \mux_inB_ula|result[23]~10_combout\,
	combout => \alu|Mux8~3_combout\);

-- Location: LCCOMB_X39_Y37_N6
\alu|saida~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~17_combout\ = \b_regis|Mux6~20_combout\ $ (((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux38~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux6~20_combout\,
	datab => \imm|Mux6~1_combout\,
	datac => \ctrl|Mux1~0_combout\,
	datad => \b_regis|Mux38~20_combout\,
	combout => \alu|saida~17_combout\);

-- Location: LCCOMB_X49_Y35_N24
\alu|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux6~5_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & ((\contr_ula|ctr_ula[0]~1_combout\ & ((\b_regis|Mux6~20_combout\) # (\mux_inB_ula|result[25]~8_combout\))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (\b_regis|Mux6~20_combout\ & 
-- \mux_inB_ula|result[25]~8_combout\)))) # (!\contr_ula|ctr_ula[1]~0_combout\ & (!\contr_ula|ctr_ula[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[1]~0_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \b_regis|Mux6~20_combout\,
	datad => \mux_inB_ula|result[25]~8_combout\,
	combout => \alu|Mux6~5_combout\);

-- Location: LCCOMB_X42_Y35_N6
\alu|saida~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~19_combout\ = \b_regis|Mux4~20_combout\ $ (((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux36~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datab => \imm|Mux4~1_combout\,
	datac => \b_regis|Mux4~20_combout\,
	datad => \b_regis|Mux36~20_combout\,
	combout => \alu|saida~19_combout\);

-- Location: LCCOMB_X52_Y33_N10
\alu|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~4_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & ((\contr_ula|ctr_ula[0]~1_combout\ & ((\mux_inB_ula|result[28]~5_combout\) # (\b_regis|Mux3~20_combout\))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (\mux_inB_ula|result[28]~5_combout\ & 
-- \b_regis|Mux3~20_combout\)))) # (!\contr_ula|ctr_ula[1]~0_combout\ & (!\contr_ula|ctr_ula[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[1]~0_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \mux_inB_ula|result[28]~5_combout\,
	datad => \b_regis|Mux3~20_combout\,
	combout => \alu|Mux3~4_combout\);

-- Location: LCCOMB_X44_Y33_N24
\alu|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~3_combout\ = (!\contr_ula|ctr_ula[3]~2_combout\ & (((!\alu|Mux2~2_combout\) # (!\alu|ShiftLeft0~31_combout\)) # (!\alu|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux2~0_combout\,
	datab => \alu|ShiftLeft0~31_combout\,
	datac => \contr_ula|ctr_ula[3]~2_combout\,
	datad => \alu|Mux2~2_combout\,
	combout => \alu|Mux2~3_combout\);

-- Location: LCCOMB_X50_Y33_N12
\alu|ShiftLeft0~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~131_combout\ = (!\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[29]~4_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[30]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[30]~3_combout\,
	datad => \mux_inB_ula|result[29]~4_combout\,
	combout => \alu|ShiftLeft0~131_combout\);

-- Location: LCCOMB_X51_Y32_N24
\alu|ShiftLeft0~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~136_combout\ = (!\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[30]~3_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[31]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[31]~2_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[30]~3_combout\,
	datad => \b_regis|Mux30~20_combout\,
	combout => \alu|ShiftLeft0~136_combout\);

-- Location: LCCOMB_X35_Y37_N18
\imm|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux25~0_combout\ = (\imm|Mux21~6_combout\ & \mi|altsyncram_component|auto_generated|q_a\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \imm|Mux21~6_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(26),
	combout => \imm|Mux25~0_combout\);

-- Location: LCCOMB_X35_Y37_N4
\imm|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux24~0_combout\ = (\imm|Mux21~6_combout\ & \mi|altsyncram_component|auto_generated|q_a\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \imm|Mux21~6_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(27),
	combout => \imm|Mux24~0_combout\);

-- Location: LCCOMB_X35_Y37_N26
\imm|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux22~0_combout\ = (\imm|Mux21~6_combout\ & \mi|altsyncram_component|auto_generated|q_a\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \imm|Mux21~6_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(29),
	combout => \imm|Mux22~0_combout\);

-- Location: LCCOMB_X34_Y36_N8
\imm|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux21~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(30) & \imm|Mux21~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(30),
	datad => \imm|Mux21~6_combout\,
	combout => \imm|Mux21~7_combout\);

-- Location: LCFF_X35_Y36_N11
\PC_P|address_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sum_imm_pc|Add0~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(11));

-- Location: LCFF_X34_Y35_N27
\PC_P|address_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \sum_imm_pc|Add0~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(26));

-- Location: LCFF_X34_Y35_N21
\PC_P|address_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \sum_imm_pc|Add0~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(27));

-- Location: LCFF_X34_Y35_N11
\PC_P|address_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \sum_imm_pc|Add0~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(28));

-- Location: LCCOMB_X36_Y32_N10
\b_regis|Decoder0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~49_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(7) & ((\mi|altsyncram_component|auto_generated|q_a\(4)) # (!\mi|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datab => \mi|altsyncram_component|auto_generated|q_a\(5),
	datad => \mi|altsyncram_component|auto_generated|q_a\(7),
	combout => \b_regis|Decoder0~49_combout\);

-- Location: LCCOMB_X36_Y38_N30
\imm|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux29~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(2) & ((\imm|Mux27~11_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(2) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(2),
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \mi|altsyncram_component|auto_generated|q_a\(5),
	datad => \imm|Mux27~11_combout\,
	combout => \imm|Mux29~3_combout\);

-- Location: LCCOMB_X36_Y38_N28
\imm|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux30~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(2) & ((\imm|Mux27~11_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(2) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(2),
	datab => \mi|altsyncram_component|auto_generated|q_a\(5),
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \imm|Mux27~11_combout\,
	combout => \imm|Mux30~4_combout\);

-- Location: LCCOMB_X49_Y35_N8
\alu|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux6~10_combout\ = (\alu|tmp[25]~50_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(2)) # ((!\contr_ula|Mux3~0_combout\) # (!\mi|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(2),
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \contr_ula|Mux3~0_combout\,
	datad => \alu|tmp[25]~50_combout\,
	combout => \alu|Mux6~10_combout\);

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: CLKCTRL_G3
\clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~clkctrl_outclk\);

-- Location: LCCOMB_X42_Y39_N28
\b_regis|um_Reg[9][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[9][0]~feeder_combout\ = \mux_md_breg|result[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[0]~0_combout\,
	combout => \b_regis|um_Reg[9][0]~feeder_combout\);

-- Location: LCCOMB_X43_Y36_N4
\b_regis|um_Reg[10][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[10][0]~feeder_combout\ = \mux_md_breg|result[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[0]~0_combout\,
	combout => \b_regis|um_Reg[10][0]~feeder_combout\);

-- Location: LCCOMB_X38_Y37_N24
\b_regis|um_Reg[21][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[21][0]~feeder_combout\ = \mux_md_breg|result[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[0]~0_combout\,
	combout => \b_regis|um_Reg[21][0]~feeder_combout\);

-- Location: LCCOMB_X39_Y36_N12
\b_regis|um_Reg[18][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[18][0]~feeder_combout\ = \mux_md_breg|result[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[0]~0_combout\,
	combout => \b_regis|um_Reg[18][0]~feeder_combout\);

-- Location: LCCOMB_X39_Y38_N2
\b_regis|um_Reg[27][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[27][0]~feeder_combout\ = \mux_md_breg|result[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[0]~0_combout\,
	combout => \b_regis|um_Reg[27][0]~feeder_combout\);

-- Location: LCCOMB_X54_Y36_N20
\b_regis|um_Reg[25][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[25][2]~feeder_combout\ = \mux_md_breg|result[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[2]~2_combout\,
	combout => \b_regis|um_Reg[25][2]~feeder_combout\);

-- Location: LCCOMB_X38_Y34_N12
\b_regis|um_Reg[19][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[19][4]~feeder_combout\ = \mux_md_breg|result[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[4]~3_combout\,
	combout => \b_regis|um_Reg[19][4]~feeder_combout\);

-- Location: LCCOMB_X39_Y41_N24
\b_regis|um_Reg[26][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[26][30]~feeder_combout\ = \mux_md_breg|result[30]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[30]~4_combout\,
	combout => \b_regis|um_Reg[26][30]~feeder_combout\);

-- Location: LCCOMB_X41_Y33_N20
\b_regis|um_Reg[21][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[21][29]~feeder_combout\ = \mux_md_breg|result[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[29]~5_combout\,
	combout => \b_regis|um_Reg[21][29]~feeder_combout\);

-- Location: LCCOMB_X38_Y32_N0
\b_regis|um_Reg[8][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[8][28]~feeder_combout\ = \mux_md_breg|result[28]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[28]~6_combout\,
	combout => \b_regis|um_Reg[8][28]~feeder_combout\);

-- Location: LCCOMB_X41_Y33_N28
\b_regis|um_Reg[21][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[21][27]~feeder_combout\ = \mux_md_breg|result[27]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[27]~7_combout\,
	combout => \b_regis|um_Reg[21][27]~feeder_combout\);

-- Location: LCCOMB_X39_Y37_N10
\b_regis|um_Reg[23][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[23][27]~feeder_combout\ = \mux_md_breg|result[27]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[27]~7_combout\,
	combout => \b_regis|um_Reg[23][27]~feeder_combout\);

-- Location: LCCOMB_X41_Y41_N12
\b_regis|um_Reg[26][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[26][26]~feeder_combout\ = \mux_md_breg|result[26]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[26]~8_combout\,
	combout => \b_regis|um_Reg[26][26]~feeder_combout\);

-- Location: LCCOMB_X48_Y34_N30
\b_regis|um_Reg[17][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[17][26]~feeder_combout\ = \mux_md_breg|result[26]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[26]~8_combout\,
	combout => \b_regis|um_Reg[17][26]~feeder_combout\);

-- Location: LCCOMB_X39_Y39_N24
\b_regis|um_Reg[30][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[30][26]~feeder_combout\ = \mux_md_breg|result[26]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[26]~8_combout\,
	combout => \b_regis|um_Reg[30][26]~feeder_combout\);

-- Location: LCCOMB_X39_Y34_N2
\b_regis|um_Reg[29][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[29][26]~feeder_combout\ = \mux_md_breg|result[26]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[26]~8_combout\,
	combout => \b_regis|um_Reg[29][26]~feeder_combout\);

-- Location: LCCOMB_X38_Y32_N16
\b_regis|um_Reg[8][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[8][26]~feeder_combout\ = \mux_md_breg|result[26]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[26]~8_combout\,
	combout => \b_regis|um_Reg[8][26]~feeder_combout\);

-- Location: LCCOMB_X42_Y41_N24
\b_regis|um_Reg[28][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[28][25]~feeder_combout\ = \mux_md_breg|result[25]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[25]~9_combout\,
	combout => \b_regis|um_Reg[28][25]~feeder_combout\);

-- Location: LCCOMB_X41_Y37_N10
\b_regis|um_Reg[28][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[28][24]~feeder_combout\ = \mux_md_breg|result[24]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[24]~10_combout\,
	combout => \b_regis|um_Reg[28][24]~feeder_combout\);

-- Location: LCCOMB_X39_Y41_N18
\b_regis|um_Reg[26][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[26][24]~feeder_combout\ = \mux_md_breg|result[24]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[24]~10_combout\,
	combout => \b_regis|um_Reg[26][24]~feeder_combout\);

-- Location: LCCOMB_X42_Y34_N16
\b_regis|um_Reg[6][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[6][24]~feeder_combout\ = \mux_md_breg|result[24]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[24]~10_combout\,
	combout => \b_regis|um_Reg[6][24]~feeder_combout\);

-- Location: LCCOMB_X38_Y32_N24
\b_regis|um_Reg[8][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[8][24]~feeder_combout\ = \mux_md_breg|result[24]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[24]~10_combout\,
	combout => \b_regis|um_Reg[8][24]~feeder_combout\);

-- Location: LCCOMB_X40_Y39_N0
\b_regis|um_Reg[22][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[22][23]~feeder_combout\ = \mux_md_breg|result[23]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[23]~11_combout\,
	combout => \b_regis|um_Reg[22][23]~feeder_combout\);

-- Location: LCCOMB_X40_Y39_N14
\b_regis|um_Reg[30][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[30][23]~feeder_combout\ = \mux_md_breg|result[23]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[23]~11_combout\,
	combout => \b_regis|um_Reg[30][23]~feeder_combout\);

-- Location: LCCOMB_X39_Y34_N4
\b_regis|um_Reg[29][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[29][23]~feeder_combout\ = \mux_md_breg|result[23]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[23]~11_combout\,
	combout => \b_regis|um_Reg[29][23]~feeder_combout\);

-- Location: LCCOMB_X43_Y41_N24
\b_regis|um_Reg[23][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[23][22]~feeder_combout\ = \mux_md_breg|result[22]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[22]~12_combout\,
	combout => \b_regis|um_Reg[23][22]~feeder_combout\);

-- Location: LCCOMB_X39_Y41_N28
\b_regis|um_Reg[27][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[27][22]~feeder_combout\ = \mux_md_breg|result[22]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[22]~12_combout\,
	combout => \b_regis|um_Reg[27][22]~feeder_combout\);

-- Location: LCCOMB_X44_Y41_N22
\b_regis|um_Reg[27][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[27][20]~feeder_combout\ = \mux_md_breg|result[20]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[20]~14_combout\,
	combout => \b_regis|um_Reg[27][20]~feeder_combout\);

-- Location: LCCOMB_X43_Y42_N18
\b_regis|um_Reg[31][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[31][20]~feeder_combout\ = \mux_md_breg|result[20]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[20]~14_combout\,
	combout => \b_regis|um_Reg[31][20]~feeder_combout\);

-- Location: LCCOMB_X39_Y37_N24
\b_regis|um_Reg[23][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[23][19]~feeder_combout\ = \mux_md_breg|result[19]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[19]~15_combout\,
	combout => \b_regis|um_Reg[23][19]~feeder_combout\);

-- Location: LCCOMB_X53_Y40_N12
\b_regis|um_Reg[10][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[10][18]~feeder_combout\ = \mux_md_breg|result[18]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[18]~16_combout\,
	combout => \b_regis|um_Reg[10][18]~feeder_combout\);

-- Location: LCCOMB_X42_Y42_N16
\b_regis|um_Reg[22][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[22][18]~feeder_combout\ = \mux_md_breg|result[18]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[18]~16_combout\,
	combout => \b_regis|um_Reg[22][18]~feeder_combout\);

-- Location: LCCOMB_X50_Y43_N16
\b_regis|um_Reg[15][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[15][17]~feeder_combout\ = \mux_md_breg|result[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[17]~17_combout\,
	combout => \b_regis|um_Reg[15][17]~feeder_combout\);

-- Location: LCCOMB_X44_Y39_N12
\b_regis|um_Reg[16][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[16][16]~feeder_combout\ = \mux_md_breg|result[16]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[16]~18_combout\,
	combout => \b_regis|um_Reg[16][16]~feeder_combout\);

-- Location: LCCOMB_X49_Y39_N16
\b_regis|um_Reg[4][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[4][16]~feeder_combout\ = \mux_md_breg|result[16]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[16]~18_combout\,
	combout => \b_regis|um_Reg[4][16]~feeder_combout\);

-- Location: LCCOMB_X45_Y41_N0
\b_regis|um_Reg[1][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[1][16]~feeder_combout\ = \mux_md_breg|result[16]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[16]~18_combout\,
	combout => \b_regis|um_Reg[1][16]~feeder_combout\);

-- Location: LCCOMB_X44_Y39_N24
\b_regis|um_Reg[16][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[16][15]~feeder_combout\ = \mux_md_breg|result[15]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[15]~19_combout\,
	combout => \b_regis|um_Reg[16][15]~feeder_combout\);

-- Location: LCCOMB_X53_Y41_N20
\b_regis|um_Reg[15][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[15][15]~feeder_combout\ = \mux_md_breg|result[15]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[15]~19_combout\,
	combout => \b_regis|um_Reg[15][15]~feeder_combout\);

-- Location: LCCOMB_X47_Y42_N14
\b_regis|um_Reg[3][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[3][15]~feeder_combout\ = \mux_md_breg|result[15]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[15]~19_combout\,
	combout => \b_regis|um_Reg[3][15]~feeder_combout\);

-- Location: LCCOMB_X48_Y43_N10
\b_regis|um_Reg[28][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[28][14]~feeder_combout\ = \mux_md_breg|result[14]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[14]~20_combout\,
	combout => \b_regis|um_Reg[28][14]~feeder_combout\);

-- Location: LCCOMB_X48_Y43_N6
\b_regis|um_Reg[22][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[22][14]~feeder_combout\ = \mux_md_breg|result[14]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[14]~20_combout\,
	combout => \b_regis|um_Reg[22][14]~feeder_combout\);

-- Location: LCCOMB_X53_Y37_N8
\b_regis|um_Reg[5][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[5][14]~feeder_combout\ = \mux_md_breg|result[14]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[14]~20_combout\,
	combout => \b_regis|um_Reg[5][14]~feeder_combout\);

-- Location: LCCOMB_X53_Y37_N22
\b_regis|um_Reg[3][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[3][14]~feeder_combout\ = \mux_md_breg|result[14]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[14]~20_combout\,
	combout => \b_regis|um_Reg[3][14]~feeder_combout\);

-- Location: LCCOMB_X49_Y42_N8
\b_regis|um_Reg[6][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[6][13]~feeder_combout\ = \mux_md_breg|result[13]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[13]~21_combout\,
	combout => \b_regis|um_Reg[6][13]~feeder_combout\);

-- Location: LCCOMB_X41_Y42_N16
\b_regis|um_Reg[12][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[12][13]~feeder_combout\ = \mux_md_breg|result[13]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[13]~21_combout\,
	combout => \b_regis|um_Reg[12][13]~feeder_combout\);

-- Location: LCCOMB_X43_Y41_N20
\b_regis|um_Reg[23][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[23][12]~feeder_combout\ = \mux_md_breg|result[12]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[12]~22_combout\,
	combout => \b_regis|um_Reg[23][12]~feeder_combout\);

-- Location: LCCOMB_X40_Y40_N24
\b_regis|um_Reg[30][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[30][12]~feeder_combout\ = \mux_md_breg|result[12]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[12]~22_combout\,
	combout => \b_regis|um_Reg[30][12]~feeder_combout\);

-- Location: LCCOMB_X48_Y40_N16
\b_regis|um_Reg[28][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[28][11]~feeder_combout\ = \mux_md_breg|result[11]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[11]~23_combout\,
	combout => \b_regis|um_Reg[28][11]~feeder_combout\);

-- Location: LCCOMB_X47_Y39_N10
\b_regis|um_Reg[21][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[21][10]~feeder_combout\ = \mux_md_breg|result[10]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[10]~24_combout\,
	combout => \b_regis|um_Reg[21][10]~feeder_combout\);

-- Location: LCCOMB_X45_Y41_N20
\b_regis|um_Reg[1][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[1][10]~feeder_combout\ = \mux_md_breg|result[10]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[10]~24_combout\,
	combout => \b_regis|um_Reg[1][10]~feeder_combout\);

-- Location: LCCOMB_X54_Y38_N18
\b_regis|um_Reg[14][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[14][9]~feeder_combout\ = \mux_md_breg|result[9]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[9]~25_combout\,
	combout => \b_regis|um_Reg[14][9]~feeder_combout\);

-- Location: LCCOMB_X52_Y36_N30
\b_regis|um_Reg[31][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[31][8]~feeder_combout\ = \mux_md_breg|result[8]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[8]~26_combout\,
	combout => \b_regis|um_Reg[31][8]~feeder_combout\);

-- Location: LCCOMB_X53_Y42_N20
\b_regis|um_Reg[6][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[6][8]~feeder_combout\ = \mux_md_breg|result[8]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[8]~26_combout\,
	combout => \b_regis|um_Reg[6][8]~feeder_combout\);

-- Location: LCCOMB_X45_Y33_N16
\b_regis|um_Reg[1][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[1][8]~feeder_combout\ = \mux_md_breg|result[8]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[8]~26_combout\,
	combout => \b_regis|um_Reg[1][8]~feeder_combout\);

-- Location: LCCOMB_X45_Y36_N14
\b_regis|um_Reg[17][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[17][8]~feeder_combout\ = \mux_md_breg|result[8]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[8]~26_combout\,
	combout => \b_regis|um_Reg[17][8]~feeder_combout\);

-- Location: LCCOMB_X54_Y38_N4
\b_regis|um_Reg[13][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[13][7]~feeder_combout\ = \mux_md_breg|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[7]~27_combout\,
	combout => \b_regis|um_Reg[13][7]~feeder_combout\);

-- Location: LCCOMB_X39_Y39_N12
\b_regis|um_Reg[30][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[30][7]~feeder_combout\ = \mux_md_breg|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[7]~27_combout\,
	combout => \b_regis|um_Reg[30][7]~feeder_combout\);

-- Location: LCCOMB_X45_Y40_N14
\b_regis|um_Reg[12][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[12][6]~feeder_combout\ = \mux_md_breg|result[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[6]~28_combout\,
	combout => \b_regis|um_Reg[12][6]~feeder_combout\);

-- Location: LCCOMB_X42_Y40_N12
\b_regis|um_Reg[11][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[11][6]~feeder_combout\ = \mux_md_breg|result[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[6]~28_combout\,
	combout => \b_regis|um_Reg[11][6]~feeder_combout\);

-- Location: LCCOMB_X35_Y40_N12
\b_regis|um_Reg[31][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[31][6]~feeder_combout\ = \mux_md_breg|result[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[6]~28_combout\,
	combout => \b_regis|um_Reg[31][6]~feeder_combout\);

-- Location: LCCOMB_X42_Y34_N20
\b_regis|um_Reg[6][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[6][5]~feeder_combout\ = \mux_md_breg|result[5]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[5]~29_combout\,
	combout => \b_regis|um_Reg[6][5]~feeder_combout\);

-- Location: LCCOMB_X54_Y38_N12
\b_regis|um_Reg[13][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[13][5]~feeder_combout\ = \mux_md_breg|result[5]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[5]~29_combout\,
	combout => \b_regis|um_Reg[13][5]~feeder_combout\);

-- Location: LCCOMB_X50_Y34_N6
\b_regis|um_Reg[8][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[8][1]~feeder_combout\ = \mux_md_breg|result[1]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[1]~30_combout\,
	combout => \b_regis|um_Reg[8][1]~feeder_combout\);

-- Location: LCCOMB_X38_Y41_N24
\b_regis|um_Reg[26][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[26][1]~feeder_combout\ = \mux_md_breg|result[1]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[1]~30_combout\,
	combout => \b_regis|um_Reg[26][1]~feeder_combout\);

-- Location: LCCOMB_X47_Y32_N20
\b_regis|um_Reg[4][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[4][31]~feeder_combout\ = \mux_md_breg|result[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[31]~31_combout\,
	combout => \b_regis|um_Reg[4][31]~feeder_combout\);

-- Location: LCCOMB_X39_Y32_N20
\b_regis|um_Reg[12][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[12][31]~feeder_combout\ = \mux_md_breg|result[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[31]~31_combout\,
	combout => \b_regis|um_Reg[12][31]~feeder_combout\);

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk_mem~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk_mem,
	combout => \clk_mem~combout\);

-- Location: CLKCTRL_G1
\clk_mem~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_mem~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_mem~clkctrl_outclk\);

-- Location: LCCOMB_X36_Y36_N2
\sum_pc_4|result[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[2]~0_combout\ = \PC_P|address_out\(2) $ (VCC)
-- \sum_pc_4|result[2]~1\ = CARRY(\PC_P|address_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC_P|address_out\(2),
	datad => VCC,
	combout => \sum_pc_4|result[2]~0_combout\,
	cout => \sum_pc_4|result[2]~1\);

-- Location: LCCOMB_X36_Y36_N4
\sum_pc_4|result[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[3]~2_combout\ = (\PC_P|address_out\(3) & (!\sum_pc_4|result[2]~1\)) # (!\PC_P|address_out\(3) & ((\sum_pc_4|result[2]~1\) # (GND)))
-- \sum_pc_4|result[3]~3\ = CARRY((!\sum_pc_4|result[2]~1\) # (!\PC_P|address_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_P|address_out\(3),
	datad => VCC,
	cin => \sum_pc_4|result[2]~1\,
	combout => \sum_pc_4|result[3]~2_combout\,
	cout => \sum_pc_4|result[3]~3\);

-- Location: LCCOMB_X35_Y36_N6
\sum_imm_pc|result[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[3]~6_combout\ = (\imm|Mux28~2_combout\ & ((\PC_P|address_out\(3) & (\sum_imm_pc|result[2]~5\ & VCC)) # (!\PC_P|address_out\(3) & (!\sum_imm_pc|result[2]~5\)))) # (!\imm|Mux28~2_combout\ & ((\PC_P|address_out\(3) & 
-- (!\sum_imm_pc|result[2]~5\)) # (!\PC_P|address_out\(3) & ((\sum_imm_pc|result[2]~5\) # (GND)))))
-- \sum_imm_pc|result[3]~7\ = CARRY((\imm|Mux28~2_combout\ & (!\PC_P|address_out\(3) & !\sum_imm_pc|result[2]~5\)) # (!\imm|Mux28~2_combout\ & ((!\sum_imm_pc|result[2]~5\) # (!\PC_P|address_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux28~2_combout\,
	datab => \PC_P|address_out\(3),
	datad => VCC,
	cin => \sum_imm_pc|result[2]~5\,
	combout => \sum_imm_pc|result[3]~6_combout\,
	cout => \sum_imm_pc|result[3]~7\);

-- Location: LCCOMB_X35_Y36_N8
\sum_imm_pc|result[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[4]~8_combout\ = ((\PC_P|address_out\(4) $ (\imm|Mux27~9_combout\ $ (!\sum_imm_pc|result[3]~7\)))) # (GND)
-- \sum_imm_pc|result[4]~9\ = CARRY((\PC_P|address_out\(4) & ((\imm|Mux27~9_combout\) # (!\sum_imm_pc|result[3]~7\))) # (!\PC_P|address_out\(4) & (\imm|Mux27~9_combout\ & !\sum_imm_pc|result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(4),
	datab => \imm|Mux27~9_combout\,
	datad => VCC,
	cin => \sum_imm_pc|result[3]~7\,
	combout => \sum_imm_pc|result[4]~8_combout\,
	cout => \sum_imm_pc|result[4]~9\);

-- Location: LCCOMB_X35_Y36_N10
\sum_imm_pc|result[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[5]~10_combout\ = (\PC_P|address_out\(5) & ((\imm|Mux26~0_combout\ & (\sum_imm_pc|result[4]~9\ & VCC)) # (!\imm|Mux26~0_combout\ & (!\sum_imm_pc|result[4]~9\)))) # (!\PC_P|address_out\(5) & ((\imm|Mux26~0_combout\ & 
-- (!\sum_imm_pc|result[4]~9\)) # (!\imm|Mux26~0_combout\ & ((\sum_imm_pc|result[4]~9\) # (GND)))))
-- \sum_imm_pc|result[5]~11\ = CARRY((\PC_P|address_out\(5) & (!\imm|Mux26~0_combout\ & !\sum_imm_pc|result[4]~9\)) # (!\PC_P|address_out\(5) & ((!\sum_imm_pc|result[4]~9\) # (!\imm|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(5),
	datab => \imm|Mux26~0_combout\,
	datad => VCC,
	cin => \sum_imm_pc|result[4]~9\,
	combout => \sum_imm_pc|result[5]~10_combout\,
	cout => \sum_imm_pc|result[5]~11\);

-- Location: LCCOMB_X35_Y36_N12
\sum_imm_pc|result[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[6]~12_combout\ = ((\imm|Mux25~0_combout\ $ (\PC_P|address_out\(6) $ (!\sum_imm_pc|result[5]~11\)))) # (GND)
-- \sum_imm_pc|result[6]~13\ = CARRY((\imm|Mux25~0_combout\ & ((\PC_P|address_out\(6)) # (!\sum_imm_pc|result[5]~11\))) # (!\imm|Mux25~0_combout\ & (\PC_P|address_out\(6) & !\sum_imm_pc|result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux25~0_combout\,
	datab => \PC_P|address_out\(6),
	datad => VCC,
	cin => \sum_imm_pc|result[5]~11\,
	combout => \sum_imm_pc|result[6]~12_combout\,
	cout => \sum_imm_pc|result[6]~13\);

-- Location: LCCOMB_X36_Y36_N0
\sum_imm_pc|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_imm_pc|result[6]~12_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_pc_4|result[6]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sum_pc_4|result[6]~8_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(6),
	datad => \sum_imm_pc|result[6]~12_combout\,
	combout => \sum_imm_pc|Add0~6_combout\);

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reset~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reset,
	combout => \reset~combout\);

-- Location: CLKCTRL_G2
\reset~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset~clkctrl_outclk\);

-- Location: LCFF_X36_Y36_N15
\PC_P|address_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sum_imm_pc|Add0~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(6));

-- Location: LCCOMB_X35_Y36_N14
\sum_imm_pc|result[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[7]~14_combout\ = (\imm|Mux24~0_combout\ & ((\PC_P|address_out\(7) & (\sum_imm_pc|result[6]~13\ & VCC)) # (!\PC_P|address_out\(7) & (!\sum_imm_pc|result[6]~13\)))) # (!\imm|Mux24~0_combout\ & ((\PC_P|address_out\(7) & 
-- (!\sum_imm_pc|result[6]~13\)) # (!\PC_P|address_out\(7) & ((\sum_imm_pc|result[6]~13\) # (GND)))))
-- \sum_imm_pc|result[7]~15\ = CARRY((\imm|Mux24~0_combout\ & (!\PC_P|address_out\(7) & !\sum_imm_pc|result[6]~13\)) # (!\imm|Mux24~0_combout\ & ((!\sum_imm_pc|result[6]~13\) # (!\PC_P|address_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux24~0_combout\,
	datab => \PC_P|address_out\(7),
	datad => VCC,
	cin => \sum_imm_pc|result[6]~13\,
	combout => \sum_imm_pc|result[7]~14_combout\,
	cout => \sum_imm_pc|result[7]~15\);

-- Location: LCCOMB_X36_Y36_N6
\sum_pc_4|result[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[4]~4_combout\ = (\PC_P|address_out\(4) & (\sum_pc_4|result[3]~3\ $ (GND))) # (!\PC_P|address_out\(4) & (!\sum_pc_4|result[3]~3\ & VCC))
-- \sum_pc_4|result[4]~5\ = CARRY((\PC_P|address_out\(4) & !\sum_pc_4|result[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(4),
	datad => VCC,
	cin => \sum_pc_4|result[3]~3\,
	combout => \sum_pc_4|result[4]~4_combout\,
	cout => \sum_pc_4|result[4]~5\);

-- Location: LCCOMB_X36_Y36_N8
\sum_pc_4|result[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[5]~6_combout\ = (\PC_P|address_out\(5) & (!\sum_pc_4|result[4]~5\)) # (!\PC_P|address_out\(5) & ((\sum_pc_4|result[4]~5\) # (GND)))
-- \sum_pc_4|result[5]~7\ = CARRY((!\sum_pc_4|result[4]~5\) # (!\PC_P|address_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(5),
	datad => VCC,
	cin => \sum_pc_4|result[4]~5\,
	combout => \sum_pc_4|result[5]~6_combout\,
	cout => \sum_pc_4|result[5]~7\);

-- Location: LCCOMB_X36_Y36_N12
\sum_pc_4|result[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[7]~10_combout\ = (\PC_P|address_out\(7) & (!\sum_pc_4|result[6]~9\)) # (!\PC_P|address_out\(7) & ((\sum_pc_4|result[6]~9\) # (GND)))
-- \sum_pc_4|result[7]~11\ = CARRY((!\sum_pc_4|result[6]~9\) # (!\PC_P|address_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_P|address_out\(7),
	datad => VCC,
	cin => \sum_pc_4|result[6]~9\,
	combout => \sum_pc_4|result[7]~10_combout\,
	cout => \sum_pc_4|result[7]~11\);

-- Location: LCCOMB_X34_Y36_N12
\sum_imm_pc|Add0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_imm_pc|result[7]~14_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_pc_4|result[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_imm_pc|result[7]~14_combout\,
	datad => \sum_pc_4|result[7]~10_combout\,
	combout => \sum_imm_pc|Add0~7_combout\);

-- Location: LCFF_X36_Y36_N1
\PC_P|address_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sum_imm_pc|Add0~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(7));

-- Location: LCCOMB_X36_Y36_N14
\sum_pc_4|result[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[8]~12_combout\ = (\PC_P|address_out\(8) & (\sum_pc_4|result[7]~11\ $ (GND))) # (!\PC_P|address_out\(8) & (!\sum_pc_4|result[7]~11\ & VCC))
-- \sum_pc_4|result[8]~13\ = CARRY((\PC_P|address_out\(8) & !\sum_pc_4|result[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_P|address_out\(8),
	datad => VCC,
	cin => \sum_pc_4|result[7]~11\,
	combout => \sum_pc_4|result[8]~12_combout\,
	cout => \sum_pc_4|result[8]~13\);

-- Location: LCCOMB_X36_Y36_N16
\sum_pc_4|result[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[9]~14_combout\ = (\PC_P|address_out\(9) & (!\sum_pc_4|result[8]~13\)) # (!\PC_P|address_out\(9) & ((\sum_pc_4|result[8]~13\) # (GND)))
-- \sum_pc_4|result[9]~15\ = CARRY((!\sum_pc_4|result[8]~13\) # (!\PC_P|address_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_P|address_out\(9),
	datad => VCC,
	cin => \sum_pc_4|result[8]~13\,
	combout => \sum_pc_4|result[9]~14_combout\,
	cout => \sum_pc_4|result[9]~15\);

-- Location: LCCOMB_X35_Y36_N16
\sum_imm_pc|result[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[8]~16_combout\ = ((\PC_P|address_out\(8) $ (\imm|Mux23~0_combout\ $ (!\sum_imm_pc|result[7]~15\)))) # (GND)
-- \sum_imm_pc|result[8]~17\ = CARRY((\PC_P|address_out\(8) & ((\imm|Mux23~0_combout\) # (!\sum_imm_pc|result[7]~15\))) # (!\PC_P|address_out\(8) & (\imm|Mux23~0_combout\ & !\sum_imm_pc|result[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(8),
	datab => \imm|Mux23~0_combout\,
	datad => VCC,
	cin => \sum_imm_pc|result[7]~15\,
	combout => \sum_imm_pc|result[8]~16_combout\,
	cout => \sum_imm_pc|result[8]~17\);

-- Location: LCCOMB_X35_Y36_N18
\sum_imm_pc|result[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[9]~18_combout\ = (\imm|Mux22~0_combout\ & ((\PC_P|address_out\(9) & (\sum_imm_pc|result[8]~17\ & VCC)) # (!\PC_P|address_out\(9) & (!\sum_imm_pc|result[8]~17\)))) # (!\imm|Mux22~0_combout\ & ((\PC_P|address_out\(9) & 
-- (!\sum_imm_pc|result[8]~17\)) # (!\PC_P|address_out\(9) & ((\sum_imm_pc|result[8]~17\) # (GND)))))
-- \sum_imm_pc|result[9]~19\ = CARRY((\imm|Mux22~0_combout\ & (!\PC_P|address_out\(9) & !\sum_imm_pc|result[8]~17\)) # (!\imm|Mux22~0_combout\ & ((!\sum_imm_pc|result[8]~17\) # (!\PC_P|address_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux22~0_combout\,
	datab => \PC_P|address_out\(9),
	datad => VCC,
	cin => \sum_imm_pc|result[8]~17\,
	combout => \sum_imm_pc|result[9]~18_combout\,
	cout => \sum_imm_pc|result[9]~19\);

-- Location: LCCOMB_X34_Y36_N26
\sum_imm_pc|Add0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_imm_pc|result[9]~18_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_pc_4|result[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_pc_4|result[9]~14_combout\,
	datad => \sum_imm_pc|result[9]~18_combout\,
	combout => \sum_imm_pc|Add0~9_combout\);

-- Location: LCFF_X36_Y36_N31
\PC_P|address_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sum_imm_pc|Add0~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(9));

-- Location: M4K_X37_Y37
\mi|altsyncram_component|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028000000000000250000000000020000000000000200000000",
	mem_init0 => X"00003F8000000000003FFC00000000003F800000000000000800000000003FF800000000000000000000000010180000000000003000000000000020000000000000000000000000001400000000000014000000000000180000000000101000000000000010000000000003FC00000000000013000000000000770000000000007700000000000077000000000003FC00000000001FFC000000000000020000000000007200000000000012000000000000020000000000001C00000000000031000000000003C0000000000003FC00000000000022000000000000160000000000001C00000000000012000000000000020000000000000200000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "text.hex",
	init_file_layout => "port_a",
	logical_ram_name => "memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \clk_mem~clkctrl_outclk\,
	portaaddr => \mi|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mi|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y36_N2
\imm|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux23~0_combout\ = (\imm|Mux21~6_combout\ & \mi|altsyncram_component|auto_generated|q_a\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \imm|Mux21~6_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(28),
	combout => \imm|Mux23~0_combout\);

-- Location: LCCOMB_X34_Y36_N16
\sum_imm_pc|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_imm_pc|result[8]~16_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_pc_4|result[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_imm_pc|result[8]~16_combout\,
	datad => \sum_pc_4|result[8]~12_combout\,
	combout => \sum_imm_pc|Add0~8_combout\);

-- Location: LCFF_X36_Y36_N5
\PC_P|address_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sum_imm_pc|Add0~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(8));

-- Location: M4K_X37_Y36
\mi|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000073000000000000000893000000000000000A330000000000000004B7000000000000000437000000000000029EE3000000000000028293000000000000028EE30000000000000282930000000000000002930000000000000080E7000000000000028E330000000000000000EF0000000000",
	mem_init0 => X"000000EF00000000000002BA330000000000000039B30000000000000324B300000000000002A43300000000000003DE9300000000000003DE130000000000000003B70000000000000313130000000000000347330000000000000366B3000000000000037FB3000000000000000F13000000000000000E9300000000000002A50300000000000002A02300000000000002A38300000000000002A303000000000000030E3300000000000001046300000000000002F29300000000000000629300000000000002A50300000000000002A4230000000000000302B300000000000002A38300000000000002A303000000000000028A93000000000000002A97",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "text.hex",
	init_file_layout => "port_a",
	logical_ram_name => "memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_6m71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \clk_mem~clkctrl_outclk\,
	portaaddr => \mi|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mi|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y38_N4
\imm|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux30~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(2)) # (\mi|altsyncram_component|auto_generated|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mi|altsyncram_component|auto_generated|q_a\(2),
	datad => \mi|altsyncram_component|auto_generated|q_a\(5),
	combout => \imm|Mux30~2_combout\);

-- Location: LCCOMB_X49_Y38_N8
\imm|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux21~8_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\mi|altsyncram_component|auto_generated|q_a\(1) & (\imm|Mux30~2_combout\ & \mi|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datab => \mi|altsyncram_component|auto_generated|q_a\(1),
	datac => \imm|Mux30~2_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(0),
	combout => \imm|Mux21~8_combout\);

-- Location: LCCOMB_X49_Y38_N2
\imm|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux21~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(2) & (\mi|altsyncram_component|auto_generated|q_a\(5) & (\mi|altsyncram_component|auto_generated|q_a\(6)))) # (!\mi|altsyncram_component|auto_generated|q_a\(2) & 
-- (((!\mi|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(5),
	datab => \mi|altsyncram_component|auto_generated|q_a\(2),
	datac => \mi|altsyncram_component|auto_generated|q_a\(6),
	datad => \mi|altsyncram_component|auto_generated|q_a\(3),
	combout => \imm|Mux21~5_combout\);

-- Location: LCCOMB_X49_Y38_N6
\imm|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux21~6_combout\ = (\imm|Mux31~4_combout\ & (((\imm|Mux21~8_combout\ & \imm|Mux21~5_combout\)) # (!\imm|Mux30~2_combout\))) # (!\imm|Mux31~4_combout\ & (((\imm|Mux21~8_combout\ & \imm|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux31~4_combout\,
	datab => \imm|Mux30~2_combout\,
	datac => \imm|Mux21~8_combout\,
	datad => \imm|Mux21~5_combout\,
	combout => \imm|Mux21~6_combout\);

-- Location: LCCOMB_X35_Y37_N8
\imm|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux26~0_combout\ = (\imm|Mux21~6_combout\ & \mi|altsyncram_component|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \imm|Mux21~6_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(25),
	combout => \imm|Mux26~0_combout\);

-- Location: LCCOMB_X34_Y36_N22
\sum_imm_pc|Add0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_imm_pc|result[5]~10_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_pc_4|result[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_imm_pc|result[5]~10_combout\,
	datad => \sum_pc_4|result[5]~6_combout\,
	combout => \sum_imm_pc|Add0~5_combout\);

-- Location: LCFF_X36_Y36_N7
\PC_P|address_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sum_imm_pc|Add0~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(5));

-- Location: LCCOMB_X36_Y38_N16
\imm|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux27~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(5) & \mi|altsyncram_component|auto_generated|q_a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mi|altsyncram_component|auto_generated|q_a\(5),
	datad => \mi|altsyncram_component|auto_generated|q_a\(6),
	combout => \imm|Mux27~8_combout\);

-- Location: LCCOMB_X36_Y37_N0
\imm|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux31~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(1) & \mi|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mi|altsyncram_component|auto_generated|q_a\(1),
	datad => \mi|altsyncram_component|auto_generated|q_a\(0),
	combout => \imm|Mux31~1_combout\);

-- Location: LCCOMB_X36_Y38_N6
\imm|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux27~11_combout\ = (\imm|Mux31~1_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(2) & ((\imm|Mux27~8_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(2) & (!\mi|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(2),
	datab => \mi|altsyncram_component|auto_generated|q_a\(3),
	datac => \imm|Mux27~8_combout\,
	datad => \imm|Mux31~1_combout\,
	combout => \imm|Mux27~11_combout\);

-- Location: LCCOMB_X36_Y38_N8
\imm|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux27~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\mi|altsyncram_component|auto_generated|q_a\(2) & ((\imm|Mux27~11_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(2) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(2),
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \mi|altsyncram_component|auto_generated|q_a\(5),
	datad => \imm|Mux27~11_combout\,
	combout => \imm|Mux27~12_combout\);

-- Location: LCCOMB_X49_Y38_N0
\imm|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux31~4_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(3) & (\mi|altsyncram_component|auto_generated|q_a\(0) & (\mi|altsyncram_component|auto_generated|q_a\(1) & !\mi|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(3),
	datab => \mi|altsyncram_component|auto_generated|q_a\(0),
	datac => \mi|altsyncram_component|auto_generated|q_a\(1),
	datad => \mi|altsyncram_component|auto_generated|q_a\(6),
	combout => \imm|Mux31~4_combout\);

-- Location: LCCOMB_X49_Y38_N26
\imm|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux27~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(5) & (!\mi|altsyncram_component|auto_generated|q_a\(4))) # (!\mi|altsyncram_component|auto_generated|q_a\(5) & ((\mi|altsyncram_component|auto_generated|q_a\(2) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(4))) # (!\mi|altsyncram_component|auto_generated|q_a\(2) & ((\imm|Mux31~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datab => \mi|altsyncram_component|auto_generated|q_a\(5),
	datac => \mi|altsyncram_component|auto_generated|q_a\(2),
	datad => \imm|Mux31~4_combout\,
	combout => \imm|Mux27~10_combout\);

-- Location: LCCOMB_X36_Y38_N22
\imm|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux27~9_combout\ = (\imm|Mux27~10_combout\ & ((\imm|Mux27~12_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(11) & \imm|Mux27~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(11),
	datab => \imm|Mux27~13_combout\,
	datac => \imm|Mux27~12_combout\,
	datad => \imm|Mux27~10_combout\,
	combout => \imm|Mux27~9_combout\);

-- Location: LCCOMB_X34_Y36_N28
\sum_imm_pc|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_imm_pc|result[4]~8_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_pc_4|result[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sum_imm_pc|result[4]~8_combout\,
	datac => \sum_pc_4|result[4]~4_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(6),
	combout => \sum_imm_pc|Add0~4_combout\);

-- Location: LCFF_X36_Y36_N21
\PC_P|address_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sum_imm_pc|Add0~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(4));

-- Location: LCCOMB_X36_Y38_N2
\imm|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux27~13_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(2) & (\mi|altsyncram_component|auto_generated|q_a\(5) & \imm|Mux27~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(2),
	datab => \mi|altsyncram_component|auto_generated|q_a\(5),
	datad => \imm|Mux27~11_combout\,
	combout => \imm|Mux27~13_combout\);

-- Location: LCCOMB_X36_Y38_N14
\imm|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux29~2_combout\ = (\imm|Mux27~10_combout\ & ((\imm|Mux29~3_combout\) # ((\imm|Mux27~13_combout\ & \mi|altsyncram_component|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux29~3_combout\,
	datab => \imm|Mux27~13_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(9),
	datad => \imm|Mux27~10_combout\,
	combout => \imm|Mux29~2_combout\);

-- Location: LCCOMB_X35_Y36_N0
\sum_imm_pc|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[0]~0_combout\ = (\imm|Mux31~5_combout\ & (\PC_P|address_out\(0) $ (VCC))) # (!\imm|Mux31~5_combout\ & (\PC_P|address_out\(0) & VCC))
-- \sum_imm_pc|result[0]~1\ = CARRY((\imm|Mux31~5_combout\ & \PC_P|address_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux31~5_combout\,
	datab => \PC_P|address_out\(0),
	datad => VCC,
	combout => \sum_imm_pc|result[0]~0_combout\,
	cout => \sum_imm_pc|result[0]~1\);

-- Location: LCCOMB_X34_Y36_N0
\sum_imm_pc|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_imm_pc|result[0]~0_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & (\PC_P|address_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC_P|address_out\(0),
	datac => \sum_imm_pc|result[0]~0_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(6),
	combout => \sum_imm_pc|Add0~0_combout\);

-- Location: LCFF_X35_Y36_N9
\PC_P|address_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sum_imm_pc|Add0~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(0));

-- Location: LCCOMB_X35_Y36_N2
\sum_imm_pc|result[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[1]~2_combout\ = (\imm|Mux30~3_combout\ & ((\PC_P|address_out\(1) & (\sum_imm_pc|result[0]~1\ & VCC)) # (!\PC_P|address_out\(1) & (!\sum_imm_pc|result[0]~1\)))) # (!\imm|Mux30~3_combout\ & ((\PC_P|address_out\(1) & 
-- (!\sum_imm_pc|result[0]~1\)) # (!\PC_P|address_out\(1) & ((\sum_imm_pc|result[0]~1\) # (GND)))))
-- \sum_imm_pc|result[1]~3\ = CARRY((\imm|Mux30~3_combout\ & (!\PC_P|address_out\(1) & !\sum_imm_pc|result[0]~1\)) # (!\imm|Mux30~3_combout\ & ((!\sum_imm_pc|result[0]~1\) # (!\PC_P|address_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux30~3_combout\,
	datab => \PC_P|address_out\(1),
	datad => VCC,
	cin => \sum_imm_pc|result[0]~1\,
	combout => \sum_imm_pc|result[1]~2_combout\,
	cout => \sum_imm_pc|result[1]~3\);

-- Location: LCCOMB_X34_Y36_N14
\sum_imm_pc|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_imm_pc|result[1]~2_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & (\PC_P|address_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \PC_P|address_out\(1),
	datad => \sum_imm_pc|result[1]~2_combout\,
	combout => \sum_imm_pc|Add0~1_combout\);

-- Location: LCFF_X35_Y36_N19
\PC_P|address_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sum_imm_pc|Add0~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(1));

-- Location: LCCOMB_X33_Y36_N16
\sum_imm_pc|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_imm_pc|result[3]~6_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_pc_4|result[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datab => \sum_pc_4|result[3]~2_combout\,
	datac => \sum_imm_pc|result[3]~6_combout\,
	combout => \sum_imm_pc|Add0~3_combout\);

-- Location: LCFF_X36_Y36_N23
\PC_P|address_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sum_imm_pc|Add0~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(3));

-- Location: LCCOMB_X35_Y37_N2
\sum_imm_pc|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_imm_pc|result[2]~4_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_pc_4|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sum_imm_pc|result[2]~4_combout\,
	datac => \sum_pc_4|result[2]~0_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(6),
	combout => \sum_imm_pc|Add0~2_combout\);

-- Location: LCFF_X36_Y36_N3
\PC_P|address_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sum_imm_pc|Add0~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(2));

-- Location: LCCOMB_X36_Y33_N20
\contr_ula|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr_ula|Mux2~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(14) & ((\mi|altsyncram_component|auto_generated|q_a\(30)) # ((\mi|altsyncram_component|auto_generated|q_a\(13)) # (!\mi|altsyncram_component|auto_generated|q_a\(12))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(14) & (((\mi|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(30),
	datab => \mi|altsyncram_component|auto_generated|q_a\(13),
	datac => \mi|altsyncram_component|auto_generated|q_a\(14),
	datad => \mi|altsyncram_component|auto_generated|q_a\(12),
	combout => \contr_ula|Mux2~0_combout\);

-- Location: LCCOMB_X36_Y33_N26
\contr_ula|ctr_ula[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr_ula|ctr_ula[1]~0_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(2) & (\contr_ula|Mux2~0_combout\ & \mi|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(2),
	datac => \contr_ula|Mux2~0_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(4),
	combout => \contr_ula|ctr_ula[1]~0_combout\);

-- Location: LCCOMB_X36_Y33_N28
\contr_ula|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr_ula|Mux4~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(13) & (((!\mi|altsyncram_component|auto_generated|q_a\(14) & !\mi|altsyncram_component|auto_generated|q_a\(12))))) # (!\mi|altsyncram_component|auto_generated|q_a\(13) & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(14) & ((!\mi|altsyncram_component|auto_generated|q_a\(12)))) # (!\mi|altsyncram_component|auto_generated|q_a\(14) & ((\mi|altsyncram_component|auto_generated|q_a\(30)) # 
-- (\mi|altsyncram_component|auto_generated|q_a\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(30),
	datab => \mi|altsyncram_component|auto_generated|q_a\(13),
	datac => \mi|altsyncram_component|auto_generated|q_a\(14),
	datad => \mi|altsyncram_component|auto_generated|q_a\(12),
	combout => \contr_ula|Mux4~0_combout\);

-- Location: LCCOMB_X36_Y33_N2
\contr_ula|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr_ula|Mux4~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6)) # ((\mi|altsyncram_component|auto_generated|q_a\(4) & (\contr_ula|Mux4~0_combout\ & !\mi|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datab => \contr_ula|Mux4~0_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(2),
	datad => \mi|altsyncram_component|auto_generated|q_a\(6),
	combout => \contr_ula|Mux4~1_combout\);

-- Location: LCCOMB_X42_Y38_N12
\alu|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~12_combout\ = (\contr_ula|Mux4~1_combout\ & (!\contr_ula|ctr_ula[3]~2_combout\)) # (!\contr_ula|Mux4~1_combout\ & ((\contr_ula|ctr_ula[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[3]~2_combout\,
	datab => \contr_ula|ctr_ula[1]~0_combout\,
	datad => \contr_ula|Mux4~1_combout\,
	combout => \alu|Mux31~12_combout\);

-- Location: LCCOMB_X36_Y33_N0
\contr_ula|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr_ula|Mux3~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(12) & (((!\mi|altsyncram_component|auto_generated|q_a\(30) & !\mi|altsyncram_component|auto_generated|q_a\(13))) # (!\mi|altsyncram_component|auto_generated|q_a\(14)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(12) & (((\mi|altsyncram_component|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(30),
	datab => \mi|altsyncram_component|auto_generated|q_a\(13),
	datac => \mi|altsyncram_component|auto_generated|q_a\(14),
	datad => \mi|altsyncram_component|auto_generated|q_a\(12),
	combout => \contr_ula|Mux3~0_combout\);

-- Location: LCCOMB_X49_Y36_N4
\contr_ula|ctr_ula[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr_ula|ctr_ula[0]~1_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(2) & (\mi|altsyncram_component|auto_generated|q_a\(4) & \contr_ula|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(2),
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \contr_ula|Mux3~0_combout\,
	combout => \contr_ula|ctr_ula[0]~1_combout\);

-- Location: LCCOMB_X53_Y36_N26
\alu|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~6_combout\ = (\contr_ula|Mux4~1_combout\) # ((!\contr_ula|ctr_ula[3]~2_combout\ & !\contr_ula|ctr_ula[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[3]~2_combout\,
	datac => \contr_ula|Mux4~1_combout\,
	datad => \contr_ula|ctr_ula[0]~1_combout\,
	combout => \alu|Mux28~6_combout\);

-- Location: LCCOMB_X38_Y37_N16
\ctrl|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrl|Mux1~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(5) & (!\mi|altsyncram_component|auto_generated|q_a\(2) & ((\mi|altsyncram_component|auto_generated|q_a\(4)) # (\mi|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datab => \mi|altsyncram_component|auto_generated|q_a\(5),
	datac => \mi|altsyncram_component|auto_generated|q_a\(2),
	datad => \mi|altsyncram_component|auto_generated|q_a\(6),
	combout => \ctrl|Mux1~0_combout\);

-- Location: LCCOMB_X52_Y32_N2
\b_regis|Decoder0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~65_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(8) & (\mi|altsyncram_component|auto_generated|q_a\(7) & ((\mi|altsyncram_component|auto_generated|q_a\(4)) # (!\mi|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(5),
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \mi|altsyncram_component|auto_generated|q_a\(8),
	datad => \mi|altsyncram_component|auto_generated|q_a\(7),
	combout => \b_regis|Decoder0~65_combout\);

-- Location: LCCOMB_X52_Y32_N6
\b_regis|Decoder0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~82_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(9) & (!\mi|altsyncram_component|auto_generated|q_a\(11) & (\mi|altsyncram_component|auto_generated|q_a\(10) & \b_regis|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(9),
	datab => \mi|altsyncram_component|auto_generated|q_a\(11),
	datac => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \b_regis|Decoder0~65_combout\,
	combout => \b_regis|Decoder0~82_combout\);

-- Location: LCFF_X54_Y34_N9
\b_regis|um_Reg[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][5]~regout\);

-- Location: LCCOMB_X54_Y40_N22
\b_regis|um_Reg[9][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[9][5]~feeder_combout\ = \mux_md_breg|result[5]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[5]~29_combout\,
	combout => \b_regis|um_Reg[9][5]~feeder_combout\);

-- Location: LCCOMB_X36_Y32_N18
\b_regis|Decoder0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~50_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(8) & !\mi|altsyncram_component|auto_generated|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mi|altsyncram_component|auto_generated|q_a\(8),
	datad => \mi|altsyncram_component|auto_generated|q_a\(9),
	combout => \b_regis|Decoder0~50_combout\);

-- Location: LCCOMB_X36_Y32_N8
\b_regis|Decoder0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~70_combout\ = (\b_regis|Decoder0~49_combout\ & (\b_regis|Decoder0~50_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(10) & !\mi|altsyncram_component|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Decoder0~49_combout\,
	datab => \b_regis|Decoder0~50_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \mi|altsyncram_component|auto_generated|q_a\(11),
	combout => \b_regis|Decoder0~70_combout\);

-- Location: LCFF_X54_Y40_N23
\b_regis|um_Reg[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[9][5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][5]~regout\);

-- Location: LCCOMB_X54_Y40_N6
\b_regis|Mux58~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[11][5]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\b_regis|um_Reg[9][5]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[11][5]~regout\,
	datab => \b_regis|um_Reg[9][5]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux58~17_combout\);

-- Location: LCCOMB_X54_Y38_N0
\b_regis|Mux58~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux58~17_combout\ & ((\b_regis|um_Reg[15][5]~regout\))) # (!\b_regis|Mux58~17_combout\ & (\b_regis|um_Reg[13][5]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux58~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[13][5]~regout\,
	datab => \b_regis|um_Reg[15][5]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux58~17_combout\,
	combout => \b_regis|Mux58~18_combout\);

-- Location: LCCOMB_X54_Y38_N10
\b_regis|um_Reg[14][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[14][5]~feeder_combout\ = \mux_md_breg|result[5]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[5]~29_combout\,
	combout => \b_regis|um_Reg[14][5]~feeder_combout\);

-- Location: LCCOMB_X38_Y33_N30
\b_regis|Decoder0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~56_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(8) & ((\mi|altsyncram_component|auto_generated|q_a\(4)) # (!\mi|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(5),
	datab => \mi|altsyncram_component|auto_generated|q_a\(8),
	datad => \mi|altsyncram_component|auto_generated|q_a\(4),
	combout => \b_regis|Decoder0~56_combout\);

-- Location: LCCOMB_X38_Y33_N18
\b_regis|Decoder0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~59_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(10) & !\mi|altsyncram_component|auto_generated|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \mi|altsyncram_component|auto_generated|q_a\(7),
	combout => \b_regis|Decoder0~59_combout\);

-- Location: LCCOMB_X38_Y33_N6
\b_regis|Decoder0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~80_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(11) & (\mi|altsyncram_component|auto_generated|q_a\(9) & (\b_regis|Decoder0~56_combout\ & \b_regis|Decoder0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(11),
	datab => \mi|altsyncram_component|auto_generated|q_a\(9),
	datac => \b_regis|Decoder0~56_combout\,
	datad => \b_regis|Decoder0~59_combout\,
	combout => \b_regis|Decoder0~80_combout\);

-- Location: LCFF_X54_Y38_N11
\b_regis|um_Reg[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[14][5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][5]~regout\);

-- Location: LCCOMB_X52_Y32_N26
\b_regis|Decoder0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~37_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(11) & (!\mi|altsyncram_component|auto_generated|q_a\(7) & ((\mi|altsyncram_component|auto_generated|q_a\(4)) # (!\mi|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(5),
	datab => \mi|altsyncram_component|auto_generated|q_a\(11),
	datac => \mi|altsyncram_component|auto_generated|q_a\(4),
	datad => \mi|altsyncram_component|auto_generated|q_a\(7),
	combout => \b_regis|Decoder0~37_combout\);

-- Location: LCCOMB_X52_Y32_N4
\b_regis|Decoder0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~87_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(9) & (!\mi|altsyncram_component|auto_generated|q_a\(8) & (\mi|altsyncram_component|auto_generated|q_a\(10) & \b_regis|Decoder0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(9),
	datab => \mi|altsyncram_component|auto_generated|q_a\(8),
	datac => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \b_regis|Decoder0~37_combout\,
	combout => \b_regis|Decoder0~87_combout\);

-- Location: LCFF_X52_Y34_N5
\b_regis|um_Reg[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][5]~regout\);

-- Location: LCCOMB_X52_Y34_N4
\b_regis|Mux58~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[10][5]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\b_regis|um_Reg[8][5]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[10][5]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[8][5]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux58~10_combout\);

-- Location: LCCOMB_X53_Y41_N10
\b_regis|Mux58~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux58~10_combout\ & ((\b_regis|um_Reg[14][5]~regout\))) # (!\b_regis|Mux58~10_combout\ & (\b_regis|um_Reg[12][5]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux58~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][5]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[14][5]~regout\,
	datad => \b_regis|Mux58~10_combout\,
	combout => \b_regis|Mux58~11_combout\);

-- Location: LCCOMB_X47_Y38_N14
\b_regis|Mux58~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~19_combout\ = (\b_regis|Mux58~16_combout\ & (((\b_regis|Mux58~18_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23)))) # (!\b_regis|Mux58~16_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|Mux58~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux58~16_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|Mux58~18_combout\,
	datad => \b_regis|Mux58~11_combout\,
	combout => \b_regis|Mux58~19_combout\);

-- Location: LCCOMB_X52_Y32_N24
\b_regis|Decoder0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~68_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(9) & (\mi|altsyncram_component|auto_generated|q_a\(11) & (!\mi|altsyncram_component|auto_generated|q_a\(10) & \b_regis|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(9),
	datab => \mi|altsyncram_component|auto_generated|q_a\(11),
	datac => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \b_regis|Decoder0~65_combout\,
	combout => \b_regis|Decoder0~68_combout\);

-- Location: LCFF_X36_Y39_N15
\b_regis|um_Reg[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][5]~regout\);

-- Location: LCCOMB_X52_Y32_N16
\b_regis|Decoder0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~66_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(9) & (\mi|altsyncram_component|auto_generated|q_a\(11) & (\mi|altsyncram_component|auto_generated|q_a\(10) & \b_regis|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(9),
	datab => \mi|altsyncram_component|auto_generated|q_a\(11),
	datac => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \b_regis|Decoder0~65_combout\,
	combout => \b_regis|Decoder0~66_combout\);

-- Location: LCFF_X36_Y39_N17
\b_regis|um_Reg[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][5]~regout\);

-- Location: LCCOMB_X35_Y39_N26
\b_regis|um_Reg[18][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[18][5]~feeder_combout\ = \mux_md_breg|result[5]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[5]~29_combout\,
	combout => \b_regis|um_Reg[18][5]~feeder_combout\);

-- Location: LCCOMB_X38_Y33_N2
\b_regis|Decoder0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~57_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(10) & !\mi|altsyncram_component|auto_generated|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \mi|altsyncram_component|auto_generated|q_a\(7),
	combout => \b_regis|Decoder0~57_combout\);

-- Location: LCCOMB_X38_Y34_N16
\b_regis|Decoder0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~61_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(9) & (\mi|altsyncram_component|auto_generated|q_a\(11) & (\b_regis|Decoder0~56_combout\ & \b_regis|Decoder0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(9),
	datab => \mi|altsyncram_component|auto_generated|q_a\(11),
	datac => \b_regis|Decoder0~56_combout\,
	datad => \b_regis|Decoder0~57_combout\,
	combout => \b_regis|Decoder0~61_combout\);

-- Location: LCFF_X35_Y39_N27
\b_regis|um_Reg[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[18][5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][5]~regout\);

-- Location: LCCOMB_X35_Y39_N14
\b_regis|Mux58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[26][5]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[18][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][5]~regout\,
	datab => \b_regis|um_Reg[18][5]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux58~0_combout\);

-- Location: LCCOMB_X36_Y39_N16
\b_regis|Mux58~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux58~0_combout\ & ((\b_regis|um_Reg[27][5]~regout\))) # (!\b_regis|Mux58~0_combout\ & (\b_regis|um_Reg[19][5]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[19][5]~regout\,
	datac => \b_regis|um_Reg[27][5]~regout\,
	datad => \b_regis|Mux58~0_combout\,
	combout => \b_regis|Mux58~1_combout\);

-- Location: LCCOMB_X38_Y33_N0
\b_regis|Decoder0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~58_combout\ = (\b_regis|Decoder0~56_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(9) & (\mi|altsyncram_component|auto_generated|q_a\(11) & \b_regis|Decoder0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Decoder0~56_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(9),
	datac => \mi|altsyncram_component|auto_generated|q_a\(11),
	datad => \b_regis|Decoder0~57_combout\,
	combout => \b_regis|Decoder0~58_combout\);

-- Location: LCFF_X36_Y40_N13
\b_regis|um_Reg[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][5]~regout\);

-- Location: LCCOMB_X52_Y32_N30
\b_regis|Decoder0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~67_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(9) & (\mi|altsyncram_component|auto_generated|q_a\(11) & (!\mi|altsyncram_component|auto_generated|q_a\(10) & \b_regis|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(9),
	datab => \mi|altsyncram_component|auto_generated|q_a\(11),
	datac => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \b_regis|Decoder0~65_combout\,
	combout => \b_regis|Decoder0~67_combout\);

-- Location: LCFF_X36_Y40_N29
\b_regis|um_Reg[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][5]~regout\);

-- Location: LCCOMB_X36_Y40_N12
\b_regis|Mux58~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (\mi|altsyncram_component|auto_generated|q_a\(20))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|um_Reg[23][5]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|um_Reg[22][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[22][5]~regout\,
	datad => \b_regis|um_Reg[23][5]~regout\,
	combout => \b_regis|Mux58~7_combout\);

-- Location: LCCOMB_X40_Y40_N10
\b_regis|um_Reg[30][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[30][5]~feeder_combout\ = \mux_md_breg|result[5]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[5]~29_combout\,
	combout => \b_regis|um_Reg[30][5]~feeder_combout\);

-- Location: LCCOMB_X38_Y33_N16
\b_regis|Decoder0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~62_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(11) & (\mi|altsyncram_component|auto_generated|q_a\(9) & (\b_regis|Decoder0~56_combout\ & \b_regis|Decoder0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(11),
	datab => \mi|altsyncram_component|auto_generated|q_a\(9),
	datac => \b_regis|Decoder0~56_combout\,
	datad => \b_regis|Decoder0~59_combout\,
	combout => \b_regis|Decoder0~62_combout\);

-- Location: LCFF_X40_Y40_N11
\b_regis|um_Reg[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[30][5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][5]~regout\);

-- Location: LCCOMB_X52_Y32_N18
\b_regis|Decoder0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~69_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(9) & (\mi|altsyncram_component|auto_generated|q_a\(11) & (\mi|altsyncram_component|auto_generated|q_a\(10) & \b_regis|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(9),
	datab => \mi|altsyncram_component|auto_generated|q_a\(11),
	datac => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \b_regis|Decoder0~65_combout\,
	combout => \b_regis|Decoder0~69_combout\);

-- Location: LCFF_X35_Y40_N29
\b_regis|um_Reg[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][5]~regout\);

-- Location: LCCOMB_X36_Y40_N18
\b_regis|Mux58~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux58~7_combout\ & ((\b_regis|um_Reg[31][5]~regout\))) # (!\b_regis|Mux58~7_combout\ & (\b_regis|um_Reg[30][5]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|Mux58~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|Mux58~7_combout\,
	datac => \b_regis|um_Reg[30][5]~regout\,
	datad => \b_regis|um_Reg[31][5]~regout\,
	combout => \b_regis|Mux58~8_combout\);

-- Location: LCCOMB_X49_Y40_N24
\b_regis|um_Reg[28][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[28][5]~feeder_combout\ = \mux_md_breg|result[5]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[5]~29_combout\,
	combout => \b_regis|um_Reg[28][5]~feeder_combout\);

-- Location: LCCOMB_X36_Y32_N2
\b_regis|Decoder0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~63_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(8) & (\mi|altsyncram_component|auto_generated|q_a\(9) & ((\mi|altsyncram_component|auto_generated|q_a\(4)) # (!\mi|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datab => \mi|altsyncram_component|auto_generated|q_a\(5),
	datac => \mi|altsyncram_component|auto_generated|q_a\(8),
	datad => \mi|altsyncram_component|auto_generated|q_a\(9),
	combout => \b_regis|Decoder0~63_combout\);

-- Location: LCCOMB_X36_Y38_N10
\b_regis|Decoder0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~83_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(10) & (\b_regis|Decoder0~63_combout\ & (!\mi|altsyncram_component|auto_generated|q_a\(7) & \mi|altsyncram_component|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(10),
	datab => \b_regis|Decoder0~63_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(7),
	datad => \mi|altsyncram_component|auto_generated|q_a\(11),
	combout => \b_regis|Decoder0~83_combout\);

-- Location: LCFF_X49_Y40_N25
\b_regis|um_Reg[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[28][5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][5]~regout\);

-- Location: LCCOMB_X36_Y32_N14
\b_regis|Decoder0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~52_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(8) & \mi|altsyncram_component|auto_generated|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mi|altsyncram_component|auto_generated|q_a\(8),
	datad => \mi|altsyncram_component|auto_generated|q_a\(9),
	combout => \b_regis|Decoder0~52_combout\);

-- Location: LCCOMB_X36_Y32_N0
\b_regis|Decoder0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~55_combout\ = (\b_regis|Decoder0~49_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(10) & (\b_regis|Decoder0~52_combout\ & \mi|altsyncram_component|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Decoder0~49_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(10),
	datac => \b_regis|Decoder0~52_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(11),
	combout => \b_regis|Decoder0~55_combout\);

-- Location: LCFF_X51_Y42_N13
\b_regis|um_Reg[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][5]~regout\);

-- Location: LCCOMB_X38_Y33_N14
\b_regis|Decoder0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~64_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(11) & (!\mi|altsyncram_component|auto_generated|q_a\(7) & (!\mi|altsyncram_component|auto_generated|q_a\(10) & \b_regis|Decoder0~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(11),
	datab => \mi|altsyncram_component|auto_generated|q_a\(7),
	datac => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \b_regis|Decoder0~63_combout\,
	combout => \b_regis|Decoder0~64_combout\);

-- Location: LCFF_X51_Y42_N11
\b_regis|um_Reg[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][5]~regout\);

-- Location: LCCOMB_X51_Y42_N10
\b_regis|Mux58~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[21][5]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[20][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][5]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[20][5]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux58~2_combout\);

-- Location: LCCOMB_X51_Y42_N12
\b_regis|Mux58~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux58~2_combout\ & ((\b_regis|um_Reg[29][5]~regout\))) # (!\b_regis|Mux58~2_combout\ & (\b_regis|um_Reg[28][5]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[28][5]~regout\,
	datac => \b_regis|um_Reg[29][5]~regout\,
	datad => \b_regis|Mux58~2_combout\,
	combout => \b_regis|Mux58~3_combout\);

-- Location: LCCOMB_X50_Y32_N0
\b_regis|um_Reg[25][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[25][5]~feeder_combout\ = \mux_md_breg|result[5]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[5]~29_combout\,
	combout => \b_regis|um_Reg[25][5]~feeder_combout\);

-- Location: LCCOMB_X36_Y32_N28
\b_regis|Decoder0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~51_combout\ = (\b_regis|Decoder0~49_combout\ & (\b_regis|Decoder0~50_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(10) & \mi|altsyncram_component|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Decoder0~49_combout\,
	datab => \b_regis|Decoder0~50_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \mi|altsyncram_component|auto_generated|q_a\(11),
	combout => \b_regis|Decoder0~51_combout\);

-- Location: LCFF_X50_Y32_N1
\b_regis|um_Reg[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[25][5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][5]~regout\);

-- Location: LCCOMB_X36_Y32_N30
\b_regis|Decoder0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~54_combout\ = (\b_regis|Decoder0~49_combout\ & (\b_regis|Decoder0~50_combout\ & (!\mi|altsyncram_component|auto_generated|q_a\(10) & \mi|altsyncram_component|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Decoder0~49_combout\,
	datab => \b_regis|Decoder0~50_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \mi|altsyncram_component|auto_generated|q_a\(11),
	combout => \b_regis|Decoder0~54_combout\);

-- Location: LCFF_X45_Y36_N21
\b_regis|um_Reg[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][5]~regout\);

-- Location: LCCOMB_X45_Y36_N18
\b_regis|Mux58~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|um_Reg[24][5]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|um_Reg[16][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[16][5]~regout\,
	datab => \b_regis|um_Reg[24][5]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux58~4_combout\);

-- Location: LCCOMB_X45_Y36_N20
\b_regis|Mux58~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux58~4_combout\ & (\b_regis|um_Reg[25][5]~regout\)) # (!\b_regis|Mux58~4_combout\ & ((\b_regis|um_Reg[17][5]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux58~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[25][5]~regout\,
	datac => \b_regis|um_Reg[17][5]~regout\,
	datad => \b_regis|Mux58~4_combout\,
	combout => \b_regis|Mux58~5_combout\);

-- Location: LCCOMB_X50_Y42_N14
\b_regis|Mux58~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (\mi|altsyncram_component|auto_generated|q_a\(22))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|Mux58~3_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux58~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|Mux58~3_combout\,
	datad => \b_regis|Mux58~5_combout\,
	combout => \b_regis|Mux58~6_combout\);

-- Location: LCCOMB_X47_Y38_N18
\b_regis|Mux58~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux58~6_combout\ & ((\b_regis|Mux58~8_combout\))) # (!\b_regis|Mux58~6_combout\ & (\b_regis|Mux58~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux58~1_combout\,
	datac => \b_regis|Mux58~8_combout\,
	datad => \b_regis|Mux58~6_combout\,
	combout => \b_regis|Mux58~9_combout\);

-- Location: LCCOMB_X47_Y38_N12
\b_regis|Mux58~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux58~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux58~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux58~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux58~19_combout\,
	datad => \b_regis|Mux58~9_combout\,
	combout => \b_regis|Mux58~20_combout\);

-- Location: LCCOMB_X47_Y38_N26
\mux_inB_ula|result[5]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[5]~28_combout\ = (\ctrl|Mux1~0_combout\ & (((\b_regis|Mux58~20_combout\)))) # (!\ctrl|Mux1~0_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(25) & (\imm|Mux21~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(25),
	datab => \imm|Mux21~6_combout\,
	datac => \ctrl|Mux1~0_combout\,
	datad => \b_regis|Mux58~20_combout\,
	combout => \mux_inB_ula|result[5]~28_combout\);

-- Location: LCCOMB_X52_Y32_N14
\b_regis|Decoder0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~76_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(9) & (!\mi|altsyncram_component|auto_generated|q_a\(11) & (!\mi|altsyncram_component|auto_generated|q_a\(10) & \b_regis|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(9),
	datab => \mi|altsyncram_component|auto_generated|q_a\(11),
	datac => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \b_regis|Decoder0~65_combout\,
	combout => \b_regis|Decoder0~76_combout\);

-- Location: LCFF_X44_Y34_N17
\b_regis|um_Reg[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][0]~regout\);

-- Location: LCCOMB_X42_Y33_N20
\b_regis|um_Reg[4][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[4][0]~feeder_combout\ = \mux_md_breg|result[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[0]~0_combout\,
	combout => \b_regis|um_Reg[4][0]~feeder_combout\);

-- Location: LCCOMB_X38_Y33_N20
\b_regis|Decoder0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~75_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(11) & (!\mi|altsyncram_component|auto_generated|q_a\(7) & (!\mi|altsyncram_component|auto_generated|q_a\(10) & \b_regis|Decoder0~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(11),
	datab => \mi|altsyncram_component|auto_generated|q_a\(7),
	datac => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \b_regis|Decoder0~63_combout\,
	combout => \b_regis|Decoder0~75_combout\);

-- Location: LCFF_X42_Y33_N21
\b_regis|um_Reg[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[4][0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][0]~regout\);

-- Location: LCCOMB_X42_Y33_N2
\b_regis|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[5][0]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[4][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[5][0]~regout\,
	datab => \b_regis|um_Reg[4][0]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux31~12_combout\);

-- Location: LCCOMB_X42_Y34_N8
\b_regis|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux31~12_combout\ & ((\b_regis|um_Reg[7][0]~regout\))) # (!\b_regis|Mux31~12_combout\ & (\b_regis|um_Reg[6][0]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[6][0]~regout\,
	datab => \b_regis|um_Reg[7][0]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux31~12_combout\,
	combout => \b_regis|Mux31~13_combout\);

-- Location: LCCOMB_X52_Y32_N0
\b_regis|Decoder0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~77_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(9) & (!\mi|altsyncram_component|auto_generated|q_a\(11) & (!\mi|altsyncram_component|auto_generated|q_a\(10) & \b_regis|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(9),
	datab => \mi|altsyncram_component|auto_generated|q_a\(11),
	datac => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \b_regis|Decoder0~65_combout\,
	combout => \b_regis|Decoder0~77_combout\);

-- Location: LCFF_X42_Y33_N29
\b_regis|um_Reg[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][0]~regout\);

-- Location: LCCOMB_X43_Y37_N10
\b_regis|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[3][0]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][0]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|um_Reg[3][0]~regout\,
	combout => \b_regis|Mux31~14_combout\);

-- Location: LCCOMB_X43_Y37_N22
\b_regis|Mux31~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~15_combout\ = (\b_regis|Mux31~14_combout\) # ((\b_regis|um_Reg[2][0]~regout\ & (!\mi|altsyncram_component|auto_generated|q_a\(15) & \mi|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[2][0]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux31~14_combout\,
	combout => \b_regis|Mux31~15_combout\);

-- Location: LCCOMB_X43_Y37_N24
\b_regis|Mux31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18)) # ((\b_regis|Mux31~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux31~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux31~13_combout\,
	datad => \b_regis|Mux31~15_combout\,
	combout => \b_regis|Mux31~16_combout\);

-- Location: LCCOMB_X44_Y38_N4
\b_regis|um_Reg[14][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[14][0]~feeder_combout\ = \mux_md_breg|result[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[0]~0_combout\,
	combout => \b_regis|um_Reg[14][0]~feeder_combout\);

-- Location: LCFF_X44_Y38_N5
\b_regis|um_Reg[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[14][0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][0]~regout\);

-- Location: LCCOMB_X36_Y32_N22
\b_regis|Decoder0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~81_combout\ = (\b_regis|Decoder0~49_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(10) & (\b_regis|Decoder0~52_combout\ & !\mi|altsyncram_component|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Decoder0~49_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(10),
	datac => \b_regis|Decoder0~52_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(11),
	combout => \b_regis|Decoder0~81_combout\);

-- Location: LCFF_X42_Y38_N7
\b_regis|um_Reg[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][0]~regout\);

-- Location: LCCOMB_X41_Y32_N6
\b_regis|Mux31~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16)) # (\b_regis|um_Reg[13][0]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[12][0]~regout\ & (!\mi|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][0]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|um_Reg[13][0]~regout\,
	combout => \b_regis|Mux31~17_combout\);

-- Location: LCCOMB_X40_Y35_N22
\b_regis|Mux31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux31~17_combout\ & (\b_regis|um_Reg[15][0]~regout\)) # (!\b_regis|Mux31~17_combout\ & ((\b_regis|um_Reg[14][0]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][0]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[14][0]~regout\,
	datad => \b_regis|Mux31~17_combout\,
	combout => \b_regis|Mux31~18_combout\);

-- Location: LCCOMB_X43_Y37_N30
\b_regis|Mux31~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux31~16_combout\ & ((\b_regis|Mux31~18_combout\))) # (!\b_regis|Mux31~16_combout\ & (\b_regis|Mux31~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~11_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux31~16_combout\,
	datad => \b_regis|Mux31~18_combout\,
	combout => \b_regis|Mux31~19_combout\);

-- Location: LCFF_X42_Y34_N25
\b_regis|um_Reg[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][0]~regout\);

-- Location: LCFF_X38_Y34_N9
\b_regis|um_Reg[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][0]~regout\);

-- Location: LCCOMB_X38_Y34_N8
\b_regis|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[21][0]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[17][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][0]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[17][0]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux31~0_combout\);

-- Location: LCCOMB_X42_Y34_N24
\b_regis|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux31~0_combout\ & (\b_regis|um_Reg[29][0]~regout\)) # (!\b_regis|Mux31~0_combout\ & ((\b_regis|um_Reg[25][0]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[29][0]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[25][0]~regout\,
	datad => \b_regis|Mux31~0_combout\,
	combout => \b_regis|Mux31~1_combout\);

-- Location: LCFF_X42_Y36_N1
\b_regis|um_Reg[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][0]~regout\);

-- Location: LCFF_X42_Y36_N19
\b_regis|um_Reg[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][0]~regout\);

-- Location: LCCOMB_X42_Y36_N0
\b_regis|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~5_combout\ = (\b_regis|Mux31~4_combout\ & (((\b_regis|um_Reg[28][0]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(17)))) # (!\b_regis|Mux31~4_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[20][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~4_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[20][0]~regout\,
	datad => \b_regis|um_Reg[28][0]~regout\,
	combout => \b_regis|Mux31~5_combout\);

-- Location: LCCOMB_X39_Y36_N0
\b_regis|um_Reg[30][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[30][0]~feeder_combout\ = \mux_md_breg|result[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[0]~0_combout\,
	combout => \b_regis|um_Reg[30][0]~feeder_combout\);

-- Location: LCFF_X39_Y36_N1
\b_regis|um_Reg[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[30][0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][0]~regout\);

-- Location: LCFF_X38_Y37_N7
\b_regis|um_Reg[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][0]~regout\);

-- Location: LCCOMB_X39_Y38_N12
\b_regis|um_Reg[26][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[26][0]~feeder_combout\ = \mux_md_breg|result[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[0]~0_combout\,
	combout => \b_regis|um_Reg[26][0]~feeder_combout\);

-- Location: LCCOMB_X38_Y33_N26
\b_regis|Decoder0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~60_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(11) & (!\mi|altsyncram_component|auto_generated|q_a\(9) & (\b_regis|Decoder0~56_combout\ & \b_regis|Decoder0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(11),
	datab => \mi|altsyncram_component|auto_generated|q_a\(9),
	datac => \b_regis|Decoder0~56_combout\,
	datad => \b_regis|Decoder0~59_combout\,
	combout => \b_regis|Decoder0~60_combout\);

-- Location: LCFF_X39_Y38_N13
\b_regis|um_Reg[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[26][0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][0]~regout\);

-- Location: LCCOMB_X39_Y36_N2
\b_regis|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|um_Reg[26][0]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[18][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[18][0]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|um_Reg[26][0]~regout\,
	combout => \b_regis|Mux31~2_combout\);

-- Location: LCCOMB_X38_Y37_N6
\b_regis|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux31~2_combout\ & (\b_regis|um_Reg[30][0]~regout\)) # (!\b_regis|Mux31~2_combout\ & ((\b_regis|um_Reg[22][0]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[30][0]~regout\,
	datac => \b_regis|um_Reg[22][0]~regout\,
	datad => \b_regis|Mux31~2_combout\,
	combout => \b_regis|Mux31~3_combout\);

-- Location: LCCOMB_X43_Y37_N28
\b_regis|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15)) # ((\b_regis|Mux31~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|Mux31~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux31~5_combout\,
	datad => \b_regis|Mux31~3_combout\,
	combout => \b_regis|Mux31~6_combout\);

-- Location: LCCOMB_X43_Y37_N6
\b_regis|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux31~6_combout\ & (\b_regis|Mux31~8_combout\)) # (!\b_regis|Mux31~6_combout\ & ((\b_regis|Mux31~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~8_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux31~1_combout\,
	datad => \b_regis|Mux31~6_combout\,
	combout => \b_regis|Mux31~9_combout\);

-- Location: LCCOMB_X43_Y37_N8
\b_regis|Mux31~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux31~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux31~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux31~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux31~19_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(19),
	datad => \b_regis|Mux31~9_combout\,
	combout => \b_regis|Mux31~20_combout\);

-- Location: LCCOMB_X36_Y37_N12
\imm|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux21~4_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(2) & !\mi|altsyncram_component|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mi|altsyncram_component|auto_generated|q_a\(2),
	datad => \mi|altsyncram_component|auto_generated|q_a\(3),
	combout => \imm|Mux21~4_combout\);

-- Location: LCCOMB_X36_Y37_N30
\imm|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux19~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(31) & (\imm|Mux21~4_combout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(4)) # (!\mi|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(5),
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \mi|altsyncram_component|auto_generated|q_a\(31),
	datad => \imm|Mux21~4_combout\,
	combout => \imm|Mux19~0_combout\);

-- Location: LCCOMB_X36_Y37_N16
\imm|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux19~1_combout\ = (\imm|Mux31~1_combout\ & (\imm|Mux19~0_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(5)) # (!\mi|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(5),
	datab => \imm|Mux31~1_combout\,
	datac => \imm|Mux19~0_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(6),
	combout => \imm|Mux19~1_combout\);

-- Location: LCCOMB_X36_Y37_N26
\imm|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux0~0_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(6) & (\mi|altsyncram_component|auto_generated|q_a\(4) & (!\mi|altsyncram_component|auto_generated|q_a\(3) & \imm|Mux31~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \mi|altsyncram_component|auto_generated|q_a\(3),
	datad => \imm|Mux31~1_combout\,
	combout => \imm|Mux0~0_combout\);

-- Location: LCCOMB_X36_Y37_N22
\imm|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux0~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(2) & ((\imm|Mux0~0_combout\) # ((\imm|Mux7~2_combout\ & \imm|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux7~2_combout\,
	datab => \imm|Mux31~1_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(2),
	datad => \imm|Mux0~0_combout\,
	combout => \imm|Mux0~1_combout\);

-- Location: LCCOMB_X35_Y37_N20
\imm|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux0~2_combout\ = (\imm|Mux19~1_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(31) & \imm|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(31),
	datac => \imm|Mux19~1_combout\,
	datad => \imm|Mux0~1_combout\,
	combout => \imm|Mux0~2_combout\);

-- Location: LCCOMB_X36_Y33_N18
\contr_ula|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr_ula|Mux0~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(13) & (!\mi|altsyncram_component|auto_generated|q_a\(14))) # (!\mi|altsyncram_component|auto_generated|q_a\(13) & (\mi|altsyncram_component|auto_generated|q_a\(14) & 
-- \mi|altsyncram_component|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(13),
	datac => \mi|altsyncram_component|auto_generated|q_a\(14),
	datad => \mi|altsyncram_component|auto_generated|q_a\(30),
	combout => \contr_ula|Mux0~0_combout\);

-- Location: LCCOMB_X36_Y33_N16
\contr_ula|ctr_ula[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \contr_ula|ctr_ula[3]~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & (\contr_ula|Mux0~0_combout\ & (!\mi|altsyncram_component|auto_generated|q_a\(2) & \mi|altsyncram_component|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datab => \contr_ula|Mux0~0_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(2),
	datad => \mi|altsyncram_component|auto_generated|q_a\(12),
	combout => \contr_ula|ctr_ula[3]~2_combout\);

-- Location: LCCOMB_X50_Y39_N26
\alu|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~5_combout\ = (!\contr_ula|Mux4~1_combout\ & (\contr_ula|ctr_ula[3]~2_combout\ & (\contr_ula|ctr_ula[1]~0_combout\ & !\contr_ula|ctr_ula[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|Mux4~1_combout\,
	datab => \contr_ula|ctr_ula[3]~2_combout\,
	datac => \contr_ula|ctr_ula[1]~0_combout\,
	datad => \contr_ula|ctr_ula[0]~1_combout\,
	combout => \alu|Mux11~5_combout\);

-- Location: LCCOMB_X50_Y36_N12
\alu|ShiftLeft0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~31_combout\ = (\alu|ShiftLeft0~29_combout\) # (\alu|ShiftLeft0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|ShiftLeft0~29_combout\,
	datad => \alu|ShiftLeft0~26_combout\,
	combout => \alu|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X49_Y36_N16
\alu|ShiftRight1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~61_combout\ = (\b_regis|Mux28~20_combout\ & ((\alu|ShiftRight1~57_combout\))) # (!\b_regis|Mux28~20_combout\ & (\mux_inB_ula|result[31]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \mux_inB_ula|result[31]~2_combout\,
	datad => \alu|ShiftRight1~57_combout\,
	combout => \alu|ShiftRight1~61_combout\);

-- Location: LCCOMB_X50_Y32_N2
\alu|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux1~0_combout\ = (\b_regis|Mux27~20_combout\ & (((\mux_inB_ula|result[31]~2_combout\)))) # (!\b_regis|Mux27~20_combout\ & ((\alu|ShiftLeft0~31_combout\ & (\mux_inB_ula|result[31]~2_combout\)) # (!\alu|ShiftLeft0~31_combout\ & 
-- ((\alu|ShiftRight1~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datab => \alu|ShiftLeft0~31_combout\,
	datac => \mux_inB_ula|result[31]~2_combout\,
	datad => \alu|ShiftRight1~61_combout\,
	combout => \alu|Mux1~0_combout\);

-- Location: LCCOMB_X50_Y32_N20
\alu|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux1~1_combout\ = (\alu|Mux11~5_combout\ & \alu|Mux1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~5_combout\,
	datad => \alu|Mux1~0_combout\,
	combout => \alu|Mux1~1_combout\);

-- Location: LCCOMB_X50_Y34_N4
\alu|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux0~0_combout\ = (!\contr_ula|Mux4~1_combout\ & (\contr_ula|ctr_ula[1]~0_combout\ & !\contr_ula|ctr_ula[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|Mux4~1_combout\,
	datab => \contr_ula|ctr_ula[1]~0_combout\,
	datad => \contr_ula|ctr_ula[0]~1_combout\,
	combout => \alu|Mux0~0_combout\);

-- Location: LCCOMB_X36_Y33_N22
\alu|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & (!\mi|altsyncram_component|auto_generated|q_a\(2) & (\contr_ula|Mux2~0_combout\ & \contr_ula|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datab => \mi|altsyncram_component|auto_generated|q_a\(2),
	datac => \contr_ula|Mux2~0_combout\,
	datad => \contr_ula|Mux3~0_combout\,
	combout => \alu|Mux2~0_combout\);

-- Location: LCCOMB_X50_Y36_N24
\alu|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~4_combout\ = ((\alu|Mux2~0_combout\) # ((\alu|Mux28~6_combout\) # (\b_regis|Mux28~20_combout\))) # (!\alu|Mux31~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~16_combout\,
	datab => \alu|Mux2~0_combout\,
	datac => \alu|Mux28~6_combout\,
	datad => \b_regis|Mux28~20_combout\,
	combout => \alu|Mux19~4_combout\);

-- Location: LCCOMB_X50_Y36_N20
\alu|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~9_combout\ = (\alu|Mux28~6_combout\) # (((\contr_ula|ctr_ula[0]~1_combout\ & \contr_ula|ctr_ula[1]~0_combout\)) # (!\alu|Mux31~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~6_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \alu|Mux31~16_combout\,
	datad => \contr_ula|ctr_ula[1]~0_combout\,
	combout => \alu|Mux28~9_combout\);

-- Location: LCCOMB_X50_Y36_N4
\alu|Mux28~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~23_combout\ = ((\contr_ula|ctr_ula[3]~2_combout\ & ((\alu|ShiftLeft0~29_combout\) # (\alu|ShiftLeft0~26_combout\)))) # (!\alu|Mux28~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[3]~2_combout\,
	datab => \alu|ShiftLeft0~29_combout\,
	datac => \alu|Mux28~9_combout\,
	datad => \alu|ShiftLeft0~26_combout\,
	combout => \alu|Mux28~23_combout\);

-- Location: LCCOMB_X43_Y37_N2
\alu|ShiftLeft0~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~140_combout\ = (\b_regis|Mux30~20_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux31~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux31~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~9_combout\,
	datab => \b_regis|Mux31~19_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(19),
	datad => \b_regis|Mux30~20_combout\,
	combout => \alu|ShiftLeft0~140_combout\);

-- Location: LCCOMB_X36_Y34_N16
\imm|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux7~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & (((!\mi|altsyncram_component|auto_generated|q_a\(3) & !\mi|altsyncram_component|auto_generated|q_a\(6))))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & 
-- (\mi|altsyncram_component|auto_generated|q_a\(5) & ((\mi|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(5),
	datab => \mi|altsyncram_component|auto_generated|q_a\(3),
	datac => \mi|altsyncram_component|auto_generated|q_a\(4),
	datad => \mi|altsyncram_component|auto_generated|q_a\(6),
	combout => \imm|Mux7~3_combout\);

-- Location: LCCOMB_X36_Y34_N30
\imm|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux7~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(1) & (\mi|altsyncram_component|auto_generated|q_a\(0) & (\imm|Mux7~3_combout\ & \mi|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(1),
	datab => \mi|altsyncram_component|auto_generated|q_a\(0),
	datac => \imm|Mux7~3_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(2),
	combout => \imm|Mux7~6_combout\);

-- Location: LCCOMB_X36_Y34_N8
\imm|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux7~5_combout\ = (\imm|Mux19~1_combout\) # ((\imm|Mux7~4_combout\ & \imm|Mux7~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux7~4_combout\,
	datab => \imm|Mux7~6_combout\,
	datad => \imm|Mux19~1_combout\,
	combout => \imm|Mux7~5_combout\);

-- Location: LCCOMB_X36_Y32_N20
\b_regis|Decoder0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~53_combout\ = (\b_regis|Decoder0~49_combout\ & (!\mi|altsyncram_component|auto_generated|q_a\(10) & (\b_regis|Decoder0~52_combout\ & \mi|altsyncram_component|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Decoder0~49_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(10),
	datac => \b_regis|Decoder0~52_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(11),
	combout => \b_regis|Decoder0~53_combout\);

-- Location: LCFF_X41_Y33_N5
\b_regis|um_Reg[21][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][24]~regout\);

-- Location: LCFF_X39_Y34_N23
\b_regis|um_Reg[29][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][24]~regout\);

-- Location: LCCOMB_X41_Y33_N4
\b_regis|Mux39~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~3_combout\ = (\b_regis|Mux39~2_combout\ & (((\b_regis|um_Reg[29][24]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20)))) # (!\b_regis|Mux39~2_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[21][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux39~2_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[21][24]~regout\,
	datad => \b_regis|um_Reg[29][24]~regout\,
	combout => \b_regis|Mux39~3_combout\);

-- Location: LCFF_X40_Y34_N27
\b_regis|um_Reg[25][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][24]~regout\);

-- Location: LCCOMB_X52_Y32_N10
\b_regis|Decoder0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(10) & (!\mi|altsyncram_component|auto_generated|q_a\(7) & ((\mi|altsyncram_component|auto_generated|q_a\(4)) # (!\mi|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(5),
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \mi|altsyncram_component|auto_generated|q_a\(7),
	combout => \b_regis|Decoder0~7_combout\);

-- Location: LCCOMB_X52_Y32_N12
\b_regis|Decoder0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~85_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(9) & (\mi|altsyncram_component|auto_generated|q_a\(11) & (!\mi|altsyncram_component|auto_generated|q_a\(8) & \b_regis|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(9),
	datab => \mi|altsyncram_component|auto_generated|q_a\(11),
	datac => \mi|altsyncram_component|auto_generated|q_a\(8),
	datad => \b_regis|Decoder0~7_combout\,
	combout => \b_regis|Decoder0~85_combout\);

-- Location: LCFF_X40_Y34_N1
\b_regis|um_Reg[24][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][24]~regout\);

-- Location: LCCOMB_X38_Y33_N22
\b_regis|Decoder0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~22_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(7) & (!\mi|altsyncram_component|auto_generated|q_a\(10) & ((\mi|altsyncram_component|auto_generated|q_a\(4)) # (!\mi|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(5),
	datab => \mi|altsyncram_component|auto_generated|q_a\(7),
	datac => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \mi|altsyncram_component|auto_generated|q_a\(4),
	combout => \b_regis|Decoder0~22_combout\);

-- Location: LCCOMB_X38_Y33_N28
\b_regis|Decoder0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~86_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(11) & (!\mi|altsyncram_component|auto_generated|q_a\(9) & (!\mi|altsyncram_component|auto_generated|q_a\(8) & \b_regis|Decoder0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(11),
	datab => \mi|altsyncram_component|auto_generated|q_a\(9),
	datac => \mi|altsyncram_component|auto_generated|q_a\(8),
	datad => \b_regis|Decoder0~22_combout\,
	combout => \b_regis|Decoder0~86_combout\);

-- Location: LCFF_X41_Y37_N3
\b_regis|um_Reg[16][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][24]~regout\);

-- Location: LCFF_X41_Y33_N7
\b_regis|um_Reg[17][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][24]~regout\);

-- Location: LCCOMB_X41_Y37_N2
\b_regis|Mux39~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23)) # ((\b_regis|um_Reg[17][24]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|um_Reg[16][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[16][24]~regout\,
	datad => \b_regis|um_Reg[17][24]~regout\,
	combout => \b_regis|Mux39~4_combout\);

-- Location: LCCOMB_X40_Y34_N0
\b_regis|Mux39~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux39~4_combout\ & (\b_regis|um_Reg[25][24]~regout\)) # (!\b_regis|Mux39~4_combout\ & ((\b_regis|um_Reg[24][24]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux39~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[25][24]~regout\,
	datac => \b_regis|um_Reg[24][24]~regout\,
	datad => \b_regis|Mux39~4_combout\,
	combout => \b_regis|Mux39~5_combout\);

-- Location: LCCOMB_X44_Y35_N24
\b_regis|Mux39~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21)) # ((\b_regis|Mux39~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux39~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux39~3_combout\,
	datad => \b_regis|Mux39~5_combout\,
	combout => \b_regis|Mux39~6_combout\);

-- Location: LCFF_X43_Y40_N17
\b_regis|um_Reg[27][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][24]~regout\);

-- Location: LCCOMB_X38_Y41_N20
\b_regis|um_Reg[18][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[18][24]~feeder_combout\ = \mux_md_breg|result[24]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[24]~10_combout\,
	combout => \b_regis|um_Reg[18][24]~feeder_combout\);

-- Location: LCFF_X38_Y41_N21
\b_regis|um_Reg[18][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[18][24]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][24]~regout\);

-- Location: LCCOMB_X38_Y40_N28
\b_regis|um_Reg[19][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[19][24]~feeder_combout\ = \mux_md_breg|result[24]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[24]~10_combout\,
	combout => \b_regis|um_Reg[19][24]~feeder_combout\);

-- Location: LCFF_X38_Y40_N29
\b_regis|um_Reg[19][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[19][24]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][24]~regout\);

-- Location: LCCOMB_X38_Y41_N4
\b_regis|Mux39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|um_Reg[19][24]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[18][24]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[18][24]~regout\,
	datac => \b_regis|um_Reg[19][24]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux39~0_combout\);

-- Location: LCCOMB_X43_Y40_N16
\b_regis|Mux39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux39~0_combout\ & ((\b_regis|um_Reg[27][24]~regout\))) # (!\b_regis|Mux39~0_combout\ & (\b_regis|um_Reg[26][24]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][24]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[27][24]~regout\,
	datad => \b_regis|Mux39~0_combout\,
	combout => \b_regis|Mux39~1_combout\);

-- Location: LCCOMB_X44_Y35_N2
\b_regis|Mux39~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux39~6_combout\ & (\b_regis|Mux39~8_combout\)) # (!\b_regis|Mux39~6_combout\ & ((\b_regis|Mux39~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux39~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux39~8_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux39~6_combout\,
	datad => \b_regis|Mux39~1_combout\,
	combout => \b_regis|Mux39~9_combout\);

-- Location: LCCOMB_X36_Y32_N6
\b_regis|Decoder0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~74_combout\ = (\b_regis|Decoder0~49_combout\ & (!\mi|altsyncram_component|auto_generated|q_a\(10) & (\b_regis|Decoder0~52_combout\ & !\mi|altsyncram_component|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Decoder0~49_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(10),
	datac => \b_regis|Decoder0~52_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(11),
	combout => \b_regis|Decoder0~74_combout\);

-- Location: LCFF_X41_Y38_N23
\b_regis|um_Reg[5][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][24]~regout\);

-- Location: LCCOMB_X36_Y32_N16
\b_regis|Decoder0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~78_combout\ = (\b_regis|Decoder0~49_combout\ & (\b_regis|Decoder0~50_combout\ & (!\mi|altsyncram_component|auto_generated|q_a\(10) & !\mi|altsyncram_component|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Decoder0~49_combout\,
	datab => \b_regis|Decoder0~50_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \mi|altsyncram_component|auto_generated|q_a\(11),
	combout => \b_regis|Decoder0~78_combout\);

-- Location: LCFF_X40_Y37_N29
\b_regis|um_Reg[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][24]~regout\);

-- Location: LCCOMB_X40_Y37_N28
\b_regis|Mux39~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|um_Reg[5][24]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|um_Reg[1][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[5][24]~regout\,
	datac => \b_regis|um_Reg[1][24]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux39~10_combout\);

-- Location: LCFF_X40_Y36_N17
\b_regis|um_Reg[7][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][24]~regout\);

-- Location: LCFF_X40_Y36_N3
\b_regis|um_Reg[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][24]~regout\);

-- Location: LCCOMB_X40_Y36_N16
\b_regis|Mux39~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux39~10_combout\ & (\b_regis|um_Reg[7][24]~regout\)) # (!\b_regis|Mux39~10_combout\ & ((\b_regis|um_Reg[3][24]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|Mux39~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux39~10_combout\,
	datac => \b_regis|um_Reg[7][24]~regout\,
	datad => \b_regis|um_Reg[3][24]~regout\,
	combout => \b_regis|Mux39~11_combout\);

-- Location: LCCOMB_X38_Y32_N18
\b_regis|um_Reg[12][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[12][24]~feeder_combout\ = \mux_md_breg|result[24]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[24]~10_combout\,
	combout => \b_regis|um_Reg[12][24]~feeder_combout\);

-- Location: LCCOMB_X36_Y32_N4
\b_regis|Decoder0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~84_combout\ = (\b_regis|Decoder0~63_combout\ & (!\mi|altsyncram_component|auto_generated|q_a\(11) & (\mi|altsyncram_component|auto_generated|q_a\(10) & !\mi|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Decoder0~63_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(11),
	datac => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \mi|altsyncram_component|auto_generated|q_a\(7),
	combout => \b_regis|Decoder0~84_combout\);

-- Location: LCFF_X38_Y32_N19
\b_regis|um_Reg[12][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[12][24]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][24]~regout\);

-- Location: LCCOMB_X38_Y33_N12
\b_regis|Decoder0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~71_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(11) & (!\mi|altsyncram_component|auto_generated|q_a\(9) & (\b_regis|Decoder0~56_combout\ & \b_regis|Decoder0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(11),
	datab => \mi|altsyncram_component|auto_generated|q_a\(9),
	datac => \b_regis|Decoder0~56_combout\,
	datad => \b_regis|Decoder0~59_combout\,
	combout => \b_regis|Decoder0~71_combout\);

-- Location: LCFF_X52_Y34_N1
\b_regis|um_Reg[10][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][24]~regout\);

-- Location: LCCOMB_X38_Y32_N20
\b_regis|Mux39~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\b_regis|um_Reg[10][24]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[8][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][24]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|um_Reg[10][24]~regout\,
	combout => \b_regis|Mux39~12_combout\);

-- Location: LCCOMB_X38_Y32_N14
\b_regis|Mux39~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~13_combout\ = (\b_regis|Mux39~12_combout\ & ((\b_regis|um_Reg[14][24]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\b_regis|Mux39~12_combout\ & (((\b_regis|um_Reg[12][24]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[14][24]~regout\,
	datab => \b_regis|um_Reg[12][24]~regout\,
	datac => \b_regis|Mux39~12_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux39~13_combout\);

-- Location: LCFF_X45_Y38_N29
\b_regis|um_Reg[4][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][24]~regout\);

-- Location: LCCOMB_X38_Y34_N6
\b_regis|Decoder0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~79_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(9) & (!\mi|altsyncram_component|auto_generated|q_a\(11) & (\b_regis|Decoder0~56_combout\ & \b_regis|Decoder0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(9),
	datab => \mi|altsyncram_component|auto_generated|q_a\(11),
	datac => \b_regis|Decoder0~56_combout\,
	datad => \b_regis|Decoder0~57_combout\,
	combout => \b_regis|Decoder0~79_combout\);

-- Location: LCFF_X45_Y38_N23
\b_regis|um_Reg[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][24]~regout\);

-- Location: LCCOMB_X45_Y38_N22
\b_regis|Mux39~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][24]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[6][24]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[2][24]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux39~14_combout\);

-- Location: LCCOMB_X45_Y38_N28
\b_regis|Mux39~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~15_combout\ = (\b_regis|Mux39~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22) & (!\mi|altsyncram_component|auto_generated|q_a\(21) & \b_regis|um_Reg[4][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[4][24]~regout\,
	datad => \b_regis|Mux39~14_combout\,
	combout => \b_regis|Mux39~15_combout\);

-- Location: LCCOMB_X44_Y35_N12
\b_regis|Mux39~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20)) # ((\b_regis|Mux39~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux39~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|Mux39~13_combout\,
	datad => \b_regis|Mux39~15_combout\,
	combout => \b_regis|Mux39~16_combout\);

-- Location: LCCOMB_X44_Y35_N6
\b_regis|Mux39~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux39~16_combout\ & (\b_regis|Mux39~18_combout\)) # (!\b_regis|Mux39~16_combout\ & ((\b_regis|Mux39~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux39~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux39~18_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|Mux39~11_combout\,
	datad => \b_regis|Mux39~16_combout\,
	combout => \b_regis|Mux39~19_combout\);

-- Location: LCCOMB_X44_Y35_N0
\b_regis|Mux39~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux39~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux39~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux39~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux39~9_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(24),
	datad => \b_regis|Mux39~19_combout\,
	combout => \b_regis|Mux39~20_combout\);

-- Location: LCCOMB_X44_Y35_N22
\mux_inB_ula|result[24]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[24]~9_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux39~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux7~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|Mux1~0_combout\,
	datac => \imm|Mux7~5_combout\,
	datad => \b_regis|Mux39~20_combout\,
	combout => \mux_inB_ula|result[24]~9_combout\);

-- Location: LCCOMB_X36_Y34_N14
\imm|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux8~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\mi|altsyncram_component|auto_generated|q_a\(23)))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\mi|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \mi|altsyncram_component|auto_generated|q_a\(31),
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \imm|Mux8~0_combout\);

-- Location: LCCOMB_X36_Y34_N0
\imm|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux8~1_combout\ = (\imm|Mux19~1_combout\) # ((\imm|Mux7~6_combout\ & \imm|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \imm|Mux7~6_combout\,
	datac => \imm|Mux8~0_combout\,
	datad => \imm|Mux19~1_combout\,
	combout => \imm|Mux8~1_combout\);

-- Location: LCCOMB_X38_Y39_N18
\b_regis|um_Reg[19][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[19][29]~feeder_combout\ = \mux_md_breg|result[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[29]~5_combout\,
	combout => \b_regis|um_Reg[19][29]~feeder_combout\);

-- Location: LCFF_X38_Y39_N19
\b_regis|um_Reg[19][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[19][29]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][29]~regout\);

-- Location: LCFF_X43_Y32_N27
\b_regis|um_Reg[27][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][29]~regout\);

-- Location: LCCOMB_X43_Y32_N26
\b_regis|Mux34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~1_combout\ = (\b_regis|Mux34~0_combout\ & (((\b_regis|um_Reg[27][29]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\b_regis|Mux34~0_combout\ & (\b_regis|um_Reg[19][29]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux34~0_combout\,
	datab => \b_regis|um_Reg[19][29]~regout\,
	datac => \b_regis|um_Reg[27][29]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux34~1_combout\);

-- Location: LCCOMB_X43_Y34_N4
\b_regis|um_Reg[29][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[29][29]~feeder_combout\ = \mux_md_breg|result[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[29]~5_combout\,
	combout => \b_regis|um_Reg[29][29]~feeder_combout\);

-- Location: LCFF_X43_Y34_N5
\b_regis|um_Reg[29][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[29][29]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][29]~regout\);

-- Location: LCFF_X43_Y33_N19
\b_regis|um_Reg[20][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][29]~regout\);

-- Location: LCCOMB_X43_Y33_N10
\b_regis|Mux34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[21][29]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[20][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][29]~regout\,
	datab => \b_regis|um_Reg[20][29]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux34~2_combout\);

-- Location: LCCOMB_X43_Y34_N16
\b_regis|Mux34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~3_combout\ = (\b_regis|Mux34~2_combout\ & (((\b_regis|um_Reg[29][29]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\b_regis|Mux34~2_combout\ & (\b_regis|um_Reg[28][29]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][29]~regout\,
	datab => \b_regis|um_Reg[29][29]~regout\,
	datac => \b_regis|Mux34~2_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux34~3_combout\);

-- Location: LCFF_X41_Y33_N3
\b_regis|um_Reg[17][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][29]~regout\);

-- Location: LCCOMB_X39_Y33_N18
\b_regis|um_Reg[24][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[24][29]~feeder_combout\ = \mux_md_breg|result[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[29]~5_combout\,
	combout => \b_regis|um_Reg[24][29]~feeder_combout\);

-- Location: LCFF_X39_Y33_N19
\b_regis|um_Reg[24][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[24][29]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][29]~regout\);

-- Location: LCFF_X39_Y33_N29
\b_regis|um_Reg[16][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][29]~regout\);

-- Location: LCCOMB_X39_Y33_N28
\b_regis|Mux34~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[24][29]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\b_regis|um_Reg[16][29]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[24][29]~regout\,
	datac => \b_regis|um_Reg[16][29]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux34~4_combout\);

-- Location: LCCOMB_X41_Y33_N2
\b_regis|Mux34~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux34~4_combout\ & (\b_regis|um_Reg[25][29]~regout\)) # (!\b_regis|Mux34~4_combout\ & ((\b_regis|um_Reg[17][29]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[25][29]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[17][29]~regout\,
	datad => \b_regis|Mux34~4_combout\,
	combout => \b_regis|Mux34~5_combout\);

-- Location: LCCOMB_X47_Y33_N28
\b_regis|Mux34~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21)) # ((\b_regis|Mux34~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux34~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux34~3_combout\,
	datad => \b_regis|Mux34~5_combout\,
	combout => \b_regis|Mux34~6_combout\);

-- Location: LCFF_X39_Y37_N9
\b_regis|um_Reg[31][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][29]~regout\);

-- Location: LCCOMB_X44_Y33_N30
\b_regis|um_Reg[23][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[23][29]~feeder_combout\ = \mux_md_breg|result[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[29]~5_combout\,
	combout => \b_regis|um_Reg[23][29]~feeder_combout\);

-- Location: LCFF_X44_Y33_N31
\b_regis|um_Reg[23][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[23][29]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][29]~regout\);

-- Location: LCCOMB_X44_Y33_N8
\b_regis|Mux34~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|um_Reg[23][29]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[22][29]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[22][29]~regout\,
	datab => \b_regis|um_Reg[23][29]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux34~7_combout\);

-- Location: LCCOMB_X40_Y39_N22
\b_regis|Mux34~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux34~7_combout\ & ((\b_regis|um_Reg[31][29]~regout\))) # (!\b_regis|Mux34~7_combout\ & (\b_regis|um_Reg[30][29]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux34~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[30][29]~regout\,
	datab => \b_regis|um_Reg[31][29]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \b_regis|Mux34~7_combout\,
	combout => \b_regis|Mux34~8_combout\);

-- Location: LCCOMB_X47_Y37_N20
\b_regis|Mux34~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux34~6_combout\ & ((\b_regis|Mux34~8_combout\))) # (!\b_regis|Mux34~6_combout\ & (\b_regis|Mux34~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux34~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux34~1_combout\,
	datac => \b_regis|Mux34~6_combout\,
	datad => \b_regis|Mux34~8_combout\,
	combout => \b_regis|Mux34~9_combout\);

-- Location: LCFF_X42_Y39_N11
\b_regis|um_Reg[13][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][29]~regout\);

-- Location: LCCOMB_X42_Y32_N14
\b_regis|um_Reg[9][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[9][29]~feeder_combout\ = \mux_md_breg|result[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[29]~5_combout\,
	combout => \b_regis|um_Reg[9][29]~feeder_combout\);

-- Location: LCFF_X42_Y32_N15
\b_regis|um_Reg[9][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[9][29]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][29]~regout\);

-- Location: LCCOMB_X42_Y32_N20
\b_regis|Mux34~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[11][29]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[9][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[11][29]~regout\,
	datab => \b_regis|um_Reg[9][29]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux34~17_combout\);

-- Location: LCCOMB_X42_Y39_N10
\b_regis|Mux34~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux34~17_combout\ & (\b_regis|um_Reg[15][29]~regout\)) # (!\b_regis|Mux34~17_combout\ & ((\b_regis|um_Reg[13][29]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux34~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[15][29]~regout\,
	datac => \b_regis|um_Reg[13][29]~regout\,
	datad => \b_regis|Mux34~17_combout\,
	combout => \b_regis|Mux34~18_combout\);

-- Location: LCFF_X47_Y33_N9
\b_regis|um_Reg[7][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][29]~regout\);

-- Location: LCFF_X40_Y33_N25
\b_regis|um_Reg[5][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][29]~regout\);

-- Location: LCFF_X47_Y33_N31
\b_regis|um_Reg[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][29]~regout\);

-- Location: LCCOMB_X47_Y33_N30
\b_regis|Mux34~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|um_Reg[5][29]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\b_regis|um_Reg[1][29]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[5][29]~regout\,
	datac => \b_regis|um_Reg[1][29]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux34~12_combout\);

-- Location: LCCOMB_X47_Y33_N8
\b_regis|Mux34~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux34~12_combout\ & ((\b_regis|um_Reg[7][29]~regout\))) # (!\b_regis|Mux34~12_combout\ & (\b_regis|um_Reg[3][29]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux34~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[3][29]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[7][29]~regout\,
	datad => \b_regis|Mux34~12_combout\,
	combout => \b_regis|Mux34~13_combout\);

-- Location: LCFF_X40_Y38_N23
\b_regis|um_Reg[4][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][29]~regout\);

-- Location: LCCOMB_X40_Y32_N22
\b_regis|um_Reg[2][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[2][29]~feeder_combout\ = \mux_md_breg|result[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[29]~5_combout\,
	combout => \b_regis|um_Reg[2][29]~feeder_combout\);

-- Location: LCFF_X40_Y32_N23
\b_regis|um_Reg[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[2][29]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][29]~regout\);

-- Location: LCCOMB_X40_Y32_N2
\b_regis|Mux34~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][29]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[6][29]~regout\,
	datab => \b_regis|um_Reg[2][29]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux34~14_combout\);

-- Location: LCCOMB_X40_Y38_N22
\b_regis|Mux34~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~15_combout\ = (\b_regis|Mux34~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22) & (!\mi|altsyncram_component|auto_generated|q_a\(21) & \b_regis|um_Reg[4][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[4][29]~regout\,
	datad => \b_regis|Mux34~14_combout\,
	combout => \b_regis|Mux34~15_combout\);

-- Location: LCCOMB_X47_Y37_N30
\b_regis|Mux34~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23)) # ((\b_regis|Mux34~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux34~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|Mux34~13_combout\,
	datad => \b_regis|Mux34~15_combout\,
	combout => \b_regis|Mux34~16_combout\);

-- Location: LCCOMB_X47_Y37_N0
\b_regis|Mux34~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux34~16_combout\ & ((\b_regis|Mux34~18_combout\))) # (!\b_regis|Mux34~16_combout\ & (\b_regis|Mux34~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux34~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux34~11_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|Mux34~18_combout\,
	datad => \b_regis|Mux34~16_combout\,
	combout => \b_regis|Mux34~19_combout\);

-- Location: LCCOMB_X47_Y37_N18
\b_regis|Mux34~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux34~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux34~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux34~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux34~9_combout\,
	datad => \b_regis|Mux34~19_combout\,
	combout => \b_regis|Mux34~20_combout\);

-- Location: M4K_X55_Y34
\md|altsyncram_component|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data.hex",
	init_file_layout => "port_a",
	logical_ram_name => "data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \ctrl|Mux3~0_combout\,
	clk0 => \clk_mem~clkctrl_outclk\,
	portadatain => \md|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \md|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \md|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X44_Y36_N4
\imm|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux3~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & (\mi|altsyncram_component|auto_generated|q_a\(28))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & ((\mi|altsyncram_component|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(28),
	datac => \mi|altsyncram_component|auto_generated|q_a\(31),
	datad => \mi|altsyncram_component|auto_generated|q_a\(4),
	combout => \imm|Mux3~0_combout\);

-- Location: LCCOMB_X44_Y36_N14
\imm|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux3~1_combout\ = (\imm|Mux19~1_combout\) # ((\imm|Mux0~1_combout\ & \imm|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \imm|Mux0~1_combout\,
	datac => \imm|Mux3~0_combout\,
	datad => \imm|Mux19~1_combout\,
	combout => \imm|Mux3~1_combout\);

-- Location: LCCOMB_X47_Y33_N20
\mux_inB_ula|result[28]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[28]~5_combout\ = (\ctrl|Mux1~0_combout\ & (\b_regis|Mux35~20_combout\)) # (!\ctrl|Mux1~0_combout\ & ((\imm|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|Mux1~0_combout\,
	datac => \b_regis|Mux35~20_combout\,
	datad => \imm|Mux3~1_combout\,
	combout => \mux_inB_ula|result[28]~5_combout\);

-- Location: LCCOMB_X36_Y37_N20
\imm|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux2~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\mi|altsyncram_component|auto_generated|q_a\(29)))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\mi|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(31),
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \mi|altsyncram_component|auto_generated|q_a\(29),
	combout => \imm|Mux2~0_combout\);

-- Location: LCCOMB_X36_Y37_N10
\imm|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux2~1_combout\ = (\imm|Mux19~1_combout\) # ((\imm|Mux2~0_combout\ & \imm|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux19~1_combout\,
	datac => \imm|Mux2~0_combout\,
	datad => \imm|Mux0~1_combout\,
	combout => \imm|Mux2~1_combout\);

-- Location: LCCOMB_X47_Y37_N8
\mux_inB_ula|result[29]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[29]~4_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux34~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datac => \imm|Mux2~1_combout\,
	datad => \b_regis|Mux34~20_combout\,
	combout => \mux_inB_ula|result[29]~4_combout\);

-- Location: LCCOMB_X47_Y33_N2
\alu|ShiftRight0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~26_combout\ = (\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[29]~4_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[28]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[28]~5_combout\,
	datad => \mux_inB_ula|result[29]~4_combout\,
	combout => \alu|ShiftRight0~26_combout\);

-- Location: LCCOMB_X48_Y33_N20
\alu|ShiftRight1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~8_combout\ = (\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[31]~2_combout\)) # (!\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[30]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[31]~2_combout\,
	datad => \mux_inB_ula|result[30]~3_combout\,
	combout => \alu|ShiftRight1~8_combout\);

-- Location: LCCOMB_X51_Y37_N6
\alu|ShiftRight0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~27_combout\ = (\b_regis|Mux30~20_combout\ & ((\alu|ShiftRight1~8_combout\))) # (!\b_regis|Mux30~20_combout\ & (\alu|ShiftRight0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datac => \alu|ShiftRight0~26_combout\,
	datad => \alu|ShiftRight1~8_combout\,
	combout => \alu|ShiftRight0~27_combout\);

-- Location: LCCOMB_X51_Y37_N22
\alu|ShiftRight1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~59_combout\ = (\b_regis|Mux28~20_combout\ & ((\b_regis|Mux29~20_combout\ & (\mux_inB_ula|result[31]~2_combout\)) # (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight0~27_combout\))))) # (!\b_regis|Mux28~20_combout\ & 
-- (\mux_inB_ula|result[31]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \mux_inB_ula|result[31]~2_combout\,
	datac => \b_regis|Mux29~20_combout\,
	datad => \alu|ShiftRight0~27_combout\,
	combout => \alu|ShiftRight1~59_combout\);

-- Location: LCCOMB_X44_Y33_N18
\alu|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~2_combout\ = (\contr_ula|ctr_ula[3]~2_combout\ & ((!\alu|Mux31~16_combout\))) # (!\contr_ula|ctr_ula[3]~2_combout\ & (\contr_ula|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr_ula|Mux4~1_combout\,
	datac => \contr_ula|ctr_ula[3]~2_combout\,
	datad => \alu|Mux31~16_combout\,
	combout => \alu|Mux2~2_combout\);

-- Location: LCCOMB_X35_Y37_N30
\imm|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux5~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & (\mi|altsyncram_component|auto_generated|q_a\(26))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & ((\mi|altsyncram_component|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(26),
	datac => \mi|altsyncram_component|auto_generated|q_a\(31),
	datad => \mi|altsyncram_component|auto_generated|q_a\(4),
	combout => \imm|Mux5~0_combout\);

-- Location: LCCOMB_X35_Y37_N24
\imm|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux5~1_combout\ = (\imm|Mux19~1_combout\) # ((\imm|Mux5~0_combout\ & \imm|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \imm|Mux5~0_combout\,
	datac => \imm|Mux19~1_combout\,
	datad => \imm|Mux0~1_combout\,
	combout => \imm|Mux5~1_combout\);

-- Location: LCCOMB_X47_Y37_N14
\mux_inB_ula|result[26]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[26]~7_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux37~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datac => \imm|Mux5~1_combout\,
	datad => \b_regis|Mux37~20_combout\,
	combout => \mux_inB_ula|result[26]~7_combout\);

-- Location: LCCOMB_X44_Y36_N0
\mux_inB_ula|result[25]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[25]~8_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux38~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux6~1_combout\,
	datab => \ctrl|Mux1~0_combout\,
	datad => \b_regis|Mux38~20_combout\,
	combout => \mux_inB_ula|result[25]~8_combout\);

-- Location: LCCOMB_X49_Y33_N24
\alu|ShiftLeft0~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~124_combout\ = (\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[25]~8_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[26]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[26]~7_combout\,
	datad => \mux_inB_ula|result[25]~8_combout\,
	combout => \alu|ShiftLeft0~124_combout\);

-- Location: LCCOMB_X49_Y33_N0
\alu|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~8_combout\ = ((!\b_regis|Mux29~20_combout\ & \b_regis|Mux30~20_combout\)) # (!\b_regis|Mux28~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \b_regis|Mux28~20_combout\,
	datac => \b_regis|Mux30~20_combout\,
	combout => \alu|Mux28~8_combout\);

-- Location: LCCOMB_X52_Y37_N16
\alu|Mux31~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~22_combout\ = (!\b_regis|Mux29~20_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux28~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux28~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~9_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux28~19_combout\,
	datad => \b_regis|Mux29~20_combout\,
	combout => \alu|Mux31~22_combout\);

-- Location: LCCOMB_X38_Y33_N10
\b_regis|Decoder0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~73_combout\ = (\b_regis|Decoder0~56_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(9) & (!\mi|altsyncram_component|auto_generated|q_a\(11) & \b_regis|Decoder0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Decoder0~56_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(9),
	datac => \mi|altsyncram_component|auto_generated|q_a\(11),
	datad => \b_regis|Decoder0~57_combout\,
	combout => \b_regis|Decoder0~73_combout\);

-- Location: LCFF_X45_Y39_N11
\b_regis|um_Reg[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[1]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][1]~regout\);

-- Location: LCFF_X45_Y38_N19
\b_regis|um_Reg[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[1]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][1]~regout\);

-- Location: LCCOMB_X45_Y38_N16
\b_regis|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[5][1]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[4][1]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[5][1]~regout\,
	datab => \b_regis|um_Reg[4][1]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux30~10_combout\);

-- Location: LCCOMB_X45_Y39_N10
\b_regis|Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux30~10_combout\ & (\b_regis|um_Reg[7][1]~regout\)) # (!\b_regis|Mux30~10_combout\ & ((\b_regis|um_Reg[6][1]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux30~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[7][1]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[6][1]~regout\,
	datad => \b_regis|Mux30~10_combout\,
	combout => \b_regis|Mux30~11_combout\);

-- Location: LCCOMB_X54_Y35_N24
\b_regis|um_Reg[15][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[15][1]~feeder_combout\ = \mux_md_breg|result[1]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[1]~30_combout\,
	combout => \b_regis|um_Reg[15][1]~feeder_combout\);

-- Location: LCFF_X54_Y35_N25
\b_regis|um_Reg[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[15][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][1]~regout\);

-- Location: LCCOMB_X54_Y35_N20
\b_regis|um_Reg[12][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[12][1]~feeder_combout\ = \mux_md_breg|result[1]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[1]~30_combout\,
	combout => \b_regis|um_Reg[12][1]~feeder_combout\);

-- Location: LCFF_X54_Y35_N21
\b_regis|um_Reg[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[12][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][1]~regout\);

-- Location: LCCOMB_X41_Y39_N2
\b_regis|um_Reg[13][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[13][1]~feeder_combout\ = \mux_md_breg|result[1]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[1]~30_combout\,
	combout => \b_regis|um_Reg[13][1]~feeder_combout\);

-- Location: LCFF_X41_Y39_N3
\b_regis|um_Reg[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[13][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][1]~regout\);

-- Location: LCCOMB_X54_Y35_N22
\b_regis|Mux30~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|um_Reg[13][1]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[12][1]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[12][1]~regout\,
	datac => \b_regis|um_Reg[13][1]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux30~17_combout\);

-- Location: LCCOMB_X54_Y35_N10
\b_regis|Mux30~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux30~17_combout\ & ((\b_regis|um_Reg[15][1]~regout\))) # (!\b_regis|Mux30~17_combout\ & (\b_regis|um_Reg[14][1]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[14][1]~regout\,
	datab => \b_regis|um_Reg[15][1]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux30~17_combout\,
	combout => \b_regis|Mux30~18_combout\);

-- Location: LCFF_X45_Y39_N17
\b_regis|um_Reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[1]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][1]~regout\);

-- Location: LCCOMB_X42_Y37_N0
\b_regis|um_Reg[1][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[1][1]~feeder_combout\ = \mux_md_breg|result[1]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[1]~30_combout\,
	combout => \b_regis|um_Reg[1][1]~feeder_combout\);

-- Location: LCFF_X42_Y37_N1
\b_regis|um_Reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[1][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][1]~regout\);

-- Location: LCFF_X47_Y42_N31
\b_regis|um_Reg[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[1]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][1]~regout\);

-- Location: LCCOMB_X42_Y37_N26
\b_regis|Mux30~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[3][1]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[1][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[1][1]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|um_Reg[3][1]~regout\,
	combout => \b_regis|Mux30~14_combout\);

-- Location: LCCOMB_X42_Y37_N24
\b_regis|Mux30~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~15_combout\ = (\b_regis|Mux30~14_combout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(15) & (\mi|altsyncram_component|auto_generated|q_a\(16) & \b_regis|um_Reg[2][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[2][1]~regout\,
	datad => \b_regis|Mux30~14_combout\,
	combout => \b_regis|Mux30~15_combout\);

-- Location: LCCOMB_X42_Y37_N4
\b_regis|um_Reg[9][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[9][1]~feeder_combout\ = \mux_md_breg|result[1]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[1]~30_combout\,
	combout => \b_regis|um_Reg[9][1]~feeder_combout\);

-- Location: LCFF_X42_Y37_N5
\b_regis|um_Reg[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[9][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][1]~regout\);

-- Location: LCFF_X52_Y34_N27
\b_regis|um_Reg[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[1]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][1]~regout\);

-- Location: LCCOMB_X50_Y34_N20
\b_regis|Mux30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[10][1]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[8][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][1]~regout\,
	datab => \b_regis|um_Reg[10][1]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux30~12_combout\);

-- Location: LCCOMB_X42_Y37_N2
\b_regis|Mux30~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux30~12_combout\ & (\b_regis|um_Reg[11][1]~regout\)) # (!\b_regis|Mux30~12_combout\ & ((\b_regis|um_Reg[9][1]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[11][1]~regout\,
	datab => \b_regis|um_Reg[9][1]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \b_regis|Mux30~12_combout\,
	combout => \b_regis|Mux30~13_combout\);

-- Location: LCCOMB_X42_Y37_N18
\b_regis|Mux30~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|Mux30~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|Mux30~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux30~15_combout\,
	datad => \b_regis|Mux30~13_combout\,
	combout => \b_regis|Mux30~16_combout\);

-- Location: LCCOMB_X42_Y37_N12
\b_regis|Mux30~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux30~16_combout\ & ((\b_regis|Mux30~18_combout\))) # (!\b_regis|Mux30~16_combout\ & (\b_regis|Mux30~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|Mux30~11_combout\,
	datac => \b_regis|Mux30~18_combout\,
	datad => \b_regis|Mux30~16_combout\,
	combout => \b_regis|Mux30~19_combout\);

-- Location: LCCOMB_X43_Y37_N16
\alu|ShiftRight0~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~116_combout\ = (!\b_regis|Mux31~20_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux30~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux30~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~9_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(19),
	datad => \b_regis|Mux30~19_combout\,
	combout => \alu|ShiftRight0~116_combout\);

-- Location: LCCOMB_X49_Y33_N14
\alu|ShiftRight0~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~117_combout\ = (\alu|ShiftRight0~116_combout\ & ((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux41~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux9~1_combout\,
	datab => \ctrl|Mux1~0_combout\,
	datac => \b_regis|Mux41~20_combout\,
	datad => \alu|ShiftRight0~116_combout\,
	combout => \alu|ShiftRight0~117_combout\);

-- Location: LCCOMB_X49_Y33_N8
\alu|ShiftLeft0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~118_combout\ = (!\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[23]~10_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[24]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[24]~9_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \mux_inB_ula|result[23]~10_combout\,
	combout => \alu|ShiftLeft0~118_combout\);

-- Location: LCCOMB_X36_Y34_N26
\imm|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux10~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\mi|altsyncram_component|auto_generated|q_a\(21)))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\mi|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \mi|altsyncram_component|auto_generated|q_a\(31),
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \imm|Mux10~0_combout\);

-- Location: LCCOMB_X36_Y34_N28
\imm|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux10~1_combout\ = (\imm|Mux19~1_combout\) # ((\imm|Mux10~0_combout\ & \imm|Mux7~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \imm|Mux10~0_combout\,
	datac => \imm|Mux7~6_combout\,
	datad => \imm|Mux19~1_combout\,
	combout => \imm|Mux10~1_combout\);

-- Location: LCCOMB_X47_Y34_N26
\mux_inB_ula|result[21]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[21]~12_combout\ = (\ctrl|Mux1~0_combout\ & (\b_regis|Mux42~20_combout\)) # (!\ctrl|Mux1~0_combout\ & ((\imm|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|Mux1~0_combout\,
	datac => \b_regis|Mux42~20_combout\,
	datad => \imm|Mux10~1_combout\,
	combout => \mux_inB_ula|result[21]~12_combout\);

-- Location: LCCOMB_X49_Y33_N30
\alu|ShiftLeft0~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~119_combout\ = (\alu|ShiftRight0~117_combout\) # ((\alu|ShiftLeft0~118_combout\) # ((\alu|ShiftLeft0~140_combout\ & \mux_inB_ula|result[21]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~140_combout\,
	datab => \alu|ShiftRight0~117_combout\,
	datac => \alu|ShiftLeft0~118_combout\,
	datad => \mux_inB_ula|result[21]~12_combout\,
	combout => \alu|ShiftLeft0~119_combout\);

-- Location: LCCOMB_X49_Y33_N12
\alu|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~0_combout\ = (\alu|Mux28~8_combout\ & (((!\alu|Mux31~22_combout\)))) # (!\alu|Mux28~8_combout\ & ((\alu|Mux31~22_combout\ & (\alu|ShiftLeft0~129_combout\)) # (!\alu|Mux31~22_combout\ & ((\alu|ShiftLeft0~119_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~129_combout\,
	datab => \alu|Mux28~8_combout\,
	datac => \alu|Mux31~22_combout\,
	datad => \alu|ShiftLeft0~119_combout\,
	combout => \alu|Mux3~0_combout\);

-- Location: LCCOMB_X36_Y37_N6
\imm|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux19~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & (((!\mi|altsyncram_component|auto_generated|q_a\(3) & !\mi|altsyncram_component|auto_generated|q_a\(6))))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & 
-- (\mi|altsyncram_component|auto_generated|q_a\(5) & (\mi|altsyncram_component|auto_generated|q_a\(3) & \mi|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(5),
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \mi|altsyncram_component|auto_generated|q_a\(3),
	datad => \mi|altsyncram_component|auto_generated|q_a\(6),
	combout => \imm|Mux19~2_combout\);

-- Location: LCCOMB_X35_Y37_N14
\imm|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux16~0_combout\ = (\imm|Mux19~2_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(15))) # (!\imm|Mux19~2_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \mi|altsyncram_component|auto_generated|q_a\(31),
	datad => \imm|Mux19~2_combout\,
	combout => \imm|Mux16~0_combout\);

-- Location: LCCOMB_X36_Y37_N28
\imm|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux7~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(5) & (!\mi|altsyncram_component|auto_generated|q_a\(4) & \mi|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(5),
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datad => \mi|altsyncram_component|auto_generated|q_a\(6),
	combout => \imm|Mux7~2_combout\);

-- Location: LCCOMB_X36_Y37_N24
\imm|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux14~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(2) & (\imm|Mux31~1_combout\ & ((\imm|Mux19~2_combout\) # (\imm|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux19~2_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(2),
	datac => \imm|Mux7~2_combout\,
	datad => \imm|Mux31~1_combout\,
	combout => \imm|Mux14~0_combout\);

-- Location: LCCOMB_X35_Y37_N12
\imm|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux16~1_combout\ = (\imm|Mux19~1_combout\) # ((\imm|Mux16~0_combout\ & \imm|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux19~1_combout\,
	datac => \imm|Mux16~0_combout\,
	datad => \imm|Mux14~0_combout\,
	combout => \imm|Mux16~1_combout\);

-- Location: LCFF_X52_Y35_N17
\b_regis|um_Reg[21][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[15]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][15]~regout\);

-- Location: LCCOMB_X52_Y39_N8
\b_regis|um_Reg[17][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[17][15]~feeder_combout\ = \mux_md_breg|result[15]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[15]~19_combout\,
	combout => \b_regis|um_Reg[17][15]~feeder_combout\);

-- Location: LCFF_X52_Y39_N9
\b_regis|um_Reg[17][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[17][15]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][15]~regout\);

-- Location: LCCOMB_X43_Y35_N30
\b_regis|um_Reg[25][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[25][15]~feeder_combout\ = \mux_md_breg|result[15]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[15]~19_combout\,
	combout => \b_regis|um_Reg[25][15]~feeder_combout\);

-- Location: LCFF_X43_Y35_N31
\b_regis|um_Reg[25][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[25][15]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][15]~regout\);

-- Location: LCCOMB_X52_Y39_N2
\b_regis|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|um_Reg[25][15]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[17][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[17][15]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|um_Reg[25][15]~regout\,
	combout => \b_regis|Mux16~0_combout\);

-- Location: LCCOMB_X51_Y41_N10
\b_regis|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux16~0_combout\ & (\b_regis|um_Reg[29][15]~regout\)) # (!\b_regis|Mux16~0_combout\ & ((\b_regis|um_Reg[21][15]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[29][15]~regout\,
	datab => \b_regis|um_Reg[21][15]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux16~0_combout\,
	combout => \b_regis|Mux16~1_combout\);

-- Location: LCFF_X40_Y40_N27
\b_regis|um_Reg[30][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[15]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][15]~regout\);

-- Location: LCCOMB_X40_Y40_N0
\b_regis|um_Reg[22][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[22][15]~feeder_combout\ = \mux_md_breg|result[15]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[15]~19_combout\,
	combout => \b_regis|um_Reg[22][15]~feeder_combout\);

-- Location: LCFF_X40_Y40_N1
\b_regis|um_Reg[22][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[22][15]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][15]~regout\);

-- Location: LCFF_X39_Y40_N23
\b_regis|um_Reg[18][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[15]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][15]~regout\);

-- Location: LCCOMB_X39_Y40_N22
\b_regis|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[22][15]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[18][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[22][15]~regout\,
	datac => \b_regis|um_Reg[18][15]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux16~2_combout\);

-- Location: LCCOMB_X40_Y40_N26
\b_regis|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux16~2_combout\ & ((\b_regis|um_Reg[30][15]~regout\))) # (!\b_regis|Mux16~2_combout\ & (\b_regis|um_Reg[26][15]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][15]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[30][15]~regout\,
	datad => \b_regis|Mux16~2_combout\,
	combout => \b_regis|Mux16~3_combout\);

-- Location: LCFF_X39_Y39_N23
\b_regis|um_Reg[24][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[15]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][15]~regout\);

-- Location: LCCOMB_X42_Y41_N6
\b_regis|um_Reg[28][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[28][15]~feeder_combout\ = \mux_md_breg|result[15]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[15]~19_combout\,
	combout => \b_regis|um_Reg[28][15]~feeder_combout\);

-- Location: LCFF_X42_Y41_N7
\b_regis|um_Reg[28][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[28][15]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][15]~regout\);

-- Location: LCFF_X51_Y41_N17
\b_regis|um_Reg[20][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[15]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][15]~regout\);

-- Location: LCCOMB_X39_Y39_N0
\b_regis|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|um_Reg[20][15]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[16][15]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[16][15]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[20][15]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux16~4_combout\);

-- Location: LCCOMB_X39_Y39_N26
\b_regis|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux16~4_combout\ & ((\b_regis|um_Reg[28][15]~regout\))) # (!\b_regis|Mux16~4_combout\ & (\b_regis|um_Reg[24][15]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[24][15]~regout\,
	datac => \b_regis|um_Reg[28][15]~regout\,
	datad => \b_regis|Mux16~4_combout\,
	combout => \b_regis|Mux16~5_combout\);

-- Location: LCCOMB_X52_Y39_N4
\b_regis|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (\mi|altsyncram_component|auto_generated|q_a\(16))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|Mux16~3_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux16~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|Mux16~3_combout\,
	datad => \b_regis|Mux16~5_combout\,
	combout => \b_regis|Mux16~6_combout\);

-- Location: LCFF_X39_Y37_N27
\b_regis|um_Reg[23][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[15]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][15]~regout\);

-- Location: LCFF_X38_Y40_N9
\b_regis|um_Reg[19][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[15]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][15]~regout\);

-- Location: LCCOMB_X43_Y40_N6
\b_regis|um_Reg[27][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[27][15]~feeder_combout\ = \mux_md_breg|result[15]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[15]~19_combout\,
	combout => \b_regis|um_Reg[27][15]~feeder_combout\);

-- Location: LCFF_X43_Y40_N7
\b_regis|um_Reg[27][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[27][15]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][15]~regout\);

-- Location: LCCOMB_X38_Y40_N14
\b_regis|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|um_Reg[27][15]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[19][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[19][15]~regout\,
	datad => \b_regis|um_Reg[27][15]~regout\,
	combout => \b_regis|Mux16~7_combout\);

-- Location: LCCOMB_X39_Y37_N22
\b_regis|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux16~7_combout\ & (\b_regis|um_Reg[31][15]~regout\)) # (!\b_regis|Mux16~7_combout\ & ((\b_regis|um_Reg[23][15]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[31][15]~regout\,
	datab => \b_regis|um_Reg[23][15]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux16~7_combout\,
	combout => \b_regis|Mux16~8_combout\);

-- Location: LCCOMB_X52_Y39_N14
\b_regis|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux16~6_combout\ & ((\b_regis|Mux16~8_combout\))) # (!\b_regis|Mux16~6_combout\ & (\b_regis|Mux16~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux16~1_combout\,
	datac => \b_regis|Mux16~6_combout\,
	datad => \b_regis|Mux16~8_combout\,
	combout => \b_regis|Mux16~9_combout\);

-- Location: LCCOMB_X52_Y39_N26
\b_regis|Mux16~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux16~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux16~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux16~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux16~19_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux16~9_combout\,
	combout => \b_regis|Mux16~20_combout\);

-- Location: LCCOMB_X56_Y35_N28
\b_regis|um_Reg[14][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[14][1]~feeder_combout\ = \mux_md_breg|result[1]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[1]~30_combout\,
	combout => \b_regis|um_Reg[14][1]~feeder_combout\);

-- Location: LCFF_X56_Y35_N29
\b_regis|um_Reg[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[14][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][1]~regout\);

-- Location: LCCOMB_X52_Y34_N26
\b_regis|Mux62~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|um_Reg[10][1]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[8][1]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][1]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[10][1]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux62~10_combout\);

-- Location: LCCOMB_X56_Y35_N22
\b_regis|Mux62~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux62~10_combout\ & (\b_regis|um_Reg[14][1]~regout\)) # (!\b_regis|Mux62~10_combout\ & ((\b_regis|um_Reg[12][1]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux62~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[14][1]~regout\,
	datac => \b_regis|um_Reg[12][1]~regout\,
	datad => \b_regis|Mux62~10_combout\,
	combout => \b_regis|Mux62~11_combout\);

-- Location: LCCOMB_X45_Y39_N14
\b_regis|Mux62~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][1]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[6][1]~regout\,
	datab => \b_regis|um_Reg[2][1]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux62~14_combout\);

-- Location: LCCOMB_X47_Y35_N4
\b_regis|Mux62~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~15_combout\ = (\b_regis|Mux62~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[4][1]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[4][1]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|Mux62~14_combout\,
	combout => \b_regis|Mux62~15_combout\);

-- Location: LCFF_X47_Y42_N13
\b_regis|um_Reg[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[1]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][1]~regout\);

-- Location: LCCOMB_X47_Y42_N12
\b_regis|Mux62~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[5][1]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[1][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[1][1]~regout\,
	datac => \b_regis|um_Reg[5][1]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux62~12_combout\);

-- Location: LCCOMB_X47_Y42_N30
\b_regis|Mux62~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux62~12_combout\ & (\b_regis|um_Reg[7][1]~regout\)) # (!\b_regis|Mux62~12_combout\ & ((\b_regis|um_Reg[3][1]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux62~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[7][1]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[3][1]~regout\,
	datad => \b_regis|Mux62~12_combout\,
	combout => \b_regis|Mux62~13_combout\);

-- Location: LCCOMB_X47_Y35_N30
\b_regis|Mux62~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (\mi|altsyncram_component|auto_generated|q_a\(20))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|Mux62~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|Mux62~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|Mux62~15_combout\,
	datad => \b_regis|Mux62~13_combout\,
	combout => \b_regis|Mux62~16_combout\);

-- Location: LCCOMB_X47_Y35_N24
\b_regis|Mux62~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux62~16_combout\ & (\b_regis|Mux62~18_combout\)) # (!\b_regis|Mux62~16_combout\ & ((\b_regis|Mux62~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux62~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux62~18_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|Mux62~11_combout\,
	datad => \b_regis|Mux62~16_combout\,
	combout => \b_regis|Mux62~19_combout\);

-- Location: LCCOMB_X38_Y37_N26
\b_regis|um_Reg[22][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[22][1]~feeder_combout\ = \mux_md_breg|result[1]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[1]~30_combout\,
	combout => \b_regis|um_Reg[22][1]~feeder_combout\);

-- Location: LCFF_X38_Y37_N27
\b_regis|um_Reg[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[22][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][1]~regout\);

-- Location: LCCOMB_X39_Y37_N0
\b_regis|um_Reg[23][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[23][1]~feeder_combout\ = \mux_md_breg|result[1]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[1]~30_combout\,
	combout => \b_regis|um_Reg[23][1]~feeder_combout\);

-- Location: LCFF_X39_Y37_N1
\b_regis|um_Reg[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[23][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][1]~regout\);

-- Location: LCCOMB_X38_Y37_N10
\b_regis|Mux62~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|um_Reg[23][1]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[22][1]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[22][1]~regout\,
	datac => \b_regis|um_Reg[23][1]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux62~7_combout\);

-- Location: LCCOMB_X39_Y39_N10
\b_regis|Mux62~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux62~7_combout\ & ((\b_regis|um_Reg[31][1]~regout\))) # (!\b_regis|Mux62~7_combout\ & (\b_regis|um_Reg[30][1]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux62~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[30][1]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[31][1]~regout\,
	datad => \b_regis|Mux62~7_combout\,
	combout => \b_regis|Mux62~8_combout\);

-- Location: LCFF_X36_Y39_N19
\b_regis|um_Reg[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[1]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][1]~regout\);

-- Location: LCFF_X36_Y39_N5
\b_regis|um_Reg[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[1]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][1]~regout\);

-- Location: LCCOMB_X38_Y41_N26
\b_regis|um_Reg[18][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[18][1]~feeder_combout\ = \mux_md_breg|result[1]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[1]~30_combout\,
	combout => \b_regis|um_Reg[18][1]~feeder_combout\);

-- Location: LCFF_X38_Y41_N27
\b_regis|um_Reg[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[18][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][1]~regout\);

-- Location: LCCOMB_X38_Y41_N8
\b_regis|Mux62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[26][1]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[18][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][1]~regout\,
	datab => \b_regis|um_Reg[18][1]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux62~0_combout\);

-- Location: LCCOMB_X36_Y39_N4
\b_regis|Mux62~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux62~0_combout\ & ((\b_regis|um_Reg[27][1]~regout\))) # (!\b_regis|Mux62~0_combout\ & (\b_regis|um_Reg[19][1]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[19][1]~regout\,
	datac => \b_regis|um_Reg[27][1]~regout\,
	datad => \b_regis|Mux62~0_combout\,
	combout => \b_regis|Mux62~1_combout\);

-- Location: LCCOMB_X51_Y41_N2
\b_regis|um_Reg[29][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[29][1]~feeder_combout\ = \mux_md_breg|result[1]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[1]~30_combout\,
	combout => \b_regis|um_Reg[29][1]~feeder_combout\);

-- Location: LCFF_X51_Y41_N3
\b_regis|um_Reg[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[29][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][1]~regout\);

-- Location: LCCOMB_X51_Y41_N20
\b_regis|um_Reg[20][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[20][1]~feeder_combout\ = \mux_md_breg|result[1]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[1]~30_combout\,
	combout => \b_regis|um_Reg[20][1]~feeder_combout\);

-- Location: LCFF_X51_Y41_N21
\b_regis|um_Reg[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[20][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][1]~regout\);

-- Location: LCCOMB_X51_Y41_N24
\b_regis|Mux62~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[21][1]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\b_regis|um_Reg[20][1]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][1]~regout\,
	datab => \b_regis|um_Reg[20][1]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux62~2_combout\);

-- Location: LCFF_X41_Y37_N31
\b_regis|um_Reg[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[1]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][1]~regout\);

-- Location: LCCOMB_X51_Y41_N26
\b_regis|Mux62~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux62~2_combout\ & (\b_regis|um_Reg[29][1]~regout\)) # (!\b_regis|Mux62~2_combout\ & ((\b_regis|um_Reg[28][1]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[29][1]~regout\,
	datac => \b_regis|Mux62~2_combout\,
	datad => \b_regis|um_Reg[28][1]~regout\,
	combout => \b_regis|Mux62~3_combout\);

-- Location: LCCOMB_X38_Y40_N4
\b_regis|um_Reg[17][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[17][1]~feeder_combout\ = \mux_md_breg|result[1]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[1]~30_combout\,
	combout => \b_regis|um_Reg[17][1]~feeder_combout\);

-- Location: LCFF_X38_Y40_N5
\b_regis|um_Reg[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[17][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][1]~regout\);

-- Location: LCFF_X52_Y41_N7
\b_regis|um_Reg[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[1]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][1]~regout\);

-- Location: LCCOMB_X52_Y41_N6
\b_regis|Mux62~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|um_Reg[24][1]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[16][1]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[16][1]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[24][1]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux62~4_combout\);

-- Location: LCCOMB_X52_Y41_N12
\b_regis|Mux62~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux62~4_combout\ & (\b_regis|um_Reg[25][1]~regout\)) # (!\b_regis|Mux62~4_combout\ & ((\b_regis|um_Reg[17][1]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[25][1]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[17][1]~regout\,
	datad => \b_regis|Mux62~4_combout\,
	combout => \b_regis|Mux62~5_combout\);

-- Location: LCCOMB_X47_Y35_N12
\b_regis|Mux62~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux62~3_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\mi|altsyncram_component|auto_generated|q_a\(21) & \b_regis|Mux62~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|Mux62~3_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|Mux62~5_combout\,
	combout => \b_regis|Mux62~6_combout\);

-- Location: LCCOMB_X47_Y35_N10
\b_regis|Mux62~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux62~6_combout\ & (\b_regis|Mux62~8_combout\)) # (!\b_regis|Mux62~6_combout\ & ((\b_regis|Mux62~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux62~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux62~8_combout\,
	datac => \b_regis|Mux62~1_combout\,
	datad => \b_regis|Mux62~6_combout\,
	combout => \b_regis|Mux62~9_combout\);

-- Location: LCCOMB_X47_Y35_N22
\b_regis|Mux62~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux62~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux62~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux62~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux62~19_combout\,
	datad => \b_regis|Mux62~9_combout\,
	combout => \b_regis|Mux62~20_combout\);

-- Location: LCFF_X52_Y32_N29
\b_regis|um_Reg[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][2]~regout\);

-- Location: LCFF_X44_Y33_N17
\b_regis|um_Reg[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][2]~regout\);

-- Location: LCCOMB_X44_Y33_N2
\b_regis|Mux61~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[30][2]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[22][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[30][2]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[22][2]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux61~7_combout\);

-- Location: LCCOMB_X44_Y33_N4
\b_regis|Mux61~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux61~7_combout\ & ((\b_regis|um_Reg[31][2]~regout\))) # (!\b_regis|Mux61~7_combout\ & (\b_regis|um_Reg[23][2]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux61~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[23][2]~regout\,
	datab => \b_regis|um_Reg[31][2]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \b_regis|Mux61~7_combout\,
	combout => \b_regis|Mux61~8_combout\);

-- Location: LCFF_X41_Y36_N17
\b_regis|um_Reg[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][2]~regout\);

-- Location: LCFF_X41_Y36_N31
\b_regis|um_Reg[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][2]~regout\);

-- Location: LCCOMB_X36_Y33_N30
\b_regis|um_Reg[17][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[17][2]~feeder_combout\ = \mux_md_breg|result[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[2]~2_combout\,
	combout => \b_regis|um_Reg[17][2]~feeder_combout\);

-- Location: LCFF_X36_Y33_N31
\b_regis|um_Reg[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[17][2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][2]~regout\);

-- Location: LCCOMB_X41_Y36_N30
\b_regis|Mux61~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23)) # ((\b_regis|um_Reg[17][2]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|um_Reg[16][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[16][2]~regout\,
	datad => \b_regis|um_Reg[17][2]~regout\,
	combout => \b_regis|Mux61~4_combout\);

-- Location: LCCOMB_X41_Y36_N16
\b_regis|Mux61~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux61~4_combout\ & (\b_regis|um_Reg[25][2]~regout\)) # (!\b_regis|Mux61~4_combout\ & ((\b_regis|um_Reg[24][2]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[25][2]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[24][2]~regout\,
	datad => \b_regis|Mux61~4_combout\,
	combout => \b_regis|Mux61~5_combout\);

-- Location: LCFF_X47_Y35_N19
\b_regis|um_Reg[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][2]~regout\);

-- Location: LCFF_X43_Y33_N31
\b_regis|um_Reg[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][2]~regout\);

-- Location: LCFF_X43_Y33_N25
\b_regis|um_Reg[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][2]~regout\);

-- Location: LCCOMB_X43_Y33_N24
\b_regis|Mux61~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[28][2]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\b_regis|um_Reg[20][2]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[28][2]~regout\,
	datac => \b_regis|um_Reg[20][2]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux61~2_combout\);

-- Location: LCCOMB_X47_Y35_N18
\b_regis|Mux61~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux61~2_combout\ & ((\b_regis|um_Reg[29][2]~regout\))) # (!\b_regis|Mux61~2_combout\ & (\b_regis|um_Reg[21][2]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][2]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[29][2]~regout\,
	datad => \b_regis|Mux61~2_combout\,
	combout => \b_regis|Mux61~3_combout\);

-- Location: LCCOMB_X47_Y35_N8
\b_regis|Mux61~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21)) # (\b_regis|Mux61~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|Mux61~5_combout\ & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|Mux61~5_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|Mux61~3_combout\,
	combout => \b_regis|Mux61~6_combout\);

-- Location: LCFF_X42_Y35_N17
\b_regis|um_Reg[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][2]~regout\);

-- Location: LCFF_X43_Y32_N31
\b_regis|um_Reg[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][2]~regout\);

-- Location: LCCOMB_X43_Y32_N30
\b_regis|Mux61~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~1_combout\ = (\b_regis|Mux61~0_combout\ & (((\b_regis|um_Reg[27][2]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\b_regis|Mux61~0_combout\ & (\b_regis|um_Reg[26][2]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux61~0_combout\,
	datab => \b_regis|um_Reg[26][2]~regout\,
	datac => \b_regis|um_Reg[27][2]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux61~1_combout\);

-- Location: LCCOMB_X47_Y35_N14
\b_regis|Mux61~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux61~6_combout\ & (\b_regis|Mux61~8_combout\)) # (!\b_regis|Mux61~6_combout\ & ((\b_regis|Mux61~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux61~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux61~8_combout\,
	datac => \b_regis|Mux61~6_combout\,
	datad => \b_regis|Mux61~1_combout\,
	combout => \b_regis|Mux61~9_combout\);

-- Location: LCFF_X38_Y36_N21
\b_regis|um_Reg[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][2]~regout\);

-- Location: LCFF_X38_Y32_N29
\b_regis|um_Reg[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][2]~regout\);

-- Location: LCCOMB_X38_Y32_N28
\b_regis|Mux61~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[10][2]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\b_regis|um_Reg[8][2]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[10][2]~regout\,
	datac => \b_regis|um_Reg[8][2]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux61~12_combout\);

-- Location: LCCOMB_X39_Y32_N24
\b_regis|Mux61~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux61~12_combout\ & ((\b_regis|um_Reg[14][2]~regout\))) # (!\b_regis|Mux61~12_combout\ & (\b_regis|um_Reg[12][2]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux61~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][2]~regout\,
	datab => \b_regis|um_Reg[14][2]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux61~12_combout\,
	combout => \b_regis|Mux61~13_combout\);

-- Location: LCFF_X44_Y35_N29
\b_regis|um_Reg[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][2]~regout\);

-- Location: LCFF_X40_Y33_N27
\b_regis|um_Reg[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][2]~regout\);

-- Location: LCFF_X44_Y35_N31
\b_regis|um_Reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][2]~regout\);

-- Location: LCCOMB_X44_Y35_N30
\b_regis|Mux61~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][2]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[6][2]~regout\,
	datac => \b_regis|um_Reg[2][2]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux61~14_combout\);

-- Location: LCCOMB_X44_Y35_N28
\b_regis|Mux61~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~15_combout\ = (\b_regis|Mux61~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22) & (!\mi|altsyncram_component|auto_generated|q_a\(21) & \b_regis|um_Reg[4][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[4][2]~regout\,
	datad => \b_regis|Mux61~14_combout\,
	combout => \b_regis|Mux61~15_combout\);

-- Location: LCCOMB_X47_Y35_N28
\b_regis|Mux61~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20)) # ((\b_regis|Mux61~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux61~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|Mux61~13_combout\,
	datad => \b_regis|Mux61~15_combout\,
	combout => \b_regis|Mux61~16_combout\);

-- Location: LCFF_X44_Y34_N27
\b_regis|um_Reg[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][2]~regout\);

-- Location: LCCOMB_X41_Y32_N8
\b_regis|um_Reg[1][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[1][2]~feeder_combout\ = \mux_md_breg|result[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[2]~2_combout\,
	combout => \b_regis|um_Reg[1][2]~feeder_combout\);

-- Location: LCFF_X41_Y32_N9
\b_regis|um_Reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[1][2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][2]~regout\);

-- Location: LCCOMB_X40_Y33_N10
\b_regis|Mux61~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|um_Reg[5][2]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|um_Reg[1][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[5][2]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[1][2]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux61~10_combout\);

-- Location: LCCOMB_X44_Y34_N10
\b_regis|Mux61~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux61~10_combout\ & ((\b_regis|um_Reg[7][2]~regout\))) # (!\b_regis|Mux61~10_combout\ & (\b_regis|um_Reg[3][2]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux61~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[3][2]~regout\,
	datab => \b_regis|um_Reg[7][2]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|Mux61~10_combout\,
	combout => \b_regis|Mux61~11_combout\);

-- Location: LCCOMB_X42_Y38_N2
\b_regis|um_Reg[13][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[13][2]~feeder_combout\ = \mux_md_breg|result[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[2]~2_combout\,
	combout => \b_regis|um_Reg[13][2]~feeder_combout\);

-- Location: LCFF_X42_Y38_N3
\b_regis|um_Reg[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[13][2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][2]~regout\);

-- Location: LCCOMB_X36_Y34_N12
\b_regis|um_Reg[15][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[15][2]~feeder_combout\ = \mux_md_breg|result[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[2]~2_combout\,
	combout => \b_regis|um_Reg[15][2]~feeder_combout\);

-- Location: LCFF_X36_Y34_N13
\b_regis|um_Reg[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[15][2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][2]~regout\);

-- Location: LCCOMB_X54_Y39_N4
\b_regis|um_Reg[9][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[9][2]~feeder_combout\ = \mux_md_breg|result[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[2]~2_combout\,
	combout => \b_regis|um_Reg[9][2]~feeder_combout\);

-- Location: LCFF_X54_Y39_N5
\b_regis|um_Reg[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[9][2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][2]~regout\);

-- Location: LCCOMB_X52_Y32_N8
\b_regis|Decoder0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Decoder0~72_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(9) & (!\mi|altsyncram_component|auto_generated|q_a\(11) & (\mi|altsyncram_component|auto_generated|q_a\(10) & \b_regis|Decoder0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(9),
	datab => \mi|altsyncram_component|auto_generated|q_a\(11),
	datac => \mi|altsyncram_component|auto_generated|q_a\(10),
	datad => \b_regis|Decoder0~65_combout\,
	combout => \b_regis|Decoder0~72_combout\);

-- Location: LCFF_X38_Y36_N31
\b_regis|um_Reg[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][2]~regout\);

-- Location: LCCOMB_X54_Y39_N22
\b_regis|Mux61~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\b_regis|um_Reg[11][2]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[9][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[9][2]~regout\,
	datac => \b_regis|um_Reg[11][2]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux61~17_combout\);

-- Location: LCCOMB_X42_Y38_N24
\b_regis|Mux61~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux61~17_combout\ & ((\b_regis|um_Reg[15][2]~regout\))) # (!\b_regis|Mux61~17_combout\ & (\b_regis|um_Reg[13][2]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux61~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[13][2]~regout\,
	datac => \b_regis|um_Reg[15][2]~regout\,
	datad => \b_regis|Mux61~17_combout\,
	combout => \b_regis|Mux61~18_combout\);

-- Location: LCCOMB_X47_Y35_N6
\b_regis|Mux61~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux61~16_combout\ & ((\b_regis|Mux61~18_combout\))) # (!\b_regis|Mux61~16_combout\ & (\b_regis|Mux61~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|Mux61~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|Mux61~16_combout\,
	datac => \b_regis|Mux61~11_combout\,
	datad => \b_regis|Mux61~18_combout\,
	combout => \b_regis|Mux61~19_combout\);

-- Location: LCCOMB_X47_Y35_N0
\b_regis|Mux61~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux61~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux61~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux61~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux61~9_combout\,
	datad => \b_regis|Mux61~19_combout\,
	combout => \b_regis|Mux61~20_combout\);

-- Location: LCCOMB_X47_Y32_N2
\b_regis|um_Reg[4][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[4][3]~feeder_combout\ = \mux_md_breg|result[3]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[3]~1_combout\,
	combout => \b_regis|um_Reg[4][3]~feeder_combout\);

-- Location: LCFF_X47_Y32_N3
\b_regis|um_Reg[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[4][3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][3]~regout\);

-- Location: LCFF_X40_Y33_N23
\b_regis|um_Reg[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][3]~regout\);

-- Location: LCCOMB_X40_Y32_N6
\b_regis|Mux60~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|um_Reg[6][3]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|um_Reg[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[2][3]~regout\,
	datab => \b_regis|um_Reg[6][3]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux60~14_combout\);

-- Location: LCCOMB_X47_Y32_N8
\b_regis|Mux60~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~15_combout\ = (\b_regis|Mux60~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[4][3]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[4][3]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|Mux60~14_combout\,
	combout => \b_regis|Mux60~15_combout\);

-- Location: LCFF_X42_Y33_N9
\b_regis|um_Reg[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][3]~regout\);

-- Location: LCFF_X47_Y33_N17
\b_regis|um_Reg[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][3]~regout\);

-- Location: LCFF_X47_Y33_N27
\b_regis|um_Reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][3]~regout\);

-- Location: LCFF_X40_Y33_N29
\b_regis|um_Reg[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][3]~regout\);

-- Location: LCCOMB_X47_Y33_N26
\b_regis|Mux60~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21)) # ((\b_regis|um_Reg[5][3]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[1][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[1][3]~regout\,
	datad => \b_regis|um_Reg[5][3]~regout\,
	combout => \b_regis|Mux60~12_combout\);

-- Location: LCCOMB_X47_Y33_N16
\b_regis|Mux60~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux60~12_combout\ & ((\b_regis|um_Reg[7][3]~regout\))) # (!\b_regis|Mux60~12_combout\ & (\b_regis|um_Reg[3][3]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux60~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[3][3]~regout\,
	datac => \b_regis|um_Reg[7][3]~regout\,
	datad => \b_regis|Mux60~12_combout\,
	combout => \b_regis|Mux60~13_combout\);

-- Location: LCCOMB_X47_Y32_N26
\b_regis|Mux60~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux60~13_combout\) # (\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|Mux60~15_combout\ & 
-- ((!\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|Mux60~15_combout\,
	datac => \b_regis|Mux60~13_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux60~16_combout\);

-- Location: LCFF_X41_Y35_N1
\b_regis|um_Reg[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][3]~regout\);

-- Location: LCCOMB_X43_Y36_N28
\b_regis|Mux60~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[10][3]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[8][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[10][3]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[8][3]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux60~10_combout\);

-- Location: LCCOMB_X43_Y36_N14
\b_regis|Mux60~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux60~10_combout\ & ((\b_regis|um_Reg[14][3]~regout\))) # (!\b_regis|Mux60~10_combout\ & (\b_regis|um_Reg[12][3]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux60~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][3]~regout\,
	datab => \b_regis|um_Reg[14][3]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux60~10_combout\,
	combout => \b_regis|Mux60~11_combout\);

-- Location: LCFF_X36_Y32_N13
\b_regis|um_Reg[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][3]~regout\);

-- Location: LCFF_X42_Y32_N11
\b_regis|um_Reg[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][3]~regout\);

-- Location: LCFF_X41_Y35_N31
\b_regis|um_Reg[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][3]~regout\);

-- Location: LCFF_X42_Y32_N13
\b_regis|um_Reg[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][3]~regout\);

-- Location: LCCOMB_X42_Y32_N22
\b_regis|Mux60~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (\mi|altsyncram_component|auto_generated|q_a\(21))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[11][3]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[9][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[11][3]~regout\,
	datad => \b_regis|um_Reg[9][3]~regout\,
	combout => \b_regis|Mux60~17_combout\);

-- Location: LCCOMB_X42_Y32_N10
\b_regis|Mux60~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux60~17_combout\ & ((\b_regis|um_Reg[15][3]~regout\))) # (!\b_regis|Mux60~17_combout\ & (\b_regis|um_Reg[13][3]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux60~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[13][3]~regout\,
	datac => \b_regis|um_Reg[15][3]~regout\,
	datad => \b_regis|Mux60~17_combout\,
	combout => \b_regis|Mux60~18_combout\);

-- Location: LCCOMB_X47_Y32_N16
\b_regis|Mux60~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux60~16_combout\ & ((\b_regis|Mux60~18_combout\))) # (!\b_regis|Mux60~16_combout\ & (\b_regis|Mux60~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|Mux60~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|Mux60~16_combout\,
	datac => \b_regis|Mux60~11_combout\,
	datad => \b_regis|Mux60~18_combout\,
	combout => \b_regis|Mux60~19_combout\);

-- Location: LCFF_X48_Y33_N7
\b_regis|um_Reg[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][3]~regout\);

-- Location: LCFF_X48_Y33_N29
\b_regis|um_Reg[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][3]~regout\);

-- Location: LCCOMB_X48_Y33_N28
\b_regis|Mux60~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[23][3]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[22][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[23][3]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[22][3]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux60~7_combout\);

-- Location: LCCOMB_X48_Y33_N6
\b_regis|Mux60~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux60~7_combout\ & ((\b_regis|um_Reg[31][3]~regout\))) # (!\b_regis|Mux60~7_combout\ & (\b_regis|um_Reg[30][3]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux60~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[30][3]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[31][3]~regout\,
	datad => \b_regis|Mux60~7_combout\,
	combout => \b_regis|Mux60~8_combout\);

-- Location: LCCOMB_X47_Y32_N4
\b_regis|um_Reg[25][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[25][3]~feeder_combout\ = \mux_md_breg|result[3]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[3]~1_combout\,
	combout => \b_regis|um_Reg[25][3]~feeder_combout\);

-- Location: LCFF_X47_Y32_N5
\b_regis|um_Reg[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[25][3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][3]~regout\);

-- Location: LCFF_X39_Y33_N9
\b_regis|um_Reg[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][3]~regout\);

-- Location: LCFF_X39_Y33_N27
\b_regis|um_Reg[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][3]~regout\);

-- Location: LCCOMB_X39_Y33_N26
\b_regis|Mux60~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[24][3]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\b_regis|um_Reg[16][3]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[24][3]~regout\,
	datac => \b_regis|um_Reg[16][3]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux60~4_combout\);

-- Location: LCCOMB_X47_Y32_N14
\b_regis|Mux60~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux60~4_combout\ & ((\b_regis|um_Reg[25][3]~regout\))) # (!\b_regis|Mux60~4_combout\ & (\b_regis|um_Reg[17][3]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux60~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[17][3]~regout\,
	datab => \b_regis|um_Reg[25][3]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \b_regis|Mux60~4_combout\,
	combout => \b_regis|Mux60~5_combout\);

-- Location: LCFF_X42_Y36_N27
\b_regis|um_Reg[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][3]~regout\);

-- Location: LCFF_X51_Y33_N17
\b_regis|um_Reg[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][3]~regout\);

-- Location: LCCOMB_X42_Y36_N30
\b_regis|Mux60~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|um_Reg[21][3]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|um_Reg[20][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[20][3]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[21][3]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux60~2_combout\);

-- Location: LCCOMB_X42_Y36_N26
\b_regis|Mux60~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux60~2_combout\ & (\b_regis|um_Reg[29][3]~regout\)) # (!\b_regis|Mux60~2_combout\ & ((\b_regis|um_Reg[28][3]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[29][3]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[28][3]~regout\,
	datad => \b_regis|Mux60~2_combout\,
	combout => \b_regis|Mux60~3_combout\);

-- Location: LCCOMB_X47_Y32_N12
\b_regis|Mux60~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21)) # ((\b_regis|Mux60~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|Mux60~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux60~5_combout\,
	datad => \b_regis|Mux60~3_combout\,
	combout => \b_regis|Mux60~6_combout\);

-- Location: LCCOMB_X47_Y32_N30
\b_regis|Mux60~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux60~6_combout\ & ((\b_regis|Mux60~8_combout\))) # (!\b_regis|Mux60~6_combout\ & (\b_regis|Mux60~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux60~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux60~1_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux60~8_combout\,
	datad => \b_regis|Mux60~6_combout\,
	combout => \b_regis|Mux60~9_combout\);

-- Location: LCCOMB_X47_Y32_N18
\b_regis|Mux60~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux60~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux60~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux60~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux60~19_combout\,
	datad => \b_regis|Mux60~9_combout\,
	combout => \b_regis|Mux60~20_combout\);

-- Location: LCFF_X45_Y38_N25
\b_regis|um_Reg[4][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][8]~regout\);

-- Location: LCCOMB_X53_Y42_N28
\b_regis|um_Reg[2][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[2][8]~feeder_combout\ = \mux_md_breg|result[8]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[8]~26_combout\,
	combout => \b_regis|um_Reg[2][8]~feeder_combout\);

-- Location: LCFF_X53_Y42_N29
\b_regis|um_Reg[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[2][8]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][8]~regout\);

-- Location: LCCOMB_X53_Y42_N30
\b_regis|Mux55~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][8]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[6][8]~regout\,
	datab => \b_regis|um_Reg[2][8]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux55~14_combout\);

-- Location: LCCOMB_X52_Y42_N4
\b_regis|Mux55~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~15_combout\ = (\b_regis|Mux55~14_combout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[4][8]~regout\ & \mi|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[4][8]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux55~14_combout\,
	combout => \b_regis|Mux55~15_combout\);

-- Location: LCCOMB_X51_Y43_N24
\b_regis|um_Reg[12][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[12][8]~feeder_combout\ = \mux_md_breg|result[8]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[8]~26_combout\,
	combout => \b_regis|um_Reg[12][8]~feeder_combout\);

-- Location: LCFF_X51_Y43_N25
\b_regis|um_Reg[12][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[12][8]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][8]~regout\);

-- Location: LCFF_X52_Y42_N27
\b_regis|um_Reg[14][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][8]~regout\);

-- Location: LCCOMB_X52_Y42_N26
\b_regis|Mux55~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~13_combout\ = (\b_regis|Mux55~12_combout\ & (((\b_regis|um_Reg[14][8]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\b_regis|Mux55~12_combout\ & (\b_regis|um_Reg[12][8]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux55~12_combout\,
	datab => \b_regis|um_Reg[12][8]~regout\,
	datac => \b_regis|um_Reg[14][8]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux55~13_combout\);

-- Location: LCCOMB_X52_Y42_N14
\b_regis|Mux55~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (\mi|altsyncram_component|auto_generated|q_a\(23))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|Mux55~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|Mux55~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|Mux55~15_combout\,
	datad => \b_regis|Mux55~13_combout\,
	combout => \b_regis|Mux55~16_combout\);

-- Location: LCFF_X42_Y39_N13
\b_regis|um_Reg[13][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][8]~regout\);

-- Location: LCFF_X42_Y39_N7
\b_regis|um_Reg[9][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][8]~regout\);

-- Location: LCCOMB_X53_Y40_N6
\b_regis|um_Reg[11][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[11][8]~feeder_combout\ = \mux_md_breg|result[8]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[8]~26_combout\,
	combout => \b_regis|um_Reg[11][8]~feeder_combout\);

-- Location: LCFF_X53_Y40_N7
\b_regis|um_Reg[11][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[11][8]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][8]~regout\);

-- Location: LCCOMB_X42_Y39_N6
\b_regis|Mux55~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (\mi|altsyncram_component|auto_generated|q_a\(21))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\b_regis|um_Reg[11][8]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[9][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[9][8]~regout\,
	datad => \b_regis|um_Reg[11][8]~regout\,
	combout => \b_regis|Mux55~17_combout\);

-- Location: LCCOMB_X42_Y39_N12
\b_regis|Mux55~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux55~17_combout\ & (\b_regis|um_Reg[15][8]~regout\)) # (!\b_regis|Mux55~17_combout\ & ((\b_regis|um_Reg[13][8]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux55~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][8]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[13][8]~regout\,
	datad => \b_regis|Mux55~17_combout\,
	combout => \b_regis|Mux55~18_combout\);

-- Location: LCFF_X49_Y42_N23
\b_regis|um_Reg[7][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][8]~regout\);

-- Location: LCCOMB_X45_Y33_N26
\b_regis|um_Reg[5][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[5][8]~feeder_combout\ = \mux_md_breg|result[8]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[8]~26_combout\,
	combout => \b_regis|um_Reg[5][8]~feeder_combout\);

-- Location: LCFF_X45_Y33_N27
\b_regis|um_Reg[5][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[5][8]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][8]~regout\);

-- Location: LCCOMB_X45_Y33_N6
\b_regis|Mux55~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[5][8]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[1][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][8]~regout\,
	datab => \b_regis|um_Reg[5][8]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux55~10_combout\);

-- Location: LCCOMB_X49_Y42_N22
\b_regis|Mux55~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux55~10_combout\ & ((\b_regis|um_Reg[7][8]~regout\))) # (!\b_regis|Mux55~10_combout\ & (\b_regis|um_Reg[3][8]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux55~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[3][8]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[7][8]~regout\,
	datad => \b_regis|Mux55~10_combout\,
	combout => \b_regis|Mux55~11_combout\);

-- Location: LCCOMB_X52_Y42_N24
\b_regis|Mux55~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux55~16_combout\ & (\b_regis|Mux55~18_combout\)) # (!\b_regis|Mux55~16_combout\ & ((\b_regis|Mux55~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|Mux55~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|Mux55~16_combout\,
	datac => \b_regis|Mux55~18_combout\,
	datad => \b_regis|Mux55~11_combout\,
	combout => \b_regis|Mux55~19_combout\);

-- Location: LCFF_X38_Y41_N31
\b_regis|um_Reg[26][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][8]~regout\);

-- Location: LCFF_X39_Y41_N11
\b_regis|um_Reg[27][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][8]~regout\);

-- Location: LCFF_X38_Y41_N17
\b_regis|um_Reg[18][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][8]~regout\);

-- Location: LCCOMB_X38_Y40_N0
\b_regis|Mux55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[19][8]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\b_regis|um_Reg[18][8]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[19][8]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[18][8]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux55~0_combout\);

-- Location: LCCOMB_X38_Y41_N6
\b_regis|Mux55~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux55~0_combout\ & ((\b_regis|um_Reg[27][8]~regout\))) # (!\b_regis|Mux55~0_combout\ & (\b_regis|um_Reg[26][8]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[26][8]~regout\,
	datac => \b_regis|um_Reg[27][8]~regout\,
	datad => \b_regis|Mux55~0_combout\,
	combout => \b_regis|Mux55~1_combout\);

-- Location: LCCOMB_X52_Y36_N4
\b_regis|um_Reg[25][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[25][8]~feeder_combout\ = \mux_md_breg|result[8]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[8]~26_combout\,
	combout => \b_regis|um_Reg[25][8]~feeder_combout\);

-- Location: LCFF_X52_Y36_N5
\b_regis|um_Reg[25][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[25][8]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][8]~regout\);

-- Location: LCFF_X52_Y40_N3
\b_regis|um_Reg[24][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][8]~regout\);

-- Location: LCCOMB_X45_Y36_N26
\b_regis|um_Reg[16][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[16][8]~feeder_combout\ = \mux_md_breg|result[8]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[8]~26_combout\,
	combout => \b_regis|um_Reg[16][8]~feeder_combout\);

-- Location: LCFF_X45_Y36_N27
\b_regis|um_Reg[16][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[16][8]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][8]~regout\);

-- Location: LCCOMB_X45_Y36_N8
\b_regis|Mux55~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[17][8]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\b_regis|um_Reg[16][8]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[17][8]~regout\,
	datab => \b_regis|um_Reg[16][8]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux55~4_combout\);

-- Location: LCCOMB_X52_Y36_N0
\b_regis|Mux55~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux55~4_combout\ & (\b_regis|um_Reg[25][8]~regout\)) # (!\b_regis|Mux55~4_combout\ & ((\b_regis|um_Reg[24][8]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux55~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[25][8]~regout\,
	datac => \b_regis|um_Reg[24][8]~regout\,
	datad => \b_regis|Mux55~4_combout\,
	combout => \b_regis|Mux55~5_combout\);

-- Location: LCFF_X51_Y42_N9
\b_regis|um_Reg[29][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][8]~regout\);

-- Location: LCFF_X52_Y40_N9
\b_regis|um_Reg[28][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][8]~regout\);

-- Location: LCFF_X51_Y42_N7
\b_regis|um_Reg[20][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][8]~regout\);

-- Location: LCCOMB_X51_Y42_N6
\b_regis|Mux55~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[28][8]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\b_regis|um_Reg[20][8]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[28][8]~regout\,
	datac => \b_regis|um_Reg[20][8]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux55~2_combout\);

-- Location: LCCOMB_X51_Y42_N8
\b_regis|Mux55~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux55~2_combout\ & ((\b_regis|um_Reg[29][8]~regout\))) # (!\b_regis|Mux55~2_combout\ & (\b_regis|um_Reg[21][8]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][8]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[29][8]~regout\,
	datad => \b_regis|Mux55~2_combout\,
	combout => \b_regis|Mux55~3_combout\);

-- Location: LCCOMB_X52_Y42_N8
\b_regis|Mux55~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21)) # ((\b_regis|Mux55~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|Mux55~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux55~5_combout\,
	datad => \b_regis|Mux55~3_combout\,
	combout => \b_regis|Mux55~6_combout\);

-- Location: LCFF_X36_Y40_N7
\b_regis|um_Reg[22][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][8]~regout\);

-- Location: LCCOMB_X40_Y41_N16
\b_regis|um_Reg[30][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[30][8]~feeder_combout\ = \mux_md_breg|result[8]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[8]~26_combout\,
	combout => \b_regis|um_Reg[30][8]~feeder_combout\);

-- Location: LCFF_X40_Y41_N17
\b_regis|um_Reg[30][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[30][8]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][8]~regout\);

-- Location: LCCOMB_X36_Y40_N6
\b_regis|Mux55~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20)) # ((\b_regis|um_Reg[30][8]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|um_Reg[22][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[22][8]~regout\,
	datad => \b_regis|um_Reg[30][8]~regout\,
	combout => \b_regis|Mux55~7_combout\);

-- Location: LCCOMB_X36_Y40_N20
\b_regis|Mux55~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux55~7_combout\ & (\b_regis|um_Reg[31][8]~regout\)) # (!\b_regis|Mux55~7_combout\ & ((\b_regis|um_Reg[23][8]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux55~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[31][8]~regout\,
	datab => \b_regis|um_Reg[23][8]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \b_regis|Mux55~7_combout\,
	combout => \b_regis|Mux55~8_combout\);

-- Location: LCCOMB_X52_Y42_N30
\b_regis|Mux55~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux55~6_combout\ & ((\b_regis|Mux55~8_combout\))) # (!\b_regis|Mux55~6_combout\ & (\b_regis|Mux55~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux55~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux55~1_combout\,
	datac => \b_regis|Mux55~6_combout\,
	datad => \b_regis|Mux55~8_combout\,
	combout => \b_regis|Mux55~9_combout\);

-- Location: LCCOMB_X52_Y42_N22
\b_regis|Mux55~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux55~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux55~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux55~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux55~19_combout\,
	datad => \b_regis|Mux55~9_combout\,
	combout => \b_regis|Mux55~20_combout\);

-- Location: LCCOMB_X50_Y37_N22
\alu|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~6_combout\ = (!\contr_ula|ctr_ula[3]~2_combout\ & \contr_ula|Mux4~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[3]~2_combout\,
	datab => \contr_ula|Mux4~1_combout\,
	combout => \alu|Mux11~6_combout\);

-- Location: LCCOMB_X38_Y38_N12
\imm|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux31~0_combout\ = (!\mi|altsyncram_component|auto_generated|q_a\(4) & (!\mi|altsyncram_component|auto_generated|q_a\(3) & (\mi|altsyncram_component|auto_generated|q_a\(6) & \mi|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datab => \mi|altsyncram_component|auto_generated|q_a\(3),
	datac => \mi|altsyncram_component|auto_generated|q_a\(6),
	datad => \mi|altsyncram_component|auto_generated|q_a\(5),
	combout => \imm|Mux31~0_combout\);

-- Location: LCCOMB_X39_Y38_N14
\imm|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux31~2_combout\ = (\imm|Mux31~1_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(2) & (\mi|altsyncram_component|auto_generated|q_a\(20) & \imm|Mux31~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux31~1_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(2),
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \imm|Mux31~0_combout\,
	combout => \imm|Mux31~2_combout\);

-- Location: LCCOMB_X39_Y38_N0
\imm|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux31~5_combout\ = (\imm|Mux31~2_combout\) # ((\imm|Mux31~3_combout\ & (!\mi|altsyncram_component|auto_generated|q_a\(2) & \imm|Mux31~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux31~3_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(2),
	datac => \imm|Mux31~2_combout\,
	datad => \imm|Mux31~4_combout\,
	combout => \imm|Mux31~5_combout\);

-- Location: LCCOMB_X39_Y38_N26
\mux_inB_ula|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[0]~0_combout\ = (\ctrl|Mux1~0_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(24))) # (!\ctrl|Mux1~0_combout\ & ((\imm|Mux31~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \ctrl|Mux1~0_combout\,
	datad => \imm|Mux31~5_combout\,
	combout => \mux_inB_ula|result[0]~0_combout\);

-- Location: LCFF_X39_Y35_N9
\b_regis|um_Reg[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][0]~regout\);

-- Location: LCCOMB_X39_Y36_N14
\b_regis|Mux63~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20)) # (\b_regis|um_Reg[30][0]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[22][0]~regout\ & (!\mi|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[22][0]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \b_regis|um_Reg[30][0]~regout\,
	combout => \b_regis|Mux63~7_combout\);

-- Location: LCCOMB_X39_Y35_N8
\b_regis|Mux63~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux63~7_combout\ & (\b_regis|um_Reg[31][0]~regout\)) # (!\b_regis|Mux63~7_combout\ & ((\b_regis|um_Reg[23][0]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux63~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[31][0]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[23][0]~regout\,
	datad => \b_regis|Mux63~7_combout\,
	combout => \b_regis|Mux63~8_combout\);

-- Location: LCCOMB_X39_Y38_N30
\b_regis|Mux63~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|um_Reg[17][0]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[16][0]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[16][0]~regout\,
	datab => \b_regis|um_Reg[17][0]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux63~4_combout\);

-- Location: LCCOMB_X39_Y38_N4
\b_regis|Mux63~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux63~4_combout\ & ((\b_regis|um_Reg[25][0]~regout\))) # (!\b_regis|Mux63~4_combout\ & (\b_regis|um_Reg[24][0]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[24][0]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[25][0]~regout\,
	datad => \b_regis|Mux63~4_combout\,
	combout => \b_regis|Mux63~5_combout\);

-- Location: LCCOMB_X43_Y34_N24
\b_regis|um_Reg[29][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[29][0]~feeder_combout\ = \mux_md_breg|result[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[0]~0_combout\,
	combout => \b_regis|um_Reg[29][0]~feeder_combout\);

-- Location: LCFF_X43_Y34_N25
\b_regis|um_Reg[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[29][0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][0]~regout\);

-- Location: LCCOMB_X42_Y36_N18
\b_regis|Mux63~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|um_Reg[28][0]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|um_Reg[20][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[20][0]~regout\,
	datac => \b_regis|um_Reg[28][0]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux63~2_combout\);

-- Location: LCCOMB_X43_Y34_N2
\b_regis|Mux63~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux63~2_combout\ & ((\b_regis|um_Reg[29][0]~regout\))) # (!\b_regis|Mux63~2_combout\ & (\b_regis|um_Reg[21][0]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][0]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[29][0]~regout\,
	datad => \b_regis|Mux63~2_combout\,
	combout => \b_regis|Mux63~3_combout\);

-- Location: LCCOMB_X39_Y38_N22
\b_regis|Mux63~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21)) # ((\b_regis|Mux63~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|Mux63~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux63~5_combout\,
	datad => \b_regis|Mux63~3_combout\,
	combout => \b_regis|Mux63~6_combout\);

-- Location: LCCOMB_X39_Y38_N20
\b_regis|Mux63~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux63~6_combout\ & ((\b_regis|Mux63~8_combout\))) # (!\b_regis|Mux63~6_combout\ & (\b_regis|Mux63~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux63~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux63~1_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux63~8_combout\,
	datad => \b_regis|Mux63~6_combout\,
	combout => \b_regis|Mux63~9_combout\);

-- Location: LCCOMB_X40_Y38_N20
\mux_inB_ula|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[0]~1_combout\ = (\ctrl|Mux1~0_combout\ & ((\mux_inB_ula|result[0]~0_combout\ & (\b_regis|Mux63~9_combout\)) # (!\mux_inB_ula|result[0]~0_combout\ & ((\b_regis|Mux63~19_combout\))))) # (!\ctrl|Mux1~0_combout\ & 
-- (\mux_inB_ula|result[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datab => \mux_inB_ula|result[0]~0_combout\,
	datac => \b_regis|Mux63~9_combout\,
	datad => \b_regis|Mux63~19_combout\,
	combout => \mux_inB_ula|result[0]~1_combout\);

-- Location: LCCOMB_X43_Y37_N26
\alu|ShiftLeft0~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~139_combout\ = (!\b_regis|Mux30~20_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(19) & (!\b_regis|Mux31~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((!\b_regis|Mux31~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~9_combout\,
	datab => \b_regis|Mux31~19_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(19),
	datad => \b_regis|Mux30~20_combout\,
	combout => \alu|ShiftLeft0~139_combout\);

-- Location: LCCOMB_X44_Y37_N22
\alu|ShiftLeft0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~30_combout\ = (\mux_inB_ula|result[0]~1_combout\ & \alu|ShiftLeft0~139_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_inB_ula|result[0]~1_combout\,
	datad => \alu|ShiftLeft0~139_combout\,
	combout => \alu|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X36_Y37_N2
\imm|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux18~0_combout\ = (\imm|Mux19~2_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(13))) # (!\imm|Mux19~2_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(13),
	datac => \mi|altsyncram_component|auto_generated|q_a\(31),
	datad => \imm|Mux19~2_combout\,
	combout => \imm|Mux18~0_combout\);

-- Location: LCCOMB_X52_Y41_N28
\imm|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux18~1_combout\ = (\imm|Mux19~1_combout\) # ((\imm|Mux14~0_combout\ & \imm|Mux18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux14~0_combout\,
	datac => \imm|Mux18~0_combout\,
	datad => \imm|Mux19~1_combout\,
	combout => \imm|Mux18~1_combout\);

-- Location: LCCOMB_X52_Y41_N30
\mux_inB_ula|result[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[13]~20_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux50~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux18~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \imm|Mux18~1_combout\,
	datac => \ctrl|Mux1~0_combout\,
	datad => \b_regis|Mux50~20_combout\,
	combout => \mux_inB_ula|result[13]~20_combout\);

-- Location: LCCOMB_X53_Y38_N0
\alu|ShiftLeft0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~88_combout\ = (\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[13]~20_combout\)) # (!\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[14]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[13]~20_combout\,
	datad => \mux_inB_ula|result[14]~19_combout\,
	combout => \alu|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X53_Y38_N30
\alu|ShiftLeft0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~90_combout\ = (\b_regis|Mux29~20_combout\ & (\alu|ShiftLeft0~71_combout\)) # (!\b_regis|Mux29~20_combout\ & (((\alu|ShiftLeft0~89_combout\) # (\alu|ShiftLeft0~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~71_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftLeft0~89_combout\,
	datad => \alu|ShiftLeft0~88_combout\,
	combout => \alu|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X52_Y38_N16
\alu|ShiftLeft0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~91_combout\ = (\b_regis|Mux27~20_combout\ & (!\b_regis|Mux29~20_combout\ & (\alu|ShiftLeft0~30_combout\))) # (!\b_regis|Mux27~20_combout\ & (((\alu|ShiftLeft0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftLeft0~30_combout\,
	datad => \alu|ShiftLeft0~90_combout\,
	combout => \alu|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X47_Y35_N2
\mux_inB_ula|result[2]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[2]~31_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux61~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux29~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|Mux1~0_combout\,
	datac => \imm|Mux29~2_combout\,
	datad => \b_regis|Mux61~20_combout\,
	combout => \mux_inB_ula|result[2]~31_combout\);

-- Location: LCCOMB_X44_Y34_N8
\alu|ShiftLeft0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~40_combout\ = (\alu|ShiftLeft0~139_combout\ & ((\mux_inB_ula|result[4]~29_combout\) # ((\alu|ShiftRight0~116_combout\ & \mux_inB_ula|result[2]~31_combout\)))) # (!\alu|ShiftLeft0~139_combout\ & (\alu|ShiftRight0~116_combout\ & 
-- ((\mux_inB_ula|result[2]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~139_combout\,
	datab => \alu|ShiftRight0~116_combout\,
	datac => \mux_inB_ula|result[4]~29_combout\,
	datad => \mux_inB_ula|result[2]~31_combout\,
	combout => \alu|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X36_Y38_N4
\imm|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux28~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(2) & ((\imm|Mux27~11_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(2) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(2),
	datab => \mi|altsyncram_component|auto_generated|q_a\(5),
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \imm|Mux27~11_combout\,
	combout => \imm|Mux28~3_combout\);

-- Location: LCCOMB_X36_Y38_N20
\imm|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux28~2_combout\ = (\imm|Mux27~10_combout\ & ((\imm|Mux28~3_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(10) & \imm|Mux27~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(10),
	datab => \imm|Mux27~13_combout\,
	datac => \imm|Mux28~3_combout\,
	datad => \imm|Mux27~10_combout\,
	combout => \imm|Mux28~2_combout\);

-- Location: LCCOMB_X47_Y32_N0
\mux_inB_ula|result[3]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[3]~30_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux60~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datac => \imm|Mux28~2_combout\,
	datad => \b_regis|Mux60~20_combout\,
	combout => \mux_inB_ula|result[3]~30_combout\);

-- Location: LCCOMB_X53_Y35_N16
\alu|ShiftLeft0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~39_combout\ = (\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[1]~32_combout\)) # (!\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[3]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[1]~32_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datac => \b_regis|Mux30~20_combout\,
	datad => \mux_inB_ula|result[3]~30_combout\,
	combout => \alu|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X54_Y38_N16
\alu|ShiftLeft0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~54_combout\ = (\b_regis|Mux30~20_combout\ & (((\mux_inB_ula|result[6]~27_combout\ & !\b_regis|Mux31~20_combout\)))) # (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[7]~26_combout\ & ((\b_regis|Mux31~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[7]~26_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[6]~27_combout\,
	datad => \b_regis|Mux31~20_combout\,
	combout => \alu|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X51_Y38_N22
\mux_inB_ula|result[8]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[8]~25_combout\ = (\ctrl|Mux1~0_combout\ & (((\b_regis|Mux55~20_combout\)))) # (!\ctrl|Mux1~0_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(28) & (\imm|Mux21~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(28),
	datac => \imm|Mux21~6_combout\,
	datad => \b_regis|Mux55~20_combout\,
	combout => \mux_inB_ula|result[8]~25_combout\);

-- Location: LCCOMB_X54_Y38_N30
\alu|ShiftRight0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~45_combout\ = (\mux_inB_ula|result[8]~25_combout\ & \alu|ShiftLeft0~139_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_inB_ula|result[8]~25_combout\,
	datad => \alu|ShiftLeft0~139_combout\,
	combout => \alu|ShiftRight0~45_combout\);

-- Location: LCCOMB_X53_Y38_N20
\alu|ShiftLeft0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~55_combout\ = (\alu|ShiftLeft0~54_combout\) # ((\alu|ShiftRight0~45_combout\) # ((\mux_inB_ula|result[5]~28_combout\ & \alu|ShiftLeft0~140_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[5]~28_combout\,
	datab => \alu|ShiftLeft0~140_combout\,
	datac => \alu|ShiftLeft0~54_combout\,
	datad => \alu|ShiftRight0~45_combout\,
	combout => \alu|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X52_Y38_N10
\alu|ShiftLeft0~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~146_combout\ = (\b_regis|Mux29~20_combout\ & ((\alu|ShiftLeft0~40_combout\) # ((\alu|ShiftLeft0~39_combout\)))) # (!\b_regis|Mux29~20_combout\ & (((\alu|ShiftLeft0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \alu|ShiftLeft0~40_combout\,
	datac => \alu|ShiftLeft0~39_combout\,
	datad => \alu|ShiftLeft0~55_combout\,
	combout => \alu|ShiftLeft0~146_combout\);

-- Location: LCCOMB_X51_Y40_N8
\alu|ShiftLeft0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~92_combout\ = (\b_regis|Mux28~20_combout\ & (((\alu|ShiftLeft0~91_combout\)))) # (!\b_regis|Mux28~20_combout\ & (!\b_regis|Mux27~20_combout\ & ((\alu|ShiftLeft0~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datab => \b_regis|Mux28~20_combout\,
	datac => \alu|ShiftLeft0~91_combout\,
	datad => \alu|ShiftLeft0~146_combout\,
	combout => \alu|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X51_Y40_N0
\alu|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux15~10_combout\ = (!\alu|ShiftLeft0~29_combout\ & (\alu|Mux2~0_combout\ & (\alu|ShiftLeft0~92_combout\ & !\alu|ShiftLeft0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~29_combout\,
	datab => \alu|Mux2~0_combout\,
	datac => \alu|ShiftLeft0~92_combout\,
	datad => \alu|ShiftLeft0~26_combout\,
	combout => \alu|Mux15~10_combout\);

-- Location: LCCOMB_X51_Y40_N24
\alu|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux15~3_combout\ = (\alu|Mux11~6_combout\ & ((\alu|Mux15~10_combout\) # ((\alu|Mux15~2_combout\ & !\contr_ula|ctr_ula[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux15~2_combout\,
	datab => \alu|Mux11~6_combout\,
	datac => \contr_ula|ctr_ula[0]~1_combout\,
	datad => \alu|Mux15~10_combout\,
	combout => \alu|Mux15~3_combout\);

-- Location: LCCOMB_X35_Y37_N22
\imm|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux4~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & (\mi|altsyncram_component|auto_generated|q_a\(27))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & ((\mi|altsyncram_component|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(27),
	datac => \mi|altsyncram_component|auto_generated|q_a\(31),
	datad => \mi|altsyncram_component|auto_generated|q_a\(4),
	combout => \imm|Mux4~0_combout\);

-- Location: LCCOMB_X35_Y37_N28
\imm|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux4~1_combout\ = (\imm|Mux19~1_combout\) # ((\imm|Mux4~0_combout\ & \imm|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \imm|Mux4~0_combout\,
	datac => \imm|Mux19~1_combout\,
	datad => \imm|Mux0~1_combout\,
	combout => \imm|Mux4~1_combout\);

-- Location: LCCOMB_X47_Y36_N0
\mux_inB_ula|result[27]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[27]~6_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux36~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datac => \imm|Mux4~1_combout\,
	datad => \b_regis|Mux36~20_combout\,
	combout => \mux_inB_ula|result[27]~6_combout\);

-- Location: LCCOMB_X51_Y37_N2
\alu|ShiftRight0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~29_combout\ = (\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[27]~6_combout\)) # (!\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[26]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[27]~6_combout\,
	datad => \mux_inB_ula|result[26]~7_combout\,
	combout => \alu|ShiftRight0~29_combout\);

-- Location: LCCOMB_X51_Y37_N28
\alu|ShiftRight0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~28_combout\ = (!\b_regis|Mux30~20_combout\ & (\b_regis|Mux31~20_combout\ & \mux_inB_ula|result[25]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \mux_inB_ula|result[25]~8_combout\,
	combout => \alu|ShiftRight0~28_combout\);

-- Location: LCCOMB_X51_Y37_N24
\alu|ShiftRight0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~30_combout\ = (\alu|ShiftRight0~29_combout\) # ((\alu|ShiftRight0~28_combout\) # ((\mux_inB_ula|result[24]~9_combout\ & \alu|ShiftLeft0~139_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[24]~9_combout\,
	datab => \alu|ShiftRight0~29_combout\,
	datac => \alu|ShiftLeft0~139_combout\,
	datad => \alu|ShiftRight0~28_combout\,
	combout => \alu|ShiftRight0~30_combout\);

-- Location: LCCOMB_X51_Y37_N30
\alu|ShiftRight0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~31_combout\ = (!\b_regis|Mux28~20_combout\ & ((\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight0~27_combout\))) # (!\b_regis|Mux29~20_combout\ & (\alu|ShiftRight0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftRight0~30_combout\,
	datad => \alu|ShiftRight0~27_combout\,
	combout => \alu|ShiftRight0~31_combout\);

-- Location: LCCOMB_X48_Y32_N6
\mux_inB_ula|result[19]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[19]~14_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux44~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux12~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux12~1_combout\,
	datac => \ctrl|Mux1~0_combout\,
	datad => \b_regis|Mux44~20_combout\,
	combout => \mux_inB_ula|result[19]~14_combout\);

-- Location: LCCOMB_X53_Y33_N26
\alu|ShiftRight0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~36_combout\ = (\mux_inB_ula|result[16]~17_combout\ & ((\alu|ShiftLeft0~139_combout\) # ((\alu|ShiftLeft0~140_combout\ & \mux_inB_ula|result[19]~14_combout\)))) # (!\mux_inB_ula|result[16]~17_combout\ & (\alu|ShiftLeft0~140_combout\ & 
-- ((\mux_inB_ula|result[19]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[16]~17_combout\,
	datab => \alu|ShiftLeft0~140_combout\,
	datac => \alu|ShiftLeft0~139_combout\,
	datad => \mux_inB_ula|result[19]~14_combout\,
	combout => \alu|ShiftRight0~36_combout\);

-- Location: LCCOMB_X52_Y33_N14
\alu|ShiftRight0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~33_combout\ = (\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[23]~10_combout\)) # (!\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[21]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[23]~10_combout\,
	datad => \mux_inB_ula|result[21]~12_combout\,
	combout => \alu|ShiftRight0~33_combout\);

-- Location: LCCOMB_X36_Y37_N14
\imm|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux11~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & (\mi|altsyncram_component|auto_generated|q_a\(20))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & ((\mi|altsyncram_component|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datad => \mi|altsyncram_component|auto_generated|q_a\(31),
	combout => \imm|Mux11~0_combout\);

-- Location: LCCOMB_X36_Y37_N4
\imm|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux11~1_combout\ = (\imm|Mux19~1_combout\) # ((\imm|Mux11~0_combout\ & \imm|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \imm|Mux11~0_combout\,
	datac => \imm|Mux19~1_combout\,
	datad => \imm|Mux0~1_combout\,
	combout => \imm|Mux11~1_combout\);

-- Location: LCCOMB_X52_Y33_N24
\alu|ShiftRight0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~32_combout\ = (\alu|ShiftLeft0~139_combout\ & ((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux43~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~139_combout\,
	datab => \imm|Mux11~1_combout\,
	datac => \b_regis|Mux43~20_combout\,
	datad => \ctrl|Mux1~0_combout\,
	combout => \alu|ShiftRight0~32_combout\);

-- Location: LCCOMB_X52_Y33_N0
\alu|ShiftRight0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~34_combout\ = (\alu|ShiftRight0~33_combout\) # ((\alu|ShiftRight0~32_combout\) # (\alu|ShiftRight0~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight0~33_combout\,
	datac => \alu|ShiftRight0~32_combout\,
	datad => \alu|ShiftRight0~117_combout\,
	combout => \alu|ShiftRight0~34_combout\);

-- Location: M4K_X55_Y36
\md|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004E00000000000000003F00000000000000000F",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data.hex",
	init_file_layout => "port_a",
	logical_ram_name => "data_memory:md|altsyncram:altsyncram_component|altsyncram_unc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \ctrl|Mux3~0_combout\,
	clk0 => \clk_mem~clkctrl_outclk\,
	portadatain => \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \md|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \md|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCFF_X51_Y41_N1
\b_regis|um_Reg[29][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[17]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][17]~regout\);

-- Location: LCCOMB_X48_Y34_N28
\b_regis|um_Reg[25][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[25][17]~feeder_combout\ = \mux_md_breg|result[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[17]~17_combout\,
	combout => \b_regis|um_Reg[25][17]~feeder_combout\);

-- Location: LCFF_X48_Y34_N29
\b_regis|um_Reg[25][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[25][17]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][17]~regout\);

-- Location: LCCOMB_X52_Y39_N6
\b_regis|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|um_Reg[25][17]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[17][17]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[17][17]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[25][17]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux14~0_combout\);

-- Location: LCCOMB_X51_Y41_N0
\b_regis|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux14~0_combout\ & ((\b_regis|um_Reg[29][17]~regout\))) # (!\b_regis|Mux14~0_combout\ & (\b_regis|um_Reg[21][17]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][17]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[29][17]~regout\,
	datad => \b_regis|Mux14~0_combout\,
	combout => \b_regis|Mux14~1_combout\);

-- Location: LCFF_X49_Y43_N25
\b_regis|um_Reg[23][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[17]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][17]~regout\);

-- Location: LCCOMB_X50_Y41_N8
\b_regis|um_Reg[19][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[19][17]~feeder_combout\ = \mux_md_breg|result[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[17]~17_combout\,
	combout => \b_regis|um_Reg[19][17]~feeder_combout\);

-- Location: LCFF_X50_Y41_N9
\b_regis|um_Reg[19][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[19][17]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][17]~regout\);

-- Location: LCCOMB_X44_Y32_N0
\b_regis|um_Reg[27][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[27][17]~feeder_combout\ = \mux_md_breg|result[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[17]~17_combout\,
	combout => \b_regis|um_Reg[27][17]~feeder_combout\);

-- Location: LCFF_X44_Y32_N1
\b_regis|um_Reg[27][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[27][17]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][17]~regout\);

-- Location: LCCOMB_X50_Y41_N10
\b_regis|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|um_Reg[27][17]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[19][17]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[19][17]~regout\,
	datac => \b_regis|um_Reg[27][17]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux14~7_combout\);

-- Location: LCCOMB_X45_Y43_N26
\b_regis|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux14~7_combout\ & (\b_regis|um_Reg[31][17]~regout\)) # (!\b_regis|Mux14~7_combout\ & ((\b_regis|um_Reg[23][17]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[31][17]~regout\,
	datab => \b_regis|um_Reg[23][17]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux14~7_combout\,
	combout => \b_regis|Mux14~8_combout\);

-- Location: LCFF_X44_Y40_N19
\b_regis|um_Reg[26][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[17]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][17]~regout\);

-- Location: LCFF_X44_Y40_N1
\b_regis|um_Reg[18][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[17]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][17]~regout\);

-- Location: LCCOMB_X48_Y43_N28
\b_regis|um_Reg[22][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[22][17]~feeder_combout\ = \mux_md_breg|result[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[17]~17_combout\,
	combout => \b_regis|um_Reg[22][17]~feeder_combout\);

-- Location: LCFF_X48_Y43_N29
\b_regis|um_Reg[22][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[22][17]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][17]~regout\);

-- Location: LCCOMB_X44_Y40_N0
\b_regis|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18)) # ((\b_regis|um_Reg[22][17]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[18][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[18][17]~regout\,
	datad => \b_regis|um_Reg[22][17]~regout\,
	combout => \b_regis|Mux14~2_combout\);

-- Location: LCCOMB_X42_Y41_N10
\b_regis|um_Reg[30][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[30][17]~feeder_combout\ = \mux_md_breg|result[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[17]~17_combout\,
	combout => \b_regis|um_Reg[30][17]~feeder_combout\);

-- Location: LCFF_X42_Y41_N11
\b_regis|um_Reg[30][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[30][17]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][17]~regout\);

-- Location: LCCOMB_X45_Y41_N6
\b_regis|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux14~2_combout\ & ((\b_regis|um_Reg[30][17]~regout\))) # (!\b_regis|Mux14~2_combout\ & (\b_regis|um_Reg[26][17]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[26][17]~regout\,
	datac => \b_regis|Mux14~2_combout\,
	datad => \b_regis|um_Reg[30][17]~regout\,
	combout => \b_regis|Mux14~3_combout\);

-- Location: LCCOMB_X42_Y41_N28
\b_regis|um_Reg[28][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[28][17]~feeder_combout\ = \mux_md_breg|result[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[17]~17_combout\,
	combout => \b_regis|um_Reg[28][17]~feeder_combout\);

-- Location: LCFF_X42_Y41_N29
\b_regis|um_Reg[28][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[28][17]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][17]~regout\);

-- Location: LCFF_X49_Y41_N31
\b_regis|um_Reg[24][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[17]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][17]~regout\);

-- Location: LCFF_X51_Y41_N19
\b_regis|um_Reg[20][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[17]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][17]~regout\);

-- Location: LCCOMB_X49_Y41_N2
\b_regis|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|um_Reg[20][17]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|um_Reg[16][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[16][17]~regout\,
	datab => \b_regis|um_Reg[20][17]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux14~4_combout\);

-- Location: LCCOMB_X49_Y41_N30
\b_regis|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux14~4_combout\ & (\b_regis|um_Reg[28][17]~regout\)) # (!\b_regis|Mux14~4_combout\ & ((\b_regis|um_Reg[24][17]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[28][17]~regout\,
	datac => \b_regis|um_Reg[24][17]~regout\,
	datad => \b_regis|Mux14~4_combout\,
	combout => \b_regis|Mux14~5_combout\);

-- Location: LCCOMB_X45_Y39_N22
\b_regis|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (\mi|altsyncram_component|auto_generated|q_a\(16))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|Mux14~3_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux14~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|Mux14~3_combout\,
	datad => \b_regis|Mux14~5_combout\,
	combout => \b_regis|Mux14~6_combout\);

-- Location: LCCOMB_X45_Y39_N4
\b_regis|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux14~6_combout\ & ((\b_regis|Mux14~8_combout\))) # (!\b_regis|Mux14~6_combout\ & (\b_regis|Mux14~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux14~1_combout\,
	datac => \b_regis|Mux14~8_combout\,
	datad => \b_regis|Mux14~6_combout\,
	combout => \b_regis|Mux14~9_combout\);

-- Location: LCFF_X45_Y39_N3
\b_regis|um_Reg[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[17]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][17]~regout\);

-- Location: LCCOMB_X41_Y40_N6
\b_regis|um_Reg[3][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[3][17]~feeder_combout\ = \mux_md_breg|result[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[17]~17_combout\,
	combout => \b_regis|um_Reg[3][17]~feeder_combout\);

-- Location: LCFF_X41_Y40_N7
\b_regis|um_Reg[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[3][17]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][17]~regout\);

-- Location: LCCOMB_X45_Y41_N18
\b_regis|Mux14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[3][17]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[1][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][17]~regout\,
	datab => \b_regis|um_Reg[3][17]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux14~14_combout\);

-- Location: LCCOMB_X49_Y39_N4
\b_regis|Mux14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~15_combout\ = (\b_regis|Mux14~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[2][17]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[2][17]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \b_regis|Mux14~14_combout\,
	combout => \b_regis|Mux14~15_combout\);

-- Location: LCCOMB_X53_Y39_N26
\b_regis|um_Reg[11][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[11][17]~feeder_combout\ = \mux_md_breg|result[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[17]~17_combout\,
	combout => \b_regis|um_Reg[11][17]~feeder_combout\);

-- Location: LCFF_X53_Y39_N27
\b_regis|um_Reg[11][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[11][17]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][17]~regout\);

-- Location: LCFF_X54_Y39_N13
\b_regis|um_Reg[9][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[17]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][17]~regout\);

-- Location: LCFF_X50_Y42_N5
\b_regis|um_Reg[10][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[17]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][17]~regout\);

-- Location: LCCOMB_X54_Y39_N20
\b_regis|Mux14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[10][17]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[8][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][17]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[10][17]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux14~12_combout\);

-- Location: LCCOMB_X53_Y39_N16
\b_regis|Mux14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux14~12_combout\ & (\b_regis|um_Reg[11][17]~regout\)) # (!\b_regis|Mux14~12_combout\ & ((\b_regis|um_Reg[9][17]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[11][17]~regout\,
	datac => \b_regis|um_Reg[9][17]~regout\,
	datad => \b_regis|Mux14~12_combout\,
	combout => \b_regis|Mux14~13_combout\);

-- Location: LCCOMB_X49_Y39_N18
\b_regis|Mux14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|Mux14~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux14~15_combout\,
	datad => \b_regis|Mux14~13_combout\,
	combout => \b_regis|Mux14~16_combout\);

-- Location: LCFF_X50_Y42_N3
\b_regis|um_Reg[14][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[17]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][17]~regout\);

-- Location: LCCOMB_X50_Y43_N4
\b_regis|um_Reg[12][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[12][17]~feeder_combout\ = \mux_md_breg|result[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[17]~17_combout\,
	combout => \b_regis|um_Reg[12][17]~feeder_combout\);

-- Location: LCFF_X50_Y43_N5
\b_regis|um_Reg[12][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[12][17]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][17]~regout\);

-- Location: LCCOMB_X50_Y43_N10
\b_regis|Mux14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[13][17]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[12][17]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[13][17]~regout\,
	datab => \b_regis|um_Reg[12][17]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux14~17_combout\);

-- Location: LCCOMB_X50_Y42_N2
\b_regis|Mux14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux14~17_combout\ & (\b_regis|um_Reg[15][17]~regout\)) # (!\b_regis|Mux14~17_combout\ & ((\b_regis|um_Reg[14][17]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][17]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[14][17]~regout\,
	datad => \b_regis|Mux14~17_combout\,
	combout => \b_regis|Mux14~18_combout\);

-- Location: LCCOMB_X45_Y39_N0
\b_regis|Mux14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux14~16_combout\ & ((\b_regis|Mux14~18_combout\))) # (!\b_regis|Mux14~16_combout\ & (\b_regis|Mux14~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux14~11_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|Mux14~16_combout\,
	datad => \b_regis|Mux14~18_combout\,
	combout => \b_regis|Mux14~19_combout\);

-- Location: LCCOMB_X45_Y39_N6
\b_regis|Mux14~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux14~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux14~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux14~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux14~9_combout\,
	datad => \b_regis|Mux14~19_combout\,
	combout => \b_regis|Mux14~20_combout\);

-- Location: LCCOMB_X43_Y35_N24
\b_regis|um_Reg[25][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[25][16]~feeder_combout\ = \mux_md_breg|result[16]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[16]~18_combout\,
	combout => \b_regis|um_Reg[25][16]~feeder_combout\);

-- Location: LCFF_X43_Y35_N25
\b_regis|um_Reg[25][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[25][16]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][16]~regout\);

-- Location: LCFF_X51_Y41_N5
\b_regis|um_Reg[29][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][16]~regout\);

-- Location: LCFF_X50_Y40_N21
\b_regis|um_Reg[21][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][16]~regout\);

-- Location: LCCOMB_X52_Y39_N30
\b_regis|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|um_Reg[21][16]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|um_Reg[17][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[17][16]~regout\,
	datab => \b_regis|um_Reg[21][16]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux15~0_combout\);

-- Location: LCCOMB_X50_Y39_N28
\b_regis|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux15~0_combout\ & ((\b_regis|um_Reg[29][16]~regout\))) # (!\b_regis|Mux15~0_combout\ & (\b_regis|um_Reg[25][16]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[25][16]~regout\,
	datac => \b_regis|um_Reg[29][16]~regout\,
	datad => \b_regis|Mux15~0_combout\,
	combout => \b_regis|Mux15~1_combout\);

-- Location: LCCOMB_X43_Y43_N20
\b_regis|um_Reg[22][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[22][16]~feeder_combout\ = \mux_md_breg|result[16]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[16]~18_combout\,
	combout => \b_regis|um_Reg[22][16]~feeder_combout\);

-- Location: LCFF_X43_Y43_N21
\b_regis|um_Reg[22][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[22][16]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][16]~regout\);

-- Location: LCFF_X40_Y39_N25
\b_regis|um_Reg[30][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][16]~regout\);

-- Location: LCFF_X39_Y40_N27
\b_regis|um_Reg[18][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][16]~regout\);

-- Location: LCFF_X39_Y40_N29
\b_regis|um_Reg[26][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][16]~regout\);

-- Location: LCCOMB_X39_Y40_N28
\b_regis|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|um_Reg[26][16]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[18][16]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[18][16]~regout\,
	datac => \b_regis|um_Reg[26][16]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux15~2_combout\);

-- Location: LCCOMB_X40_Y39_N24
\b_regis|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux15~2_combout\ & ((\b_regis|um_Reg[30][16]~regout\))) # (!\b_regis|Mux15~2_combout\ & (\b_regis|um_Reg[22][16]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[22][16]~regout\,
	datac => \b_regis|um_Reg[30][16]~regout\,
	datad => \b_regis|Mux15~2_combout\,
	combout => \b_regis|Mux15~3_combout\);

-- Location: LCFF_X51_Y41_N7
\b_regis|um_Reg[20][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][16]~regout\);

-- Location: LCFF_X52_Y40_N19
\b_regis|um_Reg[28][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][16]~regout\);

-- Location: LCCOMB_X52_Y40_N18
\b_regis|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~5_combout\ = (\b_regis|Mux15~4_combout\ & (((\b_regis|um_Reg[28][16]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\b_regis|Mux15~4_combout\ & (\b_regis|um_Reg[20][16]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux15~4_combout\,
	datab => \b_regis|um_Reg[20][16]~regout\,
	datac => \b_regis|um_Reg[28][16]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux15~5_combout\);

-- Location: LCCOMB_X49_Y39_N20
\b_regis|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15)) # ((\b_regis|Mux15~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux15~3_combout\,
	datad => \b_regis|Mux15~5_combout\,
	combout => \b_regis|Mux15~6_combout\);

-- Location: LCFF_X43_Y40_N5
\b_regis|um_Reg[31][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][16]~regout\);

-- Location: LCCOMB_X43_Y41_N0
\b_regis|um_Reg[23][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[23][16]~feeder_combout\ = \mux_md_breg|result[16]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[16]~18_combout\,
	combout => \b_regis|um_Reg[23][16]~feeder_combout\);

-- Location: LCFF_X43_Y41_N1
\b_regis|um_Reg[23][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[23][16]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][16]~regout\);

-- Location: LCFF_X51_Y40_N31
\b_regis|um_Reg[19][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][16]~regout\);

-- Location: LCCOMB_X43_Y41_N26
\b_regis|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[23][16]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[19][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[23][16]~regout\,
	datac => \b_regis|um_Reg[19][16]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux15~7_combout\);

-- Location: LCCOMB_X44_Y39_N22
\b_regis|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux15~7_combout\ & ((\b_regis|um_Reg[31][16]~regout\))) # (!\b_regis|Mux15~7_combout\ & (\b_regis|um_Reg[27][16]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][16]~regout\,
	datab => \b_regis|um_Reg[31][16]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|Mux15~7_combout\,
	combout => \b_regis|Mux15~8_combout\);

-- Location: LCCOMB_X49_Y39_N14
\b_regis|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux15~6_combout\ & ((\b_regis|Mux15~8_combout\))) # (!\b_regis|Mux15~6_combout\ & (\b_regis|Mux15~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux15~1_combout\,
	datac => \b_regis|Mux15~6_combout\,
	datad => \b_regis|Mux15~8_combout\,
	combout => \b_regis|Mux15~9_combout\);

-- Location: LCFF_X45_Y42_N1
\b_regis|um_Reg[9][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][16]~regout\);

-- Location: LCFF_X53_Y40_N17
\b_regis|um_Reg[11][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][16]~regout\);

-- Location: LCFF_X52_Y42_N29
\b_regis|um_Reg[8][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][16]~regout\);

-- Location: LCFF_X53_Y40_N27
\b_regis|um_Reg[10][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][16]~regout\);

-- Location: LCCOMB_X53_Y40_N26
\b_regis|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[10][16]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[8][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[8][16]~regout\,
	datac => \b_regis|um_Reg[10][16]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux15~10_combout\);

-- Location: LCCOMB_X53_Y40_N16
\b_regis|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux15~10_combout\ & ((\b_regis|um_Reg[11][16]~regout\))) # (!\b_regis|Mux15~10_combout\ & (\b_regis|um_Reg[9][16]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[9][16]~regout\,
	datac => \b_regis|um_Reg[11][16]~regout\,
	datad => \b_regis|Mux15~10_combout\,
	combout => \b_regis|Mux15~11_combout\);

-- Location: LCFF_X45_Y39_N31
\b_regis|um_Reg[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][16]~regout\);

-- Location: LCCOMB_X45_Y39_N24
\b_regis|Mux15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~15_combout\ = (\b_regis|Mux15~14_combout\) # ((\b_regis|um_Reg[2][16]~regout\ & (!\mi|altsyncram_component|auto_generated|q_a\(15) & \mi|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux15~14_combout\,
	datab => \b_regis|um_Reg[2][16]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux15~15_combout\);

-- Location: LCFF_X45_Y39_N13
\b_regis|um_Reg[6][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][16]~regout\);

-- Location: LCFF_X49_Y39_N1
\b_regis|um_Reg[7][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][16]~regout\);

-- Location: LCFF_X47_Y42_N29
\b_regis|um_Reg[5][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][16]~regout\);

-- Location: LCCOMB_X49_Y39_N2
\b_regis|Mux15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\b_regis|um_Reg[5][16]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|um_Reg[4][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[4][16]~regout\,
	datab => \b_regis|um_Reg[5][16]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux15~12_combout\);

-- Location: LCCOMB_X49_Y39_N0
\b_regis|Mux15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux15~12_combout\ & ((\b_regis|um_Reg[7][16]~regout\))) # (!\b_regis|Mux15~12_combout\ & (\b_regis|um_Reg[6][16]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[6][16]~regout\,
	datac => \b_regis|um_Reg[7][16]~regout\,
	datad => \b_regis|Mux15~12_combout\,
	combout => \b_regis|Mux15~13_combout\);

-- Location: LCCOMB_X49_Y39_N22
\b_regis|Mux15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18)) # ((\b_regis|Mux15~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|Mux15~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux15~15_combout\,
	datad => \b_regis|Mux15~13_combout\,
	combout => \b_regis|Mux15~16_combout\);

-- Location: LCCOMB_X49_Y39_N28
\b_regis|Mux15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux15~16_combout\ & (\b_regis|Mux15~18_combout\)) # (!\b_regis|Mux15~16_combout\ & ((\b_regis|Mux15~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux15~18_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux15~11_combout\,
	datad => \b_regis|Mux15~16_combout\,
	combout => \b_regis|Mux15~19_combout\);

-- Location: LCCOMB_X49_Y39_N30
\b_regis|Mux15~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux15~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux15~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux15~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux15~9_combout\,
	datad => \b_regis|Mux15~19_combout\,
	combout => \b_regis|Mux15~20_combout\);

-- Location: LCCOMB_X47_Y41_N4
\b_regis|um_Reg[7][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[7][13]~feeder_combout\ = \mux_md_breg|result[13]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[13]~21_combout\,
	combout => \b_regis|um_Reg[7][13]~feeder_combout\);

-- Location: LCFF_X47_Y41_N5
\b_regis|um_Reg[7][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[7][13]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][13]~regout\);

-- Location: LCFF_X44_Y42_N29
\b_regis|um_Reg[5][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][13]~regout\);

-- Location: LCFF_X47_Y41_N31
\b_regis|um_Reg[4][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][13]~regout\);

-- Location: LCCOMB_X47_Y41_N30
\b_regis|Mux18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[5][13]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[4][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[5][13]~regout\,
	datac => \b_regis|um_Reg[4][13]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux18~10_combout\);

-- Location: LCCOMB_X47_Y41_N2
\b_regis|Mux18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux18~10_combout\ & ((\b_regis|um_Reg[7][13]~regout\))) # (!\b_regis|Mux18~10_combout\ & (\b_regis|um_Reg[6][13]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[6][13]~regout\,
	datab => \b_regis|um_Reg[7][13]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux18~10_combout\,
	combout => \b_regis|Mux18~11_combout\);

-- Location: LCCOMB_X51_Y39_N30
\b_regis|um_Reg[15][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[15][13]~feeder_combout\ = \mux_md_breg|result[13]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[13]~21_combout\,
	combout => \b_regis|um_Reg[15][13]~feeder_combout\);

-- Location: LCFF_X51_Y39_N31
\b_regis|um_Reg[15][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[15][13]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][13]~regout\);

-- Location: LCFF_X50_Y42_N31
\b_regis|um_Reg[14][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][13]~regout\);

-- Location: LCCOMB_X41_Y42_N22
\b_regis|Mux18~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16)) # (\b_regis|um_Reg[13][13]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[12][13]~regout\ & (!\mi|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][13]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|um_Reg[13][13]~regout\,
	combout => \b_regis|Mux18~17_combout\);

-- Location: LCCOMB_X50_Y42_N30
\b_regis|Mux18~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux18~17_combout\ & (\b_regis|um_Reg[15][13]~regout\)) # (!\b_regis|Mux18~17_combout\ & ((\b_regis|um_Reg[14][13]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux18~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[15][13]~regout\,
	datac => \b_regis|um_Reg[14][13]~regout\,
	datad => \b_regis|Mux18~17_combout\,
	combout => \b_regis|Mux18~18_combout\);

-- Location: LCCOMB_X48_Y39_N8
\b_regis|Mux18~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~19_combout\ = (\b_regis|Mux18~16_combout\ & (((\b_regis|Mux18~18_combout\) # (!\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\b_regis|Mux18~16_combout\ & (\b_regis|Mux18~11_combout\ & 
-- (\mi|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux18~16_combout\,
	datab => \b_regis|Mux18~11_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux18~18_combout\,
	combout => \b_regis|Mux18~19_combout\);

-- Location: LCFF_X48_Y39_N25
\b_regis|um_Reg[26][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][13]~regout\);

-- Location: LCCOMB_X38_Y39_N16
\b_regis|um_Reg[18][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[18][13]~feeder_combout\ = \mux_md_breg|result[13]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[13]~21_combout\,
	combout => \b_regis|um_Reg[18][13]~feeder_combout\);

-- Location: LCFF_X38_Y39_N17
\b_regis|um_Reg[18][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[18][13]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][13]~regout\);

-- Location: LCFF_X40_Y40_N17
\b_regis|um_Reg[22][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][13]~regout\);

-- Location: LCCOMB_X38_Y39_N14
\b_regis|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|um_Reg[22][13]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[18][13]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[18][13]~regout\,
	datac => \b_regis|um_Reg[22][13]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux18~2_combout\);

-- Location: LCCOMB_X48_Y39_N14
\b_regis|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux18~2_combout\ & (\b_regis|um_Reg[30][13]~regout\)) # (!\b_regis|Mux18~2_combout\ & ((\b_regis|um_Reg[26][13]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[30][13]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[26][13]~regout\,
	datad => \b_regis|Mux18~2_combout\,
	combout => \b_regis|Mux18~3_combout\);

-- Location: LCFF_X52_Y41_N11
\b_regis|um_Reg[24][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][13]~regout\);

-- Location: LCFF_X44_Y39_N17
\b_regis|um_Reg[16][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][13]~regout\);

-- Location: LCCOMB_X44_Y39_N16
\b_regis|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[20][13]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[16][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[20][13]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[16][13]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux18~4_combout\);

-- Location: LCCOMB_X48_Y39_N18
\b_regis|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux18~4_combout\ & (\b_regis|um_Reg[28][13]~regout\)) # (!\b_regis|Mux18~4_combout\ & ((\b_regis|um_Reg[24][13]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][13]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[24][13]~regout\,
	datad => \b_regis|Mux18~4_combout\,
	combout => \b_regis|Mux18~5_combout\);

-- Location: LCCOMB_X48_Y39_N28
\b_regis|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (\mi|altsyncram_component|auto_generated|q_a\(16))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|Mux18~3_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux18~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|Mux18~3_combout\,
	datad => \b_regis|Mux18~5_combout\,
	combout => \b_regis|Mux18~6_combout\);

-- Location: LCFF_X52_Y39_N11
\b_regis|um_Reg[29][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][13]~regout\);

-- Location: LCCOMB_X51_Y39_N18
\b_regis|um_Reg[21][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[21][13]~feeder_combout\ = \mux_md_breg|result[13]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[13]~21_combout\,
	combout => \b_regis|um_Reg[21][13]~feeder_combout\);

-- Location: LCFF_X51_Y39_N19
\b_regis|um_Reg[21][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[21][13]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][13]~regout\);

-- Location: LCCOMB_X51_Y39_N20
\b_regis|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~1_combout\ = (\b_regis|Mux18~0_combout\ & (((\b_regis|um_Reg[29][13]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(17)))) # (!\b_regis|Mux18~0_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|um_Reg[21][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux18~0_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[29][13]~regout\,
	datad => \b_regis|um_Reg[21][13]~regout\,
	combout => \b_regis|Mux18~1_combout\);

-- Location: LCCOMB_X39_Y35_N2
\b_regis|um_Reg[23][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[23][13]~feeder_combout\ = \mux_md_breg|result[13]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[13]~21_combout\,
	combout => \b_regis|um_Reg[23][13]~feeder_combout\);

-- Location: LCFF_X39_Y35_N3
\b_regis|um_Reg[23][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[23][13]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][13]~regout\);

-- Location: LCFF_X39_Y35_N17
\b_regis|um_Reg[31][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][13]~regout\);

-- Location: LCFF_X38_Y39_N1
\b_regis|um_Reg[19][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][13]~regout\);

-- Location: LCCOMB_X44_Y41_N10
\b_regis|um_Reg[27][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[27][13]~feeder_combout\ = \mux_md_breg|result[13]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[13]~21_combout\,
	combout => \b_regis|um_Reg[27][13]~feeder_combout\);

-- Location: LCFF_X44_Y41_N11
\b_regis|um_Reg[27][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[27][13]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][13]~regout\);

-- Location: LCCOMB_X38_Y39_N0
\b_regis|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|um_Reg[27][13]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[19][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[19][13]~regout\,
	datad => \b_regis|um_Reg[27][13]~regout\,
	combout => \b_regis|Mux18~7_combout\);

-- Location: LCCOMB_X39_Y35_N16
\b_regis|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux18~7_combout\ & ((\b_regis|um_Reg[31][13]~regout\))) # (!\b_regis|Mux18~7_combout\ & (\b_regis|um_Reg[23][13]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[23][13]~regout\,
	datac => \b_regis|um_Reg[31][13]~regout\,
	datad => \b_regis|Mux18~7_combout\,
	combout => \b_regis|Mux18~8_combout\);

-- Location: LCCOMB_X48_Y39_N10
\b_regis|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux18~6_combout\ & ((\b_regis|Mux18~8_combout\))) # (!\b_regis|Mux18~6_combout\ & (\b_regis|Mux18~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|Mux18~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux18~6_combout\,
	datac => \b_regis|Mux18~1_combout\,
	datad => \b_regis|Mux18~8_combout\,
	combout => \b_regis|Mux18~9_combout\);

-- Location: LCCOMB_X48_Y39_N2
\b_regis|Mux18~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux18~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux18~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux18~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux18~19_combout\,
	datad => \b_regis|Mux18~9_combout\,
	combout => \b_regis|Mux18~20_combout\);

-- Location: LCFF_X45_Y42_N25
\b_regis|um_Reg[9][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[12]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][12]~regout\);

-- Location: LCFF_X53_Y40_N25
\b_regis|um_Reg[11][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[12]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][12]~regout\);

-- Location: LCFF_X52_Y42_N1
\b_regis|um_Reg[8][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[12]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][12]~regout\);

-- Location: LCFF_X53_Y40_N11
\b_regis|um_Reg[10][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[12]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][12]~regout\);

-- Location: LCCOMB_X53_Y40_N10
\b_regis|Mux19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[10][12]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[8][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[8][12]~regout\,
	datac => \b_regis|um_Reg[10][12]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux19~10_combout\);

-- Location: LCCOMB_X53_Y40_N24
\b_regis|Mux19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux19~10_combout\ & ((\b_regis|um_Reg[11][12]~regout\))) # (!\b_regis|Mux19~10_combout\ & (\b_regis|um_Reg[9][12]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[9][12]~regout\,
	datac => \b_regis|um_Reg[11][12]~regout\,
	datad => \b_regis|Mux19~10_combout\,
	combout => \b_regis|Mux19~11_combout\);

-- Location: LCFF_X51_Y43_N1
\b_regis|um_Reg[15][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[12]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][12]~regout\);

-- Location: LCFF_X45_Y42_N23
\b_regis|um_Reg[13][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[12]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][12]~regout\);

-- Location: LCCOMB_X51_Y43_N26
\b_regis|Mux19~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|um_Reg[13][12]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[12][12]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][12]~regout\,
	datab => \b_regis|um_Reg[13][12]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux19~17_combout\);

-- Location: LCCOMB_X51_Y43_N0
\b_regis|Mux19~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux19~17_combout\ & ((\b_regis|um_Reg[15][12]~regout\))) # (!\b_regis|Mux19~17_combout\ & (\b_regis|um_Reg[14][12]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[14][12]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[15][12]~regout\,
	datad => \b_regis|Mux19~17_combout\,
	combout => \b_regis|Mux19~18_combout\);

-- Location: LCFF_X48_Y42_N21
\b_regis|um_Reg[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[12]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][12]~regout\);

-- Location: LCCOMB_X42_Y40_N8
\b_regis|um_Reg[1][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[1][12]~feeder_combout\ = \mux_md_breg|result[12]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[12]~22_combout\,
	combout => \b_regis|um_Reg[1][12]~feeder_combout\);

-- Location: LCFF_X42_Y40_N9
\b_regis|um_Reg[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[1][12]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][12]~regout\);

-- Location: LCFF_X44_Y42_N23
\b_regis|um_Reg[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[12]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][12]~regout\);

-- Location: LCCOMB_X42_Y40_N22
\b_regis|Mux19~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[3][12]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[1][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[1][12]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \b_regis|um_Reg[3][12]~regout\,
	combout => \b_regis|Mux19~14_combout\);

-- Location: LCCOMB_X41_Y40_N16
\b_regis|Mux19~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~15_combout\ = (\b_regis|Mux19~14_combout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|um_Reg[2][12]~regout\ & \mi|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[2][12]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux19~14_combout\,
	combout => \b_regis|Mux19~15_combout\);

-- Location: LCCOMB_X44_Y42_N20
\b_regis|um_Reg[5][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[5][12]~feeder_combout\ = \mux_md_breg|result[12]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[12]~22_combout\,
	combout => \b_regis|um_Reg[5][12]~feeder_combout\);

-- Location: LCFF_X44_Y42_N21
\b_regis|um_Reg[5][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[5][12]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][12]~regout\);

-- Location: LCFF_X47_Y41_N29
\b_regis|um_Reg[4][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[12]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][12]~regout\);

-- Location: LCCOMB_X47_Y41_N28
\b_regis|Mux19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[5][12]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[4][12]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[5][12]~regout\,
	datac => \b_regis|um_Reg[4][12]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux19~12_combout\);

-- Location: LCCOMB_X47_Y41_N10
\b_regis|Mux19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux19~12_combout\ & ((\b_regis|um_Reg[7][12]~regout\))) # (!\b_regis|Mux19~12_combout\ & (\b_regis|um_Reg[6][12]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[6][12]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[7][12]~regout\,
	datad => \b_regis|Mux19~12_combout\,
	combout => \b_regis|Mux19~13_combout\);

-- Location: LCCOMB_X40_Y40_N28
\b_regis|Mux19~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (\mi|altsyncram_component|auto_generated|q_a\(17))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|Mux19~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|Mux19~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|Mux19~15_combout\,
	datad => \b_regis|Mux19~13_combout\,
	combout => \b_regis|Mux19~16_combout\);

-- Location: LCCOMB_X40_Y40_N14
\b_regis|Mux19~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux19~16_combout\ & ((\b_regis|Mux19~18_combout\))) # (!\b_regis|Mux19~16_combout\ & (\b_regis|Mux19~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|Mux19~11_combout\,
	datac => \b_regis|Mux19~18_combout\,
	datad => \b_regis|Mux19~16_combout\,
	combout => \b_regis|Mux19~19_combout\);

-- Location: LCFF_X43_Y40_N19
\b_regis|um_Reg[31][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[12]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][12]~regout\);

-- Location: LCFF_X43_Y40_N9
\b_regis|um_Reg[27][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[12]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][12]~regout\);

-- Location: LCCOMB_X38_Y40_N16
\b_regis|um_Reg[19][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[19][12]~feeder_combout\ = \mux_md_breg|result[12]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[12]~22_combout\,
	combout => \b_regis|um_Reg[19][12]~feeder_combout\);

-- Location: LCFF_X38_Y40_N17
\b_regis|um_Reg[19][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[19][12]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][12]~regout\);

-- Location: LCCOMB_X43_Y41_N14
\b_regis|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[23][12]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[19][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[23][12]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|um_Reg[19][12]~regout\,
	combout => \b_regis|Mux19~7_combout\);

-- Location: LCCOMB_X43_Y40_N20
\b_regis|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux19~7_combout\ & (\b_regis|um_Reg[31][12]~regout\)) # (!\b_regis|Mux19~7_combout\ & ((\b_regis|um_Reg[27][12]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[31][12]~regout\,
	datac => \b_regis|um_Reg[27][12]~regout\,
	datad => \b_regis|Mux19~7_combout\,
	combout => \b_regis|Mux19~8_combout\);

-- Location: LCCOMB_X50_Y38_N20
\b_regis|um_Reg[29][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[29][12]~feeder_combout\ = \mux_md_breg|result[12]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[12]~22_combout\,
	combout => \b_regis|um_Reg[29][12]~feeder_combout\);

-- Location: LCFF_X50_Y38_N21
\b_regis|um_Reg[29][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[29][12]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][12]~regout\);

-- Location: LCCOMB_X47_Y40_N24
\b_regis|um_Reg[25][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[25][12]~feeder_combout\ = \mux_md_breg|result[12]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[12]~22_combout\,
	combout => \b_regis|um_Reg[25][12]~feeder_combout\);

-- Location: LCFF_X47_Y40_N25
\b_regis|um_Reg[25][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[25][12]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][12]~regout\);

-- Location: LCCOMB_X43_Y41_N8
\b_regis|um_Reg[17][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[17][12]~feeder_combout\ = \mux_md_breg|result[12]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[12]~22_combout\,
	combout => \b_regis|um_Reg[17][12]~feeder_combout\);

-- Location: LCFF_X43_Y41_N9
\b_regis|um_Reg[17][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[17][12]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][12]~regout\);

-- Location: LCCOMB_X43_Y41_N30
\b_regis|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[21][12]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[17][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][12]~regout\,
	datab => \b_regis|um_Reg[17][12]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux19~0_combout\);

-- Location: LCCOMB_X40_Y40_N8
\b_regis|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux19~0_combout\ & (\b_regis|um_Reg[29][12]~regout\)) # (!\b_regis|Mux19~0_combout\ & ((\b_regis|um_Reg[25][12]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[29][12]~regout\,
	datac => \b_regis|um_Reg[25][12]~regout\,
	datad => \b_regis|Mux19~0_combout\,
	combout => \b_regis|Mux19~1_combout\);

-- Location: LCFF_X39_Y40_N9
\b_regis|um_Reg[26][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[12]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][12]~regout\);

-- Location: LCFF_X39_Y40_N31
\b_regis|um_Reg[18][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[12]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][12]~regout\);

-- Location: LCCOMB_X39_Y40_N30
\b_regis|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[26][12]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[18][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[26][12]~regout\,
	datac => \b_regis|um_Reg[18][12]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux19~2_combout\);

-- Location: LCFF_X40_Y40_N3
\b_regis|um_Reg[22][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[12]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][12]~regout\);

-- Location: LCCOMB_X40_Y40_N22
\b_regis|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux19~2_combout\ & (\b_regis|um_Reg[30][12]~regout\)) # (!\b_regis|Mux19~2_combout\ & ((\b_regis|um_Reg[22][12]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[30][12]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|Mux19~2_combout\,
	datad => \b_regis|um_Reg[22][12]~regout\,
	combout => \b_regis|Mux19~3_combout\);

-- Location: LCCOMB_X54_Y40_N28
\b_regis|um_Reg[20][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[20][12]~feeder_combout\ = \mux_md_breg|result[12]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[12]~22_combout\,
	combout => \b_regis|um_Reg[20][12]~feeder_combout\);

-- Location: LCFF_X54_Y40_N29
\b_regis|um_Reg[20][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[20][12]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][12]~regout\);

-- Location: LCFF_X52_Y40_N27
\b_regis|um_Reg[28][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[12]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][12]~regout\);

-- Location: LCCOMB_X44_Y39_N14
\b_regis|um_Reg[16][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[16][12]~feeder_combout\ = \mux_md_breg|result[12]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[12]~22_combout\,
	combout => \b_regis|um_Reg[16][12]~feeder_combout\);

-- Location: LCFF_X44_Y39_N15
\b_regis|um_Reg[16][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[16][12]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][12]~regout\);

-- Location: LCFF_X52_Y40_N1
\b_regis|um_Reg[24][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[12]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][12]~regout\);

-- Location: LCCOMB_X52_Y40_N0
\b_regis|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|um_Reg[24][12]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[16][12]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[16][12]~regout\,
	datac => \b_regis|um_Reg[24][12]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux19~4_combout\);

-- Location: LCCOMB_X52_Y40_N26
\b_regis|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux19~4_combout\ & ((\b_regis|um_Reg[28][12]~regout\))) # (!\b_regis|Mux19~4_combout\ & (\b_regis|um_Reg[20][12]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[20][12]~regout\,
	datac => \b_regis|um_Reg[28][12]~regout\,
	datad => \b_regis|Mux19~4_combout\,
	combout => \b_regis|Mux19~5_combout\);

-- Location: LCCOMB_X40_Y40_N12
\b_regis|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|Mux19~3_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux19~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux19~3_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux19~5_combout\,
	combout => \b_regis|Mux19~6_combout\);

-- Location: LCCOMB_X40_Y40_N18
\b_regis|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux19~6_combout\ & (\b_regis|Mux19~8_combout\)) # (!\b_regis|Mux19~6_combout\ & ((\b_regis|Mux19~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux19~8_combout\,
	datac => \b_regis|Mux19~1_combout\,
	datad => \b_regis|Mux19~6_combout\,
	combout => \b_regis|Mux19~9_combout\);

-- Location: LCCOMB_X40_Y40_N20
\b_regis|Mux19~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux19~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux19~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux19~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux19~19_combout\,
	datad => \b_regis|Mux19~9_combout\,
	combout => \b_regis|Mux19~20_combout\);

-- Location: LCCOMB_X50_Y40_N2
\b_regis|um_Reg[21][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[21][11]~feeder_combout\ = \mux_md_breg|result[11]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[11]~23_combout\,
	combout => \b_regis|um_Reg[21][11]~feeder_combout\);

-- Location: LCFF_X50_Y40_N3
\b_regis|um_Reg[21][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[21][11]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][11]~regout\);

-- Location: LCCOMB_X48_Y41_N26
\b_regis|um_Reg[17][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[17][11]~feeder_combout\ = \mux_md_breg|result[11]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[11]~23_combout\,
	combout => \b_regis|um_Reg[17][11]~feeder_combout\);

-- Location: LCFF_X48_Y41_N27
\b_regis|um_Reg[17][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[17][11]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][11]~regout\);

-- Location: LCCOMB_X48_Y41_N16
\b_regis|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17)) # (\b_regis|um_Reg[25][11]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[17][11]~regout\ & (!\mi|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[17][11]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|um_Reg[25][11]~regout\,
	combout => \b_regis|Mux20~0_combout\);

-- Location: LCCOMB_X50_Y40_N8
\b_regis|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~1_combout\ = (\b_regis|Mux20~0_combout\ & ((\b_regis|um_Reg[29][11]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\b_regis|Mux20~0_combout\ & (((\b_regis|um_Reg[21][11]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[29][11]~regout\,
	datab => \b_regis|um_Reg[21][11]~regout\,
	datac => \b_regis|Mux20~0_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux20~1_combout\);

-- Location: LCCOMB_X50_Y40_N30
\b_regis|um_Reg[30][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[30][11]~feeder_combout\ = \mux_md_breg|result[11]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[11]~23_combout\,
	combout => \b_regis|um_Reg[30][11]~feeder_combout\);

-- Location: LCFF_X50_Y40_N31
\b_regis|um_Reg[30][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[30][11]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][11]~regout\);

-- Location: LCFF_X39_Y40_N17
\b_regis|um_Reg[26][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][11]~regout\);

-- Location: LCCOMB_X36_Y40_N16
\b_regis|um_Reg[22][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[22][11]~feeder_combout\ = \mux_md_breg|result[11]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[11]~23_combout\,
	combout => \b_regis|um_Reg[22][11]~feeder_combout\);

-- Location: LCFF_X36_Y40_N17
\b_regis|um_Reg[22][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[22][11]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][11]~regout\);

-- Location: LCFF_X39_Y40_N19
\b_regis|um_Reg[18][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][11]~regout\);

-- Location: LCCOMB_X39_Y40_N18
\b_regis|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[22][11]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\b_regis|um_Reg[18][11]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[22][11]~regout\,
	datac => \b_regis|um_Reg[18][11]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux20~2_combout\);

-- Location: LCCOMB_X39_Y40_N16
\b_regis|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux20~2_combout\ & (\b_regis|um_Reg[30][11]~regout\)) # (!\b_regis|Mux20~2_combout\ & ((\b_regis|um_Reg[26][11]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[30][11]~regout\,
	datac => \b_regis|um_Reg[26][11]~regout\,
	datad => \b_regis|Mux20~2_combout\,
	combout => \b_regis|Mux20~3_combout\);

-- Location: LCFF_X47_Y38_N23
\b_regis|um_Reg[24][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][11]~regout\);

-- Location: LCCOMB_X48_Y40_N28
\b_regis|um_Reg[16][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[16][11]~feeder_combout\ = \mux_md_breg|result[11]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[11]~23_combout\,
	combout => \b_regis|um_Reg[16][11]~feeder_combout\);

-- Location: LCFF_X48_Y40_N29
\b_regis|um_Reg[16][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[16][11]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][11]~regout\);

-- Location: LCCOMB_X48_Y40_N22
\b_regis|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[20][11]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\b_regis|um_Reg[16][11]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[20][11]~regout\,
	datab => \b_regis|um_Reg[16][11]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux20~4_combout\);

-- Location: LCCOMB_X48_Y40_N6
\b_regis|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux20~4_combout\ & (\b_regis|um_Reg[28][11]~regout\)) # (!\b_regis|Mux20~4_combout\ & ((\b_regis|um_Reg[24][11]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][11]~regout\,
	datab => \b_regis|um_Reg[24][11]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|Mux20~4_combout\,
	combout => \b_regis|Mux20~5_combout\);

-- Location: LCCOMB_X49_Y39_N8
\b_regis|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|Mux20~3_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux20~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux20~3_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux20~5_combout\,
	combout => \b_regis|Mux20~6_combout\);

-- Location: LCFF_X36_Y40_N11
\b_regis|um_Reg[23][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][11]~regout\);

-- Location: LCCOMB_X50_Y41_N30
\b_regis|um_Reg[19][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[19][11]~feeder_combout\ = \mux_md_breg|result[11]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[11]~23_combout\,
	combout => \b_regis|um_Reg[19][11]~feeder_combout\);

-- Location: LCFF_X50_Y41_N31
\b_regis|um_Reg[19][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[19][11]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][11]~regout\);

-- Location: LCFF_X43_Y40_N23
\b_regis|um_Reg[27][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][11]~regout\);

-- Location: LCCOMB_X50_Y41_N16
\b_regis|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|um_Reg[27][11]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[19][11]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[19][11]~regout\,
	datac => \b_regis|um_Reg[27][11]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux20~7_combout\);

-- Location: LCCOMB_X36_Y40_N10
\b_regis|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux20~7_combout\ & (\b_regis|um_Reg[31][11]~regout\)) # (!\b_regis|Mux20~7_combout\ & ((\b_regis|um_Reg[23][11]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[31][11]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[23][11]~regout\,
	datad => \b_regis|Mux20~7_combout\,
	combout => \b_regis|Mux20~8_combout\);

-- Location: LCCOMB_X49_Y39_N10
\b_regis|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux20~6_combout\ & ((\b_regis|Mux20~8_combout\))) # (!\b_regis|Mux20~6_combout\ & (\b_regis|Mux20~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux20~1_combout\,
	datac => \b_regis|Mux20~6_combout\,
	datad => \b_regis|Mux20~8_combout\,
	combout => \b_regis|Mux20~9_combout\);

-- Location: LCCOMB_X49_Y39_N6
\b_regis|Mux20~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux20~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux20~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux20~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux20~19_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(19),
	datad => \b_regis|Mux20~9_combout\,
	combout => \b_regis|Mux20~20_combout\);

-- Location: LCCOMB_X49_Y38_N20
\mux_inB_ula|result[10]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[10]~23_combout\ = (\ctrl|Mux1~0_combout\ & (((\b_regis|Mux53~20_combout\)))) # (!\ctrl|Mux1~0_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(30) & (\imm|Mux21~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(30),
	datac => \imm|Mux21~6_combout\,
	datad => \b_regis|Mux53~20_combout\,
	combout => \mux_inB_ula|result[10]~23_combout\);

-- Location: LCFF_X51_Y42_N21
\b_regis|um_Reg[29][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][9]~regout\);

-- Location: LCCOMB_X52_Y35_N26
\b_regis|um_Reg[21][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[21][9]~feeder_combout\ = \mux_md_breg|result[9]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[9]~25_combout\,
	combout => \b_regis|um_Reg[21][9]~feeder_combout\);

-- Location: LCFF_X52_Y35_N27
\b_regis|um_Reg[21][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[21][9]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][9]~regout\);

-- Location: LCFF_X47_Y38_N25
\b_regis|um_Reg[25][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][9]~regout\);

-- Location: LCCOMB_X48_Y34_N0
\b_regis|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|um_Reg[25][9]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[17][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[17][9]~regout\,
	datab => \b_regis|um_Reg[25][9]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux22~0_combout\);

-- Location: LCCOMB_X52_Y35_N0
\b_regis|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux22~0_combout\ & (\b_regis|um_Reg[29][9]~regout\)) # (!\b_regis|Mux22~0_combout\ & ((\b_regis|um_Reg[21][9]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[29][9]~regout\,
	datac => \b_regis|um_Reg[21][9]~regout\,
	datad => \b_regis|Mux22~0_combout\,
	combout => \b_regis|Mux22~1_combout\);

-- Location: LCFF_X36_Y40_N9
\b_regis|um_Reg[22][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][9]~regout\);

-- Location: LCFF_X39_Y40_N11
\b_regis|um_Reg[18][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][9]~regout\);

-- Location: LCCOMB_X39_Y40_N10
\b_regis|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[22][9]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\b_regis|um_Reg[18][9]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[22][9]~regout\,
	datac => \b_regis|um_Reg[18][9]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux22~2_combout\);

-- Location: LCFF_X39_Y40_N5
\b_regis|um_Reg[26][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][9]~regout\);

-- Location: LCFF_X51_Y34_N9
\b_regis|um_Reg[30][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][9]~regout\);

-- Location: LCCOMB_X39_Y40_N4
\b_regis|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux22~2_combout\ & ((\b_regis|um_Reg[30][9]~regout\))) # (!\b_regis|Mux22~2_combout\ & (\b_regis|um_Reg[26][9]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|Mux22~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|Mux22~2_combout\,
	datac => \b_regis|um_Reg[26][9]~regout\,
	datad => \b_regis|um_Reg[30][9]~regout\,
	combout => \b_regis|Mux22~3_combout\);

-- Location: LCFF_X47_Y38_N7
\b_regis|um_Reg[24][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][9]~regout\);

-- Location: LCFF_X48_Y40_N25
\b_regis|um_Reg[28][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][9]~regout\);

-- Location: LCFF_X51_Y42_N3
\b_regis|um_Reg[20][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][9]~regout\);

-- Location: LCFF_X48_Y40_N3
\b_regis|um_Reg[16][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][9]~regout\);

-- Location: LCCOMB_X48_Y40_N2
\b_regis|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[20][9]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\b_regis|um_Reg[16][9]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[20][9]~regout\,
	datac => \b_regis|um_Reg[16][9]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux22~4_combout\);

-- Location: LCCOMB_X48_Y40_N24
\b_regis|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux22~4_combout\ & ((\b_regis|um_Reg[28][9]~regout\))) # (!\b_regis|Mux22~4_combout\ & (\b_regis|um_Reg[24][9]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[24][9]~regout\,
	datac => \b_regis|um_Reg[28][9]~regout\,
	datad => \b_regis|Mux22~4_combout\,
	combout => \b_regis|Mux22~5_combout\);

-- Location: LCCOMB_X48_Y40_N30
\b_regis|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15)) # ((\b_regis|Mux22~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux22~3_combout\,
	datad => \b_regis|Mux22~5_combout\,
	combout => \b_regis|Mux22~6_combout\);

-- Location: LCCOMB_X48_Y40_N20
\b_regis|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux22~6_combout\ & (\b_regis|Mux22~8_combout\)) # (!\b_regis|Mux22~6_combout\ & ((\b_regis|Mux22~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux22~8_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux22~1_combout\,
	datad => \b_regis|Mux22~6_combout\,
	combout => \b_regis|Mux22~9_combout\);

-- Location: LCFF_X51_Y43_N7
\b_regis|um_Reg[15][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][9]~regout\);

-- Location: LCFF_X51_Y43_N3
\b_regis|um_Reg[12][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][9]~regout\);

-- Location: LCCOMB_X51_Y43_N12
\b_regis|Mux22~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|um_Reg[13][9]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[12][9]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[12][9]~regout\,
	datac => \b_regis|um_Reg[13][9]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux22~17_combout\);

-- Location: LCCOMB_X51_Y43_N6
\b_regis|Mux22~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux22~17_combout\ & ((\b_regis|um_Reg[15][9]~regout\))) # (!\b_regis|Mux22~17_combout\ & (\b_regis|um_Reg[14][9]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[14][9]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[15][9]~regout\,
	datad => \b_regis|Mux22~17_combout\,
	combout => \b_regis|Mux22~18_combout\);

-- Location: LCFF_X45_Y38_N15
\b_regis|um_Reg[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][9]~regout\);

-- Location: LCFF_X47_Y42_N3
\b_regis|um_Reg[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][9]~regout\);

-- Location: LCCOMB_X45_Y33_N2
\b_regis|Mux22~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[3][9]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[1][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][9]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[3][9]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux22~14_combout\);

-- Location: LCCOMB_X45_Y33_N20
\b_regis|Mux22~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~15_combout\ = (\b_regis|Mux22~14_combout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(15) & (\mi|altsyncram_component|auto_generated|q_a\(16) & \b_regis|um_Reg[2][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[2][9]~regout\,
	datad => \b_regis|Mux22~14_combout\,
	combout => \b_regis|Mux22~15_combout\);

-- Location: LCFF_X54_Y39_N1
\b_regis|um_Reg[9][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][9]~regout\);

-- Location: LCFF_X52_Y34_N15
\b_regis|um_Reg[10][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][9]~regout\);

-- Location: LCFF_X52_Y34_N13
\b_regis|um_Reg[8][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][9]~regout\);

-- Location: LCCOMB_X52_Y34_N12
\b_regis|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[10][9]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\b_regis|um_Reg[8][9]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[10][9]~regout\,
	datac => \b_regis|um_Reg[8][9]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux22~12_combout\);

-- Location: LCCOMB_X53_Y39_N10
\b_regis|Mux22~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~13_combout\ = (\b_regis|Mux22~12_combout\ & ((\b_regis|um_Reg[11][9]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\b_regis|Mux22~12_combout\ & (((\b_regis|um_Reg[9][9]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[11][9]~regout\,
	datab => \b_regis|um_Reg[9][9]~regout\,
	datac => \b_regis|Mux22~12_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux22~13_combout\);

-- Location: LCCOMB_X48_Y40_N14
\b_regis|Mux22~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|Mux22~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|Mux22~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux22~15_combout\,
	datad => \b_regis|Mux22~13_combout\,
	combout => \b_regis|Mux22~16_combout\);

-- Location: LCFF_X49_Y42_N1
\b_regis|um_Reg[7][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][9]~regout\);

-- Location: LCFF_X49_Y42_N27
\b_regis|um_Reg[6][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][9]~regout\);

-- Location: LCFF_X47_Y41_N23
\b_regis|um_Reg[4][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][9]~regout\);

-- Location: LCCOMB_X47_Y41_N22
\b_regis|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[5][9]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[4][9]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[5][9]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[4][9]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux22~10_combout\);

-- Location: LCCOMB_X49_Y42_N26
\b_regis|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux22~10_combout\ & (\b_regis|um_Reg[7][9]~regout\)) # (!\b_regis|Mux22~10_combout\ & ((\b_regis|um_Reg[6][9]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[7][9]~regout\,
	datac => \b_regis|um_Reg[6][9]~regout\,
	datad => \b_regis|Mux22~10_combout\,
	combout => \b_regis|Mux22~11_combout\);

-- Location: LCCOMB_X48_Y40_N12
\b_regis|Mux22~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux22~16_combout\ & (\b_regis|Mux22~18_combout\)) # (!\b_regis|Mux22~16_combout\ & ((\b_regis|Mux22~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|Mux22~18_combout\,
	datac => \b_regis|Mux22~16_combout\,
	datad => \b_regis|Mux22~11_combout\,
	combout => \b_regis|Mux22~19_combout\);

-- Location: LCCOMB_X48_Y40_N10
\b_regis|Mux22~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux22~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux22~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux22~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux22~9_combout\,
	datad => \b_regis|Mux22~19_combout\,
	combout => \b_regis|Mux22~20_combout\);

-- Location: LCFF_X51_Y42_N25
\b_regis|um_Reg[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][7]~regout\);

-- Location: LCCOMB_X50_Y32_N14
\b_regis|um_Reg[21][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[21][7]~feeder_combout\ = \mux_md_breg|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[7]~27_combout\,
	combout => \b_regis|um_Reg[21][7]~feeder_combout\);

-- Location: LCFF_X50_Y32_N15
\b_regis|um_Reg[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[21][7]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][7]~regout\);

-- Location: LCCOMB_X50_Y32_N8
\b_regis|um_Reg[25][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[25][7]~feeder_combout\ = \mux_md_breg|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[7]~27_combout\,
	combout => \b_regis|um_Reg[25][7]~feeder_combout\);

-- Location: LCFF_X50_Y32_N9
\b_regis|um_Reg[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[25][7]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][7]~regout\);

-- Location: LCFF_X45_Y36_N17
\b_regis|um_Reg[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][7]~regout\);

-- Location: LCCOMB_X50_Y32_N30
\b_regis|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17)) # ((\b_regis|um_Reg[25][7]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[17][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[25][7]~regout\,
	datad => \b_regis|um_Reg[17][7]~regout\,
	combout => \b_regis|Mux24~0_combout\);

-- Location: LCCOMB_X50_Y32_N12
\b_regis|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux24~0_combout\ & (\b_regis|um_Reg[29][7]~regout\)) # (!\b_regis|Mux24~0_combout\ & ((\b_regis|um_Reg[21][7]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[29][7]~regout\,
	datac => \b_regis|um_Reg[21][7]~regout\,
	datad => \b_regis|Mux24~0_combout\,
	combout => \b_regis|Mux24~1_combout\);

-- Location: LCFF_X52_Y40_N15
\b_regis|um_Reg[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][7]~regout\);

-- Location: LCFF_X45_Y36_N3
\b_regis|um_Reg[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][7]~regout\);

-- Location: LCCOMB_X52_Y40_N12
\b_regis|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[20][7]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[16][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[20][7]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[16][7]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux24~4_combout\);

-- Location: LCCOMB_X52_Y40_N14
\b_regis|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux24~4_combout\ & ((\b_regis|um_Reg[28][7]~regout\))) # (!\b_regis|Mux24~4_combout\ & (\b_regis|um_Reg[24][7]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[24][7]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[28][7]~regout\,
	datad => \b_regis|Mux24~4_combout\,
	combout => \b_regis|Mux24~5_combout\);

-- Location: LCFF_X38_Y39_N31
\b_regis|um_Reg[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][7]~regout\);

-- Location: LCFF_X36_Y37_N15
\b_regis|um_Reg[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][7]~regout\);

-- Location: LCCOMB_X38_Y39_N30
\b_regis|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18)) # ((\b_regis|um_Reg[22][7]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[18][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[18][7]~regout\,
	datad => \b_regis|um_Reg[22][7]~regout\,
	combout => \b_regis|Mux24~2_combout\);

-- Location: LCFF_X35_Y39_N19
\b_regis|um_Reg[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][7]~regout\);

-- Location: LCCOMB_X39_Y39_N2
\b_regis|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux24~2_combout\ & (\b_regis|um_Reg[30][7]~regout\)) # (!\b_regis|Mux24~2_combout\ & ((\b_regis|um_Reg[26][7]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[30][7]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux24~2_combout\,
	datad => \b_regis|um_Reg[26][7]~regout\,
	combout => \b_regis|Mux24~3_combout\);

-- Location: LCCOMB_X48_Y40_N8
\b_regis|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15)) # ((\b_regis|Mux24~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|Mux24~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux24~5_combout\,
	datad => \b_regis|Mux24~3_combout\,
	combout => \b_regis|Mux24~6_combout\);

-- Location: LCCOMB_X49_Y40_N26
\b_regis|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux24~6_combout\ & (\b_regis|Mux24~8_combout\)) # (!\b_regis|Mux24~6_combout\ & ((\b_regis|Mux24~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux24~8_combout\,
	datab => \b_regis|Mux24~1_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \b_regis|Mux24~6_combout\,
	combout => \b_regis|Mux24~9_combout\);

-- Location: LCFF_X49_Y42_N29
\b_regis|um_Reg[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][7]~regout\);

-- Location: LCFF_X41_Y40_N21
\b_regis|um_Reg[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][7]~regout\);

-- Location: LCCOMB_X41_Y40_N14
\b_regis|Mux24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\b_regis|um_Reg[5][7]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|um_Reg[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[4][7]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[5][7]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux24~10_combout\);

-- Location: LCCOMB_X49_Y42_N12
\b_regis|Mux24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux24~10_combout\ & (\b_regis|um_Reg[7][7]~regout\)) # (!\b_regis|Mux24~10_combout\ & ((\b_regis|um_Reg[6][7]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[7][7]~regout\,
	datab => \b_regis|um_Reg[6][7]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux24~10_combout\,
	combout => \b_regis|Mux24~11_combout\);

-- Location: LCCOMB_X54_Y35_N2
\b_regis|um_Reg[15][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[15][7]~feeder_combout\ = \mux_md_breg|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[7]~27_combout\,
	combout => \b_regis|um_Reg[15][7]~feeder_combout\);

-- Location: LCFF_X54_Y35_N3
\b_regis|um_Reg[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[15][7]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][7]~regout\);

-- Location: LCFF_X54_Y35_N13
\b_regis|um_Reg[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][7]~regout\);

-- Location: LCCOMB_X54_Y35_N12
\b_regis|Mux24~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[13][7]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[12][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[13][7]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[12][7]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux24~17_combout\);

-- Location: LCCOMB_X53_Y40_N2
\b_regis|Mux24~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~18_combout\ = (\b_regis|Mux24~17_combout\ & (((\b_regis|um_Reg[15][7]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\b_regis|Mux24~17_combout\ & (\b_regis|um_Reg[14][7]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[14][7]~regout\,
	datab => \b_regis|um_Reg[15][7]~regout\,
	datac => \b_regis|Mux24~17_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux24~18_combout\);

-- Location: LCFF_X40_Y37_N1
\b_regis|um_Reg[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][7]~regout\);

-- Location: LCFF_X41_Y40_N25
\b_regis|um_Reg[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][7]~regout\);

-- Location: LCCOMB_X41_Y40_N24
\b_regis|Mux24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[3][7]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[1][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[1][7]~regout\,
	datac => \b_regis|um_Reg[3][7]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux24~14_combout\);

-- Location: LCFF_X40_Y38_N13
\b_regis|um_Reg[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][7]~regout\);

-- Location: LCCOMB_X41_Y40_N22
\b_regis|Mux24~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~15_combout\ = (\b_regis|Mux24~14_combout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(15) & (\mi|altsyncram_component|auto_generated|q_a\(16) & \b_regis|um_Reg[2][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|Mux24~14_combout\,
	datad => \b_regis|um_Reg[2][7]~regout\,
	combout => \b_regis|Mux24~15_combout\);

-- Location: LCCOMB_X53_Y39_N28
\b_regis|um_Reg[11][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[11][7]~feeder_combout\ = \mux_md_breg|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[7]~27_combout\,
	combout => \b_regis|um_Reg[11][7]~feeder_combout\);

-- Location: LCFF_X53_Y39_N29
\b_regis|um_Reg[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[11][7]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][7]~regout\);

-- Location: LCFF_X52_Y34_N19
\b_regis|um_Reg[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][7]~regout\);

-- Location: LCFF_X52_Y34_N21
\b_regis|um_Reg[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][7]~regout\);

-- Location: LCCOMB_X52_Y34_N20
\b_regis|Mux24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[10][7]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\b_regis|um_Reg[8][7]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[10][7]~regout\,
	datac => \b_regis|um_Reg[8][7]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux24~12_combout\);

-- Location: LCCOMB_X53_Y39_N22
\b_regis|Mux24~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux24~12_combout\ & ((\b_regis|um_Reg[11][7]~regout\))) # (!\b_regis|Mux24~12_combout\ & (\b_regis|um_Reg[9][7]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[9][7]~regout\,
	datab => \b_regis|um_Reg[11][7]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \b_regis|Mux24~12_combout\,
	combout => \b_regis|Mux24~13_combout\);

-- Location: LCCOMB_X49_Y40_N12
\b_regis|Mux24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|Mux24~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux24~15_combout\,
	datad => \b_regis|Mux24~13_combout\,
	combout => \b_regis|Mux24~16_combout\);

-- Location: LCCOMB_X49_Y40_N18
\b_regis|Mux24~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux24~16_combout\ & ((\b_regis|Mux24~18_combout\))) # (!\b_regis|Mux24~16_combout\ & (\b_regis|Mux24~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|Mux24~11_combout\,
	datac => \b_regis|Mux24~18_combout\,
	datad => \b_regis|Mux24~16_combout\,
	combout => \b_regis|Mux24~19_combout\);

-- Location: LCCOMB_X49_Y40_N0
\b_regis|Mux24~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux24~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux24~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux24~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux24~9_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(19),
	datad => \b_regis|Mux24~19_combout\,
	combout => \b_regis|Mux24~20_combout\);

-- Location: LCCOMB_X45_Y40_N22
\b_regis|um_Reg[25][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[25][6]~feeder_combout\ = \mux_md_breg|result[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[6]~28_combout\,
	combout => \b_regis|um_Reg[25][6]~feeder_combout\);

-- Location: LCFF_X45_Y40_N23
\b_regis|um_Reg[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[25][6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][6]~regout\);

-- Location: LCCOMB_X53_Y36_N12
\b_regis|um_Reg[21][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[21][6]~feeder_combout\ = \mux_md_breg|result[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[6]~28_combout\,
	combout => \b_regis|um_Reg[21][6]~feeder_combout\);

-- Location: LCFF_X53_Y36_N13
\b_regis|um_Reg[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[21][6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][6]~regout\);

-- Location: LCFF_X45_Y36_N13
\b_regis|um_Reg[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[6]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][6]~regout\);

-- Location: LCCOMB_X45_Y36_N12
\b_regis|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[21][6]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\b_regis|um_Reg[17][6]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[21][6]~regout\,
	datac => \b_regis|um_Reg[17][6]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux25~0_combout\);

-- Location: LCCOMB_X45_Y40_N4
\b_regis|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux25~0_combout\ & (\b_regis|um_Reg[29][6]~regout\)) # (!\b_regis|Mux25~0_combout\ & ((\b_regis|um_Reg[25][6]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[29][6]~regout\,
	datab => \b_regis|um_Reg[25][6]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|Mux25~0_combout\,
	combout => \b_regis|Mux25~1_combout\);

-- Location: LCCOMB_X41_Y41_N30
\b_regis|um_Reg[30][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[30][6]~feeder_combout\ = \mux_md_breg|result[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[6]~28_combout\,
	combout => \b_regis|um_Reg[30][6]~feeder_combout\);

-- Location: LCFF_X41_Y41_N31
\b_regis|um_Reg[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[30][6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][6]~regout\);

-- Location: LCCOMB_X35_Y39_N8
\b_regis|um_Reg[18][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[18][6]~feeder_combout\ = \mux_md_breg|result[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[6]~28_combout\,
	combout => \b_regis|um_Reg[18][6]~feeder_combout\);

-- Location: LCFF_X35_Y39_N9
\b_regis|um_Reg[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[18][6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][6]~regout\);

-- Location: LCCOMB_X41_Y41_N28
\b_regis|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[26][6]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[18][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][6]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|um_Reg[18][6]~regout\,
	combout => \b_regis|Mux25~2_combout\);

-- Location: LCCOMB_X41_Y41_N16
\b_regis|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux25~2_combout\ & ((\b_regis|um_Reg[30][6]~regout\))) # (!\b_regis|Mux25~2_combout\ & (\b_regis|um_Reg[22][6]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[22][6]~regout\,
	datab => \b_regis|um_Reg[30][6]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux25~2_combout\,
	combout => \b_regis|Mux25~3_combout\);

-- Location: LCCOMB_X42_Y42_N22
\b_regis|um_Reg[28][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[28][6]~feeder_combout\ = \mux_md_breg|result[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[6]~28_combout\,
	combout => \b_regis|um_Reg[28][6]~feeder_combout\);

-- Location: LCFF_X42_Y42_N23
\b_regis|um_Reg[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[28][6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][6]~regout\);

-- Location: LCCOMB_X41_Y42_N28
\b_regis|um_Reg[24][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[24][6]~feeder_combout\ = \mux_md_breg|result[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[6]~28_combout\,
	combout => \b_regis|um_Reg[24][6]~feeder_combout\);

-- Location: LCFF_X41_Y42_N29
\b_regis|um_Reg[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[24][6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][6]~regout\);

-- Location: LCFF_X45_Y36_N11
\b_regis|um_Reg[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[6]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][6]~regout\);

-- Location: LCCOMB_X41_Y42_N30
\b_regis|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[24][6]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[16][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[24][6]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|um_Reg[16][6]~regout\,
	combout => \b_regis|Mux25~4_combout\);

-- Location: LCCOMB_X42_Y42_N0
\b_regis|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~5_combout\ = (\b_regis|Mux25~4_combout\ & (((\b_regis|um_Reg[28][6]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\b_regis|Mux25~4_combout\ & (\b_regis|um_Reg[20][6]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[20][6]~regout\,
	datab => \b_regis|um_Reg[28][6]~regout\,
	datac => \b_regis|Mux25~4_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux25~5_combout\);

-- Location: LCCOMB_X45_Y40_N26
\b_regis|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15)) # ((\b_regis|Mux25~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux25~3_combout\,
	datad => \b_regis|Mux25~5_combout\,
	combout => \b_regis|Mux25~6_combout\);

-- Location: LCCOMB_X45_Y40_N24
\b_regis|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux25~6_combout\ & (\b_regis|Mux25~8_combout\)) # (!\b_regis|Mux25~6_combout\ & ((\b_regis|Mux25~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux25~8_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux25~1_combout\,
	datad => \b_regis|Mux25~6_combout\,
	combout => \b_regis|Mux25~9_combout\);

-- Location: LCFF_X40_Y38_N5
\b_regis|um_Reg[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[6]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][6]~regout\);

-- Location: LCCOMB_X42_Y40_N28
\b_regis|um_Reg[1][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[1][6]~feeder_combout\ = \mux_md_breg|result[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[6]~28_combout\,
	combout => \b_regis|um_Reg[1][6]~feeder_combout\);

-- Location: LCFF_X42_Y40_N29
\b_regis|um_Reg[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[1][6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][6]~regout\);

-- Location: LCCOMB_X42_Y40_N10
\b_regis|Mux25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[3][6]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[1][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[3][6]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|um_Reg[1][6]~regout\,
	combout => \b_regis|Mux25~14_combout\);

-- Location: LCCOMB_X45_Y40_N18
\b_regis|Mux25~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~15_combout\ = (\b_regis|Mux25~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[2][6]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[2][6]~regout\,
	datac => \b_regis|Mux25~14_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux25~15_combout\);

-- Location: LCCOMB_X49_Y42_N2
\b_regis|um_Reg[6][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[6][6]~feeder_combout\ = \mux_md_breg|result[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[6]~28_combout\,
	combout => \b_regis|um_Reg[6][6]~feeder_combout\);

-- Location: LCFF_X49_Y42_N3
\b_regis|um_Reg[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[6][6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][6]~regout\);

-- Location: LCCOMB_X49_Y42_N14
\b_regis|um_Reg[7][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[7][6]~feeder_combout\ = \mux_md_breg|result[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[6]~28_combout\,
	combout => \b_regis|um_Reg[7][6]~feeder_combout\);

-- Location: LCFF_X49_Y42_N15
\b_regis|um_Reg[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[7][6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][6]~regout\);

-- Location: LCCOMB_X49_Y42_N20
\b_regis|Mux25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~13_combout\ = (\b_regis|Mux25~12_combout\ & (((\b_regis|um_Reg[7][6]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\b_regis|Mux25~12_combout\ & (\b_regis|um_Reg[6][6]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux25~12_combout\,
	datab => \b_regis|um_Reg[6][6]~regout\,
	datac => \b_regis|um_Reg[7][6]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux25~13_combout\);

-- Location: LCCOMB_X45_Y40_N16
\b_regis|Mux25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18)) # (\b_regis|Mux25~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|Mux25~15_combout\ & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|Mux25~15_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|Mux25~13_combout\,
	combout => \b_regis|Mux25~16_combout\);

-- Location: LCFF_X42_Y39_N31
\b_regis|um_Reg[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[6]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][6]~regout\);

-- Location: LCFF_X52_Y34_N9
\b_regis|um_Reg[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[6]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][6]~regout\);

-- Location: LCFF_X52_Y34_N11
\b_regis|um_Reg[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[6]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][6]~regout\);

-- Location: LCCOMB_X52_Y34_N10
\b_regis|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|um_Reg[10][6]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[8][6]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[8][6]~regout\,
	datac => \b_regis|um_Reg[10][6]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux25~10_combout\);

-- Location: LCCOMB_X42_Y40_N14
\b_regis|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux25~10_combout\ & (\b_regis|um_Reg[11][6]~regout\)) # (!\b_regis|Mux25~10_combout\ & ((\b_regis|um_Reg[9][6]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[11][6]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[9][6]~regout\,
	datad => \b_regis|Mux25~10_combout\,
	combout => \b_regis|Mux25~11_combout\);

-- Location: LCCOMB_X45_Y40_N12
\b_regis|Mux25~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux25~16_combout\ & (\b_regis|Mux25~18_combout\)) # (!\b_regis|Mux25~16_combout\ & ((\b_regis|Mux25~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux25~18_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux25~16_combout\,
	datad => \b_regis|Mux25~11_combout\,
	combout => \b_regis|Mux25~19_combout\);

-- Location: LCCOMB_X45_Y40_N30
\b_regis|Mux25~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux25~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux25~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux25~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux25~9_combout\,
	datad => \b_regis|Mux25~19_combout\,
	combout => \b_regis|Mux25~20_combout\);

-- Location: LCCOMB_X48_Y36_N0
\alu|tmp[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[0]~0_combout\ = (\b_regis|Mux31~20_combout\ & ((GND) # (!\mux_inB_ula|result[0]~1_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[0]~1_combout\ $ (GND)))
-- \alu|tmp[0]~1\ = CARRY((\b_regis|Mux31~20_combout\) # (!\mux_inB_ula|result[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \mux_inB_ula|result[0]~1_combout\,
	datad => VCC,
	combout => \alu|tmp[0]~0_combout\,
	cout => \alu|tmp[0]~1\);

-- Location: LCCOMB_X48_Y36_N2
\alu|tmp[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[1]~2_combout\ = (\mux_inB_ula|result[1]~32_combout\ & ((\b_regis|Mux30~20_combout\ & (!\alu|tmp[0]~1\)) # (!\b_regis|Mux30~20_combout\ & ((\alu|tmp[0]~1\) # (GND))))) # (!\mux_inB_ula|result[1]~32_combout\ & ((\b_regis|Mux30~20_combout\ & 
-- (\alu|tmp[0]~1\ & VCC)) # (!\b_regis|Mux30~20_combout\ & (!\alu|tmp[0]~1\))))
-- \alu|tmp[1]~3\ = CARRY((\mux_inB_ula|result[1]~32_combout\ & ((!\alu|tmp[0]~1\) # (!\b_regis|Mux30~20_combout\))) # (!\mux_inB_ula|result[1]~32_combout\ & (!\b_regis|Mux30~20_combout\ & !\alu|tmp[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[1]~32_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datad => VCC,
	cin => \alu|tmp[0]~1\,
	combout => \alu|tmp[1]~2_combout\,
	cout => \alu|tmp[1]~3\);

-- Location: LCCOMB_X48_Y36_N4
\alu|tmp[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[2]~4_combout\ = ((\b_regis|Mux29~20_combout\ $ (\mux_inB_ula|result[2]~31_combout\ $ (\alu|tmp[1]~3\)))) # (GND)
-- \alu|tmp[2]~5\ = CARRY((\b_regis|Mux29~20_combout\ & ((!\alu|tmp[1]~3\) # (!\mux_inB_ula|result[2]~31_combout\))) # (!\b_regis|Mux29~20_combout\ & (!\mux_inB_ula|result[2]~31_combout\ & !\alu|tmp[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \mux_inB_ula|result[2]~31_combout\,
	datad => VCC,
	cin => \alu|tmp[1]~3\,
	combout => \alu|tmp[2]~4_combout\,
	cout => \alu|tmp[2]~5\);

-- Location: LCCOMB_X48_Y36_N6
\alu|tmp[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[3]~6_combout\ = (\mux_inB_ula|result[3]~30_combout\ & ((\b_regis|Mux28~20_combout\ & ((\alu|tmp[2]~5\) # (GND))) # (!\b_regis|Mux28~20_combout\ & (!\alu|tmp[2]~5\)))) # (!\mux_inB_ula|result[3]~30_combout\ & ((\b_regis|Mux28~20_combout\ & 
-- (!\alu|tmp[2]~5\)) # (!\b_regis|Mux28~20_combout\ & (\alu|tmp[2]~5\ & VCC))))
-- \alu|tmp[3]~7\ = CARRY((\mux_inB_ula|result[3]~30_combout\ & ((\b_regis|Mux28~20_combout\) # (!\alu|tmp[2]~5\))) # (!\mux_inB_ula|result[3]~30_combout\ & (\b_regis|Mux28~20_combout\ & !\alu|tmp[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[3]~30_combout\,
	datab => \b_regis|Mux28~20_combout\,
	datad => VCC,
	cin => \alu|tmp[2]~5\,
	combout => \alu|tmp[3]~6_combout\,
	cout => \alu|tmp[3]~7\);

-- Location: LCCOMB_X48_Y36_N8
\alu|tmp[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[4]~8_combout\ = ((\b_regis|Mux27~20_combout\ $ (\mux_inB_ula|result[4]~29_combout\ $ (\alu|tmp[3]~7\)))) # (GND)
-- \alu|tmp[4]~9\ = CARRY((\b_regis|Mux27~20_combout\ & ((!\alu|tmp[3]~7\) # (!\mux_inB_ula|result[4]~29_combout\))) # (!\b_regis|Mux27~20_combout\ & (!\mux_inB_ula|result[4]~29_combout\ & !\alu|tmp[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datab => \mux_inB_ula|result[4]~29_combout\,
	datad => VCC,
	cin => \alu|tmp[3]~7\,
	combout => \alu|tmp[4]~8_combout\,
	cout => \alu|tmp[4]~9\);

-- Location: LCCOMB_X48_Y36_N10
\alu|tmp[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[5]~10_combout\ = (\mux_inB_ula|result[5]~28_combout\ & ((\b_regis|Mux26~20_combout\ & (!\alu|tmp[4]~9\)) # (!\b_regis|Mux26~20_combout\ & ((\alu|tmp[4]~9\) # (GND))))) # (!\mux_inB_ula|result[5]~28_combout\ & ((\b_regis|Mux26~20_combout\ & 
-- (\alu|tmp[4]~9\ & VCC)) # (!\b_regis|Mux26~20_combout\ & (!\alu|tmp[4]~9\))))
-- \alu|tmp[5]~11\ = CARRY((\mux_inB_ula|result[5]~28_combout\ & ((!\alu|tmp[4]~9\) # (!\b_regis|Mux26~20_combout\))) # (!\mux_inB_ula|result[5]~28_combout\ & (!\b_regis|Mux26~20_combout\ & !\alu|tmp[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[5]~28_combout\,
	datab => \b_regis|Mux26~20_combout\,
	datad => VCC,
	cin => \alu|tmp[4]~9\,
	combout => \alu|tmp[5]~10_combout\,
	cout => \alu|tmp[5]~11\);

-- Location: LCCOMB_X48_Y36_N14
\alu|tmp[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[7]~14_combout\ = (\mux_inB_ula|result[7]~26_combout\ & ((\b_regis|Mux24~20_combout\ & (!\alu|tmp[6]~13\)) # (!\b_regis|Mux24~20_combout\ & ((\alu|tmp[6]~13\) # (GND))))) # (!\mux_inB_ula|result[7]~26_combout\ & ((\b_regis|Mux24~20_combout\ & 
-- (\alu|tmp[6]~13\ & VCC)) # (!\b_regis|Mux24~20_combout\ & (!\alu|tmp[6]~13\))))
-- \alu|tmp[7]~15\ = CARRY((\mux_inB_ula|result[7]~26_combout\ & ((!\alu|tmp[6]~13\) # (!\b_regis|Mux24~20_combout\))) # (!\mux_inB_ula|result[7]~26_combout\ & (!\b_regis|Mux24~20_combout\ & !\alu|tmp[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[7]~26_combout\,
	datab => \b_regis|Mux24~20_combout\,
	datad => VCC,
	cin => \alu|tmp[6]~13\,
	combout => \alu|tmp[7]~14_combout\,
	cout => \alu|tmp[7]~15\);

-- Location: LCCOMB_X48_Y36_N16
\alu|tmp[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[8]~16_combout\ = ((\mux_inB_ula|result[8]~25_combout\ $ (\b_regis|Mux23~20_combout\ $ (\alu|tmp[7]~15\)))) # (GND)
-- \alu|tmp[8]~17\ = CARRY((\mux_inB_ula|result[8]~25_combout\ & (\b_regis|Mux23~20_combout\ & !\alu|tmp[7]~15\)) # (!\mux_inB_ula|result[8]~25_combout\ & ((\b_regis|Mux23~20_combout\) # (!\alu|tmp[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[8]~25_combout\,
	datab => \b_regis|Mux23~20_combout\,
	datad => VCC,
	cin => \alu|tmp[7]~15\,
	combout => \alu|tmp[8]~16_combout\,
	cout => \alu|tmp[8]~17\);

-- Location: LCCOMB_X48_Y36_N18
\alu|tmp[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[9]~18_combout\ = (\mux_inB_ula|result[9]~24_combout\ & ((\b_regis|Mux22~20_combout\ & (!\alu|tmp[8]~17\)) # (!\b_regis|Mux22~20_combout\ & ((\alu|tmp[8]~17\) # (GND))))) # (!\mux_inB_ula|result[9]~24_combout\ & ((\b_regis|Mux22~20_combout\ & 
-- (\alu|tmp[8]~17\ & VCC)) # (!\b_regis|Mux22~20_combout\ & (!\alu|tmp[8]~17\))))
-- \alu|tmp[9]~19\ = CARRY((\mux_inB_ula|result[9]~24_combout\ & ((!\alu|tmp[8]~17\) # (!\b_regis|Mux22~20_combout\))) # (!\mux_inB_ula|result[9]~24_combout\ & (!\b_regis|Mux22~20_combout\ & !\alu|tmp[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[9]~24_combout\,
	datab => \b_regis|Mux22~20_combout\,
	datad => VCC,
	cin => \alu|tmp[8]~17\,
	combout => \alu|tmp[9]~18_combout\,
	cout => \alu|tmp[9]~19\);

-- Location: LCCOMB_X48_Y36_N20
\alu|tmp[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[10]~20_combout\ = ((\b_regis|Mux21~20_combout\ $ (\mux_inB_ula|result[10]~23_combout\ $ (\alu|tmp[9]~19\)))) # (GND)
-- \alu|tmp[10]~21\ = CARRY((\b_regis|Mux21~20_combout\ & ((!\alu|tmp[9]~19\) # (!\mux_inB_ula|result[10]~23_combout\))) # (!\b_regis|Mux21~20_combout\ & (!\mux_inB_ula|result[10]~23_combout\ & !\alu|tmp[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux21~20_combout\,
	datab => \mux_inB_ula|result[10]~23_combout\,
	datad => VCC,
	cin => \alu|tmp[9]~19\,
	combout => \alu|tmp[10]~20_combout\,
	cout => \alu|tmp[10]~21\);

-- Location: LCCOMB_X48_Y36_N22
\alu|tmp[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[11]~22_combout\ = (\mux_inB_ula|result[11]~22_combout\ & ((\b_regis|Mux20~20_combout\ & (!\alu|tmp[10]~21\)) # (!\b_regis|Mux20~20_combout\ & ((\alu|tmp[10]~21\) # (GND))))) # (!\mux_inB_ula|result[11]~22_combout\ & ((\b_regis|Mux20~20_combout\ & 
-- (\alu|tmp[10]~21\ & VCC)) # (!\b_regis|Mux20~20_combout\ & (!\alu|tmp[10]~21\))))
-- \alu|tmp[11]~23\ = CARRY((\mux_inB_ula|result[11]~22_combout\ & ((!\alu|tmp[10]~21\) # (!\b_regis|Mux20~20_combout\))) # (!\mux_inB_ula|result[11]~22_combout\ & (!\b_regis|Mux20~20_combout\ & !\alu|tmp[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[11]~22_combout\,
	datab => \b_regis|Mux20~20_combout\,
	datad => VCC,
	cin => \alu|tmp[10]~21\,
	combout => \alu|tmp[11]~22_combout\,
	cout => \alu|tmp[11]~23\);

-- Location: LCCOMB_X48_Y36_N24
\alu|tmp[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[12]~24_combout\ = ((\mux_inB_ula|result[12]~21_combout\ $ (\b_regis|Mux19~20_combout\ $ (\alu|tmp[11]~23\)))) # (GND)
-- \alu|tmp[12]~25\ = CARRY((\mux_inB_ula|result[12]~21_combout\ & (\b_regis|Mux19~20_combout\ & !\alu|tmp[11]~23\)) # (!\mux_inB_ula|result[12]~21_combout\ & ((\b_regis|Mux19~20_combout\) # (!\alu|tmp[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[12]~21_combout\,
	datab => \b_regis|Mux19~20_combout\,
	datad => VCC,
	cin => \alu|tmp[11]~23\,
	combout => \alu|tmp[12]~24_combout\,
	cout => \alu|tmp[12]~25\);

-- Location: LCCOMB_X48_Y36_N26
\alu|tmp[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[13]~26_combout\ = (\mux_inB_ula|result[13]~20_combout\ & ((\b_regis|Mux18~20_combout\ & (!\alu|tmp[12]~25\)) # (!\b_regis|Mux18~20_combout\ & ((\alu|tmp[12]~25\) # (GND))))) # (!\mux_inB_ula|result[13]~20_combout\ & ((\b_regis|Mux18~20_combout\ & 
-- (\alu|tmp[12]~25\ & VCC)) # (!\b_regis|Mux18~20_combout\ & (!\alu|tmp[12]~25\))))
-- \alu|tmp[13]~27\ = CARRY((\mux_inB_ula|result[13]~20_combout\ & ((!\alu|tmp[12]~25\) # (!\b_regis|Mux18~20_combout\))) # (!\mux_inB_ula|result[13]~20_combout\ & (!\b_regis|Mux18~20_combout\ & !\alu|tmp[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[13]~20_combout\,
	datab => \b_regis|Mux18~20_combout\,
	datad => VCC,
	cin => \alu|tmp[12]~25\,
	combout => \alu|tmp[13]~26_combout\,
	cout => \alu|tmp[13]~27\);

-- Location: LCCOMB_X48_Y36_N28
\alu|tmp[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[14]~28_combout\ = ((\b_regis|Mux17~20_combout\ $ (\mux_inB_ula|result[14]~19_combout\ $ (\alu|tmp[13]~27\)))) # (GND)
-- \alu|tmp[14]~29\ = CARRY((\b_regis|Mux17~20_combout\ & ((!\alu|tmp[13]~27\) # (!\mux_inB_ula|result[14]~19_combout\))) # (!\b_regis|Mux17~20_combout\ & (!\mux_inB_ula|result[14]~19_combout\ & !\alu|tmp[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux17~20_combout\,
	datab => \mux_inB_ula|result[14]~19_combout\,
	datad => VCC,
	cin => \alu|tmp[13]~27\,
	combout => \alu|tmp[14]~28_combout\,
	cout => \alu|tmp[14]~29\);

-- Location: LCCOMB_X48_Y36_N30
\alu|tmp[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[15]~30_combout\ = (\mux_inB_ula|result[15]~18_combout\ & ((\b_regis|Mux16~20_combout\ & (!\alu|tmp[14]~29\)) # (!\b_regis|Mux16~20_combout\ & ((\alu|tmp[14]~29\) # (GND))))) # (!\mux_inB_ula|result[15]~18_combout\ & ((\b_regis|Mux16~20_combout\ & 
-- (\alu|tmp[14]~29\ & VCC)) # (!\b_regis|Mux16~20_combout\ & (!\alu|tmp[14]~29\))))
-- \alu|tmp[15]~31\ = CARRY((\mux_inB_ula|result[15]~18_combout\ & ((!\alu|tmp[14]~29\) # (!\b_regis|Mux16~20_combout\))) # (!\mux_inB_ula|result[15]~18_combout\ & (!\b_regis|Mux16~20_combout\ & !\alu|tmp[14]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[15]~18_combout\,
	datab => \b_regis|Mux16~20_combout\,
	datad => VCC,
	cin => \alu|tmp[14]~29\,
	combout => \alu|tmp[15]~30_combout\,
	cout => \alu|tmp[15]~31\);

-- Location: LCCOMB_X48_Y35_N2
\alu|tmp[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[17]~34_combout\ = (\mux_inB_ula|result[17]~16_combout\ & ((\b_regis|Mux14~20_combout\ & (!\alu|tmp[16]~33\)) # (!\b_regis|Mux14~20_combout\ & ((\alu|tmp[16]~33\) # (GND))))) # (!\mux_inB_ula|result[17]~16_combout\ & ((\b_regis|Mux14~20_combout\ & 
-- (\alu|tmp[16]~33\ & VCC)) # (!\b_regis|Mux14~20_combout\ & (!\alu|tmp[16]~33\))))
-- \alu|tmp[17]~35\ = CARRY((\mux_inB_ula|result[17]~16_combout\ & ((!\alu|tmp[16]~33\) # (!\b_regis|Mux14~20_combout\))) # (!\mux_inB_ula|result[17]~16_combout\ & (!\b_regis|Mux14~20_combout\ & !\alu|tmp[16]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[17]~16_combout\,
	datab => \b_regis|Mux14~20_combout\,
	datad => VCC,
	cin => \alu|tmp[16]~33\,
	combout => \alu|tmp[17]~34_combout\,
	cout => \alu|tmp[17]~35\);

-- Location: LCCOMB_X52_Y35_N6
\alu|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~10_combout\ = (\contr_ula|ctr_ula[3]~2_combout\) # ((!\contr_ula|ctr_ula[1]~0_combout\ & \contr_ula|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[1]~0_combout\,
	datac => \contr_ula|ctr_ula[3]~2_combout\,
	datad => \contr_ula|Mux4~1_combout\,
	combout => \alu|Mux11~10_combout\);

-- Location: LCCOMB_X51_Y37_N12
\alu|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~9_combout\ = (!\contr_ula|ctr_ula[1]~0_combout\ & ((\alu|Mux31~16_combout\) # (!\contr_ula|ctr_ula[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr_ula|ctr_ula[1]~0_combout\,
	datac => \contr_ula|ctr_ula[0]~1_combout\,
	datad => \alu|Mux31~16_combout\,
	combout => \alu|Mux11~9_combout\);

-- Location: LCCOMB_X38_Y37_N0
\imm|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux15~0_combout\ = (\imm|Mux19~2_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(16))) # (!\imm|Mux19~2_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(31),
	datad => \imm|Mux19~2_combout\,
	combout => \imm|Mux15~0_combout\);

-- Location: LCCOMB_X45_Y37_N22
\imm|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux15~1_combout\ = (\imm|Mux19~1_combout\) # ((\imm|Mux14~0_combout\ & \imm|Mux15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux14~0_combout\,
	datac => \imm|Mux15~0_combout\,
	datad => \imm|Mux19~1_combout\,
	combout => \imm|Mux15~1_combout\);

-- Location: LCCOMB_X45_Y37_N24
\mux_inB_ula|result[16]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[16]~17_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux47~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux15~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|Mux1~0_combout\,
	datac => \imm|Mux15~1_combout\,
	datad => \b_regis|Mux47~20_combout\,
	combout => \mux_inB_ula|result[16]~17_combout\);

-- Location: LCCOMB_X48_Y38_N30
\alu|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~30_combout\ = (\mux_inB_ula|result[15]~18_combout\ & ((\b_regis|Mux16~20_combout\ & (\alu|Add1~29\ & VCC)) # (!\b_regis|Mux16~20_combout\ & (!\alu|Add1~29\)))) # (!\mux_inB_ula|result[15]~18_combout\ & ((\b_regis|Mux16~20_combout\ & 
-- (!\alu|Add1~29\)) # (!\b_regis|Mux16~20_combout\ & ((\alu|Add1~29\) # (GND)))))
-- \alu|Add1~31\ = CARRY((\mux_inB_ula|result[15]~18_combout\ & (!\b_regis|Mux16~20_combout\ & !\alu|Add1~29\)) # (!\mux_inB_ula|result[15]~18_combout\ & ((!\alu|Add1~29\) # (!\b_regis|Mux16~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[15]~18_combout\,
	datab => \b_regis|Mux16~20_combout\,
	datad => VCC,
	cin => \alu|Add1~29\,
	combout => \alu|Add1~30_combout\,
	cout => \alu|Add1~31\);

-- Location: LCCOMB_X48_Y37_N0
\alu|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~32_combout\ = ((\b_regis|Mux15~20_combout\ $ (\mux_inB_ula|result[16]~17_combout\ $ (!\alu|Add1~31\)))) # (GND)
-- \alu|Add1~33\ = CARRY((\b_regis|Mux15~20_combout\ & ((\mux_inB_ula|result[16]~17_combout\) # (!\alu|Add1~31\))) # (!\b_regis|Mux15~20_combout\ & (\mux_inB_ula|result[16]~17_combout\ & !\alu|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux15~20_combout\,
	datab => \mux_inB_ula|result[16]~17_combout\,
	datad => VCC,
	cin => \alu|Add1~31\,
	combout => \alu|Add1~32_combout\,
	cout => \alu|Add1~33\);

-- Location: LCCOMB_X48_Y37_N2
\alu|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~34_combout\ = (\b_regis|Mux14~20_combout\ & ((\mux_inB_ula|result[17]~16_combout\ & (\alu|Add1~33\ & VCC)) # (!\mux_inB_ula|result[17]~16_combout\ & (!\alu|Add1~33\)))) # (!\b_regis|Mux14~20_combout\ & ((\mux_inB_ula|result[17]~16_combout\ & 
-- (!\alu|Add1~33\)) # (!\mux_inB_ula|result[17]~16_combout\ & ((\alu|Add1~33\) # (GND)))))
-- \alu|Add1~35\ = CARRY((\b_regis|Mux14~20_combout\ & (!\mux_inB_ula|result[17]~16_combout\ & !\alu|Add1~33\)) # (!\b_regis|Mux14~20_combout\ & ((!\alu|Add1~33\) # (!\mux_inB_ula|result[17]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux14~20_combout\,
	datab => \mux_inB_ula|result[17]~16_combout\,
	datad => VCC,
	cin => \alu|Add1~33\,
	combout => \alu|Add1~34_combout\,
	cout => \alu|Add1~35\);

-- Location: LCCOMB_X50_Y33_N22
\alu|ShiftRight0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~70_combout\ = (\alu|ShiftRight0~69_combout\) # ((\alu|ShiftRight0~116_combout\ & \mux_inB_ula|result[31]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~116_combout\,
	datac => \alu|ShiftRight0~69_combout\,
	datad => \mux_inB_ula|result[31]~2_combout\,
	combout => \alu|ShiftRight0~70_combout\);

-- Location: LCCOMB_X50_Y33_N4
\alu|ShiftRight0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~72_combout\ = (\alu|ShiftRight0~116_combout\ & ((\mux_inB_ula|result[27]~6_combout\) # ((\mux_inB_ula|result[28]~5_combout\ & \alu|ShiftLeft0~140_combout\)))) # (!\alu|ShiftRight0~116_combout\ & (\mux_inB_ula|result[28]~5_combout\ & 
-- (\alu|ShiftLeft0~140_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~116_combout\,
	datab => \mux_inB_ula|result[28]~5_combout\,
	datac => \alu|ShiftLeft0~140_combout\,
	datad => \mux_inB_ula|result[27]~6_combout\,
	combout => \alu|ShiftRight0~72_combout\);

-- Location: LCCOMB_X49_Y33_N4
\alu|ShiftRight0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~71_combout\ = (!\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[26]~7_combout\)) # (!\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[25]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[26]~7_combout\,
	datad => \mux_inB_ula|result[25]~8_combout\,
	combout => \alu|ShiftRight0~71_combout\);

-- Location: LCCOMB_X50_Y33_N18
\alu|ShiftRight0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~73_combout\ = (\alu|ShiftRight0~72_combout\) # (\alu|ShiftRight0~71_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight0~72_combout\,
	datac => \alu|ShiftRight0~71_combout\,
	combout => \alu|ShiftRight0~73_combout\);

-- Location: LCCOMB_X50_Y33_N0
\alu|ShiftRight0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~74_combout\ = (!\b_regis|Mux28~20_combout\ & ((\b_regis|Mux29~20_combout\ & (\alu|ShiftRight0~70_combout\)) # (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight0~73_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \alu|ShiftRight0~70_combout\,
	datac => \b_regis|Mux28~20_combout\,
	datad => \alu|ShiftRight0~73_combout\,
	combout => \alu|ShiftRight0~74_combout\);

-- Location: LCCOMB_X36_Y34_N22
\imm|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux9~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & (\mi|altsyncram_component|auto_generated|q_a\(22))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & ((\mi|altsyncram_component|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \mi|altsyncram_component|auto_generated|q_a\(31),
	combout => \imm|Mux9~0_combout\);

-- Location: LCCOMB_X36_Y34_N24
\imm|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux9~1_combout\ = (\imm|Mux19~1_combout\) # ((\imm|Mux9~0_combout\ & \imm|Mux7~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \imm|Mux9~0_combout\,
	datac => \imm|Mux7~6_combout\,
	datad => \imm|Mux19~1_combout\,
	combout => \imm|Mux9~1_combout\);

-- Location: LCCOMB_X47_Y34_N28
\mux_inB_ula|result[22]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[22]~11_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux41~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux9~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \imm|Mux9~1_combout\,
	datac => \ctrl|Mux1~0_combout\,
	datad => \b_regis|Mux41~20_combout\,
	combout => \mux_inB_ula|result[22]~11_combout\);

-- Location: LCCOMB_X47_Y34_N14
\alu|ShiftRight0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~63_combout\ = (!\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[22]~11_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[21]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \mux_inB_ula|result[21]~12_combout\,
	datac => \b_regis|Mux30~20_combout\,
	datad => \mux_inB_ula|result[22]~11_combout\,
	combout => \alu|ShiftRight0~63_combout\);

-- Location: LCCOMB_X50_Y34_N14
\alu|ShiftRight0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~65_combout\ = (\alu|ShiftRight0~64_combout\) # (\alu|ShiftRight0~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|ShiftRight0~64_combout\,
	datad => \alu|ShiftRight0~63_combout\,
	combout => \alu|ShiftRight0~65_combout\);

-- Location: LCCOMB_X45_Y34_N14
\alu|ShiftRight0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~66_combout\ = (\b_regis|Mux31~20_combout\ & (((\b_regis|Mux30~20_combout\)))) # (!\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[19]~14_combout\))) # (!\b_regis|Mux30~20_combout\ & 
-- (\mux_inB_ula|result[17]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \mux_inB_ula|result[17]~16_combout\,
	datac => \b_regis|Mux30~20_combout\,
	datad => \mux_inB_ula|result[19]~14_combout\,
	combout => \alu|ShiftRight0~66_combout\);

-- Location: LCCOMB_X47_Y34_N0
\mux_inB_ula|result[20]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[20]~13_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux43~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux11~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|Mux1~0_combout\,
	datac => \imm|Mux11~1_combout\,
	datad => \b_regis|Mux43~20_combout\,
	combout => \mux_inB_ula|result[20]~13_combout\);

-- Location: LCCOMB_X45_Y34_N24
\alu|ShiftRight0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~67_combout\ = (\b_regis|Mux31~20_combout\ & ((\alu|ShiftRight0~66_combout\ & ((\mux_inB_ula|result[20]~13_combout\))) # (!\alu|ShiftRight0~66_combout\ & (\mux_inB_ula|result[18]~15_combout\)))) # (!\b_regis|Mux31~20_combout\ & 
-- (((\alu|ShiftRight0~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[18]~15_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datac => \alu|ShiftRight0~66_combout\,
	datad => \mux_inB_ula|result[20]~13_combout\,
	combout => \alu|ShiftRight0~67_combout\);

-- Location: LCCOMB_X50_Y34_N28
\alu|ShiftRight0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~68_combout\ = (\alu|ShiftRight0~118_combout\ & ((\alu|ShiftRight0~65_combout\) # ((\alu|Mux31~22_combout\ & \alu|ShiftRight0~67_combout\)))) # (!\alu|ShiftRight0~118_combout\ & (\alu|Mux31~22_combout\ & ((\alu|ShiftRight0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~118_combout\,
	datab => \alu|Mux31~22_combout\,
	datac => \alu|ShiftRight0~65_combout\,
	datad => \alu|ShiftRight0~67_combout\,
	combout => \alu|ShiftRight0~68_combout\);

-- Location: LCCOMB_X50_Y34_N2
\alu|ShiftRight0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~75_combout\ = (\alu|ShiftRight0~74_combout\) # (\alu|ShiftRight0~68_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight0~74_combout\,
	datad => \alu|ShiftRight0~68_combout\,
	combout => \alu|ShiftRight0~75_combout\);

-- Location: LCCOMB_X50_Y41_N20
\alu|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~5_combout\ = (\alu|Mux14~4_combout\ & (((\alu|Add1~34_combout\)) # (!\alu|Mux11~9_combout\))) # (!\alu|Mux14~4_combout\ & (\alu|Mux11~9_combout\ & ((\alu|ShiftRight0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux14~4_combout\,
	datab => \alu|Mux11~9_combout\,
	datac => \alu|Add1~34_combout\,
	datad => \alu|ShiftRight0~75_combout\,
	combout => \alu|Mux14~5_combout\);

-- Location: LCCOMB_X49_Y33_N6
\alu|ShiftRight1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~16_combout\ = (\b_regis|Mux30~20_combout\ & ((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux32~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \imm|Mux0~2_combout\,
	datad => \b_regis|Mux32~20_combout\,
	combout => \alu|ShiftRight1~16_combout\);

-- Location: LCCOMB_X50_Y33_N2
\alu|ShiftRight1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~17_combout\ = (\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight0~69_combout\) # ((\alu|ShiftRight1~16_combout\)))) # (!\b_regis|Mux29~20_combout\ & (((\alu|ShiftRight0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~69_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftRight1~16_combout\,
	datad => \alu|ShiftRight0~73_combout\,
	combout => \alu|ShiftRight1~17_combout\);

-- Location: LCCOMB_X50_Y34_N8
\alu|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~3_combout\ = (\alu|Mux0~0_combout\ & ((\alu|ShiftRight0~68_combout\) # ((!\b_regis|Mux28~20_combout\ & \alu|ShiftRight1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \alu|ShiftRight0~68_combout\,
	datac => \alu|Mux0~0_combout\,
	datad => \alu|ShiftRight1~17_combout\,
	combout => \alu|Mux14~3_combout\);

-- Location: LCCOMB_X50_Y41_N14
\alu|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~6_combout\ = (\alu|Mux11~6_combout\ & (!\alu|Mux11~10_combout\)) # (!\alu|Mux11~6_combout\ & ((\alu|Mux11~10_combout\ & ((\alu|Mux14~3_combout\))) # (!\alu|Mux11~10_combout\ & (\alu|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~6_combout\,
	datab => \alu|Mux11~10_combout\,
	datac => \alu|Mux14~5_combout\,
	datad => \alu|Mux14~3_combout\,
	combout => \alu|Mux14~6_combout\);

-- Location: LCCOMB_X50_Y36_N26
\alu|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~4_combout\ = (!\b_regis|Mux27~20_combout\ & (!\alu|ShiftLeft0~26_combout\ & (!\alu|ShiftLeft0~29_combout\ & \contr_ula|ctr_ula[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datab => \alu|ShiftLeft0~26_combout\,
	datac => \alu|ShiftLeft0~29_combout\,
	datad => \contr_ula|ctr_ula[0]~1_combout\,
	combout => \alu|Mux11~4_combout\);

-- Location: LCCOMB_X50_Y35_N2
\alu|ShiftLeft0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~42_combout\ = (\alu|ShiftLeft0~139_combout\ & ((\mux_inB_ula|result[5]~28_combout\) # ((\mux_inB_ula|result[2]~31_combout\ & \alu|ShiftLeft0~140_combout\)))) # (!\alu|ShiftLeft0~139_combout\ & (\mux_inB_ula|result[2]~31_combout\ & 
-- ((\alu|ShiftLeft0~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~139_combout\,
	datab => \mux_inB_ula|result[2]~31_combout\,
	datac => \mux_inB_ula|result[5]~28_combout\,
	datad => \alu|ShiftLeft0~140_combout\,
	combout => \alu|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X52_Y38_N14
\alu|ShiftLeft0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~58_combout\ = (\mux_inB_ula|result[7]~26_combout\ & ((\alu|ShiftRight0~116_combout\) # ((\alu|ShiftLeft0~140_combout\ & \mux_inB_ula|result[6]~27_combout\)))) # (!\mux_inB_ula|result[7]~26_combout\ & (\alu|ShiftLeft0~140_combout\ & 
-- (\mux_inB_ula|result[6]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[7]~26_combout\,
	datab => \alu|ShiftLeft0~140_combout\,
	datac => \mux_inB_ula|result[6]~27_combout\,
	datad => \alu|ShiftRight0~116_combout\,
	combout => \alu|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X51_Y38_N24
\mux_inB_ula|result[9]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[9]~24_combout\ = (\ctrl|Mux1~0_combout\ & (((\b_regis|Mux54~20_combout\)))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux21~6_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datab => \imm|Mux21~6_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(29),
	datad => \b_regis|Mux54~20_combout\,
	combout => \mux_inB_ula|result[9]~24_combout\);

-- Location: LCCOMB_X51_Y38_N12
\alu|ShiftLeft0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~57_combout\ = (!\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[8]~25_combout\)) # (!\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[9]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \mux_inB_ula|result[8]~25_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \mux_inB_ula|result[9]~24_combout\,
	combout => \alu|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X51_Y38_N18
\alu|ShiftLeft0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~59_combout\ = (\alu|ShiftLeft0~58_combout\) # (\alu|ShiftLeft0~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|ShiftLeft0~58_combout\,
	datad => \alu|ShiftLeft0~57_combout\,
	combout => \alu|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X51_Y38_N4
\alu|ShiftLeft0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~60_combout\ = (\b_regis|Mux29~20_combout\ & ((\alu|ShiftLeft0~43_combout\) # ((\alu|ShiftLeft0~42_combout\)))) # (!\b_regis|Mux29~20_combout\ & (((\alu|ShiftLeft0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~43_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftLeft0~42_combout\,
	datad => \alu|ShiftLeft0~59_combout\,
	combout => \alu|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X50_Y35_N0
\alu|ShiftLeft0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~32_combout\ = (!\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[0]~1_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[1]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[1]~32_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[0]~1_combout\,
	datad => \b_regis|Mux31~20_combout\,
	combout => \alu|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X51_Y41_N30
\alu|ShiftLeft0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~97_combout\ = (\alu|Mux31~22_combout\ & \alu|ShiftLeft0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~22_combout\,
	datad => \alu|ShiftLeft0~32_combout\,
	combout => \alu|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X45_Y33_N24
\alu|saida~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~9_combout\ = \b_regis|Mux14~20_combout\ $ (((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux46~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux14~2_combout\,
	datab => \b_regis|Mux14~20_combout\,
	datac => \ctrl|Mux1~0_combout\,
	datad => \b_regis|Mux46~20_combout\,
	combout => \alu|saida~9_combout\);

-- Location: LCCOMB_X51_Y37_N26
\alu|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~7_combout\ = (\alu|Mux11~4_combout\ & (!\b_regis|Mux28~20_combout\)) # (!\alu|Mux11~4_combout\ & ((\contr_ula|ctr_ula[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datac => \contr_ula|ctr_ula[0]~1_combout\,
	datad => \alu|Mux11~4_combout\,
	combout => \alu|Mux11~7_combout\);

-- Location: LCCOMB_X50_Y41_N12
\alu|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~1_combout\ = (\alu|Mux11~20_combout\ & ((\alu|Mux11~7_combout\ & (\alu|ShiftLeft0~97_combout\)) # (!\alu|Mux11~7_combout\ & ((\alu|saida~9_combout\))))) # (!\alu|Mux11~20_combout\ & (((!\alu|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~20_combout\,
	datab => \alu|ShiftLeft0~97_combout\,
	datac => \alu|saida~9_combout\,
	datad => \alu|Mux11~7_combout\,
	combout => \alu|Mux14~1_combout\);

-- Location: LCCOMB_X50_Y41_N26
\alu|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~2_combout\ = (\alu|Mux11~4_combout\ & ((\alu|Mux14~1_combout\ & (\alu|ShiftLeft0~96_combout\)) # (!\alu|Mux14~1_combout\ & ((\alu|ShiftLeft0~60_combout\))))) # (!\alu|Mux11~4_combout\ & (((\alu|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~96_combout\,
	datab => \alu|Mux11~4_combout\,
	datac => \alu|ShiftLeft0~60_combout\,
	datad => \alu|Mux14~1_combout\,
	combout => \alu|Mux14~2_combout\);

-- Location: LCCOMB_X50_Y41_N0
\alu|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~7_combout\ = (\alu|Mux11~8_combout\ & ((\alu|Mux14~6_combout\ & ((\alu|Mux14~2_combout\))) # (!\alu|Mux14~6_combout\ & (\alu|tmp[17]~34_combout\)))) # (!\alu|Mux11~8_combout\ & (((\alu|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~8_combout\,
	datab => \alu|tmp[17]~34_combout\,
	datac => \alu|Mux14~6_combout\,
	datad => \alu|Mux14~2_combout\,
	combout => \alu|Mux14~7_combout\);

-- Location: LCCOMB_X50_Y41_N18
\alu|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~8_combout\ = (\alu|Mux11~11_combout\ & (\mux_inB_ula|result[31]~2_combout\)) # (!\alu|Mux11~11_combout\ & ((\alu|Mux14~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_inB_ula|result[31]~2_combout\,
	datac => \alu|Mux11~11_combout\,
	datad => \alu|Mux14~7_combout\,
	combout => \alu|Mux14~8_combout\);

-- Location: LCCOMB_X50_Y41_N28
\mux_md_breg|result[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[17]~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux14~8_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \md|altsyncram_component|auto_generated|q_a\(17),
	datad => \alu|Mux14~8_combout\,
	combout => \mux_md_breg|result[17]~17_combout\);

-- Location: LCFF_X49_Y43_N31
\b_regis|um_Reg[13][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[17]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][17]~regout\);

-- Location: LCCOMB_X54_Y39_N12
\b_regis|Mux46~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[11][17]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[9][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[11][17]~regout\,
	datac => \b_regis|um_Reg[9][17]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux46~17_combout\);

-- Location: LCCOMB_X50_Y43_N20
\b_regis|Mux46~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux46~17_combout\ & (\b_regis|um_Reg[15][17]~regout\)) # (!\b_regis|Mux46~17_combout\ & ((\b_regis|um_Reg[13][17]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux46~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][17]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[13][17]~regout\,
	datad => \b_regis|Mux46~17_combout\,
	combout => \b_regis|Mux46~18_combout\);

-- Location: LCCOMB_X50_Y41_N24
\b_regis|um_Reg[4][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[4][17]~feeder_combout\ = \mux_md_breg|result[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[17]~17_combout\,
	combout => \b_regis|um_Reg[4][17]~feeder_combout\);

-- Location: LCFF_X50_Y41_N25
\b_regis|um_Reg[4][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[4][17]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][17]~regout\);

-- Location: LCFF_X45_Y39_N27
\b_regis|um_Reg[6][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[17]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][17]~regout\);

-- Location: LCCOMB_X45_Y39_N2
\b_regis|Mux46~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][17]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[6][17]~regout\,
	datac => \b_regis|um_Reg[2][17]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux46~14_combout\);

-- Location: LCCOMB_X45_Y33_N8
\b_regis|Mux46~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~15_combout\ = (\b_regis|Mux46~14_combout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[4][17]~regout\ & \mi|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[4][17]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux46~14_combout\,
	combout => \b_regis|Mux46~15_combout\);

-- Location: LCFF_X40_Y37_N15
\b_regis|um_Reg[7][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[17]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][17]~regout\);

-- Location: LCFF_X41_Y40_N5
\b_regis|um_Reg[5][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[17]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][17]~regout\);

-- Location: LCFF_X45_Y41_N17
\b_regis|um_Reg[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[17]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][17]~regout\);

-- Location: LCCOMB_X41_Y40_N4
\b_regis|Mux46~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21)) # ((\b_regis|um_Reg[5][17]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[1][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[5][17]~regout\,
	datad => \b_regis|um_Reg[1][17]~regout\,
	combout => \b_regis|Mux46~12_combout\);

-- Location: LCCOMB_X40_Y37_N14
\b_regis|Mux46~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux46~12_combout\ & ((\b_regis|um_Reg[7][17]~regout\))) # (!\b_regis|Mux46~12_combout\ & (\b_regis|um_Reg[3][17]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux46~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[3][17]~regout\,
	datac => \b_regis|um_Reg[7][17]~regout\,
	datad => \b_regis|Mux46~12_combout\,
	combout => \b_regis|Mux46~13_combout\);

-- Location: LCCOMB_X45_Y33_N18
\b_regis|Mux46~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23)) # ((\b_regis|Mux46~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|Mux46~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|Mux46~15_combout\,
	datad => \b_regis|Mux46~13_combout\,
	combout => \b_regis|Mux46~16_combout\);

-- Location: LCCOMB_X45_Y33_N4
\b_regis|Mux46~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux46~16_combout\ & ((\b_regis|Mux46~18_combout\))) # (!\b_regis|Mux46~16_combout\ & (\b_regis|Mux46~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux46~11_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|Mux46~18_combout\,
	datad => \b_regis|Mux46~16_combout\,
	combout => \b_regis|Mux46~19_combout\);

-- Location: LCCOMB_X48_Y43_N30
\b_regis|Mux46~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|um_Reg[23][17]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|um_Reg[22][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[22][17]~regout\,
	datab => \b_regis|um_Reg[23][17]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux46~7_combout\);

-- Location: LCCOMB_X48_Y43_N0
\b_regis|Mux46~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux46~7_combout\ & (\b_regis|um_Reg[31][17]~regout\)) # (!\b_regis|Mux46~7_combout\ & ((\b_regis|um_Reg[30][17]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux46~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[31][17]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[30][17]~regout\,
	datad => \b_regis|Mux46~7_combout\,
	combout => \b_regis|Mux46~8_combout\);

-- Location: LCCOMB_X44_Y40_N18
\b_regis|Mux46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|um_Reg[26][17]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[18][17]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[18][17]~regout\,
	datac => \b_regis|um_Reg[26][17]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux46~0_combout\);

-- Location: LCCOMB_X45_Y32_N22
\b_regis|Mux46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux46~0_combout\ & (\b_regis|um_Reg[27][17]~regout\)) # (!\b_regis|Mux46~0_combout\ & ((\b_regis|um_Reg[19][17]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux46~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][17]~regout\,
	datab => \b_regis|um_Reg[19][17]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \b_regis|Mux46~0_combout\,
	combout => \b_regis|Mux46~1_combout\);

-- Location: LCFF_X50_Y37_N23
\b_regis|um_Reg[21][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[17]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][17]~regout\);

-- Location: LCCOMB_X51_Y41_N18
\b_regis|Mux46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[21][17]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[20][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[21][17]~regout\,
	datac => \b_regis|um_Reg[20][17]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux46~2_combout\);

-- Location: LCCOMB_X42_Y41_N18
\b_regis|Mux46~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux46~2_combout\ & ((\b_regis|um_Reg[29][17]~regout\))) # (!\b_regis|Mux46~2_combout\ & (\b_regis|um_Reg[28][17]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][17]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[29][17]~regout\,
	datad => \b_regis|Mux46~2_combout\,
	combout => \b_regis|Mux46~3_combout\);

-- Location: LCCOMB_X52_Y39_N0
\b_regis|um_Reg[17][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[17][17]~feeder_combout\ = \mux_md_breg|result[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[17]~17_combout\,
	combout => \b_regis|um_Reg[17][17]~feeder_combout\);

-- Location: LCFF_X52_Y39_N1
\b_regis|um_Reg[17][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[17][17]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][17]~regout\);

-- Location: LCFF_X49_Y41_N17
\b_regis|um_Reg[16][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[17]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][17]~regout\);

-- Location: LCCOMB_X49_Y41_N16
\b_regis|Mux46~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[24][17]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\b_regis|um_Reg[16][17]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[24][17]~regout\,
	datac => \b_regis|um_Reg[16][17]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux46~4_combout\);

-- Location: LCCOMB_X48_Y34_N16
\b_regis|Mux46~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux46~4_combout\ & (\b_regis|um_Reg[25][17]~regout\)) # (!\b_regis|Mux46~4_combout\ & ((\b_regis|um_Reg[17][17]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[25][17]~regout\,
	datab => \b_regis|um_Reg[17][17]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \b_regis|Mux46~4_combout\,
	combout => \b_regis|Mux46~5_combout\);

-- Location: LCCOMB_X45_Y33_N28
\b_regis|Mux46~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (\mi|altsyncram_component|auto_generated|q_a\(22))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|Mux46~3_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux46~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|Mux46~3_combout\,
	datad => \b_regis|Mux46~5_combout\,
	combout => \b_regis|Mux46~6_combout\);

-- Location: LCCOMB_X45_Y33_N14
\b_regis|Mux46~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux46~6_combout\ & (\b_regis|Mux46~8_combout\)) # (!\b_regis|Mux46~6_combout\ & ((\b_regis|Mux46~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux46~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux46~8_combout\,
	datac => \b_regis|Mux46~1_combout\,
	datad => \b_regis|Mux46~6_combout\,
	combout => \b_regis|Mux46~9_combout\);

-- Location: LCCOMB_X45_Y33_N30
\b_regis|Mux46~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux46~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux46~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux46~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux46~19_combout\,
	datad => \b_regis|Mux46~9_combout\,
	combout => \b_regis|Mux46~20_combout\);

-- Location: LCCOMB_X45_Y33_N0
\mux_inB_ula|result[17]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[17]~16_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux46~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux14~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux14~2_combout\,
	datac => \ctrl|Mux1~0_combout\,
	datad => \b_regis|Mux46~20_combout\,
	combout => \mux_inB_ula|result[17]~16_combout\);

-- Location: LCCOMB_X44_Y36_N28
\imm|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux13~0_combout\ = (\imm|Mux19~2_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\imm|Mux19~2_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \mi|altsyncram_component|auto_generated|q_a\(31),
	datad => \imm|Mux19~2_combout\,
	combout => \imm|Mux13~0_combout\);

-- Location: LCCOMB_X44_Y36_N22
\imm|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux13~1_combout\ = (\imm|Mux19~1_combout\) # ((\imm|Mux14~0_combout\ & \imm|Mux13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \imm|Mux19~1_combout\,
	datac => \imm|Mux14~0_combout\,
	datad => \imm|Mux13~0_combout\,
	combout => \imm|Mux13~1_combout\);

-- Location: LCCOMB_X43_Y34_N10
\mux_inB_ula|result[18]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[18]~15_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux45~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux13~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datab => \imm|Mux13~1_combout\,
	datad => \b_regis|Mux45~20_combout\,
	combout => \mux_inB_ula|result[18]~15_combout\);

-- Location: LCCOMB_X53_Y33_N12
\alu|ShiftRight0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~35_combout\ = (\b_regis|Mux30~20_combout\ & (((!\b_regis|Mux31~20_combout\ & \mux_inB_ula|result[18]~15_combout\)))) # (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[17]~16_combout\ & (\b_regis|Mux31~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \mux_inB_ula|result[17]~16_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \mux_inB_ula|result[18]~15_combout\,
	combout => \alu|ShiftRight0~35_combout\);

-- Location: LCCOMB_X53_Y33_N4
\alu|ShiftRight0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~37_combout\ = (\b_regis|Mux29~20_combout\ & (((\alu|ShiftRight0~34_combout\)))) # (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight0~36_combout\) # ((\alu|ShiftRight0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \alu|ShiftRight0~36_combout\,
	datac => \alu|ShiftRight0~34_combout\,
	datad => \alu|ShiftRight0~35_combout\,
	combout => \alu|ShiftRight0~37_combout\);

-- Location: LCCOMB_X52_Y37_N0
\alu|ShiftRight0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~38_combout\ = (\alu|ShiftRight0~31_combout\) # ((\b_regis|Mux28~20_combout\ & \alu|ShiftRight0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datac => \alu|ShiftRight0~31_combout\,
	datad => \alu|ShiftRight0~37_combout\,
	combout => \alu|ShiftRight0~38_combout\);

-- Location: LCCOMB_X51_Y40_N14
\alu|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux15~5_combout\ = (\b_regis|Mux27~20_combout\ & (((\mux_inB_ula|result[31]~2_combout\)))) # (!\b_regis|Mux27~20_combout\ & ((\alu|ShiftLeft0~31_combout\ & (\mux_inB_ula|result[31]~2_combout\)) # (!\alu|ShiftLeft0~31_combout\ & 
-- ((\alu|ShiftRight0~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datab => \alu|ShiftLeft0~31_combout\,
	datac => \mux_inB_ula|result[31]~2_combout\,
	datad => \alu|ShiftRight0~38_combout\,
	combout => \alu|Mux15~5_combout\);

-- Location: LCCOMB_X51_Y40_N4
\alu|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux15~6_combout\ = (\b_regis|Mux15~20_combout\ & ((\contr_ula|ctr_ula[0]~1_combout\) # ((\mux_inB_ula|result[16]~17_combout\ & \contr_ula|ctr_ula[1]~0_combout\)))) # (!\b_regis|Mux15~20_combout\ & (\contr_ula|ctr_ula[0]~1_combout\ & 
-- ((\mux_inB_ula|result[16]~17_combout\) # (!\contr_ula|ctr_ula[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux15~20_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \mux_inB_ula|result[16]~17_combout\,
	datad => \contr_ula|ctr_ula[1]~0_combout\,
	combout => \alu|Mux15~6_combout\);

-- Location: LCCOMB_X52_Y37_N18
\alu|ShiftRight0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~114_combout\ = (\alu|Mux31~16_combout\ & ((\alu|ShiftRight0~31_combout\) # ((\b_regis|Mux28~20_combout\ & \alu|ShiftRight0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \alu|Mux31~16_combout\,
	datac => \alu|ShiftRight0~31_combout\,
	datad => \alu|ShiftRight0~37_combout\,
	combout => \alu|ShiftRight0~114_combout\);

-- Location: LCCOMB_X51_Y40_N18
\alu|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux15~7_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & (\alu|Mux15~6_combout\)) # (!\contr_ula|ctr_ula[1]~0_combout\ & ((\alu|Mux15~6_combout\ & ((\alu|ShiftRight0~114_combout\))) # (!\alu|Mux15~6_combout\ & (\alu|Add1~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[1]~0_combout\,
	datab => \alu|Mux15~6_combout\,
	datac => \alu|Add1~32_combout\,
	datad => \alu|ShiftRight0~114_combout\,
	combout => \alu|Mux15~7_combout\);

-- Location: LCCOMB_X51_Y40_N28
\alu|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux15~8_combout\ = (\alu|Mux15~4_combout\ & ((\alu|Mux15~5_combout\) # ((!\contr_ula|ctr_ula[3]~2_combout\ & \alu|Mux15~7_combout\)))) # (!\alu|Mux15~4_combout\ & (!\contr_ula|ctr_ula[3]~2_combout\ & ((\alu|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux15~4_combout\,
	datab => \contr_ula|ctr_ula[3]~2_combout\,
	datac => \alu|Mux15~5_combout\,
	datad => \alu|Mux15~7_combout\,
	combout => \alu|Mux15~8_combout\);

-- Location: LCCOMB_X51_Y40_N10
\alu|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux15~9_combout\ = (\alu|Mux15~3_combout\) # ((!\contr_ula|Mux4~1_combout\ & \alu|Mux15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|Mux4~1_combout\,
	datac => \alu|Mux15~3_combout\,
	datad => \alu|Mux15~8_combout\,
	combout => \alu|Mux15~9_combout\);

-- Location: LCCOMB_X51_Y40_N26
\mux_md_breg|result[16]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[16]~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux15~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \md|altsyncram_component|auto_generated|q_a\(16),
	datac => \mi|altsyncram_component|auto_generated|q_a\(4),
	datad => \alu|Mux15~9_combout\,
	combout => \mux_md_breg|result[16]~18_combout\);

-- Location: LCFF_X52_Y39_N13
\b_regis|um_Reg[17][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][16]~regout\);

-- Location: LCCOMB_X44_Y39_N8
\b_regis|Mux47~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|um_Reg[17][16]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|um_Reg[16][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[16][16]~regout\,
	datab => \b_regis|um_Reg[17][16]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux47~4_combout\);

-- Location: LCFF_X52_Y40_N17
\b_regis|um_Reg[24][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][16]~regout\);

-- Location: LCCOMB_X43_Y35_N20
\b_regis|Mux47~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~5_combout\ = (\b_regis|Mux47~4_combout\ & ((\b_regis|um_Reg[25][16]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\b_regis|Mux47~4_combout\ & (((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- \b_regis|um_Reg[24][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[25][16]~regout\,
	datab => \b_regis|Mux47~4_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \b_regis|um_Reg[24][16]~regout\,
	combout => \b_regis|Mux47~5_combout\);

-- Location: LCCOMB_X45_Y37_N28
\b_regis|Mux47~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux47~3_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\mi|altsyncram_component|auto_generated|q_a\(21) & \b_regis|Mux47~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux47~3_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|Mux47~5_combout\,
	combout => \b_regis|Mux47~6_combout\);

-- Location: LCCOMB_X43_Y43_N18
\b_regis|Mux47~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|um_Reg[30][16]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[22][16]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[22][16]~regout\,
	datab => \b_regis|um_Reg[30][16]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux47~7_combout\);

-- Location: LCCOMB_X43_Y40_N4
\b_regis|Mux47~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux47~7_combout\ & ((\b_regis|um_Reg[31][16]~regout\))) # (!\b_regis|Mux47~7_combout\ & (\b_regis|um_Reg[23][16]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux47~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[23][16]~regout\,
	datac => \b_regis|um_Reg[31][16]~regout\,
	datad => \b_regis|Mux47~7_combout\,
	combout => \b_regis|Mux47~8_combout\);

-- Location: LCFF_X43_Y40_N27
\b_regis|um_Reg[27][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][16]~regout\);

-- Location: LCCOMB_X51_Y40_N30
\b_regis|Mux47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|um_Reg[19][16]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|um_Reg[18][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[18][16]~regout\,
	datac => \b_regis|um_Reg[19][16]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux47~0_combout\);

-- Location: LCCOMB_X43_Y40_N26
\b_regis|Mux47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux47~0_combout\ & ((\b_regis|um_Reg[27][16]~regout\))) # (!\b_regis|Mux47~0_combout\ & (\b_regis|um_Reg[26][16]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][16]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[27][16]~regout\,
	datad => \b_regis|Mux47~0_combout\,
	combout => \b_regis|Mux47~1_combout\);

-- Location: LCCOMB_X45_Y37_N14
\b_regis|Mux47~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux47~6_combout\ & (\b_regis|Mux47~8_combout\)) # (!\b_regis|Mux47~6_combout\ & ((\b_regis|Mux47~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|Mux47~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux47~6_combout\,
	datac => \b_regis|Mux47~8_combout\,
	datad => \b_regis|Mux47~1_combout\,
	combout => \b_regis|Mux47~9_combout\);

-- Location: LCFF_X45_Y42_N27
\b_regis|um_Reg[13][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][16]~regout\);

-- Location: LCCOMB_X45_Y42_N0
\b_regis|Mux47~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[11][16]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[9][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[11][16]~regout\,
	datac => \b_regis|um_Reg[9][16]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux47~17_combout\);

-- Location: LCCOMB_X45_Y42_N26
\b_regis|Mux47~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux47~17_combout\ & (\b_regis|um_Reg[15][16]~regout\)) # (!\b_regis|Mux47~17_combout\ & ((\b_regis|um_Reg[13][16]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux47~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][16]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[13][16]~regout\,
	datad => \b_regis|Mux47~17_combout\,
	combout => \b_regis|Mux47~18_combout\);

-- Location: LCFF_X47_Y42_N7
\b_regis|um_Reg[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][16]~regout\);

-- Location: LCCOMB_X47_Y42_N28
\b_regis|Mux47~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[5][16]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[1][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][16]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[5][16]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux47~10_combout\);

-- Location: LCCOMB_X47_Y42_N6
\b_regis|Mux47~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux47~10_combout\ & (\b_regis|um_Reg[7][16]~regout\)) # (!\b_regis|Mux47~10_combout\ & ((\b_regis|um_Reg[3][16]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux47~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[7][16]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[3][16]~regout\,
	datad => \b_regis|Mux47~10_combout\,
	combout => \b_regis|Mux47~11_combout\);

-- Location: LCCOMB_X51_Y43_N20
\b_regis|um_Reg[12][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[12][16]~feeder_combout\ = \mux_md_breg|result[16]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[16]~18_combout\,
	combout => \b_regis|um_Reg[12][16]~feeder_combout\);

-- Location: LCFF_X51_Y43_N21
\b_regis|um_Reg[12][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[12][16]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][16]~regout\);

-- Location: LCFF_X52_Y42_N11
\b_regis|um_Reg[14][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[16]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][16]~regout\);

-- Location: LCCOMB_X52_Y42_N28
\b_regis|Mux47~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[10][16]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[8][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[10][16]~regout\,
	datac => \b_regis|um_Reg[8][16]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux47~12_combout\);

-- Location: LCCOMB_X52_Y42_N10
\b_regis|Mux47~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux47~12_combout\ & ((\b_regis|um_Reg[14][16]~regout\))) # (!\b_regis|Mux47~12_combout\ & (\b_regis|um_Reg[12][16]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux47~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[12][16]~regout\,
	datac => \b_regis|um_Reg[14][16]~regout\,
	datad => \b_regis|Mux47~12_combout\,
	combout => \b_regis|Mux47~13_combout\);

-- Location: LCCOMB_X45_Y42_N28
\b_regis|Mux47~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|Mux47~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|Mux47~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux47~15_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \b_regis|Mux47~13_combout\,
	combout => \b_regis|Mux47~16_combout\);

-- Location: LCCOMB_X45_Y42_N30
\b_regis|Mux47~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux47~16_combout\ & (\b_regis|Mux47~18_combout\)) # (!\b_regis|Mux47~16_combout\ & ((\b_regis|Mux47~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux47~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|Mux47~18_combout\,
	datac => \b_regis|Mux47~11_combout\,
	datad => \b_regis|Mux47~16_combout\,
	combout => \b_regis|Mux47~19_combout\);

-- Location: LCCOMB_X45_Y37_N0
\b_regis|Mux47~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux47~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux47~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux47~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux47~9_combout\,
	datad => \b_regis|Mux47~19_combout\,
	combout => \b_regis|Mux47~20_combout\);

-- Location: LCCOMB_X50_Y33_N30
\alu|Mux18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~15_combout\ = (\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight0~72_combout\) # ((\alu|ShiftRight0~71_combout\)))) # (!\b_regis|Mux29~20_combout\ & (((\alu|ShiftRight0~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \alu|ShiftRight0~72_combout\,
	datac => \alu|ShiftRight0~71_combout\,
	datad => \alu|ShiftRight0~65_combout\,
	combout => \alu|Mux18~15_combout\);

-- Location: LCCOMB_X53_Y34_N6
\alu|ShiftRight1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~14_combout\ = (\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[16]~17_combout\)) # (!\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[14]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[16]~17_combout\,
	datad => \mux_inB_ula|result[14]~19_combout\,
	combout => \alu|ShiftRight1~14_combout\);

-- Location: LCCOMB_X53_Y34_N16
\alu|ShiftRight0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~58_combout\ = (\alu|ShiftRight0~57_combout\) # ((\b_regis|Mux31~20_combout\ & \alu|ShiftRight1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~57_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datad => \alu|ShiftRight1~14_combout\,
	combout => \alu|ShiftRight0~58_combout\);

-- Location: LCCOMB_X53_Y34_N8
\alu|ShiftRight0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~91_combout\ = (\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight0~67_combout\))) # (!\b_regis|Mux29~20_combout\ & (\alu|ShiftRight0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftRight0~58_combout\,
	datad => \alu|ShiftRight0~67_combout\,
	combout => \alu|ShiftRight0~91_combout\);

-- Location: LCCOMB_X51_Y37_N16
\alu|ShiftRight1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~60_combout\ = (\b_regis|Mux28~20_combout\ & ((\alu|ShiftRight1~56_combout\))) # (!\b_regis|Mux28~20_combout\ & (\mux_inB_ula|result[31]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \mux_inB_ula|result[31]~2_combout\,
	datad => \alu|ShiftRight1~56_combout\,
	combout => \alu|ShiftRight1~60_combout\);

-- Location: LCCOMB_X49_Y36_N24
\alu|Mux28~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~24_combout\ = (((\mi|altsyncram_component|auto_generated|q_a\(2)) # (!\contr_ula|Mux2~0_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(4))) # (!\contr_ula|Mux4~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|Mux4~1_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \mi|altsyncram_component|auto_generated|q_a\(2),
	datad => \contr_ula|Mux2~0_combout\,
	combout => \alu|Mux28~24_combout\);

-- Location: LCCOMB_X51_Y36_N26
\alu|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~11_combout\ = (!\alu|Mux28~24_combout\ & ((\alu|Mux31~16_combout\) # (!\alu|Mux28~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~10_combout\,
	datab => \alu|Mux28~24_combout\,
	datad => \alu|Mux31~16_combout\,
	combout => \alu|Mux28~11_combout\);

-- Location: LCCOMB_X50_Y35_N28
\alu|ShiftLeft0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~43_combout\ = (\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[3]~30_combout\ & (!\b_regis|Mux31~20_combout\))) # (!\b_regis|Mux30~20_combout\ & (((\b_regis|Mux31~20_combout\ & \mux_inB_ula|result[4]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[3]~30_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \mux_inB_ula|result[4]~29_combout\,
	combout => \alu|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X50_Y35_N22
\alu|ShiftLeft0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~44_combout\ = (\b_regis|Mux29~20_combout\ & (\alu|ShiftLeft0~32_combout\)) # (!\b_regis|Mux29~20_combout\ & (((\alu|ShiftLeft0~43_combout\) # (\alu|ShiftLeft0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~32_combout\,
	datab => \alu|ShiftLeft0~43_combout\,
	datac => \b_regis|Mux29~20_combout\,
	datad => \alu|ShiftLeft0~42_combout\,
	combout => \alu|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X51_Y35_N12
\alu|ShiftLeft0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~75_combout\ = (\alu|ShiftLeft0~140_combout\ & ((\mux_inB_ula|result[10]~23_combout\) # ((\alu|ShiftLeft0~139_combout\ & \mux_inB_ula|result[13]~20_combout\)))) # (!\alu|ShiftLeft0~140_combout\ & (\alu|ShiftLeft0~139_combout\ & 
-- (\mux_inB_ula|result[13]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~140_combout\,
	datab => \alu|ShiftLeft0~139_combout\,
	datac => \mux_inB_ula|result[13]~20_combout\,
	datad => \mux_inB_ula|result[10]~23_combout\,
	combout => \alu|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X50_Y35_N24
\alu|ShiftLeft0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~76_combout\ = (\b_regis|Mux29~20_combout\ & (((\alu|ShiftLeft0~59_combout\)))) # (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftLeft0~74_combout\) # ((\alu|ShiftLeft0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~74_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftLeft0~75_combout\,
	datad => \alu|ShiftLeft0~59_combout\,
	combout => \alu|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X51_Y39_N4
\alu|ShiftLeft0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~77_combout\ = (\b_regis|Mux28~20_combout\ & ((\alu|ShiftLeft0~76_combout\))) # (!\b_regis|Mux28~20_combout\ & (\alu|ShiftLeft0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux28~20_combout\,
	datac => \alu|ShiftLeft0~44_combout\,
	datad => \alu|ShiftLeft0~76_combout\,
	combout => \alu|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X49_Y36_N20
\alu|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~10_combout\ = (\contr_ula|Mux4~1_combout\ & ((\contr_ula|ctr_ula[0]~1_combout\) # (!\contr_ula|ctr_ula[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|Mux4~1_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datad => \contr_ula|ctr_ula[1]~0_combout\,
	combout => \alu|Mux28~10_combout\);

-- Location: LCCOMB_X51_Y39_N14
\alu|Mux18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~14_combout\ = (\alu|tmp[13]~26_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(2)) # ((!\mi|altsyncram_component|auto_generated|q_a\(4)) # (!\contr_ula|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(2),
	datab => \contr_ula|Mux3~0_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(4),
	datad => \alu|tmp[13]~26_combout\,
	combout => \alu|Mux18~14_combout\);

-- Location: LCCOMB_X50_Y39_N18
\alu|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~8_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (\contr_ula|ctr_ula[1]~0_combout\ & ((\b_regis|Mux18~20_combout\) # (\mux_inB_ula|result[13]~20_combout\)))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (((\b_regis|Mux18~20_combout\ & 
-- \mux_inB_ula|result[13]~20_combout\)) # (!\contr_ula|ctr_ula[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \contr_ula|ctr_ula[1]~0_combout\,
	datac => \b_regis|Mux18~20_combout\,
	datad => \mux_inB_ula|result[13]~20_combout\,
	combout => \alu|Mux18~8_combout\);

-- Location: LCCOMB_X50_Y36_N18
\alu|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~12_combout\ = (!\contr_ula|ctr_ula[1]~0_combout\ & (((!\alu|ShiftLeft0~26_combout\ & !\alu|ShiftLeft0~29_combout\)) # (!\contr_ula|ctr_ula[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \alu|ShiftLeft0~26_combout\,
	datac => \alu|ShiftLeft0~29_combout\,
	datad => \contr_ula|ctr_ula[1]~0_combout\,
	combout => \alu|Mux28~12_combout\);

-- Location: LCCOMB_X49_Y38_N10
\mux_inB_ula|result[7]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[7]~26_combout\ = (\ctrl|Mux1~0_combout\ & (((\b_regis|Mux56~20_combout\)))) # (!\ctrl|Mux1~0_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(27) & (\imm|Mux21~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(27),
	datac => \imm|Mux21~6_combout\,
	datad => \b_regis|Mux56~20_combout\,
	combout => \mux_inB_ula|result[7]~26_combout\);

-- Location: LCFF_X43_Y32_N23
\b_regis|um_Reg[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[4]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][4]~regout\);

-- Location: LCCOMB_X39_Y35_N20
\b_regis|um_Reg[23][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[23][4]~feeder_combout\ = \mux_md_breg|result[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[4]~3_combout\,
	combout => \b_regis|um_Reg[23][4]~feeder_combout\);

-- Location: LCFF_X39_Y35_N21
\b_regis|um_Reg[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[23][4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][4]~regout\);

-- Location: LCCOMB_X38_Y34_N22
\b_regis|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18)) # (\b_regis|um_Reg[23][4]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[19][4]~regout\ & (!\mi|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[19][4]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|um_Reg[23][4]~regout\,
	combout => \b_regis|Mux27~7_combout\);

-- Location: LCCOMB_X38_Y34_N28
\b_regis|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux27~7_combout\ & (\b_regis|um_Reg[31][4]~regout\)) # (!\b_regis|Mux27~7_combout\ & ((\b_regis|um_Reg[27][4]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[31][4]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[27][4]~regout\,
	datad => \b_regis|Mux27~7_combout\,
	combout => \b_regis|Mux27~8_combout\);

-- Location: LCCOMB_X56_Y36_N4
\b_regis|um_Reg[20][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[20][4]~feeder_combout\ = \mux_md_breg|result[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[4]~3_combout\,
	combout => \b_regis|um_Reg[20][4]~feeder_combout\);

-- Location: LCFF_X56_Y36_N5
\b_regis|um_Reg[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[20][4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][4]~regout\);

-- Location: LCFF_X40_Y34_N19
\b_regis|um_Reg[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[4]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][4]~regout\);

-- Location: LCCOMB_X56_Y36_N6
\b_regis|um_Reg[16][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[16][4]~feeder_combout\ = \mux_md_breg|result[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[4]~3_combout\,
	combout => \b_regis|um_Reg[16][4]~feeder_combout\);

-- Location: LCFF_X56_Y36_N7
\b_regis|um_Reg[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[16][4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][4]~regout\);

-- Location: LCCOMB_X40_Y34_N18
\b_regis|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[24][4]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[16][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[24][4]~regout\,
	datad => \b_regis|um_Reg[16][4]~regout\,
	combout => \b_regis|Mux27~4_combout\);

-- Location: LCCOMB_X39_Y36_N8
\b_regis|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux27~4_combout\ & (\b_regis|um_Reg[28][4]~regout\)) # (!\b_regis|Mux27~4_combout\ & ((\b_regis|um_Reg[20][4]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][4]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[20][4]~regout\,
	datad => \b_regis|Mux27~4_combout\,
	combout => \b_regis|Mux27~5_combout\);

-- Location: LCCOMB_X42_Y35_N4
\b_regis|um_Reg[30][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[30][4]~feeder_combout\ = \mux_md_breg|result[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[4]~3_combout\,
	combout => \b_regis|um_Reg[30][4]~feeder_combout\);

-- Location: LCFF_X42_Y35_N5
\b_regis|um_Reg[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[30][4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][4]~regout\);

-- Location: LCFF_X42_Y35_N23
\b_regis|um_Reg[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[4]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][4]~regout\);

-- Location: LCCOMB_X42_Y35_N22
\b_regis|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|um_Reg[26][4]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[18][4]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[18][4]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[26][4]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux27~2_combout\);

-- Location: LCCOMB_X42_Y35_N30
\b_regis|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux27~2_combout\ & ((\b_regis|um_Reg[30][4]~regout\))) # (!\b_regis|Mux27~2_combout\ & (\b_regis|um_Reg[22][4]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[22][4]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[30][4]~regout\,
	datad => \b_regis|Mux27~2_combout\,
	combout => \b_regis|Mux27~3_combout\);

-- Location: LCCOMB_X39_Y36_N30
\b_regis|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15)) # ((\b_regis|Mux27~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|Mux27~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux27~5_combout\,
	datad => \b_regis|Mux27~3_combout\,
	combout => \b_regis|Mux27~6_combout\);

-- Location: LCCOMB_X39_Y36_N16
\b_regis|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux27~6_combout\ & ((\b_regis|Mux27~8_combout\))) # (!\b_regis|Mux27~6_combout\ & (\b_regis|Mux27~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~1_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux27~8_combout\,
	datad => \b_regis|Mux27~6_combout\,
	combout => \b_regis|Mux27~9_combout\);

-- Location: LCCOMB_X45_Y32_N6
\b_regis|um_Reg[15][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[15][4]~feeder_combout\ = \mux_md_breg|result[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[4]~3_combout\,
	combout => \b_regis|um_Reg[15][4]~feeder_combout\);

-- Location: LCFF_X45_Y32_N7
\b_regis|um_Reg[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[15][4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][4]~regout\);

-- Location: LCCOMB_X53_Y32_N22
\b_regis|um_Reg[13][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[13][4]~feeder_combout\ = \mux_md_breg|result[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[4]~3_combout\,
	combout => \b_regis|um_Reg[13][4]~feeder_combout\);

-- Location: LCFF_X53_Y32_N23
\b_regis|um_Reg[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[13][4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][4]~regout\);

-- Location: LCFF_X41_Y32_N23
\b_regis|um_Reg[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[4]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][4]~regout\);

-- Location: LCCOMB_X41_Y32_N22
\b_regis|Mux27~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[13][4]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[12][4]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[13][4]~regout\,
	datac => \b_regis|um_Reg[12][4]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux27~17_combout\);

-- Location: LCCOMB_X40_Y32_N30
\b_regis|Mux27~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux27~17_combout\ & ((\b_regis|um_Reg[15][4]~regout\))) # (!\b_regis|Mux27~17_combout\ & (\b_regis|um_Reg[14][4]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[14][4]~regout\,
	datab => \b_regis|um_Reg[15][4]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux27~17_combout\,
	combout => \b_regis|Mux27~18_combout\);

-- Location: LCFF_X40_Y33_N9
\b_regis|um_Reg[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[4]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][4]~regout\);

-- Location: LCFF_X40_Y33_N19
\b_regis|um_Reg[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[4]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][4]~regout\);

-- Location: LCFF_X40_Y38_N7
\b_regis|um_Reg[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[4]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][4]~regout\);

-- Location: LCCOMB_X40_Y33_N0
\b_regis|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[5][4]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[4][4]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[5][4]~regout\,
	datac => \b_regis|um_Reg[4][4]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux27~12_combout\);

-- Location: LCCOMB_X40_Y33_N8
\b_regis|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux27~12_combout\ & (\b_regis|um_Reg[7][4]~regout\)) # (!\b_regis|Mux27~12_combout\ & ((\b_regis|um_Reg[6][4]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[7][4]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[6][4]~regout\,
	datad => \b_regis|Mux27~12_combout\,
	combout => \b_regis|Mux27~13_combout\);

-- Location: LCFF_X41_Y32_N1
\b_regis|um_Reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[4]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][4]~regout\);

-- Location: LCCOMB_X44_Y34_N12
\b_regis|um_Reg[3][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[3][4]~feeder_combout\ = \mux_md_breg|result[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[4]~3_combout\,
	combout => \b_regis|um_Reg[3][4]~feeder_combout\);

-- Location: LCFF_X44_Y34_N13
\b_regis|um_Reg[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[3][4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][4]~regout\);

-- Location: LCCOMB_X41_Y32_N0
\b_regis|Mux27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[3][4]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[1][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[1][4]~regout\,
	datad => \b_regis|um_Reg[3][4]~regout\,
	combout => \b_regis|Mux27~14_combout\);

-- Location: LCFF_X40_Y38_N17
\b_regis|um_Reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[4]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][4]~regout\);

-- Location: LCCOMB_X39_Y36_N26
\b_regis|Mux27~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~15_combout\ = (\b_regis|Mux27~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16) & (!\mi|altsyncram_component|auto_generated|q_a\(15) & \b_regis|um_Reg[2][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux27~14_combout\,
	datad => \b_regis|um_Reg[2][4]~regout\,
	combout => \b_regis|Mux27~15_combout\);

-- Location: LCCOMB_X39_Y36_N4
\b_regis|Mux27~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (\mi|altsyncram_component|auto_generated|q_a\(17))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|Mux27~13_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux27~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|Mux27~13_combout\,
	datad => \b_regis|Mux27~15_combout\,
	combout => \b_regis|Mux27~16_combout\);

-- Location: LCFF_X38_Y35_N5
\b_regis|um_Reg[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[4]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][4]~regout\);

-- Location: LCFF_X38_Y35_N31
\b_regis|um_Reg[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[4]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][4]~regout\);

-- Location: LCCOMB_X53_Y32_N20
\b_regis|um_Reg[8][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[8][4]~feeder_combout\ = \mux_md_breg|result[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[4]~3_combout\,
	combout => \b_regis|um_Reg[8][4]~feeder_combout\);

-- Location: LCFF_X53_Y32_N21
\b_regis|um_Reg[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[8][4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][4]~regout\);

-- Location: LCFF_X38_Y36_N19
\b_regis|um_Reg[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[4]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][4]~regout\);

-- Location: LCCOMB_X38_Y36_N18
\b_regis|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[10][4]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[8][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[8][4]~regout\,
	datac => \b_regis|um_Reg[10][4]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux27~10_combout\);

-- Location: LCCOMB_X38_Y35_N30
\b_regis|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux27~10_combout\ & ((\b_regis|um_Reg[11][4]~regout\))) # (!\b_regis|Mux27~10_combout\ & (\b_regis|um_Reg[9][4]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[9][4]~regout\,
	datac => \b_regis|um_Reg[11][4]~regout\,
	datad => \b_regis|Mux27~10_combout\,
	combout => \b_regis|Mux27~11_combout\);

-- Location: LCCOMB_X39_Y36_N22
\b_regis|Mux27~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux27~16_combout\ & (\b_regis|Mux27~18_combout\)) # (!\b_regis|Mux27~16_combout\ & ((\b_regis|Mux27~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|Mux27~18_combout\,
	datac => \b_regis|Mux27~16_combout\,
	datad => \b_regis|Mux27~11_combout\,
	combout => \b_regis|Mux27~19_combout\);

-- Location: LCCOMB_X39_Y36_N20
\b_regis|Mux27~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux27~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux27~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux27~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux27~9_combout\,
	datad => \b_regis|Mux27~19_combout\,
	combout => \b_regis|Mux27~20_combout\);

-- Location: LCCOMB_X36_Y38_N24
\imm|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux30~3_combout\ = (\imm|Mux27~10_combout\ & ((\imm|Mux30~4_combout\) # ((\imm|Mux27~13_combout\ & \mi|altsyncram_component|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux30~4_combout\,
	datab => \imm|Mux27~13_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(8),
	datad => \imm|Mux27~10_combout\,
	combout => \imm|Mux30~3_combout\);

-- Location: LCCOMB_X47_Y35_N16
\mux_inB_ula|result[1]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[1]~32_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux62~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux30~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|Mux1~0_combout\,
	datac => \imm|Mux30~3_combout\,
	datad => \b_regis|Mux62~20_combout\,
	combout => \mux_inB_ula|result[1]~32_combout\);

-- Location: LCCOMB_X48_Y38_N0
\alu|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~0_combout\ = (\mux_inB_ula|result[0]~1_combout\ & (\b_regis|Mux31~20_combout\ $ (VCC))) # (!\mux_inB_ula|result[0]~1_combout\ & (\b_regis|Mux31~20_combout\ & VCC))
-- \alu|Add1~1\ = CARRY((\mux_inB_ula|result[0]~1_combout\ & \b_regis|Mux31~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[0]~1_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datad => VCC,
	combout => \alu|Add1~0_combout\,
	cout => \alu|Add1~1\);

-- Location: LCCOMB_X48_Y38_N8
\alu|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~8_combout\ = ((\mux_inB_ula|result[4]~29_combout\ $ (\b_regis|Mux27~20_combout\ $ (!\alu|Add1~7\)))) # (GND)
-- \alu|Add1~9\ = CARRY((\mux_inB_ula|result[4]~29_combout\ & ((\b_regis|Mux27~20_combout\) # (!\alu|Add1~7\))) # (!\mux_inB_ula|result[4]~29_combout\ & (\b_regis|Mux27~20_combout\ & !\alu|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[4]~29_combout\,
	datab => \b_regis|Mux27~20_combout\,
	datad => VCC,
	cin => \alu|Add1~7\,
	combout => \alu|Add1~8_combout\,
	cout => \alu|Add1~9\);

-- Location: LCCOMB_X48_Y38_N12
\alu|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~12_combout\ = ((\b_regis|Mux25~20_combout\ $ (\mux_inB_ula|result[6]~27_combout\ $ (!\alu|Add1~11\)))) # (GND)
-- \alu|Add1~13\ = CARRY((\b_regis|Mux25~20_combout\ & ((\mux_inB_ula|result[6]~27_combout\) # (!\alu|Add1~11\))) # (!\b_regis|Mux25~20_combout\ & (\mux_inB_ula|result[6]~27_combout\ & !\alu|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux25~20_combout\,
	datab => \mux_inB_ula|result[6]~27_combout\,
	datad => VCC,
	cin => \alu|Add1~11\,
	combout => \alu|Add1~12_combout\,
	cout => \alu|Add1~13\);

-- Location: LCCOMB_X48_Y38_N14
\alu|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~14_combout\ = (\b_regis|Mux24~20_combout\ & ((\mux_inB_ula|result[7]~26_combout\ & (\alu|Add1~13\ & VCC)) # (!\mux_inB_ula|result[7]~26_combout\ & (!\alu|Add1~13\)))) # (!\b_regis|Mux24~20_combout\ & ((\mux_inB_ula|result[7]~26_combout\ & 
-- (!\alu|Add1~13\)) # (!\mux_inB_ula|result[7]~26_combout\ & ((\alu|Add1~13\) # (GND)))))
-- \alu|Add1~15\ = CARRY((\b_regis|Mux24~20_combout\ & (!\mux_inB_ula|result[7]~26_combout\ & !\alu|Add1~13\)) # (!\b_regis|Mux24~20_combout\ & ((!\alu|Add1~13\) # (!\mux_inB_ula|result[7]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux24~20_combout\,
	datab => \mux_inB_ula|result[7]~26_combout\,
	datad => VCC,
	cin => \alu|Add1~13\,
	combout => \alu|Add1~14_combout\,
	cout => \alu|Add1~15\);

-- Location: LCCOMB_X48_Y38_N16
\alu|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~16_combout\ = ((\mux_inB_ula|result[8]~25_combout\ $ (\b_regis|Mux23~20_combout\ $ (!\alu|Add1~15\)))) # (GND)
-- \alu|Add1~17\ = CARRY((\mux_inB_ula|result[8]~25_combout\ & ((\b_regis|Mux23~20_combout\) # (!\alu|Add1~15\))) # (!\mux_inB_ula|result[8]~25_combout\ & (\b_regis|Mux23~20_combout\ & !\alu|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[8]~25_combout\,
	datab => \b_regis|Mux23~20_combout\,
	datad => VCC,
	cin => \alu|Add1~15\,
	combout => \alu|Add1~16_combout\,
	cout => \alu|Add1~17\);

-- Location: LCCOMB_X48_Y38_N18
\alu|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~18_combout\ = (\mux_inB_ula|result[9]~24_combout\ & ((\b_regis|Mux22~20_combout\ & (\alu|Add1~17\ & VCC)) # (!\b_regis|Mux22~20_combout\ & (!\alu|Add1~17\)))) # (!\mux_inB_ula|result[9]~24_combout\ & ((\b_regis|Mux22~20_combout\ & 
-- (!\alu|Add1~17\)) # (!\b_regis|Mux22~20_combout\ & ((\alu|Add1~17\) # (GND)))))
-- \alu|Add1~19\ = CARRY((\mux_inB_ula|result[9]~24_combout\ & (!\b_regis|Mux22~20_combout\ & !\alu|Add1~17\)) # (!\mux_inB_ula|result[9]~24_combout\ & ((!\alu|Add1~17\) # (!\b_regis|Mux22~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[9]~24_combout\,
	datab => \b_regis|Mux22~20_combout\,
	datad => VCC,
	cin => \alu|Add1~17\,
	combout => \alu|Add1~18_combout\,
	cout => \alu|Add1~19\);

-- Location: LCCOMB_X48_Y38_N20
\alu|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~20_combout\ = ((\b_regis|Mux21~20_combout\ $ (\mux_inB_ula|result[10]~23_combout\ $ (!\alu|Add1~19\)))) # (GND)
-- \alu|Add1~21\ = CARRY((\b_regis|Mux21~20_combout\ & ((\mux_inB_ula|result[10]~23_combout\) # (!\alu|Add1~19\))) # (!\b_regis|Mux21~20_combout\ & (\mux_inB_ula|result[10]~23_combout\ & !\alu|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux21~20_combout\,
	datab => \mux_inB_ula|result[10]~23_combout\,
	datad => VCC,
	cin => \alu|Add1~19\,
	combout => \alu|Add1~20_combout\,
	cout => \alu|Add1~21\);

-- Location: LCCOMB_X48_Y38_N24
\alu|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~24_combout\ = ((\mux_inB_ula|result[12]~21_combout\ $ (\b_regis|Mux19~20_combout\ $ (!\alu|Add1~23\)))) # (GND)
-- \alu|Add1~25\ = CARRY((\mux_inB_ula|result[12]~21_combout\ & ((\b_regis|Mux19~20_combout\) # (!\alu|Add1~23\))) # (!\mux_inB_ula|result[12]~21_combout\ & (\b_regis|Mux19~20_combout\ & !\alu|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[12]~21_combout\,
	datab => \b_regis|Mux19~20_combout\,
	datad => VCC,
	cin => \alu|Add1~23\,
	combout => \alu|Add1~24_combout\,
	cout => \alu|Add1~25\);

-- Location: LCCOMB_X48_Y38_N26
\alu|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~26_combout\ = (\b_regis|Mux18~20_combout\ & ((\mux_inB_ula|result[13]~20_combout\ & (\alu|Add1~25\ & VCC)) # (!\mux_inB_ula|result[13]~20_combout\ & (!\alu|Add1~25\)))) # (!\b_regis|Mux18~20_combout\ & ((\mux_inB_ula|result[13]~20_combout\ & 
-- (!\alu|Add1~25\)) # (!\mux_inB_ula|result[13]~20_combout\ & ((\alu|Add1~25\) # (GND)))))
-- \alu|Add1~27\ = CARRY((\b_regis|Mux18~20_combout\ & (!\mux_inB_ula|result[13]~20_combout\ & !\alu|Add1~25\)) # (!\b_regis|Mux18~20_combout\ & ((!\alu|Add1~25\) # (!\mux_inB_ula|result[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux18~20_combout\,
	datab => \mux_inB_ula|result[13]~20_combout\,
	datad => VCC,
	cin => \alu|Add1~25\,
	combout => \alu|Add1~26_combout\,
	cout => \alu|Add1~27\);

-- Location: LCCOMB_X51_Y39_N22
\alu|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~9_combout\ = (\alu|Mux18~8_combout\ & (((\alu|Add1~26_combout\) # (!\alu|Mux28~12_combout\)))) # (!\alu|Mux18~8_combout\ & (\alu|ShiftRight0~107_combout\ & (\alu|Mux28~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~107_combout\,
	datab => \alu|Mux18~8_combout\,
	datac => \alu|Mux28~12_combout\,
	datad => \alu|Add1~26_combout\,
	combout => \alu|Mux18~9_combout\);

-- Location: LCCOMB_X51_Y39_N28
\alu|Mux18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~10_combout\ = (\alu|Mux28~24_combout\ & ((\alu|Mux28~10_combout\ & (\alu|Mux18~14_combout\)) # (!\alu|Mux28~10_combout\ & ((\alu|Mux18~9_combout\))))) # (!\alu|Mux28~24_combout\ & (!\alu|Mux28~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~24_combout\,
	datab => \alu|Mux28~10_combout\,
	datac => \alu|Mux18~14_combout\,
	datad => \alu|Mux18~9_combout\,
	combout => \alu|Mux18~10_combout\);

-- Location: LCCOMB_X51_Y39_N10
\alu|Mux18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~11_combout\ = (\alu|Mux28~11_combout\ & ((\alu|Mux18~10_combout\ & (\alu|saida~7_combout\)) # (!\alu|Mux18~10_combout\ & ((\alu|ShiftLeft0~77_combout\))))) # (!\alu|Mux28~11_combout\ & (((\alu|Mux18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|saida~7_combout\,
	datab => \alu|Mux28~11_combout\,
	datac => \alu|ShiftLeft0~77_combout\,
	datad => \alu|Mux18~10_combout\,
	combout => \alu|Mux18~11_combout\);

-- Location: LCCOMB_X51_Y39_N16
\alu|Mux18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~12_combout\ = (\alu|Mux28~23_combout\ & (((\alu|Mux28~7_combout\)))) # (!\alu|Mux28~23_combout\ & ((\alu|Mux28~7_combout\ & (\alu|ShiftRight1~60_combout\)) # (!\alu|Mux28~7_combout\ & ((\alu|Mux18~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~23_combout\,
	datab => \alu|ShiftRight1~60_combout\,
	datac => \alu|Mux28~7_combout\,
	datad => \alu|Mux18~11_combout\,
	combout => \alu|Mux18~12_combout\);

-- Location: LCCOMB_X51_Y39_N26
\alu|Mux18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~13_combout\ = (\alu|Mux18~12_combout\ & ((\mux_inB_ula|result[31]~2_combout\) # ((!\alu|Mux28~23_combout\)))) # (!\alu|Mux18~12_combout\ & (((\alu|ShiftRight0~91_combout\ & \alu|Mux28~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[31]~2_combout\,
	datab => \alu|ShiftRight0~91_combout\,
	datac => \alu|Mux18~12_combout\,
	datad => \alu|Mux28~23_combout\,
	combout => \alu|Mux18~13_combout\);

-- Location: LCCOMB_X51_Y39_N12
\alu|Mux18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~16_combout\ = (\alu|Mux19~4_combout\ & (\alu|Mux29~2_combout\ & ((\alu|Mux18~13_combout\)))) # (!\alu|Mux19~4_combout\ & (((\alu|Mux18~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux29~2_combout\,
	datab => \alu|Mux19~4_combout\,
	datac => \alu|Mux18~15_combout\,
	datad => \alu|Mux18~13_combout\,
	combout => \alu|Mux18~16_combout\);

-- Location: LCCOMB_X51_Y39_N0
\mux_md_breg|result[13]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[13]~21_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux18~16_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \md|altsyncram_component|auto_generated|q_a\(13),
	datad => \alu|Mux18~16_combout\,
	combout => \mux_md_breg|result[13]~21_combout\);

-- Location: LCCOMB_X51_Y38_N26
\b_regis|um_Reg[13][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[13][13]~feeder_combout\ = \mux_md_breg|result[13]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[13]~21_combout\,
	combout => \b_regis|um_Reg[13][13]~feeder_combout\);

-- Location: LCFF_X51_Y38_N27
\b_regis|um_Reg[13][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[13][13]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][13]~regout\);

-- Location: LCFF_X54_Y39_N11
\b_regis|um_Reg[9][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][13]~regout\);

-- Location: LCCOMB_X51_Y38_N16
\b_regis|um_Reg[11][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[11][13]~feeder_combout\ = \mux_md_breg|result[13]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[13]~21_combout\,
	combout => \b_regis|um_Reg[11][13]~feeder_combout\);

-- Location: LCFF_X51_Y38_N17
\b_regis|um_Reg[11][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[11][13]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][13]~regout\);

-- Location: LCCOMB_X51_Y38_N20
\b_regis|Mux50~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|um_Reg[11][13]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[9][13]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[9][13]~regout\,
	datac => \b_regis|um_Reg[11][13]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux50~17_combout\);

-- Location: LCCOMB_X51_Y38_N30
\b_regis|Mux50~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~18_combout\ = (\b_regis|Mux50~17_combout\ & ((\b_regis|um_Reg[15][13]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\b_regis|Mux50~17_combout\ & (((\b_regis|um_Reg[13][13]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][13]~regout\,
	datab => \b_regis|um_Reg[13][13]~regout\,
	datac => \b_regis|Mux50~17_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux50~18_combout\);

-- Location: LCFF_X44_Y42_N31
\b_regis|um_Reg[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][13]~regout\);

-- Location: LCCOMB_X44_Y42_N28
\b_regis|Mux50~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|um_Reg[5][13]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|um_Reg[1][13]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][13]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[5][13]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux50~12_combout\);

-- Location: LCCOMB_X44_Y42_N30
\b_regis|Mux50~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux50~12_combout\ & (\b_regis|um_Reg[7][13]~regout\)) # (!\b_regis|Mux50~12_combout\ & ((\b_regis|um_Reg[3][13]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux50~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[7][13]~regout\,
	datac => \b_regis|um_Reg[3][13]~regout\,
	datad => \b_regis|Mux50~12_combout\,
	combout => \b_regis|Mux50~13_combout\);

-- Location: LCFF_X48_Y42_N11
\b_regis|um_Reg[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][13]~regout\);

-- Location: LCCOMB_X48_Y42_N10
\b_regis|Mux50~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][13]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[6][13]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[2][13]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux50~14_combout\);

-- Location: LCCOMB_X52_Y41_N8
\b_regis|Mux50~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~15_combout\ = (\b_regis|Mux50~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[4][13]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[4][13]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|Mux50~14_combout\,
	combout => \b_regis|Mux50~15_combout\);

-- Location: LCCOMB_X52_Y41_N18
\b_regis|Mux50~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23)) # ((\b_regis|Mux50~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux50~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|Mux50~13_combout\,
	datad => \b_regis|Mux50~15_combout\,
	combout => \b_regis|Mux50~16_combout\);

-- Location: LCCOMB_X52_Y41_N4
\b_regis|Mux50~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux50~16_combout\ & ((\b_regis|Mux50~18_combout\))) # (!\b_regis|Mux50~16_combout\ & (\b_regis|Mux50~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux50~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux50~11_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|Mux50~18_combout\,
	datad => \b_regis|Mux50~16_combout\,
	combout => \b_regis|Mux50~19_combout\);

-- Location: LCCOMB_X44_Y41_N18
\b_regis|Mux50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|um_Reg[26][13]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[18][13]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[18][13]~regout\,
	datab => \b_regis|um_Reg[26][13]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux50~0_combout\);

-- Location: LCCOMB_X44_Y41_N4
\b_regis|Mux50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux50~0_combout\ & (\b_regis|um_Reg[27][13]~regout\)) # (!\b_regis|Mux50~0_combout\ & ((\b_regis|um_Reg[19][13]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][13]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[19][13]~regout\,
	datad => \b_regis|Mux50~0_combout\,
	combout => \b_regis|Mux50~1_combout\);

-- Location: LCFF_X52_Y39_N17
\b_regis|um_Reg[17][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][13]~regout\);

-- Location: LCFF_X52_Y41_N25
\b_regis|um_Reg[25][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][13]~regout\);

-- Location: LCCOMB_X52_Y41_N10
\b_regis|Mux50~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|um_Reg[24][13]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[16][13]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[16][13]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[24][13]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux50~4_combout\);

-- Location: LCCOMB_X52_Y41_N24
\b_regis|Mux50~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux50~4_combout\ & ((\b_regis|um_Reg[25][13]~regout\))) # (!\b_regis|Mux50~4_combout\ & (\b_regis|um_Reg[17][13]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux50~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[17][13]~regout\,
	datac => \b_regis|um_Reg[25][13]~regout\,
	datad => \b_regis|Mux50~4_combout\,
	combout => \b_regis|Mux50~5_combout\);

-- Location: LCFF_X44_Y39_N11
\b_regis|um_Reg[20][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[13]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][13]~regout\);

-- Location: LCCOMB_X44_Y39_N10
\b_regis|Mux50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[21][13]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\b_regis|um_Reg[20][13]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][13]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[20][13]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux50~2_combout\);

-- Location: LCCOMB_X52_Y39_N10
\b_regis|Mux50~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux50~2_combout\ & ((\b_regis|um_Reg[29][13]~regout\))) # (!\b_regis|Mux50~2_combout\ & (\b_regis|um_Reg[28][13]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux50~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][13]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[29][13]~regout\,
	datad => \b_regis|Mux50~2_combout\,
	combout => \b_regis|Mux50~3_combout\);

-- Location: LCCOMB_X52_Y41_N0
\b_regis|Mux50~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21)) # ((\b_regis|Mux50~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|Mux50~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux50~5_combout\,
	datad => \b_regis|Mux50~3_combout\,
	combout => \b_regis|Mux50~6_combout\);

-- Location: LCCOMB_X52_Y41_N22
\b_regis|Mux50~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux50~6_combout\ & (\b_regis|Mux50~8_combout\)) # (!\b_regis|Mux50~6_combout\ & ((\b_regis|Mux50~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux50~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux50~8_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux50~1_combout\,
	datad => \b_regis|Mux50~6_combout\,
	combout => \b_regis|Mux50~9_combout\);

-- Location: LCCOMB_X52_Y41_N2
\b_regis|Mux50~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux50~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux50~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux50~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux50~19_combout\,
	datad => \b_regis|Mux50~9_combout\,
	combout => \b_regis|Mux50~20_combout\);

-- Location: LCCOMB_X53_Y40_N14
\alu|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~5_combout\ = (!\alu|Mux19~4_combout\ & ((\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight0~30_combout\))) # (!\b_regis|Mux29~20_combout\ & (\alu|ShiftRight0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~34_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftRight0~30_combout\,
	datad => \alu|Mux19~4_combout\,
	combout => \alu|Mux19~5_combout\);

-- Location: LCCOMB_X52_Y37_N28
\alu|ShiftLeft0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~41_combout\ = (\b_regis|Mux29~20_combout\ & (\alu|ShiftLeft0~30_combout\)) # (!\b_regis|Mux29~20_combout\ & (((\alu|ShiftLeft0~39_combout\) # (\alu|ShiftLeft0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~30_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftLeft0~39_combout\,
	datad => \alu|ShiftLeft0~40_combout\,
	combout => \alu|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X36_Y38_N18
\imm|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux20~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(2) & ((\mi|altsyncram_component|auto_generated|q_a\(3) & (\mi|altsyncram_component|auto_generated|q_a\(20))) # (!\mi|altsyncram_component|auto_generated|q_a\(3) & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(2),
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \mi|altsyncram_component|auto_generated|q_a\(3),
	datad => \mi|altsyncram_component|auto_generated|q_a\(31),
	combout => \imm|Mux20~0_combout\);

-- Location: LCCOMB_X36_Y38_N12
\imm|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux20~1_combout\ = (\imm|Mux7~2_combout\ & ((\imm|Mux20~0_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(7) & \imm|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(7),
	datab => \imm|Mux20~0_combout\,
	datac => \imm|Mux7~2_combout\,
	datad => \imm|Mux21~4_combout\,
	combout => \imm|Mux20~1_combout\);

-- Location: LCCOMB_X36_Y38_N26
\imm|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux20~2_combout\ = (\imm|Mux31~1_combout\ & ((\imm|Mux20~1_combout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(6) & \imm|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datab => \imm|Mux31~1_combout\,
	datac => \imm|Mux19~0_combout\,
	datad => \imm|Mux20~1_combout\,
	combout => \imm|Mux20~2_combout\);

-- Location: LCCOMB_X44_Y42_N2
\mux_inB_ula|result[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[11]~22_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux52~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux20~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datab => \imm|Mux20~2_combout\,
	datad => \b_regis|Mux52~20_combout\,
	combout => \mux_inB_ula|result[11]~22_combout\);

-- Location: LCCOMB_X44_Y38_N16
\imm|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux19~3_combout\ = (\imm|Mux19~2_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(12)))) # (!\imm|Mux19~2_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(31),
	datac => \mi|altsyncram_component|auto_generated|q_a\(12),
	datad => \imm|Mux19~2_combout\,
	combout => \imm|Mux19~3_combout\);

-- Location: LCCOMB_X44_Y38_N26
\imm|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux19~4_combout\ = (\imm|Mux19~1_combout\) # ((\imm|Mux14~0_combout\ & \imm|Mux19~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \imm|Mux14~0_combout\,
	datac => \imm|Mux19~3_combout\,
	datad => \imm|Mux19~1_combout\,
	combout => \imm|Mux19~4_combout\);

-- Location: LCCOMB_X44_Y38_N12
\mux_inB_ula|result[12]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[12]~21_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux51~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux19~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \imm|Mux19~4_combout\,
	datac => \ctrl|Mux1~0_combout\,
	datad => \b_regis|Mux51~20_combout\,
	combout => \mux_inB_ula|result[12]~21_combout\);

-- Location: LCCOMB_X53_Y38_N10
\alu|ShiftLeft0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~70_combout\ = (\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\) # ((\mux_inB_ula|result[11]~22_combout\)))) # (!\b_regis|Mux31~20_combout\ & (!\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[12]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[11]~22_combout\,
	datad => \mux_inB_ula|result[12]~21_combout\,
	combout => \alu|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X53_Y38_N12
\alu|ShiftLeft0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~71_combout\ = (\b_regis|Mux30~20_combout\ & ((\alu|ShiftLeft0~70_combout\ & (\mux_inB_ula|result[9]~24_combout\)) # (!\alu|ShiftLeft0~70_combout\ & ((\mux_inB_ula|result[10]~23_combout\))))) # (!\b_regis|Mux30~20_combout\ & 
-- (((\alu|ShiftLeft0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[9]~24_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[10]~23_combout\,
	datad => \alu|ShiftLeft0~70_combout\,
	combout => \alu|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X53_Y38_N6
\alu|ShiftLeft0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~72_combout\ = (\b_regis|Mux29~20_combout\ & (\alu|ShiftLeft0~55_combout\)) # (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftLeft0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftLeft0~55_combout\,
	datad => \alu|ShiftLeft0~71_combout\,
	combout => \alu|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X47_Y40_N26
\alu|ShiftLeft0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~73_combout\ = (\b_regis|Mux28~20_combout\ & ((\alu|ShiftLeft0~72_combout\))) # (!\b_regis|Mux28~20_combout\ & (\alu|ShiftLeft0~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux28~20_combout\,
	datac => \alu|ShiftLeft0~41_combout\,
	datad => \alu|ShiftLeft0~72_combout\,
	combout => \alu|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X47_Y40_N20
\alu|Mux19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~12_combout\ = (\alu|tmp[12]~24_combout\ & (((\mi|altsyncram_component|auto_generated|q_a\(2)) # (!\contr_ula|Mux3~0_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datab => \mi|altsyncram_component|auto_generated|q_a\(2),
	datac => \contr_ula|Mux3~0_combout\,
	datad => \alu|tmp[12]~24_combout\,
	combout => \alu|Mux19~12_combout\);

-- Location: LCCOMB_X52_Y33_N8
\alu|ShiftRight0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~106_combout\ = (\alu|Mux31~22_combout\ & ((\b_regis|Mux30~20_combout\ & (\alu|ShiftRight1~8_combout\)) # (!\b_regis|Mux30~20_combout\ & ((\alu|ShiftRight0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~8_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \alu|Mux31~22_combout\,
	datad => \alu|ShiftRight0~26_combout\,
	combout => \alu|ShiftRight0~106_combout\);

-- Location: LCCOMB_X47_Y40_N28
\alu|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~7_combout\ = (\alu|Mux19~6_combout\ & ((\alu|Add1~24_combout\) # ((!\alu|Mux28~12_combout\)))) # (!\alu|Mux19~6_combout\ & (((\alu|Mux28~12_combout\ & \alu|ShiftRight0~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux19~6_combout\,
	datab => \alu|Add1~24_combout\,
	datac => \alu|Mux28~12_combout\,
	datad => \alu|ShiftRight0~106_combout\,
	combout => \alu|Mux19~7_combout\);

-- Location: LCCOMB_X47_Y40_N30
\alu|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~8_combout\ = (\alu|Mux28~10_combout\ & (\alu|Mux28~24_combout\ & (\alu|Mux19~12_combout\))) # (!\alu|Mux28~10_combout\ & (((\alu|Mux19~7_combout\)) # (!\alu|Mux28~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~10_combout\,
	datab => \alu|Mux28~24_combout\,
	datac => \alu|Mux19~12_combout\,
	datad => \alu|Mux19~7_combout\,
	combout => \alu|Mux19~8_combout\);

-- Location: LCCOMB_X47_Y40_N16
\alu|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~9_combout\ = (\alu|Mux28~11_combout\ & ((\alu|Mux19~8_combout\ & (\alu|saida~6_combout\)) # (!\alu|Mux19~8_combout\ & ((\alu|ShiftLeft0~73_combout\))))) # (!\alu|Mux28~11_combout\ & (((\alu|Mux19~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|saida~6_combout\,
	datab => \alu|ShiftLeft0~73_combout\,
	datac => \alu|Mux28~11_combout\,
	datad => \alu|Mux19~8_combout\,
	combout => \alu|Mux19~9_combout\);

-- Location: LCCOMB_X53_Y33_N18
\alu|ShiftRight0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~84_combout\ = (\alu|ShiftRight0~35_combout\) # (\alu|ShiftRight0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~35_combout\,
	datad => \alu|ShiftRight0~36_combout\,
	combout => \alu|ShiftRight0~84_combout\);

-- Location: LCCOMB_X53_Y38_N22
\alu|ShiftRight0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~47_combout\ = (\b_regis|Mux31~20_combout\ & (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[13]~20_combout\))) # (!\b_regis|Mux31~20_combout\ & (\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[14]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[13]~20_combout\,
	datad => \mux_inB_ula|result[14]~19_combout\,
	combout => \alu|ShiftRight0~47_combout\);

-- Location: LCCOMB_X53_Y38_N28
\alu|ShiftRight0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~48_combout\ = (\alu|ShiftLeft0~139_combout\ & ((\mux_inB_ula|result[12]~21_combout\) # ((\alu|ShiftLeft0~140_combout\ & \mux_inB_ula|result[15]~18_combout\)))) # (!\alu|ShiftLeft0~139_combout\ & (\alu|ShiftLeft0~140_combout\ & 
-- (\mux_inB_ula|result[15]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~139_combout\,
	datab => \alu|ShiftLeft0~140_combout\,
	datac => \mux_inB_ula|result[15]~18_combout\,
	datad => \mux_inB_ula|result[12]~21_combout\,
	combout => \alu|ShiftRight0~48_combout\);

-- Location: LCCOMB_X53_Y33_N24
\alu|ShiftRight0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~85_combout\ = (\b_regis|Mux29~20_combout\ & (\alu|ShiftRight0~84_combout\)) # (!\b_regis|Mux29~20_combout\ & (((\alu|ShiftRight0~47_combout\) # (\alu|ShiftRight0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \alu|ShiftRight0~84_combout\,
	datac => \alu|ShiftRight0~47_combout\,
	datad => \alu|ShiftRight0~48_combout\,
	combout => \alu|ShiftRight0~85_combout\);

-- Location: LCCOMB_X47_Y40_N6
\alu|Mux19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~10_combout\ = (\alu|Mux28~23_combout\ & ((\alu|Mux28~7_combout\) # ((\alu|ShiftRight0~85_combout\)))) # (!\alu|Mux28~23_combout\ & (!\alu|Mux28~7_combout\ & (\alu|Mux19~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~23_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \alu|Mux19~9_combout\,
	datad => \alu|ShiftRight0~85_combout\,
	combout => \alu|Mux19~10_combout\);

-- Location: LCCOMB_X47_Y40_N12
\alu|Mux19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~11_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux19~10_combout\ & ((\mux_inB_ula|result[31]~2_combout\))) # (!\alu|Mux19~10_combout\ & (\alu|ShiftRight1~59_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~59_combout\,
	datab => \mux_inB_ula|result[31]~2_combout\,
	datac => \alu|Mux28~7_combout\,
	datad => \alu|Mux19~10_combout\,
	combout => \alu|Mux19~11_combout\);

-- Location: LCCOMB_X47_Y40_N2
\alu|Mux19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~13_combout\ = (\alu|Mux19~5_combout\) # ((\alu|Mux19~4_combout\ & (\alu|Mux29~2_combout\ & \alu|Mux19~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux19~4_combout\,
	datab => \alu|Mux19~5_combout\,
	datac => \alu|Mux29~2_combout\,
	datad => \alu|Mux19~11_combout\,
	combout => \alu|Mux19~13_combout\);

-- Location: LCCOMB_X47_Y40_N22
\mux_md_breg|result[12]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[12]~22_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux19~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \md|altsyncram_component|auto_generated|q_a\(12),
	datad => \alu|Mux19~13_combout\,
	combout => \mux_md_breg|result[12]~22_combout\);

-- Location: LCFF_X47_Y41_N11
\b_regis|um_Reg[7][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[12]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][12]~regout\);

-- Location: LCCOMB_X44_Y42_N22
\b_regis|Mux51~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~11_combout\ = (\b_regis|Mux51~10_combout\ & ((\b_regis|um_Reg[7][12]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\b_regis|Mux51~10_combout\ & (((\b_regis|um_Reg[3][12]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux51~10_combout\,
	datab => \b_regis|um_Reg[7][12]~regout\,
	datac => \b_regis|um_Reg[3][12]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux51~11_combout\);

-- Location: LCCOMB_X47_Y40_N18
\b_regis|um_Reg[6][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[6][12]~feeder_combout\ = \mux_md_breg|result[12]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[12]~22_combout\,
	combout => \b_regis|um_Reg[6][12]~feeder_combout\);

-- Location: LCFF_X47_Y40_N19
\b_regis|um_Reg[6][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[6][12]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][12]~regout\);

-- Location: LCCOMB_X48_Y42_N20
\b_regis|Mux51~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][12]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[6][12]~regout\,
	datac => \b_regis|um_Reg[2][12]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux51~14_combout\);

-- Location: LCCOMB_X48_Y42_N18
\b_regis|Mux51~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~15_combout\ = (\b_regis|Mux51~14_combout\) # ((\b_regis|um_Reg[4][12]~regout\ & (!\mi|altsyncram_component|auto_generated|q_a\(21) & \mi|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[4][12]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux51~14_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux51~15_combout\);

-- Location: LCCOMB_X51_Y43_N4
\b_regis|um_Reg[12][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[12][12]~feeder_combout\ = \mux_md_breg|result[12]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[12]~22_combout\,
	combout => \b_regis|um_Reg[12][12]~feeder_combout\);

-- Location: LCFF_X51_Y43_N5
\b_regis|um_Reg[12][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[12][12]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][12]~regout\);

-- Location: LCFF_X52_Y42_N3
\b_regis|um_Reg[14][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[12]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][12]~regout\);

-- Location: LCCOMB_X52_Y42_N0
\b_regis|Mux51~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[10][12]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[8][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[10][12]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[8][12]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux51~12_combout\);

-- Location: LCCOMB_X52_Y42_N2
\b_regis|Mux51~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux51~12_combout\ & ((\b_regis|um_Reg[14][12]~regout\))) # (!\b_regis|Mux51~12_combout\ & (\b_regis|um_Reg[12][12]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux51~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[12][12]~regout\,
	datac => \b_regis|um_Reg[14][12]~regout\,
	datad => \b_regis|Mux51~12_combout\,
	combout => \b_regis|Mux51~13_combout\);

-- Location: LCCOMB_X44_Y42_N10
\b_regis|Mux51~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20)) # ((\b_regis|Mux51~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|Mux51~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|Mux51~15_combout\,
	datad => \b_regis|Mux51~13_combout\,
	combout => \b_regis|Mux51~16_combout\);

-- Location: LCCOMB_X44_Y42_N8
\b_regis|Mux51~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux51~16_combout\ & (\b_regis|Mux51~18_combout\)) # (!\b_regis|Mux51~16_combout\ & ((\b_regis|Mux51~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux51~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux51~18_combout\,
	datab => \b_regis|Mux51~11_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \b_regis|Mux51~16_combout\,
	combout => \b_regis|Mux51~19_combout\);

-- Location: LCCOMB_X40_Y40_N2
\b_regis|Mux51~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[30][12]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[22][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[30][12]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[22][12]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux51~7_combout\);

-- Location: LCCOMB_X43_Y40_N18
\b_regis|Mux51~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux51~7_combout\ & ((\b_regis|um_Reg[31][12]~regout\))) # (!\b_regis|Mux51~7_combout\ & (\b_regis|um_Reg[23][12]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux51~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[23][12]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[31][12]~regout\,
	datad => \b_regis|Mux51~7_combout\,
	combout => \b_regis|Mux51~8_combout\);

-- Location: LCCOMB_X44_Y39_N0
\b_regis|Mux51~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[17][12]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[16][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[17][12]~regout\,
	datab => \b_regis|um_Reg[16][12]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux51~4_combout\);

-- Location: LCCOMB_X47_Y40_N0
\b_regis|Mux51~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux51~4_combout\ & (\b_regis|um_Reg[25][12]~regout\)) # (!\b_regis|Mux51~4_combout\ & ((\b_regis|um_Reg[24][12]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux51~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[25][12]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[24][12]~regout\,
	datad => \b_regis|Mux51~4_combout\,
	combout => \b_regis|Mux51~5_combout\);

-- Location: LCCOMB_X50_Y38_N30
\b_regis|um_Reg[21][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[21][12]~feeder_combout\ = \mux_md_breg|result[12]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[12]~22_combout\,
	combout => \b_regis|um_Reg[21][12]~feeder_combout\);

-- Location: LCFF_X50_Y38_N31
\b_regis|um_Reg[21][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[21][12]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][12]~regout\);

-- Location: LCCOMB_X54_Y40_N0
\b_regis|Mux51~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[28][12]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\b_regis|um_Reg[20][12]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][12]~regout\,
	datab => \b_regis|um_Reg[20][12]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux51~2_combout\);

-- Location: LCCOMB_X50_Y38_N2
\b_regis|Mux51~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux51~2_combout\ & ((\b_regis|um_Reg[29][12]~regout\))) # (!\b_regis|Mux51~2_combout\ & (\b_regis|um_Reg[21][12]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[21][12]~regout\,
	datac => \b_regis|um_Reg[29][12]~regout\,
	datad => \b_regis|Mux51~2_combout\,
	combout => \b_regis|Mux51~3_combout\);

-- Location: LCCOMB_X44_Y42_N0
\b_regis|Mux51~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21)) # ((\b_regis|Mux51~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|Mux51~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux51~5_combout\,
	datad => \b_regis|Mux51~3_combout\,
	combout => \b_regis|Mux51~6_combout\);

-- Location: LCCOMB_X44_Y42_N6
\b_regis|Mux51~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux51~6_combout\ & ((\b_regis|Mux51~8_combout\))) # (!\b_regis|Mux51~6_combout\ & (\b_regis|Mux51~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux51~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux51~1_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux51~8_combout\,
	datad => \b_regis|Mux51~6_combout\,
	combout => \b_regis|Mux51~9_combout\);

-- Location: LCCOMB_X44_Y42_N18
\b_regis|Mux51~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux51~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux51~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux51~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux51~19_combout\,
	datad => \b_regis|Mux51~9_combout\,
	combout => \b_regis|Mux51~20_combout\);

-- Location: LCCOMB_X53_Y38_N16
\alu|ShiftRight1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~41_combout\ = (\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[14]~19_combout\)) # (!\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[12]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[14]~19_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \mux_inB_ula|result[12]~21_combout\,
	combout => \alu|ShiftRight1~41_combout\);

-- Location: LCCOMB_X52_Y41_N14
\alu|ShiftRight1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~24_combout\ = (\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[13]~20_combout\)) # (!\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[11]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_inB_ula|result[13]~20_combout\,
	datac => \b_regis|Mux30~20_combout\,
	datad => \mux_inB_ula|result[11]~22_combout\,
	combout => \alu|ShiftRight1~24_combout\);

-- Location: LCCOMB_X53_Y38_N14
\alu|ShiftRight1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~42_combout\ = (\alu|ShiftRight1~41_combout\) # ((!\b_regis|Mux31~20_combout\ & \alu|ShiftRight1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datac => \alu|ShiftRight1~41_combout\,
	datad => \alu|ShiftRight1~24_combout\,
	combout => \alu|ShiftRight1~42_combout\);

-- Location: LCCOMB_X49_Y34_N0
\alu|ShiftRight1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~22_combout\ = (\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[17]~16_combout\))) # (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[15]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_inB_ula|result[15]~18_combout\,
	datac => \b_regis|Mux30~20_combout\,
	datad => \mux_inB_ula|result[17]~16_combout\,
	combout => \alu|ShiftRight1~22_combout\);

-- Location: LCCOMB_X49_Y34_N6
\alu|ShiftRight1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~39_combout\ = (\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[18]~15_combout\)) # (!\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[16]~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[18]~15_combout\,
	datad => \mux_inB_ula|result[16]~17_combout\,
	combout => \alu|ShiftRight1~39_combout\);

-- Location: LCCOMB_X49_Y34_N24
\alu|ShiftRight1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~40_combout\ = (\alu|ShiftRight1~39_combout\) # ((\alu|ShiftRight1~22_combout\ & !\b_regis|Mux31~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight1~22_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \alu|ShiftRight1~39_combout\,
	combout => \alu|ShiftRight1~40_combout\);

-- Location: LCCOMB_X52_Y38_N12
\alu|ShiftRight0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~81_combout\ = (\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight1~40_combout\))) # (!\b_regis|Mux29~20_combout\ & (\alu|ShiftRight1~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftRight1~42_combout\,
	datad => \alu|ShiftRight1~40_combout\,
	combout => \alu|ShiftRight0~81_combout\);

-- Location: LCCOMB_X50_Y40_N4
\alu|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~3_combout\ = (\alu|Mux28~7_combout\ & (\mux_inB_ula|result[31]~2_combout\)) # (!\alu|Mux28~7_combout\ & ((\alu|ShiftRight0~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[31]~2_combout\,
	datac => \alu|ShiftRight0~81_combout\,
	datad => \alu|Mux28~7_combout\,
	combout => \alu|Mux20~3_combout\);

-- Location: LCCOMB_X47_Y42_N18
\alu|saida~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~5_combout\ = \b_regis|Mux20~20_combout\ $ (((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux52~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux20~2_combout\,
	datab => \b_regis|Mux52~20_combout\,
	datac => \ctrl|Mux1~0_combout\,
	datad => \b_regis|Mux20~20_combout\,
	combout => \alu|saida~5_combout\);

-- Location: LCCOMB_X47_Y37_N22
\alu|ShiftRight1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~50_combout\ = (!\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[29]~4_combout\)) # (!\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[27]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[29]~4_combout\,
	datad => \mux_inB_ula|result[27]~6_combout\,
	combout => \alu|ShiftRight1~50_combout\);

-- Location: LCCOMB_X47_Y33_N12
\alu|ShiftRight1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~49_combout\ = (\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[28]~5_combout\ & !\b_regis|Mux30~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[28]~5_combout\,
	datad => \b_regis|Mux30~20_combout\,
	combout => \alu|ShiftRight1~49_combout\);

-- Location: LCCOMB_X50_Y37_N2
\alu|ShiftRight1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~51_combout\ = (\alu|ShiftRight1~50_combout\) # ((\alu|ShiftRight1~49_combout\) # ((\alu|ShiftLeft0~140_combout\ & \mux_inB_ula|result[30]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~140_combout\,
	datab => \alu|ShiftRight1~50_combout\,
	datac => \mux_inB_ula|result[30]~3_combout\,
	datad => \alu|ShiftRight1~49_combout\,
	combout => \alu|ShiftRight1~51_combout\);

-- Location: LCCOMB_X50_Y37_N10
\alu|ShiftRight1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~58_combout\ = (\b_regis|Mux28~20_combout\ & ((\b_regis|Mux29~20_combout\ & (\mux_inB_ula|result[31]~2_combout\)) # (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight1~51_combout\))))) # (!\b_regis|Mux28~20_combout\ & 
-- (\mux_inB_ula|result[31]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[31]~2_combout\,
	datab => \b_regis|Mux28~20_combout\,
	datac => \b_regis|Mux29~20_combout\,
	datad => \alu|ShiftRight1~51_combout\,
	combout => \alu|ShiftRight1~58_combout\);

-- Location: LCCOMB_X50_Y40_N14
\alu|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~4_combout\ = (\alu|Mux28~7_combout\ & ((\alu|ShiftRight1~58_combout\))) # (!\alu|Mux28~7_combout\ & (\alu|saida~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|saida~5_combout\,
	datac => \alu|ShiftRight1~58_combout\,
	datad => \alu|Mux28~7_combout\,
	combout => \alu|Mux20~4_combout\);

-- Location: LCCOMB_X53_Y36_N18
\alu|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~5_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (\contr_ula|ctr_ula[1]~0_combout\ & ((\b_regis|Mux20~20_combout\) # (\mux_inB_ula|result[11]~22_combout\)))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (((\b_regis|Mux20~20_combout\ & 
-- \mux_inB_ula|result[11]~22_combout\)) # (!\contr_ula|ctr_ula[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \b_regis|Mux20~20_combout\,
	datac => \mux_inB_ula|result[11]~22_combout\,
	datad => \contr_ula|ctr_ula[1]~0_combout\,
	combout => \alu|Mux20~5_combout\);

-- Location: LCCOMB_X49_Y33_N20
\alu|ShiftRight0~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~122_combout\ = (\alu|ShiftLeft0~139_combout\ & ((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux32~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux0~2_combout\,
	datab => \alu|ShiftLeft0~139_combout\,
	datac => \ctrl|Mux1~0_combout\,
	datad => \b_regis|Mux32~20_combout\,
	combout => \alu|ShiftRight0~122_combout\);

-- Location: LCCOMB_X50_Y40_N28
\alu|ShiftRight0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~105_combout\ = (\alu|Mux31~22_combout\ & ((\alu|ShiftRight1~51_combout\) # ((\alu|ShiftRight0~118_combout\ & \alu|ShiftRight0~122_combout\)))) # (!\alu|Mux31~22_combout\ & (\alu|ShiftRight0~118_combout\ & (\alu|ShiftRight0~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~22_combout\,
	datab => \alu|ShiftRight0~118_combout\,
	datac => \alu|ShiftRight0~122_combout\,
	datad => \alu|ShiftRight1~51_combout\,
	combout => \alu|ShiftRight0~105_combout\);

-- Location: LCCOMB_X50_Y40_N12
\alu|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~7_combout\ = ((\alu|Mux20~6_combout\ & ((\alu|Mux20~5_combout\) # (\alu|ShiftRight0~105_combout\)))) # (!\alu|Mux28~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux20~6_combout\,
	datab => \alu|Mux28~24_combout\,
	datac => \alu|Mux20~5_combout\,
	datad => \alu|ShiftRight0~105_combout\,
	combout => \alu|Mux20~7_combout\);

-- Location: LCCOMB_X50_Y40_N26
\alu|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~8_combout\ = (\alu|Mux28~10_combout\ & (!\contr_ula|ctr_ula[0]~1_combout\ & (\alu|tmp[11]~22_combout\ & !\alu|Mux20~7_combout\))) # (!\alu|Mux28~10_combout\ & (((\alu|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \alu|Mux28~10_combout\,
	datac => \alu|tmp[11]~22_combout\,
	datad => \alu|Mux20~7_combout\,
	combout => \alu|Mux20~8_combout\);

-- Location: LCCOMB_X50_Y40_N16
\alu|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~9_combout\ = (\alu|Mux28~7_combout\ & (((\alu|Mux20~4_combout\)))) # (!\alu|Mux28~7_combout\ & ((\alu|Mux28~11_combout\ & ((\alu|Mux20~4_combout\) # (!\alu|Mux20~8_combout\))) # (!\alu|Mux28~11_combout\ & ((\alu|Mux20~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datab => \alu|Mux28~11_combout\,
	datac => \alu|Mux20~4_combout\,
	datad => \alu|Mux20~8_combout\,
	combout => \alu|Mux20~9_combout\);

-- Location: LCCOMB_X50_Y35_N4
\alu|ShiftLeft0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~51_combout\ = (\alu|ShiftLeft0~139_combout\ & ((\mux_inB_ula|result[7]~26_combout\) # ((\alu|ShiftRight0~116_combout\ & \mux_inB_ula|result[5]~28_combout\)))) # (!\alu|ShiftLeft0~139_combout\ & (\alu|ShiftRight0~116_combout\ & 
-- (\mux_inB_ula|result[5]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~139_combout\,
	datab => \alu|ShiftRight0~116_combout\,
	datac => \mux_inB_ula|result[5]~28_combout\,
	datad => \mux_inB_ula|result[7]~26_combout\,
	combout => \alu|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X51_Y35_N20
\alu|ShiftLeft0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~66_combout\ = (\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[9]~24_combout\ & (!\b_regis|Mux31~20_combout\))) # (!\b_regis|Mux30~20_combout\ & (((\b_regis|Mux31~20_combout\ & \mux_inB_ula|result[10]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \mux_inB_ula|result[9]~24_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \mux_inB_ula|result[10]~23_combout\,
	combout => \alu|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X51_Y35_N2
\alu|ShiftLeft0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~67_combout\ = (\alu|ShiftLeft0~140_combout\ & ((\mux_inB_ula|result[8]~25_combout\) # ((\mux_inB_ula|result[11]~22_combout\ & \alu|ShiftLeft0~139_combout\)))) # (!\alu|ShiftLeft0~140_combout\ & (\mux_inB_ula|result[11]~22_combout\ & 
-- ((\alu|ShiftLeft0~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~140_combout\,
	datab => \mux_inB_ula|result[11]~22_combout\,
	datac => \mux_inB_ula|result[8]~25_combout\,
	datad => \alu|ShiftLeft0~139_combout\,
	combout => \alu|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X51_Y35_N24
\alu|ShiftLeft0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~68_combout\ = (\alu|ShiftLeft0~66_combout\) # (\alu|ShiftLeft0~67_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|ShiftLeft0~66_combout\,
	datad => \alu|ShiftLeft0~67_combout\,
	combout => \alu|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X51_Y35_N22
\alu|ShiftLeft0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~50_combout\ = (\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[4]~29_combout\))) # (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[6]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[6]~27_combout\,
	datad => \mux_inB_ula|result[4]~29_combout\,
	combout => \alu|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X51_Y35_N14
\alu|ShiftLeft0~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~145_combout\ = (\b_regis|Mux29~20_combout\ & ((\alu|ShiftLeft0~51_combout\) # ((\alu|ShiftLeft0~50_combout\)))) # (!\b_regis|Mux29~20_combout\ & (((\alu|ShiftLeft0~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \alu|ShiftLeft0~51_combout\,
	datac => \alu|ShiftLeft0~68_combout\,
	datad => \alu|ShiftLeft0~50_combout\,
	combout => \alu|ShiftLeft0~145_combout\);

-- Location: LCCOMB_X50_Y39_N20
\alu|ShiftLeft0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~36_combout\ = (\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[0]~1_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[1]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[1]~32_combout\,
	datad => \mux_inB_ula|result[0]~1_combout\,
	combout => \alu|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X50_Y39_N14
\alu|ShiftLeft0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~37_combout\ = (!\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[2]~31_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[3]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \mux_inB_ula|result[3]~30_combout\,
	datac => \b_regis|Mux30~20_combout\,
	datad => \mux_inB_ula|result[2]~31_combout\,
	combout => \alu|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X50_Y39_N4
\alu|ShiftLeft0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~49_combout\ = (\alu|ShiftLeft0~36_combout\) # (\alu|ShiftLeft0~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|ShiftLeft0~36_combout\,
	datad => \alu|ShiftLeft0~37_combout\,
	combout => \alu|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X51_Y35_N6
\alu|ShiftLeft0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~69_combout\ = (\alu|ShiftRight0~119_combout\ & ((\alu|ShiftLeft0~49_combout\) # ((\b_regis|Mux28~20_combout\ & \alu|ShiftLeft0~145_combout\)))) # (!\alu|ShiftRight0~119_combout\ & (\b_regis|Mux28~20_combout\ & 
-- (\alu|ShiftLeft0~145_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~119_combout\,
	datab => \b_regis|Mux28~20_combout\,
	datac => \alu|ShiftLeft0~145_combout\,
	datad => \alu|ShiftLeft0~49_combout\,
	combout => \alu|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X50_Y40_N22
\alu|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~10_combout\ = (\alu|Mux28~7_combout\) # ((\alu|ShiftLeft0~69_combout\) # (\alu|Mux20~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datab => \alu|ShiftLeft0~69_combout\,
	datad => \alu|Mux20~8_combout\,
	combout => \alu|Mux20~10_combout\);

-- Location: LCCOMB_X50_Y40_N24
\alu|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~11_combout\ = (\alu|Mux28~23_combout\ & (\alu|Mux20~3_combout\)) # (!\alu|Mux28~23_combout\ & (((\alu|Mux20~9_combout\ & \alu|Mux20~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~23_combout\,
	datab => \alu|Mux20~3_combout\,
	datac => \alu|Mux20~9_combout\,
	datad => \alu|Mux20~10_combout\,
	combout => \alu|Mux20~11_combout\);

-- Location: LCCOMB_X43_Y36_N26
\alu|ShiftRight1~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~65_combout\ = (\alu|ShiftRight0~116_combout\ & ((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux38~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux6~1_combout\,
	datab => \ctrl|Mux1~0_combout\,
	datac => \alu|ShiftRight0~116_combout\,
	datad => \b_regis|Mux38~20_combout\,
	combout => \alu|ShiftRight1~65_combout\);

-- Location: LCCOMB_X44_Y35_N8
\alu|ShiftRight1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~43_combout\ = (!\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[24]~9_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[23]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[23]~10_combout\,
	datad => \mux_inB_ula|result[24]~9_combout\,
	combout => \alu|ShiftRight1~43_combout\);

-- Location: LCCOMB_X47_Y37_N2
\alu|ShiftRight1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~64_combout\ = (\alu|ShiftLeft0~140_combout\ & ((\ctrl|Mux1~0_combout\ & (\b_regis|Mux37~20_combout\)) # (!\ctrl|Mux1~0_combout\ & ((\imm|Mux5~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datab => \b_regis|Mux37~20_combout\,
	datac => \imm|Mux5~1_combout\,
	datad => \alu|ShiftLeft0~140_combout\,
	combout => \alu|ShiftRight1~64_combout\);

-- Location: LCCOMB_X43_Y36_N0
\alu|ShiftRight1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~44_combout\ = (\alu|ShiftRight1~65_combout\) # ((\alu|ShiftRight1~43_combout\) # (\alu|ShiftRight1~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight1~65_combout\,
	datac => \alu|ShiftRight1~43_combout\,
	datad => \alu|ShiftRight1~64_combout\,
	combout => \alu|ShiftRight1~44_combout\);

-- Location: LCCOMB_X53_Y40_N8
\alu|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~2_combout\ = (!\alu|Mux19~4_combout\ & ((\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight1~44_combout\))) # (!\b_regis|Mux29~20_combout\ & (\alu|ShiftRight1~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~48_combout\,
	datab => \alu|Mux19~4_combout\,
	datac => \b_regis|Mux29~20_combout\,
	datad => \alu|ShiftRight1~44_combout\,
	combout => \alu|Mux20~2_combout\);

-- Location: LCCOMB_X50_Y40_N0
\alu|Mux20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~12_combout\ = (\alu|Mux20~2_combout\) # ((\alu|Mux19~4_combout\ & (\alu|Mux29~2_combout\ & \alu|Mux20~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux19~4_combout\,
	datab => \alu|Mux29~2_combout\,
	datac => \alu|Mux20~11_combout\,
	datad => \alu|Mux20~2_combout\,
	combout => \alu|Mux20~12_combout\);

-- Location: LCCOMB_X50_Y40_N18
\mux_md_breg|result[11]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[11]~23_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux20~12_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \md|altsyncram_component|auto_generated|q_a\(11),
	datac => \mi|altsyncram_component|auto_generated|q_a\(4),
	datad => \alu|Mux20~12_combout\,
	combout => \mux_md_breg|result[11]~23_combout\);

-- Location: LCFF_X47_Y38_N9
\b_regis|um_Reg[25][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][11]~regout\);

-- Location: LCCOMB_X47_Y38_N0
\b_regis|Mux52~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|um_Reg[24][11]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[16][11]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[16][11]~regout\,
	datab => \b_regis|um_Reg[24][11]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux52~4_combout\);

-- Location: LCCOMB_X47_Y38_N8
\b_regis|Mux52~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux52~4_combout\ & ((\b_regis|um_Reg[25][11]~regout\))) # (!\b_regis|Mux52~4_combout\ & (\b_regis|um_Reg[17][11]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux52~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[17][11]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[25][11]~regout\,
	datad => \b_regis|Mux52~4_combout\,
	combout => \b_regis|Mux52~5_combout\);

-- Location: LCFF_X51_Y42_N29
\b_regis|um_Reg[29][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][11]~regout\);

-- Location: LCFF_X51_Y42_N27
\b_regis|um_Reg[20][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][11]~regout\);

-- Location: LCCOMB_X51_Y42_N26
\b_regis|Mux52~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[21][11]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[20][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][11]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[20][11]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux52~2_combout\);

-- Location: LCCOMB_X51_Y42_N28
\b_regis|Mux52~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux52~2_combout\ & ((\b_regis|um_Reg[29][11]~regout\))) # (!\b_regis|Mux52~2_combout\ & (\b_regis|um_Reg[28][11]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][11]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[29][11]~regout\,
	datad => \b_regis|Mux52~2_combout\,
	combout => \b_regis|Mux52~3_combout\);

-- Location: LCCOMB_X44_Y42_N24
\b_regis|Mux52~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux52~3_combout\) # (\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|Mux52~5_combout\ & 
-- ((!\mi|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|Mux52~5_combout\,
	datac => \b_regis|Mux52~3_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux52~6_combout\);

-- Location: LCFF_X43_Y40_N29
\b_regis|um_Reg[31][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][11]~regout\);

-- Location: LCCOMB_X43_Y40_N30
\b_regis|Mux52~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~8_combout\ = (\b_regis|Mux52~7_combout\ & ((\b_regis|um_Reg[31][11]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\b_regis|Mux52~7_combout\ & (((\b_regis|um_Reg[30][11]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux52~7_combout\,
	datab => \b_regis|um_Reg[31][11]~regout\,
	datac => \b_regis|um_Reg[30][11]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux52~8_combout\);

-- Location: LCCOMB_X44_Y42_N14
\b_regis|Mux52~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux52~6_combout\ & ((\b_regis|Mux52~8_combout\))) # (!\b_regis|Mux52~6_combout\ & (\b_regis|Mux52~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux52~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux52~1_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux52~6_combout\,
	datad => \b_regis|Mux52~8_combout\,
	combout => \b_regis|Mux52~9_combout\);

-- Location: LCFF_X50_Y42_N11
\b_regis|um_Reg[14][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][11]~regout\);

-- Location: LCFF_X50_Y42_N13
\b_regis|um_Reg[10][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][11]~regout\);

-- Location: LCCOMB_X50_Y42_N22
\b_regis|Mux52~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\b_regis|um_Reg[10][11]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[8][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][11]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[10][11]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux52~10_combout\);

-- Location: LCCOMB_X50_Y42_N10
\b_regis|Mux52~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux52~10_combout\ & ((\b_regis|um_Reg[14][11]~regout\))) # (!\b_regis|Mux52~10_combout\ & (\b_regis|um_Reg[12][11]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux52~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][11]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[14][11]~regout\,
	datad => \b_regis|Mux52~10_combout\,
	combout => \b_regis|Mux52~11_combout\);

-- Location: LCFF_X47_Y41_N1
\b_regis|um_Reg[4][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][11]~regout\);

-- Location: LCFF_X48_Y42_N29
\b_regis|um_Reg[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][11]~regout\);

-- Location: LCCOMB_X48_Y42_N28
\b_regis|Mux52~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][11]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[6][11]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[2][11]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux52~14_combout\);

-- Location: LCCOMB_X48_Y42_N0
\b_regis|Mux52~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~15_combout\ = (\b_regis|Mux52~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22) & (!\mi|altsyncram_component|auto_generated|q_a\(21) & \b_regis|um_Reg[4][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[4][11]~regout\,
	datad => \b_regis|Mux52~14_combout\,
	combout => \b_regis|Mux52~15_combout\);

-- Location: LCFF_X49_Y42_N17
\b_regis|um_Reg[7][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][11]~regout\);

-- Location: LCFF_X48_Y42_N15
\b_regis|um_Reg[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][11]~regout\);

-- Location: LCFF_X47_Y42_N1
\b_regis|um_Reg[5][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][11]~regout\);

-- Location: LCCOMB_X47_Y42_N0
\b_regis|Mux52~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[5][11]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[1][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[1][11]~regout\,
	datac => \b_regis|um_Reg[5][11]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux52~12_combout\);

-- Location: LCCOMB_X49_Y42_N16
\b_regis|Mux52~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux52~12_combout\ & ((\b_regis|um_Reg[7][11]~regout\))) # (!\b_regis|Mux52~12_combout\ & (\b_regis|um_Reg[3][11]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux52~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[3][11]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[7][11]~regout\,
	datad => \b_regis|Mux52~12_combout\,
	combout => \b_regis|Mux52~13_combout\);

-- Location: LCCOMB_X44_Y42_N4
\b_regis|Mux52~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|Mux52~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|Mux52~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|Mux52~15_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \b_regis|Mux52~13_combout\,
	combout => \b_regis|Mux52~16_combout\);

-- Location: LCCOMB_X53_Y39_N30
\b_regis|um_Reg[13][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[13][11]~feeder_combout\ = \mux_md_breg|result[11]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[11]~23_combout\,
	combout => \b_regis|um_Reg[13][11]~feeder_combout\);

-- Location: LCFF_X53_Y39_N31
\b_regis|um_Reg[13][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[13][11]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][11]~regout\);

-- Location: LCCOMB_X53_Y39_N24
\b_regis|um_Reg[11][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[11][11]~feeder_combout\ = \mux_md_breg|result[11]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[11]~23_combout\,
	combout => \b_regis|um_Reg[11][11]~feeder_combout\);

-- Location: LCFF_X53_Y39_N25
\b_regis|um_Reg[11][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[11][11]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][11]~regout\);

-- Location: LCFF_X54_Y39_N31
\b_regis|um_Reg[9][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[11]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][11]~regout\);

-- Location: LCCOMB_X54_Y39_N30
\b_regis|Mux52~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[11][11]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[9][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[11][11]~regout\,
	datac => \b_regis|um_Reg[9][11]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux52~17_combout\);

-- Location: LCCOMB_X53_Y39_N20
\b_regis|Mux52~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux52~17_combout\ & (\b_regis|um_Reg[15][11]~regout\)) # (!\b_regis|Mux52~17_combout\ & ((\b_regis|um_Reg[13][11]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux52~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][11]~regout\,
	datab => \b_regis|um_Reg[13][11]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux52~17_combout\,
	combout => \b_regis|Mux52~18_combout\);

-- Location: LCCOMB_X44_Y42_N26
\b_regis|Mux52~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux52~16_combout\ & ((\b_regis|Mux52~18_combout\))) # (!\b_regis|Mux52~16_combout\ & (\b_regis|Mux52~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux52~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|Mux52~11_combout\,
	datac => \b_regis|Mux52~16_combout\,
	datad => \b_regis|Mux52~18_combout\,
	combout => \b_regis|Mux52~19_combout\);

-- Location: LCCOMB_X44_Y42_N12
\b_regis|Mux52~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux52~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux52~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux52~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux52~9_combout\,
	datad => \b_regis|Mux52~19_combout\,
	combout => \b_regis|Mux52~20_combout\);

-- Location: LCCOMB_X47_Y36_N2
\alu|ShiftRight1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~28_combout\ = (\b_regis|Mux31~20_combout\ & (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[19]~14_combout\))) # (!\b_regis|Mux31~20_combout\ & (\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[20]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[19]~14_combout\,
	datad => \mux_inB_ula|result[20]~13_combout\,
	combout => \alu|ShiftRight1~28_combout\);

-- Location: LCCOMB_X44_Y36_N20
\alu|ShiftRight1~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~63_combout\ = (\alu|ShiftLeft0~139_combout\ & ((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux41~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~139_combout\,
	datab => \ctrl|Mux1~0_combout\,
	datac => \imm|Mux9~1_combout\,
	datad => \b_regis|Mux41~20_combout\,
	combout => \alu|ShiftRight1~63_combout\);

-- Location: LCCOMB_X44_Y36_N2
\alu|ShiftRight1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~62_combout\ = (\alu|ShiftLeft0~140_combout\ & ((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux38~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux6~1_combout\,
	datab => \ctrl|Mux1~0_combout\,
	datac => \alu|ShiftLeft0~140_combout\,
	datad => \b_regis|Mux38~20_combout\,
	combout => \alu|ShiftRight1~62_combout\);

-- Location: LCCOMB_X44_Y36_N12
\alu|ShiftRight1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~27_combout\ = (\alu|ShiftRight1~26_combout\) # ((\alu|ShiftRight1~63_combout\) # (\alu|ShiftRight1~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~26_combout\,
	datac => \alu|ShiftRight1~63_combout\,
	datad => \alu|ShiftRight1~62_combout\,
	combout => \alu|ShiftRight1~27_combout\);

-- Location: LCCOMB_X44_Y36_N10
\alu|Mux21~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~17_combout\ = (\b_regis|Mux29~20_combout\ & (((\alu|ShiftRight1~27_combout\)))) # (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight1~29_combout\) # ((\alu|ShiftRight1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~29_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftRight1~28_combout\,
	datad => \alu|ShiftRight1~27_combout\,
	combout => \alu|Mux21~17_combout\);

-- Location: LCCOMB_X53_Y35_N8
\alu|ShiftRight1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~23_combout\ = (\b_regis|Mux31~20_combout\ & (\alu|ShiftRight1~22_combout\)) # (!\b_regis|Mux31~20_combout\ & ((\alu|ShiftRight1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux31~20_combout\,
	datac => \alu|ShiftRight1~22_combout\,
	datad => \alu|ShiftRight1~14_combout\,
	combout => \alu|ShiftRight1~23_combout\);

-- Location: LCCOMB_X53_Y34_N0
\alu|ShiftRight1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~15_combout\ = (\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[12]~21_combout\))) # (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[10]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[10]~23_combout\,
	datad => \mux_inB_ula|result[12]~21_combout\,
	combout => \alu|ShiftRight1~15_combout\);

-- Location: LCCOMB_X53_Y35_N18
\alu|ShiftRight1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~25_combout\ = (\b_regis|Mux31~20_combout\ & (\alu|ShiftRight1~24_combout\)) # (!\b_regis|Mux31~20_combout\ & ((\alu|ShiftRight1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~24_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datad => \alu|ShiftRight1~15_combout\,
	combout => \alu|ShiftRight1~25_combout\);

-- Location: LCCOMB_X53_Y35_N12
\alu|ShiftRight0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~77_combout\ = (\b_regis|Mux29~20_combout\ & (\alu|ShiftRight1~23_combout\)) # (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight1~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftRight1~23_combout\,
	datad => \alu|ShiftRight1~25_combout\,
	combout => \alu|ShiftRight0~77_combout\);

-- Location: LCCOMB_X47_Y37_N16
\alu|ShiftRight1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~32_combout\ = (\alu|ShiftLeft0~140_combout\ & ((\mux_inB_ula|result[29]~4_combout\) # ((\mux_inB_ula|result[26]~7_combout\ & \alu|ShiftLeft0~139_combout\)))) # (!\alu|ShiftLeft0~140_combout\ & (\mux_inB_ula|result[26]~7_combout\ & 
-- ((\alu|ShiftLeft0~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~140_combout\,
	datab => \mux_inB_ula|result[26]~7_combout\,
	datac => \mux_inB_ula|result[29]~4_combout\,
	datad => \alu|ShiftLeft0~139_combout\,
	combout => \alu|ShiftRight1~32_combout\);

-- Location: LCCOMB_X47_Y36_N8
\alu|ShiftRight1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~33_combout\ = (\alu|ShiftRight1~31_combout\) # ((\alu|ShiftRight1~32_combout\) # ((\alu|ShiftRight0~116_combout\ & \mux_inB_ula|result[28]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~31_combout\,
	datab => \alu|ShiftRight0~116_combout\,
	datac => \alu|ShiftRight1~32_combout\,
	datad => \mux_inB_ula|result[28]~5_combout\,
	combout => \alu|ShiftRight1~33_combout\);

-- Location: LCCOMB_X47_Y39_N24
\alu|ShiftRight0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~104_combout\ = (\alu|Mux31~22_combout\ & ((\alu|ShiftRight1~33_combout\) # ((\alu|ShiftRight0~118_combout\ & \alu|ShiftRight0~78_combout\)))) # (!\alu|Mux31~22_combout\ & (\alu|ShiftRight0~118_combout\ & ((\alu|ShiftRight0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~22_combout\,
	datab => \alu|ShiftRight0~118_combout\,
	datac => \alu|ShiftRight1~33_combout\,
	datad => \alu|ShiftRight0~78_combout\,
	combout => \alu|ShiftRight0~104_combout\);

-- Location: LCCOMB_X44_Y40_N16
\alu|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~6_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (\contr_ula|ctr_ula[1]~0_combout\ & ((\b_regis|Mux21~20_combout\) # (\mux_inB_ula|result[10]~23_combout\)))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (((\b_regis|Mux21~20_combout\ & 
-- \mux_inB_ula|result[10]~23_combout\)) # (!\contr_ula|ctr_ula[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux21~20_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \contr_ula|ctr_ula[1]~0_combout\,
	datad => \mux_inB_ula|result[10]~23_combout\,
	combout => \alu|Mux21~6_combout\);

-- Location: LCCOMB_X47_Y39_N26
\alu|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~7_combout\ = (\alu|Mux28~10_combout\ & (((\alu|Mux28~24_combout\)))) # (!\alu|Mux28~10_combout\ & ((\alu|ShiftRight0~104_combout\) # ((\alu|Mux21~6_combout\) # (!\alu|Mux28~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~10_combout\,
	datab => \alu|ShiftRight0~104_combout\,
	datac => \alu|Mux21~6_combout\,
	datad => \alu|Mux28~24_combout\,
	combout => \alu|Mux21~7_combout\);

-- Location: LCCOMB_X51_Y33_N12
\alu|ShiftRight0~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~119_combout\ = (!\b_regis|Mux28~20_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(19) & (!\b_regis|Mux29~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((!\b_regis|Mux29~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~9_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux29~19_combout\,
	datad => \b_regis|Mux28~20_combout\,
	combout => \alu|ShiftRight0~119_combout\);

-- Location: LCCOMB_X51_Y38_N14
\alu|ShiftLeft0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~62_combout\ = (\b_regis|Mux30~20_combout\ & (((!\b_regis|Mux31~20_combout\ & \mux_inB_ula|result[8]~25_combout\)))) # (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[9]~24_combout\ & (\b_regis|Mux31~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \mux_inB_ula|result[9]~24_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \mux_inB_ula|result[8]~25_combout\,
	combout => \alu|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X50_Y35_N20
\alu|ShiftLeft0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~46_combout\ = (\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[3]~30_combout\))) # (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[5]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[5]~28_combout\,
	datad => \mux_inB_ula|result[3]~30_combout\,
	combout => \alu|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X49_Y35_N16
\alu|ShiftLeft0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~45_combout\ = (!\b_regis|Mux31~20_combout\ & (\b_regis|Mux30~20_combout\ & \mux_inB_ula|result[4]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux31~20_combout\,
	datac => \b_regis|Mux30~20_combout\,
	datad => \mux_inB_ula|result[4]~29_combout\,
	combout => \alu|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X50_Y35_N30
\alu|ShiftLeft0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~47_combout\ = (\alu|ShiftLeft0~46_combout\) # ((\alu|ShiftLeft0~45_combout\) # ((\alu|ShiftLeft0~139_combout\ & \mux_inB_ula|result[6]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~139_combout\,
	datab => \mux_inB_ula|result[6]~27_combout\,
	datac => \alu|ShiftLeft0~46_combout\,
	datad => \alu|ShiftLeft0~45_combout\,
	combout => \alu|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X50_Y35_N14
\alu|ShiftLeft0~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~144_combout\ = (\b_regis|Mux29~20_combout\ & (((\alu|ShiftLeft0~47_combout\)))) # (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftLeft0~63_combout\) # ((\alu|ShiftLeft0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~63_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftLeft0~62_combout\,
	datad => \alu|ShiftLeft0~47_combout\,
	combout => \alu|ShiftLeft0~144_combout\);

-- Location: LCCOMB_X50_Y38_N22
\alu|ShiftLeft0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~65_combout\ = (\alu|ShiftLeft0~34_combout\ & ((\alu|ShiftRight0~119_combout\) # ((\b_regis|Mux28~20_combout\ & \alu|ShiftLeft0~144_combout\)))) # (!\alu|ShiftLeft0~34_combout\ & (\b_regis|Mux28~20_combout\ & 
-- ((\alu|ShiftLeft0~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~34_combout\,
	datab => \b_regis|Mux28~20_combout\,
	datac => \alu|ShiftRight0~119_combout\,
	datad => \alu|ShiftLeft0~144_combout\,
	combout => \alu|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X47_Y39_N20
\alu|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~8_combout\ = (!\alu|Mux28~10_combout\ & ((\alu|Mux21~6_combout\ & ((\alu|Add1~20_combout\) # (!\alu|Mux28~12_combout\))) # (!\alu|Mux21~6_combout\ & (\alu|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~10_combout\,
	datab => \alu|Mux21~6_combout\,
	datac => \alu|Mux28~12_combout\,
	datad => \alu|Add1~20_combout\,
	combout => \alu|Mux21~8_combout\);

-- Location: LCCOMB_X47_Y39_N28
\alu|Mux21~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~18_combout\ = (\alu|tmp[10]~20_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(2)) # ((!\mi|altsyncram_component|auto_generated|q_a\(4)) # (!\contr_ula|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(2),
	datab => \contr_ula|Mux3~0_combout\,
	datac => \alu|tmp[10]~20_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(4),
	combout => \alu|Mux21~18_combout\);

-- Location: LCCOMB_X47_Y39_N30
\alu|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~9_combout\ = ((\alu|Mux21~8_combout\) # ((\alu|Mux28~10_combout\ & \alu|Mux21~18_combout\))) # (!\alu|Mux28~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~10_combout\,
	datab => \alu|Mux28~24_combout\,
	datac => \alu|Mux21~8_combout\,
	datad => \alu|Mux21~18_combout\,
	combout => \alu|Mux21~9_combout\);

-- Location: LCCOMB_X47_Y39_N0
\alu|Mux21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~12_combout\ = (\alu|ShiftLeft0~65_combout\) # ((\alu|Mux21~7_combout\ & \alu|Mux21~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux21~7_combout\,
	datac => \alu|ShiftLeft0~65_combout\,
	datad => \alu|Mux21~9_combout\,
	combout => \alu|Mux21~12_combout\);

-- Location: LCCOMB_X50_Y33_N16
\alu|ShiftRight1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~34_combout\ = (\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight0~78_combout\) # ((\alu|ShiftRight1~16_combout\)))) # (!\b_regis|Mux29~20_combout\ & (((\alu|ShiftRight1~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~78_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftRight1~16_combout\,
	datad => \alu|ShiftRight1~33_combout\,
	combout => \alu|ShiftRight1~34_combout\);

-- Location: LCCOMB_X47_Y39_N14
\alu|Mux21~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~13_combout\ = (\b_regis|Mux28~20_combout\ & ((\alu|ShiftRight1~34_combout\))) # (!\b_regis|Mux28~20_combout\ & (\mux_inB_ula|result[31]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datac => \mux_inB_ula|result[31]~2_combout\,
	datad => \alu|ShiftRight1~34_combout\,
	combout => \alu|Mux21~13_combout\);

-- Location: LCCOMB_X47_Y39_N16
\alu|Mux21~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~14_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux21~13_combout\) # (\alu|Mux28~23_combout\))) # (!\alu|Mux28~7_combout\ & ((!\alu|Mux28~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datac => \alu|Mux21~13_combout\,
	datad => \alu|Mux28~23_combout\,
	combout => \alu|Mux21~14_combout\);

-- Location: LCFF_X48_Y42_N27
\b_regis|um_Reg[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][10]~regout\);

-- Location: LCFF_X41_Y40_N3
\b_regis|um_Reg[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][10]~regout\);

-- Location: LCCOMB_X45_Y41_N14
\b_regis|Mux21~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[3][10]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[1][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][10]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[3][10]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux21~14_combout\);

-- Location: LCCOMB_X45_Y40_N28
\b_regis|Mux21~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~15_combout\ = (\b_regis|Mux21~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16) & (!\mi|altsyncram_component|auto_generated|q_a\(15) & \b_regis|um_Reg[2][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[2][10]~regout\,
	datad => \b_regis|Mux21~14_combout\,
	combout => \b_regis|Mux21~15_combout\);

-- Location: LCCOMB_X44_Y41_N0
\b_regis|um_Reg[6][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[6][10]~feeder_combout\ = \mux_md_breg|result[10]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[10]~24_combout\,
	combout => \b_regis|um_Reg[6][10]~feeder_combout\);

-- Location: LCFF_X44_Y41_N1
\b_regis|um_Reg[6][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[6][10]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][10]~regout\);

-- Location: LCFF_X47_Y41_N17
\b_regis|um_Reg[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][10]~regout\);

-- Location: LCFF_X41_Y40_N9
\b_regis|um_Reg[5][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][10]~regout\);

-- Location: LCFF_X47_Y41_N7
\b_regis|um_Reg[4][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][10]~regout\);

-- Location: LCCOMB_X47_Y41_N6
\b_regis|Mux21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[5][10]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[4][10]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[5][10]~regout\,
	datac => \b_regis|um_Reg[4][10]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux21~12_combout\);

-- Location: LCCOMB_X47_Y41_N16
\b_regis|Mux21~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux21~12_combout\ & ((\b_regis|um_Reg[7][10]~regout\))) # (!\b_regis|Mux21~12_combout\ & (\b_regis|um_Reg[6][10]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[6][10]~regout\,
	datac => \b_regis|um_Reg[7][10]~regout\,
	datad => \b_regis|Mux21~12_combout\,
	combout => \b_regis|Mux21~13_combout\);

-- Location: LCCOMB_X44_Y40_N8
\b_regis|Mux21~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|Mux21~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|Mux21~15_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux21~13_combout\,
	combout => \b_regis|Mux21~16_combout\);

-- Location: LCFF_X52_Y42_N19
\b_regis|um_Reg[14][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][10]~regout\);

-- Location: LCCOMB_X51_Y43_N18
\b_regis|um_Reg[12][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[12][10]~feeder_combout\ = \mux_md_breg|result[10]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[10]~24_combout\,
	combout => \b_regis|um_Reg[12][10]~feeder_combout\);

-- Location: LCFF_X51_Y43_N19
\b_regis|um_Reg[12][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[12][10]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][10]~regout\);

-- Location: LCCOMB_X51_Y43_N16
\b_regis|Mux21~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[13][10]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[12][10]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[13][10]~regout\,
	datab => \b_regis|um_Reg[12][10]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux21~17_combout\);

-- Location: LCCOMB_X51_Y43_N8
\b_regis|Mux21~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~18_combout\ = (\b_regis|Mux21~17_combout\ & ((\b_regis|um_Reg[15][10]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\b_regis|Mux21~17_combout\ & (((\b_regis|um_Reg[14][10]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][10]~regout\,
	datab => \b_regis|um_Reg[14][10]~regout\,
	datac => \b_regis|Mux21~17_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux21~18_combout\);

-- Location: LCCOMB_X44_Y40_N2
\b_regis|Mux21~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~19_combout\ = (\b_regis|Mux21~16_combout\ & (((\b_regis|Mux21~18_combout\) # (!\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\b_regis|Mux21~16_combout\ & (\b_regis|Mux21~11_combout\ & 
-- (\mi|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux21~11_combout\,
	datab => \b_regis|Mux21~16_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|Mux21~18_combout\,
	combout => \b_regis|Mux21~19_combout\);

-- Location: LCCOMB_X44_Y40_N6
\alu|saida~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~22_combout\ = \mux_inB_ula|result[10]~23_combout\ $ (((\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux21~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux21~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux21~9_combout\,
	datab => \b_regis|Mux21~19_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(19),
	datad => \mux_inB_ula|result[10]~23_combout\,
	combout => \alu|saida~22_combout\);

-- Location: LCCOMB_X47_Y39_N4
\alu|Mux21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~10_combout\ = (\alu|Mux28~7_combout\ & ((\b_regis|Mux28~20_combout\) # ((\mux_inB_ula|result[31]~2_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|saida~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \mux_inB_ula|result[31]~2_combout\,
	datac => \alu|Mux28~7_combout\,
	datad => \alu|saida~22_combout\,
	combout => \alu|Mux21~10_combout\);

-- Location: LCCOMB_X47_Y39_N6
\alu|Mux21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~11_combout\ = (\alu|Mux28~11_combout\ & (((\alu|Mux21~10_combout\) # (!\alu|Mux21~9_combout\)) # (!\alu|Mux21~7_combout\))) # (!\alu|Mux28~11_combout\ & (\alu|Mux21~7_combout\ & ((\alu|Mux21~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~11_combout\,
	datab => \alu|Mux21~7_combout\,
	datac => \alu|Mux21~10_combout\,
	datad => \alu|Mux21~9_combout\,
	combout => \alu|Mux21~11_combout\);

-- Location: LCCOMB_X47_Y39_N2
\alu|Mux21~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~15_combout\ = (\alu|Mux21~14_combout\ & ((\alu|Mux28~7_combout\) # ((\alu|Mux21~12_combout\ & \alu|Mux21~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datab => \alu|Mux21~12_combout\,
	datac => \alu|Mux21~14_combout\,
	datad => \alu|Mux21~11_combout\,
	combout => \alu|Mux21~15_combout\);

-- Location: LCCOMB_X47_Y39_N12
\alu|Mux21~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~16_combout\ = (\alu|Mux28~23_combout\ & ((\alu|Mux21~15_combout\ & (\mux_inB_ula|result[31]~2_combout\)) # (!\alu|Mux21~15_combout\ & ((\alu|ShiftRight0~77_combout\))))) # (!\alu|Mux28~23_combout\ & (((\alu|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~23_combout\,
	datab => \mux_inB_ula|result[31]~2_combout\,
	datac => \alu|ShiftRight0~77_combout\,
	datad => \alu|Mux21~15_combout\,
	combout => \alu|Mux21~16_combout\);

-- Location: LCCOMB_X47_Y39_N22
\alu|Mux21~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~19_combout\ = (\alu|Mux19~4_combout\ & (((\alu|Mux29~2_combout\ & \alu|Mux21~16_combout\)))) # (!\alu|Mux19~4_combout\ & (\alu|Mux21~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux19~4_combout\,
	datab => \alu|Mux21~17_combout\,
	datac => \alu|Mux29~2_combout\,
	datad => \alu|Mux21~16_combout\,
	combout => \alu|Mux21~19_combout\);

-- Location: LCCOMB_X47_Y39_N18
\mux_md_breg|result[10]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[10]~24_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux21~19_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \md|altsyncram_component|auto_generated|q_a\(10),
	datad => \alu|Mux21~19_combout\,
	combout => \mux_md_breg|result[10]~24_combout\);

-- Location: LCCOMB_X51_Y43_N10
\b_regis|um_Reg[15][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[15][10]~feeder_combout\ = \mux_md_breg|result[10]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[10]~24_combout\,
	combout => \b_regis|um_Reg[15][10]~feeder_combout\);

-- Location: LCFF_X51_Y43_N11
\b_regis|um_Reg[15][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[15][10]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][10]~regout\);

-- Location: LCFF_X45_Y42_N15
\b_regis|um_Reg[13][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][10]~regout\);

-- Location: LCCOMB_X45_Y42_N14
\b_regis|Mux53~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~18_combout\ = (\b_regis|Mux53~17_combout\ & ((\b_regis|um_Reg[15][10]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\b_regis|Mux53~17_combout\ & (((\b_regis|um_Reg[13][10]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux53~17_combout\,
	datab => \b_regis|um_Reg[15][10]~regout\,
	datac => \b_regis|um_Reg[13][10]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux53~18_combout\);

-- Location: LCCOMB_X48_Y42_N26
\b_regis|Mux53~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][10]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[6][10]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[2][10]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux53~14_combout\);

-- Location: LCCOMB_X45_Y42_N18
\b_regis|Mux53~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~15_combout\ = (\b_regis|Mux53~14_combout\) # ((\b_regis|um_Reg[4][10]~regout\ & (!\mi|altsyncram_component|auto_generated|q_a\(21) & \mi|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[4][10]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux53~14_combout\,
	combout => \b_regis|Mux53~15_combout\);

-- Location: LCFF_X52_Y42_N13
\b_regis|um_Reg[8][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][10]~regout\);

-- Location: LCCOMB_X52_Y42_N12
\b_regis|Mux53~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[10][10]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[8][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[10][10]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[8][10]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux53~12_combout\);

-- Location: LCCOMB_X52_Y42_N18
\b_regis|Mux53~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux53~12_combout\ & ((\b_regis|um_Reg[14][10]~regout\))) # (!\b_regis|Mux53~12_combout\ & (\b_regis|um_Reg[12][10]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux53~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][10]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[14][10]~regout\,
	datad => \b_regis|Mux53~12_combout\,
	combout => \b_regis|Mux53~13_combout\);

-- Location: LCCOMB_X45_Y42_N12
\b_regis|Mux53~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|Mux53~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|Mux53~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|Mux53~15_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \b_regis|Mux53~13_combout\,
	combout => \b_regis|Mux53~16_combout\);

-- Location: LCCOMB_X45_Y42_N2
\b_regis|Mux53~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux53~16_combout\ & ((\b_regis|Mux53~18_combout\))) # (!\b_regis|Mux53~16_combout\ & (\b_regis|Mux53~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux53~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux53~11_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|Mux53~18_combout\,
	datad => \b_regis|Mux53~16_combout\,
	combout => \b_regis|Mux53~19_combout\);

-- Location: LCCOMB_X43_Y42_N2
\b_regis|um_Reg[31][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[31][10]~feeder_combout\ = \mux_md_breg|result[10]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[10]~24_combout\,
	combout => \b_regis|um_Reg[31][10]~feeder_combout\);

-- Location: LCFF_X43_Y42_N3
\b_regis|um_Reg[31][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[31][10]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][10]~regout\);

-- Location: LCFF_X43_Y41_N13
\b_regis|um_Reg[23][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][10]~regout\);

-- Location: LCCOMB_X43_Y42_N26
\b_regis|Mux53~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~8_combout\ = (\b_regis|Mux53~7_combout\ & ((\b_regis|um_Reg[31][10]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\b_regis|Mux53~7_combout\ & (((\b_regis|um_Reg[23][10]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux53~7_combout\,
	datab => \b_regis|um_Reg[31][10]~regout\,
	datac => \b_regis|um_Reg[23][10]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux53~8_combout\);

-- Location: LCCOMB_X43_Y35_N8
\b_regis|um_Reg[25][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[25][10]~feeder_combout\ = \mux_md_breg|result[10]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[10]~24_combout\,
	combout => \b_regis|um_Reg[25][10]~feeder_combout\);

-- Location: LCFF_X43_Y35_N9
\b_regis|um_Reg[25][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[25][10]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][10]~regout\);

-- Location: LCFF_X43_Y41_N29
\b_regis|um_Reg[17][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][10]~regout\);

-- Location: LCCOMB_X48_Y40_N0
\b_regis|um_Reg[16][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[16][10]~feeder_combout\ = \mux_md_breg|result[10]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[10]~24_combout\,
	combout => \b_regis|um_Reg[16][10]~feeder_combout\);

-- Location: LCFF_X48_Y40_N1
\b_regis|um_Reg[16][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[16][10]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][10]~regout\);

-- Location: LCCOMB_X43_Y41_N10
\b_regis|Mux53~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[17][10]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[16][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[17][10]~regout\,
	datac => \b_regis|um_Reg[16][10]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux53~4_combout\);

-- Location: LCCOMB_X43_Y35_N28
\b_regis|Mux53~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux53~4_combout\ & ((\b_regis|um_Reg[25][10]~regout\))) # (!\b_regis|Mux53~4_combout\ & (\b_regis|um_Reg[24][10]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux53~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[24][10]~regout\,
	datab => \b_regis|um_Reg[25][10]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \b_regis|Mux53~4_combout\,
	combout => \b_regis|Mux53~5_combout\);

-- Location: LCCOMB_X50_Y42_N28
\b_regis|Mux53~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux53~3_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\mi|altsyncram_component|auto_generated|q_a\(21) & \b_regis|Mux53~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux53~3_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|Mux53~5_combout\,
	combout => \b_regis|Mux53~6_combout\);

-- Location: LCCOMB_X50_Y42_N6
\b_regis|Mux53~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux53~6_combout\ & ((\b_regis|Mux53~8_combout\))) # (!\b_regis|Mux53~6_combout\ & (\b_regis|Mux53~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux53~1_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux53~8_combout\,
	datad => \b_regis|Mux53~6_combout\,
	combout => \b_regis|Mux53~9_combout\);

-- Location: LCCOMB_X50_Y42_N20
\b_regis|Mux53~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux53~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux53~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux53~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux53~19_combout\,
	datad => \b_regis|Mux53~9_combout\,
	combout => \b_regis|Mux53~20_combout\);

-- Location: LCCOMB_X51_Y34_N8
\mux_md_breg|result[9]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[9]~25_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux22~16_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datab => \md|altsyncram_component|auto_generated|q_a\(9),
	datad => \alu|Mux22~16_combout\,
	combout => \mux_md_breg|result[9]~25_combout\);

-- Location: LCFF_X52_Y38_N1
\b_regis|um_Reg[13][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][9]~regout\);

-- Location: LCCOMB_X53_Y39_N4
\b_regis|um_Reg[11][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[11][9]~feeder_combout\ = \mux_md_breg|result[9]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[9]~25_combout\,
	combout => \b_regis|um_Reg[11][9]~feeder_combout\);

-- Location: LCFF_X53_Y39_N5
\b_regis|um_Reg[11][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[11][9]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][9]~regout\);

-- Location: LCCOMB_X54_Y39_N0
\b_regis|Mux54~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[11][9]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[9][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[11][9]~regout\,
	datac => \b_regis|um_Reg[9][9]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux54~17_combout\);

-- Location: LCCOMB_X52_Y38_N0
\b_regis|Mux54~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux54~17_combout\ & (\b_regis|um_Reg[15][9]~regout\)) # (!\b_regis|Mux54~17_combout\ & ((\b_regis|um_Reg[13][9]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux54~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][9]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[13][9]~regout\,
	datad => \b_regis|Mux54~17_combout\,
	combout => \b_regis|Mux54~18_combout\);

-- Location: LCCOMB_X45_Y38_N14
\b_regis|Mux54~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][9]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[6][9]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[2][9]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux54~14_combout\);

-- Location: LCCOMB_X51_Y38_N28
\b_regis|Mux54~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~15_combout\ = (\b_regis|Mux54~14_combout\) # ((\b_regis|um_Reg[4][9]~regout\ & (\mi|altsyncram_component|auto_generated|q_a\(22) & !\mi|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[4][9]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|Mux54~14_combout\,
	combout => \b_regis|Mux54~15_combout\);

-- Location: LCFF_X47_Y42_N25
\b_regis|um_Reg[5][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][9]~regout\);

-- Location: LCCOMB_X45_Y33_N12
\b_regis|um_Reg[1][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[1][9]~feeder_combout\ = \mux_md_breg|result[9]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[9]~25_combout\,
	combout => \b_regis|um_Reg[1][9]~feeder_combout\);

-- Location: LCFF_X45_Y33_N13
\b_regis|um_Reg[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[1][9]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][9]~regout\);

-- Location: LCCOMB_X47_Y42_N24
\b_regis|Mux54~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21)) # ((\b_regis|um_Reg[5][9]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[1][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[5][9]~regout\,
	datad => \b_regis|um_Reg[1][9]~regout\,
	combout => \b_regis|Mux54~12_combout\);

-- Location: LCCOMB_X49_Y42_N0
\b_regis|Mux54~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux54~12_combout\ & ((\b_regis|um_Reg[7][9]~regout\))) # (!\b_regis|Mux54~12_combout\ & (\b_regis|um_Reg[3][9]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux54~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[3][9]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[7][9]~regout\,
	datad => \b_regis|Mux54~12_combout\,
	combout => \b_regis|Mux54~13_combout\);

-- Location: LCCOMB_X51_Y38_N10
\b_regis|Mux54~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|Mux54~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|Mux54~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|Mux54~15_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \b_regis|Mux54~13_combout\,
	combout => \b_regis|Mux54~16_combout\);

-- Location: LCCOMB_X51_Y38_N8
\b_regis|Mux54~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux54~16_combout\ & ((\b_regis|Mux54~18_combout\))) # (!\b_regis|Mux54~16_combout\ & (\b_regis|Mux54~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux54~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux54~11_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|Mux54~18_combout\,
	datad => \b_regis|Mux54~16_combout\,
	combout => \b_regis|Mux54~19_combout\);

-- Location: LCCOMB_X51_Y42_N2
\b_regis|Mux54~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[21][9]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[20][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][9]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[20][9]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux54~2_combout\);

-- Location: LCCOMB_X51_Y42_N20
\b_regis|Mux54~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux54~2_combout\ & ((\b_regis|um_Reg[29][9]~regout\))) # (!\b_regis|Mux54~2_combout\ & (\b_regis|um_Reg[28][9]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[28][9]~regout\,
	datac => \b_regis|um_Reg[29][9]~regout\,
	datad => \b_regis|Mux54~2_combout\,
	combout => \b_regis|Mux54~3_combout\);

-- Location: LCCOMB_X51_Y38_N0
\b_regis|Mux54~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21)) # (\b_regis|Mux54~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|Mux54~5_combout\ & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux54~5_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|Mux54~3_combout\,
	combout => \b_regis|Mux54~6_combout\);

-- Location: LCCOMB_X52_Y35_N30
\b_regis|um_Reg[31][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[31][9]~feeder_combout\ = \mux_md_breg|result[9]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[9]~25_combout\,
	combout => \b_regis|um_Reg[31][9]~feeder_combout\);

-- Location: LCFF_X52_Y35_N31
\b_regis|um_Reg[31][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[31][9]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][9]~regout\);

-- Location: LCFF_X36_Y40_N23
\b_regis|um_Reg[23][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][9]~regout\);

-- Location: LCCOMB_X36_Y40_N8
\b_regis|Mux54~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (\mi|altsyncram_component|auto_generated|q_a\(20))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|um_Reg[23][9]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|um_Reg[22][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[22][9]~regout\,
	datad => \b_regis|um_Reg[23][9]~regout\,
	combout => \b_regis|Mux54~7_combout\);

-- Location: LCCOMB_X52_Y35_N8
\b_regis|Mux54~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux54~7_combout\ & (\b_regis|um_Reg[31][9]~regout\)) # (!\b_regis|Mux54~7_combout\ & ((\b_regis|um_Reg[30][9]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux54~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[31][9]~regout\,
	datac => \b_regis|um_Reg[30][9]~regout\,
	datad => \b_regis|Mux54~7_combout\,
	combout => \b_regis|Mux54~8_combout\);

-- Location: LCFF_X36_Y39_N31
\b_regis|um_Reg[19][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][9]~regout\);

-- Location: LCFF_X36_Y39_N25
\b_regis|um_Reg[27][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[9]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][9]~regout\);

-- Location: LCCOMB_X39_Y40_N6
\b_regis|Mux54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|um_Reg[26][9]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[18][9]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[18][9]~regout\,
	datab => \b_regis|um_Reg[26][9]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux54~0_combout\);

-- Location: LCCOMB_X36_Y39_N24
\b_regis|Mux54~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux54~0_combout\ & ((\b_regis|um_Reg[27][9]~regout\))) # (!\b_regis|Mux54~0_combout\ & (\b_regis|um_Reg[19][9]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[19][9]~regout\,
	datac => \b_regis|um_Reg[27][9]~regout\,
	datad => \b_regis|Mux54~0_combout\,
	combout => \b_regis|Mux54~1_combout\);

-- Location: LCCOMB_X51_Y38_N6
\b_regis|Mux54~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux54~6_combout\ & (\b_regis|Mux54~8_combout\)) # (!\b_regis|Mux54~6_combout\ & ((\b_regis|Mux54~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|Mux54~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux54~6_combout\,
	datac => \b_regis|Mux54~8_combout\,
	datad => \b_regis|Mux54~1_combout\,
	combout => \b_regis|Mux54~9_combout\);

-- Location: LCCOMB_X51_Y38_N2
\b_regis|Mux54~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux54~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux54~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux54~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux54~19_combout\,
	datad => \b_regis|Mux54~9_combout\,
	combout => \b_regis|Mux54~20_combout\);

-- Location: LCCOMB_X54_Y35_N6
\mux_md_breg|result[7]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[7]~27_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux24~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datab => \md|altsyncram_component|auto_generated|q_a\(7),
	datad => \alu|Mux24~13_combout\,
	combout => \mux_md_breg|result[7]~27_combout\);

-- Location: LCFF_X40_Y38_N3
\b_regis|um_Reg[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][7]~regout\);

-- Location: LCCOMB_X40_Y38_N12
\b_regis|Mux56~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][7]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[6][7]~regout\,
	datac => \b_regis|um_Reg[2][7]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux56~14_combout\);

-- Location: LCCOMB_X40_Y38_N2
\b_regis|Mux56~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~15_combout\ = (\b_regis|Mux56~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22) & (!\mi|altsyncram_component|auto_generated|q_a\(21) & \b_regis|um_Reg[4][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[4][7]~regout\,
	datad => \b_regis|Mux56~14_combout\,
	combout => \b_regis|Mux56~15_combout\);

-- Location: LCFF_X49_Y42_N19
\b_regis|um_Reg[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][7]~regout\);

-- Location: LCCOMB_X40_Y37_N0
\b_regis|Mux56~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|um_Reg[5][7]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|um_Reg[1][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[5][7]~regout\,
	datac => \b_regis|um_Reg[1][7]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux56~12_combout\);

-- Location: LCCOMB_X49_Y42_N18
\b_regis|Mux56~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux56~12_combout\ & ((\b_regis|um_Reg[7][7]~regout\))) # (!\b_regis|Mux56~12_combout\ & (\b_regis|um_Reg[3][7]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux56~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[3][7]~regout\,
	datac => \b_regis|um_Reg[7][7]~regout\,
	datad => \b_regis|Mux56~12_combout\,
	combout => \b_regis|Mux56~13_combout\);

-- Location: LCCOMB_X49_Y38_N24
\b_regis|Mux56~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23)) # ((\b_regis|Mux56~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|Mux56~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|Mux56~15_combout\,
	datad => \b_regis|Mux56~13_combout\,
	combout => \b_regis|Mux56~16_combout\);

-- Location: LCFF_X53_Y38_N25
\b_regis|um_Reg[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][7]~regout\);

-- Location: LCCOMB_X52_Y34_N18
\b_regis|Mux56~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|um_Reg[10][7]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[8][7]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][7]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[10][7]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux56~10_combout\);

-- Location: LCCOMB_X53_Y38_N24
\b_regis|Mux56~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux56~10_combout\ & ((\b_regis|um_Reg[14][7]~regout\))) # (!\b_regis|Mux56~10_combout\ & (\b_regis|um_Reg[12][7]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux56~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][7]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[14][7]~regout\,
	datad => \b_regis|Mux56~10_combout\,
	combout => \b_regis|Mux56~11_combout\);

-- Location: LCCOMB_X49_Y38_N14
\b_regis|Mux56~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux56~16_combout\ & (\b_regis|Mux56~18_combout\)) # (!\b_regis|Mux56~16_combout\ & ((\b_regis|Mux56~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux56~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux56~18_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|Mux56~16_combout\,
	datad => \b_regis|Mux56~11_combout\,
	combout => \b_regis|Mux56~19_combout\);

-- Location: LCFF_X35_Y38_N29
\b_regis|um_Reg[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][7]~regout\);

-- Location: LCFF_X36_Y38_N1
\b_regis|um_Reg[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][7]~regout\);

-- Location: LCCOMB_X35_Y38_N14
\b_regis|Mux56~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[23][7]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\b_regis|um_Reg[22][7]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[23][7]~regout\,
	datac => \b_regis|um_Reg[22][7]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux56~7_combout\);

-- Location: LCCOMB_X35_Y38_N4
\b_regis|Mux56~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~8_combout\ = (\b_regis|Mux56~7_combout\ & (((\b_regis|um_Reg[31][7]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\b_regis|Mux56~7_combout\ & (\b_regis|um_Reg[30][7]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[30][7]~regout\,
	datab => \b_regis|um_Reg[31][7]~regout\,
	datac => \b_regis|Mux56~7_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux56~8_combout\);

-- Location: LCCOMB_X35_Y39_N24
\b_regis|Mux56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|um_Reg[26][7]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|um_Reg[18][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[18][7]~regout\,
	datab => \b_regis|um_Reg[26][7]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux56~0_combout\);

-- Location: LCFF_X36_Y39_N29
\b_regis|um_Reg[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][7]~regout\);

-- Location: LCCOMB_X36_Y39_N28
\b_regis|Mux56~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~1_combout\ = (\b_regis|Mux56~0_combout\ & (((\b_regis|um_Reg[27][7]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\b_regis|Mux56~0_combout\ & (\b_regis|um_Reg[19][7]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[19][7]~regout\,
	datab => \b_regis|Mux56~0_combout\,
	datac => \b_regis|um_Reg[27][7]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux56~1_combout\);

-- Location: LCFF_X51_Y42_N19
\b_regis|um_Reg[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][7]~regout\);

-- Location: LCCOMB_X51_Y42_N18
\b_regis|Mux56~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[21][7]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[20][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][7]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[20][7]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux56~2_combout\);

-- Location: LCCOMB_X51_Y42_N24
\b_regis|Mux56~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux56~2_combout\ & ((\b_regis|um_Reg[29][7]~regout\))) # (!\b_regis|Mux56~2_combout\ & (\b_regis|um_Reg[28][7]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][7]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[29][7]~regout\,
	datad => \b_regis|Mux56~2_combout\,
	combout => \b_regis|Mux56~3_combout\);

-- Location: LCFF_X52_Y40_N11
\b_regis|um_Reg[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[7]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][7]~regout\);

-- Location: LCCOMB_X45_Y36_N2
\b_regis|Mux56~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (\mi|altsyncram_component|auto_generated|q_a\(23))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|um_Reg[24][7]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|um_Reg[16][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[16][7]~regout\,
	datad => \b_regis|um_Reg[24][7]~regout\,
	combout => \b_regis|Mux56~4_combout\);

-- Location: LCCOMB_X45_Y36_N16
\b_regis|Mux56~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux56~4_combout\ & (\b_regis|um_Reg[25][7]~regout\)) # (!\b_regis|Mux56~4_combout\ & ((\b_regis|um_Reg[17][7]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux56~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[25][7]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[17][7]~regout\,
	datad => \b_regis|Mux56~4_combout\,
	combout => \b_regis|Mux56~5_combout\);

-- Location: LCCOMB_X48_Y42_N2
\b_regis|Mux56~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21)) # ((\b_regis|Mux56~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux56~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux56~3_combout\,
	datad => \b_regis|Mux56~5_combout\,
	combout => \b_regis|Mux56~6_combout\);

-- Location: LCCOMB_X49_Y38_N22
\b_regis|Mux56~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux56~6_combout\ & (\b_regis|Mux56~8_combout\)) # (!\b_regis|Mux56~6_combout\ & ((\b_regis|Mux56~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux56~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux56~8_combout\,
	datac => \b_regis|Mux56~1_combout\,
	datad => \b_regis|Mux56~6_combout\,
	combout => \b_regis|Mux56~9_combout\);

-- Location: LCCOMB_X49_Y38_N28
\b_regis|Mux56~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux56~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux56~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux56~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux56~19_combout\,
	datad => \b_regis|Mux56~9_combout\,
	combout => \b_regis|Mux56~20_combout\);

-- Location: LCCOMB_X53_Y35_N2
\alu|ShiftRight0~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~121_combout\ = (\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight1~29_combout\) # ((\alu|ShiftRight1~28_combout\)))) # (!\b_regis|Mux29~20_combout\ & (((\alu|ShiftRight1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~29_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftRight1~23_combout\,
	datad => \alu|ShiftRight1~28_combout\,
	combout => \alu|ShiftRight0~121_combout\);

-- Location: LCFF_X49_Y34_N21
\b_regis|um_Reg[30][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][14]~regout\);

-- Location: LCFF_X44_Y40_N25
\b_regis|um_Reg[18][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][14]~regout\);

-- Location: LCFF_X44_Y40_N27
\b_regis|um_Reg[26][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][14]~regout\);

-- Location: LCCOMB_X44_Y40_N24
\b_regis|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|um_Reg[26][14]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[18][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[18][14]~regout\,
	datad => \b_regis|um_Reg[26][14]~regout\,
	combout => \b_regis|Mux17~2_combout\);

-- Location: LCCOMB_X48_Y43_N8
\b_regis|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux17~2_combout\ & ((\b_regis|um_Reg[30][14]~regout\))) # (!\b_regis|Mux17~2_combout\ & (\b_regis|um_Reg[22][14]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[22][14]~regout\,
	datab => \b_regis|um_Reg[30][14]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux17~2_combout\,
	combout => \b_regis|Mux17~3_combout\);

-- Location: LCFF_X45_Y37_N7
\b_regis|um_Reg[20][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][14]~regout\);

-- Location: LCFF_X49_Y41_N29
\b_regis|um_Reg[24][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][14]~regout\);

-- Location: LCFF_X49_Y41_N27
\b_regis|um_Reg[16][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][14]~regout\);

-- Location: LCCOMB_X49_Y41_N26
\b_regis|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[24][14]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\b_regis|um_Reg[16][14]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[24][14]~regout\,
	datac => \b_regis|um_Reg[16][14]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux17~4_combout\);

-- Location: LCCOMB_X48_Y43_N12
\b_regis|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux17~4_combout\ & (\b_regis|um_Reg[28][14]~regout\)) # (!\b_regis|Mux17~4_combout\ & ((\b_regis|um_Reg[20][14]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][14]~regout\,
	datab => \b_regis|um_Reg[20][14]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux17~4_combout\,
	combout => \b_regis|Mux17~5_combout\);

-- Location: LCCOMB_X48_Y43_N14
\b_regis|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|Mux17~3_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux17~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux17~3_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux17~5_combout\,
	combout => \b_regis|Mux17~6_combout\);

-- Location: LCFF_X43_Y40_N25
\b_regis|um_Reg[27][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][14]~regout\);

-- Location: LCFF_X43_Y40_N3
\b_regis|um_Reg[31][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][14]~regout\);

-- Location: LCCOMB_X43_Y40_N24
\b_regis|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~8_combout\ = (\b_regis|Mux17~7_combout\ & (((\b_regis|um_Reg[31][14]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18)))) # (!\b_regis|Mux17~7_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[27][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux17~7_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[27][14]~regout\,
	datad => \b_regis|um_Reg[31][14]~regout\,
	combout => \b_regis|Mux17~8_combout\);

-- Location: LCFF_X45_Y37_N17
\b_regis|um_Reg[29][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][14]~regout\);

-- Location: LCFF_X49_Y36_N19
\b_regis|um_Reg[25][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][14]~regout\);

-- Location: LCFF_X48_Y41_N1
\b_regis|um_Reg[17][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][14]~regout\);

-- Location: LCFF_X48_Y41_N11
\b_regis|um_Reg[21][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][14]~regout\);

-- Location: LCCOMB_X48_Y41_N10
\b_regis|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|um_Reg[21][14]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|um_Reg[17][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[17][14]~regout\,
	datac => \b_regis|um_Reg[21][14]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux17~0_combout\);

-- Location: LCCOMB_X49_Y36_N18
\b_regis|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux17~0_combout\ & (\b_regis|um_Reg[29][14]~regout\)) # (!\b_regis|Mux17~0_combout\ & ((\b_regis|um_Reg[25][14]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[29][14]~regout\,
	datac => \b_regis|um_Reg[25][14]~regout\,
	datad => \b_regis|Mux17~0_combout\,
	combout => \b_regis|Mux17~1_combout\);

-- Location: LCCOMB_X48_Y43_N16
\b_regis|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux17~6_combout\ & (\b_regis|Mux17~8_combout\)) # (!\b_regis|Mux17~6_combout\ & ((\b_regis|Mux17~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|Mux17~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux17~6_combout\,
	datac => \b_regis|Mux17~8_combout\,
	datad => \b_regis|Mux17~1_combout\,
	combout => \b_regis|Mux17~9_combout\);

-- Location: LCCOMB_X40_Y35_N24
\b_regis|um_Reg[15][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[15][14]~feeder_combout\ = \mux_md_breg|result[14]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[14]~20_combout\,
	combout => \b_regis|um_Reg[15][14]~feeder_combout\);

-- Location: LCFF_X40_Y35_N25
\b_regis|um_Reg[15][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[15][14]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][14]~regout\);

-- Location: LCFF_X45_Y35_N15
\b_regis|um_Reg[12][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][14]~regout\);

-- Location: LCCOMB_X45_Y35_N20
\b_regis|Mux17~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[13][14]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[12][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[13][14]~regout\,
	datab => \b_regis|um_Reg[12][14]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux17~17_combout\);

-- Location: LCCOMB_X40_Y35_N6
\b_regis|Mux17~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux17~17_combout\ & ((\b_regis|um_Reg[15][14]~regout\))) # (!\b_regis|Mux17~17_combout\ & (\b_regis|um_Reg[14][14]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[14][14]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[15][14]~regout\,
	datad => \b_regis|Mux17~17_combout\,
	combout => \b_regis|Mux17~18_combout\);

-- Location: LCFF_X38_Y35_N19
\b_regis|um_Reg[11][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][14]~regout\);

-- Location: LCFF_X38_Y38_N7
\b_regis|um_Reg[10][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][14]~regout\);

-- Location: LCCOMB_X49_Y32_N8
\b_regis|um_Reg[8][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[8][14]~feeder_combout\ = \mux_md_breg|result[14]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[14]~20_combout\,
	combout => \b_regis|um_Reg[8][14]~feeder_combout\);

-- Location: LCFF_X49_Y32_N9
\b_regis|um_Reg[8][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[8][14]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][14]~regout\);

-- Location: LCCOMB_X38_Y38_N6
\b_regis|Mux17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (\mi|altsyncram_component|auto_generated|q_a\(16))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[10][14]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[8][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[10][14]~regout\,
	datad => \b_regis|um_Reg[8][14]~regout\,
	combout => \b_regis|Mux17~10_combout\);

-- Location: LCCOMB_X38_Y35_N18
\b_regis|Mux17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux17~10_combout\ & ((\b_regis|um_Reg[11][14]~regout\))) # (!\b_regis|Mux17~10_combout\ & (\b_regis|um_Reg[9][14]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux17~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[9][14]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[11][14]~regout\,
	datad => \b_regis|Mux17~10_combout\,
	combout => \b_regis|Mux17~11_combout\);

-- Location: LCCOMB_X48_Y43_N22
\b_regis|Mux17~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~19_combout\ = (\b_regis|Mux17~16_combout\ & (((\b_regis|Mux17~18_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18)))) # (!\b_regis|Mux17~16_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|Mux17~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux17~16_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux17~18_combout\,
	datad => \b_regis|Mux17~11_combout\,
	combout => \b_regis|Mux17~19_combout\);

-- Location: LCCOMB_X48_Y43_N24
\b_regis|Mux17~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux17~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux17~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux17~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux17~9_combout\,
	datad => \b_regis|Mux17~19_combout\,
	combout => \b_regis|Mux17~20_combout\);

-- Location: LCCOMB_X45_Y37_N18
\alu|saida~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~8_combout\ = \b_regis|Mux17~20_combout\ $ (((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux49~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux17~1_combout\,
	datab => \ctrl|Mux1~0_combout\,
	datac => \b_regis|Mux17~20_combout\,
	datad => \b_regis|Mux49~20_combout\,
	combout => \alu|saida~8_combout\);

-- Location: LCCOMB_X50_Y35_N18
\alu|ShiftLeft0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~33_combout\ = (!\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[0]~1_combout\)) # (!\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[2]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[0]~1_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[2]~31_combout\,
	datad => \b_regis|Mux30~20_combout\,
	combout => \alu|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X50_Y35_N8
\alu|ShiftLeft0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~34_combout\ = (\alu|ShiftLeft0~33_combout\) # ((\b_regis|Mux31~20_combout\ & (!\b_regis|Mux30~20_combout\ & \mux_inB_ula|result[1]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[1]~32_combout\,
	datad => \alu|ShiftLeft0~33_combout\,
	combout => \alu|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X50_Y35_N26
\alu|ShiftLeft0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~78_combout\ = (!\b_regis|Mux28~20_combout\ & ((\b_regis|Mux29~20_combout\ & (\alu|ShiftLeft0~34_combout\)) # (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftLeft0~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftLeft0~34_combout\,
	datad => \alu|ShiftLeft0~47_combout\,
	combout => \alu|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X49_Y38_N12
\alu|ShiftLeft0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~63_combout\ = (\mux_inB_ula|result[7]~26_combout\ & ((\alu|ShiftLeft0~140_combout\) # ((\mux_inB_ula|result[10]~23_combout\ & \alu|ShiftLeft0~139_combout\)))) # (!\mux_inB_ula|result[7]~26_combout\ & (((\mux_inB_ula|result[10]~23_combout\ 
-- & \alu|ShiftLeft0~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[7]~26_combout\,
	datab => \alu|ShiftLeft0~140_combout\,
	datac => \mux_inB_ula|result[10]~23_combout\,
	datad => \alu|ShiftLeft0~139_combout\,
	combout => \alu|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X49_Y38_N18
\alu|ShiftLeft0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~64_combout\ = (\alu|ShiftLeft0~62_combout\) # (\alu|ShiftLeft0~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|ShiftLeft0~62_combout\,
	datad => \alu|ShiftLeft0~63_combout\,
	combout => \alu|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X52_Y41_N26
\alu|ShiftLeft0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~79_combout\ = (\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[11]~22_combout\))) # (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \mux_inB_ula|result[13]~20_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \mux_inB_ula|result[11]~22_combout\,
	combout => \alu|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X45_Y34_N22
\alu|ShiftLeft0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~80_combout\ = (\alu|ShiftRight0~116_combout\ & ((\mux_inB_ula|result[12]~21_combout\) # ((\mux_inB_ula|result[14]~19_combout\ & \alu|ShiftLeft0~139_combout\)))) # (!\alu|ShiftRight0~116_combout\ & (\mux_inB_ula|result[14]~19_combout\ & 
-- (\alu|ShiftLeft0~139_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~116_combout\,
	datab => \mux_inB_ula|result[14]~19_combout\,
	datac => \alu|ShiftLeft0~139_combout\,
	datad => \mux_inB_ula|result[12]~21_combout\,
	combout => \alu|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X49_Y38_N16
\alu|ShiftLeft0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~81_combout\ = (\b_regis|Mux29~20_combout\ & (\alu|ShiftLeft0~64_combout\)) # (!\b_regis|Mux29~20_combout\ & (((\alu|ShiftLeft0~79_combout\) # (\alu|ShiftLeft0~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \alu|ShiftLeft0~64_combout\,
	datac => \alu|ShiftLeft0~79_combout\,
	datad => \alu|ShiftLeft0~80_combout\,
	combout => \alu|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X49_Y32_N10
\alu|ShiftLeft0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~82_combout\ = (\alu|ShiftLeft0~78_combout\) # ((\b_regis|Mux28~20_combout\ & \alu|ShiftLeft0~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datac => \alu|ShiftLeft0~78_combout\,
	datad => \alu|ShiftLeft0~81_combout\,
	combout => \alu|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X49_Y36_N8
\alu|Mux17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~11_combout\ = (\alu|tmp[14]~28_combout\ & (((\mi|altsyncram_component|auto_generated|q_a\(2)) # (!\mi|altsyncram_component|auto_generated|q_a\(4))) # (!\contr_ula|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|Mux3~0_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \mi|altsyncram_component|auto_generated|q_a\(2),
	datad => \alu|tmp[14]~28_combout\,
	combout => \alu|Mux17~11_combout\);

-- Location: LCCOMB_X49_Y36_N22
\alu|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~5_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & ((\contr_ula|ctr_ula[0]~1_combout\ & ((\mux_inB_ula|result[14]~19_combout\) # (\b_regis|Mux17~20_combout\))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (\mux_inB_ula|result[14]~19_combout\ & 
-- \b_regis|Mux17~20_combout\)))) # (!\contr_ula|ctr_ula[1]~0_combout\ & (!\contr_ula|ctr_ula[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[1]~0_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \mux_inB_ula|result[14]~19_combout\,
	datad => \b_regis|Mux17~20_combout\,
	combout => \alu|Mux17~5_combout\);

-- Location: LCCOMB_X48_Y38_N28
\alu|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~28_combout\ = ((\b_regis|Mux17~20_combout\ $ (\mux_inB_ula|result[14]~19_combout\ $ (!\alu|Add1~27\)))) # (GND)
-- \alu|Add1~29\ = CARRY((\b_regis|Mux17~20_combout\ & ((\mux_inB_ula|result[14]~19_combout\) # (!\alu|Add1~27\))) # (!\b_regis|Mux17~20_combout\ & (\mux_inB_ula|result[14]~19_combout\ & !\alu|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux17~20_combout\,
	datab => \mux_inB_ula|result[14]~19_combout\,
	datad => VCC,
	cin => \alu|Add1~27\,
	combout => \alu|Add1~28_combout\,
	cout => \alu|Add1~29\);

-- Location: LCCOMB_X49_Y36_N12
\alu|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~6_combout\ = (\alu|Mux17~5_combout\ & (((\alu|Add1~28_combout\) # (!\alu|Mux28~12_combout\)))) # (!\alu|Mux17~5_combout\ & (\alu|ShiftRight0~108_combout\ & ((\alu|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~108_combout\,
	datab => \alu|Mux17~5_combout\,
	datac => \alu|Add1~28_combout\,
	datad => \alu|Mux28~12_combout\,
	combout => \alu|Mux17~6_combout\);

-- Location: LCCOMB_X49_Y36_N26
\alu|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~7_combout\ = (\alu|Mux28~24_combout\ & ((\alu|Mux28~10_combout\ & (\alu|Mux17~11_combout\)) # (!\alu|Mux28~10_combout\ & ((\alu|Mux17~6_combout\))))) # (!\alu|Mux28~24_combout\ & (((!\alu|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~24_combout\,
	datab => \alu|Mux17~11_combout\,
	datac => \alu|Mux28~10_combout\,
	datad => \alu|Mux17~6_combout\,
	combout => \alu|Mux17~7_combout\);

-- Location: LCCOMB_X49_Y36_N0
\alu|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~8_combout\ = (\alu|Mux28~11_combout\ & ((\alu|Mux17~7_combout\ & (\alu|saida~8_combout\)) # (!\alu|Mux17~7_combout\ & ((\alu|ShiftLeft0~82_combout\))))) # (!\alu|Mux28~11_combout\ & (((\alu|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~11_combout\,
	datab => \alu|saida~8_combout\,
	datac => \alu|ShiftLeft0~82_combout\,
	datad => \alu|Mux17~7_combout\,
	combout => \alu|Mux17~8_combout\);

-- Location: LCCOMB_X49_Y36_N2
\alu|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~9_combout\ = (\alu|Mux28~7_combout\ & (((\alu|Mux28~23_combout\)))) # (!\alu|Mux28~7_combout\ & ((\alu|Mux28~23_combout\ & (\alu|ShiftRight0~121_combout\)) # (!\alu|Mux28~23_combout\ & ((\alu|Mux17~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datab => \alu|ShiftRight0~121_combout\,
	datac => \alu|Mux28~23_combout\,
	datad => \alu|Mux17~8_combout\,
	combout => \alu|Mux17~9_combout\);

-- Location: LCCOMB_X49_Y36_N28
\alu|Mux17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~10_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux17~9_combout\ & (\mux_inB_ula|result[31]~2_combout\)) # (!\alu|Mux17~9_combout\ & ((\alu|ShiftRight1~61_combout\))))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux17~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datab => \mux_inB_ula|result[31]~2_combout\,
	datac => \alu|ShiftRight1~61_combout\,
	datad => \alu|Mux17~9_combout\,
	combout => \alu|Mux17~10_combout\);

-- Location: LCCOMB_X49_Y36_N6
\alu|Mux17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~12_combout\ = (\alu|Mux17~4_combout\) # ((\alu|Mux19~4_combout\ & (\alu|Mux29~2_combout\ & \alu|Mux17~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux17~4_combout\,
	datab => \alu|Mux19~4_combout\,
	datac => \alu|Mux29~2_combout\,
	datad => \alu|Mux17~10_combout\,
	combout => \alu|Mux17~12_combout\);

-- Location: LCCOMB_X49_Y36_N10
\mux_md_breg|result[14]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[14]~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux17~12_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \md|altsyncram_component|auto_generated|q_a\(14),
	datac => \mi|altsyncram_component|auto_generated|q_a\(4),
	datad => \alu|Mux17~12_combout\,
	combout => \mux_md_breg|result[14]~20_combout\);

-- Location: LCFF_X49_Y36_N21
\b_regis|um_Reg[13][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][14]~regout\);

-- Location: LCFF_X38_Y35_N13
\b_regis|um_Reg[9][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][14]~regout\);

-- Location: LCCOMB_X38_Y35_N12
\b_regis|Mux49~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[11][14]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\b_regis|um_Reg[9][14]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[11][14]~regout\,
	datac => \b_regis|um_Reg[9][14]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux49~17_combout\);

-- Location: LCCOMB_X38_Y35_N26
\b_regis|Mux49~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~18_combout\ = (\b_regis|Mux49~17_combout\ & ((\b_regis|um_Reg[15][14]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\b_regis|Mux49~17_combout\ & (((\b_regis|um_Reg[13][14]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][14]~regout\,
	datab => \b_regis|um_Reg[13][14]~regout\,
	datac => \b_regis|Mux49~17_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux49~18_combout\);

-- Location: LCFF_X47_Y41_N27
\b_regis|um_Reg[4][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[14]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][14]~regout\);

-- Location: LCCOMB_X54_Y37_N30
\b_regis|um_Reg[6][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[6][14]~feeder_combout\ = \mux_md_breg|result[14]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[14]~20_combout\,
	combout => \b_regis|um_Reg[6][14]~feeder_combout\);

-- Location: LCFF_X54_Y37_N31
\b_regis|um_Reg[6][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[6][14]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][14]~regout\);

-- Location: LCCOMB_X54_Y37_N20
\b_regis|um_Reg[2][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[2][14]~feeder_combout\ = \mux_md_breg|result[14]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[14]~20_combout\,
	combout => \b_regis|um_Reg[2][14]~feeder_combout\);

-- Location: LCFF_X54_Y37_N21
\b_regis|um_Reg[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[2][14]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][14]~regout\);

-- Location: LCCOMB_X54_Y37_N22
\b_regis|Mux49~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][14]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[6][14]~regout\,
	datac => \b_regis|um_Reg[2][14]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux49~14_combout\);

-- Location: LCCOMB_X54_Y37_N4
\b_regis|Mux49~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~15_combout\ = (\b_regis|Mux49~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[4][14]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[4][14]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|Mux49~14_combout\,
	combout => \b_regis|Mux49~15_combout\);

-- Location: LCCOMB_X49_Y32_N4
\b_regis|Mux49~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\b_regis|um_Reg[10][14]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[8][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][14]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|um_Reg[10][14]~regout\,
	combout => \b_regis|Mux49~12_combout\);

-- Location: LCCOMB_X45_Y35_N0
\b_regis|Mux49~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux49~12_combout\ & (\b_regis|um_Reg[14][14]~regout\)) # (!\b_regis|Mux49~12_combout\ & ((\b_regis|um_Reg[12][14]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux49~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[14][14]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|Mux49~12_combout\,
	datad => \b_regis|um_Reg[12][14]~regout\,
	combout => \b_regis|Mux49~13_combout\);

-- Location: LCCOMB_X45_Y37_N2
\b_regis|Mux49~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20)) # ((\b_regis|Mux49~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|Mux49~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|Mux49~15_combout\,
	datad => \b_regis|Mux49~13_combout\,
	combout => \b_regis|Mux49~16_combout\);

-- Location: LCCOMB_X45_Y37_N8
\b_regis|Mux49~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux49~16_combout\ & ((\b_regis|Mux49~18_combout\))) # (!\b_regis|Mux49~16_combout\ & (\b_regis|Mux49~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux49~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux49~11_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|Mux49~18_combout\,
	datad => \b_regis|Mux49~16_combout\,
	combout => \b_regis|Mux49~19_combout\);

-- Location: LCCOMB_X44_Y37_N2
\b_regis|um_Reg[19][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[19][14]~feeder_combout\ = \mux_md_breg|result[14]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[14]~20_combout\,
	combout => \b_regis|um_Reg[19][14]~feeder_combout\);

-- Location: LCFF_X44_Y37_N3
\b_regis|um_Reg[19][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[19][14]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][14]~regout\);

-- Location: LCCOMB_X44_Y40_N10
\b_regis|Mux49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|um_Reg[19][14]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|um_Reg[18][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[18][14]~regout\,
	datab => \b_regis|um_Reg[19][14]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux49~0_combout\);

-- Location: LCCOMB_X44_Y40_N26
\b_regis|Mux49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux49~0_combout\ & (\b_regis|um_Reg[27][14]~regout\)) # (!\b_regis|Mux49~0_combout\ & ((\b_regis|um_Reg[26][14]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[27][14]~regout\,
	datac => \b_regis|um_Reg[26][14]~regout\,
	datad => \b_regis|Mux49~0_combout\,
	combout => \b_regis|Mux49~1_combout\);

-- Location: LCCOMB_X48_Y41_N22
\b_regis|Mux49~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|um_Reg[17][14]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|um_Reg[16][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[16][14]~regout\,
	datab => \b_regis|um_Reg[17][14]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux49~4_combout\);

-- Location: LCCOMB_X49_Y41_N28
\b_regis|Mux49~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux49~4_combout\ & (\b_regis|um_Reg[25][14]~regout\)) # (!\b_regis|Mux49~4_combout\ & ((\b_regis|um_Reg[24][14]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux49~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[25][14]~regout\,
	datac => \b_regis|um_Reg[24][14]~regout\,
	datad => \b_regis|Mux49~4_combout\,
	combout => \b_regis|Mux49~5_combout\);

-- Location: LCCOMB_X45_Y37_N26
\b_regis|Mux49~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux49~3_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\mi|altsyncram_component|auto_generated|q_a\(21) & \b_regis|Mux49~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux49~3_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|Mux49~5_combout\,
	combout => \b_regis|Mux49~6_combout\);

-- Location: LCCOMB_X45_Y37_N12
\b_regis|Mux49~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux49~6_combout\ & (\b_regis|Mux49~8_combout\)) # (!\b_regis|Mux49~6_combout\ & ((\b_regis|Mux49~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux49~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux49~8_combout\,
	datab => \b_regis|Mux49~1_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|Mux49~6_combout\,
	combout => \b_regis|Mux49~9_combout\);

-- Location: LCCOMB_X45_Y37_N30
\b_regis|Mux49~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux49~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux49~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux49~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux49~19_combout\,
	datad => \b_regis|Mux49~9_combout\,
	combout => \b_regis|Mux49~20_combout\);

-- Location: LCCOMB_X45_Y37_N20
\mux_inB_ula|result[14]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[14]~19_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux49~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux17~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux17~1_combout\,
	datab => \ctrl|Mux1~0_combout\,
	datad => \b_regis|Mux49~20_combout\,
	combout => \mux_inB_ula|result[14]~19_combout\);

-- Location: LCCOMB_X47_Y34_N4
\alu|ShiftRight1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~47_combout\ = (\alu|ShiftRight0~116_combout\ & ((\mux_inB_ula|result[21]~12_combout\) # ((\mux_inB_ula|result[22]~11_combout\ & \alu|ShiftLeft0~140_combout\)))) # (!\alu|ShiftRight0~116_combout\ & (\mux_inB_ula|result[22]~11_combout\ & 
-- (\alu|ShiftLeft0~140_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~116_combout\,
	datab => \mux_inB_ula|result[22]~11_combout\,
	datac => \alu|ShiftLeft0~140_combout\,
	datad => \mux_inB_ula|result[21]~12_combout\,
	combout => \alu|ShiftRight1~47_combout\);

-- Location: LCCOMB_X47_Y34_N2
\alu|ShiftRight1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~46_combout\ = (\b_regis|Mux31~20_combout\ & (!\b_regis|Mux30~20_combout\ & \mux_inB_ula|result[20]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datac => \b_regis|Mux30~20_combout\,
	datad => \mux_inB_ula|result[20]~13_combout\,
	combout => \alu|ShiftRight1~46_combout\);

-- Location: LCCOMB_X47_Y34_N18
\alu|ShiftRight1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~48_combout\ = (\alu|ShiftRight1~47_combout\) # ((\alu|ShiftRight1~46_combout\) # ((\alu|ShiftLeft0~139_combout\ & \mux_inB_ula|result[19]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~139_combout\,
	datab => \mux_inB_ula|result[19]~14_combout\,
	datac => \alu|ShiftRight1~47_combout\,
	datad => \alu|ShiftRight1~46_combout\,
	combout => \alu|ShiftRight1~48_combout\);

-- Location: LCCOMB_X50_Y37_N24
\alu|ShiftRight0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~99_combout\ = (\b_regis|Mux29~20_combout\ & (\alu|ShiftRight1~48_combout\)) # (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftRight1~48_combout\,
	datad => \alu|ShiftRight1~40_combout\,
	combout => \alu|ShiftRight0~99_combout\);

-- Location: LCCOMB_X50_Y37_N28
\alu|ShiftRight0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~111_combout\ = (\b_regis|Mux27~20_combout\ & (((\b_regis|Mux29~20_combout\)))) # (!\b_regis|Mux27~20_combout\ & ((\b_regis|Mux29~20_combout\ & (\alu|ShiftRight1~51_combout\)) # (!\b_regis|Mux29~20_combout\ & 
-- ((\alu|ShiftRight1~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datab => \alu|ShiftRight1~51_combout\,
	datac => \b_regis|Mux29~20_combout\,
	datad => \alu|ShiftRight1~44_combout\,
	combout => \alu|ShiftRight0~111_combout\);

-- Location: LCCOMB_X50_Y37_N6
\alu|ShiftRight0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~112_combout\ = (\b_regis|Mux27~20_combout\ & (\b_regis|Mux28~20_combout\ & ((!\alu|ShiftRight0~111_combout\)))) # (!\b_regis|Mux27~20_combout\ & ((\b_regis|Mux28~20_combout\ & (\alu|ShiftRight0~99_combout\)) # (!\b_regis|Mux28~20_combout\ 
-- & ((\alu|ShiftRight0~111_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datab => \b_regis|Mux28~20_combout\,
	datac => \alu|ShiftRight0~99_combout\,
	datad => \alu|ShiftRight0~111_combout\,
	combout => \alu|ShiftRight0~112_combout\);

-- Location: LCCOMB_X51_Y35_N10
\alu|ShiftRight0~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~113_combout\ = (!\alu|ShiftLeft0~31_combout\ & (\alu|ShiftRight0~112_combout\ & ((\alu|ShiftRight0~122_combout\) # (!\b_regis|Mux27~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datab => \alu|ShiftRight0~122_combout\,
	datac => \alu|ShiftLeft0~31_combout\,
	datad => \alu|ShiftRight0~112_combout\,
	combout => \alu|ShiftRight0~113_combout\);

-- Location: LCCOMB_X52_Y35_N4
\alu|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~5_combout\ = (\alu|Mux16~4_combout\ & ((\contr_ula|ctr_ula[1]~0_combout\) # ((\alu|ShiftRight0~113_combout\)))) # (!\alu|Mux16~4_combout\ & (!\contr_ula|ctr_ula[1]~0_combout\ & (\alu|Add1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux16~4_combout\,
	datab => \contr_ula|ctr_ula[1]~0_combout\,
	datac => \alu|Add1~30_combout\,
	datad => \alu|ShiftRight0~113_combout\,
	combout => \alu|Mux16~5_combout\);

-- Location: LCCOMB_X51_Y40_N22
\alu|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~1_combout\ = (!\b_regis|Mux27~20_combout\ & (\alu|Mux2~0_combout\ & (!\alu|ShiftLeft0~29_combout\ & !\alu|ShiftLeft0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datab => \alu|Mux2~0_combout\,
	datac => \alu|ShiftLeft0~29_combout\,
	datad => \alu|ShiftLeft0~26_combout\,
	combout => \alu|Mux16~1_combout\);

-- Location: LCCOMB_X52_Y35_N18
\alu|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~2_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & (\mux_inB_ula|result[15]~18_combout\ $ (((\b_regis|Mux16~20_combout\))))) # (!\contr_ula|ctr_ula[1]~0_combout\ & (((\alu|tmp[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[1]~0_combout\,
	datab => \mux_inB_ula|result[15]~18_combout\,
	datac => \alu|tmp[15]~30_combout\,
	datad => \b_regis|Mux16~20_combout\,
	combout => \alu|Mux16~2_combout\);

-- Location: LCCOMB_X52_Y35_N12
\alu|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~3_combout\ = (\alu|ShiftLeft0~87_combout\ & ((\alu|Mux16~1_combout\) # ((!\contr_ula|ctr_ula[0]~1_combout\ & \alu|Mux16~2_combout\)))) # (!\alu|ShiftLeft0~87_combout\ & (!\contr_ula|ctr_ula[0]~1_combout\ & ((\alu|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~87_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \alu|Mux16~1_combout\,
	datad => \alu|Mux16~2_combout\,
	combout => \alu|Mux16~3_combout\);

-- Location: LCCOMB_X52_Y35_N14
\alu|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~6_combout\ = (\contr_ula|Mux4~1_combout\ & ((\alu|Mux16~3_combout\))) # (!\contr_ula|Mux4~1_combout\ & (\alu|Mux16~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr_ula|Mux4~1_combout\,
	datac => \alu|Mux16~5_combout\,
	datad => \alu|Mux16~3_combout\,
	combout => \alu|Mux16~6_combout\);

-- Location: LCCOMB_X54_Y36_N10
\alu|ShiftRight0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~109_combout\ = (!\b_regis|Mux28~20_combout\ & ((\b_regis|Mux29~20_combout\ & (\alu|ShiftRight1~51_combout\)) # (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight1~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \alu|ShiftRight1~51_combout\,
	datac => \b_regis|Mux28~20_combout\,
	datad => \alu|ShiftRight1~44_combout\,
	combout => \alu|ShiftRight0~109_combout\);

-- Location: LCCOMB_X54_Y36_N24
\alu|ShiftRight0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~110_combout\ = (!\b_regis|Mux27~20_combout\ & ((\alu|ShiftRight0~109_combout\) # ((\b_regis|Mux28~20_combout\ & \alu|ShiftRight0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \b_regis|Mux27~20_combout\,
	datac => \alu|ShiftRight0~99_combout\,
	datad => \alu|ShiftRight0~109_combout\,
	combout => \alu|ShiftRight0~110_combout\);

-- Location: LCCOMB_X53_Y35_N30
\alu|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~0_combout\ = (\alu|ShiftLeft0~31_combout\ & (((\mux_inB_ula|result[31]~2_combout\)))) # (!\alu|ShiftLeft0~31_combout\ & ((\alu|ShiftRight0~110_combout\) # ((\b_regis|Mux27~20_combout\ & \mux_inB_ula|result[31]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datab => \mux_inB_ula|result[31]~2_combout\,
	datac => \alu|ShiftLeft0~31_combout\,
	datad => \alu|ShiftRight0~110_combout\,
	combout => \alu|Mux16~0_combout\);

-- Location: LCCOMB_X52_Y35_N28
\alu|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~7_combout\ = (\alu|Mux11~5_combout\ & ((\alu|Mux16~0_combout\) # ((!\contr_ula|ctr_ula[3]~2_combout\ & \alu|Mux16~6_combout\)))) # (!\alu|Mux11~5_combout\ & (!\contr_ula|ctr_ula[3]~2_combout\ & (\alu|Mux16~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~5_combout\,
	datab => \contr_ula|ctr_ula[3]~2_combout\,
	datac => \alu|Mux16~6_combout\,
	datad => \alu|Mux16~0_combout\,
	combout => \alu|Mux16~7_combout\);

-- Location: LCCOMB_X52_Y35_N24
\mux_md_breg|result[15]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[15]~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux16~7_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \md|altsyncram_component|auto_generated|q_a\(15),
	datac => \mi|altsyncram_component|auto_generated|q_a\(4),
	datad => \alu|Mux16~7_combout\,
	combout => \mux_md_breg|result[15]~19_combout\);

-- Location: LCFF_X51_Y41_N13
\b_regis|um_Reg[29][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[15]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][15]~regout\);

-- Location: LCCOMB_X51_Y41_N28
\b_regis|Mux48~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|um_Reg[21][15]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[20][15]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[20][15]~regout\,
	datab => \b_regis|um_Reg[21][15]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux48~2_combout\);

-- Location: LCCOMB_X51_Y41_N12
\b_regis|Mux48~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux48~2_combout\ & ((\b_regis|um_Reg[29][15]~regout\))) # (!\b_regis|Mux48~2_combout\ & (\b_regis|um_Reg[28][15]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][15]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[29][15]~regout\,
	datad => \b_regis|Mux48~2_combout\,
	combout => \b_regis|Mux48~3_combout\);

-- Location: LCCOMB_X44_Y39_N18
\b_regis|Mux48~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|um_Reg[24][15]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[16][15]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[16][15]~regout\,
	datab => \b_regis|um_Reg[24][15]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux48~4_combout\);

-- Location: LCCOMB_X43_Y35_N26
\b_regis|Mux48~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux48~4_combout\ & ((\b_regis|um_Reg[25][15]~regout\))) # (!\b_regis|Mux48~4_combout\ & (\b_regis|um_Reg[17][15]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux48~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[17][15]~regout\,
	datab => \b_regis|um_Reg[25][15]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \b_regis|Mux48~4_combout\,
	combout => \b_regis|Mux48~5_combout\);

-- Location: LCCOMB_X49_Y34_N4
\b_regis|Mux48~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21)) # ((\b_regis|Mux48~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux48~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux48~3_combout\,
	datad => \b_regis|Mux48~5_combout\,
	combout => \b_regis|Mux48~6_combout\);

-- Location: LCFF_X39_Y40_N21
\b_regis|um_Reg[26][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[15]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][15]~regout\);

-- Location: LCCOMB_X39_Y40_N20
\b_regis|Mux48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|um_Reg[26][15]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|um_Reg[18][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[18][15]~regout\,
	datac => \b_regis|um_Reg[26][15]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux48~0_combout\);

-- Location: LCCOMB_X43_Y40_N10
\b_regis|Mux48~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux48~0_combout\ & (\b_regis|um_Reg[27][15]~regout\)) # (!\b_regis|Mux48~0_combout\ & ((\b_regis|um_Reg[19][15]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][15]~regout\,
	datab => \b_regis|um_Reg[19][15]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \b_regis|Mux48~0_combout\,
	combout => \b_regis|Mux48~1_combout\);

-- Location: LCCOMB_X49_Y34_N14
\b_regis|Mux48~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux48~6_combout\ & (\b_regis|Mux48~8_combout\)) # (!\b_regis|Mux48~6_combout\ & ((\b_regis|Mux48~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux48~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux48~8_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux48~6_combout\,
	datad => \b_regis|Mux48~1_combout\,
	combout => \b_regis|Mux48~9_combout\);

-- Location: LCCOMB_X53_Y39_N14
\b_regis|um_Reg[13][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[13][15]~feeder_combout\ = \mux_md_breg|result[15]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[15]~19_combout\,
	combout => \b_regis|um_Reg[13][15]~feeder_combout\);

-- Location: LCFF_X53_Y39_N15
\b_regis|um_Reg[13][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[13][15]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][15]~regout\);

-- Location: LCCOMB_X53_Y39_N18
\b_regis|um_Reg[11][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[11][15]~feeder_combout\ = \mux_md_breg|result[15]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[15]~19_combout\,
	combout => \b_regis|um_Reg[11][15]~feeder_combout\);

-- Location: LCFF_X53_Y39_N19
\b_regis|um_Reg[11][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[11][15]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][15]~regout\);

-- Location: LCFF_X54_Y39_N7
\b_regis|um_Reg[9][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[15]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][15]~regout\);

-- Location: LCCOMB_X54_Y39_N6
\b_regis|Mux48~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[11][15]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[9][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[11][15]~regout\,
	datac => \b_regis|um_Reg[9][15]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux48~17_combout\);

-- Location: LCCOMB_X53_Y41_N12
\b_regis|Mux48~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux48~17_combout\ & (\b_regis|um_Reg[15][15]~regout\)) # (!\b_regis|Mux48~17_combout\ & ((\b_regis|um_Reg[13][15]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux48~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][15]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[13][15]~regout\,
	datad => \b_regis|Mux48~17_combout\,
	combout => \b_regis|Mux48~18_combout\);

-- Location: LCCOMB_X53_Y41_N0
\b_regis|um_Reg[12][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[12][15]~feeder_combout\ = \mux_md_breg|result[15]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[15]~19_combout\,
	combout => \b_regis|um_Reg[12][15]~feeder_combout\);

-- Location: LCFF_X53_Y41_N1
\b_regis|um_Reg[12][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[12][15]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][15]~regout\);

-- Location: LCFF_X50_Y42_N27
\b_regis|um_Reg[14][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[15]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][15]~regout\);

-- Location: LCCOMB_X50_Y42_N26
\b_regis|Mux48~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~11_combout\ = (\b_regis|Mux48~10_combout\ & (((\b_regis|um_Reg[14][15]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\b_regis|Mux48~10_combout\ & (\b_regis|um_Reg[12][15]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux48~10_combout\,
	datab => \b_regis|um_Reg[12][15]~regout\,
	datac => \b_regis|um_Reg[14][15]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux48~11_combout\);

-- Location: LCFF_X47_Y41_N21
\b_regis|um_Reg[4][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[15]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][15]~regout\);

-- Location: LCFF_X48_Y42_N5
\b_regis|um_Reg[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[15]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][15]~regout\);

-- Location: LCCOMB_X48_Y42_N4
\b_regis|Mux48~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][15]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[6][15]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[2][15]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux48~14_combout\);

-- Location: LCCOMB_X47_Y41_N20
\b_regis|Mux48~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~15_combout\ = (\b_regis|Mux48~14_combout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(21) & (\mi|altsyncram_component|auto_generated|q_a\(22) & \b_regis|um_Reg[4][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[4][15]~regout\,
	datad => \b_regis|Mux48~14_combout\,
	combout => \b_regis|Mux48~15_combout\);

-- Location: LCFF_X49_Y42_N31
\b_regis|um_Reg[7][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[15]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][15]~regout\);

-- Location: LCCOMB_X47_Y42_N4
\b_regis|um_Reg[5][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[5][15]~feeder_combout\ = \mux_md_breg|result[15]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[15]~19_combout\,
	combout => \b_regis|um_Reg[5][15]~feeder_combout\);

-- Location: LCFF_X47_Y42_N5
\b_regis|um_Reg[5][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[5][15]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][15]~regout\);

-- Location: LCFF_X48_Y42_N7
\b_regis|um_Reg[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[15]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][15]~regout\);

-- Location: LCCOMB_X48_Y42_N12
\b_regis|Mux48~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|um_Reg[5][15]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\b_regis|um_Reg[1][15]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[5][15]~regout\,
	datac => \b_regis|um_Reg[1][15]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux48~12_combout\);

-- Location: LCCOMB_X49_Y42_N30
\b_regis|Mux48~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux48~12_combout\ & ((\b_regis|um_Reg[7][15]~regout\))) # (!\b_regis|Mux48~12_combout\ & (\b_regis|um_Reg[3][15]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux48~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[3][15]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[7][15]~regout\,
	datad => \b_regis|Mux48~12_combout\,
	combout => \b_regis|Mux48~13_combout\);

-- Location: LCCOMB_X49_Y34_N12
\b_regis|Mux48~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (\mi|altsyncram_component|auto_generated|q_a\(20))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|Mux48~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|Mux48~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|Mux48~15_combout\,
	datad => \b_regis|Mux48~13_combout\,
	combout => \b_regis|Mux48~16_combout\);

-- Location: LCCOMB_X49_Y34_N10
\b_regis|Mux48~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux48~16_combout\ & (\b_regis|Mux48~18_combout\)) # (!\b_regis|Mux48~16_combout\ & ((\b_regis|Mux48~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux48~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|Mux48~18_combout\,
	datac => \b_regis|Mux48~11_combout\,
	datad => \b_regis|Mux48~16_combout\,
	combout => \b_regis|Mux48~19_combout\);

-- Location: LCCOMB_X49_Y34_N28
\b_regis|Mux48~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux48~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux48~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux48~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux48~9_combout\,
	datad => \b_regis|Mux48~19_combout\,
	combout => \b_regis|Mux48~20_combout\);

-- Location: LCCOMB_X49_Y34_N2
\mux_inB_ula|result[15]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[15]~18_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux48~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux16~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datac => \imm|Mux16~1_combout\,
	datad => \b_regis|Mux48~20_combout\,
	combout => \mux_inB_ula|result[15]~18_combout\);

-- Location: LCCOMB_X45_Y34_N28
\alu|ShiftLeft0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~89_combout\ = (!\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[15]~18_combout\)) # (!\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[16]~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[15]~18_combout\,
	datad => \mux_inB_ula|result[16]~17_combout\,
	combout => \alu|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X45_Y34_N30
\alu|ShiftLeft0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~105_combout\ = (\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[17]~16_combout\))) # (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[19]~14_combout\)))) # (!\b_regis|Mux31~20_combout\ & 
-- (((\b_regis|Mux30~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \mux_inB_ula|result[19]~14_combout\,
	datac => \b_regis|Mux30~20_combout\,
	datad => \mux_inB_ula|result[17]~16_combout\,
	combout => \alu|ShiftLeft0~105_combout\);

-- Location: LCCOMB_X45_Y34_N4
\alu|ShiftLeft0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~106_combout\ = (\alu|ShiftLeft0~105_combout\ & ((\mux_inB_ula|result[18]~15_combout\) # ((\b_regis|Mux31~20_combout\)))) # (!\alu|ShiftLeft0~105_combout\ & (((!\b_regis|Mux31~20_combout\ & \mux_inB_ula|result[20]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[18]~15_combout\,
	datab => \alu|ShiftLeft0~105_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \mux_inB_ula|result[20]~13_combout\,
	combout => \alu|ShiftLeft0~106_combout\);

-- Location: LCCOMB_X45_Y34_N2
\alu|ShiftLeft0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~107_combout\ = (\b_regis|Mux29~20_combout\ & ((\alu|ShiftLeft0~89_combout\) # ((\alu|ShiftLeft0~88_combout\)))) # (!\b_regis|Mux29~20_combout\ & (((\alu|ShiftLeft0~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \alu|ShiftLeft0~89_combout\,
	datac => \alu|ShiftLeft0~106_combout\,
	datad => \alu|ShiftLeft0~88_combout\,
	combout => \alu|ShiftLeft0~107_combout\);

-- Location: LCCOMB_X43_Y33_N22
\alu|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~1_combout\ = (\alu|Mux28~8_combout\ & ((\alu|Mux3~0_combout\ & ((\alu|ShiftLeft0~107_combout\))) # (!\alu|Mux3~0_combout\ & (\alu|ShiftLeft0~124_combout\)))) # (!\alu|Mux28~8_combout\ & (((\alu|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~8_combout\,
	datab => \alu|ShiftLeft0~124_combout\,
	datac => \alu|Mux3~0_combout\,
	datad => \alu|ShiftLeft0~107_combout\,
	combout => \alu|Mux3~1_combout\);

-- Location: LCCOMB_X44_Y38_N10
\alu|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~1_combout\ = ((\b_regis|Mux27~20_combout\ & \contr_ula|ctr_ula[0]~1_combout\)) # (!\contr_ula|ctr_ula[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr_ula|ctr_ula[1]~0_combout\,
	datac => \b_regis|Mux27~20_combout\,
	datad => \contr_ula|ctr_ula[0]~1_combout\,
	combout => \alu|Mux2~1_combout\);

-- Location: LCCOMB_X44_Y38_N28
\alu|saida~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~20_combout\ = \b_regis|Mux3~20_combout\ $ (((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux35~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux3~20_combout\,
	datab => \ctrl|Mux1~0_combout\,
	datac => \imm|Mux3~1_combout\,
	datad => \b_regis|Mux35~20_combout\,
	combout => \alu|saida~20_combout\);

-- Location: LCFF_X41_Y33_N11
\b_regis|um_Reg[17][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][28]~regout\);

-- Location: LCCOMB_X41_Y33_N10
\b_regis|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[21][28]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\b_regis|um_Reg[17][28]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][28]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[17][28]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux3~0_combout\);

-- Location: LCFF_X42_Y34_N31
\b_regis|um_Reg[25][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][28]~regout\);

-- Location: LCCOMB_X42_Y31_N6
\b_regis|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~1_combout\ = (\b_regis|Mux3~0_combout\ & ((\b_regis|um_Reg[29][28]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\b_regis|Mux3~0_combout\ & (((\b_regis|um_Reg[25][28]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[29][28]~regout\,
	datab => \b_regis|Mux3~0_combout\,
	datac => \b_regis|um_Reg[25][28]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux3~1_combout\);

-- Location: LCFF_X41_Y36_N5
\b_regis|um_Reg[16][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][28]~regout\);

-- Location: LCFF_X41_Y36_N19
\b_regis|um_Reg[24][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][28]~regout\);

-- Location: LCCOMB_X41_Y36_N18
\b_regis|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|um_Reg[24][28]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[16][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[16][28]~regout\,
	datac => \b_regis|um_Reg[24][28]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux3~4_combout\);

-- Location: LCFF_X43_Y33_N5
\b_regis|um_Reg[28][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][28]~regout\);

-- Location: LCCOMB_X41_Y35_N20
\b_regis|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~5_combout\ = (\b_regis|Mux3~4_combout\ & (((\b_regis|um_Reg[28][28]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\b_regis|Mux3~4_combout\ & (\b_regis|um_Reg[20][28]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[20][28]~regout\,
	datab => \b_regis|Mux3~4_combout\,
	datac => \b_regis|um_Reg[28][28]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux3~5_combout\);

-- Location: LCCOMB_X42_Y35_N20
\b_regis|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|um_Reg[26][28]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[18][28]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[18][28]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[26][28]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux3~2_combout\);

-- Location: LCFF_X38_Y37_N13
\b_regis|um_Reg[22][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][28]~regout\);

-- Location: LCCOMB_X42_Y35_N28
\b_regis|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux3~2_combout\ & (\b_regis|um_Reg[30][28]~regout\)) # (!\b_regis|Mux3~2_combout\ & ((\b_regis|um_Reg[22][28]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[30][28]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|Mux3~2_combout\,
	datad => \b_regis|um_Reg[22][28]~regout\,
	combout => \b_regis|Mux3~3_combout\);

-- Location: LCCOMB_X41_Y35_N18
\b_regis|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15)) # ((\b_regis|Mux3~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|Mux3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux3~5_combout\,
	datad => \b_regis|Mux3~3_combout\,
	combout => \b_regis|Mux3~6_combout\);

-- Location: LCCOMB_X41_Y35_N4
\b_regis|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux3~6_combout\ & (\b_regis|Mux3~8_combout\)) # (!\b_regis|Mux3~6_combout\ & ((\b_regis|Mux3~1_combout\))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux3~8_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux3~1_combout\,
	datad => \b_regis|Mux3~6_combout\,
	combout => \b_regis|Mux3~9_combout\);

-- Location: LCCOMB_X41_Y35_N14
\b_regis|um_Reg[11][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[11][28]~feeder_combout\ = \mux_md_breg|result[28]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[28]~6_combout\,
	combout => \b_regis|um_Reg[11][28]~feeder_combout\);

-- Location: LCFF_X41_Y35_N15
\b_regis|um_Reg[11][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[11][28]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][28]~regout\);

-- Location: LCFF_X38_Y36_N1
\b_regis|um_Reg[10][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][28]~regout\);

-- Location: LCCOMB_X38_Y36_N0
\b_regis|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[10][28]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[8][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][28]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[10][28]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux3~10_combout\);

-- Location: LCCOMB_X41_Y35_N8
\b_regis|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~11_combout\ = (\b_regis|Mux3~10_combout\ & (((\b_regis|um_Reg[11][28]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\b_regis|Mux3~10_combout\ & (\b_regis|um_Reg[9][28]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[9][28]~regout\,
	datab => \b_regis|um_Reg[11][28]~regout\,
	datac => \b_regis|Mux3~10_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux3~11_combout\);

-- Location: LCCOMB_X45_Y32_N18
\b_regis|um_Reg[14][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[14][28]~feeder_combout\ = \mux_md_breg|result[28]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[28]~6_combout\,
	combout => \b_regis|um_Reg[14][28]~feeder_combout\);

-- Location: LCFF_X45_Y32_N19
\b_regis|um_Reg[14][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[14][28]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][28]~regout\);

-- Location: LCCOMB_X45_Y32_N28
\b_regis|um_Reg[15][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[15][28]~feeder_combout\ = \mux_md_breg|result[28]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[28]~6_combout\,
	combout => \b_regis|um_Reg[15][28]~feeder_combout\);

-- Location: LCFF_X45_Y32_N29
\b_regis|um_Reg[15][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[15][28]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][28]~regout\);

-- Location: LCCOMB_X45_Y32_N10
\b_regis|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~18_combout\ = (\b_regis|Mux3~17_combout\ & (((\b_regis|um_Reg[15][28]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\b_regis|Mux3~17_combout\ & (\b_regis|um_Reg[14][28]~regout\ & 
-- (\mi|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux3~17_combout\,
	datab => \b_regis|um_Reg[14][28]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|um_Reg[15][28]~regout\,
	combout => \b_regis|Mux3~18_combout\);

-- Location: LCCOMB_X41_Y35_N6
\b_regis|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~19_combout\ = (\b_regis|Mux3~16_combout\ & (((\b_regis|Mux3~18_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18)))) # (!\b_regis|Mux3~16_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|Mux3~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux3~16_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux3~11_combout\,
	datad => \b_regis|Mux3~18_combout\,
	combout => \b_regis|Mux3~19_combout\);

-- Location: LCCOMB_X41_Y35_N24
\b_regis|Mux3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux3~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux3~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux3~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux3~9_combout\,
	datad => \b_regis|Mux3~19_combout\,
	combout => \b_regis|Mux3~20_combout\);

-- Location: LCFF_X41_Y34_N23
\b_regis|um_Reg[21][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][23]~regout\);

-- Location: LCFF_X40_Y34_N31
\b_regis|um_Reg[25][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][23]~regout\);

-- Location: LCFF_X41_Y33_N31
\b_regis|um_Reg[17][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][23]~regout\);

-- Location: LCCOMB_X40_Y34_N30
\b_regis|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[25][23]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[17][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[25][23]~regout\,
	datad => \b_regis|um_Reg[17][23]~regout\,
	combout => \b_regis|Mux8~0_combout\);

-- Location: LCCOMB_X41_Y34_N8
\b_regis|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~1_combout\ = (\b_regis|Mux8~0_combout\ & ((\b_regis|um_Reg[29][23]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\b_regis|Mux8~0_combout\ & (((\b_regis|um_Reg[21][23]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[29][23]~regout\,
	datab => \b_regis|um_Reg[21][23]~regout\,
	datac => \b_regis|Mux8~0_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux8~1_combout\);

-- Location: LCFF_X44_Y40_N5
\b_regis|um_Reg[26][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][23]~regout\);

-- Location: LCFF_X44_Y40_N23
\b_regis|um_Reg[18][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][23]~regout\);

-- Location: LCCOMB_X44_Y40_N28
\b_regis|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[22][23]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[18][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[22][23]~regout\,
	datab => \b_regis|um_Reg[18][23]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux8~2_combout\);

-- Location: LCCOMB_X44_Y40_N4
\b_regis|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux8~2_combout\ & (\b_regis|um_Reg[30][23]~regout\)) # (!\b_regis|Mux8~2_combout\ & ((\b_regis|um_Reg[26][23]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[30][23]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[26][23]~regout\,
	datad => \b_regis|Mux8~2_combout\,
	combout => \b_regis|Mux8~3_combout\);

-- Location: LCCOMB_X40_Y34_N22
\b_regis|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\mi|altsyncram_component|auto_generated|q_a\(15)) # (\b_regis|Mux8~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|Mux8~5_combout\ & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux8~5_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \b_regis|Mux8~3_combout\,
	combout => \b_regis|Mux8~6_combout\);

-- Location: LCCOMB_X40_Y36_N24
\b_regis|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux8~6_combout\ & (\b_regis|Mux8~8_combout\)) # (!\b_regis|Mux8~6_combout\ & ((\b_regis|Mux8~1_combout\))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux8~8_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux8~1_combout\,
	datad => \b_regis|Mux8~6_combout\,
	combout => \b_regis|Mux8~9_combout\);

-- Location: LCCOMB_X54_Y37_N0
\b_regis|um_Reg[6][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[6][23]~feeder_combout\ = \mux_md_breg|result[23]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[23]~11_combout\,
	combout => \b_regis|um_Reg[6][23]~feeder_combout\);

-- Location: LCFF_X54_Y37_N1
\b_regis|um_Reg[6][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[6][23]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][23]~regout\);

-- Location: LCFF_X41_Y38_N1
\b_regis|um_Reg[5][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][23]~regout\);

-- Location: LCFF_X40_Y38_N29
\b_regis|um_Reg[4][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][23]~regout\);

-- Location: LCCOMB_X41_Y38_N0
\b_regis|Mux8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (\mi|altsyncram_component|auto_generated|q_a\(15))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[5][23]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[4][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[5][23]~regout\,
	datad => \b_regis|um_Reg[4][23]~regout\,
	combout => \b_regis|Mux8~10_combout\);

-- Location: LCFF_X40_Y37_N7
\b_regis|um_Reg[7][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][23]~regout\);

-- Location: LCCOMB_X40_Y38_N18
\b_regis|Mux8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux8~10_combout\ & ((\b_regis|um_Reg[7][23]~regout\))) # (!\b_regis|Mux8~10_combout\ & (\b_regis|um_Reg[6][23]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[6][23]~regout\,
	datac => \b_regis|Mux8~10_combout\,
	datad => \b_regis|um_Reg[7][23]~regout\,
	combout => \b_regis|Mux8~11_combout\);

-- Location: LCCOMB_X40_Y36_N30
\b_regis|um_Reg[3][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[3][23]~feeder_combout\ = \mux_md_breg|result[23]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[23]~11_combout\,
	combout => \b_regis|um_Reg[3][23]~feeder_combout\);

-- Location: LCFF_X40_Y36_N31
\b_regis|um_Reg[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[3][23]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][23]~regout\);

-- Location: LCFF_X40_Y37_N17
\b_regis|um_Reg[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][23]~regout\);

-- Location: LCCOMB_X40_Y36_N0
\b_regis|Mux8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[3][23]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[1][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[3][23]~regout\,
	datac => \b_regis|um_Reg[1][23]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux8~14_combout\);

-- Location: LCCOMB_X40_Y36_N6
\b_regis|Mux8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~15_combout\ = (\b_regis|Mux8~14_combout\) # ((\b_regis|um_Reg[2][23]~regout\ & (!\mi|altsyncram_component|auto_generated|q_a\(15) & \mi|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[2][23]~regout\,
	datab => \b_regis|Mux8~14_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux8~15_combout\);

-- Location: LCCOMB_X40_Y36_N4
\b_regis|Mux8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|Mux8~13_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux8~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux8~13_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|Mux8~15_combout\,
	combout => \b_regis|Mux8~16_combout\);

-- Location: LCFF_X45_Y35_N9
\b_regis|um_Reg[14][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][23]~regout\);

-- Location: LCFF_X41_Y39_N17
\b_regis|um_Reg[15][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][23]~regout\);

-- Location: LCFF_X38_Y32_N13
\b_regis|um_Reg[12][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][23]~regout\);

-- Location: LCCOMB_X53_Y39_N12
\b_regis|um_Reg[13][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[13][23]~feeder_combout\ = \mux_md_breg|result[23]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[23]~11_combout\,
	combout => \b_regis|um_Reg[13][23]~feeder_combout\);

-- Location: LCFF_X53_Y39_N13
\b_regis|um_Reg[13][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[13][23]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][23]~regout\);

-- Location: LCCOMB_X38_Y32_N12
\b_regis|Mux8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (\mi|altsyncram_component|auto_generated|q_a\(15))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\b_regis|um_Reg[13][23]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|um_Reg[12][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[12][23]~regout\,
	datad => \b_regis|um_Reg[13][23]~regout\,
	combout => \b_regis|Mux8~17_combout\);

-- Location: LCCOMB_X39_Y32_N30
\b_regis|Mux8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux8~17_combout\ & ((\b_regis|um_Reg[15][23]~regout\))) # (!\b_regis|Mux8~17_combout\ & (\b_regis|um_Reg[14][23]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[14][23]~regout\,
	datac => \b_regis|um_Reg[15][23]~regout\,
	datad => \b_regis|Mux8~17_combout\,
	combout => \b_regis|Mux8~18_combout\);

-- Location: LCCOMB_X40_Y36_N10
\b_regis|Mux8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux8~16_combout\ & ((\b_regis|Mux8~18_combout\))) # (!\b_regis|Mux8~16_combout\ & (\b_regis|Mux8~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|Mux8~11_combout\,
	datac => \b_regis|Mux8~16_combout\,
	datad => \b_regis|Mux8~18_combout\,
	combout => \b_regis|Mux8~19_combout\);

-- Location: LCCOMB_X40_Y36_N20
\b_regis|Mux8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux8~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux8~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux8~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux8~9_combout\,
	datad => \b_regis|Mux8~19_combout\,
	combout => \b_regis|Mux8~20_combout\);

-- Location: LCFF_X45_Y35_N23
\b_regis|um_Reg[14][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[22]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][22]~regout\);

-- Location: LCFF_X45_Y35_N17
\b_regis|um_Reg[12][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[22]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][22]~regout\);

-- Location: LCCOMB_X45_Y35_N26
\b_regis|Mux9~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[13][22]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[12][22]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[13][22]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[12][22]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux9~17_combout\);

-- Location: LCCOMB_X41_Y39_N0
\b_regis|Mux9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux9~17_combout\ & ((\b_regis|um_Reg[15][22]~regout\))) # (!\b_regis|Mux9~17_combout\ & (\b_regis|um_Reg[14][22]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[14][22]~regout\,
	datac => \b_regis|um_Reg[15][22]~regout\,
	datad => \b_regis|Mux9~17_combout\,
	combout => \b_regis|Mux9~18_combout\);

-- Location: LCCOMB_X53_Y37_N10
\b_regis|um_Reg[3][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[3][22]~feeder_combout\ = \mux_md_breg|result[22]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[22]~12_combout\,
	combout => \b_regis|um_Reg[3][22]~feeder_combout\);

-- Location: LCFF_X53_Y37_N11
\b_regis|um_Reg[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[3][22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][22]~regout\);

-- Location: LCCOMB_X45_Y41_N22
\b_regis|Mux9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[3][22]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[1][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][22]~regout\,
	datab => \b_regis|um_Reg[3][22]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux9~14_combout\);

-- Location: LCCOMB_X44_Y40_N14
\b_regis|Mux9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~15_combout\ = (\b_regis|Mux9~14_combout\) # ((\b_regis|um_Reg[2][22]~regout\ & (\mi|altsyncram_component|auto_generated|q_a\(16) & !\mi|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[2][22]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \b_regis|Mux9~14_combout\,
	combout => \b_regis|Mux9~15_combout\);

-- Location: LCFF_X43_Y39_N5
\b_regis|um_Reg[6][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[22]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][22]~regout\);

-- Location: LCFF_X43_Y42_N15
\b_regis|um_Reg[7][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[22]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][22]~regout\);

-- Location: LCFF_X45_Y38_N9
\b_regis|um_Reg[4][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[22]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][22]~regout\);

-- Location: LCCOMB_X53_Y37_N28
\b_regis|um_Reg[5][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[5][22]~feeder_combout\ = \mux_md_breg|result[22]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[22]~12_combout\,
	combout => \b_regis|um_Reg[5][22]~feeder_combout\);

-- Location: LCFF_X53_Y37_N29
\b_regis|um_Reg[5][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[5][22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][22]~regout\);

-- Location: LCCOMB_X45_Y38_N8
\b_regis|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16)) # ((\b_regis|um_Reg[5][22]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[4][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[4][22]~regout\,
	datad => \b_regis|um_Reg[5][22]~regout\,
	combout => \b_regis|Mux9~12_combout\);

-- Location: LCCOMB_X43_Y42_N12
\b_regis|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux9~12_combout\ & ((\b_regis|um_Reg[7][22]~regout\))) # (!\b_regis|Mux9~12_combout\ & (\b_regis|um_Reg[6][22]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[6][22]~regout\,
	datac => \b_regis|um_Reg[7][22]~regout\,
	datad => \b_regis|Mux9~12_combout\,
	combout => \b_regis|Mux9~13_combout\);

-- Location: LCCOMB_X44_Y40_N12
\b_regis|Mux9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18)) # ((\b_regis|Mux9~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|Mux9~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux9~15_combout\,
	datad => \b_regis|Mux9~13_combout\,
	combout => \b_regis|Mux9~16_combout\);

-- Location: LCCOMB_X45_Y40_N8
\b_regis|Mux9~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux9~16_combout\ & ((\b_regis|Mux9~18_combout\))) # (!\b_regis|Mux9~16_combout\ & (\b_regis|Mux9~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux9~11_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux9~18_combout\,
	datad => \b_regis|Mux9~16_combout\,
	combout => \b_regis|Mux9~19_combout\);

-- Location: LCFF_X43_Y42_N17
\b_regis|um_Reg[31][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[22]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][22]~regout\);

-- Location: LCCOMB_X44_Y37_N24
\b_regis|um_Reg[19][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[19][22]~feeder_combout\ = \mux_md_breg|result[22]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[22]~12_combout\,
	combout => \b_regis|um_Reg[19][22]~feeder_combout\);

-- Location: LCFF_X44_Y37_N25
\b_regis|um_Reg[19][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[19][22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][22]~regout\);

-- Location: LCCOMB_X43_Y41_N6
\b_regis|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[23][22]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\b_regis|um_Reg[19][22]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[23][22]~regout\,
	datab => \b_regis|um_Reg[19][22]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux9~7_combout\);

-- Location: LCCOMB_X39_Y41_N26
\b_regis|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux9~7_combout\ & ((\b_regis|um_Reg[31][22]~regout\))) # (!\b_regis|Mux9~7_combout\ & (\b_regis|um_Reg[27][22]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][22]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[31][22]~regout\,
	datad => \b_regis|Mux9~7_combout\,
	combout => \b_regis|Mux9~8_combout\);

-- Location: LCCOMB_X38_Y42_N2
\b_regis|um_Reg[30][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[30][22]~feeder_combout\ = \mux_md_breg|result[22]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[22]~12_combout\,
	combout => \b_regis|um_Reg[30][22]~feeder_combout\);

-- Location: LCFF_X38_Y42_N3
\b_regis|um_Reg[30][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[30][22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][22]~regout\);

-- Location: LCCOMB_X38_Y42_N20
\b_regis|um_Reg[22][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[22][22]~feeder_combout\ = \mux_md_breg|result[22]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[22]~12_combout\,
	combout => \b_regis|um_Reg[22][22]~feeder_combout\);

-- Location: LCFF_X38_Y42_N21
\b_regis|um_Reg[22][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[22][22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][22]~regout\);

-- Location: LCCOMB_X38_Y41_N18
\b_regis|um_Reg[18][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[18][22]~feeder_combout\ = \mux_md_breg|result[22]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[22]~12_combout\,
	combout => \b_regis|um_Reg[18][22]~feeder_combout\);

-- Location: LCFF_X38_Y41_N19
\b_regis|um_Reg[18][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[18][22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][22]~regout\);

-- Location: LCCOMB_X39_Y41_N14
\b_regis|um_Reg[26][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[26][22]~feeder_combout\ = \mux_md_breg|result[22]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[22]~12_combout\,
	combout => \b_regis|um_Reg[26][22]~feeder_combout\);

-- Location: LCFF_X39_Y41_N15
\b_regis|um_Reg[26][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[26][22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][22]~regout\);

-- Location: LCCOMB_X38_Y41_N0
\b_regis|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|um_Reg[26][22]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[18][22]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[18][22]~regout\,
	datac => \b_regis|um_Reg[26][22]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux9~2_combout\);

-- Location: LCCOMB_X38_Y42_N28
\b_regis|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux9~2_combout\ & (\b_regis|um_Reg[30][22]~regout\)) # (!\b_regis|Mux9~2_combout\ & ((\b_regis|um_Reg[22][22]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[30][22]~regout\,
	datac => \b_regis|um_Reg[22][22]~regout\,
	datad => \b_regis|Mux9~2_combout\,
	combout => \b_regis|Mux9~3_combout\);

-- Location: LCFF_X41_Y34_N7
\b_regis|um_Reg[20][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[22]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][22]~regout\);

-- Location: LCFF_X40_Y34_N3
\b_regis|um_Reg[24][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[22]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][22]~regout\);

-- Location: LCFF_X41_Y37_N19
\b_regis|um_Reg[16][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[22]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][22]~regout\);

-- Location: LCCOMB_X40_Y34_N2
\b_regis|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[24][22]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[16][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[24][22]~regout\,
	datad => \b_regis|um_Reg[16][22]~regout\,
	combout => \b_regis|Mux9~4_combout\);

-- Location: LCCOMB_X39_Y34_N20
\b_regis|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux9~4_combout\ & (\b_regis|um_Reg[28][22]~regout\)) # (!\b_regis|Mux9~4_combout\ & ((\b_regis|um_Reg[20][22]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][22]~regout\,
	datab => \b_regis|um_Reg[20][22]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux9~4_combout\,
	combout => \b_regis|Mux9~5_combout\);

-- Location: LCCOMB_X38_Y38_N14
\b_regis|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (\mi|altsyncram_component|auto_generated|q_a\(16))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|Mux9~3_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux9~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|Mux9~3_combout\,
	datad => \b_regis|Mux9~5_combout\,
	combout => \b_regis|Mux9~6_combout\);

-- Location: LCCOMB_X39_Y34_N26
\b_regis|um_Reg[29][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[29][22]~feeder_combout\ = \mux_md_breg|result[22]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[22]~12_combout\,
	combout => \b_regis|um_Reg[29][22]~feeder_combout\);

-- Location: LCFF_X39_Y34_N27
\b_regis|um_Reg[29][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[29][22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][22]~regout\);

-- Location: LCCOMB_X43_Y41_N4
\b_regis|um_Reg[17][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[17][22]~feeder_combout\ = \mux_md_breg|result[22]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[22]~12_combout\,
	combout => \b_regis|um_Reg[17][22]~feeder_combout\);

-- Location: LCFF_X43_Y41_N5
\b_regis|um_Reg[17][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[17][22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][22]~regout\);

-- Location: LCFF_X41_Y34_N29
\b_regis|um_Reg[21][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[22]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][22]~regout\);

-- Location: LCCOMB_X43_Y41_N22
\b_regis|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|um_Reg[21][22]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|um_Reg[17][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[17][22]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|um_Reg[21][22]~regout\,
	combout => \b_regis|Mux9~0_combout\);

-- Location: LCCOMB_X39_Y34_N24
\b_regis|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux9~0_combout\ & ((\b_regis|um_Reg[29][22]~regout\))) # (!\b_regis|Mux9~0_combout\ & (\b_regis|um_Reg[25][22]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[25][22]~regout\,
	datab => \b_regis|um_Reg[29][22]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|Mux9~0_combout\,
	combout => \b_regis|Mux9~1_combout\);

-- Location: LCCOMB_X38_Y38_N20
\b_regis|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux9~6_combout\ & (\b_regis|Mux9~8_combout\)) # (!\b_regis|Mux9~6_combout\ & ((\b_regis|Mux9~1_combout\))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux9~8_combout\,
	datac => \b_regis|Mux9~6_combout\,
	datad => \b_regis|Mux9~1_combout\,
	combout => \b_regis|Mux9~9_combout\);

-- Location: LCCOMB_X45_Y40_N2
\b_regis|Mux9~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux9~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux9~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux9~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux9~19_combout\,
	datad => \b_regis|Mux9~9_combout\,
	combout => \b_regis|Mux9~20_combout\);

-- Location: LCFF_X38_Y35_N15
\b_regis|um_Reg[11][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][21]~regout\);

-- Location: LCFF_X38_Y38_N3
\b_regis|um_Reg[10][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][21]~regout\);

-- Location: LCFF_X38_Y38_N25
\b_regis|um_Reg[8][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][21]~regout\);

-- Location: LCCOMB_X38_Y38_N24
\b_regis|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[10][21]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\b_regis|um_Reg[8][21]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[10][21]~regout\,
	datac => \b_regis|um_Reg[8][21]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux10~12_combout\);

-- Location: LCCOMB_X38_Y35_N14
\b_regis|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux10~12_combout\ & ((\b_regis|um_Reg[11][21]~regout\))) # (!\b_regis|Mux10~12_combout\ & (\b_regis|um_Reg[9][21]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[9][21]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[11][21]~regout\,
	datad => \b_regis|Mux10~12_combout\,
	combout => \b_regis|Mux10~13_combout\);

-- Location: LCFF_X40_Y38_N25
\b_regis|um_Reg[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][21]~regout\);

-- Location: LCFF_X40_Y37_N13
\b_regis|um_Reg[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][21]~regout\);

-- Location: LCCOMB_X40_Y41_N14
\b_regis|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[3][21]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[1][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[3][21]~regout\,
	datab => \b_regis|um_Reg[1][21]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux10~14_combout\);

-- Location: LCCOMB_X41_Y41_N20
\b_regis|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~15_combout\ = (\b_regis|Mux10~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[2][21]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[2][21]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \b_regis|Mux10~14_combout\,
	combout => \b_regis|Mux10~15_combout\);

-- Location: LCCOMB_X49_Y37_N16
\b_regis|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17)) # ((\b_regis|Mux10~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux10~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|Mux10~13_combout\,
	datad => \b_regis|Mux10~15_combout\,
	combout => \b_regis|Mux10~16_combout\);

-- Location: LCFF_X44_Y41_N27
\b_regis|um_Reg[6][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][21]~regout\);

-- Location: LCFF_X41_Y38_N11
\b_regis|um_Reg[5][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][21]~regout\);

-- Location: LCFF_X40_Y38_N15
\b_regis|um_Reg[4][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][21]~regout\);

-- Location: LCCOMB_X41_Y38_N10
\b_regis|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (\mi|altsyncram_component|auto_generated|q_a\(15))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[5][21]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[4][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[5][21]~regout\,
	datad => \b_regis|um_Reg[4][21]~regout\,
	combout => \b_regis|Mux10~10_combout\);

-- Location: LCCOMB_X44_Y41_N12
\b_regis|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux10~10_combout\ & (\b_regis|um_Reg[7][21]~regout\)) # (!\b_regis|Mux10~10_combout\ & ((\b_regis|um_Reg[6][21]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[7][21]~regout\,
	datab => \b_regis|um_Reg[6][21]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux10~10_combout\,
	combout => \b_regis|Mux10~11_combout\);

-- Location: LCCOMB_X49_Y37_N14
\b_regis|Mux10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux10~16_combout\ & (\b_regis|Mux10~18_combout\)) # (!\b_regis|Mux10~16_combout\ & ((\b_regis|Mux10~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux10~18_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|Mux10~16_combout\,
	datad => \b_regis|Mux10~11_combout\,
	combout => \b_regis|Mux10~19_combout\);

-- Location: LCFF_X39_Y37_N15
\b_regis|um_Reg[31][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][21]~regout\);

-- Location: LCFF_X39_Y37_N29
\b_regis|um_Reg[23][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][21]~regout\);

-- Location: LCFF_X38_Y39_N13
\b_regis|um_Reg[19][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][21]~regout\);

-- Location: LCFF_X44_Y41_N21
\b_regis|um_Reg[27][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][21]~regout\);

-- Location: LCCOMB_X38_Y39_N12
\b_regis|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|um_Reg[27][21]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[19][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[19][21]~regout\,
	datad => \b_regis|um_Reg[27][21]~regout\,
	combout => \b_regis|Mux10~7_combout\);

-- Location: LCCOMB_X39_Y37_N28
\b_regis|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux10~7_combout\ & (\b_regis|um_Reg[31][21]~regout\)) # (!\b_regis|Mux10~7_combout\ & ((\b_regis|um_Reg[23][21]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[31][21]~regout\,
	datac => \b_regis|um_Reg[23][21]~regout\,
	datad => \b_regis|Mux10~7_combout\,
	combout => \b_regis|Mux10~8_combout\);

-- Location: LCFF_X41_Y34_N5
\b_regis|um_Reg[21][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][21]~regout\);

-- Location: LCFF_X48_Y34_N3
\b_regis|um_Reg[25][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][21]~regout\);

-- Location: LCFF_X48_Y34_N25
\b_regis|um_Reg[17][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][21]~regout\);

-- Location: LCCOMB_X48_Y34_N24
\b_regis|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[25][21]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[17][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[25][21]~regout\,
	datac => \b_regis|um_Reg[17][21]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux10~0_combout\);

-- Location: LCCOMB_X41_Y34_N4
\b_regis|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux10~0_combout\ & (\b_regis|um_Reg[29][21]~regout\)) # (!\b_regis|Mux10~0_combout\ & ((\b_regis|um_Reg[21][21]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[29][21]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[21][21]~regout\,
	datad => \b_regis|Mux10~0_combout\,
	combout => \b_regis|Mux10~1_combout\);

-- Location: LCCOMB_X39_Y41_N8
\b_regis|um_Reg[26][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[26][21]~feeder_combout\ = \mux_md_breg|result[21]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[21]~13_combout\,
	combout => \b_regis|um_Reg[26][21]~feeder_combout\);

-- Location: LCFF_X39_Y41_N9
\b_regis|um_Reg[26][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[26][21]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][21]~regout\);

-- Location: LCCOMB_X39_Y39_N14
\b_regis|um_Reg[30][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[30][21]~feeder_combout\ = \mux_md_breg|result[21]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[21]~13_combout\,
	combout => \b_regis|um_Reg[30][21]~feeder_combout\);

-- Location: LCFF_X39_Y39_N15
\b_regis|um_Reg[30][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[30][21]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][21]~regout\);

-- Location: LCCOMB_X38_Y41_N14
\b_regis|um_Reg[18][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[18][21]~feeder_combout\ = \mux_md_breg|result[21]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[21]~13_combout\,
	combout => \b_regis|um_Reg[18][21]~feeder_combout\);

-- Location: LCFF_X38_Y41_N15
\b_regis|um_Reg[18][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[18][21]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][21]~regout\);

-- Location: LCFF_X38_Y37_N31
\b_regis|um_Reg[22][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][21]~regout\);

-- Location: LCCOMB_X38_Y41_N28
\b_regis|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|um_Reg[22][21]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|um_Reg[18][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[18][21]~regout\,
	datac => \b_regis|um_Reg[22][21]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux10~2_combout\);

-- Location: LCCOMB_X39_Y39_N16
\b_regis|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux10~2_combout\ & ((\b_regis|um_Reg[30][21]~regout\))) # (!\b_regis|Mux10~2_combout\ & (\b_regis|um_Reg[26][21]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[26][21]~regout\,
	datac => \b_regis|um_Reg[30][21]~regout\,
	datad => \b_regis|Mux10~2_combout\,
	combout => \b_regis|Mux10~3_combout\);

-- Location: LCCOMB_X40_Y34_N14
\b_regis|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\mi|altsyncram_component|auto_generated|q_a\(15)) # (\b_regis|Mux10~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|Mux10~5_combout\ & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux10~5_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \b_regis|Mux10~3_combout\,
	combout => \b_regis|Mux10~6_combout\);

-- Location: LCCOMB_X41_Y34_N20
\b_regis|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux10~6_combout\ & (\b_regis|Mux10~8_combout\)) # (!\b_regis|Mux10~6_combout\ & ((\b_regis|Mux10~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux10~8_combout\,
	datac => \b_regis|Mux10~1_combout\,
	datad => \b_regis|Mux10~6_combout\,
	combout => \b_regis|Mux10~9_combout\);

-- Location: LCCOMB_X49_Y37_N0
\b_regis|Mux10~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux10~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux10~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux10~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux10~19_combout\,
	datad => \b_regis|Mux10~9_combout\,
	combout => \b_regis|Mux10~20_combout\);

-- Location: LCFF_X39_Y37_N19
\b_regis|um_Reg[31][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][19]~regout\);

-- Location: LCFF_X44_Y37_N7
\b_regis|um_Reg[19][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][19]~regout\);

-- Location: LCCOMB_X44_Y32_N22
\b_regis|um_Reg[27][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[27][19]~feeder_combout\ = \mux_md_breg|result[19]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[19]~15_combout\,
	combout => \b_regis|um_Reg[27][19]~feeder_combout\);

-- Location: LCFF_X44_Y32_N23
\b_regis|um_Reg[27][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[27][19]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][19]~regout\);

-- Location: LCCOMB_X44_Y37_N6
\b_regis|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17)) # ((\b_regis|um_Reg[27][19]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|um_Reg[19][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[19][19]~regout\,
	datad => \b_regis|um_Reg[27][19]~regout\,
	combout => \b_regis|Mux12~7_combout\);

-- Location: LCCOMB_X39_Y37_N20
\b_regis|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux12~7_combout\ & ((\b_regis|um_Reg[31][19]~regout\))) # (!\b_regis|Mux12~7_combout\ & (\b_regis|um_Reg[23][19]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[23][19]~regout\,
	datab => \b_regis|um_Reg[31][19]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux12~7_combout\,
	combout => \b_regis|Mux12~8_combout\);

-- Location: LCCOMB_X39_Y39_N18
\b_regis|um_Reg[24][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[24][19]~feeder_combout\ = \mux_md_breg|result[19]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[19]~15_combout\,
	combout => \b_regis|um_Reg[24][19]~feeder_combout\);

-- Location: LCFF_X39_Y39_N19
\b_regis|um_Reg[24][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[24][19]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][19]~regout\);

-- Location: LCFF_X44_Y39_N5
\b_regis|um_Reg[16][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][19]~regout\);

-- Location: LCCOMB_X44_Y39_N6
\b_regis|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[20][19]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[16][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[20][19]~regout\,
	datab => \b_regis|um_Reg[16][19]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux12~4_combout\);

-- Location: LCFF_X41_Y37_N17
\b_regis|um_Reg[28][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][19]~regout\);

-- Location: LCCOMB_X39_Y39_N28
\b_regis|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux12~4_combout\ & ((\b_regis|um_Reg[28][19]~regout\))) # (!\b_regis|Mux12~4_combout\ & (\b_regis|um_Reg[24][19]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[24][19]~regout\,
	datac => \b_regis|Mux12~4_combout\,
	datad => \b_regis|um_Reg[28][19]~regout\,
	combout => \b_regis|Mux12~5_combout\);

-- Location: LCCOMB_X43_Y34_N6
\b_regis|um_Reg[26][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[26][19]~feeder_combout\ = \mux_md_breg|result[19]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[19]~15_combout\,
	combout => \b_regis|um_Reg[26][19]~feeder_combout\);

-- Location: LCFF_X43_Y34_N7
\b_regis|um_Reg[26][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[26][19]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][19]~regout\);

-- Location: LCFF_X40_Y39_N31
\b_regis|um_Reg[30][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][19]~regout\);

-- Location: LCFF_X38_Y37_N29
\b_regis|um_Reg[22][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][19]~regout\);

-- Location: LCCOMB_X38_Y39_N20
\b_regis|um_Reg[18][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[18][19]~feeder_combout\ = \mux_md_breg|result[19]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[19]~15_combout\,
	combout => \b_regis|um_Reg[18][19]~feeder_combout\);

-- Location: LCFF_X38_Y39_N21
\b_regis|um_Reg[18][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[18][19]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][19]~regout\);

-- Location: LCCOMB_X38_Y39_N2
\b_regis|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[22][19]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\b_regis|um_Reg[18][19]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[22][19]~regout\,
	datac => \b_regis|um_Reg[18][19]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux12~2_combout\);

-- Location: LCCOMB_X40_Y39_N30
\b_regis|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux12~2_combout\ & ((\b_regis|um_Reg[30][19]~regout\))) # (!\b_regis|Mux12~2_combout\ & (\b_regis|um_Reg[26][19]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[26][19]~regout\,
	datac => \b_regis|um_Reg[30][19]~regout\,
	datad => \b_regis|Mux12~2_combout\,
	combout => \b_regis|Mux12~3_combout\);

-- Location: LCCOMB_X44_Y37_N0
\b_regis|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (\mi|altsyncram_component|auto_generated|q_a\(16))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|Mux12~3_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|Mux12~5_combout\,
	datad => \b_regis|Mux12~3_combout\,
	combout => \b_regis|Mux12~6_combout\);

-- Location: LCCOMB_X44_Y37_N20
\b_regis|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux12~6_combout\ & ((\b_regis|Mux12~8_combout\))) # (!\b_regis|Mux12~6_combout\ & (\b_regis|Mux12~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux12~1_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux12~8_combout\,
	datad => \b_regis|Mux12~6_combout\,
	combout => \b_regis|Mux12~9_combout\);

-- Location: LCFF_X42_Y39_N19
\b_regis|um_Reg[9][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][19]~regout\);

-- Location: LCFF_X42_Y40_N17
\b_regis|um_Reg[11][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][19]~regout\);

-- Location: LCFF_X38_Y38_N31
\b_regis|um_Reg[10][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][19]~regout\);

-- Location: LCFF_X38_Y38_N29
\b_regis|um_Reg[8][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][19]~regout\);

-- Location: LCCOMB_X38_Y38_N28
\b_regis|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[10][19]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[8][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[10][19]~regout\,
	datac => \b_regis|um_Reg[8][19]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux12~12_combout\);

-- Location: LCCOMB_X42_Y40_N18
\b_regis|Mux12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux12~12_combout\ & ((\b_regis|um_Reg[11][19]~regout\))) # (!\b_regis|Mux12~12_combout\ & (\b_regis|um_Reg[9][19]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[9][19]~regout\,
	datac => \b_regis|um_Reg[11][19]~regout\,
	datad => \b_regis|Mux12~12_combout\,
	combout => \b_regis|Mux12~13_combout\);

-- Location: LCFF_X45_Y38_N1
\b_regis|um_Reg[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][19]~regout\);

-- Location: LCFF_X51_Y37_N21
\b_regis|um_Reg[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][19]~regout\);

-- Location: LCCOMB_X51_Y37_N20
\b_regis|Mux12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[3][19]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[1][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][19]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[3][19]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux12~14_combout\);

-- Location: LCCOMB_X44_Y37_N26
\b_regis|Mux12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~15_combout\ = (\b_regis|Mux12~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[2][19]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[2][19]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \b_regis|Mux12~14_combout\,
	combout => \b_regis|Mux12~15_combout\);

-- Location: LCCOMB_X44_Y37_N8
\b_regis|Mux12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17)) # ((\b_regis|Mux12~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|Mux12~13_combout\,
	datad => \b_regis|Mux12~15_combout\,
	combout => \b_regis|Mux12~16_combout\);

-- Location: LCFF_X45_Y39_N29
\b_regis|um_Reg[6][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][19]~regout\);

-- Location: LCFF_X45_Y38_N7
\b_regis|um_Reg[4][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][19]~regout\);

-- Location: LCFF_X41_Y38_N19
\b_regis|um_Reg[5][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][19]~regout\);

-- Location: LCCOMB_X41_Y38_N18
\b_regis|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|um_Reg[5][19]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[4][19]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[4][19]~regout\,
	datac => \b_regis|um_Reg[5][19]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux12~10_combout\);

-- Location: LCCOMB_X45_Y39_N28
\b_regis|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux12~10_combout\ & (\b_regis|um_Reg[7][19]~regout\)) # (!\b_regis|Mux12~10_combout\ & ((\b_regis|um_Reg[6][19]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[7][19]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[6][19]~regout\,
	datad => \b_regis|Mux12~10_combout\,
	combout => \b_regis|Mux12~11_combout\);

-- Location: LCCOMB_X44_Y37_N18
\b_regis|Mux12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux12~16_combout\ & (\b_regis|Mux12~18_combout\)) # (!\b_regis|Mux12~16_combout\ & ((\b_regis|Mux12~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux12~18_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|Mux12~16_combout\,
	datad => \b_regis|Mux12~11_combout\,
	combout => \b_regis|Mux12~19_combout\);

-- Location: LCCOMB_X44_Y37_N12
\b_regis|Mux12~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux12~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux12~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux12~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux12~9_combout\,
	datad => \b_regis|Mux12~19_combout\,
	combout => \b_regis|Mux12~20_combout\);

-- Location: LCFF_X42_Y39_N9
\b_regis|um_Reg[13][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][18]~regout\);

-- Location: LCCOMB_X41_Y38_N2
\b_regis|Mux13~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|um_Reg[13][18]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[12][18]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][18]~regout\,
	datab => \b_regis|um_Reg[13][18]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux13~17_combout\);

-- Location: LCFF_X41_Y39_N25
\b_regis|um_Reg[15][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][18]~regout\);

-- Location: LCFF_X52_Y42_N7
\b_regis|um_Reg[14][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][18]~regout\);

-- Location: LCCOMB_X41_Y39_N24
\b_regis|Mux13~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux13~17_combout\ & (\b_regis|um_Reg[15][18]~regout\)) # (!\b_regis|Mux13~17_combout\ & ((\b_regis|um_Reg[14][18]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|Mux13~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|Mux13~17_combout\,
	datac => \b_regis|um_Reg[15][18]~regout\,
	datad => \b_regis|um_Reg[14][18]~regout\,
	combout => \b_regis|Mux13~18_combout\);

-- Location: LCFF_X45_Y39_N9
\b_regis|um_Reg[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][18]~regout\);

-- Location: LCFF_X48_Y42_N31
\b_regis|um_Reg[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][18]~regout\);

-- Location: LCCOMB_X48_Y42_N30
\b_regis|Mux13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[3][18]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[1][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[3][18]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[1][18]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux13~14_combout\);

-- Location: LCCOMB_X49_Y41_N22
\b_regis|Mux13~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~15_combout\ = (\b_regis|Mux13~14_combout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|um_Reg[2][18]~regout\ & \mi|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[2][18]~regout\,
	datac => \b_regis|Mux13~14_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux13~15_combout\);

-- Location: LCFF_X45_Y39_N19
\b_regis|um_Reg[6][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][18]~regout\);

-- Location: LCFF_X47_Y42_N21
\b_regis|um_Reg[5][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][18]~regout\);

-- Location: LCCOMB_X47_Y41_N18
\b_regis|Mux13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|um_Reg[5][18]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[4][18]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[4][18]~regout\,
	datab => \b_regis|um_Reg[5][18]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux13~12_combout\);

-- Location: LCCOMB_X45_Y39_N18
\b_regis|Mux13~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux13~12_combout\ & (\b_regis|um_Reg[7][18]~regout\)) # (!\b_regis|Mux13~12_combout\ & ((\b_regis|um_Reg[6][18]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[7][18]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[6][18]~regout\,
	datad => \b_regis|Mux13~12_combout\,
	combout => \b_regis|Mux13~13_combout\);

-- Location: LCCOMB_X49_Y41_N12
\b_regis|Mux13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|Mux13~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|Mux13~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|Mux13~15_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux13~13_combout\,
	combout => \b_regis|Mux13~16_combout\);

-- Location: LCCOMB_X49_Y41_N14
\b_regis|Mux13~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux13~16_combout\ & ((\b_regis|Mux13~18_combout\))) # (!\b_regis|Mux13~16_combout\ & (\b_regis|Mux13~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux13~11_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux13~18_combout\,
	datad => \b_regis|Mux13~16_combout\,
	combout => \b_regis|Mux13~19_combout\);

-- Location: LCCOMB_X44_Y41_N2
\b_regis|um_Reg[27][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[27][18]~feeder_combout\ = \mux_md_breg|result[18]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[18]~16_combout\,
	combout => \b_regis|um_Reg[27][18]~feeder_combout\);

-- Location: LCFF_X44_Y41_N3
\b_regis|um_Reg[27][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[27][18]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][18]~regout\);

-- Location: LCFF_X43_Y41_N3
\b_regis|um_Reg[23][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][18]~regout\);

-- Location: LCCOMB_X43_Y41_N2
\b_regis|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|um_Reg[23][18]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|um_Reg[19][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[19][18]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[23][18]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux13~7_combout\);

-- Location: LCCOMB_X44_Y41_N16
\b_regis|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux13~7_combout\ & (\b_regis|um_Reg[31][18]~regout\)) # (!\b_regis|Mux13~7_combout\ & ((\b_regis|um_Reg[27][18]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[31][18]~regout\,
	datab => \b_regis|um_Reg[27][18]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|Mux13~7_combout\,
	combout => \b_regis|Mux13~8_combout\);

-- Location: LCFF_X51_Y41_N9
\b_regis|um_Reg[29][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][18]~regout\);

-- Location: LCFF_X50_Y39_N1
\b_regis|um_Reg[17][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][18]~regout\);

-- Location: LCCOMB_X50_Y38_N12
\b_regis|um_Reg[21][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[21][18]~feeder_combout\ = \mux_md_breg|result[18]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[18]~16_combout\,
	combout => \b_regis|um_Reg[21][18]~feeder_combout\);

-- Location: LCFF_X50_Y38_N13
\b_regis|um_Reg[21][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[21][18]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][18]~regout\);

-- Location: LCCOMB_X50_Y39_N10
\b_regis|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|um_Reg[21][18]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[17][18]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[17][18]~regout\,
	datac => \b_regis|um_Reg[21][18]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux13~0_combout\);

-- Location: LCCOMB_X43_Y35_N22
\b_regis|um_Reg[25][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[25][18]~feeder_combout\ = \mux_md_breg|result[18]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[18]~16_combout\,
	combout => \b_regis|um_Reg[25][18]~feeder_combout\);

-- Location: LCFF_X43_Y35_N23
\b_regis|um_Reg[25][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[25][18]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][18]~regout\);

-- Location: LCCOMB_X49_Y41_N20
\b_regis|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux13~0_combout\ & (\b_regis|um_Reg[29][18]~regout\)) # (!\b_regis|Mux13~0_combout\ & ((\b_regis|um_Reg[25][18]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[29][18]~regout\,
	datac => \b_regis|Mux13~0_combout\,
	datad => \b_regis|um_Reg[25][18]~regout\,
	combout => \b_regis|Mux13~1_combout\);

-- Location: LCCOMB_X40_Y41_N20
\b_regis|um_Reg[30][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[30][18]~feeder_combout\ = \mux_md_breg|result[18]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[18]~16_combout\,
	combout => \b_regis|um_Reg[30][18]~feeder_combout\);

-- Location: LCFF_X40_Y41_N21
\b_regis|um_Reg[30][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[30][18]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][18]~regout\);

-- Location: LCCOMB_X39_Y40_N14
\b_regis|um_Reg[18][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[18][18]~feeder_combout\ = \mux_md_breg|result[18]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[18]~16_combout\,
	combout => \b_regis|um_Reg[18][18]~feeder_combout\);

-- Location: LCFF_X39_Y40_N15
\b_regis|um_Reg[18][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[18][18]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][18]~regout\);

-- Location: LCFF_X39_Y40_N25
\b_regis|um_Reg[26][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][18]~regout\);

-- Location: LCCOMB_X39_Y40_N24
\b_regis|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|um_Reg[26][18]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[18][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[18][18]~regout\,
	datac => \b_regis|um_Reg[26][18]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux13~2_combout\);

-- Location: LCCOMB_X40_Y41_N30
\b_regis|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux13~2_combout\ & ((\b_regis|um_Reg[30][18]~regout\))) # (!\b_regis|Mux13~2_combout\ & (\b_regis|um_Reg[22][18]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[22][18]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[30][18]~regout\,
	datad => \b_regis|Mux13~2_combout\,
	combout => \b_regis|Mux13~3_combout\);

-- Location: LCCOMB_X42_Y41_N26
\b_regis|um_Reg[28][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[28][18]~feeder_combout\ = \mux_md_breg|result[18]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[18]~16_combout\,
	combout => \b_regis|um_Reg[28][18]~feeder_combout\);

-- Location: LCFF_X42_Y41_N27
\b_regis|um_Reg[28][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[28][18]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][18]~regout\);

-- Location: LCFF_X49_Y41_N9
\b_regis|um_Reg[16][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][18]~regout\);

-- Location: LCFF_X49_Y41_N7
\b_regis|um_Reg[24][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][18]~regout\);

-- Location: LCCOMB_X49_Y41_N6
\b_regis|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|um_Reg[24][18]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[16][18]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[16][18]~regout\,
	datac => \b_regis|um_Reg[24][18]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux13~4_combout\);

-- Location: LCCOMB_X42_Y41_N8
\b_regis|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux13~4_combout\ & ((\b_regis|um_Reg[28][18]~regout\))) # (!\b_regis|Mux13~4_combout\ & (\b_regis|um_Reg[20][18]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[20][18]~regout\,
	datab => \b_regis|um_Reg[28][18]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux13~4_combout\,
	combout => \b_regis|Mux13~5_combout\);

-- Location: LCCOMB_X49_Y41_N10
\b_regis|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (\mi|altsyncram_component|auto_generated|q_a\(16))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|Mux13~3_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux13~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|Mux13~3_combout\,
	datad => \b_regis|Mux13~5_combout\,
	combout => \b_regis|Mux13~6_combout\);

-- Location: LCCOMB_X49_Y41_N0
\b_regis|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux13~6_combout\ & (\b_regis|Mux13~8_combout\)) # (!\b_regis|Mux13~6_combout\ & ((\b_regis|Mux13~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux13~8_combout\,
	datac => \b_regis|Mux13~1_combout\,
	datad => \b_regis|Mux13~6_combout\,
	combout => \b_regis|Mux13~9_combout\);

-- Location: LCCOMB_X49_Y41_N24
\b_regis|Mux13~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux13~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux13~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux13~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux13~19_combout\,
	datad => \b_regis|Mux13~9_combout\,
	combout => \b_regis|Mux13~20_combout\);

-- Location: LCCOMB_X48_Y35_N4
\alu|tmp[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[18]~36_combout\ = ((\mux_inB_ula|result[18]~15_combout\ $ (\b_regis|Mux13~20_combout\ $ (\alu|tmp[17]~35\)))) # (GND)
-- \alu|tmp[18]~37\ = CARRY((\mux_inB_ula|result[18]~15_combout\ & (\b_regis|Mux13~20_combout\ & !\alu|tmp[17]~35\)) # (!\mux_inB_ula|result[18]~15_combout\ & ((\b_regis|Mux13~20_combout\) # (!\alu|tmp[17]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[18]~15_combout\,
	datab => \b_regis|Mux13~20_combout\,
	datad => VCC,
	cin => \alu|tmp[17]~35\,
	combout => \alu|tmp[18]~36_combout\,
	cout => \alu|tmp[18]~37\);

-- Location: LCCOMB_X48_Y35_N6
\alu|tmp[19]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[19]~38_combout\ = (\mux_inB_ula|result[19]~14_combout\ & ((\b_regis|Mux12~20_combout\ & (!\alu|tmp[18]~37\)) # (!\b_regis|Mux12~20_combout\ & ((\alu|tmp[18]~37\) # (GND))))) # (!\mux_inB_ula|result[19]~14_combout\ & ((\b_regis|Mux12~20_combout\ & 
-- (\alu|tmp[18]~37\ & VCC)) # (!\b_regis|Mux12~20_combout\ & (!\alu|tmp[18]~37\))))
-- \alu|tmp[19]~39\ = CARRY((\mux_inB_ula|result[19]~14_combout\ & ((!\alu|tmp[18]~37\) # (!\b_regis|Mux12~20_combout\))) # (!\mux_inB_ula|result[19]~14_combout\ & (!\b_regis|Mux12~20_combout\ & !\alu|tmp[18]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[19]~14_combout\,
	datab => \b_regis|Mux12~20_combout\,
	datad => VCC,
	cin => \alu|tmp[18]~37\,
	combout => \alu|tmp[19]~38_combout\,
	cout => \alu|tmp[19]~39\);

-- Location: LCCOMB_X48_Y35_N12
\alu|tmp[22]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[22]~44_combout\ = ((\mux_inB_ula|result[22]~11_combout\ $ (\b_regis|Mux9~20_combout\ $ (\alu|tmp[21]~43\)))) # (GND)
-- \alu|tmp[22]~45\ = CARRY((\mux_inB_ula|result[22]~11_combout\ & (\b_regis|Mux9~20_combout\ & !\alu|tmp[21]~43\)) # (!\mux_inB_ula|result[22]~11_combout\ & ((\b_regis|Mux9~20_combout\) # (!\alu|tmp[21]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[22]~11_combout\,
	datab => \b_regis|Mux9~20_combout\,
	datad => VCC,
	cin => \alu|tmp[21]~43\,
	combout => \alu|tmp[22]~44_combout\,
	cout => \alu|tmp[22]~45\);

-- Location: LCCOMB_X48_Y35_N14
\alu|tmp[23]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[23]~46_combout\ = (\mux_inB_ula|result[23]~10_combout\ & ((\b_regis|Mux8~20_combout\ & (!\alu|tmp[22]~45\)) # (!\b_regis|Mux8~20_combout\ & ((\alu|tmp[22]~45\) # (GND))))) # (!\mux_inB_ula|result[23]~10_combout\ & ((\b_regis|Mux8~20_combout\ & 
-- (\alu|tmp[22]~45\ & VCC)) # (!\b_regis|Mux8~20_combout\ & (!\alu|tmp[22]~45\))))
-- \alu|tmp[23]~47\ = CARRY((\mux_inB_ula|result[23]~10_combout\ & ((!\alu|tmp[22]~45\) # (!\b_regis|Mux8~20_combout\))) # (!\mux_inB_ula|result[23]~10_combout\ & (!\b_regis|Mux8~20_combout\ & !\alu|tmp[22]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[23]~10_combout\,
	datab => \b_regis|Mux8~20_combout\,
	datad => VCC,
	cin => \alu|tmp[22]~45\,
	combout => \alu|tmp[23]~46_combout\,
	cout => \alu|tmp[23]~47\);

-- Location: LCCOMB_X48_Y35_N16
\alu|tmp[24]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[24]~48_combout\ = ((\mux_inB_ula|result[24]~9_combout\ $ (\b_regis|Mux7~20_combout\ $ (\alu|tmp[23]~47\)))) # (GND)
-- \alu|tmp[24]~49\ = CARRY((\mux_inB_ula|result[24]~9_combout\ & (\b_regis|Mux7~20_combout\ & !\alu|tmp[23]~47\)) # (!\mux_inB_ula|result[24]~9_combout\ & ((\b_regis|Mux7~20_combout\) # (!\alu|tmp[23]~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[24]~9_combout\,
	datab => \b_regis|Mux7~20_combout\,
	datad => VCC,
	cin => \alu|tmp[23]~47\,
	combout => \alu|tmp[24]~48_combout\,
	cout => \alu|tmp[24]~49\);

-- Location: LCCOMB_X48_Y35_N20
\alu|tmp[26]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[26]~52_combout\ = ((\b_regis|Mux5~20_combout\ $ (\mux_inB_ula|result[26]~7_combout\ $ (\alu|tmp[25]~51\)))) # (GND)
-- \alu|tmp[26]~53\ = CARRY((\b_regis|Mux5~20_combout\ & ((!\alu|tmp[25]~51\) # (!\mux_inB_ula|result[26]~7_combout\))) # (!\b_regis|Mux5~20_combout\ & (!\mux_inB_ula|result[26]~7_combout\ & !\alu|tmp[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux5~20_combout\,
	datab => \mux_inB_ula|result[26]~7_combout\,
	datad => VCC,
	cin => \alu|tmp[25]~51\,
	combout => \alu|tmp[26]~52_combout\,
	cout => \alu|tmp[26]~53\);

-- Location: LCCOMB_X48_Y35_N22
\alu|tmp[27]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[27]~54_combout\ = (\b_regis|Mux4~20_combout\ & ((\mux_inB_ula|result[27]~6_combout\ & (!\alu|tmp[26]~53\)) # (!\mux_inB_ula|result[27]~6_combout\ & (\alu|tmp[26]~53\ & VCC)))) # (!\b_regis|Mux4~20_combout\ & ((\mux_inB_ula|result[27]~6_combout\ & 
-- ((\alu|tmp[26]~53\) # (GND))) # (!\mux_inB_ula|result[27]~6_combout\ & (!\alu|tmp[26]~53\))))
-- \alu|tmp[27]~55\ = CARRY((\b_regis|Mux4~20_combout\ & (\mux_inB_ula|result[27]~6_combout\ & !\alu|tmp[26]~53\)) # (!\b_regis|Mux4~20_combout\ & ((\mux_inB_ula|result[27]~6_combout\) # (!\alu|tmp[26]~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux4~20_combout\,
	datab => \mux_inB_ula|result[27]~6_combout\,
	datad => VCC,
	cin => \alu|tmp[26]~53\,
	combout => \alu|tmp[27]~54_combout\,
	cout => \alu|tmp[27]~55\);

-- Location: LCCOMB_X48_Y35_N24
\alu|tmp[28]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[28]~56_combout\ = ((\mux_inB_ula|result[28]~5_combout\ $ (\b_regis|Mux3~20_combout\ $ (\alu|tmp[27]~55\)))) # (GND)
-- \alu|tmp[28]~57\ = CARRY((\mux_inB_ula|result[28]~5_combout\ & (\b_regis|Mux3~20_combout\ & !\alu|tmp[27]~55\)) # (!\mux_inB_ula|result[28]~5_combout\ & ((\b_regis|Mux3~20_combout\) # (!\alu|tmp[27]~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[28]~5_combout\,
	datab => \b_regis|Mux3~20_combout\,
	datad => VCC,
	cin => \alu|tmp[27]~55\,
	combout => \alu|tmp[28]~56_combout\,
	cout => \alu|tmp[28]~57\);

-- Location: LCCOMB_X43_Y35_N18
\alu|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~2_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (!\alu|Mux2~1_combout\)) # (!\contr_ula|ctr_ula[0]~1_combout\ & ((\alu|Mux2~1_combout\ & ((\alu|tmp[28]~56_combout\))) # (!\alu|Mux2~1_combout\ & (\alu|saida~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \alu|Mux2~1_combout\,
	datac => \alu|saida~20_combout\,
	datad => \alu|tmp[28]~56_combout\,
	combout => \alu|Mux3~2_combout\);

-- Location: LCCOMB_X43_Y33_N20
\alu|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~3_combout\ = (\alu|Mux2~0_combout\ & ((\alu|Mux3~2_combout\ & (\alu|Mux3~1_combout\)) # (!\alu|Mux3~2_combout\ & ((\alu|ShiftLeft0~73_combout\))))) # (!\alu|Mux2~0_combout\ & (((\alu|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux2~0_combout\,
	datab => \alu|Mux3~1_combout\,
	datac => \alu|Mux3~2_combout\,
	datad => \alu|ShiftLeft0~73_combout\,
	combout => \alu|Mux3~3_combout\);

-- Location: LCFF_X39_Y35_N5
\b_regis|um_Reg[31][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][26]~regout\);

-- Location: LCCOMB_X39_Y35_N14
\b_regis|um_Reg[23][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[23][26]~feeder_combout\ = \mux_md_breg|result[26]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[26]~8_combout\,
	combout => \b_regis|um_Reg[23][26]~feeder_combout\);

-- Location: LCFF_X39_Y35_N15
\b_regis|um_Reg[23][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[23][26]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][26]~regout\);

-- Location: LCCOMB_X38_Y33_N24
\b_regis|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18)) # (\b_regis|um_Reg[23][26]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[19][26]~regout\ & (!\mi|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[19][26]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|um_Reg[23][26]~regout\,
	combout => \b_regis|Mux5~7_combout\);

-- Location: LCCOMB_X38_Y36_N8
\b_regis|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux5~7_combout\ & ((\b_regis|um_Reg[31][26]~regout\))) # (!\b_regis|Mux5~7_combout\ & (\b_regis|um_Reg[27][26]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][26]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[31][26]~regout\,
	datad => \b_regis|Mux5~7_combout\,
	combout => \b_regis|Mux5~8_combout\);

-- Location: LCCOMB_X39_Y34_N18
\b_regis|um_Reg[28][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[28][26]~feeder_combout\ = \mux_md_breg|result[26]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[26]~8_combout\,
	combout => \b_regis|um_Reg[28][26]~feeder_combout\);

-- Location: LCFF_X39_Y34_N19
\b_regis|um_Reg[28][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[28][26]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][26]~regout\);

-- Location: LCFF_X41_Y34_N13
\b_regis|um_Reg[20][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][26]~regout\);

-- Location: LCFF_X40_Y34_N29
\b_regis|um_Reg[24][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][26]~regout\);

-- Location: LCCOMB_X40_Y34_N28
\b_regis|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|um_Reg[24][26]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[16][26]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[16][26]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[24][26]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux5~4_combout\);

-- Location: LCCOMB_X39_Y34_N0
\b_regis|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux5~4_combout\ & (\b_regis|um_Reg[28][26]~regout\)) # (!\b_regis|Mux5~4_combout\ & ((\b_regis|um_Reg[20][26]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[28][26]~regout\,
	datac => \b_regis|um_Reg[20][26]~regout\,
	datad => \b_regis|Mux5~4_combout\,
	combout => \b_regis|Mux5~5_combout\);

-- Location: LCFF_X40_Y39_N11
\b_regis|um_Reg[22][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][26]~regout\);

-- Location: LCFF_X43_Y32_N21
\b_regis|um_Reg[18][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][26]~regout\);

-- Location: LCCOMB_X41_Y41_N10
\b_regis|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[26][26]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\mi|altsyncram_component|auto_generated|q_a\(17) & \b_regis|um_Reg[18][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][26]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|um_Reg[18][26]~regout\,
	combout => \b_regis|Mux5~2_combout\);

-- Location: LCCOMB_X39_Y39_N30
\b_regis|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux5~2_combout\ & (\b_regis|um_Reg[30][26]~regout\)) # (!\b_regis|Mux5~2_combout\ & ((\b_regis|um_Reg[22][26]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[30][26]~regout\,
	datab => \b_regis|um_Reg[22][26]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux5~2_combout\,
	combout => \b_regis|Mux5~3_combout\);

-- Location: LCCOMB_X38_Y36_N26
\b_regis|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15)) # ((\b_regis|Mux5~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|Mux5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux5~5_combout\,
	datad => \b_regis|Mux5~3_combout\,
	combout => \b_regis|Mux5~6_combout\);

-- Location: LCCOMB_X38_Y36_N2
\b_regis|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux5~6_combout\ & ((\b_regis|Mux5~8_combout\))) # (!\b_regis|Mux5~6_combout\ & (\b_regis|Mux5~1_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux5~1_combout\,
	datab => \b_regis|Mux5~8_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \b_regis|Mux5~6_combout\,
	combout => \b_regis|Mux5~9_combout\);

-- Location: LCFF_X38_Y35_N9
\b_regis|um_Reg[9][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][26]~regout\);

-- Location: LCFF_X38_Y36_N11
\b_regis|um_Reg[11][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][26]~regout\);

-- Location: LCCOMB_X38_Y36_N10
\b_regis|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~11_combout\ = (\b_regis|Mux5~10_combout\ & (((\b_regis|um_Reg[11][26]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\b_regis|Mux5~10_combout\ & (\b_regis|um_Reg[9][26]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux5~10_combout\,
	datab => \b_regis|um_Reg[9][26]~regout\,
	datac => \b_regis|um_Reg[11][26]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux5~11_combout\);

-- Location: LCFF_X47_Y37_N7
\b_regis|um_Reg[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][26]~regout\);

-- Location: LCFF_X40_Y37_N9
\b_regis|um_Reg[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][26]~regout\);

-- Location: LCFF_X40_Y36_N27
\b_regis|um_Reg[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][26]~regout\);

-- Location: LCCOMB_X40_Y36_N26
\b_regis|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[3][26]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[1][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[1][26]~regout\,
	datac => \b_regis|um_Reg[3][26]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux5~14_combout\);

-- Location: LCCOMB_X41_Y32_N4
\b_regis|Mux5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~15_combout\ = (\b_regis|Mux5~14_combout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(15) & (\mi|altsyncram_component|auto_generated|q_a\(16) & \b_regis|um_Reg[2][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[2][26]~regout\,
	datad => \b_regis|Mux5~14_combout\,
	combout => \b_regis|Mux5~15_combout\);

-- Location: LCCOMB_X42_Y34_N28
\b_regis|um_Reg[6][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[6][26]~feeder_combout\ = \mux_md_breg|result[26]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[26]~8_combout\,
	combout => \b_regis|um_Reg[6][26]~feeder_combout\);

-- Location: LCFF_X42_Y34_N29
\b_regis|um_Reg[6][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[6][26]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][26]~regout\);

-- Location: LCFF_X40_Y36_N13
\b_regis|um_Reg[7][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][26]~regout\);

-- Location: LCFF_X41_Y38_N29
\b_regis|um_Reg[5][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][26]~regout\);

-- Location: LCFF_X47_Y37_N5
\b_regis|um_Reg[4][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][26]~regout\);

-- Location: LCCOMB_X41_Y38_N28
\b_regis|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (\mi|altsyncram_component|auto_generated|q_a\(15))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[5][26]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[4][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[5][26]~regout\,
	datad => \b_regis|um_Reg[4][26]~regout\,
	combout => \b_regis|Mux5~12_combout\);

-- Location: LCCOMB_X42_Y34_N26
\b_regis|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux5~12_combout\ & ((\b_regis|um_Reg[7][26]~regout\))) # (!\b_regis|Mux5~12_combout\ & (\b_regis|um_Reg[6][26]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[6][26]~regout\,
	datac => \b_regis|um_Reg[7][26]~regout\,
	datad => \b_regis|Mux5~12_combout\,
	combout => \b_regis|Mux5~13_combout\);

-- Location: LCCOMB_X41_Y32_N14
\b_regis|Mux5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18)) # ((\b_regis|Mux5~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|Mux5~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux5~15_combout\,
	datad => \b_regis|Mux5~13_combout\,
	combout => \b_regis|Mux5~16_combout\);

-- Location: LCFF_X45_Y32_N27
\b_regis|um_Reg[14][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][26]~regout\);

-- Location: LCCOMB_X45_Y41_N28
\b_regis|um_Reg[13][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[13][26]~feeder_combout\ = \mux_md_breg|result[26]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[26]~8_combout\,
	combout => \b_regis|um_Reg[13][26]~feeder_combout\);

-- Location: LCFF_X45_Y41_N29
\b_regis|um_Reg[13][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[13][26]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][26]~regout\);

-- Location: LCCOMB_X38_Y32_N22
\b_regis|um_Reg[12][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[12][26]~feeder_combout\ = \mux_md_breg|result[26]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[26]~8_combout\,
	combout => \b_regis|um_Reg[12][26]~feeder_combout\);

-- Location: LCFF_X38_Y32_N23
\b_regis|um_Reg[12][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[12][26]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][26]~regout\);

-- Location: LCCOMB_X45_Y41_N2
\b_regis|Mux5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[13][26]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((!\mi|altsyncram_component|auto_generated|q_a\(16) & \b_regis|um_Reg[12][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[13][26]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|um_Reg[12][26]~regout\,
	combout => \b_regis|Mux5~17_combout\);

-- Location: LCCOMB_X45_Y32_N14
\b_regis|Mux5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux5~17_combout\ & (\b_regis|um_Reg[15][26]~regout\)) # (!\b_regis|Mux5~17_combout\ & ((\b_regis|um_Reg[14][26]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][26]~regout\,
	datab => \b_regis|um_Reg[14][26]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux5~17_combout\,
	combout => \b_regis|Mux5~18_combout\);

-- Location: LCCOMB_X41_Y32_N24
\b_regis|Mux5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux5~16_combout\ & ((\b_regis|Mux5~18_combout\))) # (!\b_regis|Mux5~16_combout\ & (\b_regis|Mux5~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|Mux5~11_combout\,
	datac => \b_regis|Mux5~16_combout\,
	datad => \b_regis|Mux5~18_combout\,
	combout => \b_regis|Mux5~19_combout\);

-- Location: LCCOMB_X41_Y36_N12
\b_regis|Mux5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux5~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux5~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux5~9_combout\,
	datad => \b_regis|Mux5~19_combout\,
	combout => \b_regis|Mux5~20_combout\);

-- Location: LCFF_X38_Y35_N1
\b_regis|um_Reg[11][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][25]~regout\);

-- Location: LCFF_X38_Y38_N23
\b_regis|um_Reg[10][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][25]~regout\);

-- Location: LCFF_X38_Y38_N17
\b_regis|um_Reg[8][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][25]~regout\);

-- Location: LCCOMB_X38_Y38_N16
\b_regis|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[10][25]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[8][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[10][25]~regout\,
	datac => \b_regis|um_Reg[8][25]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux6~12_combout\);

-- Location: LCCOMB_X38_Y35_N0
\b_regis|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux6~12_combout\ & ((\b_regis|um_Reg[11][25]~regout\))) # (!\b_regis|Mux6~12_combout\ & (\b_regis|um_Reg[9][25]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[9][25]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[11][25]~regout\,
	datad => \b_regis|Mux6~12_combout\,
	combout => \b_regis|Mux6~13_combout\);

-- Location: LCFF_X40_Y32_N5
\b_regis|um_Reg[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][25]~regout\);

-- Location: LCFF_X40_Y36_N19
\b_regis|um_Reg[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][25]~regout\);

-- Location: LCFF_X40_Y37_N11
\b_regis|um_Reg[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][25]~regout\);

-- Location: LCCOMB_X40_Y36_N18
\b_regis|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[3][25]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[1][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[3][25]~regout\,
	datad => \b_regis|um_Reg[1][25]~regout\,
	combout => \b_regis|Mux6~14_combout\);

-- Location: LCCOMB_X40_Y32_N14
\b_regis|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~15_combout\ = (\b_regis|Mux6~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[2][25]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[2][25]~regout\,
	datac => \b_regis|Mux6~14_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux6~15_combout\);

-- Location: LCCOMB_X41_Y36_N26
\b_regis|Mux6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|Mux6~13_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux6~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|Mux6~13_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|Mux6~15_combout\,
	combout => \b_regis|Mux6~16_combout\);

-- Location: LCCOMB_X39_Y32_N26
\b_regis|um_Reg[6][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[6][25]~feeder_combout\ = \mux_md_breg|result[25]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[25]~9_combout\,
	combout => \b_regis|um_Reg[6][25]~feeder_combout\);

-- Location: LCFF_X39_Y32_N27
\b_regis|um_Reg[6][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[6][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][25]~regout\);

-- Location: LCCOMB_X40_Y35_N4
\b_regis|um_Reg[4][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[4][25]~feeder_combout\ = \mux_md_breg|result[25]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[25]~9_combout\,
	combout => \b_regis|um_Reg[4][25]~feeder_combout\);

-- Location: LCFF_X40_Y35_N5
\b_regis|um_Reg[4][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[4][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][25]~regout\);

-- Location: LCCOMB_X40_Y32_N26
\b_regis|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[5][25]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[4][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[5][25]~regout\,
	datab => \b_regis|um_Reg[4][25]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux6~10_combout\);

-- Location: LCCOMB_X39_Y32_N4
\b_regis|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~11_combout\ = (\b_regis|Mux6~10_combout\ & ((\b_regis|um_Reg[7][25]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\b_regis|Mux6~10_combout\ & (((\b_regis|um_Reg[6][25]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[7][25]~regout\,
	datab => \b_regis|um_Reg[6][25]~regout\,
	datac => \b_regis|Mux6~10_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux6~11_combout\);

-- Location: LCCOMB_X41_Y36_N24
\b_regis|Mux6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~19_combout\ = (\b_regis|Mux6~16_combout\ & ((\b_regis|Mux6~18_combout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\b_regis|Mux6~16_combout\ & (((\b_regis|Mux6~11_combout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux6~18_combout\,
	datab => \b_regis|Mux6~16_combout\,
	datac => \b_regis|Mux6~11_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux6~19_combout\);

-- Location: LCFF_X41_Y33_N1
\b_regis|um_Reg[21][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][25]~regout\);

-- Location: LCFF_X41_Y33_N19
\b_regis|um_Reg[17][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][25]~regout\);

-- Location: LCFF_X43_Y35_N5
\b_regis|um_Reg[25][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][25]~regout\);

-- Location: LCCOMB_X41_Y33_N18
\b_regis|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17)) # ((\b_regis|um_Reg[25][25]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|um_Reg[17][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[17][25]~regout\,
	datad => \b_regis|um_Reg[25][25]~regout\,
	combout => \b_regis|Mux6~0_combout\);

-- Location: LCCOMB_X41_Y33_N0
\b_regis|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux6~0_combout\ & (\b_regis|um_Reg[29][25]~regout\)) # (!\b_regis|Mux6~0_combout\ & ((\b_regis|um_Reg[21][25]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[29][25]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[21][25]~regout\,
	datad => \b_regis|Mux6~0_combout\,
	combout => \b_regis|Mux6~1_combout\);

-- Location: LCFF_X39_Y35_N1
\b_regis|um_Reg[31][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][25]~regout\);

-- Location: LCFF_X39_Y35_N31
\b_regis|um_Reg[23][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][25]~regout\);

-- Location: LCFF_X36_Y39_N11
\b_regis|um_Reg[19][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][25]~regout\);

-- Location: LCCOMB_X36_Y39_N10
\b_regis|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[27][25]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\b_regis|um_Reg[19][25]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][25]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[19][25]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux6~7_combout\);

-- Location: LCCOMB_X39_Y35_N22
\b_regis|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux6~7_combout\ & (\b_regis|um_Reg[31][25]~regout\)) # (!\b_regis|Mux6~7_combout\ & ((\b_regis|um_Reg[23][25]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[31][25]~regout\,
	datac => \b_regis|um_Reg[23][25]~regout\,
	datad => \b_regis|Mux6~7_combout\,
	combout => \b_regis|Mux6~8_combout\);

-- Location: LCFF_X41_Y36_N15
\b_regis|um_Reg[24][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][25]~regout\);

-- Location: LCFF_X41_Y36_N29
\b_regis|um_Reg[16][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][25]~regout\);

-- Location: LCCOMB_X41_Y34_N2
\b_regis|um_Reg[20][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[20][25]~feeder_combout\ = \mux_md_breg|result[25]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[25]~9_combout\,
	combout => \b_regis|um_Reg[20][25]~feeder_combout\);

-- Location: LCFF_X41_Y34_N3
\b_regis|um_Reg[20][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[20][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][25]~regout\);

-- Location: LCCOMB_X39_Y36_N18
\b_regis|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (\mi|altsyncram_component|auto_generated|q_a\(17))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|um_Reg[20][25]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|um_Reg[16][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[16][25]~regout\,
	datad => \b_regis|um_Reg[20][25]~regout\,
	combout => \b_regis|Mux6~4_combout\);

-- Location: LCCOMB_X41_Y36_N14
\b_regis|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux6~4_combout\ & (\b_regis|um_Reg[28][25]~regout\)) # (!\b_regis|Mux6~4_combout\ & ((\b_regis|um_Reg[24][25]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][25]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[24][25]~regout\,
	datad => \b_regis|Mux6~4_combout\,
	combout => \b_regis|Mux6~5_combout\);

-- Location: LCFF_X39_Y39_N5
\b_regis|um_Reg[30][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][25]~regout\);

-- Location: LCCOMB_X38_Y37_N4
\b_regis|um_Reg[22][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[22][25]~feeder_combout\ = \mux_md_breg|result[25]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[25]~9_combout\,
	combout => \b_regis|um_Reg[22][25]~feeder_combout\);

-- Location: LCFF_X38_Y37_N5
\b_regis|um_Reg[22][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[22][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][25]~regout\);

-- Location: LCFF_X38_Y39_N27
\b_regis|um_Reg[18][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][25]~regout\);

-- Location: LCCOMB_X38_Y39_N26
\b_regis|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[22][25]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\b_regis|um_Reg[18][25]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[22][25]~regout\,
	datac => \b_regis|um_Reg[18][25]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux6~2_combout\);

-- Location: LCCOMB_X39_Y39_N4
\b_regis|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux6~2_combout\ & ((\b_regis|um_Reg[30][25]~regout\))) # (!\b_regis|Mux6~2_combout\ & (\b_regis|um_Reg[26][25]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][25]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[30][25]~regout\,
	datad => \b_regis|Mux6~2_combout\,
	combout => \b_regis|Mux6~3_combout\);

-- Location: LCCOMB_X40_Y32_N28
\b_regis|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15)) # ((\b_regis|Mux6~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|Mux6~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux6~5_combout\,
	datad => \b_regis|Mux6~3_combout\,
	combout => \b_regis|Mux6~6_combout\);

-- Location: LCCOMB_X40_Y32_N10
\b_regis|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux6~6_combout\ & ((\b_regis|Mux6~8_combout\))) # (!\b_regis|Mux6~6_combout\ & (\b_regis|Mux6~1_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux6~1_combout\,
	datac => \b_regis|Mux6~8_combout\,
	datad => \b_regis|Mux6~6_combout\,
	combout => \b_regis|Mux6~9_combout\);

-- Location: LCCOMB_X41_Y36_N6
\b_regis|Mux6~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux6~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux6~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux6~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux6~19_combout\,
	datad => \b_regis|Mux6~9_combout\,
	combout => \b_regis|Mux6~20_combout\);

-- Location: LCCOMB_X48_Y37_N4
\alu|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~36_combout\ = ((\b_regis|Mux13~20_combout\ $ (\mux_inB_ula|result[18]~15_combout\ $ (!\alu|Add1~35\)))) # (GND)
-- \alu|Add1~37\ = CARRY((\b_regis|Mux13~20_combout\ & ((\mux_inB_ula|result[18]~15_combout\) # (!\alu|Add1~35\))) # (!\b_regis|Mux13~20_combout\ & (\mux_inB_ula|result[18]~15_combout\ & !\alu|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux13~20_combout\,
	datab => \mux_inB_ula|result[18]~15_combout\,
	datad => VCC,
	cin => \alu|Add1~35\,
	combout => \alu|Add1~36_combout\,
	cout => \alu|Add1~37\);

-- Location: LCCOMB_X48_Y37_N6
\alu|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~38_combout\ = (\b_regis|Mux12~20_combout\ & ((\mux_inB_ula|result[19]~14_combout\ & (\alu|Add1~37\ & VCC)) # (!\mux_inB_ula|result[19]~14_combout\ & (!\alu|Add1~37\)))) # (!\b_regis|Mux12~20_combout\ & ((\mux_inB_ula|result[19]~14_combout\ & 
-- (!\alu|Add1~37\)) # (!\mux_inB_ula|result[19]~14_combout\ & ((\alu|Add1~37\) # (GND)))))
-- \alu|Add1~39\ = CARRY((\b_regis|Mux12~20_combout\ & (!\mux_inB_ula|result[19]~14_combout\ & !\alu|Add1~37\)) # (!\b_regis|Mux12~20_combout\ & ((!\alu|Add1~37\) # (!\mux_inB_ula|result[19]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux12~20_combout\,
	datab => \mux_inB_ula|result[19]~14_combout\,
	datad => VCC,
	cin => \alu|Add1~37\,
	combout => \alu|Add1~38_combout\,
	cout => \alu|Add1~39\);

-- Location: LCCOMB_X48_Y37_N8
\alu|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~40_combout\ = ((\b_regis|Mux11~20_combout\ $ (\mux_inB_ula|result[20]~13_combout\ $ (!\alu|Add1~39\)))) # (GND)
-- \alu|Add1~41\ = CARRY((\b_regis|Mux11~20_combout\ & ((\mux_inB_ula|result[20]~13_combout\) # (!\alu|Add1~39\))) # (!\b_regis|Mux11~20_combout\ & (\mux_inB_ula|result[20]~13_combout\ & !\alu|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux11~20_combout\,
	datab => \mux_inB_ula|result[20]~13_combout\,
	datad => VCC,
	cin => \alu|Add1~39\,
	combout => \alu|Add1~40_combout\,
	cout => \alu|Add1~41\);

-- Location: LCCOMB_X48_Y37_N10
\alu|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~42_combout\ = (\b_regis|Mux10~20_combout\ & ((\mux_inB_ula|result[21]~12_combout\ & (\alu|Add1~41\ & VCC)) # (!\mux_inB_ula|result[21]~12_combout\ & (!\alu|Add1~41\)))) # (!\b_regis|Mux10~20_combout\ & ((\mux_inB_ula|result[21]~12_combout\ & 
-- (!\alu|Add1~41\)) # (!\mux_inB_ula|result[21]~12_combout\ & ((\alu|Add1~41\) # (GND)))))
-- \alu|Add1~43\ = CARRY((\b_regis|Mux10~20_combout\ & (!\mux_inB_ula|result[21]~12_combout\ & !\alu|Add1~41\)) # (!\b_regis|Mux10~20_combout\ & ((!\alu|Add1~41\) # (!\mux_inB_ula|result[21]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux10~20_combout\,
	datab => \mux_inB_ula|result[21]~12_combout\,
	datad => VCC,
	cin => \alu|Add1~41\,
	combout => \alu|Add1~42_combout\,
	cout => \alu|Add1~43\);

-- Location: LCCOMB_X48_Y37_N12
\alu|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~44_combout\ = ((\b_regis|Mux9~20_combout\ $ (\mux_inB_ula|result[22]~11_combout\ $ (!\alu|Add1~43\)))) # (GND)
-- \alu|Add1~45\ = CARRY((\b_regis|Mux9~20_combout\ & ((\mux_inB_ula|result[22]~11_combout\) # (!\alu|Add1~43\))) # (!\b_regis|Mux9~20_combout\ & (\mux_inB_ula|result[22]~11_combout\ & !\alu|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux9~20_combout\,
	datab => \mux_inB_ula|result[22]~11_combout\,
	datad => VCC,
	cin => \alu|Add1~43\,
	combout => \alu|Add1~44_combout\,
	cout => \alu|Add1~45\);

-- Location: LCCOMB_X48_Y37_N14
\alu|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~46_combout\ = (\mux_inB_ula|result[23]~10_combout\ & ((\b_regis|Mux8~20_combout\ & (\alu|Add1~45\ & VCC)) # (!\b_regis|Mux8~20_combout\ & (!\alu|Add1~45\)))) # (!\mux_inB_ula|result[23]~10_combout\ & ((\b_regis|Mux8~20_combout\ & 
-- (!\alu|Add1~45\)) # (!\b_regis|Mux8~20_combout\ & ((\alu|Add1~45\) # (GND)))))
-- \alu|Add1~47\ = CARRY((\mux_inB_ula|result[23]~10_combout\ & (!\b_regis|Mux8~20_combout\ & !\alu|Add1~45\)) # (!\mux_inB_ula|result[23]~10_combout\ & ((!\alu|Add1~45\) # (!\b_regis|Mux8~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[23]~10_combout\,
	datab => \b_regis|Mux8~20_combout\,
	datad => VCC,
	cin => \alu|Add1~45\,
	combout => \alu|Add1~46_combout\,
	cout => \alu|Add1~47\);

-- Location: LCCOMB_X48_Y37_N16
\alu|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~48_combout\ = ((\mux_inB_ula|result[24]~9_combout\ $ (\b_regis|Mux7~20_combout\ $ (!\alu|Add1~47\)))) # (GND)
-- \alu|Add1~49\ = CARRY((\mux_inB_ula|result[24]~9_combout\ & ((\b_regis|Mux7~20_combout\) # (!\alu|Add1~47\))) # (!\mux_inB_ula|result[24]~9_combout\ & (\b_regis|Mux7~20_combout\ & !\alu|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[24]~9_combout\,
	datab => \b_regis|Mux7~20_combout\,
	datad => VCC,
	cin => \alu|Add1~47\,
	combout => \alu|Add1~48_combout\,
	cout => \alu|Add1~49\);

-- Location: LCCOMB_X48_Y37_N18
\alu|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~50_combout\ = (\mux_inB_ula|result[25]~8_combout\ & ((\b_regis|Mux6~20_combout\ & (\alu|Add1~49\ & VCC)) # (!\b_regis|Mux6~20_combout\ & (!\alu|Add1~49\)))) # (!\mux_inB_ula|result[25]~8_combout\ & ((\b_regis|Mux6~20_combout\ & (!\alu|Add1~49\)) 
-- # (!\b_regis|Mux6~20_combout\ & ((\alu|Add1~49\) # (GND)))))
-- \alu|Add1~51\ = CARRY((\mux_inB_ula|result[25]~8_combout\ & (!\b_regis|Mux6~20_combout\ & !\alu|Add1~49\)) # (!\mux_inB_ula|result[25]~8_combout\ & ((!\alu|Add1~49\) # (!\b_regis|Mux6~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[25]~8_combout\,
	datab => \b_regis|Mux6~20_combout\,
	datad => VCC,
	cin => \alu|Add1~49\,
	combout => \alu|Add1~50_combout\,
	cout => \alu|Add1~51\);

-- Location: LCCOMB_X48_Y37_N20
\alu|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~52_combout\ = ((\mux_inB_ula|result[26]~7_combout\ $ (\b_regis|Mux5~20_combout\ $ (!\alu|Add1~51\)))) # (GND)
-- \alu|Add1~53\ = CARRY((\mux_inB_ula|result[26]~7_combout\ & ((\b_regis|Mux5~20_combout\) # (!\alu|Add1~51\))) # (!\mux_inB_ula|result[26]~7_combout\ & (\b_regis|Mux5~20_combout\ & !\alu|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[26]~7_combout\,
	datab => \b_regis|Mux5~20_combout\,
	datad => VCC,
	cin => \alu|Add1~51\,
	combout => \alu|Add1~52_combout\,
	cout => \alu|Add1~53\);

-- Location: LCCOMB_X48_Y37_N22
\alu|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~54_combout\ = (\b_regis|Mux4~20_combout\ & ((\mux_inB_ula|result[27]~6_combout\ & (\alu|Add1~53\ & VCC)) # (!\mux_inB_ula|result[27]~6_combout\ & (!\alu|Add1~53\)))) # (!\b_regis|Mux4~20_combout\ & ((\mux_inB_ula|result[27]~6_combout\ & 
-- (!\alu|Add1~53\)) # (!\mux_inB_ula|result[27]~6_combout\ & ((\alu|Add1~53\) # (GND)))))
-- \alu|Add1~55\ = CARRY((\b_regis|Mux4~20_combout\ & (!\mux_inB_ula|result[27]~6_combout\ & !\alu|Add1~53\)) # (!\b_regis|Mux4~20_combout\ & ((!\alu|Add1~53\) # (!\mux_inB_ula|result[27]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux4~20_combout\,
	datab => \mux_inB_ula|result[27]~6_combout\,
	datad => VCC,
	cin => \alu|Add1~53\,
	combout => \alu|Add1~54_combout\,
	cout => \alu|Add1~55\);

-- Location: LCCOMB_X48_Y37_N24
\alu|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~56_combout\ = ((\mux_inB_ula|result[28]~5_combout\ $ (\b_regis|Mux3~20_combout\ $ (!\alu|Add1~55\)))) # (GND)
-- \alu|Add1~57\ = CARRY((\mux_inB_ula|result[28]~5_combout\ & ((\b_regis|Mux3~20_combout\) # (!\alu|Add1~55\))) # (!\mux_inB_ula|result[28]~5_combout\ & (\b_regis|Mux3~20_combout\ & !\alu|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[28]~5_combout\,
	datab => \b_regis|Mux3~20_combout\,
	datad => VCC,
	cin => \alu|Add1~55\,
	combout => \alu|Add1~56_combout\,
	cout => \alu|Add1~57\);

-- Location: LCCOMB_X52_Y33_N20
\alu|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~5_combout\ = (\alu|Mux3~4_combout\ & (((\alu|Add1~56_combout\)) # (!\alu|Mux11~9_combout\))) # (!\alu|Mux3~4_combout\ & (\alu|Mux11~9_combout\ & (\alu|ShiftRight0~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux3~4_combout\,
	datab => \alu|Mux11~9_combout\,
	datac => \alu|ShiftRight0~106_combout\,
	datad => \alu|Add1~56_combout\,
	combout => \alu|Mux3~5_combout\);

-- Location: LCCOMB_X43_Y33_N26
\alu|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~6_combout\ = (\alu|Mux2~3_combout\ & ((\alu|Mux2~2_combout\ & (\alu|Mux3~3_combout\)) # (!\alu|Mux2~2_combout\ & ((\alu|Mux3~5_combout\))))) # (!\alu|Mux2~3_combout\ & (!\alu|Mux2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux2~3_combout\,
	datab => \alu|Mux2~2_combout\,
	datac => \alu|Mux3~3_combout\,
	datad => \alu|Mux3~5_combout\,
	combout => \alu|Mux3~6_combout\);

-- Location: LCCOMB_X43_Y33_N28
\alu|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~7_combout\ = (\contr_ula|ctr_ula[3]~2_combout\ & ((\alu|Mux3~6_combout\ & ((\alu|ShiftRight1~59_combout\))) # (!\alu|Mux3~6_combout\ & (\mux_inB_ula|result[31]~2_combout\)))) # (!\contr_ula|ctr_ula[3]~2_combout\ & (((\alu|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[3]~2_combout\,
	datab => \mux_inB_ula|result[31]~2_combout\,
	datac => \alu|ShiftRight1~59_combout\,
	datad => \alu|Mux3~6_combout\,
	combout => \alu|Mux3~7_combout\);

-- Location: LCCOMB_X43_Y33_N14
\mux_md_breg|result[28]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[28]~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & (\alu|Mux2~4_combout\ & ((\alu|Mux3~7_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (((\md|altsyncram_component|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux2~4_combout\,
	datab => \md|altsyncram_component|auto_generated|q_a\(28),
	datac => \mi|altsyncram_component|auto_generated|q_a\(4),
	datad => \alu|Mux3~7_combout\,
	combout => \mux_md_breg|result[28]~6_combout\);

-- Location: LCFF_X42_Y35_N21
\b_regis|um_Reg[26][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][28]~regout\);

-- Location: LCFF_X43_Y32_N3
\b_regis|um_Reg[27][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][28]~regout\);

-- Location: LCFF_X38_Y34_N25
\b_regis|um_Reg[19][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][28]~regout\);

-- Location: LCFF_X43_Y32_N29
\b_regis|um_Reg[18][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][28]~regout\);

-- Location: LCCOMB_X43_Y32_N28
\b_regis|Mux35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[19][28]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[18][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[19][28]~regout\,
	datac => \b_regis|um_Reg[18][28]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux35~0_combout\);

-- Location: LCCOMB_X43_Y32_N2
\b_regis|Mux35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux35~0_combout\ & ((\b_regis|um_Reg[27][28]~regout\))) # (!\b_regis|Mux35~0_combout\ & (\b_regis|um_Reg[26][28]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[26][28]~regout\,
	datac => \b_regis|um_Reg[27][28]~regout\,
	datad => \b_regis|Mux35~0_combout\,
	combout => \b_regis|Mux35~1_combout\);

-- Location: LCCOMB_X41_Y36_N4
\b_regis|Mux35~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[17][28]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\b_regis|um_Reg[16][28]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[17][28]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[16][28]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux35~4_combout\);

-- Location: LCCOMB_X42_Y34_N30
\b_regis|Mux35~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux35~4_combout\ & ((\b_regis|um_Reg[25][28]~regout\))) # (!\b_regis|Mux35~4_combout\ & (\b_regis|um_Reg[24][28]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[24][28]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[25][28]~regout\,
	datad => \b_regis|Mux35~4_combout\,
	combout => \b_regis|Mux35~5_combout\);

-- Location: LCCOMB_X42_Y31_N12
\b_regis|um_Reg[29][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[29][28]~feeder_combout\ = \mux_md_breg|result[28]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[28]~6_combout\,
	combout => \b_regis|um_Reg[29][28]~feeder_combout\);

-- Location: LCFF_X42_Y31_N13
\b_regis|um_Reg[29][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[29][28]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][28]~regout\);

-- Location: LCFF_X41_Y33_N25
\b_regis|um_Reg[21][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][28]~regout\);

-- Location: LCFF_X43_Y33_N7
\b_regis|um_Reg[20][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][28]~regout\);

-- Location: LCCOMB_X43_Y33_N16
\b_regis|Mux35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[28][28]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\mi|altsyncram_component|auto_generated|q_a\(20) & \b_regis|um_Reg[20][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[28][28]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \b_regis|um_Reg[20][28]~regout\,
	combout => \b_regis|Mux35~2_combout\);

-- Location: LCCOMB_X41_Y33_N24
\b_regis|Mux35~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux35~2_combout\ & (\b_regis|um_Reg[29][28]~regout\)) # (!\b_regis|Mux35~2_combout\ & ((\b_regis|um_Reg[21][28]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[29][28]~regout\,
	datac => \b_regis|um_Reg[21][28]~regout\,
	datad => \b_regis|Mux35~2_combout\,
	combout => \b_regis|Mux35~3_combout\);

-- Location: LCCOMB_X47_Y33_N18
\b_regis|Mux35~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21)) # ((\b_regis|Mux35~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|Mux35~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux35~5_combout\,
	datad => \b_regis|Mux35~3_combout\,
	combout => \b_regis|Mux35~6_combout\);

-- Location: LCCOMB_X47_Y33_N24
\b_regis|Mux35~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux35~6_combout\ & (\b_regis|Mux35~8_combout\)) # (!\b_regis|Mux35~6_combout\ & ((\b_regis|Mux35~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux35~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux35~8_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux35~1_combout\,
	datad => \b_regis|Mux35~6_combout\,
	combout => \b_regis|Mux35~9_combout\);

-- Location: LCCOMB_X40_Y37_N18
\b_regis|um_Reg[1][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[1][28]~feeder_combout\ = \mux_md_breg|result[28]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[28]~6_combout\,
	combout => \b_regis|um_Reg[1][28]~feeder_combout\);

-- Location: LCFF_X40_Y37_N19
\b_regis|um_Reg[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[1][28]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][28]~regout\);

-- Location: LCCOMB_X41_Y38_N16
\b_regis|um_Reg[5][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[5][28]~feeder_combout\ = \mux_md_breg|result[28]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[28]~6_combout\,
	combout => \b_regis|um_Reg[5][28]~feeder_combout\);

-- Location: LCFF_X41_Y38_N17
\b_regis|um_Reg[5][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[5][28]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][28]~regout\);

-- Location: LCCOMB_X40_Y37_N2
\b_regis|Mux35~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21)) # (\b_regis|um_Reg[5][28]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|um_Reg[1][28]~regout\ & (!\mi|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[1][28]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|um_Reg[5][28]~regout\,
	combout => \b_regis|Mux35~10_combout\);

-- Location: LCFF_X40_Y37_N5
\b_regis|um_Reg[7][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][28]~regout\);

-- Location: LCCOMB_X42_Y33_N0
\b_regis|um_Reg[3][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[3][28]~feeder_combout\ = \mux_md_breg|result[28]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[28]~6_combout\,
	combout => \b_regis|um_Reg[3][28]~feeder_combout\);

-- Location: LCFF_X42_Y33_N1
\b_regis|um_Reg[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[3][28]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][28]~regout\);

-- Location: LCCOMB_X40_Y37_N4
\b_regis|Mux35~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux35~10_combout\ & (\b_regis|um_Reg[7][28]~regout\)) # (!\b_regis|Mux35~10_combout\ & ((\b_regis|um_Reg[3][28]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|Mux35~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux35~10_combout\,
	datac => \b_regis|um_Reg[7][28]~regout\,
	datad => \b_regis|um_Reg[3][28]~regout\,
	combout => \b_regis|Mux35~11_combout\);

-- Location: LCFF_X44_Y35_N5
\b_regis|um_Reg[4][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][28]~regout\);

-- Location: LCFF_X44_Y35_N19
\b_regis|um_Reg[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[28]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][28]~regout\);

-- Location: LCCOMB_X44_Y35_N18
\b_regis|Mux35~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][28]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[6][28]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[2][28]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux35~14_combout\);

-- Location: LCCOMB_X44_Y35_N4
\b_regis|Mux35~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~15_combout\ = (\b_regis|Mux35~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22) & (!\mi|altsyncram_component|auto_generated|q_a\(21) & \b_regis|um_Reg[4][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[4][28]~regout\,
	datad => \b_regis|Mux35~14_combout\,
	combout => \b_regis|Mux35~15_combout\);

-- Location: LCCOMB_X38_Y32_N2
\b_regis|Mux35~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\b_regis|um_Reg[10][28]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[8][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][28]~regout\,
	datab => \b_regis|um_Reg[10][28]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux35~12_combout\);

-- Location: LCCOMB_X45_Y32_N24
\b_regis|Mux35~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux35~12_combout\ & ((\b_regis|um_Reg[14][28]~regout\))) # (!\b_regis|Mux35~12_combout\ & (\b_regis|um_Reg[12][28]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux35~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][28]~regout\,
	datab => \b_regis|um_Reg[14][28]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux35~12_combout\,
	combout => \b_regis|Mux35~13_combout\);

-- Location: LCCOMB_X44_Y32_N24
\b_regis|Mux35~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20)) # ((\b_regis|Mux35~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|Mux35~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|Mux35~15_combout\,
	datad => \b_regis|Mux35~13_combout\,
	combout => \b_regis|Mux35~16_combout\);

-- Location: LCCOMB_X43_Y32_N0
\b_regis|Mux35~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux35~16_combout\ & (\b_regis|Mux35~18_combout\)) # (!\b_regis|Mux35~16_combout\ & ((\b_regis|Mux35~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux35~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux35~18_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|Mux35~11_combout\,
	datad => \b_regis|Mux35~16_combout\,
	combout => \b_regis|Mux35~19_combout\);

-- Location: LCCOMB_X47_Y33_N14
\b_regis|Mux35~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux35~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux35~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux35~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux35~9_combout\,
	datad => \b_regis|Mux35~19_combout\,
	combout => \b_regis|Mux35~20_combout\);

-- Location: LCCOMB_X42_Y35_N8
\alu|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~2_combout\ = (\alu|Mux31~16_combout\ & ((\alu|ShiftRight1~58_combout\))) # (!\alu|Mux31~16_combout\ & (\mux_inB_ula|result[31]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_inB_ula|result[31]~2_combout\,
	datac => \alu|Mux31~16_combout\,
	datad => \alu|ShiftRight1~58_combout\,
	combout => \alu|Mux4~2_combout\);

-- Location: LCCOMB_X52_Y34_N24
\alu|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~7_combout\ = (!\alu|Mux28~24_combout\ & (((!\alu|ShiftLeft0~26_combout\ & !\alu|ShiftLeft0~29_combout\)) # (!\alu|Mux28~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~24_combout\,
	datab => \alu|Mux28~10_combout\,
	datac => \alu|ShiftLeft0~26_combout\,
	datad => \alu|ShiftLeft0~29_combout\,
	combout => \alu|Mux5~7_combout\);

-- Location: LCFF_X51_Y33_N25
\b_regis|um_Reg[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][3]~regout\);

-- Location: LCFF_X38_Y34_N3
\b_regis|um_Reg[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][3]~regout\);

-- Location: LCCOMB_X38_Y34_N2
\b_regis|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))) # (!\b_regis|um_Reg[27][3]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\b_regis|um_Reg[19][3]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][3]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[19][3]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux28~7_combout\);

-- Location: LCCOMB_X51_Y33_N24
\b_regis|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux28~7_combout\ & (!\b_regis|um_Reg[31][3]~regout\)) # (!\b_regis|Mux28~7_combout\ & ((!\b_regis|um_Reg[23][3]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[31][3]~regout\,
	datac => \b_regis|um_Reg[23][3]~regout\,
	datad => \b_regis|Mux28~7_combout\,
	combout => \b_regis|Mux28~8_combout\);

-- Location: LCFF_X39_Y38_N9
\b_regis|um_Reg[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][3]~regout\);

-- Location: LCFF_X39_Y36_N25
\b_regis|um_Reg[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][3]~regout\);

-- Location: LCFF_X39_Y36_N29
\b_regis|um_Reg[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][3]~regout\);

-- Location: LCCOMB_X39_Y36_N10
\b_regis|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\b_regis|um_Reg[22][3]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (!\b_regis|um_Reg[18][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[18][3]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|um_Reg[22][3]~regout\,
	combout => \b_regis|Mux28~2_combout\);

-- Location: LCCOMB_X39_Y36_N24
\b_regis|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux28~2_combout\ & ((!\b_regis|um_Reg[30][3]~regout\))) # (!\b_regis|Mux28~2_combout\ & (!\b_regis|um_Reg[26][3]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[26][3]~regout\,
	datac => \b_regis|um_Reg[30][3]~regout\,
	datad => \b_regis|Mux28~2_combout\,
	combout => \b_regis|Mux28~3_combout\);

-- Location: LCFF_X42_Y36_N21
\b_regis|um_Reg[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][3]~regout\);

-- Location: LCCOMB_X39_Y33_N0
\b_regis|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18)) # (!\b_regis|um_Reg[20][3]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\b_regis|um_Reg[16][3]~regout\ & (!\mi|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[16][3]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|um_Reg[20][3]~regout\,
	combout => \b_regis|Mux28~4_combout\);

-- Location: LCCOMB_X39_Y33_N8
\b_regis|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux28~4_combout\ & (!\b_regis|um_Reg[28][3]~regout\)) # (!\b_regis|Mux28~4_combout\ & ((!\b_regis|um_Reg[24][3]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[28][3]~regout\,
	datac => \b_regis|um_Reg[24][3]~regout\,
	datad => \b_regis|Mux28~4_combout\,
	combout => \b_regis|Mux28~5_combout\);

-- Location: LCCOMB_X51_Y33_N22
\b_regis|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15)) # ((\b_regis|Mux28~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux28~3_combout\,
	datad => \b_regis|Mux28~5_combout\,
	combout => \b_regis|Mux28~6_combout\);

-- Location: LCCOMB_X51_Y33_N2
\b_regis|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux28~6_combout\ & ((\b_regis|Mux28~8_combout\))) # (!\b_regis|Mux28~6_combout\ & (\b_regis|Mux28~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~1_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux28~8_combout\,
	datad => \b_regis|Mux28~6_combout\,
	combout => \b_regis|Mux28~9_combout\);

-- Location: LCCOMB_X51_Y33_N30
\alu|Mux5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~16_combout\ = (!\b_regis|Mux27~20_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux28~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux28~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(19),
	datab => \b_regis|Mux27~20_combout\,
	datac => \b_regis|Mux28~19_combout\,
	datad => \b_regis|Mux28~9_combout\,
	combout => \alu|Mux5~16_combout\);

-- Location: LCCOMB_X50_Y32_N16
\alu|ShiftLeft0~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~115_combout\ = (!\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[21]~12_combout\)) # (!\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[23]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[21]~12_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[23]~10_combout\,
	datad => \b_regis|Mux30~20_combout\,
	combout => \alu|ShiftLeft0~115_combout\);

-- Location: LCCOMB_X48_Y34_N26
\alu|ShiftLeft0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~112_combout\ = (\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[20]~13_combout\)) # (!\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[22]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[20]~13_combout\,
	datad => \mux_inB_ula|result[22]~11_combout\,
	combout => \alu|ShiftLeft0~112_combout\);

-- Location: LCCOMB_X51_Y32_N0
\alu|ShiftLeft0~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~116_combout\ = (\alu|ShiftLeft0~115_combout\) # ((\alu|ShiftLeft0~112_combout\ & \b_regis|Mux31~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~115_combout\,
	datac => \alu|ShiftLeft0~112_combout\,
	datad => \b_regis|Mux31~20_combout\,
	combout => \alu|ShiftLeft0~116_combout\);

-- Location: LCCOMB_X52_Y33_N2
\alu|ShiftLeft0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~83_combout\ = (\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[12]~21_combout\))) # (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[14]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \mux_inB_ula|result[14]~19_combout\,
	datac => \b_regis|Mux30~20_combout\,
	datad => \mux_inB_ula|result[12]~21_combout\,
	combout => \alu|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X45_Y34_N18
\alu|ShiftLeft0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~102_combout\ = (!\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[17]~16_combout\))) # (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[19]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \mux_inB_ula|result[19]~14_combout\,
	datac => \b_regis|Mux30~20_combout\,
	datad => \mux_inB_ula|result[17]~16_combout\,
	combout => \alu|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X43_Y34_N20
\alu|ShiftLeft0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~99_combout\ = (\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[16]~17_combout\))) # (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[18]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[18]~15_combout\,
	datac => \b_regis|Mux30~20_combout\,
	datad => \mux_inB_ula|result[16]~17_combout\,
	combout => \alu|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X45_Y34_N0
\alu|ShiftLeft0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~103_combout\ = (\alu|ShiftLeft0~102_combout\) # ((\b_regis|Mux31~20_combout\ & \alu|ShiftLeft0~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \alu|ShiftLeft0~102_combout\,
	datac => \alu|ShiftLeft0~99_combout\,
	combout => \alu|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X51_Y35_N18
\alu|ShiftLeft0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~84_combout\ = (!\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[13]~20_combout\)) # (!\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[15]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \mux_inB_ula|result[13]~20_combout\,
	datac => \mux_inB_ula|result[15]~18_combout\,
	datad => \b_regis|Mux30~20_combout\,
	combout => \alu|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X51_Y35_N8
\alu|ShiftLeft0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~104_combout\ = (\b_regis|Mux29~20_combout\ & ((\alu|ShiftLeft0~83_combout\) # ((\alu|ShiftLeft0~84_combout\)))) # (!\b_regis|Mux29~20_combout\ & (((\alu|ShiftLeft0~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \alu|ShiftLeft0~83_combout\,
	datac => \alu|ShiftLeft0~103_combout\,
	datad => \alu|ShiftLeft0~84_combout\,
	combout => \alu|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X51_Y35_N30
\alu|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~3_combout\ = (\alu|Mux5~6_combout\ & ((\alu|Mux5~16_combout\) # ((\alu|ShiftLeft0~69_combout\)))) # (!\alu|Mux5~6_combout\ & (!\alu|Mux5~16_combout\ & (\alu|ShiftLeft0~104_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux5~6_combout\,
	datab => \alu|Mux5~16_combout\,
	datac => \alu|ShiftLeft0~104_combout\,
	datad => \alu|ShiftLeft0~69_combout\,
	combout => \alu|Mux4~3_combout\);

-- Location: LCCOMB_X51_Y35_N28
\alu|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~4_combout\ = (\alu|Mux5~16_combout\ & ((\alu|Mux4~3_combout\ & ((\alu|ShiftLeft0~116_combout\))) # (!\alu|Mux4~3_combout\ & (\alu|ShiftLeft0~128_combout\)))) # (!\alu|Mux5~16_combout\ & (((\alu|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~128_combout\,
	datab => \alu|Mux5~16_combout\,
	datac => \alu|ShiftLeft0~116_combout\,
	datad => \alu|Mux4~3_combout\,
	combout => \alu|Mux4~4_combout\);

-- Location: LCCOMB_X49_Y35_N14
\alu|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~10_combout\ = (\alu|tmp[27]~54_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(2)) # ((!\contr_ula|Mux3~0_combout\) # (!\mi|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(2),
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \contr_ula|Mux3~0_combout\,
	datad => \alu|tmp[27]~54_combout\,
	combout => \alu|Mux4~10_combout\);

-- Location: LCCOMB_X40_Y33_N4
\b_regis|um_Reg[6][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[6][27]~feeder_combout\ = \mux_md_breg|result[27]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[27]~7_combout\,
	combout => \b_regis|um_Reg[6][27]~feeder_combout\);

-- Location: LCFF_X40_Y33_N5
\b_regis|um_Reg[6][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[6][27]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][27]~regout\);

-- Location: LCFF_X40_Y36_N9
\b_regis|um_Reg[7][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][27]~regout\);

-- Location: LCCOMB_X41_Y38_N8
\b_regis|um_Reg[5][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[5][27]~feeder_combout\ = \mux_md_breg|result[27]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[27]~7_combout\,
	combout => \b_regis|um_Reg[5][27]~feeder_combout\);

-- Location: LCFF_X41_Y38_N9
\b_regis|um_Reg[5][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[5][27]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][27]~regout\);

-- Location: LCFF_X47_Y36_N21
\b_regis|um_Reg[4][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][27]~regout\);

-- Location: LCCOMB_X41_Y38_N6
\b_regis|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[5][27]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[4][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[5][27]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \b_regis|um_Reg[4][27]~regout\,
	combout => \b_regis|Mux4~10_combout\);

-- Location: LCCOMB_X40_Y36_N8
\b_regis|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux4~10_combout\ & ((\b_regis|um_Reg[7][27]~regout\))) # (!\b_regis|Mux4~10_combout\ & (\b_regis|um_Reg[6][27]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[6][27]~regout\,
	datac => \b_regis|um_Reg[7][27]~regout\,
	datad => \b_regis|Mux4~10_combout\,
	combout => \b_regis|Mux4~11_combout\);

-- Location: LCFF_X45_Y32_N31
\b_regis|um_Reg[15][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][27]~regout\);

-- Location: LCFF_X41_Y32_N11
\b_regis|um_Reg[12][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][27]~regout\);

-- Location: LCCOMB_X45_Y42_N6
\b_regis|um_Reg[13][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[13][27]~feeder_combout\ = \mux_md_breg|result[27]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[27]~7_combout\,
	combout => \b_regis|um_Reg[13][27]~feeder_combout\);

-- Location: LCFF_X45_Y42_N7
\b_regis|um_Reg[13][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[13][27]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][27]~regout\);

-- Location: LCCOMB_X41_Y32_N10
\b_regis|Mux4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (\mi|altsyncram_component|auto_generated|q_a\(15))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\b_regis|um_Reg[13][27]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|um_Reg[12][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[12][27]~regout\,
	datad => \b_regis|um_Reg[13][27]~regout\,
	combout => \b_regis|Mux4~17_combout\);

-- Location: LCFF_X45_Y32_N9
\b_regis|um_Reg[14][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][27]~regout\);

-- Location: LCCOMB_X45_Y32_N16
\b_regis|Mux4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux4~17_combout\ & (\b_regis|um_Reg[15][27]~regout\)) # (!\b_regis|Mux4~17_combout\ & ((\b_regis|um_Reg[14][27]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[15][27]~regout\,
	datac => \b_regis|Mux4~17_combout\,
	datad => \b_regis|um_Reg[14][27]~regout\,
	combout => \b_regis|Mux4~18_combout\);

-- Location: LCCOMB_X42_Y33_N26
\b_regis|Mux4~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~19_combout\ = (\b_regis|Mux4~16_combout\ & (((\b_regis|Mux4~18_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(17)))) # (!\b_regis|Mux4~16_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|Mux4~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux4~16_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|Mux4~11_combout\,
	datad => \b_regis|Mux4~18_combout\,
	combout => \b_regis|Mux4~19_combout\);

-- Location: LCFF_X38_Y33_N31
\b_regis|um_Reg[19][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][27]~regout\);

-- Location: LCFF_X43_Y32_N7
\b_regis|um_Reg[27][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][27]~regout\);

-- Location: LCCOMB_X38_Y33_N4
\b_regis|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17)) # (\b_regis|um_Reg[27][27]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[19][27]~regout\ & (!\mi|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[19][27]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|um_Reg[27][27]~regout\,
	combout => \b_regis|Mux4~7_combout\);

-- Location: LCCOMB_X39_Y37_N30
\b_regis|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux4~7_combout\ & ((\b_regis|um_Reg[31][27]~regout\))) # (!\b_regis|Mux4~7_combout\ & (\b_regis|um_Reg[23][27]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[23][27]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[31][27]~regout\,
	datad => \b_regis|Mux4~7_combout\,
	combout => \b_regis|Mux4~8_combout\);

-- Location: LCFF_X42_Y35_N27
\b_regis|um_Reg[30][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][27]~regout\);

-- Location: LCFF_X42_Y35_N15
\b_regis|um_Reg[26][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][27]~regout\);

-- Location: LCCOMB_X38_Y37_N18
\b_regis|um_Reg[22][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[22][27]~feeder_combout\ = \mux_md_breg|result[27]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[27]~7_combout\,
	combout => \b_regis|um_Reg[22][27]~feeder_combout\);

-- Location: LCFF_X38_Y37_N19
\b_regis|um_Reg[22][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[22][27]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][27]~regout\);

-- Location: LCCOMB_X42_Y35_N12
\b_regis|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|um_Reg[22][27]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|um_Reg[18][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[18][27]~regout\,
	datab => \b_regis|um_Reg[22][27]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux4~2_combout\);

-- Location: LCCOMB_X42_Y35_N14
\b_regis|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux4~2_combout\ & (\b_regis|um_Reg[30][27]~regout\)) # (!\b_regis|Mux4~2_combout\ & ((\b_regis|um_Reg[26][27]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[30][27]~regout\,
	datac => \b_regis|um_Reg[26][27]~regout\,
	datad => \b_regis|Mux4~2_combout\,
	combout => \b_regis|Mux4~3_combout\);

-- Location: LCCOMB_X42_Y41_N0
\b_regis|um_Reg[28][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[28][27]~feeder_combout\ = \mux_md_breg|result[27]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[27]~7_combout\,
	combout => \b_regis|um_Reg[28][27]~feeder_combout\);

-- Location: LCFF_X42_Y41_N1
\b_regis|um_Reg[28][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[28][27]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][27]~regout\);

-- Location: LCCOMB_X41_Y34_N0
\b_regis|um_Reg[20][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[20][27]~feeder_combout\ = \mux_md_breg|result[27]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[27]~7_combout\,
	combout => \b_regis|um_Reg[20][27]~feeder_combout\);

-- Location: LCFF_X41_Y34_N1
\b_regis|um_Reg[20][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[20][27]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][27]~regout\);

-- Location: LCFF_X41_Y36_N21
\b_regis|um_Reg[16][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][27]~regout\);

-- Location: LCCOMB_X41_Y36_N22
\b_regis|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[20][27]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\b_regis|um_Reg[16][27]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[20][27]~regout\,
	datac => \b_regis|um_Reg[16][27]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux4~4_combout\);

-- Location: LCCOMB_X42_Y41_N22
\b_regis|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux4~4_combout\ & ((\b_regis|um_Reg[28][27]~regout\))) # (!\b_regis|Mux4~4_combout\ & (\b_regis|um_Reg[24][27]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[24][27]~regout\,
	datab => \b_regis|um_Reg[28][27]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|Mux4~4_combout\,
	combout => \b_regis|Mux4~5_combout\);

-- Location: LCCOMB_X41_Y35_N10
\b_regis|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15)) # ((\b_regis|Mux4~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux4~3_combout\,
	datad => \b_regis|Mux4~5_combout\,
	combout => \b_regis|Mux4~6_combout\);

-- Location: LCCOMB_X41_Y33_N14
\b_regis|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux4~6_combout\ & ((\b_regis|Mux4~8_combout\))) # (!\b_regis|Mux4~6_combout\ & (\b_regis|Mux4~1_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux4~1_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux4~8_combout\,
	datad => \b_regis|Mux4~6_combout\,
	combout => \b_regis|Mux4~9_combout\);

-- Location: LCCOMB_X42_Y33_N24
\b_regis|Mux4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux4~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux4~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux4~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux4~19_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(19),
	datad => \b_regis|Mux4~9_combout\,
	combout => \b_regis|Mux4~20_combout\);

-- Location: LCCOMB_X49_Y35_N4
\alu|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~5_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (\contr_ula|ctr_ula[1]~0_combout\ & ((\mux_inB_ula|result[27]~6_combout\) # (\b_regis|Mux4~20_combout\)))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (((\mux_inB_ula|result[27]~6_combout\ & 
-- \b_regis|Mux4~20_combout\)) # (!\contr_ula|ctr_ula[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[27]~6_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \b_regis|Mux4~20_combout\,
	datad => \contr_ula|ctr_ula[1]~0_combout\,
	combout => \alu|Mux4~5_combout\);

-- Location: LCCOMB_X49_Y35_N22
\alu|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~6_combout\ = (\alu|Mux4~5_combout\ & (((\alu|Add1~54_combout\) # (!\alu|Mux11~9_combout\)))) # (!\alu|Mux4~5_combout\ & (\alu|ShiftRight0~105_combout\ & ((\alu|Mux11~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~105_combout\,
	datab => \alu|Mux4~5_combout\,
	datac => \alu|Add1~54_combout\,
	datad => \alu|Mux11~9_combout\,
	combout => \alu|Mux4~6_combout\);

-- Location: LCCOMB_X49_Y35_N12
\alu|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~7_combout\ = (\alu|Mux28~24_combout\ & ((\alu|Mux28~10_combout\ & (\alu|Mux4~10_combout\)) # (!\alu|Mux28~10_combout\ & ((\alu|Mux4~6_combout\))))) # (!\alu|Mux28~24_combout\ & (!\alu|Mux28~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~24_combout\,
	datab => \alu|Mux28~10_combout\,
	datac => \alu|Mux4~10_combout\,
	datad => \alu|Mux4~6_combout\,
	combout => \alu|Mux4~7_combout\);

-- Location: LCCOMB_X42_Y35_N0
\alu|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~8_combout\ = (\alu|Mux5~7_combout\ & ((\alu|Mux4~7_combout\ & (\alu|saida~19_combout\)) # (!\alu|Mux4~7_combout\ & ((\alu|Mux4~4_combout\))))) # (!\alu|Mux5~7_combout\ & (((\alu|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|saida~19_combout\,
	datab => \alu|Mux5~7_combout\,
	datac => \alu|Mux4~4_combout\,
	datad => \alu|Mux4~7_combout\,
	combout => \alu|Mux4~8_combout\);

-- Location: LCCOMB_X42_Y35_N18
\alu|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~9_combout\ = (\contr_ula|ctr_ula[3]~2_combout\ & (\alu|Mux4~2_combout\ & (\alu|Mux0~0_combout\))) # (!\contr_ula|ctr_ula[3]~2_combout\ & (((\alu|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[3]~2_combout\,
	datab => \alu|Mux4~2_combout\,
	datac => \alu|Mux0~0_combout\,
	datad => \alu|Mux4~8_combout\,
	combout => \alu|Mux4~9_combout\);

-- Location: LCCOMB_X42_Y35_N26
\mux_md_breg|result[27]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[27]~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux4~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \md|altsyncram_component|auto_generated|q_a\(27),
	datac => \mi|altsyncram_component|auto_generated|q_a\(4),
	datad => \alu|Mux4~9_combout\,
	combout => \mux_md_breg|result[27]~7_combout\);

-- Location: LCFF_X39_Y37_N17
\b_regis|um_Reg[31][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][27]~regout\);

-- Location: LCCOMB_X39_Y37_N16
\b_regis|Mux36~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~8_combout\ = (\b_regis|Mux36~7_combout\ & (((\b_regis|um_Reg[31][27]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23)))) # (!\b_regis|Mux36~7_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|um_Reg[30][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux36~7_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[31][27]~regout\,
	datad => \b_regis|um_Reg[30][27]~regout\,
	combout => \b_regis|Mux36~8_combout\);

-- Location: LCCOMB_X48_Y32_N18
\b_regis|um_Reg[29][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[29][27]~feeder_combout\ = \mux_md_breg|result[27]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[27]~7_combout\,
	combout => \b_regis|um_Reg[29][27]~feeder_combout\);

-- Location: LCFF_X48_Y32_N19
\b_regis|um_Reg[29][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[29][27]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][27]~regout\);

-- Location: LCCOMB_X41_Y34_N18
\b_regis|Mux36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[21][27]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\b_regis|um_Reg[20][27]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][27]~regout\,
	datab => \b_regis|um_Reg[20][27]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux36~2_combout\);

-- Location: LCCOMB_X48_Y32_N4
\b_regis|Mux36~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux36~2_combout\ & ((\b_regis|um_Reg[29][27]~regout\))) # (!\b_regis|Mux36~2_combout\ & (\b_regis|um_Reg[28][27]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][27]~regout\,
	datab => \b_regis|um_Reg[29][27]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \b_regis|Mux36~2_combout\,
	combout => \b_regis|Mux36~3_combout\);

-- Location: LCCOMB_X48_Y32_N0
\b_regis|um_Reg[25][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[25][27]~feeder_combout\ = \mux_md_breg|result[27]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[27]~7_combout\,
	combout => \b_regis|um_Reg[25][27]~feeder_combout\);

-- Location: LCFF_X48_Y32_N1
\b_regis|um_Reg[25][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[25][27]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][27]~regout\);

-- Location: LCFF_X41_Y36_N3
\b_regis|um_Reg[24][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][27]~regout\);

-- Location: LCCOMB_X41_Y36_N20
\b_regis|Mux36~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[24][27]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[16][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[24][27]~regout\,
	datac => \b_regis|um_Reg[16][27]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux36~4_combout\);

-- Location: LCFF_X41_Y33_N27
\b_regis|um_Reg[17][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][27]~regout\);

-- Location: LCCOMB_X48_Y32_N22
\b_regis|Mux36~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux36~4_combout\ & (\b_regis|um_Reg[25][27]~regout\)) # (!\b_regis|Mux36~4_combout\ & ((\b_regis|um_Reg[17][27]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux36~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[25][27]~regout\,
	datac => \b_regis|Mux36~4_combout\,
	datad => \b_regis|um_Reg[17][27]~regout\,
	combout => \b_regis|Mux36~5_combout\);

-- Location: LCCOMB_X48_Y32_N16
\b_regis|Mux36~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (\mi|altsyncram_component|auto_generated|q_a\(22))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|Mux36~3_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux36~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|Mux36~3_combout\,
	datad => \b_regis|Mux36~5_combout\,
	combout => \b_regis|Mux36~6_combout\);

-- Location: LCFF_X43_Y32_N9
\b_regis|um_Reg[18][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][27]~regout\);

-- Location: LCCOMB_X43_Y32_N8
\b_regis|Mux36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[26][27]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[18][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[26][27]~regout\,
	datac => \b_regis|um_Reg[18][27]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux36~0_combout\);

-- Location: LCCOMB_X43_Y32_N6
\b_regis|Mux36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~1_combout\ = (\b_regis|Mux36~0_combout\ & (((\b_regis|um_Reg[27][27]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\b_regis|Mux36~0_combout\ & (\b_regis|um_Reg[19][27]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[19][27]~regout\,
	datab => \b_regis|Mux36~0_combout\,
	datac => \b_regis|um_Reg[27][27]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux36~1_combout\);

-- Location: LCCOMB_X47_Y36_N16
\b_regis|Mux36~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux36~6_combout\ & (\b_regis|Mux36~8_combout\)) # (!\b_regis|Mux36~6_combout\ & ((\b_regis|Mux36~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux36~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux36~8_combout\,
	datac => \b_regis|Mux36~6_combout\,
	datad => \b_regis|Mux36~1_combout\,
	combout => \b_regis|Mux36~9_combout\);

-- Location: LCFF_X47_Y36_N19
\b_regis|um_Reg[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][27]~regout\);

-- Location: LCCOMB_X47_Y36_N18
\b_regis|Mux36~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][27]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[6][27]~regout\,
	datac => \b_regis|um_Reg[2][27]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux36~14_combout\);

-- Location: LCCOMB_X47_Y36_N20
\b_regis|Mux36~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~15_combout\ = (\b_regis|Mux36~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22) & (!\mi|altsyncram_component|auto_generated|q_a\(21) & \b_regis|um_Reg[4][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[4][27]~regout\,
	datad => \b_regis|Mux36~14_combout\,
	combout => \b_regis|Mux36~15_combout\);

-- Location: LCFF_X40_Y36_N15
\b_regis|um_Reg[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][27]~regout\);

-- Location: LCCOMB_X41_Y32_N30
\b_regis|Mux36~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[5][27]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[1][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][27]~regout\,
	datab => \b_regis|um_Reg[5][27]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux36~12_combout\);

-- Location: LCCOMB_X40_Y36_N22
\b_regis|Mux36~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux36~12_combout\ & ((\b_regis|um_Reg[7][27]~regout\))) # (!\b_regis|Mux36~12_combout\ & (\b_regis|um_Reg[3][27]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux36~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[3][27]~regout\,
	datac => \b_regis|um_Reg[7][27]~regout\,
	datad => \b_regis|Mux36~12_combout\,
	combout => \b_regis|Mux36~13_combout\);

-- Location: LCCOMB_X47_Y36_N14
\b_regis|Mux36~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23)) # ((\b_regis|Mux36~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|Mux36~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|Mux36~15_combout\,
	datad => \b_regis|Mux36~13_combout\,
	combout => \b_regis|Mux36~16_combout\);

-- Location: LCFF_X45_Y42_N9
\b_regis|um_Reg[9][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[27]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][27]~regout\);

-- Location: LCCOMB_X45_Y42_N8
\b_regis|Mux36~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[11][27]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[9][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[11][27]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[9][27]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux36~17_combout\);

-- Location: LCCOMB_X45_Y42_N4
\b_regis|Mux36~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~18_combout\ = (\b_regis|Mux36~17_combout\ & (((\b_regis|um_Reg[15][27]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\b_regis|Mux36~17_combout\ & (\b_regis|um_Reg[13][27]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[13][27]~regout\,
	datab => \b_regis|um_Reg[15][27]~regout\,
	datac => \b_regis|Mux36~17_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux36~18_combout\);

-- Location: LCCOMB_X47_Y36_N28
\b_regis|Mux36~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux36~16_combout\ & ((\b_regis|Mux36~18_combout\))) # (!\b_regis|Mux36~16_combout\ & (\b_regis|Mux36~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux36~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux36~11_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|Mux36~16_combout\,
	datad => \b_regis|Mux36~18_combout\,
	combout => \b_regis|Mux36~19_combout\);

-- Location: LCCOMB_X47_Y36_N22
\b_regis|Mux36~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux36~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux36~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux36~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux36~9_combout\,
	datad => \b_regis|Mux36~19_combout\,
	combout => \b_regis|Mux36~20_combout\);

-- Location: LCCOMB_X50_Y36_N30
\alu|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~8_combout\ = (\b_regis|Mux28~20_combout\ & ((\alu|Mux31~16_combout\ & ((\alu|ShiftRight1~34_combout\))) # (!\alu|Mux31~16_combout\ & (\mux_inB_ula|result[31]~2_combout\)))) # (!\b_regis|Mux28~20_combout\ & (\mux_inB_ula|result[31]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \mux_inB_ula|result[31]~2_combout\,
	datac => \alu|Mux31~16_combout\,
	datad => \alu|ShiftRight1~34_combout\,
	combout => \alu|Mux5~8_combout\);

-- Location: LCCOMB_X45_Y34_N10
\alu|saida~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~18_combout\ = \b_regis|Mux5~20_combout\ $ (((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux37~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux5~1_combout\,
	datab => \ctrl|Mux1~0_combout\,
	datac => \b_regis|Mux37~20_combout\,
	datad => \b_regis|Mux5~20_combout\,
	combout => \alu|saida~18_combout\);

-- Location: LCCOMB_X49_Y34_N30
\alu|ShiftLeft0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~111_combout\ = (\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[19]~14_combout\))) # (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[21]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[21]~12_combout\,
	datab => \mux_inB_ula|result[19]~14_combout\,
	datac => \b_regis|Mux30~20_combout\,
	datad => \b_regis|Mux31~20_combout\,
	combout => \alu|ShiftLeft0~111_combout\);

-- Location: LCCOMB_X49_Y34_N8
\alu|ShiftLeft0~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~113_combout\ = (\alu|ShiftLeft0~111_combout\) # ((!\b_regis|Mux31~20_combout\ & \alu|ShiftLeft0~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~111_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \alu|ShiftLeft0~112_combout\,
	combout => \alu|ShiftLeft0~113_combout\);

-- Location: LCCOMB_X45_Y33_N10
\alu|ShiftLeft0~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~123_combout\ = (\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[23]~10_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[24]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[24]~9_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datac => \b_regis|Mux30~20_combout\,
	datad => \mux_inB_ula|result[23]~10_combout\,
	combout => \alu|ShiftLeft0~123_combout\);

-- Location: LCCOMB_X49_Y33_N22
\alu|ShiftLeft0~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~125_combout\ = (\alu|ShiftLeft0~123_combout\) # ((!\b_regis|Mux30~20_combout\ & \alu|ShiftLeft0~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux30~20_combout\,
	datac => \alu|ShiftLeft0~124_combout\,
	datad => \alu|ShiftLeft0~123_combout\,
	combout => \alu|ShiftLeft0~125_combout\);

-- Location: LCCOMB_X49_Y34_N18
\alu|ShiftLeft0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~98_combout\ = (\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[15]~18_combout\)) # (!\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[17]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \mux_inB_ula|result[15]~18_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \mux_inB_ula|result[17]~16_combout\,
	combout => \alu|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X49_Y34_N16
\alu|ShiftLeft0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~100_combout\ = (\alu|ShiftLeft0~98_combout\) # ((!\b_regis|Mux31~20_combout\ & \alu|ShiftLeft0~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~98_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \alu|ShiftLeft0~99_combout\,
	combout => \alu|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X49_Y33_N28
\alu|ShiftLeft0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~101_combout\ = (\b_regis|Mux29~20_combout\ & ((\alu|ShiftLeft0~79_combout\) # ((\alu|ShiftLeft0~80_combout\)))) # (!\b_regis|Mux29~20_combout\ & (((\alu|ShiftLeft0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \alu|ShiftLeft0~79_combout\,
	datac => \alu|ShiftLeft0~100_combout\,
	datad => \alu|ShiftLeft0~80_combout\,
	combout => \alu|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X49_Y33_N16
\alu|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~9_combout\ = (\alu|Mux5~6_combout\ & (((\alu|Mux5~16_combout\)))) # (!\alu|Mux5~6_combout\ & ((\alu|Mux5~16_combout\ & (\alu|ShiftLeft0~125_combout\)) # (!\alu|Mux5~16_combout\ & ((\alu|ShiftLeft0~101_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux5~6_combout\,
	datab => \alu|ShiftLeft0~125_combout\,
	datac => \alu|Mux5~16_combout\,
	datad => \alu|ShiftLeft0~101_combout\,
	combout => \alu|Mux5~9_combout\);

-- Location: LCCOMB_X49_Y33_N18
\alu|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~10_combout\ = (\alu|Mux5~6_combout\ & ((\alu|Mux5~9_combout\ & (\alu|ShiftLeft0~113_combout\)) # (!\alu|Mux5~9_combout\ & ((\alu|ShiftLeft0~65_combout\))))) # (!\alu|Mux5~6_combout\ & (((\alu|Mux5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux5~6_combout\,
	datab => \alu|ShiftLeft0~113_combout\,
	datac => \alu|Mux5~9_combout\,
	datad => \alu|ShiftLeft0~65_combout\,
	combout => \alu|Mux5~10_combout\);

-- Location: LCCOMB_X45_Y36_N30
\alu|Mux5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~17_combout\ = (\alu|tmp[26]~52_combout\ & (((\mi|altsyncram_component|auto_generated|q_a\(2)) # (!\mi|altsyncram_component|auto_generated|q_a\(4))) # (!\contr_ula|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|Mux3~0_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(2),
	datac => \alu|tmp[26]~52_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(4),
	combout => \alu|Mux5~17_combout\);

-- Location: LCCOMB_X44_Y38_N2
\alu|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~11_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (\contr_ula|ctr_ula[1]~0_combout\ & ((\b_regis|Mux5~20_combout\) # (\mux_inB_ula|result[26]~7_combout\)))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (((\b_regis|Mux5~20_combout\ & 
-- \mux_inB_ula|result[26]~7_combout\)) # (!\contr_ula|ctr_ula[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux5~20_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \contr_ula|ctr_ula[1]~0_combout\,
	datad => \mux_inB_ula|result[26]~7_combout\,
	combout => \alu|Mux5~11_combout\);

-- Location: LCCOMB_X44_Y39_N26
\alu|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~12_combout\ = (\alu|Mux5~11_combout\ & (((\alu|Add1~52_combout\) # (!\alu|Mux11~9_combout\)))) # (!\alu|Mux5~11_combout\ & (\alu|ShiftRight0~104_combout\ & ((\alu|Mux11~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~104_combout\,
	datab => \alu|Mux5~11_combout\,
	datac => \alu|Add1~52_combout\,
	datad => \alu|Mux11~9_combout\,
	combout => \alu|Mux5~12_combout\);

-- Location: LCCOMB_X45_Y36_N28
\alu|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~13_combout\ = (\alu|Mux28~10_combout\ & (\alu|Mux5~17_combout\ & (\alu|Mux28~24_combout\))) # (!\alu|Mux28~10_combout\ & (((\alu|Mux5~12_combout\) # (!\alu|Mux28~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~10_combout\,
	datab => \alu|Mux5~17_combout\,
	datac => \alu|Mux28~24_combout\,
	datad => \alu|Mux5~12_combout\,
	combout => \alu|Mux5~13_combout\);

-- Location: LCCOMB_X45_Y36_N22
\alu|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~14_combout\ = (\alu|Mux5~7_combout\ & ((\alu|Mux5~13_combout\ & (\alu|saida~18_combout\)) # (!\alu|Mux5~13_combout\ & ((\alu|Mux5~10_combout\))))) # (!\alu|Mux5~7_combout\ & (((\alu|Mux5~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux5~7_combout\,
	datab => \alu|saida~18_combout\,
	datac => \alu|Mux5~10_combout\,
	datad => \alu|Mux5~13_combout\,
	combout => \alu|Mux5~14_combout\);

-- Location: LCCOMB_X45_Y36_N0
\alu|Mux5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~15_combout\ = (\contr_ula|ctr_ula[3]~2_combout\ & (\alu|Mux0~0_combout\ & (\alu|Mux5~8_combout\))) # (!\contr_ula|ctr_ula[3]~2_combout\ & (((\alu|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[3]~2_combout\,
	datab => \alu|Mux0~0_combout\,
	datac => \alu|Mux5~8_combout\,
	datad => \alu|Mux5~14_combout\,
	combout => \alu|Mux5~15_combout\);

-- Location: LCCOMB_X45_Y36_N4
\mux_md_breg|result[26]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[26]~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux5~15_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \md|altsyncram_component|auto_generated|q_a\(26),
	datad => \alu|Mux5~15_combout\,
	combout => \mux_md_breg|result[26]~8_combout\);

-- Location: LCFF_X45_Y32_N21
\b_regis|um_Reg[15][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[26]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][26]~regout\);

-- Location: LCCOMB_X38_Y35_N8
\b_regis|Mux37~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[11][26]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\b_regis|um_Reg[9][26]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[11][26]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[9][26]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux37~17_combout\);

-- Location: LCCOMB_X45_Y32_N20
\b_regis|Mux37~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux37~17_combout\ & ((\b_regis|um_Reg[15][26]~regout\))) # (!\b_regis|Mux37~17_combout\ & (\b_regis|um_Reg[13][26]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux37~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[13][26]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[15][26]~regout\,
	datad => \b_regis|Mux37~17_combout\,
	combout => \b_regis|Mux37~18_combout\);

-- Location: LCCOMB_X40_Y37_N8
\b_regis|Mux37~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|um_Reg[5][26]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|um_Reg[1][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[5][26]~regout\,
	datac => \b_regis|um_Reg[1][26]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux37~10_combout\);

-- Location: LCCOMB_X40_Y36_N12
\b_regis|Mux37~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux37~10_combout\ & ((\b_regis|um_Reg[7][26]~regout\))) # (!\b_regis|Mux37~10_combout\ & (\b_regis|um_Reg[3][26]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux37~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[3][26]~regout\,
	datac => \b_regis|um_Reg[7][26]~regout\,
	datad => \b_regis|Mux37~10_combout\,
	combout => \b_regis|Mux37~11_combout\);

-- Location: LCCOMB_X47_Y37_N26
\b_regis|Mux37~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~19_combout\ = (\b_regis|Mux37~16_combout\ & (((\b_regis|Mux37~18_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20)))) # (!\b_regis|Mux37~16_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|Mux37~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux37~16_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|Mux37~18_combout\,
	datad => \b_regis|Mux37~11_combout\,
	combout => \b_regis|Mux37~19_combout\);

-- Location: LCCOMB_X47_Y37_N28
\b_regis|Mux37~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux37~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux37~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux37~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux37~9_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datad => \b_regis|Mux37~19_combout\,
	combout => \b_regis|Mux37~20_combout\);

-- Location: LCCOMB_X51_Y34_N28
\alu|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux6~2_combout\ = (\b_regis|Mux28~20_combout\ & ((\alu|Mux31~16_combout\ & ((\alu|ShiftRight1~17_combout\))) # (!\alu|Mux31~16_combout\ & (\mux_inB_ula|result[31]~2_combout\)))) # (!\b_regis|Mux28~20_combout\ & (\mux_inB_ula|result[31]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \mux_inB_ula|result[31]~2_combout\,
	datac => \alu|ShiftRight1~17_combout\,
	datad => \alu|Mux31~16_combout\,
	combout => \alu|Mux6~2_combout\);

-- Location: LCCOMB_X50_Y33_N28
\alu|ShiftRight0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~103_combout\ = (\alu|ShiftRight0~118_combout\ & ((\alu|ShiftRight0~70_combout\) # ((\alu|Mux31~22_combout\ & \alu|ShiftRight0~73_combout\)))) # (!\alu|ShiftRight0~118_combout\ & (((\alu|Mux31~22_combout\ & \alu|ShiftRight0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~118_combout\,
	datab => \alu|ShiftRight0~70_combout\,
	datac => \alu|Mux31~22_combout\,
	datad => \alu|ShiftRight0~73_combout\,
	combout => \alu|ShiftRight0~103_combout\);

-- Location: LCCOMB_X49_Y35_N30
\alu|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux6~6_combout\ = (\alu|Mux6~5_combout\ & (((\alu|Add1~50_combout\) # (!\alu|Mux11~9_combout\)))) # (!\alu|Mux6~5_combout\ & (\alu|ShiftRight0~103_combout\ & ((\alu|Mux11~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux6~5_combout\,
	datab => \alu|ShiftRight0~103_combout\,
	datac => \alu|Add1~50_combout\,
	datad => \alu|Mux11~9_combout\,
	combout => \alu|Mux6~6_combout\);

-- Location: LCCOMB_X40_Y35_N20
\alu|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux6~7_combout\ = (\alu|Mux28~24_combout\ & ((\alu|Mux28~10_combout\ & (\alu|Mux6~10_combout\)) # (!\alu|Mux28~10_combout\ & ((\alu|Mux6~6_combout\))))) # (!\alu|Mux28~24_combout\ & (((!\alu|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux6~10_combout\,
	datab => \alu|Mux28~24_combout\,
	datac => \alu|Mux28~10_combout\,
	datad => \alu|Mux6~6_combout\,
	combout => \alu|Mux6~7_combout\);

-- Location: LCCOMB_X44_Y36_N30
\imm|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux6~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\mi|altsyncram_component|auto_generated|q_a\(25)))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\mi|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datab => \mi|altsyncram_component|auto_generated|q_a\(31),
	datad => \mi|altsyncram_component|auto_generated|q_a\(25),
	combout => \imm|Mux6~0_combout\);

-- Location: LCCOMB_X44_Y36_N16
\imm|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux6~1_combout\ = (\imm|Mux19~1_combout\) # ((\imm|Mux6~0_combout\ & \imm|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux19~1_combout\,
	datab => \imm|Mux6~0_combout\,
	datad => \imm|Mux0~1_combout\,
	combout => \imm|Mux6~1_combout\);

-- Location: LCCOMB_X36_Y34_N4
\alu|ShiftRight0~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~123_combout\ = (\alu|ShiftLeft0~139_combout\ & ((\ctrl|Mux1~0_combout\ & (\b_regis|Mux38~20_combout\)) # (!\ctrl|Mux1~0_combout\ & ((\imm|Mux6~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux38~20_combout\,
	datab => \ctrl|Mux1~0_combout\,
	datac => \imm|Mux6~1_combout\,
	datad => \alu|ShiftLeft0~139_combout\,
	combout => \alu|ShiftRight0~123_combout\);

-- Location: LCCOMB_X45_Y34_N6
\alu|ShiftLeft0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~120_combout\ = (\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[22]~11_combout\))) # (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[24]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \mux_inB_ula|result[24]~9_combout\,
	datac => \b_regis|Mux30~20_combout\,
	datad => \mux_inB_ula|result[22]~11_combout\,
	combout => \alu|ShiftLeft0~120_combout\);

-- Location: LCCOMB_X45_Y34_N12
\alu|ShiftLeft0~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~121_combout\ = (\alu|ShiftRight0~123_combout\) # ((\alu|ShiftLeft0~120_combout\) # ((\mux_inB_ula|result[23]~10_combout\ & \alu|ShiftRight0~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[23]~10_combout\,
	datab => \alu|ShiftRight0~123_combout\,
	datac => \alu|ShiftRight0~116_combout\,
	datad => \alu|ShiftLeft0~120_combout\,
	combout => \alu|ShiftLeft0~121_combout\);

-- Location: LCCOMB_X47_Y36_N12
\alu|ShiftLeft0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~108_combout\ = (\b_regis|Mux31~20_combout\ & (!\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[20]~13_combout\)))) # (!\b_regis|Mux31~20_combout\ & (\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[19]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[19]~14_combout\,
	datad => \mux_inB_ula|result[20]~13_combout\,
	combout => \alu|ShiftLeft0~108_combout\);

-- Location: LCCOMB_X45_Y34_N16
\alu|ShiftLeft0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~109_combout\ = (\mux_inB_ula|result[18]~15_combout\ & ((\alu|ShiftLeft0~140_combout\) # ((\alu|ShiftLeft0~139_combout\ & \mux_inB_ula|result[21]~12_combout\)))) # (!\mux_inB_ula|result[18]~15_combout\ & (((\alu|ShiftLeft0~139_combout\ & 
-- \mux_inB_ula|result[21]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[18]~15_combout\,
	datab => \alu|ShiftLeft0~140_combout\,
	datac => \alu|ShiftLeft0~139_combout\,
	datad => \mux_inB_ula|result[21]~12_combout\,
	combout => \alu|ShiftLeft0~109_combout\);

-- Location: LCCOMB_X40_Y35_N16
\alu|ShiftLeft0~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~122_combout\ = (\alu|ShiftLeft0~108_combout\) # (\alu|ShiftLeft0~109_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~108_combout\,
	datad => \alu|ShiftLeft0~109_combout\,
	combout => \alu|ShiftLeft0~122_combout\);

-- Location: LCCOMB_X49_Y33_N26
\alu|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~6_combout\ = (\b_regis|Mux27~20_combout\) # ((\b_regis|Mux29~20_combout\ & \b_regis|Mux28~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \b_regis|Mux28~20_combout\,
	datad => \b_regis|Mux27~20_combout\,
	combout => \alu|Mux5~6_combout\);

-- Location: LCCOMB_X51_Y34_N14
\alu|ShiftLeft0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~61_combout\ = (\alu|ShiftLeft0~32_combout\ & ((\alu|ShiftRight0~119_combout\) # ((\alu|ShiftLeft0~60_combout\ & \b_regis|Mux28~20_combout\)))) # (!\alu|ShiftLeft0~32_combout\ & (((\alu|ShiftLeft0~60_combout\ & 
-- \b_regis|Mux28~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~32_combout\,
	datab => \alu|ShiftRight0~119_combout\,
	datac => \alu|ShiftLeft0~60_combout\,
	datad => \b_regis|Mux28~20_combout\,
	combout => \alu|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X53_Y33_N20
\alu|ShiftLeft0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~94_combout\ = (\alu|ShiftLeft0~140_combout\ & ((\mux_inB_ula|result[14]~19_combout\) # ((\alu|ShiftLeft0~139_combout\ & \mux_inB_ula|result[17]~16_combout\)))) # (!\alu|ShiftLeft0~140_combout\ & (\alu|ShiftLeft0~139_combout\ & 
-- ((\mux_inB_ula|result[17]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~140_combout\,
	datab => \alu|ShiftLeft0~139_combout\,
	datac => \mux_inB_ula|result[14]~19_combout\,
	datad => \mux_inB_ula|result[17]~16_combout\,
	combout => \alu|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X53_Y33_N30
\alu|ShiftLeft0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~93_combout\ = (\b_regis|Mux30~20_combout\ & (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[15]~18_combout\))) # (!\b_regis|Mux30~20_combout\ & (\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[16]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[15]~18_combout\,
	datad => \mux_inB_ula|result[16]~17_combout\,
	combout => \alu|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X53_Y33_N22
\alu|ShiftLeft0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~95_combout\ = (\alu|ShiftLeft0~94_combout\) # (\alu|ShiftLeft0~93_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|ShiftLeft0~94_combout\,
	datad => \alu|ShiftLeft0~93_combout\,
	combout => \alu|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X50_Y35_N6
\alu|ShiftLeft0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~74_combout\ = (\b_regis|Mux31~20_combout\ & (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[12]~21_combout\))) # (!\b_regis|Mux31~20_combout\ & (\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[12]~21_combout\,
	datad => \mux_inB_ula|result[11]~22_combout\,
	combout => \alu|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X50_Y41_N6
\alu|ShiftLeft0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~96_combout\ = (\b_regis|Mux29~20_combout\ & ((\alu|ShiftLeft0~75_combout\) # ((\alu|ShiftLeft0~74_combout\)))) # (!\b_regis|Mux29~20_combout\ & (((\alu|ShiftLeft0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \alu|ShiftLeft0~75_combout\,
	datac => \alu|ShiftLeft0~95_combout\,
	datad => \alu|ShiftLeft0~74_combout\,
	combout => \alu|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X40_Y35_N18
\alu|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux6~3_combout\ = (\alu|Mux5~16_combout\ & (\alu|Mux5~6_combout\)) # (!\alu|Mux5~16_combout\ & ((\alu|Mux5~6_combout\ & (\alu|ShiftLeft0~61_combout\)) # (!\alu|Mux5~6_combout\ & ((\alu|ShiftLeft0~96_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux5~16_combout\,
	datab => \alu|Mux5~6_combout\,
	datac => \alu|ShiftLeft0~61_combout\,
	datad => \alu|ShiftLeft0~96_combout\,
	combout => \alu|Mux6~3_combout\);

-- Location: LCCOMB_X40_Y35_N26
\alu|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux6~4_combout\ = (\alu|Mux5~16_combout\ & ((\alu|Mux6~3_combout\ & ((\alu|ShiftLeft0~122_combout\))) # (!\alu|Mux6~3_combout\ & (\alu|ShiftLeft0~121_combout\)))) # (!\alu|Mux5~16_combout\ & (((\alu|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux5~16_combout\,
	datab => \alu|ShiftLeft0~121_combout\,
	datac => \alu|ShiftLeft0~122_combout\,
	datad => \alu|Mux6~3_combout\,
	combout => \alu|Mux6~4_combout\);

-- Location: LCCOMB_X40_Y35_N10
\alu|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux6~8_combout\ = (\alu|Mux5~7_combout\ & ((\alu|Mux6~7_combout\ & (\alu|saida~17_combout\)) # (!\alu|Mux6~7_combout\ & ((\alu|Mux6~4_combout\))))) # (!\alu|Mux5~7_combout\ & (((\alu|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|saida~17_combout\,
	datab => \alu|Mux5~7_combout\,
	datac => \alu|Mux6~7_combout\,
	datad => \alu|Mux6~4_combout\,
	combout => \alu|Mux6~8_combout\);

-- Location: LCCOMB_X40_Y35_N28
\alu|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux6~9_combout\ = (\contr_ula|ctr_ula[3]~2_combout\ & (\alu|Mux0~0_combout\ & (\alu|Mux6~2_combout\))) # (!\contr_ula|ctr_ula[3]~2_combout\ & (((\alu|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux0~0_combout\,
	datab => \contr_ula|ctr_ula[3]~2_combout\,
	datac => \alu|Mux6~2_combout\,
	datad => \alu|Mux6~8_combout\,
	combout => \alu|Mux6~9_combout\);

-- Location: LCCOMB_X40_Y35_N2
\mux_md_breg|result[25]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[25]~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux6~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \md|altsyncram_component|auto_generated|q_a\(25),
	datad => \alu|Mux6~9_combout\,
	combout => \mux_md_breg|result[25]~9_combout\);

-- Location: LCCOMB_X40_Y35_N30
\b_regis|um_Reg[15][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[15][25]~feeder_combout\ = \mux_md_breg|result[25]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[25]~9_combout\,
	combout => \b_regis|um_Reg[15][25]~feeder_combout\);

-- Location: LCFF_X40_Y35_N31
\b_regis|um_Reg[15][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[15][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][25]~regout\);

-- Location: LCCOMB_X41_Y39_N8
\b_regis|um_Reg[13][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[13][25]~feeder_combout\ = \mux_md_breg|result[25]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[25]~9_combout\,
	combout => \b_regis|um_Reg[13][25]~feeder_combout\);

-- Location: LCFF_X41_Y39_N9
\b_regis|um_Reg[13][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[13][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][25]~regout\);

-- Location: LCCOMB_X40_Y35_N0
\b_regis|Mux38~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~18_combout\ = (\b_regis|Mux38~17_combout\ & ((\b_regis|um_Reg[15][25]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\b_regis|Mux38~17_combout\ & (((\b_regis|um_Reg[13][25]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux38~17_combout\,
	datab => \b_regis|um_Reg[15][25]~regout\,
	datac => \b_regis|um_Reg[13][25]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux38~18_combout\);

-- Location: LCCOMB_X43_Y36_N30
\b_regis|um_Reg[14][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[14][25]~feeder_combout\ = \mux_md_breg|result[25]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[25]~9_combout\,
	combout => \b_regis|um_Reg[14][25]~feeder_combout\);

-- Location: LCFF_X43_Y36_N31
\b_regis|um_Reg[14][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[14][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][25]~regout\);

-- Location: LCFF_X41_Y38_N31
\b_regis|um_Reg[12][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][25]~regout\);

-- Location: LCCOMB_X38_Y38_N22
\b_regis|Mux38~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|um_Reg[10][25]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[8][25]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][25]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[10][25]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux38~10_combout\);

-- Location: LCCOMB_X43_Y36_N24
\b_regis|Mux38~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux38~10_combout\ & (\b_regis|um_Reg[14][25]~regout\)) # (!\b_regis|Mux38~10_combout\ & ((\b_regis|um_Reg[12][25]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux38~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[14][25]~regout\,
	datac => \b_regis|um_Reg[12][25]~regout\,
	datad => \b_regis|Mux38~10_combout\,
	combout => \b_regis|Mux38~11_combout\);

-- Location: LCCOMB_X40_Y32_N4
\b_regis|Mux38~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][25]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[6][25]~regout\,
	datac => \b_regis|um_Reg[2][25]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux38~14_combout\);

-- Location: LCCOMB_X40_Y32_N8
\b_regis|Mux38~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~15_combout\ = (\b_regis|Mux38~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[4][25]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[4][25]~regout\,
	datac => \b_regis|Mux38~14_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux38~15_combout\);

-- Location: LCCOMB_X43_Y36_N22
\b_regis|Mux38~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|Mux38~13_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux38~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux38~13_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \b_regis|Mux38~15_combout\,
	combout => \b_regis|Mux38~16_combout\);

-- Location: LCCOMB_X43_Y36_N8
\b_regis|Mux38~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux38~16_combout\ & (\b_regis|Mux38~18_combout\)) # (!\b_regis|Mux38~16_combout\ & ((\b_regis|Mux38~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux38~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|Mux38~18_combout\,
	datac => \b_regis|Mux38~11_combout\,
	datad => \b_regis|Mux38~16_combout\,
	combout => \b_regis|Mux38~19_combout\);

-- Location: LCCOMB_X38_Y37_N14
\b_regis|Mux38~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|um_Reg[23][25]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[22][25]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[22][25]~regout\,
	datac => \b_regis|um_Reg[23][25]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux38~7_combout\);

-- Location: LCCOMB_X39_Y35_N0
\b_regis|Mux38~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux38~7_combout\ & ((\b_regis|um_Reg[31][25]~regout\))) # (!\b_regis|Mux38~7_combout\ & (\b_regis|um_Reg[30][25]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux38~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[30][25]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[31][25]~regout\,
	datad => \b_regis|Mux38~7_combout\,
	combout => \b_regis|Mux38~8_combout\);

-- Location: LCFF_X43_Y38_N1
\b_regis|um_Reg[29][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][25]~regout\);

-- Location: LCCOMB_X41_Y34_N24
\b_regis|Mux38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|um_Reg[21][25]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|um_Reg[20][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[20][25]~regout\,
	datab => \b_regis|um_Reg[21][25]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux38~2_combout\);

-- Location: LCCOMB_X42_Y41_N16
\b_regis|Mux38~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux38~2_combout\ & ((\b_regis|um_Reg[29][25]~regout\))) # (!\b_regis|Mux38~2_combout\ & (\b_regis|um_Reg[28][25]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][25]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[29][25]~regout\,
	datad => \b_regis|Mux38~2_combout\,
	combout => \b_regis|Mux38~3_combout\);

-- Location: LCCOMB_X41_Y36_N28
\b_regis|Mux38~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[24][25]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[16][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[24][25]~regout\,
	datac => \b_regis|um_Reg[16][25]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux38~4_combout\);

-- Location: LCCOMB_X43_Y35_N0
\b_regis|Mux38~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux38~4_combout\ & (\b_regis|um_Reg[25][25]~regout\)) # (!\b_regis|Mux38~4_combout\ & ((\b_regis|um_Reg[17][25]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux38~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[25][25]~regout\,
	datac => \b_regis|um_Reg[17][25]~regout\,
	datad => \b_regis|Mux38~4_combout\,
	combout => \b_regis|Mux38~5_combout\);

-- Location: LCCOMB_X43_Y36_N20
\b_regis|Mux38~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (\mi|altsyncram_component|auto_generated|q_a\(22))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|Mux38~3_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux38~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|Mux38~3_combout\,
	datad => \b_regis|Mux38~5_combout\,
	combout => \b_regis|Mux38~6_combout\);

-- Location: LCCOMB_X35_Y39_N4
\b_regis|um_Reg[26][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[26][25]~feeder_combout\ = \mux_md_breg|result[25]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[25]~9_combout\,
	combout => \b_regis|um_Reg[26][25]~feeder_combout\);

-- Location: LCFF_X35_Y39_N5
\b_regis|um_Reg[26][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[26][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][25]~regout\);

-- Location: LCCOMB_X36_Y39_N8
\b_regis|Mux38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|um_Reg[26][25]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|um_Reg[18][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[18][25]~regout\,
	datac => \b_regis|um_Reg[26][25]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux38~0_combout\);

-- Location: LCFF_X36_Y39_N21
\b_regis|um_Reg[27][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[25]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][25]~regout\);

-- Location: LCCOMB_X36_Y39_N20
\b_regis|Mux38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux38~0_combout\ & (\b_regis|um_Reg[27][25]~regout\)) # (!\b_regis|Mux38~0_combout\ & ((\b_regis|um_Reg[19][25]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|Mux38~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|Mux38~0_combout\,
	datac => \b_regis|um_Reg[27][25]~regout\,
	datad => \b_regis|um_Reg[19][25]~regout\,
	combout => \b_regis|Mux38~1_combout\);

-- Location: LCCOMB_X43_Y36_N6
\b_regis|Mux38~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux38~6_combout\ & (\b_regis|Mux38~8_combout\)) # (!\b_regis|Mux38~6_combout\ & ((\b_regis|Mux38~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux38~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux38~8_combout\,
	datac => \b_regis|Mux38~6_combout\,
	datad => \b_regis|Mux38~1_combout\,
	combout => \b_regis|Mux38~9_combout\);

-- Location: LCCOMB_X43_Y36_N2
\b_regis|Mux38~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux38~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux38~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux38~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux38~19_combout\,
	datad => \b_regis|Mux38~9_combout\,
	combout => \b_regis|Mux38~20_combout\);

-- Location: LCCOMB_X44_Y35_N14
\alu|ShiftRight1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~26_combout\ = (\b_regis|Mux30~20_combout\ & (!\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[24]~9_combout\)))) # (!\b_regis|Mux30~20_combout\ & (\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[23]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[23]~10_combout\,
	datad => \mux_inB_ula|result[24]~9_combout\,
	combout => \alu|ShiftRight1~26_combout\);

-- Location: LCCOMB_X44_Y36_N8
\alu|ShiftRight0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~93_combout\ = (\alu|Mux31~22_combout\ & ((\alu|ShiftRight1~63_combout\) # ((\alu|ShiftRight1~62_combout\) # (\alu|ShiftRight1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~63_combout\,
	datab => \alu|ShiftRight1~62_combout\,
	datac => \alu|Mux31~22_combout\,
	datad => \alu|ShiftRight1~26_combout\,
	combout => \alu|ShiftRight0~93_combout\);

-- Location: LCCOMB_X53_Y36_N30
\alu|ShiftRight0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~94_combout\ = (\alu|ShiftRight0~93_combout\) # ((\alu|ShiftRight1~33_combout\ & \alu|ShiftRight0~118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~33_combout\,
	datac => \alu|ShiftRight0~93_combout\,
	datad => \alu|ShiftRight0~118_combout\,
	combout => \alu|ShiftRight0~94_combout\);

-- Location: LCCOMB_X53_Y36_N2
\alu|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux9~2_combout\ = (\alu|Mux0~0_combout\ & ((\alu|ShiftRight0~94_combout\) # ((!\b_regis|Mux28~20_combout\ & \alu|ShiftRight1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux0~0_combout\,
	datab => \b_regis|Mux28~20_combout\,
	datac => \alu|ShiftRight1~57_combout\,
	datad => \alu|ShiftRight0~94_combout\,
	combout => \alu|Mux9~2_combout\);

-- Location: LCCOMB_X52_Y33_N26
\alu|ShiftRight0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~95_combout\ = (\alu|ShiftRight0~119_combout\ & (\alu|ShiftRight1~8_combout\ & !\b_regis|Mux30~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight0~119_combout\,
	datac => \alu|ShiftRight1~8_combout\,
	datad => \b_regis|Mux30~20_combout\,
	combout => \alu|ShiftRight0~95_combout\);

-- Location: LCCOMB_X53_Y36_N14
\alu|ShiftRight0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~96_combout\ = (\alu|ShiftRight0~93_combout\) # ((\alu|ShiftRight0~95_combout\) # ((\alu|ShiftRight1~33_combout\ & \alu|ShiftRight0~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~33_combout\,
	datab => \alu|ShiftRight0~118_combout\,
	datac => \alu|ShiftRight0~93_combout\,
	datad => \alu|ShiftRight0~95_combout\,
	combout => \alu|ShiftRight0~96_combout\);

-- Location: LCCOMB_X53_Y37_N2
\alu|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux9~4_combout\ = (\alu|Mux9~3_combout\ & (((\alu|Add1~44_combout\) # (!\alu|Mux11~9_combout\)))) # (!\alu|Mux9~3_combout\ & (\alu|ShiftRight0~96_combout\ & (\alu|Mux11~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux9~3_combout\,
	datab => \alu|ShiftRight0~96_combout\,
	datac => \alu|Mux11~9_combout\,
	datad => \alu|Add1~44_combout\,
	combout => \alu|Mux9~4_combout\);

-- Location: LCCOMB_X53_Y37_N16
\alu|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux9~5_combout\ = (\alu|Mux11~6_combout\ & (((!\alu|Mux11~10_combout\)))) # (!\alu|Mux11~6_combout\ & ((\alu|Mux11~10_combout\ & (\alu|Mux9~2_combout\)) # (!\alu|Mux11~10_combout\ & ((\alu|Mux9~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~6_combout\,
	datab => \alu|Mux9~2_combout\,
	datac => \alu|Mux11~10_combout\,
	datad => \alu|Mux9~4_combout\,
	combout => \alu|Mux9~5_combout\);

-- Location: LCCOMB_X49_Y34_N26
\alu|ShiftLeft0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~114_combout\ = (\b_regis|Mux29~20_combout\ & (\alu|ShiftLeft0~100_combout\)) # (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftLeft0~113_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftLeft0~100_combout\,
	datad => \alu|ShiftLeft0~113_combout\,
	combout => \alu|ShiftLeft0~114_combout\);

-- Location: LCCOMB_X52_Y37_N30
\alu|saida~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~14_combout\ = \b_regis|Mux9~20_combout\ $ (((\ctrl|Mux1~0_combout\ & (\b_regis|Mux41~20_combout\)) # (!\ctrl|Mux1~0_combout\ & ((\imm|Mux9~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux41~20_combout\,
	datab => \imm|Mux9~1_combout\,
	datac => \ctrl|Mux1~0_combout\,
	datad => \b_regis|Mux9~20_combout\,
	combout => \alu|saida~14_combout\);

-- Location: LCCOMB_X51_Y40_N2
\alu|Mux11~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~20_combout\ = ((\b_regis|Mux27~20_combout\ & (!\alu|ShiftLeft0~29_combout\ & !\alu|ShiftLeft0~26_combout\))) # (!\contr_ula|ctr_ula[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \alu|ShiftLeft0~29_combout\,
	datad => \alu|ShiftLeft0~26_combout\,
	combout => \alu|Mux11~20_combout\);

-- Location: LCCOMB_X52_Y37_N24
\alu|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux9~0_combout\ = (\alu|Mux11~20_combout\ & ((\alu|Mux11~7_combout\ & (\alu|ShiftLeft0~48_combout\)) # (!\alu|Mux11~7_combout\ & ((\alu|saida~14_combout\))))) # (!\alu|Mux11~20_combout\ & (((!\alu|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~48_combout\,
	datab => \alu|saida~14_combout\,
	datac => \alu|Mux11~20_combout\,
	datad => \alu|Mux11~7_combout\,
	combout => \alu|Mux9~0_combout\);

-- Location: LCCOMB_X53_Y37_N12
\alu|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux9~1_combout\ = (\alu|Mux11~4_combout\ & ((\alu|Mux9~0_combout\ & ((\alu|ShiftLeft0~114_combout\))) # (!\alu|Mux9~0_combout\ & (\alu|ShiftLeft0~81_combout\)))) # (!\alu|Mux11~4_combout\ & (((\alu|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~4_combout\,
	datab => \alu|ShiftLeft0~81_combout\,
	datac => \alu|ShiftLeft0~114_combout\,
	datad => \alu|Mux9~0_combout\,
	combout => \alu|Mux9~1_combout\);

-- Location: LCCOMB_X53_Y37_N18
\alu|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux9~6_combout\ = (\alu|Mux11~8_combout\ & ((\alu|Mux9~5_combout\ & ((\alu|Mux9~1_combout\))) # (!\alu|Mux9~5_combout\ & (\alu|tmp[22]~44_combout\)))) # (!\alu|Mux11~8_combout\ & (((\alu|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~8_combout\,
	datab => \alu|tmp[22]~44_combout\,
	datac => \alu|Mux9~5_combout\,
	datad => \alu|Mux9~1_combout\,
	combout => \alu|Mux9~6_combout\);

-- Location: LCCOMB_X53_Y37_N4
\alu|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux9~7_combout\ = (\alu|Mux11~11_combout\ & (\mux_inB_ula|result[31]~2_combout\)) # (!\alu|Mux11~11_combout\ & ((\alu|Mux9~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[31]~2_combout\,
	datac => \alu|Mux11~11_combout\,
	datad => \alu|Mux9~6_combout\,
	combout => \alu|Mux9~7_combout\);

-- Location: LCCOMB_X53_Y37_N0
\mux_md_breg|result[22]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[22]~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux9~7_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \md|altsyncram_component|auto_generated|q_a\(22),
	datac => \alu|Mux9~7_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(4),
	combout => \mux_md_breg|result[22]~12_combout\);

-- Location: LCFF_X41_Y39_N1
\b_regis|um_Reg[15][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[22]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][22]~regout\);

-- Location: LCFF_X42_Y39_N5
\b_regis|um_Reg[9][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[22]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][22]~regout\);

-- Location: LCCOMB_X42_Y39_N4
\b_regis|Mux41~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[11][22]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[9][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[11][22]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[9][22]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux41~17_combout\);

-- Location: LCCOMB_X41_Y39_N4
\b_regis|Mux41~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux41~17_combout\ & ((\b_regis|um_Reg[15][22]~regout\))) # (!\b_regis|Mux41~17_combout\ & (\b_regis|um_Reg[13][22]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux41~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[13][22]~regout\,
	datab => \b_regis|um_Reg[15][22]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux41~17_combout\,
	combout => \b_regis|Mux41~18_combout\);

-- Location: LCCOMB_X45_Y41_N24
\b_regis|um_Reg[1][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[1][22]~feeder_combout\ = \mux_md_breg|result[22]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[22]~12_combout\,
	combout => \b_regis|um_Reg[1][22]~feeder_combout\);

-- Location: LCFF_X45_Y41_N25
\b_regis|um_Reg[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[1][22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][22]~regout\);

-- Location: LCCOMB_X53_Y37_N24
\b_regis|Mux41~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|um_Reg[5][22]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\b_regis|um_Reg[1][22]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[5][22]~regout\,
	datac => \b_regis|um_Reg[1][22]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux41~10_combout\);

-- Location: LCCOMB_X53_Y37_N30
\b_regis|Mux41~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~11_combout\ = (\b_regis|Mux41~10_combout\ & (((\b_regis|um_Reg[7][22]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\b_regis|Mux41~10_combout\ & (\b_regis|um_Reg[3][22]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[3][22]~regout\,
	datab => \b_regis|um_Reg[7][22]~regout\,
	datac => \b_regis|Mux41~10_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux41~11_combout\);

-- Location: LCCOMB_X45_Y38_N26
\b_regis|Mux41~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~15_combout\ = (\b_regis|Mux41~14_combout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[4][22]~regout\ & \mi|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux41~14_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[4][22]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux41~15_combout\);

-- Location: LCFF_X38_Y38_N19
\b_regis|um_Reg[10][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[22]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][22]~regout\);

-- Location: LCFF_X38_Y38_N5
\b_regis|um_Reg[8][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[22]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][22]~regout\);

-- Location: LCCOMB_X38_Y38_N4
\b_regis|Mux41~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[10][22]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[8][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[10][22]~regout\,
	datac => \b_regis|um_Reg[8][22]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux41~12_combout\);

-- Location: LCCOMB_X45_Y35_N30
\b_regis|Mux41~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux41~12_combout\ & (\b_regis|um_Reg[14][22]~regout\)) # (!\b_regis|Mux41~12_combout\ & ((\b_regis|um_Reg[12][22]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux41~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[14][22]~regout\,
	datac => \b_regis|um_Reg[12][22]~regout\,
	datad => \b_regis|Mux41~12_combout\,
	combout => \b_regis|Mux41~13_combout\);

-- Location: LCCOMB_X45_Y38_N20
\b_regis|Mux41~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|Mux41~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|Mux41~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|Mux41~15_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \b_regis|Mux41~13_combout\,
	combout => \b_regis|Mux41~16_combout\);

-- Location: LCCOMB_X47_Y34_N8
\b_regis|Mux41~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux41~16_combout\ & (\b_regis|Mux41~18_combout\)) # (!\b_regis|Mux41~16_combout\ & ((\b_regis|Mux41~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux41~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|Mux41~18_combout\,
	datac => \b_regis|Mux41~11_combout\,
	datad => \b_regis|Mux41~16_combout\,
	combout => \b_regis|Mux41~19_combout\);

-- Location: LCCOMB_X44_Y37_N30
\b_regis|Mux41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[19][22]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[18][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[19][22]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \b_regis|um_Reg[18][22]~regout\,
	combout => \b_regis|Mux41~0_combout\);

-- Location: LCCOMB_X39_Y41_N12
\b_regis|Mux41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux41~0_combout\ & (\b_regis|um_Reg[27][22]~regout\)) # (!\b_regis|Mux41~0_combout\ & ((\b_regis|um_Reg[26][22]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][22]~regout\,
	datab => \b_regis|um_Reg[26][22]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \b_regis|Mux41~0_combout\,
	combout => \b_regis|Mux41~1_combout\);

-- Location: LCCOMB_X41_Y37_N20
\b_regis|Mux41~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|um_Reg[17][22]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[16][22]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[16][22]~regout\,
	datac => \b_regis|um_Reg[17][22]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux41~4_combout\);

-- Location: LCFF_X40_Y34_N5
\b_regis|um_Reg[25][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[22]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][22]~regout\);

-- Location: LCCOMB_X40_Y34_N4
\b_regis|Mux41~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux41~4_combout\ & (\b_regis|um_Reg[25][22]~regout\)) # (!\b_regis|Mux41~4_combout\ & ((\b_regis|um_Reg[24][22]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|Mux41~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|Mux41~4_combout\,
	datac => \b_regis|um_Reg[25][22]~regout\,
	datad => \b_regis|um_Reg[24][22]~regout\,
	combout => \b_regis|Mux41~5_combout\);

-- Location: LCCOMB_X39_Y34_N10
\b_regis|um_Reg[28][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[28][22]~feeder_combout\ = \mux_md_breg|result[22]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[22]~12_combout\,
	combout => \b_regis|um_Reg[28][22]~feeder_combout\);

-- Location: LCFF_X39_Y34_N11
\b_regis|um_Reg[28][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[28][22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][22]~regout\);

-- Location: LCCOMB_X41_Y34_N6
\b_regis|Mux41~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[28][22]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[20][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[28][22]~regout\,
	datac => \b_regis|um_Reg[20][22]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux41~2_combout\);

-- Location: LCCOMB_X41_Y34_N26
\b_regis|Mux41~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux41~2_combout\ & ((\b_regis|um_Reg[29][22]~regout\))) # (!\b_regis|Mux41~2_combout\ & (\b_regis|um_Reg[21][22]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[21][22]~regout\,
	datac => \b_regis|um_Reg[29][22]~regout\,
	datad => \b_regis|Mux41~2_combout\,
	combout => \b_regis|Mux41~3_combout\);

-- Location: LCCOMB_X47_Y34_N20
\b_regis|Mux41~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (\mi|altsyncram_component|auto_generated|q_a\(22))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|Mux41~3_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|Mux41~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|Mux41~5_combout\,
	datad => \b_regis|Mux41~3_combout\,
	combout => \b_regis|Mux41~6_combout\);

-- Location: LCCOMB_X38_Y42_N18
\b_regis|Mux41~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|um_Reg[30][22]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|um_Reg[22][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[22][22]~regout\,
	datab => \b_regis|um_Reg[30][22]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux41~7_combout\);

-- Location: LCCOMB_X43_Y42_N24
\b_regis|Mux41~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~8_combout\ = (\b_regis|Mux41~7_combout\ & (((\b_regis|um_Reg[31][22]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\b_regis|Mux41~7_combout\ & (\b_regis|um_Reg[23][22]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[23][22]~regout\,
	datab => \b_regis|Mux41~7_combout\,
	datac => \b_regis|um_Reg[31][22]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux41~8_combout\);

-- Location: LCCOMB_X47_Y34_N10
\b_regis|Mux41~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux41~6_combout\ & ((\b_regis|Mux41~8_combout\))) # (!\b_regis|Mux41~6_combout\ & (\b_regis|Mux41~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux41~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux41~1_combout\,
	datac => \b_regis|Mux41~6_combout\,
	datad => \b_regis|Mux41~8_combout\,
	combout => \b_regis|Mux41~9_combout\);

-- Location: LCCOMB_X47_Y34_N22
\b_regis|Mux41~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux41~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux41~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux41~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux41~19_combout\,
	datad => \b_regis|Mux41~9_combout\,
	combout => \b_regis|Mux41~20_combout\);

-- Location: LCCOMB_X53_Y36_N4
\alu|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~8_combout\ = (!\contr_ula|ctr_ula[3]~2_combout\ & (\contr_ula|Mux4~1_combout\ & ((\contr_ula|ctr_ula[1]~0_combout\) # (!\contr_ula|ctr_ula[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[1]~0_combout\,
	datab => \contr_ula|ctr_ula[3]~2_combout\,
	datac => \contr_ula|Mux4~1_combout\,
	datad => \contr_ula|ctr_ula[0]~1_combout\,
	combout => \alu|Mux11~8_combout\);

-- Location: LCCOMB_X53_Y33_N0
\alu|ShiftLeft0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~110_combout\ = (\b_regis|Mux29~20_combout\ & (\alu|ShiftLeft0~95_combout\)) # (!\b_regis|Mux29~20_combout\ & (((\alu|ShiftLeft0~109_combout\) # (\alu|ShiftLeft0~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~95_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftLeft0~109_combout\,
	datad => \alu|ShiftLeft0~108_combout\,
	combout => \alu|ShiftLeft0~110_combout\);

-- Location: LCCOMB_X49_Y37_N22
\alu|saida~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~13_combout\ = \b_regis|Mux10~20_combout\ $ (((\ctrl|Mux1~0_combout\ & (\b_regis|Mux42~20_combout\)) # (!\ctrl|Mux1~0_combout\ & ((\imm|Mux10~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux10~20_combout\,
	datab => \ctrl|Mux1~0_combout\,
	datac => \b_regis|Mux42~20_combout\,
	datad => \imm|Mux10~1_combout\,
	combout => \alu|saida~13_combout\);

-- Location: LCCOMB_X50_Y35_N12
\alu|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux10~0_combout\ = (\alu|Mux11~20_combout\ & ((\alu|Mux11~7_combout\ & (\alu|ShiftLeft0~142_combout\)) # (!\alu|Mux11~7_combout\ & ((\alu|saida~13_combout\))))) # (!\alu|Mux11~20_combout\ & (((!\alu|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~142_combout\,
	datab => \alu|saida~13_combout\,
	datac => \alu|Mux11~20_combout\,
	datad => \alu|Mux11~7_combout\,
	combout => \alu|Mux10~0_combout\);

-- Location: LCCOMB_X50_Y35_N10
\alu|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux10~1_combout\ = (\alu|Mux11~4_combout\ & ((\alu|Mux10~0_combout\ & ((\alu|ShiftLeft0~110_combout\))) # (!\alu|Mux10~0_combout\ & (\alu|ShiftLeft0~76_combout\)))) # (!\alu|Mux11~4_combout\ & (((\alu|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~76_combout\,
	datab => \alu|Mux11~4_combout\,
	datac => \alu|ShiftLeft0~110_combout\,
	datad => \alu|Mux10~0_combout\,
	combout => \alu|Mux10~1_combout\);

-- Location: LCCOMB_X49_Y33_N10
\alu|ShiftRight0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~89_combout\ = (\b_regis|Mux29~20_combout\ & (\b_regis|Mux28~20_combout\ & ((\alu|ShiftRight0~71_combout\) # (\alu|ShiftRight0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \b_regis|Mux28~20_combout\,
	datac => \alu|ShiftRight0~71_combout\,
	datad => \alu|ShiftRight0~72_combout\,
	combout => \alu|ShiftRight0~89_combout\);

-- Location: LCCOMB_X54_Y34_N22
\alu|ShiftRight0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~120_combout\ = (\alu|ShiftRight0~89_combout\) # ((\alu|Mux31~22_combout\ & ((\alu|ShiftRight0~64_combout\) # (\alu|ShiftRight0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~64_combout\,
	datab => \alu|Mux31~22_combout\,
	datac => \alu|ShiftRight0~63_combout\,
	datad => \alu|ShiftRight0~89_combout\,
	combout => \alu|ShiftRight0~120_combout\);

-- Location: LCCOMB_X53_Y34_N30
\alu|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux10~2_combout\ = (\alu|Mux0~0_combout\ & ((\alu|ShiftRight0~120_combout\) # ((!\b_regis|Mux28~20_combout\ & \alu|ShiftRight1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \alu|Mux0~0_combout\,
	datac => \alu|ShiftRight1~56_combout\,
	datad => \alu|ShiftRight0~120_combout\,
	combout => \alu|Mux10~2_combout\);

-- Location: LCCOMB_X54_Y34_N14
\alu|ShiftRight0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~90_combout\ = (\alu|Mux31~22_combout\ & ((\alu|ShiftRight0~63_combout\) # (\alu|ShiftRight0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux31~22_combout\,
	datac => \alu|ShiftRight0~63_combout\,
	datad => \alu|ShiftRight0~64_combout\,
	combout => \alu|ShiftRight0~90_combout\);

-- Location: LCCOMB_X53_Y34_N10
\alu|ShiftRight0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~92_combout\ = (\alu|ShiftRight0~90_combout\) # ((\alu|ShiftRight0~89_combout\) # ((\alu|ShiftRight0~119_combout\ & \alu|ShiftRight0~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~119_combout\,
	datab => \alu|ShiftRight0~70_combout\,
	datac => \alu|ShiftRight0~90_combout\,
	datad => \alu|ShiftRight0~89_combout\,
	combout => \alu|ShiftRight0~92_combout\);

-- Location: LCCOMB_X49_Y37_N10
\alu|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux10~4_combout\ = (\alu|Mux10~3_combout\ & (((\alu|Add1~42_combout\)) # (!\alu|Mux11~9_combout\))) # (!\alu|Mux10~3_combout\ & (\alu|Mux11~9_combout\ & (\alu|ShiftRight0~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux10~3_combout\,
	datab => \alu|Mux11~9_combout\,
	datac => \alu|ShiftRight0~92_combout\,
	datad => \alu|Add1~42_combout\,
	combout => \alu|Mux10~4_combout\);

-- Location: LCCOMB_X45_Y35_N2
\alu|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux10~5_combout\ = (\alu|Mux11~10_combout\ & (!\alu|Mux11~6_combout\ & (\alu|Mux10~2_combout\))) # (!\alu|Mux11~10_combout\ & ((\alu|Mux11~6_combout\) # ((\alu|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~10_combout\,
	datab => \alu|Mux11~6_combout\,
	datac => \alu|Mux10~2_combout\,
	datad => \alu|Mux10~4_combout\,
	combout => \alu|Mux10~5_combout\);

-- Location: LCCOMB_X45_Y35_N28
\alu|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux10~6_combout\ = (\alu|Mux11~8_combout\ & ((\alu|Mux10~5_combout\ & ((\alu|Mux10~1_combout\))) # (!\alu|Mux10~5_combout\ & (\alu|tmp[21]~42_combout\)))) # (!\alu|Mux11~8_combout\ & (((\alu|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|tmp[21]~42_combout\,
	datab => \alu|Mux11~8_combout\,
	datac => \alu|Mux10~1_combout\,
	datad => \alu|Mux10~5_combout\,
	combout => \alu|Mux10~6_combout\);

-- Location: LCCOMB_X45_Y35_N6
\alu|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux10~7_combout\ = (\alu|Mux11~11_combout\ & (\mux_inB_ula|result[31]~2_combout\)) # (!\alu|Mux11~11_combout\ & ((\alu|Mux10~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[31]~2_combout\,
	datac => \alu|Mux11~11_combout\,
	datad => \alu|Mux10~6_combout\,
	combout => \alu|Mux10~7_combout\);

-- Location: LCCOMB_X45_Y35_N10
\mux_md_breg|result[21]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[21]~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux10~7_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datab => \md|altsyncram_component|auto_generated|q_a\(21),
	datad => \alu|Mux10~7_combout\,
	combout => \mux_md_breg|result[21]~13_combout\);

-- Location: LCFF_X45_Y41_N9
\b_regis|um_Reg[13][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][21]~regout\);

-- Location: LCFF_X38_Y35_N21
\b_regis|um_Reg[9][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][21]~regout\);

-- Location: LCCOMB_X38_Y35_N20
\b_regis|Mux42~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[11][21]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\b_regis|um_Reg[9][21]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[11][21]~regout\,
	datac => \b_regis|um_Reg[9][21]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux42~17_combout\);

-- Location: LCCOMB_X44_Y38_N14
\b_regis|Mux42~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~18_combout\ = (\b_regis|Mux42~17_combout\ & ((\b_regis|um_Reg[15][21]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\b_regis|Mux42~17_combout\ & (((\b_regis|um_Reg[13][21]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][21]~regout\,
	datab => \b_regis|um_Reg[13][21]~regout\,
	datac => \b_regis|Mux42~17_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux42~18_combout\);

-- Location: LCCOMB_X38_Y38_N2
\b_regis|Mux42~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\b_regis|um_Reg[10][21]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[8][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][21]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[10][21]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux42~10_combout\);

-- Location: LCFF_X45_Y35_N5
\b_regis|um_Reg[14][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][21]~regout\);

-- Location: LCFF_X45_Y35_N11
\b_regis|um_Reg[12][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][21]~regout\);

-- Location: LCCOMB_X45_Y35_N4
\b_regis|Mux42~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux42~10_combout\ & (\b_regis|um_Reg[14][21]~regout\)) # (!\b_regis|Mux42~10_combout\ & ((\b_regis|um_Reg[12][21]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|Mux42~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|Mux42~10_combout\,
	datac => \b_regis|um_Reg[14][21]~regout\,
	datad => \b_regis|um_Reg[12][21]~regout\,
	combout => \b_regis|Mux42~11_combout\);

-- Location: LCFF_X40_Y41_N25
\b_regis|um_Reg[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][21]~regout\);

-- Location: LCFF_X40_Y37_N23
\b_regis|um_Reg[7][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][21]~regout\);

-- Location: LCCOMB_X40_Y37_N12
\b_regis|Mux42~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|um_Reg[5][21]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|um_Reg[1][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[5][21]~regout\,
	datac => \b_regis|um_Reg[1][21]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux42~12_combout\);

-- Location: LCCOMB_X40_Y37_N22
\b_regis|Mux42~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux42~12_combout\ & ((\b_regis|um_Reg[7][21]~regout\))) # (!\b_regis|Mux42~12_combout\ & (\b_regis|um_Reg[3][21]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux42~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[3][21]~regout\,
	datac => \b_regis|um_Reg[7][21]~regout\,
	datad => \b_regis|Mux42~12_combout\,
	combout => \b_regis|Mux42~13_combout\);

-- Location: LCCOMB_X40_Y38_N14
\b_regis|Mux42~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~15_combout\ = (\b_regis|Mux42~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[4][21]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux42~14_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[4][21]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux42~15_combout\);

-- Location: LCCOMB_X43_Y35_N2
\b_regis|Mux42~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (\mi|altsyncram_component|auto_generated|q_a\(20))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|Mux42~13_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux42~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|Mux42~13_combout\,
	datad => \b_regis|Mux42~15_combout\,
	combout => \b_regis|Mux42~16_combout\);

-- Location: LCCOMB_X43_Y35_N16
\b_regis|Mux42~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux42~16_combout\ & (\b_regis|Mux42~18_combout\)) # (!\b_regis|Mux42~16_combout\ & ((\b_regis|Mux42~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux42~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|Mux42~18_combout\,
	datac => \b_regis|Mux42~11_combout\,
	datad => \b_regis|Mux42~16_combout\,
	combout => \b_regis|Mux42~19_combout\);

-- Location: LCCOMB_X39_Y37_N14
\b_regis|Mux42~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~8_combout\ = (\b_regis|Mux42~7_combout\ & (((\b_regis|um_Reg[31][21]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\b_regis|Mux42~7_combout\ & (\b_regis|um_Reg[30][21]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux42~7_combout\,
	datab => \b_regis|um_Reg[30][21]~regout\,
	datac => \b_regis|um_Reg[31][21]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux42~8_combout\);

-- Location: LCCOMB_X39_Y41_N30
\b_regis|Mux42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|um_Reg[26][21]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|um_Reg[18][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[18][21]~regout\,
	datab => \b_regis|um_Reg[26][21]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux42~0_combout\);

-- Location: LCCOMB_X44_Y41_N30
\b_regis|Mux42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux42~0_combout\ & (\b_regis|um_Reg[27][21]~regout\)) # (!\b_regis|Mux42~0_combout\ & ((\b_regis|um_Reg[19][21]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][21]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[19][21]~regout\,
	datad => \b_regis|Mux42~0_combout\,
	combout => \b_regis|Mux42~1_combout\);

-- Location: LCCOMB_X39_Y34_N8
\b_regis|um_Reg[28][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[28][21]~feeder_combout\ = \mux_md_breg|result[21]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[21]~13_combout\,
	combout => \b_regis|um_Reg[28][21]~feeder_combout\);

-- Location: LCFF_X39_Y34_N9
\b_regis|um_Reg[28][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[28][21]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][21]~regout\);

-- Location: LCFF_X39_Y34_N15
\b_regis|um_Reg[29][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][21]~regout\);

-- Location: LCFF_X41_Y34_N15
\b_regis|um_Reg[20][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][21]~regout\);

-- Location: LCCOMB_X41_Y34_N14
\b_regis|Mux42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[21][21]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[20][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][21]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[20][21]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux42~2_combout\);

-- Location: LCCOMB_X39_Y34_N14
\b_regis|Mux42~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux42~2_combout\ & ((\b_regis|um_Reg[29][21]~regout\))) # (!\b_regis|Mux42~2_combout\ & (\b_regis|um_Reg[28][21]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[28][21]~regout\,
	datac => \b_regis|um_Reg[29][21]~regout\,
	datad => \b_regis|Mux42~2_combout\,
	combout => \b_regis|Mux42~3_combout\);

-- Location: LCFF_X44_Y39_N29
\b_regis|um_Reg[16][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][21]~regout\);

-- Location: LCFF_X40_Y34_N9
\b_regis|um_Reg[24][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[21]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][21]~regout\);

-- Location: LCCOMB_X44_Y39_N20
\b_regis|Mux42~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|um_Reg[24][21]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|um_Reg[16][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[16][21]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \b_regis|um_Reg[24][21]~regout\,
	combout => \b_regis|Mux42~4_combout\);

-- Location: LCCOMB_X48_Y34_N18
\b_regis|Mux42~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux42~4_combout\ & ((\b_regis|um_Reg[25][21]~regout\))) # (!\b_regis|Mux42~4_combout\ & (\b_regis|um_Reg[17][21]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux42~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[17][21]~regout\,
	datab => \b_regis|um_Reg[25][21]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \b_regis|Mux42~4_combout\,
	combout => \b_regis|Mux42~5_combout\);

-- Location: LCCOMB_X48_Y34_N4
\b_regis|Mux42~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (\mi|altsyncram_component|auto_generated|q_a\(22))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|Mux42~3_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux42~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|Mux42~3_combout\,
	datad => \b_regis|Mux42~5_combout\,
	combout => \b_regis|Mux42~6_combout\);

-- Location: LCCOMB_X47_Y34_N30
\b_regis|Mux42~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux42~6_combout\ & (\b_regis|Mux42~8_combout\)) # (!\b_regis|Mux42~6_combout\ & ((\b_regis|Mux42~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux42~8_combout\,
	datac => \b_regis|Mux42~1_combout\,
	datad => \b_regis|Mux42~6_combout\,
	combout => \b_regis|Mux42~9_combout\);

-- Location: LCCOMB_X47_Y34_N24
\b_regis|Mux42~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux42~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux42~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux42~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux42~19_combout\,
	datad => \b_regis|Mux42~9_combout\,
	combout => \b_regis|Mux42~20_combout\);

-- Location: LCCOMB_X54_Y38_N20
\b_regis|um_Reg[14][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[14][20]~feeder_combout\ = \mux_md_breg|result[20]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[20]~14_combout\,
	combout => \b_regis|um_Reg[14][20]~feeder_combout\);

-- Location: LCFF_X54_Y38_N21
\b_regis|um_Reg[14][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[14][20]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][20]~regout\);

-- Location: LCFF_X41_Y39_N21
\b_regis|um_Reg[15][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][20]~regout\);

-- Location: LCFF_X41_Y38_N5
\b_regis|um_Reg[12][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][20]~regout\);

-- Location: LCCOMB_X41_Y38_N4
\b_regis|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[13][20]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[12][20]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[13][20]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[12][20]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux11~17_combout\);

-- Location: LCCOMB_X48_Y41_N28
\b_regis|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux11~17_combout\ & ((\b_regis|um_Reg[15][20]~regout\))) # (!\b_regis|Mux11~17_combout\ & (\b_regis|um_Reg[14][20]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[14][20]~regout\,
	datac => \b_regis|um_Reg[15][20]~regout\,
	datad => \b_regis|Mux11~17_combout\,
	combout => \b_regis|Mux11~18_combout\);

-- Location: LCFF_X54_Y39_N19
\b_regis|um_Reg[9][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][20]~regout\);

-- Location: LCFF_X38_Y38_N9
\b_regis|um_Reg[8][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][20]~regout\);

-- Location: LCFF_X38_Y38_N27
\b_regis|um_Reg[10][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][20]~regout\);

-- Location: LCCOMB_X38_Y38_N26
\b_regis|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[10][20]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[8][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[8][20]~regout\,
	datac => \b_regis|um_Reg[10][20]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux11~10_combout\);

-- Location: LCCOMB_X53_Y39_N0
\b_regis|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux11~10_combout\ & (\b_regis|um_Reg[11][20]~regout\)) # (!\b_regis|Mux11~10_combout\ & ((\b_regis|um_Reg[9][20]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[11][20]~regout\,
	datab => \b_regis|um_Reg[9][20]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \b_regis|Mux11~10_combout\,
	combout => \b_regis|Mux11~11_combout\);

-- Location: LCFF_X45_Y38_N13
\b_regis|um_Reg[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][20]~regout\);

-- Location: LCFF_X48_Y42_N17
\b_regis|um_Reg[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][20]~regout\);

-- Location: LCCOMB_X48_Y42_N16
\b_regis|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[3][20]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[1][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[3][20]~regout\,
	datac => \b_regis|um_Reg[1][20]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux11~14_combout\);

-- Location: LCCOMB_X48_Y41_N4
\b_regis|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~15_combout\ = (\b_regis|Mux11~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[2][20]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[2][20]~regout\,
	datac => \b_regis|Mux11~14_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux11~15_combout\);

-- Location: LCCOMB_X44_Y41_N14
\b_regis|um_Reg[6][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[6][20]~feeder_combout\ = \mux_md_breg|result[20]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[20]~14_combout\,
	combout => \b_regis|um_Reg[6][20]~feeder_combout\);

-- Location: LCFF_X44_Y41_N15
\b_regis|um_Reg[6][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[6][20]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][20]~regout\);

-- Location: LCFF_X47_Y41_N9
\b_regis|um_Reg[4][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][20]~regout\);

-- Location: LCCOMB_X47_Y41_N8
\b_regis|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[5][20]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[4][20]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[5][20]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[4][20]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux11~12_combout\);

-- Location: LCCOMB_X44_Y41_N24
\b_regis|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux11~12_combout\ & (\b_regis|um_Reg[7][20]~regout\)) # (!\b_regis|Mux11~12_combout\ & ((\b_regis|um_Reg[6][20]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[7][20]~regout\,
	datab => \b_regis|um_Reg[6][20]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux11~12_combout\,
	combout => \b_regis|Mux11~13_combout\);

-- Location: LCCOMB_X48_Y41_N6
\b_regis|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18)) # ((\b_regis|Mux11~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|Mux11~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux11~15_combout\,
	datad => \b_regis|Mux11~13_combout\,
	combout => \b_regis|Mux11~16_combout\);

-- Location: LCCOMB_X48_Y41_N14
\b_regis|Mux11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux11~16_combout\ & (\b_regis|Mux11~18_combout\)) # (!\b_regis|Mux11~16_combout\ & ((\b_regis|Mux11~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|Mux11~18_combout\,
	datac => \b_regis|Mux11~11_combout\,
	datad => \b_regis|Mux11~16_combout\,
	combout => \b_regis|Mux11~19_combout\);

-- Location: LCFF_X48_Y34_N11
\b_regis|um_Reg[25][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][20]~regout\);

-- Location: LCCOMB_X51_Y39_N24
\b_regis|um_Reg[21][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[21][20]~feeder_combout\ = \mux_md_breg|result[20]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[20]~14_combout\,
	combout => \b_regis|um_Reg[21][20]~feeder_combout\);

-- Location: LCFF_X51_Y39_N25
\b_regis|um_Reg[21][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[21][20]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][20]~regout\);

-- Location: LCFF_X48_Y41_N25
\b_regis|um_Reg[17][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][20]~regout\);

-- Location: LCCOMB_X48_Y41_N2
\b_regis|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[21][20]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\b_regis|um_Reg[17][20]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[21][20]~regout\,
	datac => \b_regis|um_Reg[17][20]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux11~0_combout\);

-- Location: LCCOMB_X48_Y41_N20
\b_regis|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux11~0_combout\ & (\b_regis|um_Reg[29][20]~regout\)) # (!\b_regis|Mux11~0_combout\ & ((\b_regis|um_Reg[25][20]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[29][20]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[25][20]~regout\,
	datad => \b_regis|Mux11~0_combout\,
	combout => \b_regis|Mux11~1_combout\);

-- Location: LCFF_X40_Y39_N21
\b_regis|um_Reg[22][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][20]~regout\);

-- Location: LCFF_X38_Y39_N23
\b_regis|um_Reg[18][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][20]~regout\);

-- Location: LCCOMB_X48_Y39_N4
\b_regis|um_Reg[26][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[26][20]~feeder_combout\ = \mux_md_breg|result[20]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[20]~14_combout\,
	combout => \b_regis|um_Reg[26][20]~feeder_combout\);

-- Location: LCFF_X48_Y39_N5
\b_regis|um_Reg[26][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[26][20]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][20]~regout\);

-- Location: LCCOMB_X38_Y39_N22
\b_regis|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|um_Reg[26][20]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[18][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[18][20]~regout\,
	datad => \b_regis|um_Reg[26][20]~regout\,
	combout => \b_regis|Mux11~2_combout\);

-- Location: LCCOMB_X39_Y39_N8
\b_regis|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux11~2_combout\ & (\b_regis|um_Reg[30][20]~regout\)) # (!\b_regis|Mux11~2_combout\ & ((\b_regis|um_Reg[22][20]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[30][20]~regout\,
	datab => \b_regis|um_Reg[22][20]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux11~2_combout\,
	combout => \b_regis|Mux11~3_combout\);

-- Location: LCCOMB_X48_Y39_N22
\b_regis|um_Reg[28][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[28][20]~feeder_combout\ = \mux_md_breg|result[20]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[20]~14_combout\,
	combout => \b_regis|um_Reg[28][20]~feeder_combout\);

-- Location: LCFF_X48_Y39_N23
\b_regis|um_Reg[28][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[28][20]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][20]~regout\);

-- Location: LCFF_X49_Y41_N19
\b_regis|um_Reg[16][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][20]~regout\);

-- Location: LCFF_X49_Y41_N5
\b_regis|um_Reg[24][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][20]~regout\);

-- Location: LCCOMB_X49_Y41_N4
\b_regis|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|um_Reg[24][20]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[16][20]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[16][20]~regout\,
	datac => \b_regis|um_Reg[24][20]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux11~4_combout\);

-- Location: LCCOMB_X48_Y41_N30
\b_regis|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux11~4_combout\ & ((\b_regis|um_Reg[28][20]~regout\))) # (!\b_regis|Mux11~4_combout\ & (\b_regis|um_Reg[20][20]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[20][20]~regout\,
	datab => \b_regis|um_Reg[28][20]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux11~4_combout\,
	combout => \b_regis|Mux11~5_combout\);

-- Location: LCCOMB_X48_Y41_N12
\b_regis|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15)) # ((\b_regis|Mux11~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux11~3_combout\,
	datad => \b_regis|Mux11~5_combout\,
	combout => \b_regis|Mux11~6_combout\);

-- Location: LCCOMB_X48_Y41_N18
\b_regis|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux11~6_combout\ & (\b_regis|Mux11~8_combout\)) # (!\b_regis|Mux11~6_combout\ & ((\b_regis|Mux11~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux11~8_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux11~1_combout\,
	datad => \b_regis|Mux11~6_combout\,
	combout => \b_regis|Mux11~9_combout\);

-- Location: LCCOMB_X48_Y41_N8
\b_regis|Mux11~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux11~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux11~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux11~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux11~19_combout\,
	datad => \b_regis|Mux11~9_combout\,
	combout => \b_regis|Mux11~20_combout\);

-- Location: LCCOMB_X52_Y37_N20
\alu|saida~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~12_combout\ = \b_regis|Mux11~20_combout\ $ (((\ctrl|Mux1~0_combout\ & (\b_regis|Mux43~20_combout\)) # (!\ctrl|Mux1~0_combout\ & ((\imm|Mux11~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datab => \b_regis|Mux43~20_combout\,
	datac => \imm|Mux11~1_combout\,
	datad => \b_regis|Mux11~20_combout\,
	combout => \alu|saida~12_combout\);

-- Location: LCCOMB_X52_Y37_N22
\alu|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~12_combout\ = (\alu|Mux11~20_combout\ & ((\alu|Mux11~7_combout\ & (\alu|ShiftLeft0~141_combout\)) # (!\alu|Mux11~7_combout\ & ((\alu|saida~12_combout\))))) # (!\alu|Mux11~20_combout\ & (((!\alu|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~141_combout\,
	datab => \alu|Mux11~20_combout\,
	datac => \alu|saida~12_combout\,
	datad => \alu|Mux11~7_combout\,
	combout => \alu|Mux11~12_combout\);

-- Location: LCCOMB_X52_Y37_N4
\alu|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~13_combout\ = (\alu|Mux11~4_combout\ & ((\alu|Mux11~12_combout\ & ((\alu|ShiftLeft0~107_combout\))) # (!\alu|Mux11~12_combout\ & (\alu|ShiftLeft0~72_combout\)))) # (!\alu|Mux11~4_combout\ & (((\alu|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~4_combout\,
	datab => \alu|ShiftLeft0~72_combout\,
	datac => \alu|ShiftLeft0~107_combout\,
	datad => \alu|Mux11~12_combout\,
	combout => \alu|Mux11~13_combout\);

-- Location: LCCOMB_X52_Y37_N26
\alu|ShiftRight1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~54_combout\ = (\b_regis|Mux29~20_combout\ & ((\b_regis|Mux28~20_combout\ & ((\alu|ShiftRight0~30_combout\))) # (!\b_regis|Mux28~20_combout\ & (\mux_inB_ula|result[31]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \mux_inB_ula|result[31]~2_combout\,
	datad => \alu|ShiftRight0~30_combout\,
	combout => \alu|ShiftRight1~54_combout\);

-- Location: LCCOMB_X52_Y33_N30
\alu|ShiftRight1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~55_combout\ = (!\b_regis|Mux29~20_combout\ & ((\b_regis|Mux28~20_combout\ & ((\alu|ShiftRight0~34_combout\))) # (!\b_regis|Mux28~20_combout\ & (\alu|ShiftRight0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftRight0~27_combout\,
	datad => \alu|ShiftRight0~34_combout\,
	combout => \alu|ShiftRight1~55_combout\);

-- Location: LCCOMB_X52_Y33_N4
\alu|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~14_combout\ = (\alu|Mux0~0_combout\ & ((\alu|ShiftRight1~54_combout\) # (\alu|ShiftRight1~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux0~0_combout\,
	datac => \alu|ShiftRight1~54_combout\,
	datad => \alu|ShiftRight1~55_combout\,
	combout => \alu|Mux11~14_combout\);

-- Location: LCCOMB_X49_Y37_N28
\alu|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~15_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & ((\b_regis|Mux11~20_combout\ & ((\mux_inB_ula|result[20]~13_combout\) # (\contr_ula|ctr_ula[0]~1_combout\))) # (!\b_regis|Mux11~20_combout\ & (\mux_inB_ula|result[20]~13_combout\ & 
-- \contr_ula|ctr_ula[0]~1_combout\)))) # (!\contr_ula|ctr_ula[1]~0_combout\ & (((!\contr_ula|ctr_ula[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux11~20_combout\,
	datab => \contr_ula|ctr_ula[1]~0_combout\,
	datac => \mux_inB_ula|result[20]~13_combout\,
	datad => \contr_ula|ctr_ula[0]~1_combout\,
	combout => \alu|Mux11~15_combout\);

-- Location: LCCOMB_X49_Y37_N18
\alu|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~16_combout\ = (\alu|Mux11~15_combout\ & (((\alu|Add1~40_combout\) # (!\alu|Mux11~9_combout\)))) # (!\alu|Mux11~15_combout\ & (\alu|ShiftRight0~88_combout\ & (\alu|Mux11~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~88_combout\,
	datab => \alu|Mux11~15_combout\,
	datac => \alu|Mux11~9_combout\,
	datad => \alu|Add1~40_combout\,
	combout => \alu|Mux11~16_combout\);

-- Location: LCCOMB_X49_Y37_N8
\alu|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~17_combout\ = (\alu|Mux11~10_combout\ & (!\alu|Mux11~6_combout\ & (\alu|Mux11~14_combout\))) # (!\alu|Mux11~10_combout\ & ((\alu|Mux11~6_combout\) # ((\alu|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~10_combout\,
	datab => \alu|Mux11~6_combout\,
	datac => \alu|Mux11~14_combout\,
	datad => \alu|Mux11~16_combout\,
	combout => \alu|Mux11~17_combout\);

-- Location: LCCOMB_X48_Y39_N30
\alu|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~18_combout\ = (\alu|Mux11~8_combout\ & ((\alu|Mux11~17_combout\ & ((\alu|Mux11~13_combout\))) # (!\alu|Mux11~17_combout\ & (\alu|tmp[20]~40_combout\)))) # (!\alu|Mux11~8_combout\ & (((\alu|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|tmp[20]~40_combout\,
	datab => \alu|Mux11~8_combout\,
	datac => \alu|Mux11~13_combout\,
	datad => \alu|Mux11~17_combout\,
	combout => \alu|Mux11~18_combout\);

-- Location: LCCOMB_X48_Y39_N12
\alu|Mux11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~19_combout\ = (\alu|Mux11~11_combout\ & (\mux_inB_ula|result[31]~2_combout\)) # (!\alu|Mux11~11_combout\ & ((\alu|Mux11~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~11_combout\,
	datac => \mux_inB_ula|result[31]~2_combout\,
	datad => \alu|Mux11~18_combout\,
	combout => \alu|Mux11~19_combout\);

-- Location: LCCOMB_X48_Y39_N26
\mux_md_breg|result[20]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[20]~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux11~19_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \md|altsyncram_component|auto_generated|q_a\(20),
	datac => \mi|altsyncram_component|auto_generated|q_a\(4),
	datad => \alu|Mux11~19_combout\,
	combout => \mux_md_breg|result[20]~14_combout\);

-- Location: LCFF_X47_Y42_N23
\b_regis|um_Reg[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][20]~regout\);

-- Location: LCFF_X47_Y41_N15
\b_regis|um_Reg[7][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][20]~regout\);

-- Location: LCFF_X47_Y42_N17
\b_regis|um_Reg[5][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][20]~regout\);

-- Location: LCCOMB_X47_Y42_N16
\b_regis|Mux43~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[5][20]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[1][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][20]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[5][20]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux43~10_combout\);

-- Location: LCCOMB_X47_Y41_N14
\b_regis|Mux43~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux43~10_combout\ & ((\b_regis|um_Reg[7][20]~regout\))) # (!\b_regis|Mux43~10_combout\ & (\b_regis|um_Reg[3][20]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux43~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[3][20]~regout\,
	datac => \b_regis|um_Reg[7][20]~regout\,
	datad => \b_regis|Mux43~10_combout\,
	combout => \b_regis|Mux43~11_combout\);

-- Location: LCCOMB_X45_Y38_N2
\b_regis|Mux43~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~15_combout\ = (\b_regis|Mux43~14_combout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[4][20]~regout\ & \mi|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux43~14_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[4][20]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux43~15_combout\);

-- Location: LCCOMB_X38_Y38_N8
\b_regis|Mux43~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[10][20]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[8][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[10][20]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[8][20]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux43~12_combout\);

-- Location: LCCOMB_X54_Y38_N26
\b_regis|Mux43~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux43~12_combout\ & (\b_regis|um_Reg[14][20]~regout\)) # (!\b_regis|Mux43~12_combout\ & ((\b_regis|um_Reg[12][20]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux43~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[14][20]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[12][20]~regout\,
	datad => \b_regis|Mux43~12_combout\,
	combout => \b_regis|Mux43~13_combout\);

-- Location: LCCOMB_X45_Y38_N4
\b_regis|Mux43~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|Mux43~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|Mux43~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|Mux43~15_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \b_regis|Mux43~13_combout\,
	combout => \b_regis|Mux43~16_combout\);

-- Location: LCFF_X53_Y39_N7
\b_regis|um_Reg[11][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[20]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][20]~regout\);

-- Location: LCCOMB_X54_Y39_N16
\b_regis|Mux43~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\b_regis|um_Reg[11][20]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[9][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[9][20]~regout\,
	datac => \b_regis|um_Reg[11][20]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux43~17_combout\);

-- Location: LCCOMB_X41_Y39_N20
\b_regis|Mux43~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux43~17_combout\ & ((\b_regis|um_Reg[15][20]~regout\))) # (!\b_regis|Mux43~17_combout\ & (\b_regis|um_Reg[13][20]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux43~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[13][20]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[15][20]~regout\,
	datad => \b_regis|Mux43~17_combout\,
	combout => \b_regis|Mux43~18_combout\);

-- Location: LCCOMB_X45_Y38_N30
\b_regis|Mux43~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux43~16_combout\ & ((\b_regis|Mux43~18_combout\))) # (!\b_regis|Mux43~16_combout\ & (\b_regis|Mux43~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux43~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|Mux43~11_combout\,
	datac => \b_regis|Mux43~16_combout\,
	datad => \b_regis|Mux43~18_combout\,
	combout => \b_regis|Mux43~19_combout\);

-- Location: LCCOMB_X47_Y34_N6
\b_regis|Mux43~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux43~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux43~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux43~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux43~9_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(24),
	datad => \b_regis|Mux43~19_combout\,
	combout => \b_regis|Mux43~20_combout\);

-- Location: LCCOMB_X51_Y36_N0
\alu|ShiftLeft0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~38_combout\ = (\alu|Mux31~22_combout\ & ((\alu|ShiftLeft0~36_combout\) # (\alu|ShiftLeft0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~36_combout\,
	datac => \alu|Mux31~22_combout\,
	datad => \alu|ShiftLeft0~37_combout\,
	combout => \alu|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X51_Y37_N18
\alu|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~0_combout\ = (\alu|Mux11~20_combout\ & ((\alu|Mux11~7_combout\ & ((\alu|ShiftLeft0~38_combout\))) # (!\alu|Mux11~7_combout\ & (\alu|saida~11_combout\)))) # (!\alu|Mux11~20_combout\ & (((!\alu|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|saida~11_combout\,
	datab => \alu|ShiftLeft0~38_combout\,
	datac => \alu|Mux11~20_combout\,
	datad => \alu|Mux11~7_combout\,
	combout => \alu|Mux12~0_combout\);

-- Location: LCCOMB_X50_Y37_N8
\alu|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~1_combout\ = (\alu|Mux12~0_combout\ & (((\alu|ShiftLeft0~104_combout\) # (!\alu|Mux11~4_combout\)))) # (!\alu|Mux12~0_combout\ & (\alu|ShiftLeft0~145_combout\ & (\alu|Mux11~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~145_combout\,
	datab => \alu|Mux12~0_combout\,
	datac => \alu|Mux11~4_combout\,
	datad => \alu|ShiftLeft0~104_combout\,
	combout => \alu|Mux12~1_combout\);

-- Location: LCCOMB_X51_Y36_N30
\alu|ShiftRight0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~83_combout\ = (\alu|ShiftRight0~119_combout\ & ((\alu|ShiftRight1~51_combout\) # ((\alu|ShiftRight0~118_combout\ & \alu|ShiftRight1~44_combout\)))) # (!\alu|ShiftRight0~119_combout\ & (\alu|ShiftRight0~118_combout\ & 
-- (\alu|ShiftRight1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~119_combout\,
	datab => \alu|ShiftRight0~118_combout\,
	datac => \alu|ShiftRight1~44_combout\,
	datad => \alu|ShiftRight1~51_combout\,
	combout => \alu|ShiftRight0~83_combout\);

-- Location: LCCOMB_X51_Y36_N10
\alu|ShiftRight0~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~115_combout\ = (\alu|ShiftRight0~82_combout\) # ((\alu|ShiftRight0~83_combout\) # ((\alu|Mux31~22_combout\ & \alu|ShiftRight1~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~82_combout\,
	datab => \alu|Mux31~22_combout\,
	datac => \alu|ShiftRight1~48_combout\,
	datad => \alu|ShiftRight0~83_combout\,
	combout => \alu|ShiftRight0~115_combout\);

-- Location: LCCOMB_X50_Y37_N16
\alu|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~4_combout\ = (\alu|Mux12~3_combout\ & (((\alu|Add1~38_combout\)) # (!\alu|Mux11~9_combout\))) # (!\alu|Mux12~3_combout\ & (\alu|Mux11~9_combout\ & (\alu|ShiftRight0~115_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux12~3_combout\,
	datab => \alu|Mux11~9_combout\,
	datac => \alu|ShiftRight0~115_combout\,
	datad => \alu|Add1~38_combout\,
	combout => \alu|Mux12~4_combout\);

-- Location: LCCOMB_X50_Y37_N0
\alu|ShiftRight1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~45_combout\ = (\b_regis|Mux29~20_combout\ & ((\b_regis|Mux28~20_combout\ & ((\alu|ShiftRight1~44_combout\))) # (!\b_regis|Mux28~20_combout\ & (\mux_inB_ula|result[31]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \b_regis|Mux28~20_combout\,
	datac => \mux_inB_ula|result[31]~2_combout\,
	datad => \alu|ShiftRight1~44_combout\,
	combout => \alu|ShiftRight1~45_combout\);

-- Location: LCCOMB_X50_Y37_N20
\alu|ShiftRight1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~52_combout\ = (\b_regis|Mux28~20_combout\ & (\alu|ShiftRight1~48_combout\)) # (!\b_regis|Mux28~20_combout\ & ((\alu|ShiftRight1~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux28~20_combout\,
	datac => \alu|ShiftRight1~48_combout\,
	datad => \alu|ShiftRight1~51_combout\,
	combout => \alu|ShiftRight1~52_combout\);

-- Location: LCCOMB_X50_Y37_N26
\alu|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~2_combout\ = (\alu|Mux0~0_combout\ & ((\alu|ShiftRight1~45_combout\) # ((!\b_regis|Mux29~20_combout\ & \alu|ShiftRight1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \alu|ShiftRight1~45_combout\,
	datac => \alu|ShiftRight1~52_combout\,
	datad => \alu|Mux0~0_combout\,
	combout => \alu|Mux12~2_combout\);

-- Location: LCCOMB_X50_Y37_N30
\alu|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~5_combout\ = (\alu|Mux11~10_combout\ & (!\alu|Mux11~6_combout\ & ((\alu|Mux12~2_combout\)))) # (!\alu|Mux11~10_combout\ & ((\alu|Mux11~6_combout\) # ((\alu|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~10_combout\,
	datab => \alu|Mux11~6_combout\,
	datac => \alu|Mux12~4_combout\,
	datad => \alu|Mux12~2_combout\,
	combout => \alu|Mux12~5_combout\);

-- Location: LCCOMB_X50_Y37_N4
\alu|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~6_combout\ = (\alu|Mux11~8_combout\ & ((\alu|Mux12~5_combout\ & ((\alu|Mux12~1_combout\))) # (!\alu|Mux12~5_combout\ & (\alu|tmp[19]~38_combout\)))) # (!\alu|Mux11~8_combout\ & (((\alu|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~8_combout\,
	datab => \alu|tmp[19]~38_combout\,
	datac => \alu|Mux12~1_combout\,
	datad => \alu|Mux12~5_combout\,
	combout => \alu|Mux12~6_combout\);

-- Location: LCCOMB_X50_Y37_N14
\alu|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~7_combout\ = (\alu|Mux11~11_combout\ & ((\mux_inB_ula|result[31]~2_combout\))) # (!\alu|Mux11~11_combout\ & (\alu|Mux12~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~11_combout\,
	datac => \alu|Mux12~6_combout\,
	datad => \mux_inB_ula|result[31]~2_combout\,
	combout => \alu|Mux12~7_combout\);

-- Location: LCCOMB_X50_Y37_N12
\mux_md_breg|result[19]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[19]~15_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux12~7_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \md|altsyncram_component|auto_generated|q_a\(19),
	datac => \alu|Mux12~7_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(4),
	combout => \mux_md_breg|result[19]~15_combout\);

-- Location: LCCOMB_X42_Y39_N24
\b_regis|um_Reg[13][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[13][19]~feeder_combout\ = \mux_md_breg|result[19]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[19]~15_combout\,
	combout => \b_regis|um_Reg[13][19]~feeder_combout\);

-- Location: LCFF_X42_Y39_N25
\b_regis|um_Reg[13][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[13][19]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][19]~regout\);

-- Location: LCFF_X41_Y39_N27
\b_regis|um_Reg[15][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][19]~regout\);

-- Location: LCCOMB_X42_Y39_N18
\b_regis|Mux44~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[11][19]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\b_regis|um_Reg[9][19]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[11][19]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[9][19]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux44~17_combout\);

-- Location: LCCOMB_X41_Y39_N26
\b_regis|Mux44~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux44~17_combout\ & ((\b_regis|um_Reg[15][19]~regout\))) # (!\b_regis|Mux44~17_combout\ & (\b_regis|um_Reg[13][19]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux44~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[13][19]~regout\,
	datac => \b_regis|um_Reg[15][19]~regout\,
	datad => \b_regis|Mux44~17_combout\,
	combout => \b_regis|Mux44~18_combout\);

-- Location: LCCOMB_X45_Y38_N0
\b_regis|Mux44~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][19]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[6][19]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[2][19]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux44~14_combout\);

-- Location: LCCOMB_X45_Y38_N6
\b_regis|Mux44~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~15_combout\ = (\b_regis|Mux44~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22) & (!\mi|altsyncram_component|auto_generated|q_a\(21) & \b_regis|um_Reg[4][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[4][19]~regout\,
	datad => \b_regis|Mux44~14_combout\,
	combout => \b_regis|Mux44~15_combout\);

-- Location: LCFF_X40_Y37_N27
\b_regis|um_Reg[7][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][19]~regout\);

-- Location: LCCOMB_X40_Y37_N26
\b_regis|Mux44~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~13_combout\ = (\b_regis|Mux44~12_combout\ & (((\b_regis|um_Reg[7][19]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21)))) # (!\b_regis|Mux44~12_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\b_regis|um_Reg[3][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux44~12_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[7][19]~regout\,
	datad => \b_regis|um_Reg[3][19]~regout\,
	combout => \b_regis|Mux44~13_combout\);

-- Location: LCCOMB_X48_Y32_N30
\b_regis|Mux44~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23)) # ((\b_regis|Mux44~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|Mux44~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|Mux44~15_combout\,
	datad => \b_regis|Mux44~13_combout\,
	combout => \b_regis|Mux44~16_combout\);

-- Location: LCCOMB_X48_Y32_N8
\b_regis|Mux44~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux44~16_combout\ & ((\b_regis|Mux44~18_combout\))) # (!\b_regis|Mux44~16_combout\ & (\b_regis|Mux44~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux44~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux44~11_combout\,
	datab => \b_regis|Mux44~18_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \b_regis|Mux44~16_combout\,
	combout => \b_regis|Mux44~19_combout\);

-- Location: LCCOMB_X39_Y37_N18
\b_regis|Mux44~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~8_combout\ = (\b_regis|Mux44~7_combout\ & (((\b_regis|um_Reg[31][19]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\b_regis|Mux44~7_combout\ & (\b_regis|um_Reg[30][19]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux44~7_combout\,
	datab => \b_regis|um_Reg[30][19]~regout\,
	datac => \b_regis|um_Reg[31][19]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux44~8_combout\);

-- Location: LCFF_X48_Y32_N29
\b_regis|um_Reg[25][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][19]~regout\);

-- Location: LCCOMB_X44_Y39_N4
\b_regis|Mux44~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[24][19]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\b_regis|um_Reg[16][19]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[24][19]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[16][19]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux44~4_combout\);

-- Location: LCCOMB_X52_Y39_N28
\b_regis|um_Reg[17][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[17][19]~feeder_combout\ = \mux_md_breg|result[19]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[19]~15_combout\,
	combout => \b_regis|um_Reg[17][19]~feeder_combout\);

-- Location: LCFF_X52_Y39_N29
\b_regis|um_Reg[17][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[17][19]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][19]~regout\);

-- Location: LCCOMB_X48_Y32_N14
\b_regis|Mux44~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux44~4_combout\ & (\b_regis|um_Reg[25][19]~regout\)) # (!\b_regis|Mux44~4_combout\ & ((\b_regis|um_Reg[17][19]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux44~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[25][19]~regout\,
	datac => \b_regis|Mux44~4_combout\,
	datad => \b_regis|um_Reg[17][19]~regout\,
	combout => \b_regis|Mux44~5_combout\);

-- Location: LCFF_X48_Y32_N11
\b_regis|um_Reg[29][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][19]~regout\);

-- Location: LCFF_X44_Y39_N3
\b_regis|um_Reg[20][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][19]~regout\);

-- Location: LCFF_X50_Y37_N13
\b_regis|um_Reg[21][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_md_breg|result[19]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][19]~regout\);

-- Location: LCCOMB_X44_Y39_N2
\b_regis|Mux44~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23)) # ((\b_regis|um_Reg[21][19]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|um_Reg[20][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[20][19]~regout\,
	datad => \b_regis|um_Reg[21][19]~regout\,
	combout => \b_regis|Mux44~2_combout\);

-- Location: LCCOMB_X48_Y32_N10
\b_regis|Mux44~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux44~2_combout\ & ((\b_regis|um_Reg[29][19]~regout\))) # (!\b_regis|Mux44~2_combout\ & (\b_regis|um_Reg[28][19]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[28][19]~regout\,
	datac => \b_regis|um_Reg[29][19]~regout\,
	datad => \b_regis|Mux44~2_combout\,
	combout => \b_regis|Mux44~3_combout\);

-- Location: LCCOMB_X48_Y32_N24
\b_regis|Mux44~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (\mi|altsyncram_component|auto_generated|q_a\(22))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|Mux44~3_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|Mux44~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|Mux44~5_combout\,
	datad => \b_regis|Mux44~3_combout\,
	combout => \b_regis|Mux44~6_combout\);

-- Location: LCCOMB_X43_Y34_N26
\b_regis|Mux44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[26][19]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\mi|altsyncram_component|auto_generated|q_a\(20) & \b_regis|um_Reg[18][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][19]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \b_regis|um_Reg[18][19]~regout\,
	combout => \b_regis|Mux44~0_combout\);

-- Location: LCCOMB_X44_Y32_N28
\b_regis|Mux44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~1_combout\ = (\b_regis|Mux44~0_combout\ & (((\b_regis|um_Reg[27][19]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\b_regis|Mux44~0_combout\ & (\b_regis|um_Reg[19][19]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[19][19]~regout\,
	datab => \b_regis|um_Reg[27][19]~regout\,
	datac => \b_regis|Mux44~0_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux44~1_combout\);

-- Location: LCCOMB_X48_Y32_N2
\b_regis|Mux44~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux44~6_combout\ & (\b_regis|Mux44~8_combout\)) # (!\b_regis|Mux44~6_combout\ & ((\b_regis|Mux44~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux44~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux44~8_combout\,
	datac => \b_regis|Mux44~6_combout\,
	datad => \b_regis|Mux44~1_combout\,
	combout => \b_regis|Mux44~9_combout\);

-- Location: LCCOMB_X48_Y32_N26
\b_regis|Mux44~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux44~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux44~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux44~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux44~19_combout\,
	datad => \b_regis|Mux44~9_combout\,
	combout => \b_regis|Mux44~20_combout\);

-- Location: LCCOMB_X51_Y35_N16
\alu|ShiftLeft0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~52_combout\ = (\alu|ShiftLeft0~51_combout\) # (\alu|ShiftLeft0~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|ShiftLeft0~51_combout\,
	datad => \alu|ShiftLeft0~50_combout\,
	combout => \alu|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X51_Y35_N26
\alu|ShiftLeft0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~53_combout\ = (\b_regis|Mux28~20_combout\ & ((\b_regis|Mux29~20_combout\ & ((\alu|ShiftLeft0~49_combout\))) # (!\b_regis|Mux29~20_combout\ & (\alu|ShiftLeft0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \b_regis|Mux28~20_combout\,
	datac => \alu|ShiftLeft0~52_combout\,
	datad => \alu|ShiftLeft0~49_combout\,
	combout => \alu|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X54_Y37_N26
\alu|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux8~0_combout\ = (\alu|Mux11~20_combout\ & ((\alu|Mux11~7_combout\ & ((\alu|ShiftLeft0~53_combout\))) # (!\alu|Mux11~7_combout\ & (\alu|saida~15_combout\)))) # (!\alu|Mux11~20_combout\ & (((!\alu|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|saida~15_combout\,
	datab => \alu|Mux11~20_combout\,
	datac => \alu|Mux11~7_combout\,
	datad => \alu|ShiftLeft0~53_combout\,
	combout => \alu|Mux8~0_combout\);

-- Location: LCCOMB_X51_Y35_N4
\alu|ShiftLeft0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~85_combout\ = (\b_regis|Mux29~20_combout\ & (((\alu|ShiftLeft0~68_combout\)))) # (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftLeft0~84_combout\) # ((\alu|ShiftLeft0~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \alu|ShiftLeft0~84_combout\,
	datac => \alu|ShiftLeft0~68_combout\,
	datad => \alu|ShiftLeft0~83_combout\,
	combout => \alu|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X51_Y32_N10
\alu|ShiftLeft0~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~117_combout\ = (\b_regis|Mux29~20_combout\ & (\alu|ShiftLeft0~103_combout\)) # (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftLeft0~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftLeft0~103_combout\,
	datad => \alu|ShiftLeft0~116_combout\,
	combout => \alu|ShiftLeft0~117_combout\);

-- Location: LCCOMB_X54_Y37_N8
\alu|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux8~1_combout\ = (\alu|Mux11~4_combout\ & ((\alu|Mux8~0_combout\ & ((\alu|ShiftLeft0~117_combout\))) # (!\alu|Mux8~0_combout\ & (\alu|ShiftLeft0~85_combout\)))) # (!\alu|Mux11~4_combout\ & (\alu|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~4_combout\,
	datab => \alu|Mux8~0_combout\,
	datac => \alu|ShiftLeft0~85_combout\,
	datad => \alu|ShiftLeft0~117_combout\,
	combout => \alu|Mux8~1_combout\);

-- Location: LCCOMB_X54_Y37_N14
\alu|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux8~2_combout\ = (\alu|Mux0~0_combout\ & ((\alu|ShiftRight0~98_combout\) # ((!\b_regis|Mux28~20_combout\ & \mux_inB_ula|result[31]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \alu|Mux0~0_combout\,
	datac => \mux_inB_ula|result[31]~2_combout\,
	datad => \alu|ShiftRight0~98_combout\,
	combout => \alu|Mux8~2_combout\);

-- Location: LCCOMB_X53_Y33_N8
\alu|ShiftRight0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~100_combout\ = (\alu|ShiftRight0~119_combout\ & (\alu|ShiftLeft0~139_combout\ & \mux_inB_ula|result[31]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~119_combout\,
	datac => \alu|ShiftLeft0~139_combout\,
	datad => \mux_inB_ula|result[31]~2_combout\,
	combout => \alu|ShiftRight0~100_combout\);

-- Location: LCCOMB_X54_Y35_N30
\alu|ShiftRight0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~101_combout\ = (\alu|ShiftRight0~97_combout\) # ((\alu|ShiftRight0~100_combout\) # ((\alu|ShiftRight1~51_combout\ & \alu|ShiftRight0~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~97_combout\,
	datab => \alu|ShiftRight1~51_combout\,
	datac => \alu|ShiftRight0~118_combout\,
	datad => \alu|ShiftRight0~100_combout\,
	combout => \alu|ShiftRight0~101_combout\);

-- Location: LCCOMB_X53_Y37_N26
\alu|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux8~4_combout\ = (\alu|Mux8~3_combout\ & (((\alu|Add1~46_combout\) # (!\alu|Mux11~9_combout\)))) # (!\alu|Mux8~3_combout\ & (\alu|ShiftRight0~101_combout\ & (\alu|Mux11~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux8~3_combout\,
	datab => \alu|ShiftRight0~101_combout\,
	datac => \alu|Mux11~9_combout\,
	datad => \alu|Add1~46_combout\,
	combout => \alu|Mux8~4_combout\);

-- Location: LCCOMB_X54_Y37_N12
\alu|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux8~5_combout\ = (\alu|Mux11~10_combout\ & (!\alu|Mux11~6_combout\ & (\alu|Mux8~2_combout\))) # (!\alu|Mux11~10_combout\ & ((\alu|Mux11~6_combout\) # ((\alu|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~10_combout\,
	datab => \alu|Mux11~6_combout\,
	datac => \alu|Mux8~2_combout\,
	datad => \alu|Mux8~4_combout\,
	combout => \alu|Mux8~5_combout\);

-- Location: LCCOMB_X54_Y37_N10
\alu|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux8~6_combout\ = (\alu|Mux11~8_combout\ & ((\alu|Mux8~5_combout\ & ((\alu|Mux8~1_combout\))) # (!\alu|Mux8~5_combout\ & (\alu|tmp[23]~46_combout\)))) # (!\alu|Mux11~8_combout\ & (((\alu|Mux8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~8_combout\,
	datab => \alu|tmp[23]~46_combout\,
	datac => \alu|Mux8~1_combout\,
	datad => \alu|Mux8~5_combout\,
	combout => \alu|Mux8~6_combout\);

-- Location: LCCOMB_X54_Y37_N28
\alu|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux8~7_combout\ = (\alu|Mux11~11_combout\ & (\mux_inB_ula|result[31]~2_combout\)) # (!\alu|Mux11~11_combout\ & ((\alu|Mux8~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[31]~2_combout\,
	datac => \alu|Mux11~11_combout\,
	datad => \alu|Mux8~6_combout\,
	combout => \alu|Mux8~7_combout\);

-- Location: LCCOMB_X54_Y37_N6
\mux_md_breg|result[23]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[23]~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux8~7_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \md|altsyncram_component|auto_generated|q_a\(23),
	datad => \alu|Mux8~7_combout\,
	combout => \mux_md_breg|result[23]~11_combout\);

-- Location: LCFF_X38_Y39_N9
\b_regis|um_Reg[19][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][23]~regout\);

-- Location: LCCOMB_X44_Y40_N22
\b_regis|Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[26][23]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\b_regis|um_Reg[18][23]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[26][23]~regout\,
	datac => \b_regis|um_Reg[18][23]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux40~0_combout\);

-- Location: LCCOMB_X44_Y32_N2
\b_regis|Mux40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux40~0_combout\ & (\b_regis|um_Reg[27][23]~regout\)) # (!\b_regis|Mux40~0_combout\ & ((\b_regis|um_Reg[19][23]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][23]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[19][23]~regout\,
	datad => \b_regis|Mux40~0_combout\,
	combout => \b_regis|Mux40~1_combout\);

-- Location: LCFF_X41_Y37_N9
\b_regis|um_Reg[28][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][23]~regout\);

-- Location: LCFF_X41_Y34_N31
\b_regis|um_Reg[20][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][23]~regout\);

-- Location: LCCOMB_X41_Y34_N30
\b_regis|Mux40~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[21][23]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\b_regis|um_Reg[20][23]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[21][23]~regout\,
	datac => \b_regis|um_Reg[20][23]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux40~2_combout\);

-- Location: LCCOMB_X41_Y37_N8
\b_regis|Mux40~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux40~2_combout\ & (\b_regis|um_Reg[29][23]~regout\)) # (!\b_regis|Mux40~2_combout\ & ((\b_regis|um_Reg[28][23]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[29][23]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[28][23]~regout\,
	datad => \b_regis|Mux40~2_combout\,
	combout => \b_regis|Mux40~3_combout\);

-- Location: LCFF_X41_Y37_N7
\b_regis|um_Reg[16][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][23]~regout\);

-- Location: LCCOMB_X40_Y34_N24
\b_regis|um_Reg[24][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[24][23]~feeder_combout\ = \mux_md_breg|result[23]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[23]~11_combout\,
	combout => \b_regis|um_Reg[24][23]~feeder_combout\);

-- Location: LCFF_X40_Y34_N25
\b_regis|um_Reg[24][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[24][23]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][23]~regout\);

-- Location: LCCOMB_X41_Y37_N6
\b_regis|Mux40~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (\mi|altsyncram_component|auto_generated|q_a\(23))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|um_Reg[24][23]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|um_Reg[16][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[16][23]~regout\,
	datad => \b_regis|um_Reg[24][23]~regout\,
	combout => \b_regis|Mux40~4_combout\);

-- Location: LCCOMB_X41_Y33_N30
\b_regis|Mux40~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux40~4_combout\ & (\b_regis|um_Reg[25][23]~regout\)) # (!\b_regis|Mux40~4_combout\ & ((\b_regis|um_Reg[17][23]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux40~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[25][23]~regout\,
	datac => \b_regis|um_Reg[17][23]~regout\,
	datad => \b_regis|Mux40~4_combout\,
	combout => \b_regis|Mux40~5_combout\);

-- Location: LCCOMB_X41_Y37_N14
\b_regis|Mux40~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|Mux40~3_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux40~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux40~3_combout\,
	datac => \b_regis|Mux40~5_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux40~6_combout\);

-- Location: LCCOMB_X44_Y35_N20
\b_regis|Mux40~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux40~6_combout\ & (\b_regis|Mux40~8_combout\)) # (!\b_regis|Mux40~6_combout\ & ((\b_regis|Mux40~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux40~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux40~8_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux40~1_combout\,
	datad => \b_regis|Mux40~6_combout\,
	combout => \b_regis|Mux40~9_combout\);

-- Location: LCFF_X38_Y38_N1
\b_regis|um_Reg[8][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][23]~regout\);

-- Location: LCCOMB_X38_Y38_N0
\b_regis|Mux40~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[10][23]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[8][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[10][23]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[8][23]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux40~10_combout\);

-- Location: LCCOMB_X45_Y35_N8
\b_regis|Mux40~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux40~10_combout\ & ((\b_regis|um_Reg[14][23]~regout\))) # (!\b_regis|Mux40~10_combout\ & (\b_regis|um_Reg[12][23]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux40~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][23]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[14][23]~regout\,
	datad => \b_regis|Mux40~10_combout\,
	combout => \b_regis|Mux40~11_combout\);

-- Location: LCCOMB_X40_Y37_N6
\b_regis|Mux40~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~13_combout\ = (\b_regis|Mux40~12_combout\ & (((\b_regis|um_Reg[7][23]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21)))) # (!\b_regis|Mux40~12_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\b_regis|um_Reg[3][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux40~12_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[7][23]~regout\,
	datad => \b_regis|um_Reg[3][23]~regout\,
	combout => \b_regis|Mux40~13_combout\);

-- Location: LCFF_X40_Y38_N1
\b_regis|um_Reg[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][23]~regout\);

-- Location: LCCOMB_X40_Y38_N0
\b_regis|Mux40~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|um_Reg[6][23]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|um_Reg[2][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[2][23]~regout\,
	datad => \b_regis|um_Reg[6][23]~regout\,
	combout => \b_regis|Mux40~14_combout\);

-- Location: LCCOMB_X40_Y38_N28
\b_regis|Mux40~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~15_combout\ = (\b_regis|Mux40~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22) & (!\mi|altsyncram_component|auto_generated|q_a\(21) & \b_regis|um_Reg[4][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[4][23]~regout\,
	datad => \b_regis|Mux40~14_combout\,
	combout => \b_regis|Mux40~15_combout\);

-- Location: LCCOMB_X43_Y35_N14
\b_regis|Mux40~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|Mux40~13_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux40~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|Mux40~13_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \b_regis|Mux40~15_combout\,
	combout => \b_regis|Mux40~16_combout\);

-- Location: LCFF_X38_Y35_N25
\b_regis|um_Reg[9][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[23]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][23]~regout\);

-- Location: LCCOMB_X38_Y35_N24
\b_regis|Mux40~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[11][23]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\b_regis|um_Reg[9][23]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[11][23]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[9][23]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux40~17_combout\);

-- Location: LCCOMB_X41_Y39_N16
\b_regis|Mux40~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux40~17_combout\ & ((\b_regis|um_Reg[15][23]~regout\))) # (!\b_regis|Mux40~17_combout\ & (\b_regis|um_Reg[13][23]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux40~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[13][23]~regout\,
	datac => \b_regis|um_Reg[15][23]~regout\,
	datad => \b_regis|Mux40~17_combout\,
	combout => \b_regis|Mux40~18_combout\);

-- Location: LCCOMB_X43_Y35_N12
\b_regis|Mux40~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux40~16_combout\ & ((\b_regis|Mux40~18_combout\))) # (!\b_regis|Mux40~16_combout\ & (\b_regis|Mux40~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux40~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|Mux40~11_combout\,
	datac => \b_regis|Mux40~16_combout\,
	datad => \b_regis|Mux40~18_combout\,
	combout => \b_regis|Mux40~19_combout\);

-- Location: LCCOMB_X44_Y35_N10
\b_regis|Mux40~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux40~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux40~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux40~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux40~9_combout\,
	datad => \b_regis|Mux40~19_combout\,
	combout => \b_regis|Mux40~20_combout\);

-- Location: LCCOMB_X44_Y35_N16
\mux_inB_ula|result[23]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[23]~10_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux40~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux8~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|Mux1~0_combout\,
	datac => \imm|Mux8~1_combout\,
	datad => \b_regis|Mux40~20_combout\,
	combout => \mux_inB_ula|result[23]~10_combout\);

-- Location: LCCOMB_X45_Y34_N8
\alu|ShiftRight0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~64_combout\ = (\alu|ShiftRight0~116_combout\ & ((\mux_inB_ula|result[23]~10_combout\) # ((\alu|ShiftLeft0~140_combout\ & \mux_inB_ula|result[24]~9_combout\)))) # (!\alu|ShiftRight0~116_combout\ & (\alu|ShiftLeft0~140_combout\ & 
-- (\mux_inB_ula|result[24]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~116_combout\,
	datab => \alu|ShiftLeft0~140_combout\,
	datac => \mux_inB_ula|result[24]~9_combout\,
	datad => \mux_inB_ula|result[23]~10_combout\,
	combout => \alu|ShiftRight0~64_combout\);

-- Location: LCCOMB_X45_Y34_N26
\alu|Mux22~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~15_combout\ = (\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight0~64_combout\) # ((\alu|ShiftRight0~63_combout\)))) # (!\b_regis|Mux29~20_combout\ & (((\alu|ShiftRight0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \alu|ShiftRight0~64_combout\,
	datac => \alu|ShiftRight0~67_combout\,
	datad => \alu|ShiftRight0~63_combout\,
	combout => \alu|Mux22~15_combout\);

-- Location: LCCOMB_X51_Y34_N2
\alu|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~4_combout\ = (\b_regis|Mux28~20_combout\ & ((\alu|Mux28~23_combout\ & (\mux_inB_ula|result[31]~2_combout\)) # (!\alu|Mux28~23_combout\ & ((\alu|ShiftRight1~17_combout\))))) # (!\b_regis|Mux28~20_combout\ & (\mux_inB_ula|result[31]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \mux_inB_ula|result[31]~2_combout\,
	datac => \alu|ShiftRight1~17_combout\,
	datad => \alu|Mux28~23_combout\,
	combout => \alu|Mux22~4_combout\);

-- Location: LCCOMB_X51_Y34_N20
\alu|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~7_combout\ = (\alu|Mux28~10_combout\ & (!\contr_ula|ctr_ula[0]~1_combout\ & (\alu|Mux28~24_combout\ & \alu|tmp[9]~18_combout\))) # (!\alu|Mux28~10_combout\ & (((!\alu|Mux28~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \alu|Mux28~10_combout\,
	datac => \alu|Mux28~24_combout\,
	datad => \alu|tmp[9]~18_combout\,
	combout => \alu|Mux22~7_combout\);

-- Location: LCCOMB_X51_Y34_N4
\alu|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~10_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (((!\mux_inB_ula|result[9]~24_combout\ & !\b_regis|Mux22~20_combout\)) # (!\contr_ula|ctr_ula[1]~0_combout\))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (\contr_ula|ctr_ula[1]~0_combout\ & 
-- ((!\b_regis|Mux22~20_combout\) # (!\mux_inB_ula|result[9]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \mux_inB_ula|result[9]~24_combout\,
	datac => \contr_ula|ctr_ula[1]~0_combout\,
	datad => \b_regis|Mux22~20_combout\,
	combout => \alu|Mux22~10_combout\);

-- Location: LCCOMB_X51_Y34_N22
\alu|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~11_combout\ = (\alu|Mux22~10_combout\ & (((!\alu|Mux28~12_combout\) # (!\alu|ShiftRight0~103_combout\)))) # (!\alu|Mux22~10_combout\ & (!\alu|Add1~18_combout\ & ((\alu|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add1~18_combout\,
	datab => \alu|Mux22~10_combout\,
	datac => \alu|ShiftRight0~103_combout\,
	datad => \alu|Mux28~12_combout\,
	combout => \alu|Mux22~11_combout\);

-- Location: LCCOMB_X51_Y34_N24
\alu|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~12_combout\ = (\alu|ShiftLeft0~61_combout\) # ((\alu|Mux22~7_combout\) # ((!\alu|Mux28~10_combout\ & !\alu|Mux22~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~10_combout\,
	datab => \alu|ShiftLeft0~61_combout\,
	datac => \alu|Mux22~7_combout\,
	datad => \alu|Mux22~11_combout\,
	combout => \alu|Mux22~12_combout\);

-- Location: LCCOMB_X51_Y34_N10
\alu|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~6_combout\ = (!\alu|Mux28~10_combout\ & ((\alu|Mux22~5_combout\ & ((\alu|Add1~18_combout\) # (!\alu|Mux28~12_combout\))) # (!\alu|Mux22~5_combout\ & ((\alu|Mux28~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux22~5_combout\,
	datab => \alu|Mux28~10_combout\,
	datac => \alu|Add1~18_combout\,
	datad => \alu|Mux28~12_combout\,
	combout => \alu|Mux22~6_combout\);

-- Location: LCCOMB_X51_Y34_N18
\alu|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~8_combout\ = (\alu|Mux22~7_combout\) # ((\alu|Mux22~6_combout\ & ((\alu|Mux22~5_combout\) # (\alu|ShiftRight0~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux22~5_combout\,
	datab => \alu|ShiftRight0~103_combout\,
	datac => \alu|Mux22~7_combout\,
	datad => \alu|Mux22~6_combout\,
	combout => \alu|Mux22~8_combout\);

-- Location: LCCOMB_X51_Y34_N0
\alu|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~9_combout\ = (\alu|Mux28~11_combout\ & ((\mux_inB_ula|result[9]~24_combout\ $ (\b_regis|Mux22~20_combout\)) # (!\alu|Mux22~8_combout\))) # (!\alu|Mux28~11_combout\ & (((\alu|Mux22~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[9]~24_combout\,
	datab => \b_regis|Mux22~20_combout\,
	datac => \alu|Mux28~11_combout\,
	datad => \alu|Mux22~8_combout\,
	combout => \alu|Mux22~9_combout\);

-- Location: LCCOMB_X51_Y34_N26
\alu|Mux22~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~13_combout\ = (\alu|Mux28~23_combout\ & (\alu|ShiftRight0~61_combout\)) # (!\alu|Mux28~23_combout\ & (((\alu|Mux22~12_combout\ & \alu|Mux22~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~61_combout\,
	datab => \alu|Mux28~23_combout\,
	datac => \alu|Mux22~12_combout\,
	datad => \alu|Mux22~9_combout\,
	combout => \alu|Mux22~13_combout\);

-- Location: LCCOMB_X51_Y34_N12
\alu|Mux22~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~14_combout\ = (\alu|Mux28~7_combout\ & (\alu|Mux22~4_combout\)) # (!\alu|Mux28~7_combout\ & ((\alu|Mux22~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux28~7_combout\,
	datac => \alu|Mux22~4_combout\,
	datad => \alu|Mux22~13_combout\,
	combout => \alu|Mux22~14_combout\);

-- Location: LCCOMB_X51_Y34_N30
\alu|Mux22~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~16_combout\ = (\alu|Mux19~4_combout\ & (((\alu|Mux29~2_combout\ & \alu|Mux22~14_combout\)))) # (!\alu|Mux19~4_combout\ & (\alu|Mux22~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux19~4_combout\,
	datab => \alu|Mux22~15_combout\,
	datac => \alu|Mux29~2_combout\,
	datad => \alu|Mux22~14_combout\,
	combout => \alu|Mux22~16_combout\);

-- Location: LCCOMB_X52_Y36_N28
\mux_md_breg|result[8]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[8]~26_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux23~11_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datab => \md|altsyncram_component|auto_generated|q_a\(8),
	datad => \alu|Mux23~11_combout\,
	combout => \mux_md_breg|result[8]~26_combout\);

-- Location: LCFF_X36_Y40_N5
\b_regis|um_Reg[23][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][8]~regout\);

-- Location: LCCOMB_X38_Y40_N6
\b_regis|um_Reg[19][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[19][8]~feeder_combout\ = \mux_md_breg|result[8]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[8]~26_combout\,
	combout => \b_regis|um_Reg[19][8]~feeder_combout\);

-- Location: LCFF_X38_Y40_N7
\b_regis|um_Reg[19][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[19][8]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][8]~regout\);

-- Location: LCCOMB_X36_Y40_N4
\b_regis|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18)) # ((\b_regis|um_Reg[23][8]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[19][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[23][8]~regout\,
	datad => \b_regis|um_Reg[19][8]~regout\,
	combout => \b_regis|Mux23~7_combout\);

-- Location: LCCOMB_X36_Y40_N2
\b_regis|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux23~7_combout\ & (\b_regis|um_Reg[31][8]~regout\)) # (!\b_regis|Mux23~7_combout\ & ((\b_regis|um_Reg[27][8]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[31][8]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux23~7_combout\,
	datad => \b_regis|um_Reg[27][8]~regout\,
	combout => \b_regis|Mux23~8_combout\);

-- Location: LCFF_X44_Y36_N1
\b_regis|um_Reg[21][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][8]~regout\);

-- Location: LCCOMB_X45_Y36_N24
\b_regis|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|um_Reg[21][8]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|um_Reg[17][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[17][8]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[21][8]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux23~0_combout\);

-- Location: LCCOMB_X52_Y40_N4
\b_regis|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux23~0_combout\ & ((\b_regis|um_Reg[29][8]~regout\))) # (!\b_regis|Mux23~0_combout\ & (\b_regis|um_Reg[25][8]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[25][8]~regout\,
	datab => \b_regis|um_Reg[29][8]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|Mux23~0_combout\,
	combout => \b_regis|Mux23~1_combout\);

-- Location: LCCOMB_X52_Y40_N2
\b_regis|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|um_Reg[24][8]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[16][8]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[16][8]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[24][8]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux23~4_combout\);

-- Location: LCCOMB_X52_Y40_N8
\b_regis|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux23~4_combout\ & ((\b_regis|um_Reg[28][8]~regout\))) # (!\b_regis|Mux23~4_combout\ & (\b_regis|um_Reg[20][8]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[20][8]~regout\,
	datac => \b_regis|um_Reg[28][8]~regout\,
	datad => \b_regis|Mux23~4_combout\,
	combout => \b_regis|Mux23~5_combout\);

-- Location: LCCOMB_X38_Y41_N22
\b_regis|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|um_Reg[26][8]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[18][8]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[18][8]~regout\,
	datab => \b_regis|um_Reg[26][8]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux23~2_combout\);

-- Location: LCCOMB_X40_Y41_N10
\b_regis|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux23~2_combout\ & (\b_regis|um_Reg[30][8]~regout\)) # (!\b_regis|Mux23~2_combout\ & ((\b_regis|um_Reg[22][8]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[30][8]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[22][8]~regout\,
	datad => \b_regis|Mux23~2_combout\,
	combout => \b_regis|Mux23~3_combout\);

-- Location: LCCOMB_X52_Y40_N22
\b_regis|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (\mi|altsyncram_component|auto_generated|q_a\(16))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|Mux23~3_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|Mux23~5_combout\,
	datad => \b_regis|Mux23~3_combout\,
	combout => \b_regis|Mux23~6_combout\);

-- Location: LCCOMB_X52_Y40_N24
\b_regis|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux23~6_combout\ & (\b_regis|Mux23~8_combout\)) # (!\b_regis|Mux23~6_combout\ & ((\b_regis|Mux23~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux23~8_combout\,
	datac => \b_regis|Mux23~1_combout\,
	datad => \b_regis|Mux23~6_combout\,
	combout => \b_regis|Mux23~9_combout\);

-- Location: LCFF_X52_Y42_N17
\b_regis|um_Reg[8][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][8]~regout\);

-- Location: LCFF_X53_Y40_N5
\b_regis|um_Reg[10][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][8]~regout\);

-- Location: LCCOMB_X53_Y40_N4
\b_regis|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[10][8]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[8][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[8][8]~regout\,
	datac => \b_regis|um_Reg[10][8]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux23~10_combout\);

-- Location: LCCOMB_X53_Y40_N20
\b_regis|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~11_combout\ = (\b_regis|Mux23~10_combout\ & ((\b_regis|um_Reg[11][8]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\b_regis|Mux23~10_combout\ & (((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- \b_regis|um_Reg[9][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[11][8]~regout\,
	datab => \b_regis|Mux23~10_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \b_regis|um_Reg[9][8]~regout\,
	combout => \b_regis|Mux23~11_combout\);

-- Location: LCCOMB_X45_Y38_N24
\b_regis|Mux23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[5][8]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[4][8]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[5][8]~regout\,
	datac => \b_regis|um_Reg[4][8]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux23~12_combout\);

-- Location: LCCOMB_X53_Y42_N6
\b_regis|Mux23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux23~12_combout\ & ((\b_regis|um_Reg[7][8]~regout\))) # (!\b_regis|Mux23~12_combout\ & (\b_regis|um_Reg[6][8]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[6][8]~regout\,
	datab => \b_regis|um_Reg[7][8]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux23~12_combout\,
	combout => \b_regis|Mux23~13_combout\);

-- Location: LCFF_X44_Y36_N31
\b_regis|um_Reg[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[8]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][8]~regout\);

-- Location: LCCOMB_X45_Y33_N22
\b_regis|Mux23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[3][8]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[1][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][8]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[3][8]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux23~14_combout\);

-- Location: LCCOMB_X52_Y40_N30
\b_regis|Mux23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~15_combout\ = (\b_regis|Mux23~14_combout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|um_Reg[2][8]~regout\ & \mi|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[2][8]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux23~14_combout\,
	combout => \b_regis|Mux23~15_combout\);

-- Location: LCCOMB_X52_Y40_N20
\b_regis|Mux23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18)) # ((\b_regis|Mux23~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux23~13_combout\,
	datad => \b_regis|Mux23~15_combout\,
	combout => \b_regis|Mux23~16_combout\);

-- Location: LCCOMB_X51_Y43_N28
\b_regis|um_Reg[15][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[15][8]~feeder_combout\ = \mux_md_breg|result[8]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[8]~26_combout\,
	combout => \b_regis|um_Reg[15][8]~feeder_combout\);

-- Location: LCFF_X51_Y43_N29
\b_regis|um_Reg[15][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[15][8]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][8]~regout\);

-- Location: LCCOMB_X51_Y43_N14
\b_regis|Mux23~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|um_Reg[13][8]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[12][8]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][8]~regout\,
	datab => \b_regis|um_Reg[13][8]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(15),
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux23~17_combout\);

-- Location: LCCOMB_X51_Y43_N22
\b_regis|Mux23~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~18_combout\ = (\b_regis|Mux23~17_combout\ & (((\b_regis|um_Reg[15][8]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\b_regis|Mux23~17_combout\ & (\b_regis|um_Reg[14][8]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[14][8]~regout\,
	datab => \b_regis|um_Reg[15][8]~regout\,
	datac => \b_regis|Mux23~17_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux23~18_combout\);

-- Location: LCCOMB_X52_Y40_N6
\b_regis|Mux23~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux23~16_combout\ & ((\b_regis|Mux23~18_combout\))) # (!\b_regis|Mux23~16_combout\ & (\b_regis|Mux23~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|Mux23~11_combout\,
	datac => \b_regis|Mux23~16_combout\,
	datad => \b_regis|Mux23~18_combout\,
	combout => \b_regis|Mux23~19_combout\);

-- Location: LCCOMB_X52_Y40_N28
\b_regis|Mux23~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux23~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux23~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux23~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux23~9_combout\,
	datad => \b_regis|Mux23~19_combout\,
	combout => \b_regis|Mux23~20_combout\);

-- Location: LCCOMB_X52_Y36_N2
\alu|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~2_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (\contr_ula|ctr_ula[1]~0_combout\ & ((\b_regis|Mux23~20_combout\) # (\mux_inB_ula|result[8]~25_combout\)))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (((\b_regis|Mux23~20_combout\ & 
-- \mux_inB_ula|result[8]~25_combout\)) # (!\contr_ula|ctr_ula[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \contr_ula|ctr_ula[1]~0_combout\,
	datac => \b_regis|Mux23~20_combout\,
	datad => \mux_inB_ula|result[8]~25_combout\,
	combout => \alu|Mux23~2_combout\);

-- Location: LCCOMB_X52_Y36_N8
\alu|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~3_combout\ = (!\alu|Mux28~10_combout\ & ((\alu|Mux23~2_combout\ & ((\alu|Add1~16_combout\) # (!\alu|Mux28~12_combout\))) # (!\alu|Mux23~2_combout\ & ((\alu|Mux28~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~10_combout\,
	datab => \alu|Mux23~2_combout\,
	datac => \alu|Add1~16_combout\,
	datad => \alu|Mux28~12_combout\,
	combout => \alu|Mux23~3_combout\);

-- Location: LCCOMB_X52_Y36_N10
\alu|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~4_combout\ = (\alu|Mux28~24_combout\ & (!\contr_ula|ctr_ula[0]~1_combout\ & (\alu|Mux28~10_combout\ & \alu|tmp[8]~16_combout\))) # (!\alu|Mux28~24_combout\ & (((!\alu|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \alu|Mux28~24_combout\,
	datac => \alu|Mux28~10_combout\,
	datad => \alu|tmp[8]~16_combout\,
	combout => \alu|Mux23~4_combout\);

-- Location: LCCOMB_X52_Y36_N16
\alu|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~5_combout\ = (\alu|Mux23~4_combout\) # ((\alu|Mux23~3_combout\ & ((\alu|ShiftRight0~102_combout\) # (\alu|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~102_combout\,
	datab => \alu|Mux23~2_combout\,
	datac => \alu|Mux23~3_combout\,
	datad => \alu|Mux23~4_combout\,
	combout => \alu|Mux23~5_combout\);

-- Location: LCCOMB_X52_Y38_N8
\alu|ShiftLeft0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~56_combout\ = (!\b_regis|Mux29~20_combout\ & ((\b_regis|Mux28~20_combout\ & ((\alu|ShiftLeft0~55_combout\))) # (!\b_regis|Mux28~20_combout\ & (\alu|ShiftLeft0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \b_regis|Mux28~20_combout\,
	datac => \alu|ShiftLeft0~30_combout\,
	datad => \alu|ShiftLeft0~55_combout\,
	combout => \alu|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X52_Y36_N6
\alu|ShiftLeft0~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~143_combout\ = (\alu|ShiftLeft0~56_combout\) # ((\alu|ShiftRight0~118_combout\ & ((\alu|ShiftLeft0~40_combout\) # (\alu|ShiftLeft0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~118_combout\,
	datab => \alu|ShiftLeft0~40_combout\,
	datac => \alu|ShiftLeft0~39_combout\,
	datad => \alu|ShiftLeft0~56_combout\,
	combout => \alu|ShiftLeft0~143_combout\);

-- Location: LCCOMB_X52_Y36_N14
\alu|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~8_combout\ = (\alu|Mux28~7_combout\ & (\alu|Mux23~7_combout\)) # (!\alu|Mux28~7_combout\ & (((\alu|Mux23~5_combout\) # (\alu|ShiftLeft0~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux23~7_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \alu|Mux23~5_combout\,
	datad => \alu|ShiftLeft0~143_combout\,
	combout => \alu|Mux23~8_combout\);

-- Location: LCCOMB_X52_Y36_N18
\alu|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~6_combout\ = (\alu|Mux23~5_combout\ & ((\b_regis|Mux23~20_combout\ $ (\mux_inB_ula|result[8]~25_combout\)) # (!\alu|Mux28~11_combout\))) # (!\alu|Mux23~5_combout\ & (((\alu|Mux28~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux23~20_combout\,
	datab => \mux_inB_ula|result[8]~25_combout\,
	datac => \alu|Mux23~5_combout\,
	datad => \alu|Mux28~11_combout\,
	combout => \alu|Mux23~6_combout\);

-- Location: LCCOMB_X52_Y36_N26
\alu|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~10_combout\ = (\alu|Mux28~23_combout\ & (\alu|Mux23~9_combout\)) # (!\alu|Mux28~23_combout\ & (\alu|Mux23~8_combout\ & ((\alu|Mux23~9_combout\) # (\alu|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux23~9_combout\,
	datab => \alu|Mux28~23_combout\,
	datac => \alu|Mux23~8_combout\,
	datad => \alu|Mux23~6_combout\,
	combout => \alu|Mux23~10_combout\);

-- Location: LCCOMB_X52_Y36_N12
\alu|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~11_combout\ = (\alu|Mux19~4_combout\ & (((\alu|Mux29~2_combout\ & \alu|Mux23~10_combout\)))) # (!\alu|Mux19~4_combout\ & (\alu|ShiftRight0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~37_combout\,
	datab => \alu|Mux29~2_combout\,
	datac => \alu|Mux19~4_combout\,
	datad => \alu|Mux23~10_combout\,
	combout => \alu|Mux23~11_combout\);

-- Location: LCCOMB_X51_Y36_N8
\mux_md_breg|result[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[3]~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & (\alu|Mux29~2_combout\ & ((\alu|Mux28~21_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (((\md|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux29~2_combout\,
	datab => \md|altsyncram_component|auto_generated|q_a\(3),
	datac => \mi|altsyncram_component|auto_generated|q_a\(4),
	datad => \alu|Mux28~21_combout\,
	combout => \mux_md_breg|result[3]~1_combout\);

-- Location: LCCOMB_X43_Y36_N18
\b_regis|um_Reg[14][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[14][3]~feeder_combout\ = \mux_md_breg|result[3]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[3]~1_combout\,
	combout => \b_regis|um_Reg[14][3]~feeder_combout\);

-- Location: LCFF_X43_Y36_N19
\b_regis|um_Reg[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[14][3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][3]~regout\);

-- Location: LCFF_X36_Y32_N11
\b_regis|um_Reg[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][3]~regout\);

-- Location: LCCOMB_X36_Y32_N24
\b_regis|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\b_regis|um_Reg[13][3]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((!\b_regis|um_Reg[12][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[13][3]~regout\,
	datab => \b_regis|um_Reg[12][3]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux28~17_combout\);

-- Location: LCCOMB_X43_Y36_N12
\b_regis|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux28~17_combout\ & ((!\b_regis|um_Reg[15][3]~regout\))) # (!\b_regis|Mux28~17_combout\ & (!\b_regis|um_Reg[14][3]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[14][3]~regout\,
	datac => \b_regis|um_Reg[15][3]~regout\,
	datad => \b_regis|Mux28~17_combout\,
	combout => \b_regis|Mux28~18_combout\);

-- Location: LCCOMB_X40_Y33_N28
\b_regis|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16)) # ((!\b_regis|um_Reg[5][3]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((!\b_regis|um_Reg[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[5][3]~regout\,
	datad => \b_regis|um_Reg[4][3]~regout\,
	combout => \b_regis|Mux28~10_combout\);

-- Location: LCCOMB_X40_Y33_N22
\b_regis|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux28~10_combout\ & (!\b_regis|um_Reg[7][3]~regout\)) # (!\b_regis|Mux28~10_combout\ & ((!\b_regis|um_Reg[6][3]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[7][3]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[6][3]~regout\,
	datad => \b_regis|Mux28~10_combout\,
	combout => \b_regis|Mux28~11_combout\);

-- Location: LCCOMB_X43_Y36_N16
\b_regis|um_Reg[10][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[10][3]~feeder_combout\ = \mux_md_breg|result[3]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[3]~1_combout\,
	combout => \b_regis|um_Reg[10][3]~feeder_combout\);

-- Location: LCFF_X43_Y36_N17
\b_regis|um_Reg[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[10][3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][3]~regout\);

-- Location: LCCOMB_X41_Y35_N0
\b_regis|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\b_regis|um_Reg[10][3]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((!\b_regis|um_Reg[8][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[10][3]~regout\,
	datac => \b_regis|um_Reg[8][3]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux28~12_combout\);

-- Location: LCCOMB_X41_Y35_N30
\b_regis|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux28~12_combout\ & ((!\b_regis|um_Reg[11][3]~regout\))) # (!\b_regis|Mux28~12_combout\ & (!\b_regis|um_Reg[9][3]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[9][3]~regout\,
	datac => \b_regis|um_Reg[11][3]~regout\,
	datad => \b_regis|Mux28~12_combout\,
	combout => \b_regis|Mux28~13_combout\);

-- Location: LCFF_X40_Y32_N21
\b_regis|um_Reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[3]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][3]~regout\);

-- Location: LCCOMB_X42_Y33_N30
\b_regis|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((!\b_regis|um_Reg[2][3]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\mi|altsyncram_component|auto_generated|q_a\(15))) # (!\b_regis|um_Reg[1][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][3]~regout\,
	datab => \b_regis|um_Reg[2][3]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux28~14_combout\);

-- Location: LCCOMB_X42_Y33_N8
\b_regis|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~15_combout\ = (\b_regis|Mux28~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(15) & (\mi|altsyncram_component|auto_generated|q_a\(16) & !\b_regis|um_Reg[3][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[3][3]~regout\,
	datad => \b_regis|Mux28~14_combout\,
	combout => \b_regis|Mux28~15_combout\);

-- Location: LCCOMB_X51_Y33_N4
\b_regis|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux28~13_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\mi|altsyncram_component|auto_generated|q_a\(17) & \b_regis|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|Mux28~13_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux28~15_combout\,
	combout => \b_regis|Mux28~16_combout\);

-- Location: LCCOMB_X51_Y33_N14
\b_regis|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux28~16_combout\ & (\b_regis|Mux28~18_combout\)) # (!\b_regis|Mux28~16_combout\ & ((\b_regis|Mux28~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|Mux28~18_combout\,
	datac => \b_regis|Mux28~11_combout\,
	datad => \b_regis|Mux28~16_combout\,
	combout => \b_regis|Mux28~19_combout\);

-- Location: LCCOMB_X51_Y33_N0
\b_regis|Mux28~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux28~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux28~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux28~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux28~19_combout\,
	datad => \b_regis|Mux28~9_combout\,
	combout => \b_regis|Mux28~20_combout\);

-- Location: LCCOMB_X44_Y36_N24
\alu|ShiftRight0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~118_combout\ = (\b_regis|Mux28~20_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux29~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux29~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~9_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux28~20_combout\,
	datad => \b_regis|Mux29~19_combout\,
	combout => \alu|ShiftRight0~118_combout\);

-- Location: LCCOMB_X53_Y35_N20
\alu|ShiftRight0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~97_combout\ = (\alu|Mux31~22_combout\ & ((\alu|ShiftRight1~43_combout\) # ((\alu|ShiftRight1~64_combout\) # (\alu|ShiftRight1~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~43_combout\,
	datab => \alu|ShiftRight1~64_combout\,
	datac => \alu|Mux31~22_combout\,
	datad => \alu|ShiftRight1~65_combout\,
	combout => \alu|ShiftRight0~97_combout\);

-- Location: LCCOMB_X54_Y37_N18
\alu|ShiftRight0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~98_combout\ = (\alu|ShiftRight0~97_combout\) # ((\alu|ShiftRight0~118_combout\ & \alu|ShiftRight1~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight0~118_combout\,
	datac => \alu|ShiftRight1~51_combout\,
	datad => \alu|ShiftRight0~97_combout\,
	combout => \alu|ShiftRight0~98_combout\);

-- Location: LCCOMB_X54_Y36_N16
\alu|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~2_combout\ = (\alu|ShiftLeft0~31_combout\ & (((\mux_inB_ula|result[31]~2_combout\)))) # (!\alu|ShiftLeft0~31_combout\ & ((\alu|ShiftRight0~98_combout\) # ((!\b_regis|Mux28~20_combout\ & \mux_inB_ula|result[31]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \alu|ShiftRight0~98_combout\,
	datac => \mux_inB_ula|result[31]~2_combout\,
	datad => \alu|ShiftLeft0~31_combout\,
	combout => \alu|Mux24~2_combout\);

-- Location: LCCOMB_X50_Y36_N22
\alu|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~1_combout\ = (\b_regis|Mux28~20_combout\ & (!\alu|Mux2~0_combout\ & (\alu|Mux31~16_combout\ & !\alu|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \alu|Mux2~0_combout\,
	datac => \alu|Mux31~16_combout\,
	datad => \alu|Mux28~6_combout\,
	combout => \alu|Mux24~1_combout\);

-- Location: LCCOMB_X54_Y35_N8
\alu|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~3_combout\ = (\alu|Mux24~1_combout\ & ((\alu|ShiftRight1~42_combout\))) # (!\alu|Mux24~1_combout\ & (\alu|ShiftRight0~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~99_combout\,
	datac => \alu|Mux24~1_combout\,
	datad => \alu|ShiftRight1~42_combout\,
	combout => \alu|Mux24~3_combout\);

-- Location: LCCOMB_X54_Y36_N2
\alu|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~0_combout\ = (!\alu|Mux28~9_combout\ & ((\b_regis|Mux29~20_combout\) # (!\b_regis|Mux28~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datac => \b_regis|Mux29~20_combout\,
	datad => \alu|Mux28~9_combout\,
	combout => \alu|Mux24~0_combout\);

-- Location: LCCOMB_X49_Y35_N26
\alu|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~4_combout\ = (\alu|Mux28~24_combout\ & (\alu|Mux28~10_combout\ & (\alu|tmp[7]~14_combout\ & !\contr_ula|ctr_ula[0]~1_combout\))) # (!\alu|Mux28~24_combout\ & (!\alu|Mux28~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~24_combout\,
	datab => \alu|Mux28~10_combout\,
	datac => \alu|tmp[7]~14_combout\,
	datad => \contr_ula|ctr_ula[0]~1_combout\,
	combout => \alu|Mux24~4_combout\);

-- Location: LCCOMB_X49_Y35_N28
\alu|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~5_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (\contr_ula|ctr_ula[1]~0_combout\ & ((\mux_inB_ula|result[7]~26_combout\) # (\b_regis|Mux24~20_combout\)))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (((\mux_inB_ula|result[7]~26_combout\ & 
-- \b_regis|Mux24~20_combout\)) # (!\contr_ula|ctr_ula[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \mux_inB_ula|result[7]~26_combout\,
	datac => \b_regis|Mux24~20_combout\,
	datad => \contr_ula|ctr_ula[1]~0_combout\,
	combout => \alu|Mux24~5_combout\);

-- Location: LCCOMB_X54_Y35_N4
\alu|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~6_combout\ = (!\alu|Mux28~10_combout\ & ((\alu|Mux24~5_combout\ & ((\alu|Add1~14_combout\) # (!\alu|Mux28~12_combout\))) # (!\alu|Mux24~5_combout\ & (\alu|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~10_combout\,
	datab => \alu|Mux24~5_combout\,
	datac => \alu|Mux28~12_combout\,
	datad => \alu|Add1~14_combout\,
	combout => \alu|Mux24~6_combout\);

-- Location: LCCOMB_X54_Y35_N14
\alu|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~7_combout\ = (\alu|Mux24~6_combout\ & ((\alu|Mux24~5_combout\) # (\alu|ShiftRight0~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux24~5_combout\,
	datac => \alu|Mux24~6_combout\,
	datad => \alu|ShiftRight0~101_combout\,
	combout => \alu|Mux24~7_combout\);

-- Location: LCCOMB_X52_Y38_N4
\alu|ShiftRight1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~37_combout\ = (\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[10]~23_combout\)) # (!\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[8]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \mux_inB_ula|result[10]~23_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \mux_inB_ula|result[8]~25_combout\,
	combout => \alu|ShiftRight1~37_combout\);

-- Location: LCCOMB_X52_Y38_N2
\alu|ShiftRight1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~20_combout\ = (\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[9]~24_combout\))) # (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[7]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \mux_inB_ula|result[7]~26_combout\,
	datad => \mux_inB_ula|result[9]~24_combout\,
	combout => \alu|ShiftRight1~20_combout\);

-- Location: LCCOMB_X53_Y38_N18
\alu|ShiftRight1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~38_combout\ = (\alu|ShiftRight1~37_combout\) # ((!\b_regis|Mux31~20_combout\ & \alu|ShiftRight1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datac => \alu|ShiftRight1~37_combout\,
	datad => \alu|ShiftRight1~20_combout\,
	combout => \alu|ShiftRight1~38_combout\);

-- Location: LCCOMB_X49_Y35_N6
\alu|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~9_combout\ = (\alu|Mux28~11_combout\ & (\b_regis|Mux24~20_combout\ $ (!\mux_inB_ula|result[7]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux24~20_combout\,
	datac => \mux_inB_ula|result[7]~26_combout\,
	datad => \alu|Mux28~11_combout\,
	combout => \alu|Mux24~9_combout\);

-- Location: LCCOMB_X54_Y35_N26
\alu|Mux24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~10_combout\ = (\alu|Mux24~1_combout\ & (\alu|ShiftRight1~38_combout\)) # (!\alu|Mux24~1_combout\ & ((!\alu|Mux24~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight1~38_combout\,
	datac => \alu|Mux24~1_combout\,
	datad => \alu|Mux24~9_combout\,
	combout => \alu|Mux24~10_combout\);

-- Location: LCCOMB_X54_Y35_N28
\alu|Mux24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~11_combout\ = (\alu|Mux24~4_combout\ & (((\alu|Mux24~10_combout\)))) # (!\alu|Mux24~4_combout\ & ((\alu|Mux24~7_combout\ & ((\alu|Mux24~10_combout\))) # (!\alu|Mux24~7_combout\ & (\alu|Mux24~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux24~8_combout\,
	datab => \alu|Mux24~4_combout\,
	datac => \alu|Mux24~7_combout\,
	datad => \alu|Mux24~10_combout\,
	combout => \alu|Mux24~11_combout\);

-- Location: LCCOMB_X54_Y35_N18
\alu|Mux24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~12_combout\ = (\alu|Mux24~0_combout\ & (\alu|Mux24~3_combout\)) # (!\alu|Mux24~0_combout\ & ((\alu|Mux24~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux24~3_combout\,
	datac => \alu|Mux24~0_combout\,
	datad => \alu|Mux24~11_combout\,
	combout => \alu|Mux24~12_combout\);

-- Location: LCCOMB_X54_Y35_N0
\alu|Mux24~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~13_combout\ = (\alu|Mux28~7_combout\ & (\alu|Mux0~0_combout\ & (\alu|Mux24~2_combout\))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datab => \alu|Mux0~0_combout\,
	datac => \alu|Mux24~2_combout\,
	datad => \alu|Mux24~12_combout\,
	combout => \alu|Mux24~13_combout\);

-- Location: LCCOMB_X50_Y33_N24
\alu|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~9_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (\contr_ula|ctr_ula[1]~0_combout\ & ((\b_regis|Mux2~20_combout\) # (\mux_inB_ula|result[29]~4_combout\)))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (((\b_regis|Mux2~20_combout\ & 
-- \mux_inB_ula|result[29]~4_combout\)) # (!\contr_ula|ctr_ula[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \contr_ula|ctr_ula[1]~0_combout\,
	datac => \b_regis|Mux2~20_combout\,
	datad => \mux_inB_ula|result[29]~4_combout\,
	combout => \alu|Mux2~9_combout\);

-- Location: LCCOMB_X48_Y37_N26
\alu|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~58_combout\ = (\mux_inB_ula|result[29]~4_combout\ & ((\b_regis|Mux2~20_combout\ & (\alu|Add1~57\ & VCC)) # (!\b_regis|Mux2~20_combout\ & (!\alu|Add1~57\)))) # (!\mux_inB_ula|result[29]~4_combout\ & ((\b_regis|Mux2~20_combout\ & (!\alu|Add1~57\)) 
-- # (!\b_regis|Mux2~20_combout\ & ((\alu|Add1~57\) # (GND)))))
-- \alu|Add1~59\ = CARRY((\mux_inB_ula|result[29]~4_combout\ & (!\b_regis|Mux2~20_combout\ & !\alu|Add1~57\)) # (!\mux_inB_ula|result[29]~4_combout\ & ((!\alu|Add1~57\) # (!\b_regis|Mux2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[29]~4_combout\,
	datab => \b_regis|Mux2~20_combout\,
	datad => VCC,
	cin => \alu|Add1~57\,
	combout => \alu|Add1~58_combout\,
	cout => \alu|Add1~59\);

-- Location: LCCOMB_X50_Y33_N6
\alu|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~10_combout\ = (\alu|Mux11~9_combout\ & ((\alu|Mux2~9_combout\ & ((\alu|Add1~58_combout\))) # (!\alu|Mux2~9_combout\ & (\alu|ShiftRight0~107_combout\)))) # (!\alu|Mux11~9_combout\ & (((\alu|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~107_combout\,
	datab => \alu|Mux11~9_combout\,
	datac => \alu|Mux2~9_combout\,
	datad => \alu|Add1~58_combout\,
	combout => \alu|Mux2~10_combout\);

-- Location: LCCOMB_X47_Y37_N12
\alu|ShiftLeft0~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~127_combout\ = (\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[26]~7_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[27]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_inB_ula|result[27]~6_combout\,
	datac => \mux_inB_ula|result[26]~7_combout\,
	datad => \b_regis|Mux31~20_combout\,
	combout => \alu|ShiftLeft0~127_combout\);

-- Location: LCCOMB_X44_Y35_N26
\alu|ShiftLeft0~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~130_combout\ = (\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[28]~5_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[29]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[29]~4_combout\,
	datad => \mux_inB_ula|result[28]~5_combout\,
	combout => \alu|ShiftLeft0~130_combout\);

-- Location: LCCOMB_X45_Y34_N20
\alu|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~5_combout\ = (\alu|Mux31~22_combout\ & (!\alu|Mux28~8_combout\ & (\alu|ShiftLeft0~130_combout\))) # (!\alu|Mux31~22_combout\ & ((\alu|Mux28~8_combout\) # ((\alu|ShiftLeft0~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~22_combout\,
	datab => \alu|Mux28~8_combout\,
	datac => \alu|ShiftLeft0~130_combout\,
	datad => \alu|ShiftLeft0~121_combout\,
	combout => \alu|Mux2~5_combout\);

-- Location: LCCOMB_X44_Y33_N14
\alu|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~6_combout\ = (\alu|Mux28~8_combout\ & ((\alu|Mux2~5_combout\ & ((\alu|ShiftLeft0~110_combout\))) # (!\alu|Mux2~5_combout\ & (\alu|ShiftLeft0~127_combout\)))) # (!\alu|Mux28~8_combout\ & (((\alu|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~8_combout\,
	datab => \alu|ShiftLeft0~127_combout\,
	datac => \alu|ShiftLeft0~110_combout\,
	datad => \alu|Mux2~5_combout\,
	combout => \alu|Mux2~6_combout\);

-- Location: LCCOMB_X44_Y38_N20
\alu|saida~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~21_combout\ = \b_regis|Mux2~20_combout\ $ (((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux34~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux2~20_combout\,
	datab => \imm|Mux2~1_combout\,
	datac => \ctrl|Mux1~0_combout\,
	datad => \b_regis|Mux34~20_combout\,
	combout => \alu|saida~21_combout\);

-- Location: LCCOMB_X48_Y35_N26
\alu|tmp[29]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[29]~58_combout\ = (\mux_inB_ula|result[29]~4_combout\ & ((\b_regis|Mux2~20_combout\ & (!\alu|tmp[28]~57\)) # (!\b_regis|Mux2~20_combout\ & ((\alu|tmp[28]~57\) # (GND))))) # (!\mux_inB_ula|result[29]~4_combout\ & ((\b_regis|Mux2~20_combout\ & 
-- (\alu|tmp[28]~57\ & VCC)) # (!\b_regis|Mux2~20_combout\ & (!\alu|tmp[28]~57\))))
-- \alu|tmp[29]~59\ = CARRY((\mux_inB_ula|result[29]~4_combout\ & ((!\alu|tmp[28]~57\) # (!\b_regis|Mux2~20_combout\))) # (!\mux_inB_ula|result[29]~4_combout\ & (!\b_regis|Mux2~20_combout\ & !\alu|tmp[28]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[29]~4_combout\,
	datab => \b_regis|Mux2~20_combout\,
	datad => VCC,
	cin => \alu|tmp[28]~57\,
	combout => \alu|tmp[29]~58_combout\,
	cout => \alu|tmp[29]~59\);

-- Location: LCCOMB_X44_Y38_N22
\alu|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~7_combout\ = (\alu|Mux2~1_combout\ & (!\contr_ula|ctr_ula[0]~1_combout\ & ((\alu|tmp[29]~58_combout\)))) # (!\alu|Mux2~1_combout\ & ((\contr_ula|ctr_ula[0]~1_combout\) # ((\alu|saida~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux2~1_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \alu|saida~21_combout\,
	datad => \alu|tmp[29]~58_combout\,
	combout => \alu|Mux2~7_combout\);

-- Location: LCCOMB_X44_Y33_N12
\alu|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~8_combout\ = (\alu|Mux2~0_combout\ & ((\alu|Mux2~7_combout\ & (\alu|Mux2~6_combout\)) # (!\alu|Mux2~7_combout\ & ((\alu|ShiftLeft0~77_combout\))))) # (!\alu|Mux2~0_combout\ & (((\alu|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux2~0_combout\,
	datab => \alu|Mux2~6_combout\,
	datac => \alu|ShiftLeft0~77_combout\,
	datad => \alu|Mux2~7_combout\,
	combout => \alu|Mux2~8_combout\);

-- Location: LCCOMB_X44_Y33_N6
\alu|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~11_combout\ = (\alu|Mux2~3_combout\ & ((\alu|Mux2~2_combout\ & ((\alu|Mux2~8_combout\))) # (!\alu|Mux2~2_combout\ & (\alu|Mux2~10_combout\)))) # (!\alu|Mux2~3_combout\ & (!\alu|Mux2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux2~3_combout\,
	datab => \alu|Mux2~2_combout\,
	datac => \alu|Mux2~10_combout\,
	datad => \alu|Mux2~8_combout\,
	combout => \alu|Mux2~11_combout\);

-- Location: LCCOMB_X44_Y33_N28
\alu|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~12_combout\ = (\contr_ula|ctr_ula[3]~2_combout\ & ((\alu|Mux2~11_combout\ & ((\alu|ShiftRight1~60_combout\))) # (!\alu|Mux2~11_combout\ & (\mux_inB_ula|result[31]~2_combout\)))) # (!\contr_ula|ctr_ula[3]~2_combout\ & (((\alu|Mux2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[31]~2_combout\,
	datab => \contr_ula|ctr_ula[3]~2_combout\,
	datac => \alu|ShiftRight1~60_combout\,
	datad => \alu|Mux2~11_combout\,
	combout => \alu|Mux2~12_combout\);

-- Location: LCCOMB_X44_Y33_N10
\mux_md_breg|result[29]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[29]~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & (\alu|Mux2~4_combout\ & ((\alu|Mux2~12_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (((\md|altsyncram_component|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux2~4_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \md|altsyncram_component|auto_generated|q_a\(29),
	datad => \alu|Mux2~12_combout\,
	combout => \mux_md_breg|result[29]~5_combout\);

-- Location: LCFF_X42_Y32_N1
\b_regis|um_Reg[15][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][29]~regout\);

-- Location: LCFF_X41_Y32_N13
\b_regis|um_Reg[12][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][29]~regout\);

-- Location: LCCOMB_X41_Y32_N12
\b_regis|Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[13][29]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[12][29]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[13][29]~regout\,
	datac => \b_regis|um_Reg[12][29]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux2~17_combout\);

-- Location: LCCOMB_X42_Y32_N0
\b_regis|Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux2~17_combout\ & ((\b_regis|um_Reg[15][29]~regout\))) # (!\b_regis|Mux2~17_combout\ & (\b_regis|um_Reg[14][29]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[14][29]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[15][29]~regout\,
	datad => \b_regis|Mux2~17_combout\,
	combout => \b_regis|Mux2~18_combout\);

-- Location: LCFF_X42_Y33_N15
\b_regis|um_Reg[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][29]~regout\);

-- Location: LCCOMB_X42_Y33_N14
\b_regis|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[3][29]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[1][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][29]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[3][29]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux2~14_combout\);

-- Location: LCCOMB_X42_Y32_N16
\b_regis|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~15_combout\ = (\b_regis|Mux2~14_combout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|um_Reg[2][29]~regout\ & \mi|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[2][29]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux2~14_combout\,
	combout => \b_regis|Mux2~15_combout\);

-- Location: LCFF_X38_Y32_N11
\b_regis|um_Reg[8][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][29]~regout\);

-- Location: LCFF_X38_Y36_N29
\b_regis|um_Reg[10][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][29]~regout\);

-- Location: LCCOMB_X38_Y36_N28
\b_regis|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[10][29]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[8][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[8][29]~regout\,
	datac => \b_regis|um_Reg[10][29]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux2~12_combout\);

-- Location: LCFF_X38_Y36_N7
\b_regis|um_Reg[11][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][29]~regout\);

-- Location: LCCOMB_X38_Y36_N6
\b_regis|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux2~12_combout\ & (\b_regis|um_Reg[11][29]~regout\)) # (!\b_regis|Mux2~12_combout\ & ((\b_regis|um_Reg[9][29]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|Mux2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux2~12_combout\,
	datac => \b_regis|um_Reg[11][29]~regout\,
	datad => \b_regis|um_Reg[9][29]~regout\,
	combout => \b_regis|Mux2~13_combout\);

-- Location: LCCOMB_X42_Y32_N26
\b_regis|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|Mux2~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux2~15_combout\,
	datad => \b_regis|Mux2~13_combout\,
	combout => \b_regis|Mux2~16_combout\);

-- Location: LCCOMB_X42_Y32_N6
\b_regis|Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux2~16_combout\ & ((\b_regis|Mux2~18_combout\))) # (!\b_regis|Mux2~16_combout\ & (\b_regis|Mux2~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux2~11_combout\,
	datab => \b_regis|Mux2~18_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux2~16_combout\,
	combout => \b_regis|Mux2~19_combout\);

-- Location: LCCOMB_X42_Y34_N22
\b_regis|um_Reg[25][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[25][29]~feeder_combout\ = \mux_md_breg|result[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[29]~5_combout\,
	combout => \b_regis|um_Reg[25][29]~feeder_combout\);

-- Location: LCFF_X42_Y34_N23
\b_regis|um_Reg[25][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[25][29]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][29]~regout\);

-- Location: LCCOMB_X42_Y34_N12
\b_regis|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[25][29]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[17][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[25][29]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|um_Reg[17][29]~regout\,
	combout => \b_regis|Mux2~0_combout\);

-- Location: LCCOMB_X41_Y33_N8
\b_regis|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux2~0_combout\ & ((\b_regis|um_Reg[29][29]~regout\))) # (!\b_regis|Mux2~0_combout\ & (\b_regis|um_Reg[21][29]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][29]~regout\,
	datab => \b_regis|um_Reg[29][29]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux2~0_combout\,
	combout => \b_regis|Mux2~1_combout\);

-- Location: LCCOMB_X38_Y39_N4
\b_regis|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|um_Reg[27][29]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[19][29]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[19][29]~regout\,
	datac => \b_regis|um_Reg[27][29]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux2~7_combout\);

-- Location: LCCOMB_X39_Y37_N8
\b_regis|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux2~7_combout\ & ((\b_regis|um_Reg[31][29]~regout\))) # (!\b_regis|Mux2~7_combout\ & (\b_regis|um_Reg[23][29]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[23][29]~regout\,
	datac => \b_regis|um_Reg[31][29]~regout\,
	datad => \b_regis|Mux2~7_combout\,
	combout => \b_regis|Mux2~8_combout\);

-- Location: LCFF_X43_Y33_N3
\b_regis|um_Reg[28][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][29]~regout\);

-- Location: LCCOMB_X43_Y33_N12
\b_regis|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|um_Reg[20][29]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[16][29]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[16][29]~regout\,
	datab => \b_regis|um_Reg[20][29]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux2~4_combout\);

-- Location: LCCOMB_X43_Y33_N0
\b_regis|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux2~4_combout\ & (\b_regis|um_Reg[28][29]~regout\)) # (!\b_regis|Mux2~4_combout\ & ((\b_regis|um_Reg[24][29]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[28][29]~regout\,
	datac => \b_regis|um_Reg[24][29]~regout\,
	datad => \b_regis|Mux2~4_combout\,
	combout => \b_regis|Mux2~5_combout\);

-- Location: LCCOMB_X43_Y34_N22
\b_regis|um_Reg[26][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[26][29]~feeder_combout\ = \mux_md_breg|result[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[29]~5_combout\,
	combout => \b_regis|um_Reg[26][29]~feeder_combout\);

-- Location: LCFF_X43_Y34_N23
\b_regis|um_Reg[26][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[26][29]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][29]~regout\);

-- Location: LCFF_X43_Y32_N17
\b_regis|um_Reg[18][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][29]~regout\);

-- Location: LCCOMB_X44_Y33_N0
\b_regis|um_Reg[22][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[22][29]~feeder_combout\ = \mux_md_breg|result[29]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[29]~5_combout\,
	combout => \b_regis|um_Reg[22][29]~feeder_combout\);

-- Location: LCFF_X44_Y33_N1
\b_regis|um_Reg[22][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[22][29]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][29]~regout\);

-- Location: LCCOMB_X38_Y34_N26
\b_regis|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18)) # ((\b_regis|um_Reg[22][29]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[18][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[18][29]~regout\,
	datad => \b_regis|um_Reg[22][29]~regout\,
	combout => \b_regis|Mux2~2_combout\);

-- Location: LCFF_X40_Y39_N17
\b_regis|um_Reg[30][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[29]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][29]~regout\);

-- Location: LCCOMB_X43_Y34_N8
\b_regis|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux2~2_combout\ & ((\b_regis|um_Reg[30][29]~regout\))) # (!\b_regis|Mux2~2_combout\ & (\b_regis|um_Reg[26][29]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[26][29]~regout\,
	datac => \b_regis|Mux2~2_combout\,
	datad => \b_regis|um_Reg[30][29]~regout\,
	combout => \b_regis|Mux2~3_combout\);

-- Location: LCCOMB_X40_Y33_N12
\b_regis|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (\mi|altsyncram_component|auto_generated|q_a\(16))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|Mux2~3_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|Mux2~5_combout\,
	datad => \b_regis|Mux2~3_combout\,
	combout => \b_regis|Mux2~6_combout\);

-- Location: LCCOMB_X41_Y33_N22
\b_regis|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux2~6_combout\ & ((\b_regis|Mux2~8_combout\))) # (!\b_regis|Mux2~6_combout\ & (\b_regis|Mux2~1_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux2~1_combout\,
	datac => \b_regis|Mux2~8_combout\,
	datad => \b_regis|Mux2~6_combout\,
	combout => \b_regis|Mux2~9_combout\);

-- Location: LCCOMB_X42_Y36_N16
\b_regis|Mux2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux2~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux2~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux2~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux2~19_combout\,
	datac => \b_regis|Mux2~9_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(19),
	combout => \b_regis|Mux2~20_combout\);

-- Location: LCCOMB_X48_Y35_N28
\alu|tmp[30]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[30]~60_combout\ = ((\b_regis|Mux1~20_combout\ $ (\mux_inB_ula|result[30]~3_combout\ $ (\alu|tmp[29]~59\)))) # (GND)
-- \alu|tmp[30]~61\ = CARRY((\b_regis|Mux1~20_combout\ & ((!\alu|tmp[29]~59\) # (!\mux_inB_ula|result[30]~3_combout\))) # (!\b_regis|Mux1~20_combout\ & (!\mux_inB_ula|result[30]~3_combout\ & !\alu|tmp[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux1~20_combout\,
	datab => \mux_inB_ula|result[30]~3_combout\,
	datad => VCC,
	cin => \alu|tmp[29]~59\,
	combout => \alu|tmp[30]~60_combout\,
	cout => \alu|tmp[30]~61\);

-- Location: LCCOMB_X50_Y32_N10
\alu|Mux31~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~17_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (!\alu|ShiftLeft0~29_combout\ & !\alu|ShiftLeft0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \alu|ShiftLeft0~29_combout\,
	datad => \alu|ShiftLeft0~26_combout\,
	combout => \alu|Mux31~17_combout\);

-- Location: LCCOMB_X47_Y36_N26
\alu|ShiftLeft0~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~129_combout\ = (\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[27]~6_combout\)) # (!\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[28]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_inB_ula|result[27]~6_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \mux_inB_ula|result[28]~5_combout\,
	combout => \alu|ShiftLeft0~129_combout\);

-- Location: LCCOMB_X50_Y33_N14
\alu|ShiftLeft0~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~132_combout\ = (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftLeft0~131_combout\) # ((\b_regis|Mux30~20_combout\ & \alu|ShiftLeft0~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~131_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \alu|ShiftLeft0~129_combout\,
	datad => \b_regis|Mux29~20_combout\,
	combout => \alu|ShiftLeft0~132_combout\);

-- Location: LCCOMB_X50_Y33_N8
\alu|ShiftLeft0~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~133_combout\ = (\b_regis|Mux28~20_combout\ & ((\alu|ShiftLeft0~132_combout\) # ((\b_regis|Mux29~20_combout\ & \alu|ShiftLeft0~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftLeft0~132_combout\,
	datad => \alu|ShiftLeft0~125_combout\,
	combout => \alu|ShiftLeft0~133_combout\);

-- Location: LCCOMB_X49_Y32_N14
\alu|ShiftLeft0~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~134_combout\ = (!\b_regis|Mux27~20_combout\ & ((\alu|ShiftLeft0~133_combout\) # ((!\b_regis|Mux28~20_combout\ & \alu|ShiftLeft0~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \alu|ShiftLeft0~133_combout\,
	datac => \b_regis|Mux27~20_combout\,
	datad => \alu|ShiftLeft0~114_combout\,
	combout => \alu|ShiftLeft0~134_combout\);

-- Location: LCCOMB_X49_Y32_N20
\alu|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux1~5_combout\ = (\alu|Mux31~17_combout\ & ((\alu|ShiftLeft0~134_combout\) # ((\b_regis|Mux27~20_combout\ & \alu|ShiftLeft0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datab => \alu|Mux31~17_combout\,
	datac => \alu|ShiftLeft0~134_combout\,
	datad => \alu|ShiftLeft0~82_combout\,
	combout => \alu|Mux1~5_combout\);

-- Location: LCCOMB_X49_Y32_N22
\alu|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux1~6_combout\ = (\alu|Mux1~5_combout\) # ((!\contr_ula|ctr_ula[0]~1_combout\ & (\b_regis|Mux1~20_combout\ $ (\mux_inB_ula|result[30]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux1~20_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \alu|Mux1~5_combout\,
	datad => \mux_inB_ula|result[30]~3_combout\,
	combout => \alu|Mux1~6_combout\);

-- Location: LCCOMB_X49_Y32_N24
\alu|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux1~7_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & (((\alu|Mux1~6_combout\)))) # (!\contr_ula|ctr_ula[1]~0_combout\ & (\alu|tmp[30]~60_combout\ & (!\contr_ula|ctr_ula[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[1]~0_combout\,
	datab => \alu|tmp[30]~60_combout\,
	datac => \contr_ula|ctr_ula[0]~1_combout\,
	datad => \alu|Mux1~6_combout\,
	combout => \alu|Mux1~7_combout\);

-- Location: LCCOMB_X47_Y36_N30
\alu|ShiftRight0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~108_combout\ = (\alu|Mux31~22_combout\ & \alu|ShiftRight0~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~22_combout\,
	datad => \alu|ShiftRight0~78_combout\,
	combout => \alu|ShiftRight0~108_combout\);

-- Location: LCCOMB_X50_Y36_N14
\alu|ShiftRight0~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~124_combout\ = (!\b_regis|Mux27~20_combout\ & (!\alu|ShiftLeft0~29_combout\ & (\alu|ShiftRight0~108_combout\ & !\alu|ShiftLeft0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datab => \alu|ShiftLeft0~29_combout\,
	datac => \alu|ShiftRight0~108_combout\,
	datad => \alu|ShiftLeft0~26_combout\,
	combout => \alu|ShiftRight0~124_combout\);

-- Location: LCCOMB_X49_Y32_N16
\alu|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux1~2_combout\ = (\b_regis|Mux1~20_combout\ & ((\contr_ula|ctr_ula[0]~1_combout\) # ((\contr_ula|ctr_ula[1]~0_combout\ & \mux_inB_ula|result[30]~3_combout\)))) # (!\b_regis|Mux1~20_combout\ & (\contr_ula|ctr_ula[0]~1_combout\ & 
-- ((\mux_inB_ula|result[30]~3_combout\) # (!\contr_ula|ctr_ula[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux1~20_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \contr_ula|ctr_ula[1]~0_combout\,
	datad => \mux_inB_ula|result[30]~3_combout\,
	combout => \alu|Mux1~2_combout\);

-- Location: LCCOMB_X48_Y37_N28
\alu|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~60_combout\ = ((\b_regis|Mux1~20_combout\ $ (\mux_inB_ula|result[30]~3_combout\ $ (!\alu|Add1~59\)))) # (GND)
-- \alu|Add1~61\ = CARRY((\b_regis|Mux1~20_combout\ & ((\mux_inB_ula|result[30]~3_combout\) # (!\alu|Add1~59\))) # (!\b_regis|Mux1~20_combout\ & (\mux_inB_ula|result[30]~3_combout\ & !\alu|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux1~20_combout\,
	datab => \mux_inB_ula|result[30]~3_combout\,
	datad => VCC,
	cin => \alu|Add1~59\,
	combout => \alu|Add1~60_combout\,
	cout => \alu|Add1~61\);

-- Location: LCCOMB_X49_Y32_N2
\alu|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux1~3_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & (((\alu|Mux1~2_combout\)))) # (!\contr_ula|ctr_ula[1]~0_combout\ & ((\alu|Mux1~2_combout\ & (\alu|ShiftRight0~124_combout\)) # (!\alu|Mux1~2_combout\ & ((\alu|Add1~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[1]~0_combout\,
	datab => \alu|ShiftRight0~124_combout\,
	datac => \alu|Mux1~2_combout\,
	datad => \alu|Add1~60_combout\,
	combout => \alu|Mux1~3_combout\);

-- Location: LCCOMB_X49_Y32_N0
\alu|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux1~4_combout\ = (!\contr_ula|ctr_ula[3]~2_combout\ & (!\contr_ula|Mux4~1_combout\ & \alu|Mux1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr_ula|ctr_ula[3]~2_combout\,
	datac => \contr_ula|Mux4~1_combout\,
	datad => \alu|Mux1~3_combout\,
	combout => \alu|Mux1~4_combout\);

-- Location: LCCOMB_X49_Y32_N18
\alu|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux1~8_combout\ = (\alu|Mux1~1_combout\) # ((\alu|Mux1~4_combout\) # ((\alu|Mux11~6_combout\ & \alu|Mux1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~6_combout\,
	datab => \alu|Mux1~1_combout\,
	datac => \alu|Mux1~7_combout\,
	datad => \alu|Mux1~4_combout\,
	combout => \alu|Mux1~8_combout\);

-- Location: LCCOMB_X49_Y32_N30
\mux_md_breg|result[30]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[30]~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux1~8_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \md|altsyncram_component|auto_generated|q_a\(30),
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datad => \alu|Mux1~8_combout\,
	combout => \mux_md_breg|result[30]~4_combout\);

-- Location: LCFF_X42_Y39_N21
\b_regis|um_Reg[13][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[30]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][30]~regout\);

-- Location: LCFF_X42_Y32_N3
\b_regis|um_Reg[15][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[30]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][30]~regout\);

-- Location: LCFF_X38_Y36_N23
\b_regis|um_Reg[11][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[30]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][30]~regout\);

-- Location: LCFF_X42_Y32_N29
\b_regis|um_Reg[9][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[30]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][30]~regout\);

-- Location: LCCOMB_X42_Y32_N28
\b_regis|Mux33~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[11][30]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[9][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[11][30]~regout\,
	datac => \b_regis|um_Reg[9][30]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux33~17_combout\);

-- Location: LCCOMB_X42_Y32_N2
\b_regis|Mux33~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux33~17_combout\ & ((\b_regis|um_Reg[15][30]~regout\))) # (!\b_regis|Mux33~17_combout\ & (\b_regis|um_Reg[13][30]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux33~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[13][30]~regout\,
	datac => \b_regis|um_Reg[15][30]~regout\,
	datad => \b_regis|Mux33~17_combout\,
	combout => \b_regis|Mux33~18_combout\);

-- Location: LCCOMB_X44_Y37_N14
\b_regis|um_Reg[7][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[7][30]~feeder_combout\ = \mux_md_breg|result[30]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[30]~4_combout\,
	combout => \b_regis|um_Reg[7][30]~feeder_combout\);

-- Location: LCFF_X44_Y37_N15
\b_regis|um_Reg[7][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[7][30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][30]~regout\);

-- Location: LCCOMB_X42_Y33_N16
\b_regis|um_Reg[3][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[3][30]~feeder_combout\ = \mux_md_breg|result[30]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[30]~4_combout\,
	combout => \b_regis|um_Reg[3][30]~feeder_combout\);

-- Location: LCFF_X42_Y33_N17
\b_regis|um_Reg[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[3][30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][30]~regout\);

-- Location: LCCOMB_X42_Y33_N18
\b_regis|Mux33~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~11_combout\ = (\b_regis|Mux33~10_combout\ & ((\b_regis|um_Reg[7][30]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\b_regis|Mux33~10_combout\ & (((\b_regis|um_Reg[3][30]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux33~10_combout\,
	datab => \b_regis|um_Reg[7][30]~regout\,
	datac => \b_regis|um_Reg[3][30]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux33~11_combout\);

-- Location: LCCOMB_X49_Y32_N26
\b_regis|um_Reg[14][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[14][30]~feeder_combout\ = \mux_md_breg|result[30]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[30]~4_combout\,
	combout => \b_regis|um_Reg[14][30]~feeder_combout\);

-- Location: LCFF_X49_Y32_N27
\b_regis|um_Reg[14][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[14][30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][30]~regout\);

-- Location: LCCOMB_X49_Y32_N12
\b_regis|um_Reg[8][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[8][30]~feeder_combout\ = \mux_md_breg|result[30]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[30]~4_combout\,
	combout => \b_regis|um_Reg[8][30]~feeder_combout\);

-- Location: LCFF_X49_Y32_N13
\b_regis|um_Reg[8][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[8][30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][30]~regout\);

-- Location: LCCOMB_X49_Y32_N28
\b_regis|Mux33~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[10][30]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[8][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[10][30]~regout\,
	datab => \b_regis|um_Reg[8][30]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux33~12_combout\);

-- Location: LCCOMB_X49_Y32_N6
\b_regis|Mux33~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux33~12_combout\ & ((\b_regis|um_Reg[14][30]~regout\))) # (!\b_regis|Mux33~12_combout\ & (\b_regis|um_Reg[12][30]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux33~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][30]~regout\,
	datab => \b_regis|um_Reg[14][30]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux33~12_combout\,
	combout => \b_regis|Mux33~13_combout\);

-- Location: LCFF_X42_Y33_N23
\b_regis|um_Reg[4][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[30]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][30]~regout\);

-- Location: LCCOMB_X42_Y34_N18
\b_regis|um_Reg[6][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[6][30]~feeder_combout\ = \mux_md_breg|result[30]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[30]~4_combout\,
	combout => \b_regis|um_Reg[6][30]~feeder_combout\);

-- Location: LCFF_X42_Y34_N19
\b_regis|um_Reg[6][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[6][30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][30]~regout\);

-- Location: LCFF_X40_Y32_N1
\b_regis|um_Reg[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[30]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][30]~regout\);

-- Location: LCCOMB_X40_Y32_N0
\b_regis|Mux33~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][30]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[6][30]~regout\,
	datac => \b_regis|um_Reg[2][30]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux33~14_combout\);

-- Location: LCCOMB_X47_Y33_N22
\b_regis|Mux33~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~15_combout\ = (\b_regis|Mux33~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22) & (!\mi|altsyncram_component|auto_generated|q_a\(21) & \b_regis|um_Reg[4][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[4][30]~regout\,
	datad => \b_regis|Mux33~14_combout\,
	combout => \b_regis|Mux33~15_combout\);

-- Location: LCCOMB_X48_Y33_N0
\b_regis|Mux33~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (\mi|altsyncram_component|auto_generated|q_a\(23))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|Mux33~13_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux33~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|Mux33~13_combout\,
	datad => \b_regis|Mux33~15_combout\,
	combout => \b_regis|Mux33~16_combout\);

-- Location: LCCOMB_X48_Y33_N14
\b_regis|Mux33~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux33~16_combout\ & (\b_regis|Mux33~18_combout\)) # (!\b_regis|Mux33~16_combout\ & ((\b_regis|Mux33~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux33~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|Mux33~18_combout\,
	datac => \b_regis|Mux33~11_combout\,
	datad => \b_regis|Mux33~16_combout\,
	combout => \b_regis|Mux33~19_combout\);

-- Location: LCFF_X44_Y33_N23
\b_regis|um_Reg[23][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[30]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][30]~regout\);

-- Location: LCCOMB_X40_Y39_N4
\b_regis|um_Reg[30][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[30][30]~feeder_combout\ = \mux_md_breg|result[30]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[30]~4_combout\,
	combout => \b_regis|um_Reg[30][30]~feeder_combout\);

-- Location: LCFF_X40_Y39_N5
\b_regis|um_Reg[30][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[30][30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][30]~regout\);

-- Location: LCFF_X44_Y33_N21
\b_regis|um_Reg[22][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[30]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][30]~regout\);

-- Location: LCCOMB_X44_Y33_N20
\b_regis|Mux33~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[30][30]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[22][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[30][30]~regout\,
	datac => \b_regis|um_Reg[22][30]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux33~7_combout\);

-- Location: LCCOMB_X44_Y32_N6
\b_regis|Mux33~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux33~7_combout\ & (\b_regis|um_Reg[31][30]~regout\)) # (!\b_regis|Mux33~7_combout\ & ((\b_regis|um_Reg[23][30]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux33~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[31][30]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[23][30]~regout\,
	datad => \b_regis|Mux33~7_combout\,
	combout => \b_regis|Mux33~8_combout\);

-- Location: LCFF_X39_Y33_N15
\b_regis|um_Reg[24][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[30]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][30]~regout\);

-- Location: LCFF_X38_Y33_N9
\b_regis|um_Reg[25][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[30]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][30]~regout\);

-- Location: LCFF_X38_Y34_N19
\b_regis|um_Reg[17][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[30]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][30]~regout\);

-- Location: LCFF_X39_Y33_N25
\b_regis|um_Reg[16][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[30]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][30]~regout\);

-- Location: LCCOMB_X39_Y33_N24
\b_regis|Mux33~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[17][30]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[16][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[17][30]~regout\,
	datac => \b_regis|um_Reg[16][30]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux33~4_combout\);

-- Location: LCCOMB_X38_Y33_N8
\b_regis|Mux33~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux33~4_combout\ & ((\b_regis|um_Reg[25][30]~regout\))) # (!\b_regis|Mux33~4_combout\ & (\b_regis|um_Reg[24][30]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux33~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[24][30]~regout\,
	datac => \b_regis|um_Reg[25][30]~regout\,
	datad => \b_regis|Mux33~4_combout\,
	combout => \b_regis|Mux33~5_combout\);

-- Location: LCFF_X50_Y32_N25
\b_regis|um_Reg[21][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[30]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][30]~regout\);

-- Location: LCFF_X39_Y34_N17
\b_regis|um_Reg[29][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[30]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][30]~regout\);

-- Location: LCCOMB_X42_Y36_N2
\b_regis|um_Reg[28][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[28][30]~feeder_combout\ = \mux_md_breg|result[30]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[30]~4_combout\,
	combout => \b_regis|um_Reg[28][30]~feeder_combout\);

-- Location: LCFF_X42_Y36_N3
\b_regis|um_Reg[28][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[28][30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][30]~regout\);

-- Location: LCFF_X42_Y36_N9
\b_regis|um_Reg[20][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[30]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][30]~regout\);

-- Location: LCCOMB_X42_Y36_N8
\b_regis|Mux33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[28][30]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[20][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[28][30]~regout\,
	datac => \b_regis|um_Reg[20][30]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux33~2_combout\);

-- Location: LCCOMB_X39_Y34_N16
\b_regis|Mux33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux33~2_combout\ & ((\b_regis|um_Reg[29][30]~regout\))) # (!\b_regis|Mux33~2_combout\ & (\b_regis|um_Reg[21][30]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[21][30]~regout\,
	datac => \b_regis|um_Reg[29][30]~regout\,
	datad => \b_regis|Mux33~2_combout\,
	combout => \b_regis|Mux33~3_combout\);

-- Location: LCCOMB_X47_Y33_N4
\b_regis|Mux33~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21)) # ((\b_regis|Mux33~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|Mux33~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|Mux33~5_combout\,
	datad => \b_regis|Mux33~3_combout\,
	combout => \b_regis|Mux33~6_combout\);

-- Location: LCCOMB_X44_Y32_N18
\b_regis|um_Reg[27][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[27][30]~feeder_combout\ = \mux_md_breg|result[30]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[30]~4_combout\,
	combout => \b_regis|um_Reg[27][30]~feeder_combout\);

-- Location: LCFF_X44_Y32_N19
\b_regis|um_Reg[27][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[27][30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][30]~regout\);

-- Location: LCCOMB_X44_Y37_N28
\b_regis|um_Reg[19][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[19][30]~feeder_combout\ = \mux_md_breg|result[30]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[30]~4_combout\,
	combout => \b_regis|um_Reg[19][30]~feeder_combout\);

-- Location: LCFF_X44_Y37_N29
\b_regis|um_Reg[19][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[19][30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][30]~regout\);

-- Location: LCCOMB_X38_Y39_N6
\b_regis|um_Reg[18][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[18][30]~feeder_combout\ = \mux_md_breg|result[30]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[30]~4_combout\,
	combout => \b_regis|um_Reg[18][30]~feeder_combout\);

-- Location: LCFF_X38_Y39_N7
\b_regis|um_Reg[18][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[18][30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][30]~regout\);

-- Location: LCCOMB_X44_Y37_N16
\b_regis|Mux33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[19][30]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\b_regis|um_Reg[18][30]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[19][30]~regout\,
	datac => \b_regis|um_Reg[18][30]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux33~0_combout\);

-- Location: LCCOMB_X44_Y32_N16
\b_regis|Mux33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux33~0_combout\ & ((\b_regis|um_Reg[27][30]~regout\))) # (!\b_regis|Mux33~0_combout\ & (\b_regis|um_Reg[26][30]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][30]~regout\,
	datab => \b_regis|um_Reg[27][30]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \b_regis|Mux33~0_combout\,
	combout => \b_regis|Mux33~1_combout\);

-- Location: LCCOMB_X48_Y33_N10
\b_regis|Mux33~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux33~6_combout\ & (\b_regis|Mux33~8_combout\)) # (!\b_regis|Mux33~6_combout\ & ((\b_regis|Mux33~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux33~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux33~8_combout\,
	datac => \b_regis|Mux33~6_combout\,
	datad => \b_regis|Mux33~1_combout\,
	combout => \b_regis|Mux33~9_combout\);

-- Location: LCCOMB_X48_Y33_N4
\b_regis|Mux33~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux33~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux33~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux33~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux33~19_combout\,
	datad => \b_regis|Mux33~9_combout\,
	combout => \b_regis|Mux33~20_combout\);

-- Location: LCCOMB_X36_Y37_N8
\imm|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux1~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\mi|altsyncram_component|auto_generated|q_a\(30)))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\mi|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \mi|altsyncram_component|auto_generated|q_a\(31),
	datad => \mi|altsyncram_component|auto_generated|q_a\(30),
	combout => \imm|Mux1~0_combout\);

-- Location: LCCOMB_X36_Y37_N18
\imm|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \imm|Mux1~1_combout\ = (\imm|Mux19~1_combout\) # ((\imm|Mux1~0_combout\ & \imm|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux19~1_combout\,
	datac => \imm|Mux1~0_combout\,
	datad => \imm|Mux0~1_combout\,
	combout => \imm|Mux1~1_combout\);

-- Location: LCCOMB_X48_Y33_N2
\mux_inB_ula|result[30]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[30]~3_combout\ = (\ctrl|Mux1~0_combout\ & (\b_regis|Mux33~20_combout\)) # (!\ctrl|Mux1~0_combout\ & ((\imm|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datac => \b_regis|Mux33~20_combout\,
	datad => \imm|Mux1~1_combout\,
	combout => \mux_inB_ula|result[30]~3_combout\);

-- Location: LCCOMB_X48_Y33_N30
\alu|ShiftRight0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~78_combout\ = (!\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[31]~2_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[30]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \mux_inB_ula|result[30]~3_combout\,
	datac => \mux_inB_ula|result[31]~2_combout\,
	datad => \b_regis|Mux30~20_combout\,
	combout => \alu|ShiftRight0~78_combout\);

-- Location: LCCOMB_X54_Y36_N8
\alu|ShiftRight1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~57_combout\ = (\b_regis|Mux29~20_combout\ & (((\mux_inB_ula|result[31]~2_combout\)))) # (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight0~78_combout\) # ((\b_regis|Mux30~20_combout\ & \mux_inB_ula|result[31]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[31]~2_combout\,
	datad => \alu|ShiftRight0~78_combout\,
	combout => \alu|ShiftRight1~57_combout\);

-- Location: LCCOMB_X54_Y36_N22
\alu|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~2_combout\ = (!\alu|ShiftLeft0~31_combout\ & ((\alu|ShiftRight0~94_combout\) # ((!\b_regis|Mux28~20_combout\ & \alu|ShiftRight1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \alu|ShiftRight1~57_combout\,
	datac => \alu|ShiftRight0~94_combout\,
	datad => \alu|ShiftLeft0~31_combout\,
	combout => \alu|Mux25~2_combout\);

-- Location: LCCOMB_X54_Y36_N14
\alu|Mux25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~14_combout\ = (\alu|Mux25~2_combout\) # ((\mux_inB_ula|result[31]~2_combout\ & ((\alu|ShiftLeft0~29_combout\) # (\alu|ShiftLeft0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~29_combout\,
	datab => \alu|ShiftLeft0~26_combout\,
	datac => \mux_inB_ula|result[31]~2_combout\,
	datad => \alu|Mux25~2_combout\,
	combout => \alu|Mux25~14_combout\);

-- Location: LCCOMB_X53_Y35_N10
\alu|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~3_combout\ = (\alu|Mux24~1_combout\ & (\alu|ShiftRight1~25_combout\)) # (!\alu|Mux24~1_combout\ & ((\alu|ShiftRight0~121_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight1~25_combout\,
	datac => \alu|Mux24~1_combout\,
	datad => \alu|ShiftRight0~121_combout\,
	combout => \alu|Mux25~3_combout\);

-- Location: LCCOMB_X53_Y35_N6
\alu|ShiftRight1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~19_combout\ = (!\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[8]~25_combout\))) # (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[6]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[6]~27_combout\,
	datab => \mux_inB_ula|result[8]~25_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \b_regis|Mux30~20_combout\,
	combout => \alu|ShiftRight1~19_combout\);

-- Location: LCCOMB_X53_Y35_N0
\alu|ShiftRight1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~21_combout\ = (\alu|ShiftRight1~19_combout\) # ((\b_regis|Mux31~20_combout\ & \alu|ShiftRight1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux31~20_combout\,
	datac => \alu|ShiftRight1~20_combout\,
	datad => \alu|ShiftRight1~19_combout\,
	combout => \alu|ShiftRight1~21_combout\);

-- Location: LCCOMB_X51_Y35_N0
\alu|ShiftLeft0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~48_combout\ = (\b_regis|Mux28~20_combout\ & ((\b_regis|Mux29~20_combout\ & ((\alu|ShiftLeft0~34_combout\))) # (!\b_regis|Mux29~20_combout\ & (\alu|ShiftLeft0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \b_regis|Mux28~20_combout\,
	datac => \alu|ShiftLeft0~47_combout\,
	datad => \alu|ShiftLeft0~34_combout\,
	combout => \alu|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X53_Y36_N22
\alu|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~8_combout\ = (\alu|Mux24~1_combout\ & (\alu|ShiftRight1~21_combout\)) # (!\alu|Mux24~1_combout\ & (((\alu|ShiftLeft0~48_combout\ & \alu|Mux28~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux24~1_combout\,
	datab => \alu|ShiftRight1~21_combout\,
	datac => \alu|ShiftLeft0~48_combout\,
	datad => \alu|Mux28~11_combout\,
	combout => \alu|Mux25~8_combout\);

-- Location: LCCOMB_X53_Y36_N16
\alu|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~5_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (\contr_ula|ctr_ula[1]~0_combout\ & ((\b_regis|Mux25~20_combout\) # (\mux_inB_ula|result[6]~27_combout\)))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (((\b_regis|Mux25~20_combout\ & 
-- \mux_inB_ula|result[6]~27_combout\)) # (!\contr_ula|ctr_ula[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \b_regis|Mux25~20_combout\,
	datac => \mux_inB_ula|result[6]~27_combout\,
	datad => \contr_ula|ctr_ula[1]~0_combout\,
	combout => \alu|Mux25~5_combout\);

-- Location: LCCOMB_X53_Y36_N6
\alu|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~6_combout\ = (!\alu|Mux28~10_combout\ & ((\alu|Mux28~12_combout\ & ((\alu|Add1~12_combout\) # (!\alu|Mux25~5_combout\))) # (!\alu|Mux28~12_combout\ & (\alu|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~12_combout\,
	datab => \alu|Mux28~10_combout\,
	datac => \alu|Mux25~5_combout\,
	datad => \alu|Add1~12_combout\,
	combout => \alu|Mux25~6_combout\);

-- Location: LCCOMB_X53_Y36_N8
\alu|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~7_combout\ = (\alu|Mux25~6_combout\ & ((\alu|Mux25~5_combout\) # (\alu|ShiftRight0~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux25~5_combout\,
	datac => \alu|ShiftRight0~96_combout\,
	datad => \alu|Mux25~6_combout\,
	combout => \alu|Mux25~7_combout\);

-- Location: LCCOMB_X53_Y36_N0
\alu|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~9_combout\ = (\alu|Mux28~11_combout\ & (\b_regis|Mux25~20_combout\ $ (!\mux_inB_ula|result[6]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux25~20_combout\,
	datac => \mux_inB_ula|result[6]~27_combout\,
	datad => \alu|Mux28~11_combout\,
	combout => \alu|Mux25~9_combout\);

-- Location: LCCOMB_X53_Y36_N10
\alu|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~10_combout\ = (\alu|Mux24~1_combout\ & (\alu|ShiftRight1~21_combout\)) # (!\alu|Mux24~1_combout\ & ((!\alu|Mux25~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight1~21_combout\,
	datac => \alu|Mux24~1_combout\,
	datad => \alu|Mux25~9_combout\,
	combout => \alu|Mux25~10_combout\);

-- Location: LCCOMB_X53_Y36_N28
\alu|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~11_combout\ = (\alu|Mux25~4_combout\ & (((\alu|Mux25~10_combout\)))) # (!\alu|Mux25~4_combout\ & ((\alu|Mux25~7_combout\ & ((\alu|Mux25~10_combout\))) # (!\alu|Mux25~7_combout\ & (\alu|Mux25~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux25~4_combout\,
	datab => \alu|Mux25~8_combout\,
	datac => \alu|Mux25~7_combout\,
	datad => \alu|Mux25~10_combout\,
	combout => \alu|Mux25~11_combout\);

-- Location: LCCOMB_X54_Y36_N12
\alu|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~12_combout\ = (\alu|Mux24~0_combout\ & (\alu|Mux25~3_combout\)) # (!\alu|Mux24~0_combout\ & ((\alu|Mux25~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux24~0_combout\,
	datac => \alu|Mux25~3_combout\,
	datad => \alu|Mux25~11_combout\,
	combout => \alu|Mux25~12_combout\);

-- Location: LCCOMB_X54_Y36_N26
\alu|Mux25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~13_combout\ = (\alu|Mux28~7_combout\ & (\alu|Mux0~0_combout\ & (\alu|Mux25~14_combout\))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux0~0_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \alu|Mux25~14_combout\,
	datad => \alu|Mux25~12_combout\,
	combout => \alu|Mux25~13_combout\);

-- Location: LCCOMB_X53_Y34_N24
\alu|ShiftRight0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~52_combout\ = (!\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[2]~31_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[1]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[1]~32_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \mux_inB_ula|result[2]~31_combout\,
	combout => \alu|ShiftRight0~52_combout\);

-- Location: LCCOMB_X53_Y34_N26
\alu|ShiftRight1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~12_combout\ = (\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[4]~29_combout\)) # (!\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[3]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[4]~29_combout\,
	datad => \mux_inB_ula|result[3]~30_combout\,
	combout => \alu|ShiftRight1~12_combout\);

-- Location: LCCOMB_X53_Y34_N20
\alu|ShiftRight0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~53_combout\ = (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight0~52_combout\) # ((\b_regis|Mux30~20_combout\ & \alu|ShiftRight1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \alu|ShiftRight0~52_combout\,
	datad => \alu|ShiftRight1~12_combout\,
	combout => \alu|ShiftRight0~53_combout\);

-- Location: LCCOMB_X52_Y38_N6
\alu|ShiftRight0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~54_combout\ = (\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[8]~25_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[7]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[7]~26_combout\,
	datad => \mux_inB_ula|result[8]~25_combout\,
	combout => \alu|ShiftRight0~54_combout\);

-- Location: LCCOMB_X53_Y38_N8
\alu|ShiftRight0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~55_combout\ = (\alu|ShiftRight0~54_combout\) # ((!\b_regis|Mux30~20_combout\ & \alu|ShiftRight1~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux30~20_combout\,
	datac => \alu|ShiftRight0~54_combout\,
	datad => \alu|ShiftRight1~13_combout\,
	combout => \alu|ShiftRight0~55_combout\);

-- Location: LCCOMB_X53_Y34_N14
\alu|ShiftRight0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~56_combout\ = (\b_regis|Mux28~20_combout\ & ((\alu|ShiftRight0~53_combout\) # ((\b_regis|Mux29~20_combout\ & \alu|ShiftRight0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftRight0~53_combout\,
	datad => \alu|ShiftRight0~55_combout\,
	combout => \alu|ShiftRight0~56_combout\);

-- Location: LCCOMB_X53_Y34_N22
\alu|ShiftRight0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~59_combout\ = (!\b_regis|Mux31~20_combout\ & ((\b_regis|Mux30~20_combout\ & ((\mux_inB_ula|result[11]~22_combout\))) # (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[9]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[9]~24_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \mux_inB_ula|result[11]~22_combout\,
	combout => \alu|ShiftRight0~59_combout\);

-- Location: LCCOMB_X53_Y34_N2
\alu|ShiftRight0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~60_combout\ = (\alu|ShiftRight0~59_combout\) # ((\b_regis|Mux31~20_combout\ & \alu|ShiftRight1~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight0~59_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \alu|ShiftRight1~15_combout\,
	combout => \alu|ShiftRight0~60_combout\);

-- Location: LCCOMB_X53_Y34_N28
\alu|ShiftRight0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~61_combout\ = (\b_regis|Mux29~20_combout\ & (\alu|ShiftRight0~58_combout\)) # (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftRight0~58_combout\,
	datad => \alu|ShiftRight0~60_combout\,
	combout => \alu|ShiftRight0~61_combout\);

-- Location: LCCOMB_X53_Y34_N18
\alu|ShiftRight0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~62_combout\ = (!\b_regis|Mux27~20_combout\ & ((\alu|ShiftRight0~56_combout\) # ((!\b_regis|Mux28~20_combout\ & \alu|ShiftRight0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \b_regis|Mux27~20_combout\,
	datac => \alu|ShiftRight0~56_combout\,
	datad => \alu|ShiftRight0~61_combout\,
	combout => \alu|ShiftRight0~62_combout\);

-- Location: LCCOMB_X50_Y34_N10
\alu|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~0_combout\ = (\alu|ShiftRight0~68_combout\) # ((!\b_regis|Mux28~20_combout\ & \alu|ShiftRight1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \alu|ShiftRight0~68_combout\,
	datad => \alu|ShiftRight1~17_combout\,
	combout => \alu|Mux14~0_combout\);

-- Location: LCCOMB_X50_Y34_N16
\alu|ShiftRight1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~18_combout\ = (!\alu|ShiftLeft0~31_combout\ & ((\alu|ShiftRight0~62_combout\) # ((\b_regis|Mux27~20_combout\ & \alu|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datab => \alu|ShiftLeft0~31_combout\,
	datac => \alu|ShiftRight0~62_combout\,
	datad => \alu|Mux14~0_combout\,
	combout => \alu|ShiftRight1~18_combout\);

-- Location: LCCOMB_X51_Y37_N8
\alu|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~0_combout\ = (!\contr_ula|ctr_ula[0]~1_combout\ & (\mux_inB_ula|result[1]~32_combout\ $ (\b_regis|Mux30~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \mux_inB_ula|result[1]~32_combout\,
	datad => \b_regis|Mux30~20_combout\,
	combout => \alu|Mux30~0_combout\);

-- Location: LCCOMB_X50_Y34_N30
\alu|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~1_combout\ = (\alu|Mux30~0_combout\) # ((\alu|ShiftLeft0~32_combout\ & (\alu|Mux31~22_combout\ & \alu|Mux11~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~32_combout\,
	datab => \alu|Mux31~22_combout\,
	datac => \alu|Mux30~0_combout\,
	datad => \alu|Mux11~4_combout\,
	combout => \alu|Mux30~1_combout\);

-- Location: LCCOMB_X50_Y34_N24
\alu|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~2_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & (((\alu|Mux30~1_combout\)))) # (!\contr_ula|ctr_ula[1]~0_combout\ & (!\contr_ula|ctr_ula[0]~1_combout\ & (\alu|tmp[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \alu|tmp[1]~2_combout\,
	datac => \contr_ula|ctr_ula[1]~0_combout\,
	datad => \alu|Mux30~1_combout\,
	combout => \alu|Mux30~2_combout\);

-- Location: LCCOMB_X51_Y37_N14
\alu|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~3_combout\ = (\b_regis|Mux30~20_combout\ & ((\contr_ula|ctr_ula[0]~1_combout\) # ((\mux_inB_ula|result[1]~32_combout\ & \contr_ula|ctr_ula[1]~0_combout\)))) # (!\b_regis|Mux30~20_combout\ & (\contr_ula|ctr_ula[0]~1_combout\ & 
-- ((\mux_inB_ula|result[1]~32_combout\) # (!\contr_ula|ctr_ula[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \mux_inB_ula|result[1]~32_combout\,
	datad => \contr_ula|ctr_ula[1]~0_combout\,
	combout => \alu|Mux30~3_combout\);

-- Location: LCCOMB_X50_Y34_N0
\alu|ShiftRight0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~76_combout\ = (!\alu|ShiftLeft0~31_combout\ & ((\alu|ShiftRight0~62_combout\) # ((\b_regis|Mux27~20_combout\ & \alu|ShiftRight0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datab => \alu|ShiftRight0~75_combout\,
	datac => \alu|ShiftRight0~62_combout\,
	datad => \alu|ShiftLeft0~31_combout\,
	combout => \alu|ShiftRight0~76_combout\);

-- Location: LCCOMB_X50_Y34_N22
\alu|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~4_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & (((\alu|Mux30~3_combout\)))) # (!\contr_ula|ctr_ula[1]~0_combout\ & ((\alu|Mux30~3_combout\ & ((\alu|ShiftRight0~76_combout\))) # (!\alu|Mux30~3_combout\ & (\alu|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add1~2_combout\,
	datab => \contr_ula|ctr_ula[1]~0_combout\,
	datac => \alu|Mux30~3_combout\,
	datad => \alu|ShiftRight0~76_combout\,
	combout => \alu|Mux30~4_combout\);

-- Location: LCCOMB_X50_Y34_N12
\alu|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~5_combout\ = (!\contr_ula|ctr_ula[3]~2_combout\ & ((\contr_ula|Mux4~1_combout\ & (\alu|Mux30~2_combout\)) # (!\contr_ula|Mux4~1_combout\ & ((\alu|Mux30~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|Mux4~1_combout\,
	datab => \contr_ula|ctr_ula[3]~2_combout\,
	datac => \alu|Mux30~2_combout\,
	datad => \alu|Mux30~4_combout\,
	combout => \alu|Mux30~5_combout\);

-- Location: LCCOMB_X50_Y34_N18
\alu|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~6_combout\ = (\alu|Mux30~5_combout\) # ((\alu|Mux11~5_combout\ & ((\alu|ShiftRight1~11_combout\) # (\alu|ShiftRight1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~5_combout\,
	datab => \alu|ShiftRight1~11_combout\,
	datac => \alu|ShiftRight1~18_combout\,
	datad => \alu|Mux30~5_combout\,
	combout => \alu|Mux30~6_combout\);

-- Location: LCCOMB_X50_Y34_N26
\mux_md_breg|result[1]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[1]~30_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux30~6_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \md|altsyncram_component|auto_generated|q_a\(1),
	datad => \alu|Mux30~6_combout\,
	combout => \mux_md_breg|result[1]~30_combout\);

-- Location: LCCOMB_X39_Y37_N2
\b_regis|um_Reg[31][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[31][1]~feeder_combout\ = \mux_md_breg|result[1]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[1]~30_combout\,
	combout => \b_regis|um_Reg[31][1]~feeder_combout\);

-- Location: LCFF_X39_Y37_N3
\b_regis|um_Reg[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[31][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][1]~regout\);

-- Location: LCCOMB_X36_Y39_N18
\b_regis|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[27][1]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[19][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[27][1]~regout\,
	datac => \b_regis|um_Reg[19][1]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux30~7_combout\);

-- Location: LCCOMB_X39_Y37_N4
\b_regis|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux30~7_combout\ & ((\b_regis|um_Reg[31][1]~regout\))) # (!\b_regis|Mux30~7_combout\ & (\b_regis|um_Reg[23][1]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[23][1]~regout\,
	datab => \b_regis|um_Reg[31][1]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux30~7_combout\,
	combout => \b_regis|Mux30~8_combout\);

-- Location: LCCOMB_X39_Y39_N20
\b_regis|um_Reg[30][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[30][1]~feeder_combout\ = \mux_md_breg|result[1]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[1]~30_combout\,
	combout => \b_regis|um_Reg[30][1]~feeder_combout\);

-- Location: LCFF_X39_Y39_N21
\b_regis|um_Reg[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[30][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][1]~regout\);

-- Location: LCCOMB_X38_Y41_N12
\b_regis|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|um_Reg[22][1]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|um_Reg[18][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[18][1]~regout\,
	datac => \b_regis|um_Reg[22][1]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux30~2_combout\);

-- Location: LCCOMB_X38_Y41_N10
\b_regis|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux30~2_combout\ & ((\b_regis|um_Reg[30][1]~regout\))) # (!\b_regis|Mux30~2_combout\ & (\b_regis|um_Reg[26][1]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][1]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[30][1]~regout\,
	datad => \b_regis|Mux30~2_combout\,
	combout => \b_regis|Mux30~3_combout\);

-- Location: LCFF_X41_Y37_N23
\b_regis|um_Reg[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[1]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][1]~regout\);

-- Location: LCCOMB_X41_Y37_N24
\b_regis|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|um_Reg[20][1]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[16][1]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[16][1]~regout\,
	datac => \b_regis|um_Reg[20][1]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux30~4_combout\);

-- Location: LCCOMB_X41_Y37_N28
\b_regis|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux30~4_combout\ & (\b_regis|um_Reg[28][1]~regout\)) # (!\b_regis|Mux30~4_combout\ & ((\b_regis|um_Reg[24][1]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[28][1]~regout\,
	datac => \b_regis|Mux30~4_combout\,
	datad => \b_regis|um_Reg[24][1]~regout\,
	combout => \b_regis|Mux30~5_combout\);

-- Location: LCCOMB_X42_Y37_N20
\b_regis|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (\mi|altsyncram_component|auto_generated|q_a\(16))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|Mux30~3_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux30~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|Mux30~3_combout\,
	datad => \b_regis|Mux30~5_combout\,
	combout => \b_regis|Mux30~6_combout\);

-- Location: LCFF_X52_Y41_N17
\b_regis|um_Reg[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[1]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][1]~regout\);

-- Location: LCCOMB_X38_Y40_N22
\b_regis|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|um_Reg[25][1]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[17][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[17][1]~regout\,
	datad => \b_regis|um_Reg[25][1]~regout\,
	combout => \b_regis|Mux30~0_combout\);

-- Location: LCCOMB_X42_Y37_N30
\b_regis|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux30~0_combout\ & ((\b_regis|um_Reg[29][1]~regout\))) # (!\b_regis|Mux30~0_combout\ & (\b_regis|um_Reg[21][1]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][1]~regout\,
	datab => \b_regis|um_Reg[29][1]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux30~0_combout\,
	combout => \b_regis|Mux30~1_combout\);

-- Location: LCCOMB_X42_Y37_N14
\b_regis|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux30~6_combout\ & (\b_regis|Mux30~8_combout\)) # (!\b_regis|Mux30~6_combout\ & ((\b_regis|Mux30~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux30~8_combout\,
	datac => \b_regis|Mux30~6_combout\,
	datad => \b_regis|Mux30~1_combout\,
	combout => \b_regis|Mux30~9_combout\);

-- Location: LCCOMB_X42_Y37_N22
\b_regis|Mux30~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux30~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux30~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux30~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux30~9_combout\,
	datad => \b_regis|Mux30~19_combout\,
	combout => \b_regis|Mux30~20_combout\);

-- Location: LCCOMB_X50_Y33_N20
\alu|ShiftRight0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~69_combout\ = (!\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[30]~3_combout\)) # (!\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[29]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \mux_inB_ula|result[30]~3_combout\,
	datad => \mux_inB_ula|result[29]~4_combout\,
	combout => \alu|ShiftRight0~69_combout\);

-- Location: LCCOMB_X50_Y33_N26
\alu|ShiftRight1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~56_combout\ = (\b_regis|Mux29~20_combout\ & (\mux_inB_ula|result[31]~2_combout\)) # (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight0~69_combout\) # ((\mux_inB_ula|result[31]~2_combout\ & \b_regis|Mux30~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[31]~2_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftRight0~69_combout\,
	datad => \b_regis|Mux30~20_combout\,
	combout => \alu|ShiftRight1~56_combout\);

-- Location: LCCOMB_X54_Y34_N0
\alu|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~2_combout\ = (!\alu|ShiftLeft0~31_combout\ & ((\alu|ShiftRight0~120_combout\) # ((!\b_regis|Mux28~20_combout\ & \alu|ShiftRight1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \alu|ShiftRight1~56_combout\,
	datac => \alu|ShiftLeft0~31_combout\,
	datad => \alu|ShiftRight0~120_combout\,
	combout => \alu|Mux26~2_combout\);

-- Location: LCCOMB_X54_Y34_N20
\alu|Mux26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~14_combout\ = (\alu|Mux26~2_combout\) # ((\mux_inB_ula|result[31]~2_combout\ & ((\alu|ShiftLeft0~29_combout\) # (\alu|ShiftLeft0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[31]~2_combout\,
	datab => \alu|ShiftLeft0~29_combout\,
	datac => \alu|ShiftLeft0~26_combout\,
	datad => \alu|Mux26~2_combout\,
	combout => \alu|Mux26~14_combout\);

-- Location: LCCOMB_X49_Y35_N10
\alu|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~4_combout\ = (\alu|Mux28~24_combout\ & (!\contr_ula|ctr_ula[0]~1_combout\ & (\alu|Mux28~10_combout\ & \alu|tmp[5]~10_combout\))) # (!\alu|Mux28~24_combout\ & (((!\alu|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~24_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \alu|Mux28~10_combout\,
	datad => \alu|tmp[5]~10_combout\,
	combout => \alu|Mux26~4_combout\);

-- Location: LCCOMB_X50_Y35_N16
\alu|ShiftLeft0~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~142_combout\ = (\alu|ShiftLeft0~44_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux28~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux28~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~19_combout\,
	datab => \b_regis|Mux28~9_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(19),
	datad => \alu|ShiftLeft0~44_combout\,
	combout => \alu|ShiftLeft0~142_combout\);

-- Location: LCCOMB_X54_Y34_N4
\alu|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~8_combout\ = (\alu|Mux24~1_combout\ & (\alu|ShiftRight0~55_combout\)) # (!\alu|Mux24~1_combout\ & (((\alu|ShiftLeft0~142_combout\ & \alu|Mux28~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux24~1_combout\,
	datab => \alu|ShiftRight0~55_combout\,
	datac => \alu|ShiftLeft0~142_combout\,
	datad => \alu|Mux28~11_combout\,
	combout => \alu|Mux26~8_combout\);

-- Location: LCCOMB_X54_Y34_N30
\alu|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~9_combout\ = (\alu|Mux28~11_combout\ & (\b_regis|Mux26~20_combout\ $ (!\mux_inB_ula|result[5]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux26~20_combout\,
	datac => \mux_inB_ula|result[5]~28_combout\,
	datad => \alu|Mux28~11_combout\,
	combout => \alu|Mux26~9_combout\);

-- Location: LCCOMB_X54_Y34_N12
\alu|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~10_combout\ = (\alu|Mux24~1_combout\ & (\alu|ShiftRight0~55_combout\)) # (!\alu|Mux24~1_combout\ & ((!\alu|Mux26~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight0~55_combout\,
	datac => \alu|Mux24~1_combout\,
	datad => \alu|Mux26~9_combout\,
	combout => \alu|Mux26~10_combout\);

-- Location: LCCOMB_X54_Y34_N2
\alu|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~11_combout\ = (\alu|Mux26~7_combout\ & (((\alu|Mux26~10_combout\)))) # (!\alu|Mux26~7_combout\ & ((\alu|Mux26~4_combout\ & ((\alu|Mux26~10_combout\))) # (!\alu|Mux26~4_combout\ & (\alu|Mux26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux26~7_combout\,
	datab => \alu|Mux26~4_combout\,
	datac => \alu|Mux26~8_combout\,
	datad => \alu|Mux26~10_combout\,
	combout => \alu|Mux26~11_combout\);

-- Location: LCCOMB_X54_Y34_N28
\alu|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~12_combout\ = (\alu|Mux24~0_combout\ & (\alu|Mux26~3_combout\)) # (!\alu|Mux24~0_combout\ & ((\alu|Mux26~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux26~3_combout\,
	datac => \alu|Mux24~0_combout\,
	datad => \alu|Mux26~11_combout\,
	combout => \alu|Mux26~12_combout\);

-- Location: LCCOMB_X54_Y34_N26
\alu|Mux26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~13_combout\ = (\alu|Mux28~7_combout\ & (\alu|Mux0~0_combout\ & (\alu|Mux26~14_combout\))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux0~0_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \alu|Mux26~14_combout\,
	datad => \alu|Mux26~12_combout\,
	combout => \alu|Mux26~13_combout\);

-- Location: LCCOMB_X51_Y37_N0
\alu|ShiftRight0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~102_combout\ = (\alu|ShiftRight0~30_combout\ & ((\alu|Mux31~22_combout\) # ((\alu|ShiftRight0~118_combout\ & \alu|ShiftRight0~27_combout\)))) # (!\alu|ShiftRight0~30_combout\ & (((\alu|ShiftRight0~118_combout\ & 
-- \alu|ShiftRight0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~30_combout\,
	datab => \alu|Mux31~22_combout\,
	datac => \alu|ShiftRight0~118_combout\,
	datad => \alu|ShiftRight0~27_combout\,
	combout => \alu|ShiftRight0~102_combout\);

-- Location: LCCOMB_X51_Y34_N6
\alu|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux7~2_combout\ = (\alu|Mux31~16_combout\ & ((\alu|ShiftRight0~102_combout\) # ((!\b_regis|Mux28~20_combout\ & \mux_inB_ula|result[31]~2_combout\)))) # (!\alu|Mux31~16_combout\ & (((\mux_inB_ula|result[31]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \mux_inB_ula|result[31]~2_combout\,
	datac => \alu|ShiftRight0~102_combout\,
	datad => \alu|Mux31~16_combout\,
	combout => \alu|Mux7~2_combout\);

-- Location: LCCOMB_X52_Y34_N16
\alu|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux7~3_combout\ = (\alu|Mux5~16_combout\ & ((\alu|Mux5~6_combout\) # ((\alu|ShiftLeft0~119_combout\)))) # (!\alu|Mux5~16_combout\ & (!\alu|Mux5~6_combout\ & ((\alu|ShiftLeft0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux5~16_combout\,
	datab => \alu|Mux5~6_combout\,
	datac => \alu|ShiftLeft0~119_combout\,
	datad => \alu|ShiftLeft0~90_combout\,
	combout => \alu|Mux7~3_combout\);

-- Location: LCCOMB_X52_Y34_N30
\alu|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux7~4_combout\ = (\alu|Mux5~6_combout\ & ((\alu|Mux7~3_combout\ & (\alu|ShiftLeft0~106_combout\)) # (!\alu|Mux7~3_combout\ & ((\alu|ShiftLeft0~143_combout\))))) # (!\alu|Mux5~6_combout\ & (((\alu|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~106_combout\,
	datab => \alu|Mux5~6_combout\,
	datac => \alu|Mux7~3_combout\,
	datad => \alu|ShiftLeft0~143_combout\,
	combout => \alu|Mux7~4_combout\);

-- Location: LCCOMB_X52_Y37_N14
\alu|saida~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~16_combout\ = \b_regis|Mux7~20_combout\ $ (((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux39~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datab => \imm|Mux7~5_combout\,
	datac => \b_regis|Mux39~20_combout\,
	datad => \b_regis|Mux7~20_combout\,
	combout => \alu|saida~16_combout\);

-- Location: LCCOMB_X49_Y35_N2
\alu|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux7~10_combout\ = (\alu|tmp[24]~48_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(2)) # ((!\contr_ula|Mux3~0_combout\) # (!\mi|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(2),
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \contr_ula|Mux3~0_combout\,
	datad => \alu|tmp[24]~48_combout\,
	combout => \alu|Mux7~10_combout\);

-- Location: LCCOMB_X51_Y37_N4
\alu|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux7~5_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & ((\contr_ula|ctr_ula[0]~1_combout\ & ((\mux_inB_ula|result[24]~9_combout\) # (\b_regis|Mux7~20_combout\))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (\mux_inB_ula|result[24]~9_combout\ & 
-- \b_regis|Mux7~20_combout\)))) # (!\contr_ula|ctr_ula[1]~0_combout\ & (!\contr_ula|ctr_ula[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[1]~0_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \mux_inB_ula|result[24]~9_combout\,
	datad => \b_regis|Mux7~20_combout\,
	combout => \alu|Mux7~5_combout\);

-- Location: LCCOMB_X51_Y37_N10
\alu|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux7~6_combout\ = (\alu|Mux11~9_combout\ & ((\alu|Mux7~5_combout\ & (\alu|Add1~48_combout\)) # (!\alu|Mux7~5_combout\ & ((\alu|ShiftRight0~102_combout\))))) # (!\alu|Mux11~9_combout\ & (\alu|Mux7~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~9_combout\,
	datab => \alu|Mux7~5_combout\,
	datac => \alu|Add1~48_combout\,
	datad => \alu|ShiftRight0~102_combout\,
	combout => \alu|Mux7~6_combout\);

-- Location: LCCOMB_X52_Y34_N2
\alu|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux7~7_combout\ = (\alu|Mux28~24_combout\ & ((\alu|Mux28~10_combout\ & (\alu|Mux7~10_combout\)) # (!\alu|Mux28~10_combout\ & ((\alu|Mux7~6_combout\))))) # (!\alu|Mux28~24_combout\ & (!\alu|Mux28~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~24_combout\,
	datab => \alu|Mux28~10_combout\,
	datac => \alu|Mux7~10_combout\,
	datad => \alu|Mux7~6_combout\,
	combout => \alu|Mux7~7_combout\);

-- Location: LCCOMB_X52_Y34_N28
\alu|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux7~8_combout\ = (\alu|Mux5~7_combout\ & ((\alu|Mux7~7_combout\ & ((\alu|saida~16_combout\))) # (!\alu|Mux7~7_combout\ & (\alu|Mux7~4_combout\)))) # (!\alu|Mux5~7_combout\ & (((\alu|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux5~7_combout\,
	datab => \alu|Mux7~4_combout\,
	datac => \alu|saida~16_combout\,
	datad => \alu|Mux7~7_combout\,
	combout => \alu|Mux7~8_combout\);

-- Location: LCCOMB_X52_Y34_N22
\alu|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux7~9_combout\ = (\contr_ula|ctr_ula[3]~2_combout\ & (\alu|Mux0~0_combout\ & (\alu|Mux7~2_combout\))) # (!\contr_ula|ctr_ula[3]~2_combout\ & (((\alu|Mux7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux0~0_combout\,
	datab => \contr_ula|ctr_ula[3]~2_combout\,
	datac => \alu|Mux7~2_combout\,
	datad => \alu|Mux7~8_combout\,
	combout => \alu|Mux7~9_combout\);

-- Location: LCCOMB_X52_Y34_N0
\mux_md_breg|result[24]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[24]~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux7~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \md|altsyncram_component|auto_generated|q_a\(24),
	datad => \alu|Mux7~9_combout\,
	combout => \mux_md_breg|result[24]~10_combout\);

-- Location: LCCOMB_X45_Y35_N12
\b_regis|um_Reg[14][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[14][24]~feeder_combout\ = \mux_md_breg|result[24]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[24]~10_combout\,
	combout => \b_regis|um_Reg[14][24]~feeder_combout\);

-- Location: LCFF_X45_Y35_N13
\b_regis|um_Reg[14][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[14][24]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][24]~regout\);

-- Location: LCFF_X41_Y39_N23
\b_regis|um_Reg[13][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][24]~regout\);

-- Location: LCCOMB_X41_Y39_N28
\b_regis|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[13][24]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[12][24]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[13][24]~regout\,
	datac => \b_regis|um_Reg[12][24]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux7~17_combout\);

-- Location: LCCOMB_X45_Y35_N18
\b_regis|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux7~17_combout\ & (\b_regis|um_Reg[15][24]~regout\)) # (!\b_regis|Mux7~17_combout\ & ((\b_regis|um_Reg[14][24]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][24]~regout\,
	datab => \b_regis|um_Reg[14][24]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux7~17_combout\,
	combout => \b_regis|Mux7~18_combout\);

-- Location: LCCOMB_X40_Y36_N2
\b_regis|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[3][24]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[1][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[3][24]~regout\,
	datad => \b_regis|um_Reg[1][24]~regout\,
	combout => \b_regis|Mux7~14_combout\);

-- Location: LCCOMB_X42_Y37_N8
\b_regis|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~15_combout\ = (\b_regis|Mux7~14_combout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|um_Reg[2][24]~regout\ & \mi|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[2][24]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux7~14_combout\,
	combout => \b_regis|Mux7~15_combout\);

-- Location: LCCOMB_X41_Y38_N22
\b_regis|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|um_Reg[5][24]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[4][24]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[4][24]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[5][24]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux7~12_combout\);

-- Location: LCCOMB_X42_Y34_N14
\b_regis|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux7~12_combout\ & ((\b_regis|um_Reg[7][24]~regout\))) # (!\b_regis|Mux7~12_combout\ & (\b_regis|um_Reg[6][24]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[6][24]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[7][24]~regout\,
	datad => \b_regis|Mux7~12_combout\,
	combout => \b_regis|Mux7~13_combout\);

-- Location: LCCOMB_X42_Y37_N6
\b_regis|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18)) # ((\b_regis|Mux7~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|Mux7~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux7~15_combout\,
	datad => \b_regis|Mux7~13_combout\,
	combout => \b_regis|Mux7~16_combout\);

-- Location: LCCOMB_X42_Y37_N16
\b_regis|Mux7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux7~16_combout\ & ((\b_regis|Mux7~18_combout\))) # (!\b_regis|Mux7~16_combout\ & (\b_regis|Mux7~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux7~11_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux7~18_combout\,
	datad => \b_regis|Mux7~16_combout\,
	combout => \b_regis|Mux7~19_combout\);

-- Location: LCCOMB_X41_Y33_N12
\b_regis|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|um_Reg[21][24]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[17][24]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[17][24]~regout\,
	datab => \b_regis|um_Reg[21][24]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux7~0_combout\);

-- Location: LCCOMB_X40_Y34_N26
\b_regis|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~1_combout\ = (\b_regis|Mux7~0_combout\ & ((\b_regis|um_Reg[29][24]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\b_regis|Mux7~0_combout\ & (((\b_regis|um_Reg[25][24]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[29][24]~regout\,
	datab => \b_regis|Mux7~0_combout\,
	datac => \b_regis|um_Reg[25][24]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux7~1_combout\);

-- Location: LCFF_X43_Y40_N15
\b_regis|um_Reg[31][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][24]~regout\);

-- Location: LCFF_X39_Y35_N13
\b_regis|um_Reg[23][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][24]~regout\);

-- Location: LCCOMB_X38_Y40_N10
\b_regis|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18)) # (\b_regis|um_Reg[23][24]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[19][24]~regout\ & (!\mi|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[19][24]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|um_Reg[23][24]~regout\,
	combout => \b_regis|Mux7~7_combout\);

-- Location: LCCOMB_X43_Y40_N12
\b_regis|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux7~7_combout\ & ((\b_regis|um_Reg[31][24]~regout\))) # (!\b_regis|Mux7~7_combout\ & (\b_regis|um_Reg[27][24]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][24]~regout\,
	datab => \b_regis|um_Reg[31][24]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|Mux7~7_combout\,
	combout => \b_regis|Mux7~8_combout\);

-- Location: LCCOMB_X41_Y37_N4
\b_regis|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|um_Reg[24][24]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[16][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[16][24]~regout\,
	datac => \b_regis|um_Reg[24][24]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux7~4_combout\);

-- Location: LCFF_X41_Y34_N17
\b_regis|um_Reg[20][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][24]~regout\);

-- Location: LCCOMB_X41_Y37_N12
\b_regis|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~5_combout\ = (\b_regis|Mux7~4_combout\ & ((\b_regis|um_Reg[28][24]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\b_regis|Mux7~4_combout\ & (((\b_regis|um_Reg[20][24]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][24]~regout\,
	datab => \b_regis|Mux7~4_combout\,
	datac => \b_regis|um_Reg[20][24]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux7~5_combout\);

-- Location: LCFF_X40_Y39_N29
\b_regis|um_Reg[22][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][24]~regout\);

-- Location: LCFF_X40_Y39_N27
\b_regis|um_Reg[30][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[24]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][24]~regout\);

-- Location: LCCOMB_X39_Y41_N4
\b_regis|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[26][24]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\b_regis|um_Reg[18][24]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][24]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[18][24]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux7~2_combout\);

-- Location: LCCOMB_X40_Y39_N26
\b_regis|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux7~2_combout\ & ((\b_regis|um_Reg[30][24]~regout\))) # (!\b_regis|Mux7~2_combout\ & (\b_regis|um_Reg[22][24]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[22][24]~regout\,
	datac => \b_regis|um_Reg[30][24]~regout\,
	datad => \b_regis|Mux7~2_combout\,
	combout => \b_regis|Mux7~3_combout\);

-- Location: LCCOMB_X42_Y37_N28
\b_regis|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (\mi|altsyncram_component|auto_generated|q_a\(16))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|Mux7~3_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|Mux7~5_combout\,
	datad => \b_regis|Mux7~3_combout\,
	combout => \b_regis|Mux7~6_combout\);

-- Location: LCCOMB_X42_Y37_N10
\b_regis|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux7~6_combout\ & ((\b_regis|Mux7~8_combout\))) # (!\b_regis|Mux7~6_combout\ & (\b_regis|Mux7~1_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux7~1_combout\,
	datac => \b_regis|Mux7~8_combout\,
	datad => \b_regis|Mux7~6_combout\,
	combout => \b_regis|Mux7~9_combout\);

-- Location: LCCOMB_X41_Y36_N0
\b_regis|Mux7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux7~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux7~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux7~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux7~19_combout\,
	datad => \b_regis|Mux7~9_combout\,
	combout => \b_regis|Mux7~20_combout\);

-- Location: LCCOMB_X41_Y36_N10
\alu|ShiftLeft0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~23_combout\ = (\b_regis|Mux6~20_combout\) # ((\b_regis|Mux7~20_combout\) # ((\b_regis|Mux8~20_combout\) # (\b_regis|Mux5~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux6~20_combout\,
	datab => \b_regis|Mux7~20_combout\,
	datac => \b_regis|Mux8~20_combout\,
	datad => \b_regis|Mux5~20_combout\,
	combout => \alu|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X38_Y34_N18
\b_regis|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[21][30]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[17][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][30]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[17][30]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux1~0_combout\);

-- Location: LCCOMB_X38_Y34_N20
\b_regis|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux1~0_combout\ & (\b_regis|um_Reg[29][30]~regout\)) # (!\b_regis|Mux1~0_combout\ & ((\b_regis|um_Reg[25][30]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[29][30]~regout\,
	datab => \b_regis|um_Reg[25][30]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \b_regis|Mux1~0_combout\,
	combout => \b_regis|Mux1~1_combout\);

-- Location: LCCOMB_X44_Y32_N20
\b_regis|um_Reg[31][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[31][30]~feeder_combout\ = \mux_md_breg|result[30]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[30]~4_combout\,
	combout => \b_regis|um_Reg[31][30]~feeder_combout\);

-- Location: LCFF_X44_Y32_N21
\b_regis|um_Reg[31][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[31][30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][30]~regout\);

-- Location: LCCOMB_X44_Y33_N22
\b_regis|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|um_Reg[23][30]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[19][30]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[19][30]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[23][30]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux1~7_combout\);

-- Location: LCCOMB_X44_Y32_N30
\b_regis|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux1~7_combout\ & ((\b_regis|um_Reg[31][30]~regout\))) # (!\b_regis|Mux1~7_combout\ & (\b_regis|um_Reg[27][30]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[27][30]~regout\,
	datac => \b_regis|um_Reg[31][30]~regout\,
	datad => \b_regis|Mux1~7_combout\,
	combout => \b_regis|Mux1~8_combout\);

-- Location: LCCOMB_X42_Y36_N4
\b_regis|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~9_combout\ = (\b_regis|Mux1~6_combout\ & (((\b_regis|Mux1~8_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(15)))) # (!\b_regis|Mux1~6_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux1~6_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux1~1_combout\,
	datad => \b_regis|Mux1~8_combout\,
	combout => \b_regis|Mux1~9_combout\);

-- Location: LCFF_X41_Y32_N29
\b_regis|um_Reg[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[30]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][30]~regout\);

-- Location: LCCOMB_X41_Y32_N28
\b_regis|Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[3][30]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[1][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[3][30]~regout\,
	datac => \b_regis|um_Reg[1][30]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux1~14_combout\);

-- Location: LCCOMB_X41_Y32_N2
\b_regis|Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~15_combout\ = (\b_regis|Mux1~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16) & (!\mi|altsyncram_component|auto_generated|q_a\(15) & \b_regis|um_Reg[2][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[2][30]~regout\,
	datad => \b_regis|Mux1~14_combout\,
	combout => \b_regis|Mux1~15_combout\);

-- Location: LCCOMB_X42_Y33_N22
\b_regis|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[5][30]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[4][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[5][30]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[4][30]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux1~12_combout\);

-- Location: LCCOMB_X42_Y34_N4
\b_regis|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux1~12_combout\ & ((\b_regis|um_Reg[7][30]~regout\))) # (!\b_regis|Mux1~12_combout\ & (\b_regis|um_Reg[6][30]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[6][30]~regout\,
	datac => \b_regis|um_Reg[7][30]~regout\,
	datad => \b_regis|Mux1~12_combout\,
	combout => \b_regis|Mux1~13_combout\);

-- Location: LCCOMB_X38_Y34_N14
\b_regis|Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18)) # ((\b_regis|Mux1~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|Mux1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux1~15_combout\,
	datad => \b_regis|Mux1~13_combout\,
	combout => \b_regis|Mux1~16_combout\);

-- Location: LCFF_X48_Y38_N11
\b_regis|um_Reg[12][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[30]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][30]~regout\);

-- Location: LCCOMB_X42_Y39_N20
\b_regis|Mux1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16)) # ((\b_regis|um_Reg[13][30]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[12][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[13][30]~regout\,
	datad => \b_regis|um_Reg[12][30]~regout\,
	combout => \b_regis|Mux1~17_combout\);

-- Location: LCCOMB_X42_Y32_N4
\b_regis|Mux1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux1~17_combout\ & ((\b_regis|um_Reg[15][30]~regout\))) # (!\b_regis|Mux1~17_combout\ & (\b_regis|um_Reg[14][30]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[14][30]~regout\,
	datab => \b_regis|um_Reg[15][30]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux1~17_combout\,
	combout => \b_regis|Mux1~18_combout\);

-- Location: LCCOMB_X38_Y34_N0
\b_regis|Mux1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux1~16_combout\ & ((\b_regis|Mux1~18_combout\))) # (!\b_regis|Mux1~16_combout\ & (\b_regis|Mux1~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux1~11_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux1~16_combout\,
	datad => \b_regis|Mux1~18_combout\,
	combout => \b_regis|Mux1~19_combout\);

-- Location: LCCOMB_X42_Y36_N14
\b_regis|Mux1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux1~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux1~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux1~9_combout\,
	datad => \b_regis|Mux1~19_combout\,
	combout => \b_regis|Mux1~20_combout\);

-- Location: LCCOMB_X42_Y36_N22
\alu|ShiftLeft0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~22_combout\ = (\b_regis|Mux3~20_combout\) # ((\b_regis|Mux1~20_combout\) # ((\b_regis|Mux2~20_combout\) # (\b_regis|Mux4~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux3~20_combout\,
	datab => \b_regis|Mux1~20_combout\,
	datac => \b_regis|Mux2~20_combout\,
	datad => \b_regis|Mux4~20_combout\,
	combout => \alu|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X49_Y37_N26
\alu|ShiftLeft0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~24_combout\ = (\b_regis|Mux12~20_combout\) # ((\b_regis|Mux10~20_combout\) # ((\b_regis|Mux11~20_combout\) # (\b_regis|Mux9~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux12~20_combout\,
	datab => \b_regis|Mux10~20_combout\,
	datac => \b_regis|Mux11~20_combout\,
	datad => \b_regis|Mux9~20_combout\,
	combout => \alu|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X50_Y36_N28
\alu|ShiftLeft0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~26_combout\ = (\alu|ShiftLeft0~25_combout\) # ((\alu|ShiftLeft0~23_combout\) # ((\alu|ShiftLeft0~22_combout\) # (\alu|ShiftLeft0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~25_combout\,
	datab => \alu|ShiftLeft0~23_combout\,
	datac => \alu|ShiftLeft0~22_combout\,
	datad => \alu|ShiftLeft0~24_combout\,
	combout => \alu|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X51_Y40_N16
\alu|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~11_combout\ = (\alu|Mux11~5_combout\ & ((\b_regis|Mux27~20_combout\) # ((\alu|ShiftLeft0~29_combout\) # (\alu|ShiftLeft0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datab => \alu|Mux11~5_combout\,
	datac => \alu|ShiftLeft0~29_combout\,
	datad => \alu|ShiftLeft0~26_combout\,
	combout => \alu|Mux11~11_combout\);

-- Location: LCCOMB_X50_Y38_N16
\alu|ShiftLeft0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~35_combout\ = (\alu|Mux31~22_combout\ & \alu|ShiftLeft0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~22_combout\,
	datad => \alu|ShiftLeft0~34_combout\,
	combout => \alu|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X50_Y38_N4
\alu|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux13~0_combout\ = (\alu|Mux11~20_combout\ & ((\alu|Mux11~7_combout\ & ((\alu|ShiftLeft0~35_combout\))) # (!\alu|Mux11~7_combout\ & (\alu|saida~10_combout\)))) # (!\alu|Mux11~20_combout\ & (((!\alu|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|saida~10_combout\,
	datab => \alu|Mux11~20_combout\,
	datac => \alu|Mux11~7_combout\,
	datad => \alu|ShiftLeft0~35_combout\,
	combout => \alu|Mux13~0_combout\);

-- Location: LCCOMB_X50_Y38_N14
\alu|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux13~1_combout\ = (\alu|Mux11~4_combout\ & ((\alu|Mux13~0_combout\ & ((\alu|ShiftLeft0~101_combout\))) # (!\alu|Mux13~0_combout\ & (\alu|ShiftLeft0~144_combout\)))) # (!\alu|Mux11~4_combout\ & (((\alu|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~144_combout\,
	datab => \alu|Mux11~4_combout\,
	datac => \alu|Mux13~0_combout\,
	datad => \alu|ShiftLeft0~101_combout\,
	combout => \alu|Mux13~1_combout\);

-- Location: LCCOMB_X50_Y38_N24
\alu|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux13~2_combout\ = (\alu|Mux0~0_combout\ & ((\b_regis|Mux28~20_combout\ & ((\alu|Mux21~17_combout\))) # (!\b_regis|Mux28~20_combout\ & (\alu|ShiftRight1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux0~0_combout\,
	datab => \b_regis|Mux28~20_combout\,
	datac => \alu|ShiftRight1~34_combout\,
	datad => \alu|Mux21~17_combout\,
	combout => \alu|Mux13~2_combout\);

-- Location: LCCOMB_X50_Y39_N16
\alu|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux13~3_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (\contr_ula|ctr_ula[1]~0_combout\ & ((\mux_inB_ula|result[18]~15_combout\) # (\b_regis|Mux13~20_combout\)))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (((\mux_inB_ula|result[18]~15_combout\ & 
-- \b_regis|Mux13~20_combout\)) # (!\contr_ula|ctr_ula[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \mux_inB_ula|result[18]~15_combout\,
	datac => \contr_ula|ctr_ula[1]~0_combout\,
	datad => \b_regis|Mux13~20_combout\,
	combout => \alu|Mux13~3_combout\);

-- Location: LCCOMB_X50_Y38_N6
\alu|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux13~4_combout\ = (\alu|Mux13~3_combout\ & (((\alu|Add1~36_combout\) # (!\alu|Mux11~9_combout\)))) # (!\alu|Mux13~3_combout\ & (\alu|ShiftRight0~80_combout\ & (\alu|Mux11~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~80_combout\,
	datab => \alu|Mux13~3_combout\,
	datac => \alu|Mux11~9_combout\,
	datad => \alu|Add1~36_combout\,
	combout => \alu|Mux13~4_combout\);

-- Location: LCCOMB_X50_Y38_N28
\alu|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux13~5_combout\ = (\alu|Mux11~10_combout\ & (!\alu|Mux11~6_combout\ & (\alu|Mux13~2_combout\))) # (!\alu|Mux11~10_combout\ & ((\alu|Mux11~6_combout\) # ((\alu|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~10_combout\,
	datab => \alu|Mux11~6_combout\,
	datac => \alu|Mux13~2_combout\,
	datad => \alu|Mux13~4_combout\,
	combout => \alu|Mux13~5_combout\);

-- Location: LCCOMB_X50_Y38_N10
\alu|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux13~6_combout\ = (\alu|Mux11~8_combout\ & ((\alu|Mux13~5_combout\ & ((\alu|Mux13~1_combout\))) # (!\alu|Mux13~5_combout\ & (\alu|tmp[18]~36_combout\)))) # (!\alu|Mux11~8_combout\ & (((\alu|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~8_combout\,
	datab => \alu|tmp[18]~36_combout\,
	datac => \alu|Mux13~1_combout\,
	datad => \alu|Mux13~5_combout\,
	combout => \alu|Mux13~6_combout\);

-- Location: LCCOMB_X50_Y38_N0
\alu|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux13~7_combout\ = (\alu|Mux11~11_combout\ & (\mux_inB_ula|result[31]~2_combout\)) # (!\alu|Mux11~11_combout\ & ((\alu|Mux13~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux11~11_combout\,
	datac => \mux_inB_ula|result[31]~2_combout\,
	datad => \alu|Mux13~6_combout\,
	combout => \alu|Mux13~7_combout\);

-- Location: LCCOMB_X50_Y38_N26
\mux_md_breg|result[18]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[18]~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux13~7_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \md|altsyncram_component|auto_generated|q_a\(18),
	datac => \mi|altsyncram_component|auto_generated|q_a\(4),
	datad => \alu|Mux13~7_combout\,
	combout => \mux_md_breg|result[18]~16_combout\);

-- Location: LCCOMB_X47_Y39_N8
\b_regis|um_Reg[7][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[7][18]~feeder_combout\ = \mux_md_breg|result[18]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[18]~16_combout\,
	combout => \b_regis|um_Reg[7][18]~feeder_combout\);

-- Location: LCFF_X47_Y39_N9
\b_regis|um_Reg[7][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[7][18]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][18]~regout\);

-- Location: LCFF_X47_Y42_N11
\b_regis|um_Reg[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][18]~regout\);

-- Location: LCCOMB_X47_Y42_N10
\b_regis|Mux45~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~11_combout\ = (\b_regis|Mux45~10_combout\ & ((\b_regis|um_Reg[7][18]~regout\) # ((!\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\b_regis|Mux45~10_combout\ & (((\b_regis|um_Reg[3][18]~regout\ & 
-- \mi|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux45~10_combout\,
	datab => \b_regis|um_Reg[7][18]~regout\,
	datac => \b_regis|um_Reg[3][18]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux45~11_combout\);

-- Location: LCFF_X47_Y41_N25
\b_regis|um_Reg[4][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[4][18]~regout\);

-- Location: LCCOMB_X45_Y39_N8
\b_regis|Mux45~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][18]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[6][18]~regout\,
	datac => \b_regis|um_Reg[2][18]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux45~14_combout\);

-- Location: LCCOMB_X44_Y34_N14
\b_regis|Mux45~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~15_combout\ = (\b_regis|Mux45~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[4][18]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[4][18]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|Mux45~14_combout\,
	combout => \b_regis|Mux45~15_combout\);

-- Location: LCFF_X52_Y42_N21
\b_regis|um_Reg[8][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][18]~regout\);

-- Location: LCCOMB_X52_Y42_N20
\b_regis|Mux45~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[10][18]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[8][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[10][18]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[8][18]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux45~12_combout\);

-- Location: LCCOMB_X52_Y42_N6
\b_regis|Mux45~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux45~12_combout\ & ((\b_regis|um_Reg[14][18]~regout\))) # (!\b_regis|Mux45~12_combout\ & (\b_regis|um_Reg[12][18]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux45~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][18]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[14][18]~regout\,
	datad => \b_regis|Mux45~12_combout\,
	combout => \b_regis|Mux45~13_combout\);

-- Location: LCCOMB_X43_Y34_N28
\b_regis|Mux45~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20)) # ((\b_regis|Mux45~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|Mux45~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|Mux45~15_combout\,
	datad => \b_regis|Mux45~13_combout\,
	combout => \b_regis|Mux45~16_combout\);

-- Location: LCCOMB_X43_Y34_N14
\b_regis|Mux45~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux45~16_combout\ & (\b_regis|Mux45~18_combout\)) # (!\b_regis|Mux45~16_combout\ & ((\b_regis|Mux45~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux45~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux45~18_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|Mux45~11_combout\,
	datad => \b_regis|Mux45~16_combout\,
	combout => \b_regis|Mux45~19_combout\);

-- Location: LCFF_X51_Y40_N21
\b_regis|um_Reg[19][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][18]~regout\);

-- Location: LCCOMB_X51_Y40_N20
\b_regis|Mux45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|um_Reg[19][18]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|um_Reg[18][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[18][18]~regout\,
	datac => \b_regis|um_Reg[19][18]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux45~0_combout\);

-- Location: LCCOMB_X44_Y41_N8
\b_regis|Mux45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux45~0_combout\ & (\b_regis|um_Reg[27][18]~regout\)) # (!\b_regis|Mux45~0_combout\ & ((\b_regis|um_Reg[26][18]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[27][18]~regout\,
	datac => \b_regis|um_Reg[26][18]~regout\,
	datad => \b_regis|Mux45~0_combout\,
	combout => \b_regis|Mux45~1_combout\);

-- Location: LCCOMB_X42_Y42_N14
\b_regis|Mux45~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|um_Reg[30][18]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|um_Reg[22][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[22][18]~regout\,
	datab => \b_regis|um_Reg[30][18]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(20),
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux45~7_combout\);

-- Location: LCCOMB_X43_Y42_N28
\b_regis|Mux45~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux45~7_combout\ & (\b_regis|um_Reg[31][18]~regout\)) # (!\b_regis|Mux45~7_combout\ & ((\b_regis|um_Reg[23][18]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux45~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[31][18]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[23][18]~regout\,
	datad => \b_regis|Mux45~7_combout\,
	combout => \b_regis|Mux45~8_combout\);

-- Location: LCFF_X51_Y41_N31
\b_regis|um_Reg[20][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[18]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][18]~regout\);

-- Location: LCCOMB_X51_Y41_N22
\b_regis|Mux45~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|um_Reg[28][18]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[20][18]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[20][18]~regout\,
	datac => \b_regis|um_Reg[28][18]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux45~2_combout\);

-- Location: LCCOMB_X51_Y41_N8
\b_regis|Mux45~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux45~2_combout\ & ((\b_regis|um_Reg[29][18]~regout\))) # (!\b_regis|Mux45~2_combout\ & (\b_regis|um_Reg[21][18]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[21][18]~regout\,
	datac => \b_regis|um_Reg[29][18]~regout\,
	datad => \b_regis|Mux45~2_combout\,
	combout => \b_regis|Mux45~3_combout\);

-- Location: LCCOMB_X49_Y41_N8
\b_regis|Mux45~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (\b_regis|um_Reg[17][18]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[16][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[17][18]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[16][18]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux45~4_combout\);

-- Location: LCCOMB_X43_Y35_N6
\b_regis|Mux45~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux45~4_combout\ & (\b_regis|um_Reg[25][18]~regout\)) # (!\b_regis|Mux45~4_combout\ & ((\b_regis|um_Reg[24][18]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[25][18]~regout\,
	datac => \b_regis|um_Reg[24][18]~regout\,
	datad => \b_regis|Mux45~4_combout\,
	combout => \b_regis|Mux45~5_combout\);

-- Location: LCCOMB_X43_Y34_N0
\b_regis|Mux45~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (\mi|altsyncram_component|auto_generated|q_a\(22))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|Mux45~3_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux45~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|Mux45~3_combout\,
	datad => \b_regis|Mux45~5_combout\,
	combout => \b_regis|Mux45~6_combout\);

-- Location: LCCOMB_X43_Y34_N30
\b_regis|Mux45~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux45~6_combout\ & ((\b_regis|Mux45~8_combout\))) # (!\b_regis|Mux45~6_combout\ & (\b_regis|Mux45~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux45~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux45~1_combout\,
	datac => \b_regis|Mux45~8_combout\,
	datad => \b_regis|Mux45~6_combout\,
	combout => \b_regis|Mux45~9_combout\);

-- Location: LCCOMB_X43_Y34_N12
\b_regis|Mux45~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux45~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux45~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux45~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux45~19_combout\,
	datad => \b_regis|Mux45~9_combout\,
	combout => \b_regis|Mux45~20_combout\);

-- Location: LCCOMB_X47_Y33_N6
\alu|ShiftLeft0~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~135_combout\ = (\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[28]~5_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[29]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[29]~4_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[28]~5_combout\,
	datad => \b_regis|Mux30~20_combout\,
	combout => \alu|ShiftLeft0~135_combout\);

-- Location: LCCOMB_X51_Y32_N4
\alu|ShiftLeft0~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~126_combout\ = (\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[24]~9_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[25]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[25]~8_combout\,
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[24]~9_combout\,
	datad => \b_regis|Mux30~20_combout\,
	combout => \alu|ShiftLeft0~126_combout\);

-- Location: LCCOMB_X51_Y32_N26
\alu|ShiftLeft0~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~128_combout\ = (\alu|ShiftLeft0~126_combout\) # ((\alu|ShiftLeft0~127_combout\ & !\b_regis|Mux30~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~127_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \alu|ShiftLeft0~126_combout\,
	combout => \alu|ShiftLeft0~128_combout\);

-- Location: LCCOMB_X51_Y32_N14
\alu|ShiftLeft0~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~137_combout\ = (\b_regis|Mux29~20_combout\ & (((\alu|ShiftLeft0~128_combout\)))) # (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftLeft0~136_combout\) # ((\alu|ShiftLeft0~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~136_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \alu|ShiftLeft0~135_combout\,
	datad => \alu|ShiftLeft0~128_combout\,
	combout => \alu|ShiftLeft0~137_combout\);

-- Location: LCCOMB_X51_Y32_N20
\alu|ShiftLeft0~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~138_combout\ = (!\b_regis|Mux27~20_combout\ & ((\b_regis|Mux28~20_combout\ & (\alu|ShiftLeft0~137_combout\)) # (!\b_regis|Mux28~20_combout\ & ((\alu|ShiftLeft0~117_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \b_regis|Mux27~20_combout\,
	datac => \alu|ShiftLeft0~137_combout\,
	datad => \alu|ShiftLeft0~117_combout\,
	combout => \alu|ShiftLeft0~138_combout\);

-- Location: LCCOMB_X52_Y35_N22
\alu|ShiftLeft0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~86_combout\ = (\b_regis|Mux29~20_combout\ & (((\alu|ShiftLeft0~36_combout\) # (\alu|ShiftLeft0~37_combout\)))) # (!\b_regis|Mux29~20_combout\ & (\alu|ShiftLeft0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \alu|ShiftLeft0~52_combout\,
	datac => \alu|ShiftLeft0~36_combout\,
	datad => \alu|ShiftLeft0~37_combout\,
	combout => \alu|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X52_Y35_N20
\alu|ShiftLeft0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~87_combout\ = (\b_regis|Mux28~20_combout\ & (\alu|ShiftLeft0~85_combout\)) # (!\b_regis|Mux28~20_combout\ & ((\alu|ShiftLeft0~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datac => \alu|ShiftLeft0~85_combout\,
	datad => \alu|ShiftLeft0~86_combout\,
	combout => \alu|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X51_Y32_N18
\alu|Mux31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~18_combout\ = (\alu|Mux31~17_combout\ & ((\alu|ShiftLeft0~138_combout\) # ((\b_regis|Mux27~20_combout\ & \alu|ShiftLeft0~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~17_combout\,
	datab => \b_regis|Mux27~20_combout\,
	datac => \alu|ShiftLeft0~138_combout\,
	datad => \alu|ShiftLeft0~87_combout\,
	combout => \alu|Mux31~18_combout\);

-- Location: LCCOMB_X51_Y32_N8
\alu|Mux31~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~19_combout\ = (\alu|Mux31~18_combout\) # ((!\contr_ula|ctr_ula[0]~1_combout\ & (\b_regis|Mux0~20_combout\ $ (\mux_inB_ula|result[31]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux0~20_combout\,
	datab => \mux_inB_ula|result[31]~2_combout\,
	datac => \contr_ula|ctr_ula[0]~1_combout\,
	datad => \alu|Mux31~18_combout\,
	combout => \alu|Mux31~19_combout\);

-- Location: LCFF_X39_Y33_N21
\b_regis|um_Reg[24][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][31]~regout\);

-- Location: LCFF_X39_Y33_N11
\b_regis|um_Reg[16][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][31]~regout\);

-- Location: LCFF_X42_Y36_N29
\b_regis|um_Reg[20][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][31]~regout\);

-- Location: LCCOMB_X39_Y33_N10
\b_regis|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18)) # ((\b_regis|um_Reg[20][31]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[16][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[16][31]~regout\,
	datad => \b_regis|um_Reg[20][31]~regout\,
	combout => \b_regis|Mux0~4_combout\);

-- Location: LCCOMB_X39_Y33_N20
\b_regis|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux0~4_combout\ & (\b_regis|um_Reg[28][31]~regout\)) # (!\b_regis|Mux0~4_combout\ & ((\b_regis|um_Reg[24][31]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][31]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[24][31]~regout\,
	datad => \b_regis|Mux0~4_combout\,
	combout => \b_regis|Mux0~5_combout\);

-- Location: LCCOMB_X41_Y41_N26
\b_regis|um_Reg[26][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[26][31]~feeder_combout\ = \mux_md_breg|result[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[31]~31_combout\,
	combout => \b_regis|um_Reg[26][31]~feeder_combout\);

-- Location: LCFF_X41_Y41_N27
\b_regis|um_Reg[26][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[26][31]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][31]~regout\);

-- Location: LCFF_X43_Y32_N13
\b_regis|um_Reg[18][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][31]~regout\);

-- Location: LCCOMB_X42_Y32_N24
\b_regis|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[22][31]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\b_regis|um_Reg[18][31]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[22][31]~regout\,
	datab => \b_regis|um_Reg[18][31]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux0~2_combout\);

-- Location: LCFF_X43_Y38_N3
\b_regis|um_Reg[30][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][31]~regout\);

-- Location: LCCOMB_X41_Y41_N24
\b_regis|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux0~2_combout\ & ((\b_regis|um_Reg[30][31]~regout\))) # (!\b_regis|Mux0~2_combout\ & (\b_regis|um_Reg[26][31]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[26][31]~regout\,
	datac => \b_regis|Mux0~2_combout\,
	datad => \b_regis|um_Reg[30][31]~regout\,
	combout => \b_regis|Mux0~3_combout\);

-- Location: LCCOMB_X40_Y41_N28
\b_regis|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15)) # ((\b_regis|Mux0~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|Mux0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux0~5_combout\,
	datad => \b_regis|Mux0~3_combout\,
	combout => \b_regis|Mux0~6_combout\);

-- Location: LCFF_X48_Y33_N27
\b_regis|um_Reg[31][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[31][31]~regout\);

-- Location: LCFF_X39_Y35_N27
\b_regis|um_Reg[23][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][31]~regout\);

-- Location: LCFF_X43_Y32_N15
\b_regis|um_Reg[27][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][31]~regout\);

-- Location: LCCOMB_X43_Y32_N14
\b_regis|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|um_Reg[27][31]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[19][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[19][31]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[27][31]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux0~7_combout\);

-- Location: LCCOMB_X39_Y35_N26
\b_regis|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux0~7_combout\ & (\b_regis|um_Reg[31][31]~regout\)) # (!\b_regis|Mux0~7_combout\ & ((\b_regis|um_Reg[23][31]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[31][31]~regout\,
	datac => \b_regis|um_Reg[23][31]~regout\,
	datad => \b_regis|Mux0~7_combout\,
	combout => \b_regis|Mux0~8_combout\);

-- Location: LCFF_X43_Y38_N15
\b_regis|um_Reg[29][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][31]~regout\);

-- Location: LCCOMB_X50_Y32_N28
\b_regis|um_Reg[21][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[21][31]~feeder_combout\ = \mux_md_breg|result[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[31]~31_combout\,
	combout => \b_regis|um_Reg[21][31]~feeder_combout\);

-- Location: LCFF_X50_Y32_N29
\b_regis|um_Reg[21][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[21][31]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][31]~regout\);

-- Location: LCFF_X50_Y32_N7
\b_regis|um_Reg[25][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][31]~regout\);

-- Location: LCCOMB_X38_Y40_N20
\b_regis|um_Reg[17][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[17][31]~feeder_combout\ = \mux_md_breg|result[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[31]~31_combout\,
	combout => \b_regis|um_Reg[17][31]~feeder_combout\);

-- Location: LCFF_X38_Y40_N21
\b_regis|um_Reg[17][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[17][31]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][31]~regout\);

-- Location: LCCOMB_X50_Y32_N6
\b_regis|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[25][31]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[17][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[25][31]~regout\,
	datad => \b_regis|um_Reg[17][31]~regout\,
	combout => \b_regis|Mux0~0_combout\);

-- Location: LCCOMB_X39_Y33_N2
\b_regis|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux0~0_combout\ & (\b_regis|um_Reg[29][31]~regout\)) # (!\b_regis|Mux0~0_combout\ & ((\b_regis|um_Reg[21][31]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[29][31]~regout\,
	datac => \b_regis|um_Reg[21][31]~regout\,
	datad => \b_regis|Mux0~0_combout\,
	combout => \b_regis|Mux0~1_combout\);

-- Location: LCCOMB_X39_Y33_N12
\b_regis|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux0~6_combout\ & (\b_regis|Mux0~8_combout\)) # (!\b_regis|Mux0~6_combout\ & ((\b_regis|Mux0~1_combout\))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|Mux0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux0~6_combout\,
	datac => \b_regis|Mux0~8_combout\,
	datad => \b_regis|Mux0~1_combout\,
	combout => \b_regis|Mux0~9_combout\);

-- Location: LCCOMB_X40_Y33_N26
\b_regis|Mux0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux0~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux0~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux0~19_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(19),
	datad => \b_regis|Mux0~9_combout\,
	combout => \b_regis|Mux0~20_combout\);

-- Location: LCCOMB_X48_Y35_N30
\alu|tmp[31]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[31]~62_combout\ = \mux_inB_ula|result[31]~2_combout\ $ (\alu|tmp[30]~61\ $ (!\b_regis|Mux0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux_inB_ula|result[31]~2_combout\,
	datad => \b_regis|Mux0~20_combout\,
	cin => \alu|tmp[30]~61\,
	combout => \alu|tmp[31]~62_combout\);

-- Location: LCCOMB_X49_Y35_N0
\alu|Mux31~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~23_combout\ = (\alu|tmp[31]~62_combout\ & (((\mi|altsyncram_component|auto_generated|q_a\(2)) # (!\mi|altsyncram_component|auto_generated|q_a\(4))) # (!\contr_ula|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|Mux3~0_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \alu|tmp[31]~62_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(2),
	combout => \alu|Mux31~23_combout\);

-- Location: LCCOMB_X51_Y32_N16
\alu|Mux31~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~21_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & ((\mux_inB_ula|result[31]~2_combout\) # (\b_regis|Mux0~20_combout\))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (\mux_inB_ula|result[31]~2_combout\ & \b_regis|Mux0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \mux_inB_ula|result[31]~2_combout\,
	datad => \b_regis|Mux0~20_combout\,
	combout => \alu|Mux31~21_combout\);

-- Location: LCCOMB_X51_Y32_N28
\alu|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~8_combout\ = (\alu|Mux11~4_combout\ & \alu|Mux31~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~4_combout\,
	datad => \alu|Mux31~22_combout\,
	combout => \alu|Mux31~8_combout\);

-- Location: LCCOMB_X48_Y37_N30
\alu|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~62_combout\ = \mux_inB_ula|result[31]~2_combout\ $ (\alu|Add1~61\ $ (\b_regis|Mux0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux_inB_ula|result[31]~2_combout\,
	datad => \b_regis|Mux0~20_combout\,
	cin => \alu|Add1~61\,
	combout => \alu|Add1~62_combout\);

-- Location: LCCOMB_X51_Y32_N30
\alu|Mux31~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~20_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (\alu|Mux31~8_combout\ & (\alu|ShiftRight0~122_combout\))) # (!\contr_ula|ctr_ula[0]~1_combout\ & ((\alu|Add1~62_combout\) # ((\alu|Mux31~8_combout\ & \alu|ShiftRight0~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \alu|Mux31~8_combout\,
	datac => \alu|ShiftRight0~122_combout\,
	datad => \alu|Add1~62_combout\,
	combout => \alu|Mux31~20_combout\);

-- Location: LCCOMB_X51_Y32_N6
\alu|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux0~1_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & (!\contr_ula|Mux4~1_combout\ & (\alu|Mux31~21_combout\))) # (!\contr_ula|ctr_ula[1]~0_combout\ & ((\contr_ula|Mux4~1_combout\) # ((\alu|Mux31~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[1]~0_combout\,
	datab => \contr_ula|Mux4~1_combout\,
	datac => \alu|Mux31~21_combout\,
	datad => \alu|Mux31~20_combout\,
	combout => \alu|Mux0~1_combout\);

-- Location: LCCOMB_X51_Y32_N12
\alu|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux0~2_combout\ = (\contr_ula|Mux4~1_combout\ & ((\alu|Mux0~1_combout\ & ((\alu|Mux31~23_combout\))) # (!\alu|Mux0~1_combout\ & (\alu|Mux31~19_combout\)))) # (!\contr_ula|Mux4~1_combout\ & (((\alu|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|Mux4~1_combout\,
	datab => \alu|Mux31~19_combout\,
	datac => \alu|Mux31~23_combout\,
	datad => \alu|Mux0~1_combout\,
	combout => \alu|Mux0~2_combout\);

-- Location: LCCOMB_X51_Y32_N22
\alu|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux0~3_combout\ = (\contr_ula|ctr_ula[3]~2_combout\ & (\alu|Mux0~0_combout\ & (\mux_inB_ula|result[31]~2_combout\))) # (!\contr_ula|ctr_ula[3]~2_combout\ & (((\alu|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[3]~2_combout\,
	datab => \alu|Mux0~0_combout\,
	datac => \mux_inB_ula|result[31]~2_combout\,
	datad => \alu|Mux0~2_combout\,
	combout => \alu|Mux0~3_combout\);

-- Location: LCCOMB_X51_Y32_N2
\mux_md_breg|result[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[31]~31_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux0~3_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \md|altsyncram_component|auto_generated|q_a\(31),
	datac => \mi|altsyncram_component|auto_generated|q_a\(4),
	datad => \alu|Mux0~3_combout\,
	combout => \mux_md_breg|result[31]~31_combout\);

-- Location: LCFF_X47_Y33_N1
\b_regis|um_Reg[7][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][31]~regout\);

-- Location: LCFF_X47_Y33_N11
\b_regis|um_Reg[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][31]~regout\);

-- Location: LCFF_X40_Y32_N17
\b_regis|um_Reg[5][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][31]~regout\);

-- Location: LCCOMB_X47_Y33_N10
\b_regis|Mux32~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21)) # ((\b_regis|um_Reg[5][31]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[1][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[1][31]~regout\,
	datad => \b_regis|um_Reg[5][31]~regout\,
	combout => \b_regis|Mux32~12_combout\);

-- Location: LCCOMB_X47_Y33_N0
\b_regis|Mux32~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux32~12_combout\ & ((\b_regis|um_Reg[7][31]~regout\))) # (!\b_regis|Mux32~12_combout\ & (\b_regis|um_Reg[3][31]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux32~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[3][31]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[7][31]~regout\,
	datad => \b_regis|Mux32~12_combout\,
	combout => \b_regis|Mux32~13_combout\);

-- Location: LCCOMB_X39_Y32_N16
\b_regis|um_Reg[6][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[6][31]~feeder_combout\ = \mux_md_breg|result[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[31]~31_combout\,
	combout => \b_regis|um_Reg[6][31]~feeder_combout\);

-- Location: LCFF_X39_Y32_N17
\b_regis|um_Reg[6][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[6][31]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][31]~regout\);

-- Location: LCFF_X40_Y32_N25
\b_regis|um_Reg[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][31]~regout\);

-- Location: LCCOMB_X40_Y32_N24
\b_regis|Mux32~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[6][31]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[2][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[6][31]~regout\,
	datac => \b_regis|um_Reg[2][31]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux32~14_combout\);

-- Location: LCCOMB_X47_Y32_N28
\b_regis|Mux32~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~15_combout\ = (\b_regis|Mux32~14_combout\) # ((\b_regis|um_Reg[4][31]~regout\ & (!\mi|altsyncram_component|auto_generated|q_a\(21) & \mi|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[4][31]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux32~14_combout\,
	combout => \b_regis|Mux32~15_combout\);

-- Location: LCCOMB_X48_Y33_N18
\b_regis|Mux32~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23)) # ((\b_regis|Mux32~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux32~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|Mux32~13_combout\,
	datad => \b_regis|Mux32~15_combout\,
	combout => \b_regis|Mux32~16_combout\);

-- Location: LCFF_X42_Y32_N9
\b_regis|um_Reg[15][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][31]~regout\);

-- Location: LCFF_X41_Y39_N13
\b_regis|um_Reg[13][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][31]~regout\);

-- Location: LCFF_X42_Y32_N19
\b_regis|um_Reg[9][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[9][31]~regout\);

-- Location: LCCOMB_X42_Y32_N30
\b_regis|Mux32~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[11][31]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[9][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[11][31]~regout\,
	datab => \b_regis|um_Reg[9][31]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux32~17_combout\);

-- Location: LCCOMB_X41_Y39_N12
\b_regis|Mux32~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux32~17_combout\ & (\b_regis|um_Reg[15][31]~regout\)) # (!\b_regis|Mux32~17_combout\ & ((\b_regis|um_Reg[13][31]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[15][31]~regout\,
	datac => \b_regis|um_Reg[13][31]~regout\,
	datad => \b_regis|Mux32~17_combout\,
	combout => \b_regis|Mux32~18_combout\);

-- Location: LCCOMB_X48_Y33_N8
\b_regis|Mux32~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~19_combout\ = (\b_regis|Mux32~16_combout\ & (((\b_regis|Mux32~18_combout\) # (!\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\b_regis|Mux32~16_combout\ & (\b_regis|Mux32~11_combout\ & 
-- (\mi|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux32~11_combout\,
	datab => \b_regis|Mux32~16_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \b_regis|Mux32~18_combout\,
	combout => \b_regis|Mux32~19_combout\);

-- Location: LCCOMB_X48_Y33_N26
\b_regis|Mux32~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~8_combout\ = (\b_regis|Mux32~7_combout\ & (((\b_regis|um_Reg[31][31]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23)))) # (!\b_regis|Mux32~7_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|um_Reg[30][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux32~7_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[31][31]~regout\,
	datad => \b_regis|um_Reg[30][31]~regout\,
	combout => \b_regis|Mux32~8_combout\);

-- Location: LCFF_X38_Y33_N3
\b_regis|um_Reg[19][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[31]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][31]~regout\);

-- Location: LCCOMB_X43_Y32_N12
\b_regis|Mux32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[26][31]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\b_regis|um_Reg[18][31]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][31]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[18][31]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux32~0_combout\);

-- Location: LCCOMB_X44_Y32_N10
\b_regis|Mux32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux32~0_combout\ & (\b_regis|um_Reg[27][31]~regout\)) # (!\b_regis|Mux32~0_combout\ & ((\b_regis|um_Reg[19][31]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][31]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[19][31]~regout\,
	datad => \b_regis|Mux32~0_combout\,
	combout => \b_regis|Mux32~1_combout\);

-- Location: LCCOMB_X39_Y33_N30
\b_regis|Mux32~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[24][31]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\b_regis|um_Reg[16][31]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[24][31]~regout\,
	datab => \b_regis|um_Reg[16][31]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux32~4_combout\);

-- Location: LCCOMB_X38_Y40_N26
\b_regis|Mux32~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux32~4_combout\ & ((\b_regis|um_Reg[25][31]~regout\))) # (!\b_regis|Mux32~4_combout\ & (\b_regis|um_Reg[17][31]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[17][31]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[25][31]~regout\,
	datad => \b_regis|Mux32~4_combout\,
	combout => \b_regis|Mux32~5_combout\);

-- Location: LCCOMB_X42_Y36_N24
\b_regis|Mux32~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|Mux32~3_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux32~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux32~3_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux32~5_combout\,
	combout => \b_regis|Mux32~6_combout\);

-- Location: LCCOMB_X48_Y33_N12
\b_regis|Mux32~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux32~6_combout\ & (\b_regis|Mux32~8_combout\)) # (!\b_regis|Mux32~6_combout\ & ((\b_regis|Mux32~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux32~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux32~8_combout\,
	datac => \b_regis|Mux32~1_combout\,
	datad => \b_regis|Mux32~6_combout\,
	combout => \b_regis|Mux32~9_combout\);

-- Location: LCCOMB_X48_Y33_N22
\b_regis|Mux32~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux32~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux32~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux32~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux32~19_combout\,
	datad => \b_regis|Mux32~9_combout\,
	combout => \b_regis|Mux32~20_combout\);

-- Location: LCCOMB_X48_Y33_N24
\mux_inB_ula|result[31]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[31]~2_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux32~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datac => \imm|Mux0~2_combout\,
	datad => \b_regis|Mux32~20_combout\,
	combout => \mux_inB_ula|result[31]~2_combout\);

-- Location: LCCOMB_X50_Y36_N2
\alu|ShiftRight1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~11_combout\ = (\mux_inB_ula|result[31]~2_combout\ & ((\alu|ShiftLeft0~29_combout\) # (\alu|ShiftLeft0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_inB_ula|result[31]~2_combout\,
	datac => \alu|ShiftLeft0~29_combout\,
	datad => \alu|ShiftLeft0~26_combout\,
	combout => \alu|ShiftRight1~11_combout\);

-- Location: LCCOMB_X56_Y36_N18
\alu|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~0_combout\ = (\alu|ShiftRight1~11_combout\) # ((!\alu|ShiftLeft0~31_combout\ & ((\alu|ShiftRight1~54_combout\) # (\alu|ShiftRight1~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~54_combout\,
	datab => \alu|ShiftRight1~11_combout\,
	datac => \alu|ShiftLeft0~31_combout\,
	datad => \alu|ShiftRight1~55_combout\,
	combout => \alu|Mux27~0_combout\);

-- Location: LCCOMB_X53_Y33_N6
\alu|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~1_combout\ = (\alu|Mux24~1_combout\ & (\alu|ShiftRight0~46_combout\)) # (!\alu|Mux24~1_combout\ & ((\alu|ShiftRight0~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~46_combout\,
	datac => \alu|ShiftRight0~85_combout\,
	datad => \alu|Mux24~1_combout\,
	combout => \alu|Mux27~1_combout\);

-- Location: LCCOMB_X56_Y36_N24
\alu|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~4_combout\ = (!\alu|Mux28~10_combout\ & ((\alu|Mux27~3_combout\ & ((\alu|Add1~8_combout\) # (!\alu|Mux28~12_combout\))) # (!\alu|Mux27~3_combout\ & (\alu|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux27~3_combout\,
	datab => \alu|Mux28~10_combout\,
	datac => \alu|Mux28~12_combout\,
	datad => \alu|Add1~8_combout\,
	combout => \alu|Mux27~4_combout\);

-- Location: LCCOMB_X52_Y33_N18
\alu|ShiftRight0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~87_combout\ = (\alu|Mux31~22_combout\ & ((\alu|ShiftRight0~33_combout\) # ((\alu|ShiftRight0~32_combout\) # (\alu|ShiftRight0~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~22_combout\,
	datab => \alu|ShiftRight0~33_combout\,
	datac => \alu|ShiftRight0~32_combout\,
	datad => \alu|ShiftRight0~117_combout\,
	combout => \alu|ShiftRight0~87_combout\);

-- Location: LCCOMB_X52_Y33_N16
\alu|ShiftRight0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~86_combout\ = (\alu|ShiftRight0~119_combout\ & ((\b_regis|Mux30~20_combout\ & (\alu|ShiftRight1~8_combout\)) # (!\b_regis|Mux30~20_combout\ & ((\alu|ShiftRight0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \alu|ShiftRight0~119_combout\,
	datac => \alu|ShiftRight1~8_combout\,
	datad => \alu|ShiftRight0~26_combout\,
	combout => \alu|ShiftRight0~86_combout\);

-- Location: LCCOMB_X52_Y33_N12
\alu|ShiftRight0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~88_combout\ = (\alu|ShiftRight0~87_combout\) # ((\alu|ShiftRight0~86_combout\) # ((\alu|ShiftRight0~118_combout\ & \alu|ShiftRight0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~118_combout\,
	datab => \alu|ShiftRight0~87_combout\,
	datac => \alu|ShiftRight0~86_combout\,
	datad => \alu|ShiftRight0~30_combout\,
	combout => \alu|ShiftRight0~88_combout\);

-- Location: LCCOMB_X56_Y36_N14
\alu|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~5_combout\ = (\alu|Mux27~4_combout\ & ((\alu|Mux27~3_combout\) # (\alu|ShiftRight0~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux27~3_combout\,
	datac => \alu|Mux27~4_combout\,
	datad => \alu|ShiftRight0~88_combout\,
	combout => \alu|Mux27~5_combout\);

-- Location: LCCOMB_X56_Y36_N20
\alu|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~2_combout\ = (\alu|Mux28~10_combout\ & (!\contr_ula|ctr_ula[0]~1_combout\ & (\alu|Mux28~24_combout\ & \alu|tmp[4]~8_combout\))) # (!\alu|Mux28~10_combout\ & (((!\alu|Mux28~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \alu|Mux28~10_combout\,
	datac => \alu|Mux28~24_combout\,
	datad => \alu|tmp[4]~8_combout\,
	combout => \alu|Mux27~2_combout\);

-- Location: LCCOMB_X44_Y34_N6
\alu|saida~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|saida~4_combout\ = \b_regis|Mux27~20_combout\ $ (((\ctrl|Mux1~0_combout\ & ((\b_regis|Mux59~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux27~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datab => \b_regis|Mux27~20_combout\,
	datac => \imm|Mux27~9_combout\,
	datad => \b_regis|Mux59~20_combout\,
	combout => \alu|saida~4_combout\);

-- Location: LCCOMB_X52_Y37_N6
\alu|ShiftLeft0~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~141_combout\ = (\alu|ShiftLeft0~41_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux28~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux28~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~9_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux28~19_combout\,
	datad => \alu|ShiftLeft0~41_combout\,
	combout => \alu|ShiftLeft0~141_combout\);

-- Location: LCCOMB_X56_Y36_N12
\alu|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~6_combout\ = (\alu|Mux24~1_combout\ & (\alu|ShiftRight0~42_combout\)) # (!\alu|Mux24~1_combout\ & (((\alu|Mux28~11_combout\ & \alu|ShiftLeft0~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~42_combout\,
	datab => \alu|Mux24~1_combout\,
	datac => \alu|Mux28~11_combout\,
	datad => \alu|ShiftLeft0~141_combout\,
	combout => \alu|Mux27~6_combout\);

-- Location: LCCOMB_X56_Y36_N22
\alu|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~7_combout\ = (\alu|Mux24~1_combout\ & (((\alu|Mux27~6_combout\)))) # (!\alu|Mux24~1_combout\ & ((\alu|saida~4_combout\) # ((!\alu|Mux28~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux24~1_combout\,
	datab => \alu|saida~4_combout\,
	datac => \alu|Mux28~11_combout\,
	datad => \alu|Mux27~6_combout\,
	combout => \alu|Mux27~7_combout\);

-- Location: LCCOMB_X56_Y36_N0
\alu|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~8_combout\ = (\alu|Mux27~5_combout\ & (((\alu|Mux27~7_combout\)))) # (!\alu|Mux27~5_combout\ & ((\alu|Mux27~2_combout\ & ((\alu|Mux27~7_combout\))) # (!\alu|Mux27~2_combout\ & (\alu|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux27~6_combout\,
	datab => \alu|Mux27~5_combout\,
	datac => \alu|Mux27~2_combout\,
	datad => \alu|Mux27~7_combout\,
	combout => \alu|Mux27~8_combout\);

-- Location: LCCOMB_X56_Y36_N26
\alu|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~9_combout\ = (\alu|Mux24~0_combout\ & (\alu|Mux27~1_combout\)) # (!\alu|Mux24~0_combout\ & ((\alu|Mux27~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux24~0_combout\,
	datac => \alu|Mux27~1_combout\,
	datad => \alu|Mux27~8_combout\,
	combout => \alu|Mux27~9_combout\);

-- Location: LCCOMB_X56_Y36_N16
\alu|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~10_combout\ = (\alu|Mux28~7_combout\ & (\alu|Mux0~0_combout\ & (\alu|Mux27~0_combout\))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux27~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux0~0_combout\,
	datab => \alu|Mux27~0_combout\,
	datac => \alu|Mux28~7_combout\,
	datad => \alu|Mux27~9_combout\,
	combout => \alu|Mux27~10_combout\);

-- Location: LCCOMB_X54_Y36_N4
\mux_md_breg|result[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[6]~28_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux25~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \md|altsyncram_component|auto_generated|q_a\(6),
	datad => \alu|Mux25~13_combout\,
	combout => \mux_md_breg|result[6]~28_combout\);

-- Location: LCFF_X54_Y36_N19
\b_regis|um_Reg[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[6]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][6]~regout\);

-- Location: LCFF_X42_Y39_N1
\b_regis|um_Reg[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[6]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[13][6]~regout\);

-- Location: LCCOMB_X42_Y39_N30
\b_regis|Mux57~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[11][6]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[9][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[11][6]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[9][6]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux57~17_combout\);

-- Location: LCCOMB_X42_Y39_N0
\b_regis|Mux57~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux57~17_combout\ & (\b_regis|um_Reg[15][6]~regout\)) # (!\b_regis|Mux57~17_combout\ & ((\b_regis|um_Reg[13][6]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux57~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[15][6]~regout\,
	datac => \b_regis|um_Reg[13][6]~regout\,
	datad => \b_regis|Mux57~17_combout\,
	combout => \b_regis|Mux57~18_combout\);

-- Location: LCCOMB_X40_Y38_N4
\b_regis|Mux57~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|um_Reg[6][6]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|um_Reg[2][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[2][6]~regout\,
	datad => \b_regis|um_Reg[6][6]~regout\,
	combout => \b_regis|Mux57~14_combout\);

-- Location: LCCOMB_X40_Y38_N30
\b_regis|Mux57~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~15_combout\ = (\b_regis|Mux57~14_combout\) # ((\b_regis|um_Reg[4][6]~regout\ & (\mi|altsyncram_component|auto_generated|q_a\(22) & !\mi|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[4][6]~regout\,
	datab => \b_regis|Mux57~14_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux57~15_combout\);

-- Location: LCFF_X53_Y38_N27
\b_regis|um_Reg[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[6]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][6]~regout\);

-- Location: LCCOMB_X52_Y34_N8
\b_regis|Mux57~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[10][6]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\b_regis|um_Reg[8][6]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[10][6]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[8][6]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux57~12_combout\);

-- Location: LCCOMB_X53_Y38_N26
\b_regis|Mux57~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux57~12_combout\ & ((\b_regis|um_Reg[14][6]~regout\))) # (!\b_regis|Mux57~12_combout\ & (\b_regis|um_Reg[12][6]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux57~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][6]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[14][6]~regout\,
	datad => \b_regis|Mux57~12_combout\,
	combout => \b_regis|Mux57~13_combout\);

-- Location: LCCOMB_X47_Y38_N2
\b_regis|Mux57~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|Mux57~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|Mux57~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|Mux57~15_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \b_regis|Mux57~13_combout\,
	combout => \b_regis|Mux57~16_combout\);

-- Location: LCCOMB_X47_Y38_N16
\b_regis|Mux57~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux57~16_combout\ & ((\b_regis|Mux57~18_combout\))) # (!\b_regis|Mux57~16_combout\ & (\b_regis|Mux57~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux57~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux57~11_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|Mux57~18_combout\,
	datad => \b_regis|Mux57~16_combout\,
	combout => \b_regis|Mux57~19_combout\);

-- Location: LCFF_X36_Y40_N31
\b_regis|um_Reg[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[6]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][6]~regout\);

-- Location: LCFF_X36_Y40_N1
\b_regis|um_Reg[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[6]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][6]~regout\);

-- Location: LCCOMB_X36_Y40_N0
\b_regis|Mux57~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20)) # ((\b_regis|um_Reg[30][6]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|um_Reg[22][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[22][6]~regout\,
	datad => \b_regis|um_Reg[30][6]~regout\,
	combout => \b_regis|Mux57~7_combout\);

-- Location: LCCOMB_X36_Y40_N30
\b_regis|Mux57~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux57~7_combout\ & (\b_regis|um_Reg[31][6]~regout\)) # (!\b_regis|Mux57~7_combout\ & ((\b_regis|um_Reg[23][6]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux57~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[31][6]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[23][6]~regout\,
	datad => \b_regis|Mux57~7_combout\,
	combout => \b_regis|Mux57~8_combout\);

-- Location: LCCOMB_X41_Y41_N6
\b_regis|um_Reg[26][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[26][6]~feeder_combout\ = \mux_md_breg|result[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[6]~28_combout\,
	combout => \b_regis|um_Reg[26][6]~feeder_combout\);

-- Location: LCFF_X41_Y41_N7
\b_regis|um_Reg[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[26][6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[26][6]~regout\);

-- Location: LCFF_X36_Y39_N13
\b_regis|um_Reg[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[6]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][6]~regout\);

-- Location: LCFF_X36_Y39_N23
\b_regis|um_Reg[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[6]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][6]~regout\);

-- Location: LCCOMB_X36_Y39_N2
\b_regis|Mux57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[19][6]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\b_regis|um_Reg[18][6]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[19][6]~regout\,
	datac => \b_regis|um_Reg[18][6]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux57~0_combout\);

-- Location: LCCOMB_X36_Y39_N12
\b_regis|Mux57~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux57~0_combout\ & ((\b_regis|um_Reg[27][6]~regout\))) # (!\b_regis|Mux57~0_combout\ & (\b_regis|um_Reg[26][6]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[26][6]~regout\,
	datac => \b_regis|um_Reg[27][6]~regout\,
	datad => \b_regis|Mux57~0_combout\,
	combout => \b_regis|Mux57~1_combout\);

-- Location: LCFF_X51_Y42_N17
\b_regis|um_Reg[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[6]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][6]~regout\);

-- Location: LCFF_X51_Y42_N31
\b_regis|um_Reg[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[6]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][6]~regout\);

-- Location: LCCOMB_X51_Y42_N30
\b_regis|Mux57~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[28][6]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\b_regis|um_Reg[20][6]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][6]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[20][6]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux57~2_combout\);

-- Location: LCCOMB_X51_Y42_N16
\b_regis|Mux57~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux57~2_combout\ & ((\b_regis|um_Reg[29][6]~regout\))) # (!\b_regis|Mux57~2_combout\ & (\b_regis|um_Reg[21][6]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[21][6]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[29][6]~regout\,
	datad => \b_regis|Mux57~2_combout\,
	combout => \b_regis|Mux57~3_combout\);

-- Location: LCCOMB_X45_Y36_N10
\b_regis|Mux57~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|um_Reg[17][6]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- (((\b_regis|um_Reg[16][6]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[17][6]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[16][6]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux57~4_combout\);

-- Location: LCCOMB_X45_Y40_N0
\b_regis|Mux57~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux57~4_combout\ & (\b_regis|um_Reg[25][6]~regout\)) # (!\b_regis|Mux57~4_combout\ & ((\b_regis|um_Reg[24][6]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux57~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[25][6]~regout\,
	datac => \b_regis|um_Reg[24][6]~regout\,
	datad => \b_regis|Mux57~4_combout\,
	combout => \b_regis|Mux57~5_combout\);

-- Location: LCCOMB_X47_Y42_N8
\b_regis|Mux57~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux57~3_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\mi|altsyncram_component|auto_generated|q_a\(21) & \b_regis|Mux57~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|Mux57~3_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|Mux57~5_combout\,
	combout => \b_regis|Mux57~6_combout\);

-- Location: LCCOMB_X47_Y38_N28
\b_regis|Mux57~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux57~6_combout\ & (\b_regis|Mux57~8_combout\)) # (!\b_regis|Mux57~6_combout\ & ((\b_regis|Mux57~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux57~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux57~8_combout\,
	datac => \b_regis|Mux57~1_combout\,
	datad => \b_regis|Mux57~6_combout\,
	combout => \b_regis|Mux57~9_combout\);

-- Location: LCCOMB_X47_Y38_N10
\b_regis|Mux57~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux57~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux57~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux57~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux57~19_combout\,
	datad => \b_regis|Mux57~9_combout\,
	combout => \b_regis|Mux57~20_combout\);

-- Location: LCCOMB_X47_Y38_N4
\mux_inB_ula|result[6]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[6]~27_combout\ = (\ctrl|Mux1~0_combout\ & (((\b_regis|Mux57~20_combout\)))) # (!\ctrl|Mux1~0_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(26) & (\imm|Mux21~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(26),
	datab => \ctrl|Mux1~0_combout\,
	datac => \imm|Mux21~6_combout\,
	datad => \b_regis|Mux57~20_combout\,
	combout => \mux_inB_ula|result[6]~27_combout\);

-- Location: LCCOMB_X52_Y38_N28
\alu|ShiftRight1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~13_combout\ = (\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[6]~27_combout\)) # (!\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[5]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[6]~27_combout\,
	datad => \mux_inB_ula|result[5]~28_combout\,
	combout => \alu|ShiftRight1~13_combout\);

-- Location: LCCOMB_X52_Y38_N30
\alu|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~13_combout\ = (\alu|Mux28~8_combout\ & (!\alu|Mux31~22_combout\)) # (!\alu|Mux28~8_combout\ & ((\alu|Mux31~22_combout\ & (\alu|ShiftRight1~12_combout\)) # (!\alu|Mux31~22_combout\ & ((\alu|ShiftRight1~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~8_combout\,
	datab => \alu|Mux31~22_combout\,
	datac => \alu|ShiftRight1~12_combout\,
	datad => \alu|ShiftRight1~38_combout\,
	combout => \alu|Mux28~13_combout\);

-- Location: LCCOMB_X52_Y38_N26
\alu|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~14_combout\ = (\alu|Mux28~8_combout\ & ((\alu|Mux28~13_combout\ & ((\alu|ShiftRight0~81_combout\))) # (!\alu|Mux28~13_combout\ & (\alu|ShiftRight1~13_combout\)))) # (!\alu|Mux28~8_combout\ & (((\alu|Mux28~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~8_combout\,
	datab => \alu|ShiftRight1~13_combout\,
	datac => \alu|ShiftRight0~81_combout\,
	datad => \alu|Mux28~13_combout\,
	combout => \alu|Mux28~14_combout\);

-- Location: LCCOMB_X47_Y32_N24
\alu|Mux28~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~25_combout\ = (\alu|tmp[3]~6_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(2)) # ((!\mi|altsyncram_component|auto_generated|q_a\(4)) # (!\contr_ula|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(2),
	datab => \contr_ula|Mux3~0_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(4),
	datad => \alu|tmp[3]~6_combout\,
	combout => \alu|Mux28~25_combout\);

-- Location: LCCOMB_X52_Y33_N22
\alu|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~15_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & (((\b_regis|Mux28~20_combout\ & !\mux_inB_ula|result[3]~30_combout\)) # (!\contr_ula|ctr_ula[1]~0_combout\))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (\contr_ula|ctr_ula[1]~0_combout\ & 
-- ((\b_regis|Mux28~20_combout\) # (!\mux_inB_ula|result[3]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux28~20_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \contr_ula|ctr_ula[1]~0_combout\,
	datad => \mux_inB_ula|result[3]~30_combout\,
	combout => \alu|Mux28~15_combout\);

-- Location: LCCOMB_X51_Y36_N4
\alu|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~16_combout\ = (\alu|ShiftRight0~82_combout\) # ((\alu|ShiftRight0~83_combout\) # ((\alu|Mux31~22_combout\ & \alu|ShiftRight1~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~82_combout\,
	datab => \alu|Mux31~22_combout\,
	datac => \alu|ShiftRight1~48_combout\,
	datad => \alu|ShiftRight0~83_combout\,
	combout => \alu|Mux28~16_combout\);

-- Location: LCCOMB_X51_Y36_N6
\alu|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~17_combout\ = (\alu|Mux28~15_combout\ & (((\alu|Mux28~16_combout\ & \alu|Mux28~12_combout\)))) # (!\alu|Mux28~15_combout\ & ((\alu|Add1~6_combout\) # ((!\alu|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add1~6_combout\,
	datab => \alu|Mux28~15_combout\,
	datac => \alu|Mux28~16_combout\,
	datad => \alu|Mux28~12_combout\,
	combout => \alu|Mux28~17_combout\);

-- Location: LCCOMB_X51_Y36_N12
\alu|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~18_combout\ = (\alu|Mux28~10_combout\ & (\alu|Mux28~24_combout\ & (\alu|Mux28~25_combout\))) # (!\alu|Mux28~10_combout\ & (((\alu|Mux28~17_combout\)) # (!\alu|Mux28~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~10_combout\,
	datab => \alu|Mux28~24_combout\,
	datac => \alu|Mux28~25_combout\,
	datad => \alu|Mux28~17_combout\,
	combout => \alu|Mux28~18_combout\);

-- Location: LCCOMB_X51_Y36_N18
\alu|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~19_combout\ = (\alu|Mux28~11_combout\ & ((\alu|Mux28~18_combout\ & (!\alu|saida~3_combout\)) # (!\alu|Mux28~18_combout\ & ((\alu|ShiftLeft0~38_combout\))))) # (!\alu|Mux28~11_combout\ & (((\alu|Mux28~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|saida~3_combout\,
	datab => \alu|ShiftLeft0~38_combout\,
	datac => \alu|Mux28~11_combout\,
	datad => \alu|Mux28~18_combout\,
	combout => \alu|Mux28~19_combout\);

-- Location: LCCOMB_X51_Y36_N28
\alu|Mux28~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~20_combout\ = (\alu|Mux28~7_combout\ & ((\alu|ShiftRight1~53_combout\) # ((\alu|Mux28~23_combout\)))) # (!\alu|Mux28~7_combout\ & (((!\alu|Mux28~23_combout\ & \alu|Mux28~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~53_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \alu|Mux28~23_combout\,
	datad => \alu|Mux28~19_combout\,
	combout => \alu|Mux28~20_combout\);

-- Location: LCCOMB_X51_Y36_N22
\alu|Mux28~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~21_combout\ = (\alu|Mux28~23_combout\ & ((\alu|Mux28~20_combout\ & (\mux_inB_ula|result[31]~2_combout\)) # (!\alu|Mux28~20_combout\ & ((\alu|Mux28~14_combout\))))) # (!\alu|Mux28~23_combout\ & (((\alu|Mux28~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[31]~2_combout\,
	datab => \alu|Mux28~14_combout\,
	datac => \alu|Mux28~23_combout\,
	datad => \alu|Mux28~20_combout\,
	combout => \alu|Mux28~21_combout\);

-- Location: LCCOMB_X51_Y36_N16
\alu|Mux28~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~22_combout\ = (\alu|Mux29~2_combout\ & \alu|Mux28~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux29~2_combout\,
	datad => \alu|Mux28~21_combout\,
	combout => \alu|Mux28~22_combout\);

-- Location: LCCOMB_X56_Y36_N30
\mux_md_breg|result[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[4]~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux27~10_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \md|altsyncram_component|auto_generated|q_a\(4),
	datac => \alu|Mux27~10_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(4),
	combout => \mux_md_breg|result[4]~3_combout\);

-- Location: LCCOMB_X44_Y34_N30
\b_regis|um_Reg[7][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[7][4]~feeder_combout\ = \mux_md_breg|result[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[4]~3_combout\,
	combout => \b_regis|um_Reg[7][4]~feeder_combout\);

-- Location: LCFF_X44_Y34_N31
\b_regis|um_Reg[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[7][4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][4]~regout\);

-- Location: LCCOMB_X40_Y33_N18
\b_regis|Mux59~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\b_regis|um_Reg[5][4]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[1][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[1][4]~regout\,
	datac => \b_regis|um_Reg[5][4]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux59~10_combout\);

-- Location: LCCOMB_X44_Y34_N28
\b_regis|Mux59~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux59~10_combout\ & ((\b_regis|um_Reg[7][4]~regout\))) # (!\b_regis|Mux59~10_combout\ & (\b_regis|um_Reg[3][4]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux59~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[3][4]~regout\,
	datab => \b_regis|um_Reg[7][4]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|Mux59~10_combout\,
	combout => \b_regis|Mux59~11_combout\);

-- Location: LCCOMB_X38_Y35_N4
\b_regis|Mux59~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[11][4]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\b_regis|um_Reg[9][4]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|um_Reg[11][4]~regout\,
	datac => \b_regis|um_Reg[9][4]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux59~17_combout\);

-- Location: LCCOMB_X45_Y32_N2
\b_regis|Mux59~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux59~17_combout\ & (\b_regis|um_Reg[15][4]~regout\)) # (!\b_regis|Mux59~17_combout\ & ((\b_regis|um_Reg[13][4]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux59~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][4]~regout\,
	datab => \b_regis|um_Reg[13][4]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux59~17_combout\,
	combout => \b_regis|Mux59~18_combout\);

-- Location: LCCOMB_X40_Y38_N6
\b_regis|Mux59~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~15_combout\ = (\b_regis|Mux59~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(22) & (\b_regis|um_Reg[4][4]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux59~14_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[4][4]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux59~15_combout\);

-- Location: LCCOMB_X45_Y32_N4
\b_regis|um_Reg[14][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[14][4]~feeder_combout\ = \mux_md_breg|result[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[4]~3_combout\,
	combout => \b_regis|um_Reg[14][4]~feeder_combout\);

-- Location: LCFF_X45_Y32_N5
\b_regis|um_Reg[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[14][4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][4]~regout\);

-- Location: LCCOMB_X53_Y32_N24
\b_regis|Mux59~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\b_regis|um_Reg[10][4]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & (\b_regis|um_Reg[8][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[8][4]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \b_regis|um_Reg[10][4]~regout\,
	combout => \b_regis|Mux59~12_combout\);

-- Location: LCCOMB_X45_Y32_N12
\b_regis|Mux59~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux59~12_combout\ & ((\b_regis|um_Reg[14][4]~regout\))) # (!\b_regis|Mux59~12_combout\ & (\b_regis|um_Reg[12][4]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux59~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[12][4]~regout\,
	datab => \b_regis|um_Reg[14][4]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux59~12_combout\,
	combout => \b_regis|Mux59~13_combout\);

-- Location: LCCOMB_X44_Y34_N18
\b_regis|Mux59~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20)) # ((\b_regis|Mux59~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|Mux59~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|Mux59~15_combout\,
	datad => \b_regis|Mux59~13_combout\,
	combout => \b_regis|Mux59~16_combout\);

-- Location: LCCOMB_X44_Y34_N24
\b_regis|Mux59~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux59~16_combout\ & ((\b_regis|Mux59~18_combout\))) # (!\b_regis|Mux59~16_combout\ & (\b_regis|Mux59~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux59~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|Mux59~11_combout\,
	datac => \b_regis|Mux59~18_combout\,
	datad => \b_regis|Mux59~16_combout\,
	combout => \b_regis|Mux59~19_combout\);

-- Location: LCCOMB_X38_Y37_N22
\b_regis|um_Reg[22][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[22][4]~feeder_combout\ = \mux_md_breg|result[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[4]~3_combout\,
	combout => \b_regis|um_Reg[22][4]~feeder_combout\);

-- Location: LCFF_X38_Y37_N23
\b_regis|um_Reg[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[22][4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][4]~regout\);

-- Location: LCCOMB_X38_Y37_N8
\b_regis|Mux59~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\b_regis|um_Reg[30][4]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & (\b_regis|um_Reg[22][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[22][4]~regout\,
	datac => \b_regis|um_Reg[30][4]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux59~7_combout\);

-- Location: LCCOMB_X44_Y32_N26
\b_regis|Mux59~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux59~7_combout\ & (\b_regis|um_Reg[31][4]~regout\)) # (!\b_regis|Mux59~7_combout\ & ((\b_regis|um_Reg[23][4]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux59~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[31][4]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|um_Reg[23][4]~regout\,
	datad => \b_regis|Mux59~7_combout\,
	combout => \b_regis|Mux59~8_combout\);

-- Location: LCCOMB_X43_Y32_N22
\b_regis|Mux59~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~1_combout\ = (\b_regis|Mux59~0_combout\ & (((\b_regis|um_Reg[27][4]~regout\) # (!\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\b_regis|Mux59~0_combout\ & (\b_regis|um_Reg[26][4]~regout\ & 
-- ((\mi|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux59~0_combout\,
	datab => \b_regis|um_Reg[26][4]~regout\,
	datac => \b_regis|um_Reg[27][4]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(23),
	combout => \b_regis|Mux59~1_combout\);

-- Location: LCFF_X38_Y37_N1
\b_regis|um_Reg[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[4]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][4]~regout\);

-- Location: LCFF_X39_Y34_N29
\b_regis|um_Reg[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[4]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[29][4]~regout\);

-- Location: LCCOMB_X39_Y34_N30
\b_regis|um_Reg[28][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[28][4]~feeder_combout\ = \mux_md_breg|result[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[4]~3_combout\,
	combout => \b_regis|um_Reg[28][4]~feeder_combout\);

-- Location: LCFF_X39_Y34_N31
\b_regis|um_Reg[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[28][4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][4]~regout\);

-- Location: LCCOMB_X39_Y34_N6
\b_regis|Mux59~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & (((\mi|altsyncram_component|auto_generated|q_a\(23))))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & ((\mi|altsyncram_component|auto_generated|q_a\(23) & 
-- (\b_regis|um_Reg[28][4]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|um_Reg[20][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[28][4]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(23),
	datad => \b_regis|um_Reg[20][4]~regout\,
	combout => \b_regis|Mux59~2_combout\);

-- Location: LCCOMB_X39_Y34_N28
\b_regis|Mux59~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(20) & ((\b_regis|Mux59~2_combout\ & ((\b_regis|um_Reg[29][4]~regout\))) # (!\b_regis|Mux59~2_combout\ & (\b_regis|um_Reg[21][4]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(20) & (((\b_regis|Mux59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(20),
	datab => \b_regis|um_Reg[21][4]~regout\,
	datac => \b_regis|um_Reg[29][4]~regout\,
	datad => \b_regis|Mux59~2_combout\,
	combout => \b_regis|Mux59~3_combout\);

-- Location: LCFF_X40_Y34_N21
\b_regis|um_Reg[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[4]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[25][4]~regout\);

-- Location: LCCOMB_X38_Y34_N4
\b_regis|um_Reg[17][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[17][4]~feeder_combout\ = \mux_md_breg|result[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[4]~3_combout\,
	combout => \b_regis|um_Reg[17][4]~feeder_combout\);

-- Location: LCFF_X38_Y34_N5
\b_regis|um_Reg[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[17][4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[17][4]~regout\);

-- Location: LCCOMB_X56_Y36_N28
\b_regis|Mux59~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (((\mi|altsyncram_component|auto_generated|q_a\(20))))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|um_Reg[17][4]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|um_Reg[16][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[16][4]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(23),
	datac => \b_regis|um_Reg[17][4]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(20),
	combout => \b_regis|Mux59~4_combout\);

-- Location: LCCOMB_X40_Y34_N20
\b_regis|Mux59~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux59~4_combout\ & ((\b_regis|um_Reg[25][4]~regout\))) # (!\b_regis|Mux59~4_combout\ & (\b_regis|um_Reg[24][4]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux59~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|um_Reg[24][4]~regout\,
	datac => \b_regis|um_Reg[25][4]~regout\,
	datad => \b_regis|Mux59~4_combout\,
	combout => \b_regis|Mux59~5_combout\);

-- Location: LCCOMB_X44_Y34_N0
\b_regis|Mux59~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|Mux59~3_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux59~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux59~3_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(22),
	datad => \b_regis|Mux59~5_combout\,
	combout => \b_regis|Mux59~6_combout\);

-- Location: LCCOMB_X44_Y34_N22
\b_regis|Mux59~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux59~6_combout\ & (\b_regis|Mux59~8_combout\)) # (!\b_regis|Mux59~6_combout\ & ((\b_regis|Mux59~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux59~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \b_regis|Mux59~8_combout\,
	datac => \b_regis|Mux59~1_combout\,
	datad => \b_regis|Mux59~6_combout\,
	combout => \b_regis|Mux59~9_combout\);

-- Location: LCCOMB_X44_Y34_N2
\b_regis|Mux59~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux59~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux59~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux59~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(24),
	datac => \b_regis|Mux59~19_combout\,
	datad => \b_regis|Mux59~9_combout\,
	combout => \b_regis|Mux59~20_combout\);

-- Location: LCCOMB_X44_Y34_N4
\mux_inB_ula|result[4]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_inB_ula|result[4]~29_combout\ = (\ctrl|Mux1~0_combout\ & ((\b_regis|Mux59~20_combout\))) # (!\ctrl|Mux1~0_combout\ & (\imm|Mux27~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|Mux1~0_combout\,
	datac => \imm|Mux27~9_combout\,
	datad => \b_regis|Mux59~20_combout\,
	combout => \mux_inB_ula|result[4]~29_combout\);

-- Location: LCCOMB_X52_Y38_N24
\alu|ShiftRight1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~10_combout\ = (\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[5]~28_combout\)) # (!\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[4]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_inB_ula|result[5]~28_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \mux_inB_ula|result[4]~29_combout\,
	combout => \alu|ShiftRight1~10_combout\);

-- Location: LCCOMB_X53_Y35_N4
\alu|ShiftRight1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~9_combout\ = (\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[3]~30_combout\))) # (!\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[2]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux31~20_combout\,
	datac => \mux_inB_ula|result[2]~31_combout\,
	datad => \mux_inB_ula|result[3]~30_combout\,
	combout => \alu|ShiftRight1~9_combout\);

-- Location: LCCOMB_X53_Y35_N14
\alu|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~3_combout\ = (\alu|Mux31~22_combout\ & (\alu|ShiftRight1~9_combout\ & (!\alu|Mux28~8_combout\))) # (!\alu|Mux31~22_combout\ & (((\alu|Mux28~8_combout\) # (\alu|ShiftRight1~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~22_combout\,
	datab => \alu|ShiftRight1~9_combout\,
	datac => \alu|Mux28~8_combout\,
	datad => \alu|ShiftRight1~21_combout\,
	combout => \alu|Mux29~3_combout\);

-- Location: LCCOMB_X53_Y35_N26
\alu|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~4_combout\ = (\alu|Mux28~8_combout\ & ((\alu|Mux29~3_combout\ & ((\alu|ShiftRight0~77_combout\))) # (!\alu|Mux29~3_combout\ & (\alu|ShiftRight1~10_combout\)))) # (!\alu|Mux28~8_combout\ & (((\alu|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~8_combout\,
	datab => \alu|ShiftRight1~10_combout\,
	datac => \alu|Mux29~3_combout\,
	datad => \alu|ShiftRight0~77_combout\,
	combout => \alu|Mux29~4_combout\);

-- Location: LCCOMB_X53_Y36_N20
\alu|ShiftRight1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~35_combout\ = (\b_regis|Mux28~20_combout\ & (\alu|Mux21~17_combout\)) # (!\b_regis|Mux28~20_combout\ & ((\alu|ShiftRight1~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux28~20_combout\,
	datac => \alu|Mux21~17_combout\,
	datad => \alu|ShiftRight1~34_combout\,
	combout => \alu|ShiftRight1~35_combout\);

-- Location: LCCOMB_X49_Y36_N30
\alu|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~12_combout\ = (\alu|tmp[2]~4_combout\ & ((\mi|altsyncram_component|auto_generated|q_a\(2)) # ((!\contr_ula|Mux3~0_combout\) # (!\mi|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(2),
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \alu|tmp[2]~4_combout\,
	datad => \contr_ula|Mux3~0_combout\,
	combout => \alu|Mux29~12_combout\);

-- Location: LCCOMB_X49_Y35_N20
\alu|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~5_combout\ = (\contr_ula|ctr_ula[1]~0_combout\ & ((\contr_ula|ctr_ula[0]~1_combout\ & ((\mux_inB_ula|result[2]~31_combout\) # (\b_regis|Mux29~20_combout\))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (\mux_inB_ula|result[2]~31_combout\ & 
-- \b_regis|Mux29~20_combout\)))) # (!\contr_ula|ctr_ula[1]~0_combout\ & (!\contr_ula|ctr_ula[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[1]~0_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \mux_inB_ula|result[2]~31_combout\,
	datad => \b_regis|Mux29~20_combout\,
	combout => \alu|Mux29~5_combout\);

-- Location: LCCOMB_X47_Y34_N16
\alu|ShiftRight1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~29_combout\ = (\alu|ShiftLeft0~140_combout\ & ((\mux_inB_ula|result[21]~12_combout\) # ((\alu|ShiftLeft0~139_combout\ & \mux_inB_ula|result[18]~15_combout\)))) # (!\alu|ShiftLeft0~140_combout\ & (((\alu|ShiftLeft0~139_combout\ & 
-- \mux_inB_ula|result[18]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~140_combout\,
	datab => \mux_inB_ula|result[21]~12_combout\,
	datac => \alu|ShiftLeft0~139_combout\,
	datad => \mux_inB_ula|result[18]~15_combout\,
	combout => \alu|ShiftRight1~29_combout\);

-- Location: LCCOMB_X47_Y36_N24
\alu|ShiftRight1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~30_combout\ = (\alu|ShiftRight1~29_combout\) # (\alu|ShiftRight1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|ShiftRight1~29_combout\,
	datad => \alu|ShiftRight1~28_combout\,
	combout => \alu|ShiftRight1~30_combout\);

-- Location: LCCOMB_X44_Y36_N18
\alu|ShiftRight1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~36_combout\ = (\alu|ShiftRight0~118_combout\ & ((\alu|ShiftRight1~62_combout\) # ((\alu|ShiftRight1~63_combout\) # (\alu|ShiftRight1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~118_combout\,
	datab => \alu|ShiftRight1~62_combout\,
	datac => \alu|ShiftRight1~63_combout\,
	datad => \alu|ShiftRight1~26_combout\,
	combout => \alu|ShiftRight1~36_combout\);

-- Location: LCCOMB_X47_Y36_N4
\alu|ShiftRight0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~80_combout\ = (\alu|ShiftRight0~79_combout\) # ((\alu|ShiftRight1~36_combout\) # ((\alu|Mux31~22_combout\ & \alu|ShiftRight1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~79_combout\,
	datab => \alu|Mux31~22_combout\,
	datac => \alu|ShiftRight1~30_combout\,
	datad => \alu|ShiftRight1~36_combout\,
	combout => \alu|ShiftRight0~80_combout\);

-- Location: LCCOMB_X50_Y36_N0
\alu|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~6_combout\ = (\alu|Mux28~12_combout\ & ((\alu|Mux29~5_combout\ & (\alu|Add1~4_combout\)) # (!\alu|Mux29~5_combout\ & ((\alu|ShiftRight0~80_combout\))))) # (!\alu|Mux28~12_combout\ & (((\alu|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add1~4_combout\,
	datab => \alu|Mux28~12_combout\,
	datac => \alu|Mux29~5_combout\,
	datad => \alu|ShiftRight0~80_combout\,
	combout => \alu|Mux29~6_combout\);

-- Location: LCCOMB_X50_Y36_N10
\alu|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~7_combout\ = (\alu|Mux28~10_combout\ & (\alu|Mux28~24_combout\ & (\alu|Mux29~12_combout\))) # (!\alu|Mux28~10_combout\ & (((\alu|Mux29~6_combout\)) # (!\alu|Mux28~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~10_combout\,
	datab => \alu|Mux28~24_combout\,
	datac => \alu|Mux29~12_combout\,
	datad => \alu|Mux29~6_combout\,
	combout => \alu|Mux29~7_combout\);

-- Location: LCCOMB_X50_Y36_N8
\alu|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~8_combout\ = (\alu|Mux28~11_combout\ & ((\alu|Mux29~7_combout\ & (\alu|saida~2_combout\)) # (!\alu|Mux29~7_combout\ & ((\alu|ShiftLeft0~35_combout\))))) # (!\alu|Mux28~11_combout\ & (((\alu|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|saida~2_combout\,
	datab => \alu|ShiftLeft0~35_combout\,
	datac => \alu|Mux28~11_combout\,
	datad => \alu|Mux29~7_combout\,
	combout => \alu|Mux29~8_combout\);

-- Location: LCCOMB_X54_Y36_N0
\alu|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~9_combout\ = (\alu|Mux28~23_combout\ & (\alu|Mux28~7_combout\)) # (!\alu|Mux28~23_combout\ & ((\alu|Mux28~7_combout\ & (\alu|ShiftRight1~35_combout\)) # (!\alu|Mux28~7_combout\ & ((\alu|Mux29~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~23_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \alu|ShiftRight1~35_combout\,
	datad => \alu|Mux29~8_combout\,
	combout => \alu|Mux29~9_combout\);

-- Location: LCCOMB_X54_Y36_N30
\alu|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~10_combout\ = (\alu|Mux28~23_combout\ & ((\alu|Mux29~9_combout\ & ((\mux_inB_ula|result[31]~2_combout\))) # (!\alu|Mux29~9_combout\ & (\alu|Mux29~4_combout\)))) # (!\alu|Mux28~23_combout\ & (((\alu|Mux29~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~23_combout\,
	datab => \alu|Mux29~4_combout\,
	datac => \mux_inB_ula|result[31]~2_combout\,
	datad => \alu|Mux29~9_combout\,
	combout => \alu|Mux29~10_combout\);

-- Location: LCCOMB_X54_Y36_N28
\alu|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~11_combout\ = (\alu|Mux29~2_combout\ & \alu|Mux29~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~2_combout\,
	datad => \alu|Mux29~10_combout\,
	combout => \alu|Mux29~11_combout\);

-- Location: LCCOMB_X42_Y38_N20
\mux_md_breg|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[0]~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux31~15_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \md|altsyncram_component|auto_generated|q_a\(0),
	datad => \alu|Mux31~15_combout\,
	combout => \mux_md_breg|result[0]~0_combout\);

-- Location: LCCOMB_X41_Y32_N20
\b_regis|um_Reg[12][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[12][0]~feeder_combout\ = \mux_md_breg|result[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[0]~0_combout\,
	combout => \b_regis|um_Reg[12][0]~feeder_combout\);

-- Location: LCFF_X41_Y32_N21
\b_regis|um_Reg[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[12][0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][0]~regout\);

-- Location: LCCOMB_X41_Y35_N16
\b_regis|um_Reg[8][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[8][0]~feeder_combout\ = \mux_md_breg|result[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[0]~0_combout\,
	combout => \b_regis|um_Reg[8][0]~feeder_combout\);

-- Location: LCFF_X41_Y35_N17
\b_regis|um_Reg[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[8][0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[8][0]~regout\);

-- Location: LCCOMB_X43_Y36_N10
\b_regis|Mux63~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & (((\mi|altsyncram_component|auto_generated|q_a\(21))))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[10][0]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|um_Reg[8][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[10][0]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[8][0]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux63~10_combout\);

-- Location: LCCOMB_X44_Y38_N18
\b_regis|Mux63~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux63~10_combout\ & ((\b_regis|um_Reg[14][0]~regout\))) # (!\b_regis|Mux63~10_combout\ & (\b_regis|um_Reg[12][0]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(22),
	datab => \b_regis|um_Reg[12][0]~regout\,
	datac => \b_regis|um_Reg[14][0]~regout\,
	datad => \b_regis|Mux63~10_combout\,
	combout => \b_regis|Mux63~11_combout\);

-- Location: LCCOMB_X40_Y35_N12
\b_regis|um_Reg[15][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[15][0]~feeder_combout\ = \mux_md_breg|result[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[0]~0_combout\,
	combout => \b_regis|um_Reg[15][0]~feeder_combout\);

-- Location: LCFF_X40_Y35_N13
\b_regis|um_Reg[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[15][0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[15][0]~regout\);

-- Location: LCCOMB_X41_Y35_N28
\b_regis|um_Reg[11][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[11][0]~feeder_combout\ = \mux_md_breg|result[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[0]~0_combout\,
	combout => \b_regis|um_Reg[11][0]~feeder_combout\);

-- Location: LCFF_X41_Y35_N29
\b_regis|um_Reg[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[11][0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][0]~regout\);

-- Location: LCCOMB_X41_Y35_N2
\b_regis|Mux63~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|um_Reg[11][0]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(22))))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & 
-- (\b_regis|um_Reg[9][0]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[9][0]~regout\,
	datab => \b_regis|um_Reg[11][0]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(21),
	datad => \mi|altsyncram_component|auto_generated|q_a\(22),
	combout => \b_regis|Mux63~17_combout\);

-- Location: LCCOMB_X42_Y38_N16
\b_regis|Mux63~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|Mux63~17_combout\ & ((\b_regis|um_Reg[15][0]~regout\))) # (!\b_regis|Mux63~17_combout\ & (\b_regis|um_Reg[13][0]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(22) & (((\b_regis|Mux63~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[13][0]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[15][0]~regout\,
	datad => \b_regis|Mux63~17_combout\,
	combout => \b_regis|Mux63~18_combout\);

-- Location: LCCOMB_X42_Y34_N6
\b_regis|um_Reg[6][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[6][0]~feeder_combout\ = \mux_md_breg|result[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[0]~0_combout\,
	combout => \b_regis|um_Reg[6][0]~feeder_combout\);

-- Location: LCFF_X42_Y34_N7
\b_regis|um_Reg[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[6][0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[6][0]~regout\);

-- Location: LCCOMB_X43_Y37_N14
\b_regis|Mux63~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|um_Reg[6][0]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|um_Reg[2][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[2][0]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[6][0]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux63~14_combout\);

-- Location: LCCOMB_X43_Y37_N4
\b_regis|Mux63~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~15_combout\ = (\b_regis|Mux63~14_combout\) # ((\b_regis|um_Reg[4][0]~regout\ & (\mi|altsyncram_component|auto_generated|q_a\(22) & !\mi|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[4][0]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|Mux63~14_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(21),
	combout => \b_regis|Mux63~15_combout\);

-- Location: LCFF_X40_Y33_N21
\b_regis|um_Reg[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][0]~regout\);

-- Location: LCFF_X43_Y37_N21
\b_regis|um_Reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[1][0]~regout\);

-- Location: LCCOMB_X40_Y33_N20
\b_regis|Mux63~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & (\mi|altsyncram_component|auto_generated|q_a\(22))) # (!\mi|altsyncram_component|auto_generated|q_a\(21) & ((\mi|altsyncram_component|auto_generated|q_a\(22) & 
-- (\b_regis|um_Reg[5][0]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(22) & ((\b_regis|um_Reg[1][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(21),
	datab => \mi|altsyncram_component|auto_generated|q_a\(22),
	datac => \b_regis|um_Reg[5][0]~regout\,
	datad => \b_regis|um_Reg[1][0]~regout\,
	combout => \b_regis|Mux63~12_combout\);

-- Location: LCCOMB_X42_Y33_N28
\b_regis|Mux63~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(21) & ((\b_regis|Mux63~12_combout\ & (\b_regis|um_Reg[7][0]~regout\)) # (!\b_regis|Mux63~12_combout\ & ((\b_regis|um_Reg[3][0]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(21) & (((\b_regis|Mux63~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[7][0]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(21),
	datac => \b_regis|um_Reg[3][0]~regout\,
	datad => \b_regis|Mux63~12_combout\,
	combout => \b_regis|Mux63~13_combout\);

-- Location: LCCOMB_X43_Y37_N18
\b_regis|Mux63~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & (\mi|altsyncram_component|auto_generated|q_a\(20))) # (!\mi|altsyncram_component|auto_generated|q_a\(23) & ((\mi|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\b_regis|Mux63~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(20) & (\b_regis|Mux63~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \mi|altsyncram_component|auto_generated|q_a\(20),
	datac => \b_regis|Mux63~15_combout\,
	datad => \b_regis|Mux63~13_combout\,
	combout => \b_regis|Mux63~16_combout\);

-- Location: LCCOMB_X43_Y37_N0
\b_regis|Mux63~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(23) & ((\b_regis|Mux63~16_combout\ & ((\b_regis|Mux63~18_combout\))) # (!\b_regis|Mux63~16_combout\ & (\b_regis|Mux63~11_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(23) & (((\b_regis|Mux63~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(23),
	datab => \b_regis|Mux63~11_combout\,
	datac => \b_regis|Mux63~18_combout\,
	datad => \b_regis|Mux63~16_combout\,
	combout => \b_regis|Mux63~19_combout\);

-- Location: LCCOMB_X40_Y38_N10
\b_regis|Mux63~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux63~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(24) & (\b_regis|Mux63~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(24) & ((\b_regis|Mux63~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux63~9_combout\,
	datab => \b_regis|Mux63~19_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(24),
	combout => \b_regis|Mux63~20_combout\);

-- Location: LCCOMB_X54_Y34_N16
\mux_md_breg|result[5]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[5]~29_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & ((\alu|Mux26~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \md|altsyncram_component|auto_generated|q_a\(5),
	datad => \alu|Mux26~13_combout\,
	combout => \mux_md_breg|result[5]~29_combout\);

-- Location: LCCOMB_X49_Y40_N20
\b_regis|um_Reg[24][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[24][5]~feeder_combout\ = \mux_md_breg|result[5]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[5]~29_combout\,
	combout => \b_regis|um_Reg[24][5]~feeder_combout\);

-- Location: LCFF_X49_Y40_N21
\b_regis|um_Reg[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[24][5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][5]~regout\);

-- Location: LCFF_X45_Y36_N7
\b_regis|um_Reg[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[16][5]~regout\);

-- Location: LCCOMB_X49_Y40_N30
\b_regis|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[20][5]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[16][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[20][5]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[16][5]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux26~4_combout\);

-- Location: LCCOMB_X49_Y40_N10
\b_regis|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux26~4_combout\ & (\b_regis|um_Reg[28][5]~regout\)) # (!\b_regis|Mux26~4_combout\ & ((\b_regis|um_Reg[24][5]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[28][5]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[24][5]~regout\,
	datad => \b_regis|Mux26~4_combout\,
	combout => \b_regis|Mux26~5_combout\);

-- Location: LCCOMB_X36_Y40_N26
\b_regis|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[22][5]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[18][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[22][5]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|um_Reg[18][5]~regout\,
	combout => \b_regis|Mux26~2_combout\);

-- Location: LCCOMB_X35_Y40_N18
\b_regis|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux26~2_combout\ & ((\b_regis|um_Reg[30][5]~regout\))) # (!\b_regis|Mux26~2_combout\ & (\b_regis|um_Reg[26][5]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][5]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|Mux26~2_combout\,
	datad => \b_regis|um_Reg[30][5]~regout\,
	combout => \b_regis|Mux26~3_combout\);

-- Location: LCCOMB_X48_Y40_N26
\b_regis|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15)) # ((\b_regis|Mux26~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|Mux26~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux26~5_combout\,
	datad => \b_regis|Mux26~3_combout\,
	combout => \b_regis|Mux26~6_combout\);

-- Location: LCCOMB_X36_Y40_N28
\b_regis|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~8_combout\ = (\b_regis|Mux26~7_combout\ & (((\b_regis|um_Reg[31][5]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(17)))) # (!\b_regis|Mux26~7_combout\ & (\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[23][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux26~7_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[23][5]~regout\,
	datad => \b_regis|um_Reg[31][5]~regout\,
	combout => \b_regis|Mux26~8_combout\);

-- Location: LCCOMB_X50_Y32_N22
\b_regis|um_Reg[21][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[21][5]~feeder_combout\ = \mux_md_breg|result[5]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[5]~29_combout\,
	combout => \b_regis|um_Reg[21][5]~feeder_combout\);

-- Location: LCFF_X50_Y32_N23
\b_regis|um_Reg[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[21][5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[21][5]~regout\);

-- Location: LCCOMB_X50_Y32_N26
\b_regis|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|um_Reg[25][5]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[17][5]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[17][5]~regout\,
	datab => \b_regis|um_Reg[25][5]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux26~0_combout\);

-- Location: LCCOMB_X50_Y32_N4
\b_regis|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~1_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux26~0_combout\ & ((\b_regis|um_Reg[29][5]~regout\))) # (!\b_regis|Mux26~0_combout\ & (\b_regis|um_Reg[21][5]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[21][5]~regout\,
	datac => \b_regis|um_Reg[29][5]~regout\,
	datad => \b_regis|Mux26~0_combout\,
	combout => \b_regis|Mux26~1_combout\);

-- Location: LCCOMB_X49_Y40_N16
\b_regis|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux26~6_combout\ & (\b_regis|Mux26~8_combout\)) # (!\b_regis|Mux26~6_combout\ & ((\b_regis|Mux26~1_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|Mux26~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|Mux26~6_combout\,
	datac => \b_regis|Mux26~8_combout\,
	datad => \b_regis|Mux26~1_combout\,
	combout => \b_regis|Mux26~9_combout\);

-- Location: LCFF_X53_Y41_N19
\b_regis|um_Reg[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][5]~regout\);

-- Location: LCCOMB_X54_Y38_N22
\b_regis|Mux26~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[13][5]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((!\mi|altsyncram_component|auto_generated|q_a\(16) & \b_regis|um_Reg[12][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[13][5]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|um_Reg[12][5]~regout\,
	combout => \b_regis|Mux26~17_combout\);

-- Location: LCCOMB_X54_Y38_N28
\b_regis|Mux26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux26~17_combout\ & ((\b_regis|um_Reg[15][5]~regout\))) # (!\b_regis|Mux26~17_combout\ & (\b_regis|um_Reg[14][5]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[14][5]~regout\,
	datab => \b_regis|um_Reg[15][5]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|Mux26~17_combout\,
	combout => \b_regis|Mux26~18_combout\);

-- Location: LCFF_X40_Y37_N31
\b_regis|um_Reg[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[7][5]~regout\);

-- Location: LCFF_X41_Y40_N13
\b_regis|um_Reg[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[5][5]~regout\);

-- Location: LCCOMB_X41_Y40_N12
\b_regis|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|um_Reg[5][5]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (\b_regis|um_Reg[4][5]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[4][5]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[5][5]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux26~10_combout\);

-- Location: LCCOMB_X42_Y34_N2
\b_regis|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux26~10_combout\ & ((\b_regis|um_Reg[7][5]~regout\))) # (!\b_regis|Mux26~10_combout\ & (\b_regis|um_Reg[6][5]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux26~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[6][5]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[7][5]~regout\,
	datad => \b_regis|Mux26~10_combout\,
	combout => \b_regis|Mux26~11_combout\);

-- Location: LCFF_X40_Y38_N9
\b_regis|um_Reg[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[2][5]~regout\);

-- Location: LCFF_X41_Y40_N19
\b_regis|um_Reg[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][5]~regout\);

-- Location: LCCOMB_X41_Y40_N18
\b_regis|Mux26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[3][5]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[1][5]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[3][5]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux26~14_combout\);

-- Location: LCCOMB_X41_Y40_N0
\b_regis|Mux26~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~15_combout\ = (\b_regis|Mux26~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16) & (!\mi|altsyncram_component|auto_generated|q_a\(15) & \b_regis|um_Reg[2][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[2][5]~regout\,
	datad => \b_regis|Mux26~14_combout\,
	combout => \b_regis|Mux26~15_combout\);

-- Location: LCCOMB_X42_Y40_N4
\b_regis|um_Reg[11][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[11][5]~feeder_combout\ = \mux_md_breg|result[5]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[5]~29_combout\,
	combout => \b_regis|um_Reg[11][5]~feeder_combout\);

-- Location: LCFF_X42_Y40_N5
\b_regis|um_Reg[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[11][5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[11][5]~regout\);

-- Location: LCFF_X52_Y34_N7
\b_regis|um_Reg[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[5]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[10][5]~regout\);

-- Location: LCCOMB_X52_Y34_N6
\b_regis|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|um_Reg[10][5]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(15))))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[8][5]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[8][5]~regout\,
	datac => \b_regis|um_Reg[10][5]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(15),
	combout => \b_regis|Mux26~12_combout\);

-- Location: LCCOMB_X42_Y40_N2
\b_regis|Mux26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux26~12_combout\ & (\b_regis|um_Reg[11][5]~regout\)) # (!\b_regis|Mux26~12_combout\ & ((\b_regis|um_Reg[9][5]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[11][5]~regout\,
	datac => \b_regis|um_Reg[9][5]~regout\,
	datad => \b_regis|Mux26~12_combout\,
	combout => \b_regis|Mux26~13_combout\);

-- Location: LCCOMB_X42_Y40_N20
\b_regis|Mux26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17)) # ((\b_regis|Mux26~13_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|Mux26~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|Mux26~15_combout\,
	datad => \b_regis|Mux26~13_combout\,
	combout => \b_regis|Mux26~16_combout\);

-- Location: LCCOMB_X49_Y40_N22
\b_regis|Mux26~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux26~16_combout\ & (\b_regis|Mux26~18_combout\)) # (!\b_regis|Mux26~16_combout\ & ((\b_regis|Mux26~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|Mux26~18_combout\,
	datac => \b_regis|Mux26~11_combout\,
	datad => \b_regis|Mux26~16_combout\,
	combout => \b_regis|Mux26~19_combout\);

-- Location: LCCOMB_X49_Y40_N8
\b_regis|Mux26~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux26~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux26~9_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux26~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux26~9_combout\,
	datad => \b_regis|Mux26~19_combout\,
	combout => \b_regis|Mux26~20_combout\);

-- Location: LCFF_X36_Y39_N1
\b_regis|um_Reg[27][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[27][10]~regout\);

-- Location: LCFF_X36_Y39_N27
\b_regis|um_Reg[19][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[19][10]~regout\);

-- Location: LCCOMB_X36_Y39_N26
\b_regis|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|um_Reg[23][10]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\b_regis|um_Reg[19][10]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[23][10]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[19][10]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux21~7_combout\);

-- Location: LCCOMB_X36_Y39_N0
\b_regis|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux21~7_combout\ & (\b_regis|um_Reg[31][10]~regout\)) # (!\b_regis|Mux21~7_combout\ & ((\b_regis|um_Reg[27][10]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|um_Reg[31][10]~regout\,
	datac => \b_regis|um_Reg[27][10]~regout\,
	datad => \b_regis|Mux21~7_combout\,
	combout => \b_regis|Mux21~8_combout\);

-- Location: LCFF_X40_Y39_N9
\b_regis|um_Reg[30][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][10]~regout\);

-- Location: LCFF_X40_Y39_N3
\b_regis|um_Reg[22][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[22][10]~regout\);

-- Location: LCFF_X39_Y40_N3
\b_regis|um_Reg[18][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][10]~regout\);

-- Location: LCCOMB_X39_Y40_N2
\b_regis|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[26][10]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\b_regis|um_Reg[18][10]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][10]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[18][10]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux21~2_combout\);

-- Location: LCCOMB_X40_Y39_N2
\b_regis|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux21~2_combout\ & (\b_regis|um_Reg[30][10]~regout\)) # (!\b_regis|Mux21~2_combout\ & ((\b_regis|um_Reg[22][10]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[30][10]~regout\,
	datac => \b_regis|um_Reg[22][10]~regout\,
	datad => \b_regis|Mux21~2_combout\,
	combout => \b_regis|Mux21~3_combout\);

-- Location: LCFF_X51_Y42_N23
\b_regis|um_Reg[20][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[20][10]~regout\);

-- Location: LCFF_X48_Y40_N5
\b_regis|um_Reg[28][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[10]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[28][10]~regout\);

-- Location: LCCOMB_X43_Y35_N10
\b_regis|um_Reg[24][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[24][10]~feeder_combout\ = \mux_md_breg|result[10]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[10]~24_combout\,
	combout => \b_regis|um_Reg[24][10]~feeder_combout\);

-- Location: LCFF_X43_Y35_N11
\b_regis|um_Reg[24][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[24][10]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[24][10]~regout\);

-- Location: LCCOMB_X48_Y40_N18
\b_regis|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (\mi|altsyncram_component|auto_generated|q_a\(18))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (\b_regis|um_Reg[24][10]~regout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[16][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[24][10]~regout\,
	datad => \b_regis|um_Reg[16][10]~regout\,
	combout => \b_regis|Mux21~4_combout\);

-- Location: LCCOMB_X48_Y40_N4
\b_regis|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux21~4_combout\ & ((\b_regis|um_Reg[28][10]~regout\))) # (!\b_regis|Mux21~4_combout\ & (\b_regis|um_Reg[20][10]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(17),
	datab => \b_regis|um_Reg[20][10]~regout\,
	datac => \b_regis|um_Reg[28][10]~regout\,
	datad => \b_regis|Mux21~4_combout\,
	combout => \b_regis|Mux21~5_combout\);

-- Location: LCCOMB_X41_Y40_N26
\b_regis|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (\mi|altsyncram_component|auto_generated|q_a\(16))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|Mux21~3_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux21~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|Mux21~3_combout\,
	datad => \b_regis|Mux21~5_combout\,
	combout => \b_regis|Mux21~6_combout\);

-- Location: LCCOMB_X44_Y40_N30
\b_regis|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux21~6_combout\ & ((\b_regis|Mux21~8_combout\))) # (!\b_regis|Mux21~6_combout\ & (\b_regis|Mux21~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux21~1_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux21~8_combout\,
	datad => \b_regis|Mux21~6_combout\,
	combout => \b_regis|Mux21~9_combout\);

-- Location: LCCOMB_X44_Y40_N20
\b_regis|Mux21~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux21~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux21~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux21~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \b_regis|Mux21~19_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(19),
	datad => \b_regis|Mux21~9_combout\,
	combout => \b_regis|Mux21~20_combout\);

-- Location: LCCOMB_X49_Y40_N14
\alu|ShiftLeft0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~28_combout\ = (\b_regis|Mux23~20_combout\) # ((\b_regis|Mux24~20_combout\) # ((\b_regis|Mux21~20_combout\) # (\b_regis|Mux22~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux23~20_combout\,
	datab => \b_regis|Mux24~20_combout\,
	datac => \b_regis|Mux21~20_combout\,
	datad => \b_regis|Mux22~20_combout\,
	combout => \alu|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X49_Y40_N28
\alu|ShiftLeft0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~27_combout\ = (\b_regis|Mux19~20_combout\) # ((\b_regis|Mux18~20_combout\) # ((\b_regis|Mux17~20_combout\) # (\b_regis|Mux20~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux19~20_combout\,
	datab => \b_regis|Mux18~20_combout\,
	datac => \b_regis|Mux17~20_combout\,
	datad => \b_regis|Mux20~20_combout\,
	combout => \alu|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X49_Y40_N6
\alu|ShiftLeft0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~29_combout\ = (\b_regis|Mux25~20_combout\) # ((\b_regis|Mux26~20_combout\) # ((\alu|ShiftLeft0~28_combout\) # (\alu|ShiftLeft0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux25~20_combout\,
	datab => \b_regis|Mux26~20_combout\,
	datac => \alu|ShiftLeft0~28_combout\,
	datad => \alu|ShiftLeft0~27_combout\,
	combout => \alu|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X50_Y36_N16
\alu|Mux31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~16_combout\ = (!\b_regis|Mux27~20_combout\ & (!\alu|ShiftLeft0~29_combout\ & !\alu|ShiftLeft0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datac => \alu|ShiftLeft0~29_combout\,
	datad => \alu|ShiftLeft0~26_combout\,
	combout => \alu|Mux31~16_combout\);

-- Location: LCCOMB_X50_Y36_N6
\alu|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~7_combout\ = (\contr_ula|ctr_ula[3]~2_combout\ & ((\alu|Mux28~6_combout\) # ((\alu|Mux2~0_combout\) # (!\alu|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[3]~2_combout\,
	datab => \alu|Mux28~6_combout\,
	datac => \alu|Mux31~16_combout\,
	datad => \alu|Mux2~0_combout\,
	combout => \alu|Mux28~7_combout\);

-- Location: LCCOMB_X49_Y36_N14
\alu|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~2_combout\ = ((\contr_ula|Mux2~0_combout\ & (!\contr_ula|Mux3~0_combout\ & !\contr_ula|Mux4~1_combout\))) # (!\alu|Mux28~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|Mux2~0_combout\,
	datab => \contr_ula|Mux3~0_combout\,
	datac => \contr_ula|Mux4~1_combout\,
	datad => \alu|Mux28~7_combout\,
	combout => \alu|Mux29~2_combout\);

-- Location: LCCOMB_X54_Y36_N6
\mux_md_breg|result[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_md_breg|result[2]~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(4) & (((\alu|Mux29~2_combout\ & \alu|Mux29~10_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(4) & (\md|altsyncram_component|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \md|altsyncram_component|auto_generated|q_a\(2),
	datab => \mi|altsyncram_component|auto_generated|q_a\(4),
	datac => \alu|Mux29~2_combout\,
	datad => \alu|Mux29~10_combout\,
	combout => \mux_md_breg|result[2]~2_combout\);

-- Location: LCCOMB_X36_Y34_N20
\b_regis|um_Reg[14][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[14][2]~feeder_combout\ = \mux_md_breg|result[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[2]~2_combout\,
	combout => \b_regis|um_Reg[14][2]~feeder_combout\);

-- Location: LCFF_X36_Y34_N21
\b_regis|um_Reg[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[14][2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[14][2]~regout\);

-- Location: LCCOMB_X39_Y32_N12
\b_regis|um_Reg[12][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|um_Reg[12][2]~feeder_combout\ = \mux_md_breg|result[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_md_breg|result[2]~2_combout\,
	combout => \b_regis|um_Reg[12][2]~feeder_combout\);

-- Location: LCFF_X39_Y32_N13
\b_regis|um_Reg[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \b_regis|um_Reg[12][2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \b_regis|Decoder0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[12][2]~regout\);

-- Location: LCCOMB_X36_Y34_N10
\b_regis|Mux29~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16)) # ((\b_regis|um_Reg[13][2]~regout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[12][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[13][2]~regout\,
	datad => \b_regis|um_Reg[12][2]~regout\,
	combout => \b_regis|Mux29~17_combout\);

-- Location: LCCOMB_X36_Y34_N2
\b_regis|Mux29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux29~17_combout\ & (\b_regis|um_Reg[15][2]~regout\)) # (!\b_regis|Mux29~17_combout\ & ((\b_regis|um_Reg[14][2]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[15][2]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(16),
	datac => \b_regis|um_Reg[14][2]~regout\,
	datad => \b_regis|Mux29~17_combout\,
	combout => \b_regis|Mux29~18_combout\);

-- Location: LCCOMB_X38_Y36_N20
\b_regis|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & (((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\b_regis|um_Reg[10][2]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & (\b_regis|um_Reg[8][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[8][2]~regout\,
	datac => \b_regis|um_Reg[10][2]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux29~10_combout\);

-- Location: LCCOMB_X38_Y36_N4
\b_regis|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux29~10_combout\ & (\b_regis|um_Reg[11][2]~regout\)) # (!\b_regis|Mux29~10_combout\ & ((\b_regis|um_Reg[9][2]~regout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[11][2]~regout\,
	datac => \b_regis|Mux29~10_combout\,
	datad => \b_regis|um_Reg[9][2]~regout\,
	combout => \b_regis|Mux29~11_combout\);

-- Location: LCFF_X44_Y34_N21
\b_regis|um_Reg[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[3][2]~regout\);

-- Location: LCCOMB_X41_Y32_N26
\b_regis|Mux29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|um_Reg[3][2]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (\b_regis|um_Reg[1][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(15),
	datab => \b_regis|um_Reg[1][2]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(16),
	datad => \b_regis|um_Reg[3][2]~regout\,
	combout => \b_regis|Mux29~14_combout\);

-- Location: LCCOMB_X51_Y33_N8
\b_regis|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~15_combout\ = (\b_regis|Mux29~14_combout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16) & (!\mi|altsyncram_component|auto_generated|q_a\(15) & \b_regis|um_Reg[2][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[2][2]~regout\,
	datad => \b_regis|Mux29~14_combout\,
	combout => \b_regis|Mux29~15_combout\);

-- Location: LCCOMB_X40_Y33_N2
\b_regis|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|um_Reg[5][2]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(16))))) # (!\mi|altsyncram_component|auto_generated|q_a\(15) & 
-- (((\b_regis|um_Reg[4][2]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[5][2]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|um_Reg[4][2]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(16),
	combout => \b_regis|Mux29~12_combout\);

-- Location: LCCOMB_X44_Y34_N26
\b_regis|Mux29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\b_regis|Mux29~12_combout\ & ((\b_regis|um_Reg[7][2]~regout\))) # (!\b_regis|Mux29~12_combout\ & (\b_regis|um_Reg[6][2]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(16) & (((\b_regis|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \b_regis|um_Reg[6][2]~regout\,
	datac => \b_regis|um_Reg[7][2]~regout\,
	datad => \b_regis|Mux29~12_combout\,
	combout => \b_regis|Mux29~13_combout\);

-- Location: LCCOMB_X51_Y33_N26
\b_regis|Mux29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & (((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & ((\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\b_regis|Mux29~13_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & (\b_regis|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|Mux29~15_combout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux29~13_combout\,
	combout => \b_regis|Mux29~16_combout\);

-- Location: LCCOMB_X51_Y33_N20
\b_regis|Mux29~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux29~16_combout\ & (\b_regis|Mux29~18_combout\)) # (!\b_regis|Mux29~16_combout\ & ((\b_regis|Mux29~11_combout\))))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(18),
	datab => \b_regis|Mux29~18_combout\,
	datac => \b_regis|Mux29~11_combout\,
	datad => \b_regis|Mux29~16_combout\,
	combout => \b_regis|Mux29~19_combout\);

-- Location: LCFF_X44_Y33_N27
\b_regis|um_Reg[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[23][2]~regout\);

-- Location: LCCOMB_X52_Y32_N22
\b_regis|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~7_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|um_Reg[23][2]~regout\) # (\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & 
-- (\b_regis|um_Reg[19][2]~regout\ & ((!\mi|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[19][2]~regout\,
	datab => \b_regis|um_Reg[23][2]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux29~7_combout\);

-- Location: LCCOMB_X52_Y32_N28
\b_regis|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~8_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|Mux29~7_combout\ & ((\b_regis|um_Reg[31][2]~regout\))) # (!\b_regis|Mux29~7_combout\ & (\b_regis|um_Reg[27][2]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(18) & (((\b_regis|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[27][2]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(18),
	datac => \b_regis|um_Reg[31][2]~regout\,
	datad => \b_regis|Mux29~7_combout\,
	combout => \b_regis|Mux29~8_combout\);

-- Location: LCCOMB_X41_Y36_N8
\b_regis|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~4_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & (((\mi|altsyncram_component|auto_generated|q_a\(18))))) # (!\mi|altsyncram_component|auto_generated|q_a\(17) & ((\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\b_regis|um_Reg[24][2]~regout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & (\b_regis|um_Reg[16][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[16][2]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[24][2]~regout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(18),
	combout => \b_regis|Mux29~4_combout\);

-- Location: LCCOMB_X43_Y33_N8
\b_regis|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~5_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux29~4_combout\ & ((\b_regis|um_Reg[28][2]~regout\))) # (!\b_regis|Mux29~4_combout\ & (\b_regis|um_Reg[20][2]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[20][2]~regout\,
	datab => \b_regis|um_Reg[28][2]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(17),
	datad => \b_regis|Mux29~4_combout\,
	combout => \b_regis|Mux29~5_combout\);

-- Location: LCFF_X42_Y35_N25
\b_regis|um_Reg[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[30][2]~regout\);

-- Location: LCFF_X43_Y32_N25
\b_regis|um_Reg[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_md_breg|result[2]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \b_regis|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \b_regis|um_Reg[18][2]~regout\);

-- Location: LCCOMB_X42_Y35_N2
\b_regis|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~2_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(18) & ((\b_regis|um_Reg[26][2]~regout\) # ((\mi|altsyncram_component|auto_generated|q_a\(17))))) # (!\mi|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\b_regis|um_Reg[18][2]~regout\ & !\mi|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[26][2]~regout\,
	datab => \b_regis|um_Reg[18][2]~regout\,
	datac => \mi|altsyncram_component|auto_generated|q_a\(18),
	datad => \mi|altsyncram_component|auto_generated|q_a\(17),
	combout => \b_regis|Mux29~2_combout\);

-- Location: LCCOMB_X42_Y35_N24
\b_regis|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~3_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(17) & ((\b_regis|Mux29~2_combout\ & ((\b_regis|um_Reg[30][2]~regout\))) # (!\b_regis|Mux29~2_combout\ & (\b_regis|um_Reg[22][2]~regout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(17) & (((\b_regis|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|um_Reg[22][2]~regout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(17),
	datac => \b_regis|um_Reg[30][2]~regout\,
	datad => \b_regis|Mux29~2_combout\,
	combout => \b_regis|Mux29~3_combout\);

-- Location: LCCOMB_X51_Y33_N28
\b_regis|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~6_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(16) & ((\mi|altsyncram_component|auto_generated|q_a\(15)) # ((\b_regis|Mux29~3_combout\)))) # (!\mi|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (\b_regis|Mux29~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(16),
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux29~5_combout\,
	datad => \b_regis|Mux29~3_combout\,
	combout => \b_regis|Mux29~6_combout\);

-- Location: LCCOMB_X51_Y33_N6
\b_regis|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~9_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(15) & ((\b_regis|Mux29~6_combout\ & ((\b_regis|Mux29~8_combout\))) # (!\b_regis|Mux29~6_combout\ & (\b_regis|Mux29~1_combout\)))) # 
-- (!\mi|altsyncram_component|auto_generated|q_a\(15) & (((\b_regis|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~1_combout\,
	datab => \mi|altsyncram_component|auto_generated|q_a\(15),
	datac => \b_regis|Mux29~8_combout\,
	datad => \b_regis|Mux29~6_combout\,
	combout => \b_regis|Mux29~9_combout\);

-- Location: LCCOMB_X51_Y33_N18
\b_regis|Mux29~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \b_regis|Mux29~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(19) & ((\b_regis|Mux29~9_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(19) & (\b_regis|Mux29~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(19),
	datac => \b_regis|Mux29~19_combout\,
	datad => \b_regis|Mux29~9_combout\,
	combout => \b_regis|Mux29~20_combout\);

-- Location: LCCOMB_X50_Y39_N8
\alu|ShiftRight0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~39_combout\ = (!\b_regis|Mux30~20_combout\ & ((\b_regis|Mux31~20_combout\ & (\mux_inB_ula|result[1]~32_combout\)) # (!\b_regis|Mux31~20_combout\ & ((\mux_inB_ula|result[0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[1]~32_combout\,
	datab => \mux_inB_ula|result[0]~1_combout\,
	datac => \b_regis|Mux30~20_combout\,
	datad => \b_regis|Mux31~20_combout\,
	combout => \alu|ShiftRight0~39_combout\);

-- Location: LCCOMB_X42_Y38_N10
\alu|ShiftRight0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~40_combout\ = (!\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight0~39_combout\) # ((\b_regis|Mux30~20_combout\ & \alu|ShiftRight1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datac => \alu|ShiftRight1~9_combout\,
	datad => \alu|ShiftRight0~39_combout\,
	combout => \alu|ShiftRight0~40_combout\);

-- Location: LCCOMB_X42_Y38_N28
\alu|ShiftRight0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~43_combout\ = (\b_regis|Mux28~20_combout\ & ((\alu|ShiftRight0~40_combout\) # ((\alu|ShiftRight0~42_combout\ & \b_regis|Mux29~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~42_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datac => \b_regis|Mux28~20_combout\,
	datad => \alu|ShiftRight0~40_combout\,
	combout => \alu|ShiftRight0~43_combout\);

-- Location: LCCOMB_X52_Y38_N20
\alu|ShiftRight0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~44_combout\ = (\b_regis|Mux30~20_combout\ & (((!\b_regis|Mux31~20_combout\ & \mux_inB_ula|result[10]~23_combout\)))) # (!\b_regis|Mux30~20_combout\ & (\mux_inB_ula|result[9]~24_combout\ & (\b_regis|Mux31~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux30~20_combout\,
	datab => \mux_inB_ula|result[9]~24_combout\,
	datac => \b_regis|Mux31~20_combout\,
	datad => \mux_inB_ula|result[10]~23_combout\,
	combout => \alu|ShiftRight0~44_combout\);

-- Location: LCCOMB_X53_Y38_N4
\alu|ShiftRight0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~46_combout\ = (\alu|ShiftRight0~45_combout\) # ((\alu|ShiftRight0~44_combout\) # ((\alu|ShiftLeft0~140_combout\ & \mux_inB_ula|result[11]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~140_combout\,
	datab => \alu|ShiftRight0~45_combout\,
	datac => \mux_inB_ula|result[11]~22_combout\,
	datad => \alu|ShiftRight0~44_combout\,
	combout => \alu|ShiftRight0~46_combout\);

-- Location: LCCOMB_X53_Y38_N2
\alu|ShiftRight0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~49_combout\ = (\b_regis|Mux29~20_combout\ & ((\alu|ShiftRight0~48_combout\) # ((\alu|ShiftRight0~47_combout\)))) # (!\b_regis|Mux29~20_combout\ & (((\alu|ShiftRight0~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux29~20_combout\,
	datab => \alu|ShiftRight0~48_combout\,
	datac => \alu|ShiftRight0~46_combout\,
	datad => \alu|ShiftRight0~47_combout\,
	combout => \alu|ShiftRight0~49_combout\);

-- Location: LCCOMB_X42_Y38_N14
\alu|ShiftRight0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~50_combout\ = (\alu|ShiftRight0~43_combout\) # ((!\b_regis|Mux28~20_combout\ & \alu|ShiftRight0~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight0~43_combout\,
	datac => \b_regis|Mux28~20_combout\,
	datad => \alu|ShiftRight0~49_combout\,
	combout => \alu|ShiftRight0~50_combout\);

-- Location: LCCOMB_X42_Y38_N8
\alu|ShiftRight0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~51_combout\ = (!\alu|ShiftLeft0~31_combout\ & ((\b_regis|Mux27~20_combout\ & ((\alu|ShiftRight0~38_combout\))) # (!\b_regis|Mux27~20_combout\ & (\alu|ShiftRight0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datab => \alu|ShiftRight0~50_combout\,
	datac => \alu|ShiftRight0~38_combout\,
	datad => \alu|ShiftLeft0~31_combout\,
	combout => \alu|ShiftRight0~51_combout\);

-- Location: LCCOMB_X43_Y39_N0
\alu|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~1_cout\ = CARRY((!\b_regis|Mux31~20_combout\ & \mux_inB_ula|result[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux31~20_combout\,
	datab => \mux_inB_ula|result[0]~1_combout\,
	datad => VCC,
	cout => \alu|LessThan0~1_cout\);

-- Location: LCCOMB_X43_Y39_N2
\alu|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~3_cout\ = CARRY((\mux_inB_ula|result[1]~32_combout\ & (\b_regis|Mux30~20_combout\ & !\alu|LessThan0~1_cout\)) # (!\mux_inB_ula|result[1]~32_combout\ & ((\b_regis|Mux30~20_combout\) # (!\alu|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[1]~32_combout\,
	datab => \b_regis|Mux30~20_combout\,
	datad => VCC,
	cin => \alu|LessThan0~1_cout\,
	cout => \alu|LessThan0~3_cout\);

-- Location: LCCOMB_X43_Y39_N4
\alu|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~5_cout\ = CARRY((\mux_inB_ula|result[2]~31_combout\ & ((!\alu|LessThan0~3_cout\) # (!\b_regis|Mux29~20_combout\))) # (!\mux_inB_ula|result[2]~31_combout\ & (!\b_regis|Mux29~20_combout\ & !\alu|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[2]~31_combout\,
	datab => \b_regis|Mux29~20_combout\,
	datad => VCC,
	cin => \alu|LessThan0~3_cout\,
	cout => \alu|LessThan0~5_cout\);

-- Location: LCCOMB_X43_Y39_N6
\alu|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~7_cout\ = CARRY((\mux_inB_ula|result[3]~30_combout\ & (!\b_regis|Mux28~20_combout\ & !\alu|LessThan0~5_cout\)) # (!\mux_inB_ula|result[3]~30_combout\ & ((!\alu|LessThan0~5_cout\) # (!\b_regis|Mux28~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[3]~30_combout\,
	datab => \b_regis|Mux28~20_combout\,
	datad => VCC,
	cin => \alu|LessThan0~5_cout\,
	cout => \alu|LessThan0~7_cout\);

-- Location: LCCOMB_X43_Y39_N8
\alu|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~9_cout\ = CARRY((\b_regis|Mux27~20_combout\ & (\mux_inB_ula|result[4]~29_combout\ & !\alu|LessThan0~7_cout\)) # (!\b_regis|Mux27~20_combout\ & ((\mux_inB_ula|result[4]~29_combout\) # (!\alu|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux27~20_combout\,
	datab => \mux_inB_ula|result[4]~29_combout\,
	datad => VCC,
	cin => \alu|LessThan0~7_cout\,
	cout => \alu|LessThan0~9_cout\);

-- Location: LCCOMB_X43_Y39_N10
\alu|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~11_cout\ = CARRY((\mux_inB_ula|result[5]~28_combout\ & (\b_regis|Mux26~20_combout\ & !\alu|LessThan0~9_cout\)) # (!\mux_inB_ula|result[5]~28_combout\ & ((\b_regis|Mux26~20_combout\) # (!\alu|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[5]~28_combout\,
	datab => \b_regis|Mux26~20_combout\,
	datad => VCC,
	cin => \alu|LessThan0~9_cout\,
	cout => \alu|LessThan0~11_cout\);

-- Location: LCCOMB_X43_Y39_N12
\alu|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~13_cout\ = CARRY((\b_regis|Mux25~20_combout\ & (\mux_inB_ula|result[6]~27_combout\ & !\alu|LessThan0~11_cout\)) # (!\b_regis|Mux25~20_combout\ & ((\mux_inB_ula|result[6]~27_combout\) # (!\alu|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux25~20_combout\,
	datab => \mux_inB_ula|result[6]~27_combout\,
	datad => VCC,
	cin => \alu|LessThan0~11_cout\,
	cout => \alu|LessThan0~13_cout\);

-- Location: LCCOMB_X43_Y39_N14
\alu|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~15_cout\ = CARRY((\b_regis|Mux24~20_combout\ & ((!\alu|LessThan0~13_cout\) # (!\mux_inB_ula|result[7]~26_combout\))) # (!\b_regis|Mux24~20_combout\ & (!\mux_inB_ula|result[7]~26_combout\ & !\alu|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux24~20_combout\,
	datab => \mux_inB_ula|result[7]~26_combout\,
	datad => VCC,
	cin => \alu|LessThan0~13_cout\,
	cout => \alu|LessThan0~15_cout\);

-- Location: LCCOMB_X43_Y39_N16
\alu|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~17_cout\ = CARRY((\b_regis|Mux23~20_combout\ & (\mux_inB_ula|result[8]~25_combout\ & !\alu|LessThan0~15_cout\)) # (!\b_regis|Mux23~20_combout\ & ((\mux_inB_ula|result[8]~25_combout\) # (!\alu|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux23~20_combout\,
	datab => \mux_inB_ula|result[8]~25_combout\,
	datad => VCC,
	cin => \alu|LessThan0~15_cout\,
	cout => \alu|LessThan0~17_cout\);

-- Location: LCCOMB_X43_Y39_N18
\alu|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~19_cout\ = CARRY((\b_regis|Mux22~20_combout\ & ((!\alu|LessThan0~17_cout\) # (!\mux_inB_ula|result[9]~24_combout\))) # (!\b_regis|Mux22~20_combout\ & (!\mux_inB_ula|result[9]~24_combout\ & !\alu|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux22~20_combout\,
	datab => \mux_inB_ula|result[9]~24_combout\,
	datad => VCC,
	cin => \alu|LessThan0~17_cout\,
	cout => \alu|LessThan0~19_cout\);

-- Location: LCCOMB_X43_Y39_N20
\alu|LessThan0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~21_cout\ = CARRY((\mux_inB_ula|result[10]~23_combout\ & ((!\alu|LessThan0~19_cout\) # (!\b_regis|Mux21~20_combout\))) # (!\mux_inB_ula|result[10]~23_combout\ & (!\b_regis|Mux21~20_combout\ & !\alu|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[10]~23_combout\,
	datab => \b_regis|Mux21~20_combout\,
	datad => VCC,
	cin => \alu|LessThan0~19_cout\,
	cout => \alu|LessThan0~21_cout\);

-- Location: LCCOMB_X43_Y39_N22
\alu|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~23_cout\ = CARRY((\b_regis|Mux20~20_combout\ & ((!\alu|LessThan0~21_cout\) # (!\mux_inB_ula|result[11]~22_combout\))) # (!\b_regis|Mux20~20_combout\ & (!\mux_inB_ula|result[11]~22_combout\ & !\alu|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux20~20_combout\,
	datab => \mux_inB_ula|result[11]~22_combout\,
	datad => VCC,
	cin => \alu|LessThan0~21_cout\,
	cout => \alu|LessThan0~23_cout\);

-- Location: LCCOMB_X43_Y39_N24
\alu|LessThan0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~25_cout\ = CARRY((\b_regis|Mux19~20_combout\ & (\mux_inB_ula|result[12]~21_combout\ & !\alu|LessThan0~23_cout\)) # (!\b_regis|Mux19~20_combout\ & ((\mux_inB_ula|result[12]~21_combout\) # (!\alu|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux19~20_combout\,
	datab => \mux_inB_ula|result[12]~21_combout\,
	datad => VCC,
	cin => \alu|LessThan0~23_cout\,
	cout => \alu|LessThan0~25_cout\);

-- Location: LCCOMB_X43_Y39_N26
\alu|LessThan0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~27_cout\ = CARRY((\mux_inB_ula|result[13]~20_combout\ & (\b_regis|Mux18~20_combout\ & !\alu|LessThan0~25_cout\)) # (!\mux_inB_ula|result[13]~20_combout\ & ((\b_regis|Mux18~20_combout\) # (!\alu|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[13]~20_combout\,
	datab => \b_regis|Mux18~20_combout\,
	datad => VCC,
	cin => \alu|LessThan0~25_cout\,
	cout => \alu|LessThan0~27_cout\);

-- Location: LCCOMB_X43_Y39_N28
\alu|LessThan0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~29_cout\ = CARRY((\mux_inB_ula|result[14]~19_combout\ & ((!\alu|LessThan0~27_cout\) # (!\b_regis|Mux17~20_combout\))) # (!\mux_inB_ula|result[14]~19_combout\ & (!\b_regis|Mux17~20_combout\ & !\alu|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[14]~19_combout\,
	datab => \b_regis|Mux17~20_combout\,
	datad => VCC,
	cin => \alu|LessThan0~27_cout\,
	cout => \alu|LessThan0~29_cout\);

-- Location: LCCOMB_X43_Y39_N30
\alu|LessThan0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~31_cout\ = CARRY((\mux_inB_ula|result[15]~18_combout\ & (\b_regis|Mux16~20_combout\ & !\alu|LessThan0~29_cout\)) # (!\mux_inB_ula|result[15]~18_combout\ & ((\b_regis|Mux16~20_combout\) # (!\alu|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[15]~18_combout\,
	datab => \b_regis|Mux16~20_combout\,
	datad => VCC,
	cin => \alu|LessThan0~29_cout\,
	cout => \alu|LessThan0~31_cout\);

-- Location: LCCOMB_X43_Y38_N0
\alu|LessThan0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~33_cout\ = CARRY((\b_regis|Mux15~20_combout\ & (\mux_inB_ula|result[16]~17_combout\ & !\alu|LessThan0~31_cout\)) # (!\b_regis|Mux15~20_combout\ & ((\mux_inB_ula|result[16]~17_combout\) # (!\alu|LessThan0~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux15~20_combout\,
	datab => \mux_inB_ula|result[16]~17_combout\,
	datad => VCC,
	cin => \alu|LessThan0~31_cout\,
	cout => \alu|LessThan0~33_cout\);

-- Location: LCCOMB_X43_Y38_N2
\alu|LessThan0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~35_cout\ = CARRY((\mux_inB_ula|result[17]~16_combout\ & (\b_regis|Mux14~20_combout\ & !\alu|LessThan0~33_cout\)) # (!\mux_inB_ula|result[17]~16_combout\ & ((\b_regis|Mux14~20_combout\) # (!\alu|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[17]~16_combout\,
	datab => \b_regis|Mux14~20_combout\,
	datad => VCC,
	cin => \alu|LessThan0~33_cout\,
	cout => \alu|LessThan0~35_cout\);

-- Location: LCCOMB_X43_Y38_N4
\alu|LessThan0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~37_cout\ = CARRY((\b_regis|Mux13~20_combout\ & (\mux_inB_ula|result[18]~15_combout\ & !\alu|LessThan0~35_cout\)) # (!\b_regis|Mux13~20_combout\ & ((\mux_inB_ula|result[18]~15_combout\) # (!\alu|LessThan0~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux13~20_combout\,
	datab => \mux_inB_ula|result[18]~15_combout\,
	datad => VCC,
	cin => \alu|LessThan0~35_cout\,
	cout => \alu|LessThan0~37_cout\);

-- Location: LCCOMB_X43_Y38_N6
\alu|LessThan0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~39_cout\ = CARRY((\mux_inB_ula|result[19]~14_combout\ & (\b_regis|Mux12~20_combout\ & !\alu|LessThan0~37_cout\)) # (!\mux_inB_ula|result[19]~14_combout\ & ((\b_regis|Mux12~20_combout\) # (!\alu|LessThan0~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[19]~14_combout\,
	datab => \b_regis|Mux12~20_combout\,
	datad => VCC,
	cin => \alu|LessThan0~37_cout\,
	cout => \alu|LessThan0~39_cout\);

-- Location: LCCOMB_X43_Y38_N8
\alu|LessThan0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~41_cout\ = CARRY((\mux_inB_ula|result[20]~13_combout\ & ((!\alu|LessThan0~39_cout\) # (!\b_regis|Mux11~20_combout\))) # (!\mux_inB_ula|result[20]~13_combout\ & (!\b_regis|Mux11~20_combout\ & !\alu|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[20]~13_combout\,
	datab => \b_regis|Mux11~20_combout\,
	datad => VCC,
	cin => \alu|LessThan0~39_cout\,
	cout => \alu|LessThan0~41_cout\);

-- Location: LCCOMB_X43_Y38_N10
\alu|LessThan0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~43_cout\ = CARRY((\b_regis|Mux10~20_combout\ & ((!\alu|LessThan0~41_cout\) # (!\mux_inB_ula|result[21]~12_combout\))) # (!\b_regis|Mux10~20_combout\ & (!\mux_inB_ula|result[21]~12_combout\ & !\alu|LessThan0~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux10~20_combout\,
	datab => \mux_inB_ula|result[21]~12_combout\,
	datad => VCC,
	cin => \alu|LessThan0~41_cout\,
	cout => \alu|LessThan0~43_cout\);

-- Location: LCCOMB_X43_Y38_N12
\alu|LessThan0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~45_cout\ = CARRY((\mux_inB_ula|result[22]~11_combout\ & ((!\alu|LessThan0~43_cout\) # (!\b_regis|Mux9~20_combout\))) # (!\mux_inB_ula|result[22]~11_combout\ & (!\b_regis|Mux9~20_combout\ & !\alu|LessThan0~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[22]~11_combout\,
	datab => \b_regis|Mux9~20_combout\,
	datad => VCC,
	cin => \alu|LessThan0~43_cout\,
	cout => \alu|LessThan0~45_cout\);

-- Location: LCCOMB_X43_Y38_N14
\alu|LessThan0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~47_cout\ = CARRY((\mux_inB_ula|result[23]~10_combout\ & (\b_regis|Mux8~20_combout\ & !\alu|LessThan0~45_cout\)) # (!\mux_inB_ula|result[23]~10_combout\ & ((\b_regis|Mux8~20_combout\) # (!\alu|LessThan0~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[23]~10_combout\,
	datab => \b_regis|Mux8~20_combout\,
	datad => VCC,
	cin => \alu|LessThan0~45_cout\,
	cout => \alu|LessThan0~47_cout\);

-- Location: LCCOMB_X43_Y38_N16
\alu|LessThan0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~49_cout\ = CARRY((\b_regis|Mux7~20_combout\ & (\mux_inB_ula|result[24]~9_combout\ & !\alu|LessThan0~47_cout\)) # (!\b_regis|Mux7~20_combout\ & ((\mux_inB_ula|result[24]~9_combout\) # (!\alu|LessThan0~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux7~20_combout\,
	datab => \mux_inB_ula|result[24]~9_combout\,
	datad => VCC,
	cin => \alu|LessThan0~47_cout\,
	cout => \alu|LessThan0~49_cout\);

-- Location: LCCOMB_X43_Y38_N18
\alu|LessThan0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~51_cout\ = CARRY((\b_regis|Mux6~20_combout\ & ((!\alu|LessThan0~49_cout\) # (!\mux_inB_ula|result[25]~8_combout\))) # (!\b_regis|Mux6~20_combout\ & (!\mux_inB_ula|result[25]~8_combout\ & !\alu|LessThan0~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux6~20_combout\,
	datab => \mux_inB_ula|result[25]~8_combout\,
	datad => VCC,
	cin => \alu|LessThan0~49_cout\,
	cout => \alu|LessThan0~51_cout\);

-- Location: LCCOMB_X43_Y38_N20
\alu|LessThan0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~53_cout\ = CARRY((\b_regis|Mux5~20_combout\ & (\mux_inB_ula|result[26]~7_combout\ & !\alu|LessThan0~51_cout\)) # (!\b_regis|Mux5~20_combout\ & ((\mux_inB_ula|result[26]~7_combout\) # (!\alu|LessThan0~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux5~20_combout\,
	datab => \mux_inB_ula|result[26]~7_combout\,
	datad => VCC,
	cin => \alu|LessThan0~51_cout\,
	cout => \alu|LessThan0~53_cout\);

-- Location: LCCOMB_X43_Y38_N22
\alu|LessThan0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~55_cout\ = CARRY((\mux_inB_ula|result[27]~6_combout\ & (\b_regis|Mux4~20_combout\ & !\alu|LessThan0~53_cout\)) # (!\mux_inB_ula|result[27]~6_combout\ & ((\b_regis|Mux4~20_combout\) # (!\alu|LessThan0~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[27]~6_combout\,
	datab => \b_regis|Mux4~20_combout\,
	datad => VCC,
	cin => \alu|LessThan0~53_cout\,
	cout => \alu|LessThan0~55_cout\);

-- Location: LCCOMB_X43_Y38_N24
\alu|LessThan0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~57_cout\ = CARRY((\b_regis|Mux3~20_combout\ & (\mux_inB_ula|result[28]~5_combout\ & !\alu|LessThan0~55_cout\)) # (!\b_regis|Mux3~20_combout\ & ((\mux_inB_ula|result[28]~5_combout\) # (!\alu|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux3~20_combout\,
	datab => \mux_inB_ula|result[28]~5_combout\,
	datad => VCC,
	cin => \alu|LessThan0~55_cout\,
	cout => \alu|LessThan0~57_cout\);

-- Location: LCCOMB_X43_Y38_N26
\alu|LessThan0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~59_cout\ = CARRY((\mux_inB_ula|result[29]~4_combout\ & (\b_regis|Mux2~20_combout\ & !\alu|LessThan0~57_cout\)) # (!\mux_inB_ula|result[29]~4_combout\ & ((\b_regis|Mux2~20_combout\) # (!\alu|LessThan0~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_inB_ula|result[29]~4_combout\,
	datab => \b_regis|Mux2~20_combout\,
	datad => VCC,
	cin => \alu|LessThan0~57_cout\,
	cout => \alu|LessThan0~59_cout\);

-- Location: LCCOMB_X43_Y38_N28
\alu|LessThan0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~61_cout\ = CARRY((\b_regis|Mux1~20_combout\ & (\mux_inB_ula|result[30]~3_combout\ & !\alu|LessThan0~59_cout\)) # (!\b_regis|Mux1~20_combout\ & ((\mux_inB_ula|result[30]~3_combout\) # (!\alu|LessThan0~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \b_regis|Mux1~20_combout\,
	datab => \mux_inB_ula|result[30]~3_combout\,
	datad => VCC,
	cin => \alu|LessThan0~59_cout\,
	cout => \alu|LessThan0~61_cout\);

-- Location: LCCOMB_X43_Y38_N30
\alu|LessThan0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|LessThan0~62_combout\ = (\mux_inB_ula|result[31]~2_combout\ & ((\alu|LessThan0~61_cout\) # (!\b_regis|Mux0~20_combout\))) # (!\mux_inB_ula|result[31]~2_combout\ & (\alu|LessThan0~61_cout\ & !\b_regis|Mux0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux_inB_ula|result[31]~2_combout\,
	datad => \b_regis|Mux0~20_combout\,
	cin => \alu|LessThan0~61_cout\,
	combout => \alu|LessThan0~62_combout\);

-- Location: LCCOMB_X42_Y38_N18
\alu|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~13_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & ((\alu|LessThan0~62_combout\))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (\alu|ShiftRight1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \alu|ShiftRight1~11_combout\,
	datad => \alu|LessThan0~62_combout\,
	combout => \alu|Mux31~13_combout\);

-- Location: LCCOMB_X42_Y38_N4
\alu|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~14_combout\ = (\alu|Mux31~12_combout\ & ((\alu|Mux31~13_combout\) # ((\alu|ShiftRight0~51_combout\ & !\contr_ula|ctr_ula[0]~1_combout\)))) # (!\alu|Mux31~12_combout\ & (!\alu|ShiftRight0~51_combout\ & (\contr_ula|ctr_ula[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~12_combout\,
	datab => \alu|ShiftRight0~51_combout\,
	datac => \contr_ula|ctr_ula[0]~1_combout\,
	datad => \alu|Mux31~13_combout\,
	combout => \alu|Mux31~14_combout\);

-- Location: LCCOMB_X50_Y39_N24
\alu|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~6_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & ((\mux_inB_ula|result[0]~1_combout\) # ((\b_regis|Mux31~20_combout\) # (!\contr_ula|ctr_ula[1]~0_combout\)))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (\mux_inB_ula|result[0]~1_combout\ & 
-- (\contr_ula|ctr_ula[1]~0_combout\ & \b_regis|Mux31~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|ctr_ula[0]~1_combout\,
	datab => \mux_inB_ula|result[0]~1_combout\,
	datac => \contr_ula|ctr_ula[1]~0_combout\,
	datad => \b_regis|Mux31~20_combout\,
	combout => \alu|Mux31~6_combout\);

-- Location: LCCOMB_X50_Y39_N2
\alu|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~7_combout\ = (\contr_ula|Mux4~1_combout\ & (!\contr_ula|ctr_ula[1]~0_combout\)) # (!\contr_ula|Mux4~1_combout\ & ((\alu|Mux31~6_combout\) # ((!\contr_ula|ctr_ula[1]~0_combout\ & \alu|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|Mux4~1_combout\,
	datab => \contr_ula|ctr_ula[1]~0_combout\,
	datac => \alu|Mux31~6_combout\,
	datad => \alu|Add1~0_combout\,
	combout => \alu|Mux31~7_combout\);

-- Location: LCCOMB_X50_Y32_N18
\alu|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~9_combout\ = (\alu|ShiftLeft0~30_combout\ & ((\alu|Mux31~8_combout\) # ((!\contr_ula|ctr_ula[0]~1_combout\ & \alu|Add1~0_combout\)))) # (!\alu|ShiftLeft0~30_combout\ & (!\contr_ula|ctr_ula[0]~1_combout\ & (\alu|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~30_combout\,
	datab => \contr_ula|ctr_ula[0]~1_combout\,
	datac => \alu|Add1~0_combout\,
	datad => \alu|Mux31~8_combout\,
	combout => \alu|Mux31~9_combout\);

-- Location: LCCOMB_X42_Y38_N22
\alu|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~10_combout\ = (\contr_ula|ctr_ula[0]~1_combout\ & ((\alu|tmp[31]~62_combout\))) # (!\contr_ula|ctr_ula[0]~1_combout\ & (\alu|tmp[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|tmp[0]~0_combout\,
	datac => \contr_ula|ctr_ula[0]~1_combout\,
	datad => \alu|tmp[31]~62_combout\,
	combout => \alu|Mux31~10_combout\);

-- Location: LCCOMB_X42_Y38_N0
\alu|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~11_combout\ = (\contr_ula|Mux4~1_combout\ & ((\alu|Mux31~7_combout\ & ((\alu|Mux31~10_combout\))) # (!\alu|Mux31~7_combout\ & (\alu|Mux31~9_combout\)))) # (!\contr_ula|Mux4~1_combout\ & (\alu|Mux31~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|Mux4~1_combout\,
	datab => \alu|Mux31~7_combout\,
	datac => \alu|Mux31~9_combout\,
	datad => \alu|Mux31~10_combout\,
	combout => \alu|Mux31~11_combout\);

-- Location: LCCOMB_X42_Y38_N26
\alu|Mux31~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~15_combout\ = (\alu|Mux31~14_combout\ & (\alu|Mux31~12_combout\ & ((\contr_ula|ctr_ula[3]~2_combout\) # (\alu|Mux31~11_combout\)))) # (!\alu|Mux31~14_combout\ & (((!\contr_ula|ctr_ula[3]~2_combout\ & \alu|Mux31~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~12_combout\,
	datab => \alu|Mux31~14_combout\,
	datac => \contr_ula|ctr_ula[3]~2_combout\,
	datad => \alu|Mux31~11_combout\,
	combout => \alu|Mux31~15_combout\);

-- Location: LCCOMB_X36_Y33_N4
\alu|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~4_combout\ = ((\contr_ula|Mux2~0_combout\ & (!\contr_ula|Mux4~1_combout\ & !\contr_ula|Mux3~0_combout\))) # (!\contr_ula|ctr_ula[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \contr_ula|Mux2~0_combout\,
	datab => \contr_ula|Mux4~1_combout\,
	datac => \contr_ula|Mux3~0_combout\,
	datad => \contr_ula|ctr_ula[3]~2_combout\,
	combout => \alu|Mux2~4_combout\);

-- Location: LCCOMB_X43_Y33_N18
\alu|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~8_combout\ = (\alu|Mux3~7_combout\ & \alu|Mux2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux3~7_combout\,
	datad => \alu|Mux2~4_combout\,
	combout => \alu|Mux3~8_combout\);

-- Location: LCCOMB_X43_Y33_N4
\alu|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~13_combout\ = (\alu|Mux2~12_combout\ & \alu|Mux2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux2~12_combout\,
	datad => \alu|Mux2~4_combout\,
	combout => \alu|Mux2~13_combout\);

-- Location: LCCOMB_X49_Y38_N30
\ctrl|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctrl|Mux3~0_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(5) & (!\mi|altsyncram_component|auto_generated|q_a\(6) & !\mi|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(5),
	datab => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \mi|altsyncram_component|auto_generated|q_a\(4),
	combout => \ctrl|Mux3~0_combout\);

-- Location: LCCOMB_X36_Y36_N18
\sum_pc_4|result[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[10]~16_combout\ = (\PC_P|address_out\(10) & (\sum_pc_4|result[9]~15\ $ (GND))) # (!\PC_P|address_out\(10) & (!\sum_pc_4|result[9]~15\ & VCC))
-- \sum_pc_4|result[10]~17\ = CARRY((\PC_P|address_out\(10) & !\sum_pc_4|result[9]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(10),
	datad => VCC,
	cin => \sum_pc_4|result[9]~15\,
	combout => \sum_pc_4|result[10]~16_combout\,
	cout => \sum_pc_4|result[10]~17\);

-- Location: LCFF_X35_Y36_N15
\PC_P|address_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sum_imm_pc|Add0~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(10));

-- Location: LCCOMB_X35_Y36_N20
\sum_imm_pc|result[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[10]~20_combout\ = ((\imm|Mux21~7_combout\ $ (\PC_P|address_out\(10) $ (!\sum_imm_pc|result[9]~19\)))) # (GND)
-- \sum_imm_pc|result[10]~21\ = CARRY((\imm|Mux21~7_combout\ & ((\PC_P|address_out\(10)) # (!\sum_imm_pc|result[9]~19\))) # (!\imm|Mux21~7_combout\ & (\PC_P|address_out\(10) & !\sum_imm_pc|result[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux21~7_combout\,
	datab => \PC_P|address_out\(10),
	datad => VCC,
	cin => \sum_imm_pc|result[9]~19\,
	combout => \sum_imm_pc|result[10]~20_combout\,
	cout => \sum_imm_pc|result[10]~21\);

-- Location: LCCOMB_X34_Y36_N30
\sum_imm_pc|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~10_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_imm_pc|result[10]~20_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_pc_4|result[10]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_pc_4|result[10]~16_combout\,
	datad => \sum_imm_pc|result[10]~20_combout\,
	combout => \sum_imm_pc|Add0~10_combout\);

-- Location: LCCOMB_X35_Y36_N22
\sum_imm_pc|result[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[11]~22_combout\ = (\PC_P|address_out\(11) & ((\imm|Mux20~2_combout\ & (\sum_imm_pc|result[10]~21\ & VCC)) # (!\imm|Mux20~2_combout\ & (!\sum_imm_pc|result[10]~21\)))) # (!\PC_P|address_out\(11) & ((\imm|Mux20~2_combout\ & 
-- (!\sum_imm_pc|result[10]~21\)) # (!\imm|Mux20~2_combout\ & ((\sum_imm_pc|result[10]~21\) # (GND)))))
-- \sum_imm_pc|result[11]~23\ = CARRY((\PC_P|address_out\(11) & (!\imm|Mux20~2_combout\ & !\sum_imm_pc|result[10]~21\)) # (!\PC_P|address_out\(11) & ((!\sum_imm_pc|result[10]~21\) # (!\imm|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(11),
	datab => \imm|Mux20~2_combout\,
	datad => VCC,
	cin => \sum_imm_pc|result[10]~21\,
	combout => \sum_imm_pc|result[11]~22_combout\,
	cout => \sum_imm_pc|result[11]~23\);

-- Location: LCCOMB_X36_Y36_N20
\sum_pc_4|result[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[11]~18_combout\ = (\PC_P|address_out\(11) & (!\sum_pc_4|result[10]~17\)) # (!\PC_P|address_out\(11) & ((\sum_pc_4|result[10]~17\) # (GND)))
-- \sum_pc_4|result[11]~19\ = CARRY((!\sum_pc_4|result[10]~17\) # (!\PC_P|address_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(11),
	datad => VCC,
	cin => \sum_pc_4|result[10]~17\,
	combout => \sum_pc_4|result[11]~18_combout\,
	cout => \sum_pc_4|result[11]~19\);

-- Location: LCCOMB_X34_Y36_N24
\sum_imm_pc|Add0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~11_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_imm_pc|result[11]~22_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_pc_4|result[11]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_imm_pc|result[11]~22_combout\,
	datad => \sum_pc_4|result[11]~18_combout\,
	combout => \sum_imm_pc|Add0~11_combout\);

-- Location: LCCOMB_X35_Y36_N24
\sum_imm_pc|result[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[12]~24_combout\ = ((\PC_P|address_out\(12) $ (\imm|Mux19~4_combout\ $ (!\sum_imm_pc|result[11]~23\)))) # (GND)
-- \sum_imm_pc|result[12]~25\ = CARRY((\PC_P|address_out\(12) & ((\imm|Mux19~4_combout\) # (!\sum_imm_pc|result[11]~23\))) # (!\PC_P|address_out\(12) & (\imm|Mux19~4_combout\ & !\sum_imm_pc|result[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(12),
	datab => \imm|Mux19~4_combout\,
	datad => VCC,
	cin => \sum_imm_pc|result[11]~23\,
	combout => \sum_imm_pc|result[12]~24_combout\,
	cout => \sum_imm_pc|result[12]~25\);

-- Location: LCFF_X35_Y36_N17
\PC_P|address_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sum_imm_pc|Add0~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(12));

-- Location: LCCOMB_X36_Y36_N22
\sum_pc_4|result[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[12]~20_combout\ = (\PC_P|address_out\(12) & (\sum_pc_4|result[11]~19\ $ (GND))) # (!\PC_P|address_out\(12) & (!\sum_pc_4|result[11]~19\ & VCC))
-- \sum_pc_4|result[12]~21\ = CARRY((\PC_P|address_out\(12) & !\sum_pc_4|result[11]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_P|address_out\(12),
	datad => VCC,
	cin => \sum_pc_4|result[11]~19\,
	combout => \sum_pc_4|result[12]~20_combout\,
	cout => \sum_pc_4|result[12]~21\);

-- Location: LCCOMB_X34_Y36_N10
\sum_imm_pc|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~12_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_imm_pc|result[12]~24_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_pc_4|result[12]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datab => \sum_imm_pc|result[12]~24_combout\,
	datac => \sum_pc_4|result[12]~20_combout\,
	combout => \sum_imm_pc|Add0~12_combout\);

-- Location: LCFF_X35_Y36_N31
\PC_P|address_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sum_imm_pc|Add0~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(13));

-- Location: LCCOMB_X35_Y36_N26
\sum_imm_pc|result[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[13]~26_combout\ = (\imm|Mux18~1_combout\ & ((\PC_P|address_out\(13) & (\sum_imm_pc|result[12]~25\ & VCC)) # (!\PC_P|address_out\(13) & (!\sum_imm_pc|result[12]~25\)))) # (!\imm|Mux18~1_combout\ & ((\PC_P|address_out\(13) & 
-- (!\sum_imm_pc|result[12]~25\)) # (!\PC_P|address_out\(13) & ((\sum_imm_pc|result[12]~25\) # (GND)))))
-- \sum_imm_pc|result[13]~27\ = CARRY((\imm|Mux18~1_combout\ & (!\PC_P|address_out\(13) & !\sum_imm_pc|result[12]~25\)) # (!\imm|Mux18~1_combout\ & ((!\sum_imm_pc|result[12]~25\) # (!\PC_P|address_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux18~1_combout\,
	datab => \PC_P|address_out\(13),
	datad => VCC,
	cin => \sum_imm_pc|result[12]~25\,
	combout => \sum_imm_pc|result[13]~26_combout\,
	cout => \sum_imm_pc|result[13]~27\);

-- Location: LCCOMB_X36_Y36_N24
\sum_pc_4|result[13]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[13]~22_combout\ = (\PC_P|address_out\(13) & (!\sum_pc_4|result[12]~21\)) # (!\PC_P|address_out\(13) & ((\sum_pc_4|result[12]~21\) # (GND)))
-- \sum_pc_4|result[13]~23\ = CARRY((!\sum_pc_4|result[12]~21\) # (!\PC_P|address_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(13),
	datad => VCC,
	cin => \sum_pc_4|result[12]~21\,
	combout => \sum_pc_4|result[13]~22_combout\,
	cout => \sum_pc_4|result[13]~23\);

-- Location: LCCOMB_X34_Y36_N4
\sum_imm_pc|Add0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~13_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_imm_pc|result[13]~26_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_pc_4|result[13]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_imm_pc|result[13]~26_combout\,
	datad => \sum_pc_4|result[13]~22_combout\,
	combout => \sum_imm_pc|Add0~13_combout\);

-- Location: LCCOMB_X36_Y36_N26
\sum_pc_4|result[14]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[14]~24_combout\ = (\PC_P|address_out\(14) & (\sum_pc_4|result[13]~23\ $ (GND))) # (!\PC_P|address_out\(14) & (!\sum_pc_4|result[13]~23\ & VCC))
-- \sum_pc_4|result[14]~25\ = CARRY((\PC_P|address_out\(14) & !\sum_pc_4|result[13]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(14),
	datad => VCC,
	cin => \sum_pc_4|result[13]~23\,
	combout => \sum_pc_4|result[14]~24_combout\,
	cout => \sum_pc_4|result[14]~25\);

-- Location: LCFF_X35_Y36_N1
\PC_P|address_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sum_imm_pc|Add0~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(14));

-- Location: LCCOMB_X35_Y36_N28
\sum_imm_pc|result[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[14]~28_combout\ = ((\imm|Mux17~1_combout\ $ (\PC_P|address_out\(14) $ (!\sum_imm_pc|result[13]~27\)))) # (GND)
-- \sum_imm_pc|result[14]~29\ = CARRY((\imm|Mux17~1_combout\ & ((\PC_P|address_out\(14)) # (!\sum_imm_pc|result[13]~27\))) # (!\imm|Mux17~1_combout\ & (\PC_P|address_out\(14) & !\sum_imm_pc|result[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux17~1_combout\,
	datab => \PC_P|address_out\(14),
	datad => VCC,
	cin => \sum_imm_pc|result[13]~27\,
	combout => \sum_imm_pc|result[14]~28_combout\,
	cout => \sum_imm_pc|result[14]~29\);

-- Location: LCCOMB_X34_Y36_N6
\sum_imm_pc|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~14_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_imm_pc|result[14]~28_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_pc_4|result[14]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_pc_4|result[14]~24_combout\,
	datad => \sum_imm_pc|result[14]~28_combout\,
	combout => \sum_imm_pc|Add0~14_combout\);

-- Location: LCFF_X35_Y36_N23
\PC_P|address_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sum_imm_pc|Add0~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(15));

-- Location: LCCOMB_X36_Y36_N28
\sum_pc_4|result[15]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[15]~26_combout\ = (\PC_P|address_out\(15) & (!\sum_pc_4|result[14]~25\)) # (!\PC_P|address_out\(15) & ((\sum_pc_4|result[14]~25\) # (GND)))
-- \sum_pc_4|result[15]~27\ = CARRY((!\sum_pc_4|result[14]~25\) # (!\PC_P|address_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_P|address_out\(15),
	datad => VCC,
	cin => \sum_pc_4|result[14]~25\,
	combout => \sum_pc_4|result[15]~26_combout\,
	cout => \sum_pc_4|result[15]~27\);

-- Location: LCCOMB_X35_Y36_N30
\sum_imm_pc|result[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[15]~30_combout\ = (\imm|Mux16~1_combout\ & ((\PC_P|address_out\(15) & (\sum_imm_pc|result[14]~29\ & VCC)) # (!\PC_P|address_out\(15) & (!\sum_imm_pc|result[14]~29\)))) # (!\imm|Mux16~1_combout\ & ((\PC_P|address_out\(15) & 
-- (!\sum_imm_pc|result[14]~29\)) # (!\PC_P|address_out\(15) & ((\sum_imm_pc|result[14]~29\) # (GND)))))
-- \sum_imm_pc|result[15]~31\ = CARRY((\imm|Mux16~1_combout\ & (!\PC_P|address_out\(15) & !\sum_imm_pc|result[14]~29\)) # (!\imm|Mux16~1_combout\ & ((!\sum_imm_pc|result[14]~29\) # (!\PC_P|address_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux16~1_combout\,
	datab => \PC_P|address_out\(15),
	datad => VCC,
	cin => \sum_imm_pc|result[14]~29\,
	combout => \sum_imm_pc|result[15]~30_combout\,
	cout => \sum_imm_pc|result[15]~31\);

-- Location: LCCOMB_X34_Y36_N20
\sum_imm_pc|Add0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~15_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_imm_pc|result[15]~30_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_pc_4|result[15]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_pc_4|result[15]~26_combout\,
	datad => \sum_imm_pc|result[15]~30_combout\,
	combout => \sum_imm_pc|Add0~15_combout\);

-- Location: LCCOMB_X35_Y35_N0
\sum_imm_pc|result[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[16]~32_combout\ = ((\PC_P|address_out\(16) $ (\imm|Mux15~1_combout\ $ (!\sum_imm_pc|result[15]~31\)))) # (GND)
-- \sum_imm_pc|result[16]~33\ = CARRY((\PC_P|address_out\(16) & ((\imm|Mux15~1_combout\) # (!\sum_imm_pc|result[15]~31\))) # (!\PC_P|address_out\(16) & (\imm|Mux15~1_combout\ & !\sum_imm_pc|result[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(16),
	datab => \imm|Mux15~1_combout\,
	datad => VCC,
	cin => \sum_imm_pc|result[15]~31\,
	combout => \sum_imm_pc|result[16]~32_combout\,
	cout => \sum_imm_pc|result[16]~33\);

-- Location: LCCOMB_X34_Y35_N0
\PC_P|address_out[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC_P|address_out[16]~feeder_combout\ = \sum_imm_pc|Add0~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sum_imm_pc|Add0~16_combout\,
	combout => \PC_P|address_out[16]~feeder_combout\);

-- Location: LCFF_X34_Y35_N1
\PC_P|address_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC_P|address_out[16]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(16));

-- Location: LCCOMB_X36_Y36_N30
\sum_pc_4|result[16]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[16]~28_combout\ = (\PC_P|address_out\(16) & (\sum_pc_4|result[15]~27\ $ (GND))) # (!\PC_P|address_out\(16) & (!\sum_pc_4|result[15]~27\ & VCC))
-- \sum_pc_4|result[16]~29\ = CARRY((\PC_P|address_out\(16) & !\sum_pc_4|result[15]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_P|address_out\(16),
	datad => VCC,
	cin => \sum_pc_4|result[15]~27\,
	combout => \sum_pc_4|result[16]~28_combout\,
	cout => \sum_pc_4|result[16]~29\);

-- Location: LCCOMB_X34_Y35_N22
\sum_imm_pc|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~16_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_imm_pc|result[16]~32_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_pc_4|result[16]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_imm_pc|result[16]~32_combout\,
	datad => \sum_pc_4|result[16]~28_combout\,
	combout => \sum_imm_pc|Add0~16_combout\);

-- Location: LCFF_X35_Y35_N31
\PC_P|address_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sum_imm_pc|Add0~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(17));

-- Location: LCCOMB_X36_Y35_N0
\sum_pc_4|result[17]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[17]~30_combout\ = (\PC_P|address_out\(17) & (!\sum_pc_4|result[16]~29\)) # (!\PC_P|address_out\(17) & ((\sum_pc_4|result[16]~29\) # (GND)))
-- \sum_pc_4|result[17]~31\ = CARRY((!\sum_pc_4|result[16]~29\) # (!\PC_P|address_out\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_P|address_out\(17),
	datad => VCC,
	cin => \sum_pc_4|result[16]~29\,
	combout => \sum_pc_4|result[17]~30_combout\,
	cout => \sum_pc_4|result[17]~31\);

-- Location: LCCOMB_X35_Y35_N2
\sum_imm_pc|result[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[17]~34_combout\ = (\imm|Mux14~2_combout\ & ((\PC_P|address_out\(17) & (\sum_imm_pc|result[16]~33\ & VCC)) # (!\PC_P|address_out\(17) & (!\sum_imm_pc|result[16]~33\)))) # (!\imm|Mux14~2_combout\ & ((\PC_P|address_out\(17) & 
-- (!\sum_imm_pc|result[16]~33\)) # (!\PC_P|address_out\(17) & ((\sum_imm_pc|result[16]~33\) # (GND)))))
-- \sum_imm_pc|result[17]~35\ = CARRY((\imm|Mux14~2_combout\ & (!\PC_P|address_out\(17) & !\sum_imm_pc|result[16]~33\)) # (!\imm|Mux14~2_combout\ & ((!\sum_imm_pc|result[16]~33\) # (!\PC_P|address_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux14~2_combout\,
	datab => \PC_P|address_out\(17),
	datad => VCC,
	cin => \sum_imm_pc|result[16]~33\,
	combout => \sum_imm_pc|result[17]~34_combout\,
	cout => \sum_imm_pc|result[17]~35\);

-- Location: LCCOMB_X34_Y35_N4
\sum_imm_pc|Add0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~17_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_imm_pc|result[17]~34_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_pc_4|result[17]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_pc_4|result[17]~30_combout\,
	datad => \sum_imm_pc|result[17]~34_combout\,
	combout => \sum_imm_pc|Add0~17_combout\);

-- Location: LCCOMB_X33_Y35_N12
\PC_P|address_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC_P|address_out[18]~feeder_combout\ = \sum_imm_pc|Add0~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sum_imm_pc|Add0~18_combout\,
	combout => \PC_P|address_out[18]~feeder_combout\);

-- Location: LCFF_X33_Y35_N13
\PC_P|address_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC_P|address_out[18]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(18));

-- Location: LCCOMB_X36_Y35_N2
\sum_pc_4|result[18]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[18]~32_combout\ = (\PC_P|address_out\(18) & (\sum_pc_4|result[17]~31\ $ (GND))) # (!\PC_P|address_out\(18) & (!\sum_pc_4|result[17]~31\ & VCC))
-- \sum_pc_4|result[18]~33\ = CARRY((\PC_P|address_out\(18) & !\sum_pc_4|result[17]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_P|address_out\(18),
	datad => VCC,
	cin => \sum_pc_4|result[17]~31\,
	combout => \sum_pc_4|result[18]~32_combout\,
	cout => \sum_pc_4|result[18]~33\);

-- Location: LCCOMB_X35_Y35_N4
\sum_imm_pc|result[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[18]~36_combout\ = ((\imm|Mux13~1_combout\ $ (\PC_P|address_out\(18) $ (!\sum_imm_pc|result[17]~35\)))) # (GND)
-- \sum_imm_pc|result[18]~37\ = CARRY((\imm|Mux13~1_combout\ & ((\PC_P|address_out\(18)) # (!\sum_imm_pc|result[17]~35\))) # (!\imm|Mux13~1_combout\ & (\PC_P|address_out\(18) & !\sum_imm_pc|result[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux13~1_combout\,
	datab => \PC_P|address_out\(18),
	datad => VCC,
	cin => \sum_imm_pc|result[17]~35\,
	combout => \sum_imm_pc|result[18]~36_combout\,
	cout => \sum_imm_pc|result[18]~37\);

-- Location: LCCOMB_X33_Y35_N6
\sum_imm_pc|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~18_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_imm_pc|result[18]~36_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_pc_4|result[18]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_pc_4|result[18]~32_combout\,
	datad => \sum_imm_pc|result[18]~36_combout\,
	combout => \sum_imm_pc|Add0~18_combout\);

-- Location: LCCOMB_X36_Y35_N4
\sum_pc_4|result[19]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[19]~34_combout\ = (\PC_P|address_out\(19) & (!\sum_pc_4|result[18]~33\)) # (!\PC_P|address_out\(19) & ((\sum_pc_4|result[18]~33\) # (GND)))
-- \sum_pc_4|result[19]~35\ = CARRY((!\sum_pc_4|result[18]~33\) # (!\PC_P|address_out\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(19),
	datad => VCC,
	cin => \sum_pc_4|result[18]~33\,
	combout => \sum_pc_4|result[19]~34_combout\,
	cout => \sum_pc_4|result[19]~35\);

-- Location: LCFF_X35_Y35_N9
\PC_P|address_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sum_imm_pc|Add0~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(19));

-- Location: LCCOMB_X35_Y35_N6
\sum_imm_pc|result[19]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[19]~38_combout\ = (\imm|Mux12~1_combout\ & ((\PC_P|address_out\(19) & (\sum_imm_pc|result[18]~37\ & VCC)) # (!\PC_P|address_out\(19) & (!\sum_imm_pc|result[18]~37\)))) # (!\imm|Mux12~1_combout\ & ((\PC_P|address_out\(19) & 
-- (!\sum_imm_pc|result[18]~37\)) # (!\PC_P|address_out\(19) & ((\sum_imm_pc|result[18]~37\) # (GND)))))
-- \sum_imm_pc|result[19]~39\ = CARRY((\imm|Mux12~1_combout\ & (!\PC_P|address_out\(19) & !\sum_imm_pc|result[18]~37\)) # (!\imm|Mux12~1_combout\ & ((!\sum_imm_pc|result[18]~37\) # (!\PC_P|address_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux12~1_combout\,
	datab => \PC_P|address_out\(19),
	datad => VCC,
	cin => \sum_imm_pc|result[18]~37\,
	combout => \sum_imm_pc|result[19]~38_combout\,
	cout => \sum_imm_pc|result[19]~39\);

-- Location: LCCOMB_X34_Y35_N30
\sum_imm_pc|Add0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~19_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_imm_pc|result[19]~38_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_pc_4|result[19]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_pc_4|result[19]~34_combout\,
	datad => \sum_imm_pc|result[19]~38_combout\,
	combout => \sum_imm_pc|Add0~19_combout\);

-- Location: LCCOMB_X35_Y35_N8
\sum_imm_pc|result[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[20]~40_combout\ = ((\PC_P|address_out\(20) $ (\imm|Mux11~1_combout\ $ (!\sum_imm_pc|result[19]~39\)))) # (GND)
-- \sum_imm_pc|result[20]~41\ = CARRY((\PC_P|address_out\(20) & ((\imm|Mux11~1_combout\) # (!\sum_imm_pc|result[19]~39\))) # (!\PC_P|address_out\(20) & (\imm|Mux11~1_combout\ & !\sum_imm_pc|result[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(20),
	datab => \imm|Mux11~1_combout\,
	datad => VCC,
	cin => \sum_imm_pc|result[19]~39\,
	combout => \sum_imm_pc|result[20]~40_combout\,
	cout => \sum_imm_pc|result[20]~41\);

-- Location: LCCOMB_X34_Y35_N12
\PC_P|address_out[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC_P|address_out[20]~feeder_combout\ = \sum_imm_pc|Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sum_imm_pc|Add0~20_combout\,
	combout => \PC_P|address_out[20]~feeder_combout\);

-- Location: LCFF_X34_Y35_N13
\PC_P|address_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PC_P|address_out[20]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(20));

-- Location: LCCOMB_X36_Y35_N6
\sum_pc_4|result[20]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[20]~36_combout\ = (\PC_P|address_out\(20) & (\sum_pc_4|result[19]~35\ $ (GND))) # (!\PC_P|address_out\(20) & (!\sum_pc_4|result[19]~35\ & VCC))
-- \sum_pc_4|result[20]~37\ = CARRY((\PC_P|address_out\(20) & !\sum_pc_4|result[19]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_P|address_out\(20),
	datad => VCC,
	cin => \sum_pc_4|result[19]~35\,
	combout => \sum_pc_4|result[20]~36_combout\,
	cout => \sum_pc_4|result[20]~37\);

-- Location: LCCOMB_X34_Y35_N18
\sum_imm_pc|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~20_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_imm_pc|result[20]~40_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_pc_4|result[20]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_imm_pc|result[20]~40_combout\,
	datad => \sum_pc_4|result[20]~36_combout\,
	combout => \sum_imm_pc|Add0~20_combout\);

-- Location: LCFF_X34_Y35_N17
\PC_P|address_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \sum_imm_pc|Add0~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(21));

-- Location: LCCOMB_X35_Y35_N10
\sum_imm_pc|result[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[21]~42_combout\ = (\imm|Mux10~1_combout\ & ((\PC_P|address_out\(21) & (\sum_imm_pc|result[20]~41\ & VCC)) # (!\PC_P|address_out\(21) & (!\sum_imm_pc|result[20]~41\)))) # (!\imm|Mux10~1_combout\ & ((\PC_P|address_out\(21) & 
-- (!\sum_imm_pc|result[20]~41\)) # (!\PC_P|address_out\(21) & ((\sum_imm_pc|result[20]~41\) # (GND)))))
-- \sum_imm_pc|result[21]~43\ = CARRY((\imm|Mux10~1_combout\ & (!\PC_P|address_out\(21) & !\sum_imm_pc|result[20]~41\)) # (!\imm|Mux10~1_combout\ & ((!\sum_imm_pc|result[20]~41\) # (!\PC_P|address_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux10~1_combout\,
	datab => \PC_P|address_out\(21),
	datad => VCC,
	cin => \sum_imm_pc|result[20]~41\,
	combout => \sum_imm_pc|result[21]~42_combout\,
	cout => \sum_imm_pc|result[21]~43\);

-- Location: LCCOMB_X36_Y35_N8
\sum_pc_4|result[21]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[21]~38_combout\ = (\PC_P|address_out\(21) & (!\sum_pc_4|result[20]~37\)) # (!\PC_P|address_out\(21) & ((\sum_pc_4|result[20]~37\) # (GND)))
-- \sum_pc_4|result[21]~39\ = CARRY((!\sum_pc_4|result[20]~37\) # (!\PC_P|address_out\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_P|address_out\(21),
	datad => VCC,
	cin => \sum_pc_4|result[20]~37\,
	combout => \sum_pc_4|result[21]~38_combout\,
	cout => \sum_pc_4|result[21]~39\);

-- Location: LCCOMB_X34_Y35_N16
\sum_imm_pc|Add0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~21_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_imm_pc|result[21]~42_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_pc_4|result[21]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_imm_pc|result[21]~42_combout\,
	datad => \sum_pc_4|result[21]~38_combout\,
	combout => \sum_imm_pc|Add0~21_combout\);

-- Location: LCFF_X34_Y35_N3
\PC_P|address_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \sum_imm_pc|Add0~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(22));

-- Location: LCCOMB_X35_Y35_N12
\sum_imm_pc|result[22]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[22]~44_combout\ = ((\imm|Mux9~1_combout\ $ (\PC_P|address_out\(22) $ (!\sum_imm_pc|result[21]~43\)))) # (GND)
-- \sum_imm_pc|result[22]~45\ = CARRY((\imm|Mux9~1_combout\ & ((\PC_P|address_out\(22)) # (!\sum_imm_pc|result[21]~43\))) # (!\imm|Mux9~1_combout\ & (\PC_P|address_out\(22) & !\sum_imm_pc|result[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux9~1_combout\,
	datab => \PC_P|address_out\(22),
	datad => VCC,
	cin => \sum_imm_pc|result[21]~43\,
	combout => \sum_imm_pc|result[22]~44_combout\,
	cout => \sum_imm_pc|result[22]~45\);

-- Location: LCCOMB_X36_Y35_N10
\sum_pc_4|result[22]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[22]~40_combout\ = (\PC_P|address_out\(22) & (\sum_pc_4|result[21]~39\ $ (GND))) # (!\PC_P|address_out\(22) & (!\sum_pc_4|result[21]~39\ & VCC))
-- \sum_pc_4|result[22]~41\ = CARRY((\PC_P|address_out\(22) & !\sum_pc_4|result[21]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(22),
	datad => VCC,
	cin => \sum_pc_4|result[21]~39\,
	combout => \sum_pc_4|result[22]~40_combout\,
	cout => \sum_pc_4|result[22]~41\);

-- Location: LCCOMB_X34_Y35_N2
\sum_imm_pc|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~22_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_imm_pc|result[22]~44_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_pc_4|result[22]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_imm_pc|result[22]~44_combout\,
	datad => \sum_pc_4|result[22]~40_combout\,
	combout => \sum_imm_pc|Add0~22_combout\);

-- Location: LCCOMB_X35_Y35_N14
\sum_imm_pc|result[23]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[23]~46_combout\ = (\PC_P|address_out\(23) & ((\imm|Mux8~1_combout\ & (\sum_imm_pc|result[22]~45\ & VCC)) # (!\imm|Mux8~1_combout\ & (!\sum_imm_pc|result[22]~45\)))) # (!\PC_P|address_out\(23) & ((\imm|Mux8~1_combout\ & 
-- (!\sum_imm_pc|result[22]~45\)) # (!\imm|Mux8~1_combout\ & ((\sum_imm_pc|result[22]~45\) # (GND)))))
-- \sum_imm_pc|result[23]~47\ = CARRY((\PC_P|address_out\(23) & (!\imm|Mux8~1_combout\ & !\sum_imm_pc|result[22]~45\)) # (!\PC_P|address_out\(23) & ((!\sum_imm_pc|result[22]~45\) # (!\imm|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(23),
	datab => \imm|Mux8~1_combout\,
	datad => VCC,
	cin => \sum_imm_pc|result[22]~45\,
	combout => \sum_imm_pc|result[23]~46_combout\,
	cout => \sum_imm_pc|result[23]~47\);

-- Location: LCFF_X34_Y35_N9
\PC_P|address_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \sum_imm_pc|Add0~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(23));

-- Location: LCCOMB_X36_Y35_N12
\sum_pc_4|result[23]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[23]~42_combout\ = (\PC_P|address_out\(23) & (!\sum_pc_4|result[22]~41\)) # (!\PC_P|address_out\(23) & ((\sum_pc_4|result[22]~41\) # (GND)))
-- \sum_pc_4|result[23]~43\ = CARRY((!\sum_pc_4|result[22]~41\) # (!\PC_P|address_out\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_P|address_out\(23),
	datad => VCC,
	cin => \sum_pc_4|result[22]~41\,
	combout => \sum_pc_4|result[23]~42_combout\,
	cout => \sum_pc_4|result[23]~43\);

-- Location: LCCOMB_X34_Y35_N8
\sum_imm_pc|Add0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~23_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_imm_pc|result[23]~46_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_pc_4|result[23]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_imm_pc|result[23]~46_combout\,
	datad => \sum_pc_4|result[23]~42_combout\,
	combout => \sum_imm_pc|Add0~23_combout\);

-- Location: LCCOMB_X35_Y35_N16
\sum_imm_pc|result[24]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[24]~48_combout\ = ((\PC_P|address_out\(24) $ (\imm|Mux7~5_combout\ $ (!\sum_imm_pc|result[23]~47\)))) # (GND)
-- \sum_imm_pc|result[24]~49\ = CARRY((\PC_P|address_out\(24) & ((\imm|Mux7~5_combout\) # (!\sum_imm_pc|result[23]~47\))) # (!\PC_P|address_out\(24) & (\imm|Mux7~5_combout\ & !\sum_imm_pc|result[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(24),
	datab => \imm|Mux7~5_combout\,
	datad => VCC,
	cin => \sum_imm_pc|result[23]~47\,
	combout => \sum_imm_pc|result[24]~48_combout\,
	cout => \sum_imm_pc|result[24]~49\);

-- Location: LCFF_X34_Y35_N15
\PC_P|address_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \sum_imm_pc|Add0~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(24));

-- Location: LCCOMB_X36_Y35_N14
\sum_pc_4|result[24]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[24]~44_combout\ = (\PC_P|address_out\(24) & (\sum_pc_4|result[23]~43\ $ (GND))) # (!\PC_P|address_out\(24) & (!\sum_pc_4|result[23]~43\ & VCC))
-- \sum_pc_4|result[24]~45\ = CARRY((\PC_P|address_out\(24) & !\sum_pc_4|result[23]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_P|address_out\(24),
	datad => VCC,
	cin => \sum_pc_4|result[23]~43\,
	combout => \sum_pc_4|result[24]~44_combout\,
	cout => \sum_pc_4|result[24]~45\);

-- Location: LCCOMB_X34_Y35_N14
\sum_imm_pc|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~24_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_imm_pc|result[24]~48_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_pc_4|result[24]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_imm_pc|result[24]~48_combout\,
	datad => \sum_pc_4|result[24]~44_combout\,
	combout => \sum_imm_pc|Add0~24_combout\);

-- Location: LCFF_X34_Y35_N25
\PC_P|address_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \sum_imm_pc|Add0~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(25));

-- Location: LCCOMB_X36_Y35_N16
\sum_pc_4|result[25]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[25]~46_combout\ = (\PC_P|address_out\(25) & (!\sum_pc_4|result[24]~45\)) # (!\PC_P|address_out\(25) & ((\sum_pc_4|result[24]~45\) # (GND)))
-- \sum_pc_4|result[25]~47\ = CARRY((!\sum_pc_4|result[24]~45\) # (!\PC_P|address_out\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_P|address_out\(25),
	datad => VCC,
	cin => \sum_pc_4|result[24]~45\,
	combout => \sum_pc_4|result[25]~46_combout\,
	cout => \sum_pc_4|result[25]~47\);

-- Location: LCCOMB_X35_Y35_N18
\sum_imm_pc|result[25]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[25]~50_combout\ = (\PC_P|address_out\(25) & ((\imm|Mux6~1_combout\ & (\sum_imm_pc|result[24]~49\ & VCC)) # (!\imm|Mux6~1_combout\ & (!\sum_imm_pc|result[24]~49\)))) # (!\PC_P|address_out\(25) & ((\imm|Mux6~1_combout\ & 
-- (!\sum_imm_pc|result[24]~49\)) # (!\imm|Mux6~1_combout\ & ((\sum_imm_pc|result[24]~49\) # (GND)))))
-- \sum_imm_pc|result[25]~51\ = CARRY((\PC_P|address_out\(25) & (!\imm|Mux6~1_combout\ & !\sum_imm_pc|result[24]~49\)) # (!\PC_P|address_out\(25) & ((!\sum_imm_pc|result[24]~49\) # (!\imm|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(25),
	datab => \imm|Mux6~1_combout\,
	datad => VCC,
	cin => \sum_imm_pc|result[24]~49\,
	combout => \sum_imm_pc|result[25]~50_combout\,
	cout => \sum_imm_pc|result[25]~51\);

-- Location: LCCOMB_X34_Y35_N24
\sum_imm_pc|Add0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~25_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_imm_pc|result[25]~50_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_pc_4|result[25]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_pc_4|result[25]~46_combout\,
	datad => \sum_imm_pc|result[25]~50_combout\,
	combout => \sum_imm_pc|Add0~25_combout\);

-- Location: LCCOMB_X36_Y35_N18
\sum_pc_4|result[26]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[26]~48_combout\ = (\PC_P|address_out\(26) & (\sum_pc_4|result[25]~47\ $ (GND))) # (!\PC_P|address_out\(26) & (!\sum_pc_4|result[25]~47\ & VCC))
-- \sum_pc_4|result[26]~49\ = CARRY((\PC_P|address_out\(26) & !\sum_pc_4|result[25]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(26),
	datad => VCC,
	cin => \sum_pc_4|result[25]~47\,
	combout => \sum_pc_4|result[26]~48_combout\,
	cout => \sum_pc_4|result[26]~49\);

-- Location: LCCOMB_X35_Y35_N20
\sum_imm_pc|result[26]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[26]~52_combout\ = ((\PC_P|address_out\(26) $ (\imm|Mux5~1_combout\ $ (!\sum_imm_pc|result[25]~51\)))) # (GND)
-- \sum_imm_pc|result[26]~53\ = CARRY((\PC_P|address_out\(26) & ((\imm|Mux5~1_combout\) # (!\sum_imm_pc|result[25]~51\))) # (!\PC_P|address_out\(26) & (\imm|Mux5~1_combout\ & !\sum_imm_pc|result[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(26),
	datab => \imm|Mux5~1_combout\,
	datad => VCC,
	cin => \sum_imm_pc|result[25]~51\,
	combout => \sum_imm_pc|result[26]~52_combout\,
	cout => \sum_imm_pc|result[26]~53\);

-- Location: LCCOMB_X34_Y35_N26
\sum_imm_pc|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~26_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_imm_pc|result[26]~52_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_pc_4|result[26]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sum_pc_4|result[26]~48_combout\,
	datac => \sum_imm_pc|result[26]~52_combout\,
	datad => \mi|altsyncram_component|auto_generated|q_a\(6),
	combout => \sum_imm_pc|Add0~26_combout\);

-- Location: LCCOMB_X36_Y35_N20
\sum_pc_4|result[27]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[27]~50_combout\ = (\PC_P|address_out\(27) & (!\sum_pc_4|result[26]~49\)) # (!\PC_P|address_out\(27) & ((\sum_pc_4|result[26]~49\) # (GND)))
-- \sum_pc_4|result[27]~51\ = CARRY((!\sum_pc_4|result[26]~49\) # (!\PC_P|address_out\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(27),
	datad => VCC,
	cin => \sum_pc_4|result[26]~49\,
	combout => \sum_pc_4|result[27]~50_combout\,
	cout => \sum_pc_4|result[27]~51\);

-- Location: LCCOMB_X35_Y35_N22
\sum_imm_pc|result[27]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[27]~54_combout\ = (\PC_P|address_out\(27) & ((\imm|Mux4~1_combout\ & (\sum_imm_pc|result[26]~53\ & VCC)) # (!\imm|Mux4~1_combout\ & (!\sum_imm_pc|result[26]~53\)))) # (!\PC_P|address_out\(27) & ((\imm|Mux4~1_combout\ & 
-- (!\sum_imm_pc|result[26]~53\)) # (!\imm|Mux4~1_combout\ & ((\sum_imm_pc|result[26]~53\) # (GND)))))
-- \sum_imm_pc|result[27]~55\ = CARRY((\PC_P|address_out\(27) & (!\imm|Mux4~1_combout\ & !\sum_imm_pc|result[26]~53\)) # (!\PC_P|address_out\(27) & ((!\sum_imm_pc|result[26]~53\) # (!\imm|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(27),
	datab => \imm|Mux4~1_combout\,
	datad => VCC,
	cin => \sum_imm_pc|result[26]~53\,
	combout => \sum_imm_pc|result[27]~54_combout\,
	cout => \sum_imm_pc|result[27]~55\);

-- Location: LCCOMB_X34_Y35_N20
\sum_imm_pc|Add0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~27_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_imm_pc|result[27]~54_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_pc_4|result[27]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datab => \sum_pc_4|result[27]~50_combout\,
	datad => \sum_imm_pc|result[27]~54_combout\,
	combout => \sum_imm_pc|Add0~27_combout\);

-- Location: LCCOMB_X36_Y35_N22
\sum_pc_4|result[28]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[28]~52_combout\ = (\PC_P|address_out\(28) & (\sum_pc_4|result[27]~51\ $ (GND))) # (!\PC_P|address_out\(28) & (!\sum_pc_4|result[27]~51\ & VCC))
-- \sum_pc_4|result[28]~53\ = CARRY((\PC_P|address_out\(28) & !\sum_pc_4|result[27]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(28),
	datad => VCC,
	cin => \sum_pc_4|result[27]~51\,
	combout => \sum_pc_4|result[28]~52_combout\,
	cout => \sum_pc_4|result[28]~53\);

-- Location: LCCOMB_X35_Y35_N24
\sum_imm_pc|result[28]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[28]~56_combout\ = ((\PC_P|address_out\(28) $ (\imm|Mux3~1_combout\ $ (!\sum_imm_pc|result[27]~55\)))) # (GND)
-- \sum_imm_pc|result[28]~57\ = CARRY((\PC_P|address_out\(28) & ((\imm|Mux3~1_combout\) # (!\sum_imm_pc|result[27]~55\))) # (!\PC_P|address_out\(28) & (\imm|Mux3~1_combout\ & !\sum_imm_pc|result[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(28),
	datab => \imm|Mux3~1_combout\,
	datad => VCC,
	cin => \sum_imm_pc|result[27]~55\,
	combout => \sum_imm_pc|result[28]~56_combout\,
	cout => \sum_imm_pc|result[28]~57\);

-- Location: LCCOMB_X34_Y35_N10
\sum_imm_pc|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~28_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_imm_pc|result[28]~56_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_pc_4|result[28]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datab => \sum_pc_4|result[28]~52_combout\,
	datad => \sum_imm_pc|result[28]~56_combout\,
	combout => \sum_imm_pc|Add0~28_combout\);

-- Location: LCFF_X34_Y35_N29
\PC_P|address_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \sum_imm_pc|Add0~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(29));

-- Location: LCCOMB_X35_Y35_N26
\sum_imm_pc|result[29]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[29]~58_combout\ = (\imm|Mux2~1_combout\ & ((\PC_P|address_out\(29) & (\sum_imm_pc|result[28]~57\ & VCC)) # (!\PC_P|address_out\(29) & (!\sum_imm_pc|result[28]~57\)))) # (!\imm|Mux2~1_combout\ & ((\PC_P|address_out\(29) & 
-- (!\sum_imm_pc|result[28]~57\)) # (!\PC_P|address_out\(29) & ((\sum_imm_pc|result[28]~57\) # (GND)))))
-- \sum_imm_pc|result[29]~59\ = CARRY((\imm|Mux2~1_combout\ & (!\PC_P|address_out\(29) & !\sum_imm_pc|result[28]~57\)) # (!\imm|Mux2~1_combout\ & ((!\sum_imm_pc|result[28]~57\) # (!\PC_P|address_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux2~1_combout\,
	datab => \PC_P|address_out\(29),
	datad => VCC,
	cin => \sum_imm_pc|result[28]~57\,
	combout => \sum_imm_pc|result[29]~58_combout\,
	cout => \sum_imm_pc|result[29]~59\);

-- Location: LCCOMB_X36_Y35_N24
\sum_pc_4|result[29]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[29]~54_combout\ = (\PC_P|address_out\(29) & (!\sum_pc_4|result[28]~53\)) # (!\PC_P|address_out\(29) & ((\sum_pc_4|result[28]~53\) # (GND)))
-- \sum_pc_4|result[29]~55\ = CARRY((!\sum_pc_4|result[28]~53\) # (!\PC_P|address_out\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC_P|address_out\(29),
	datad => VCC,
	cin => \sum_pc_4|result[28]~53\,
	combout => \sum_pc_4|result[29]~54_combout\,
	cout => \sum_pc_4|result[29]~55\);

-- Location: LCCOMB_X34_Y35_N28
\sum_imm_pc|Add0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~29_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_imm_pc|result[29]~58_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_pc_4|result[29]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_imm_pc|result[29]~58_combout\,
	datad => \sum_pc_4|result[29]~54_combout\,
	combout => \sum_imm_pc|Add0~29_combout\);

-- Location: LCCOMB_X36_Y35_N26
\sum_pc_4|result[30]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[30]~56_combout\ = (\PC_P|address_out\(30) & (\sum_pc_4|result[29]~55\ $ (GND))) # (!\PC_P|address_out\(30) & (!\sum_pc_4|result[29]~55\ & VCC))
-- \sum_pc_4|result[30]~57\ = CARRY((\PC_P|address_out\(30) & !\sum_pc_4|result[29]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_P|address_out\(30),
	datad => VCC,
	cin => \sum_pc_4|result[29]~55\,
	combout => \sum_pc_4|result[30]~56_combout\,
	cout => \sum_pc_4|result[30]~57\);

-- Location: LCFF_X34_Y35_N7
\PC_P|address_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \sum_imm_pc|Add0~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(30));

-- Location: LCCOMB_X35_Y35_N28
\sum_imm_pc|result[30]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[30]~60_combout\ = ((\imm|Mux1~1_combout\ $ (\PC_P|address_out\(30) $ (!\sum_imm_pc|result[29]~59\)))) # (GND)
-- \sum_imm_pc|result[30]~61\ = CARRY((\imm|Mux1~1_combout\ & ((\PC_P|address_out\(30)) # (!\sum_imm_pc|result[29]~59\))) # (!\imm|Mux1~1_combout\ & (\PC_P|address_out\(30) & !\sum_imm_pc|result[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux1~1_combout\,
	datab => \PC_P|address_out\(30),
	datad => VCC,
	cin => \sum_imm_pc|result[29]~59\,
	combout => \sum_imm_pc|result[30]~60_combout\,
	cout => \sum_imm_pc|result[30]~61\);

-- Location: LCCOMB_X34_Y35_N6
\sum_imm_pc|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~30_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_imm_pc|result[30]~60_combout\))) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_pc_4|result[30]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_pc_4|result[30]~56_combout\,
	datad => \sum_imm_pc|result[30]~60_combout\,
	combout => \sum_imm_pc|Add0~30_combout\);

-- Location: LCFF_X36_Y35_N31
\PC_P|address_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \sum_imm_pc|Add0~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_P|address_out\(31));

-- Location: LCCOMB_X35_Y35_N30
\sum_imm_pc|result[31]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|result[31]~62_combout\ = \imm|Mux0~2_combout\ $ (\sum_imm_pc|result[30]~61\ $ (\PC_P|address_out\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \imm|Mux0~2_combout\,
	datad => \PC_P|address_out\(31),
	cin => \sum_imm_pc|result[30]~61\,
	combout => \sum_imm_pc|result[31]~62_combout\);

-- Location: LCCOMB_X36_Y35_N28
\sum_pc_4|result[31]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_pc_4|result[31]~58_combout\ = \sum_pc_4|result[30]~57\ $ (\PC_P|address_out\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PC_P|address_out\(31),
	cin => \sum_pc_4|result[30]~57\,
	combout => \sum_pc_4|result[31]~58_combout\);

-- Location: LCCOMB_X36_Y35_N30
\sum_imm_pc|Add0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \sum_imm_pc|Add0~31_combout\ = (\mi|altsyncram_component|auto_generated|q_a\(6) & (\sum_imm_pc|result[31]~62_combout\)) # (!\mi|altsyncram_component|auto_generated|q_a\(6) & ((\sum_pc_4|result[31]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mi|altsyncram_component|auto_generated|q_a\(6),
	datac => \sum_imm_pc|result[31]~62_combout\,
	datad => \sum_pc_4|result[31]~58_combout\,
	combout => \sum_imm_pc|Add0~31_combout\);

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(0));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(1));

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(2));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(3));

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(4));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(5));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(6));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(7));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(8));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(9));

-- Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(10));

-- Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(11));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(12));

-- Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(13));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(14));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(15));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(16));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(17));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(18));

-- Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(19));

-- Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(20));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(21));

-- Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(22));

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(23));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(24));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(25));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(26));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(27));

-- Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(28));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(29));

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(30));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\instrucao[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mi|altsyncram_component|auto_generated|q_a\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_instrucao(31));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux31~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(0));

-- Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux30~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(1));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux29~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(2));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux28~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(3));

-- Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux27~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(4));

-- Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux26~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(5));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux25~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(6));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux24~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(7));

-- Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux23~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(8));

-- Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux22~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(9));

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux21~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(10));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux20~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(11));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux19~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(12));

-- Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux18~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(13));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux17~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(14));

-- Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux16~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(15));

-- Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux15~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(16));

-- Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux14~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(17));

-- Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux13~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(18));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux12~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(19));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux11~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(20));

-- Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux10~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(21));

-- Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux9~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(22));

-- Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux8~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(23));

-- Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux7~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(24));

-- Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux6~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(25));

-- Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux5~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(26));

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux4~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(27));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux3~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(28));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(29));

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(30));

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\outULA[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \alu|Mux0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outULA(31));

-- Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(0));

-- Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(1));

-- Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(2));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(3));

-- Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(4));

-- Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(5));

-- Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(6));

-- Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(7));

-- Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(8));

-- Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(9));

-- Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(10));

-- Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(11));

-- Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(12));

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(13));

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(14));

-- Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(15));

-- Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(16));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(17));

-- Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(18));

-- Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(19));

-- Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(20));

-- Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(21));

-- Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(22));

-- Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(23));

-- Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(24));

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(25));

-- Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(26));

-- Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(27));

-- Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(28));

-- Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(29));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(30));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\memDados[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \md|altsyncram_component|auto_generated|q_a\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_memDados(31));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(0));

-- Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(1));

-- Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(2));

-- Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(3));

-- Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(4));

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(5));

-- Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(6));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(7));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(8));

-- Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(9));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(10));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(11));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(12));

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(13));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(14));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(15));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(16));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(17));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(18));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(19));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(20));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(21));

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(22));

-- Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(23));

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(24));

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(25));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(26));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(27));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(28));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(29));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(30));

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\prox_ins[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sum_imm_pc|Add0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_prox_ins(31));
END structure;


