Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Nov 20 08:50:40 2017
| Host         : DESKTOP-707DVJK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MipsPipelineCPU_timing_summary_routed.rpt -rpx MipsPipelineCPU_timing_summary_routed.rpx
| Design       : MipsPipelineCPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_0_5/RAMA/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_0_5/RAMA_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_0_5/RAMB/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_0_5/RAMB_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_0_5/RAMC/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_0_5/RAMC_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_12_17/RAMA/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_12_17/RAMA_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_12_17/RAMB/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_12_17/RAMB_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_12_17/RAMC/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_12_17/RAMC_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_18_23/RAMA/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_18_23/RAMA_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_18_23/RAMB/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_18_23/RAMB_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_18_23/RAMC/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_18_23/RAMC_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_24_29/RAMA/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_24_29/RAMA_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_24_29/RAMB/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_24_29/RAMB_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_24_29/RAMC/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_24_29/RAMC_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_30_31/RAMA/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_30_31/RAMA_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_6_11/RAMA/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_6_11/RAMA_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_6_11/RAMB/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_6_11/RAMB_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_6_11/RAMC/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r1_0_31_6_11/RAMC_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_0_5/RAMA/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_0_5/RAMA_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_0_5/RAMB/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_0_5/RAMB_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_0_5/RAMC/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_0_5/RAMC_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_12_17/RAMA/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_12_17/RAMA_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_12_17/RAMB/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_12_17/RAMB_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_12_17/RAMC/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_12_17/RAMC_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_18_23/RAMA/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_18_23/RAMA_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_18_23/RAMB/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_18_23/RAMB_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_18_23/RAMC/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_18_23/RAMC_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_24_29/RAMA/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_24_29/RAMA_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_24_29/RAMB/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_24_29/RAMB_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_24_29/RAMC/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_24_29/RAMC_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_30_31/RAMA/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_30_31/RAMA_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_6_11/RAMA/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_6_11/RAMA_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_6_11/RAMB/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_6_11/RAMB_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_6_11/RAMC/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ID/MultiRegisters/regs_reg_r2_0_31_6_11/RAMC_D1/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_11_11/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_12_12/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_13_13/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_15_15/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_17_17/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_18_18/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_19_19/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_1_1/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_21_21/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_23_23/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_24_24/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_26_26/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_27_27/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_28_28/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_29_29/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_30_30/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_6_6/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_7_7/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_8_8/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_9_9/SP/CLK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_EXMEM_ALUResult/q_reg[2]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_EXMEM_ALUResult/q_reg[3]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_EXMEM_ALUResult/q_reg[4]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_EXMEM_ALUResult/q_reg[5]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_EXMEM_ALUResult/q_reg[6]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_EXMEM_ALUResult/q_reg[7]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[0]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[10]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[11]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[12]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[13]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[14]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[15]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[16]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[17]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[18]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[19]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[1]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[20]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[21]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[22]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[23]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[24]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[25]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[26]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[27]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[28]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[29]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[2]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[30]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[31]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[3]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[4]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[5]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[6]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[7]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[8]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_ALUResult/q_reg[9]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_RegWriteAddr/q_reg[0]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_RegWriteAddr/q_reg[1]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_RegWriteAddr/q_reg[2]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_RegWriteAddr/q_reg[3]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_RegWriteAddr/q_reg[4]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_WB/q_reg[0]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffr_MEMWB_WB/q_reg[1]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[0]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[10]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[11]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[12]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[13]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[14]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[15]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[16]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[17]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[18]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[19]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[1]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[20]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[21]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[22]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[23]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[24]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[25]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[26]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[27]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[28]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[29]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[2]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[31]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[3]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[4]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[5]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[6]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[7]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[8]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dffre_IFID_Instruction/q_reg[9]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg7/cnt_reg[14]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.444      -77.838                     69                 1412        0.074        0.000                      0                 1412        3.000        0.000                       0                   443  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_div  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_div  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_div       -2.444      -77.838                     69                 1412        0.074        0.000                      0                 1412        3.750        0.000                       0                   439  
  clkfbout_clk_div                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Setup :           69  Failing Endpoints,  Worst Slack       -2.444ns,  Total Violation      -77.838ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.444ns  (required time - arrival time)
  Source:                 dffr_EXMEM_ALUResult/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dffr_EXMEM_ALUResult/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_div rise@10.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        12.439ns  (logic 2.933ns (23.581%)  route 9.505ns (76.419%))
  Logic Levels:           16  (LUT3=2 LUT5=3 LUT6=10 RAMS64E=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.645    -0.895    dffr_EXMEM_ALUResult/clk
    SLICE_X11Y60         FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dffr_EXMEM_ALUResult/q_reg[2]/Q
                         net (fo=36, routed)          0.969     0.530    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/A0
    SLICE_X10Y59         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.384     0.914 r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=4, routed)           0.660     1.574    dffr_MEMWB_ALUResult/spo[10]
    SLICE_X9Y58          LUT3 (Prop_lut3_I0_O)        0.124     1.698 r  dffr_MEMWB_ALUResult/regs_reg_r1_0_31_6_11_i_6/O
                         net (fo=4, routed)           0.459     2.157    dffr_EXMEM_RegWriteAddr/RegWriteData_wb[10]
    SLICE_X8Y60          LUT6 (Prop_lut6_I1_O)        0.124     2.281 r  dffr_EXMEM_RegWriteAddr/q[10]_i_1__1/O
                         net (fo=2, routed)           0.808     3.089    dffr_IDEX_Sa/MemWriteData_ex[4]
    SLICE_X7Y59          LUT3 (Prop_lut3_I1_O)        0.149     3.238 f  dffr_IDEX_Sa/q[10]_i_6/O
                         net (fo=11, routed)          0.965     4.203    dffr_IDEX_EX/q_reg[4]_2
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.332     4.535 r  dffr_IDEX_EX/q[10]_i_28/O
                         net (fo=1, routed)           0.162     4.697    dffr_IDEX_EX/q[10]_i_28_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124     4.821 r  dffr_IDEX_EX/q[10]_i_27/O
                         net (fo=1, routed)           0.395     5.216    dffr_IDEX_EX/q[10]_i_27_n_0
    SLICE_X15Y59         LUT6 (Prop_lut6_I0_O)        0.124     5.340 r  dffr_IDEX_EX/q[10]_i_26/O
                         net (fo=1, routed)           0.303     5.644    dffr_IDEX_EX/q[10]_i_26_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     5.768 r  dffr_IDEX_EX/q[10]_i_25/O
                         net (fo=1, routed)           0.452     6.220    dffr_IDEX_EX/q[10]_i_25_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.344 r  dffr_IDEX_EX/q[10]_i_24/O
                         net (fo=1, routed)           0.283     6.627    dffr_IDEX_EX/q[10]_i_24_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.751 r  dffr_IDEX_EX/q[10]_i_23/O
                         net (fo=1, routed)           0.599     7.350    dffr_IDEX_EX/q[10]_i_23_n_0
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.474 r  dffr_IDEX_EX/q[10]_i_19/O
                         net (fo=3, routed)           0.767     8.241    dffr_IDEX_EX/q[10]_i_19_n_0
    SLICE_X11Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.365 r  dffr_IDEX_EX/q[0]_i_25/O
                         net (fo=1, routed)           0.949     9.314    dffr_IDEX_EX/q[0]_i_25_n_0
    SLICE_X10Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.438 r  dffr_IDEX_EX/q[0]_i_17/O
                         net (fo=1, routed)           1.020    10.458    dffr_IDEX_EX/q[0]_i_17_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.124    10.582 r  dffr_IDEX_EX/q[0]_i_8/O
                         net (fo=1, routed)           0.422    11.004    dffr_IDEX_EX/q[0]_i_8_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I1_O)        0.124    11.128 r  dffr_IDEX_EX/q[0]_i_3/O
                         net (fo=1, routed)           0.292    11.420    dffr_IDEX_EX/q[0]_i_3_n_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I2_O)        0.124    11.544 r  dffr_IDEX_EX/q[0]_i_1__3/O
                         net (fo=1, routed)           0.000    11.544    dffr_EXMEM_ALUResult/D[0]
    SLICE_X3Y58          FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.604     8.584    dffr_EXMEM_ALUResult/clk
    SLICE_X3Y58          FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[0]/C
                         clock pessimism              0.559     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X3Y58          FDRE (Setup_fdre_C_D)        0.031     9.100    dffr_EXMEM_ALUResult/q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                         -11.544    
  -------------------------------------------------------------------
                         slack                                 -2.444    

Slack (VIOLATED) :        -2.427ns  (required time - arrival time)
  Source:                 dffr_EXMEM_RegWriteAddr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dffr_EXMEM_ALUResult/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_div rise@10.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        12.373ns  (logic 2.920ns (23.600%)  route 9.453ns (76.400%))
  Logic Levels:           17  (LUT4=1 LUT5=1 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.645    -0.895    dffr_EXMEM_RegWriteAddr/clk_out1
    SLICE_X11Y59         FDRE                                         r  dffr_EXMEM_RegWriteAddr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dffr_EXMEM_RegWriteAddr/q_reg[2]/Q
                         net (fo=6, routed)           1.020     0.581    dffr_EXMEM_RegWriteAddr/q_reg[4]_0[2]
    SLICE_X12Y58         LUT6 (Prop_lut6_I2_O)        0.124     0.705 r  dffr_EXMEM_RegWriteAddr/q[31]_i_23/O
                         net (fo=1, routed)           0.580     1.285    dffr_EXMEM_RegWriteAddr/q[31]_i_23_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I2_O)        0.124     1.409 r  dffr_EXMEM_RegWriteAddr/q[31]_i_12/O
                         net (fo=1, routed)           0.402     1.811    dffr_MEMWB_RegWriteAddr/q_reg[3]_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  dffr_MEMWB_RegWriteAddr/q[31]_i_6/O
                         net (fo=32, routed)          0.995     2.930    dffr_IDEX_EX/ForwardA_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I2_O)        0.124     3.054 r  dffr_IDEX_EX/q[31]_i_2__1/O
                         net (fo=40, routed)          1.638     4.692    dffr_IDEX_EX/q_reg[31]
    SLICE_X14Y65         LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dffr_IDEX_EX/q[14]_i_22/O
                         net (fo=1, routed)           0.282     5.098    dffr_IDEX_EX/q[14]_i_22_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.222 r  dffr_IDEX_EX/q[14]_i_21/O
                         net (fo=1, routed)           0.162     5.384    dffr_IDEX_EX/q[14]_i_21_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.508 r  dffr_IDEX_EX/q[14]_i_20/O
                         net (fo=1, routed)           0.291     5.799    dffr_IDEX_EX/q[14]_i_20_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.923 r  dffr_IDEX_EX/q[14]_i_19/O
                         net (fo=1, routed)           0.436     6.360    dffr_IDEX_EX/q[14]_i_19_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I0_O)        0.124     6.484 r  dffr_IDEX_EX/q[14]_i_18/O
                         net (fo=1, routed)           0.452     6.936    dffr_IDEX_EX/q[14]_i_18_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.060 r  dffr_IDEX_EX/q[14]_i_17/O
                         net (fo=1, routed)           0.502     7.561    dffr_IDEX_EX/q[14]_i_17_n_0
    SLICE_X14Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.685 r  dffr_IDEX_EX/q[14]_i_14/O
                         net (fo=2, routed)           0.828     8.514    dffr_IDEX_EX/q[14]_i_14_n_0
    SLICE_X10Y66         LUT6 (Prop_lut6_I1_O)        0.124     8.638 r  dffr_IDEX_EX/q[6]_i_11/O
                         net (fo=4, routed)           0.596     9.234    dffr_IDEX_EX/q[6]_i_11_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I1_O)        0.124     9.358 r  dffr_IDEX_EX/q[4]_i_8/O
                         net (fo=2, routed)           0.559     9.917    dffr_IDEX_EX/q[4]_i_8_n_0
    SLICE_X11Y61         LUT6 (Prop_lut6_I4_O)        0.124    10.041 r  dffr_IDEX_EX/q[3]_i_9/O
                         net (fo=1, routed)           0.000    10.041    dffr_IDEX_EX/q[3]_i_9_n_0
    SLICE_X11Y61         MUXF7 (Prop_muxf7_I1_O)      0.217    10.258 r  dffr_IDEX_EX/q_reg[3]_i_4/O
                         net (fo=1, routed)           0.709    10.967    dffr_IDEX_EX/q_reg[3]_i_4_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I0_O)        0.299    11.266 r  dffr_IDEX_EX/q[3]_i_2__0/O
                         net (fo=1, routed)           0.000    11.266    dffr_IDEX_EX/q[3]_i_2__0_n_0
    SLICE_X9Y60          MUXF7 (Prop_muxf7_I0_O)      0.212    11.478 r  dffr_IDEX_EX/q_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.478    dffr_EXMEM_ALUResult/D[3]
    SLICE_X9Y60          FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.522     8.502    dffr_EXMEM_ALUResult/clk
    SLICE_X9Y60          FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[3]/C
                         clock pessimism              0.559     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X9Y60          FDRE (Setup_fdre_C_D)        0.064     9.051    dffr_EXMEM_ALUResult/q_reg[3]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                         -11.478    
  -------------------------------------------------------------------
                         slack                                 -2.427    

Slack (VIOLATED) :        -2.262ns  (required time - arrival time)
  Source:                 dffr_EXMEM_RegWriteAddr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dffr_EXMEM_ALUResult/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_div rise@10.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        12.192ns  (logic 2.440ns (20.013%)  route 9.752ns (79.987%))
  Logic Levels:           16  (LUT5=4 LUT6=12)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.645    -0.895    dffr_EXMEM_RegWriteAddr/clk_out1
    SLICE_X11Y59         FDRE                                         r  dffr_EXMEM_RegWriteAddr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dffr_EXMEM_RegWriteAddr/q_reg[2]/Q
                         net (fo=6, routed)           1.020     0.581    dffr_EXMEM_RegWriteAddr/q_reg[4]_0[2]
    SLICE_X12Y58         LUT6 (Prop_lut6_I2_O)        0.124     0.705 r  dffr_EXMEM_RegWriteAddr/q[31]_i_23/O
                         net (fo=1, routed)           0.580     1.285    dffr_EXMEM_RegWriteAddr/q[31]_i_23_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I2_O)        0.124     1.409 r  dffr_EXMEM_RegWriteAddr/q[31]_i_12/O
                         net (fo=1, routed)           0.402     1.811    dffr_MEMWB_RegWriteAddr/q_reg[3]_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  dffr_MEMWB_RegWriteAddr/q[31]_i_6/O
                         net (fo=32, routed)          0.995     2.930    dffr_IDEX_EX/ForwardA_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I2_O)        0.124     3.054 r  dffr_IDEX_EX/q[31]_i_2__1/O
                         net (fo=40, routed)          1.638     4.692    dffr_IDEX_EX/q_reg[31]
    SLICE_X14Y65         LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dffr_IDEX_EX/q[14]_i_22/O
                         net (fo=1, routed)           0.282     5.098    dffr_IDEX_EX/q[14]_i_22_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.222 r  dffr_IDEX_EX/q[14]_i_21/O
                         net (fo=1, routed)           0.162     5.384    dffr_IDEX_EX/q[14]_i_21_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.508 r  dffr_IDEX_EX/q[14]_i_20/O
                         net (fo=1, routed)           0.291     5.799    dffr_IDEX_EX/q[14]_i_20_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.923 r  dffr_IDEX_EX/q[14]_i_19/O
                         net (fo=1, routed)           0.436     6.360    dffr_IDEX_EX/q[14]_i_19_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I0_O)        0.124     6.484 r  dffr_IDEX_EX/q[14]_i_18/O
                         net (fo=1, routed)           0.452     6.936    dffr_IDEX_EX/q[14]_i_18_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.060 r  dffr_IDEX_EX/q[14]_i_17/O
                         net (fo=1, routed)           0.502     7.561    dffr_IDEX_EX/q[14]_i_17_n_0
    SLICE_X14Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.685 r  dffr_IDEX_EX/q[14]_i_14/O
                         net (fo=2, routed)           0.828     8.514    dffr_IDEX_EX/q[14]_i_14_n_0
    SLICE_X10Y66         LUT6 (Prop_lut6_I1_O)        0.124     8.638 r  dffr_IDEX_EX/q[6]_i_11/O
                         net (fo=4, routed)           0.816     9.454    dffr_IDEX_EX/q[6]_i_11_n_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I0_O)        0.124     9.578 r  dffr_IDEX_EX/q[2]_i_14/O
                         net (fo=2, routed)           0.648    10.226    dffr_IDEX_EX/q[2]_i_14_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.350 r  dffr_IDEX_EX/q[2]_i_7/O
                         net (fo=1, routed)           0.404    10.754    dffr_IDEX_EX/EX/ALU/data11[2]
    SLICE_X11Y61         LUT5 (Prop_lut5_I0_O)        0.124    10.878 r  dffr_IDEX_EX/q[2]_i_3/O
                         net (fo=1, routed)           0.295    11.173    dffr_IDEX_EX/q[2]_i_3_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I2_O)        0.124    11.297 r  dffr_IDEX_EX/q[2]_i_1__3/O
                         net (fo=1, routed)           0.000    11.297    dffr_EXMEM_ALUResult/D[2]
    SLICE_X11Y60         FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.525     8.505    dffr_EXMEM_ALUResult/clk
    SLICE_X11Y60         FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[2]/C
                         clock pessimism              0.575     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.029     9.035    dffr_EXMEM_ALUResult/q_reg[2]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                         -11.297    
  -------------------------------------------------------------------
                         slack                                 -2.262    

Slack (VIOLATED) :        -2.218ns  (required time - arrival time)
  Source:                 dffr_EXMEM_RegWriteAddr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dffr_EXMEM_ALUResult/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_div rise@10.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        12.211ns  (logic 2.912ns (23.847%)  route 9.299ns (76.153%))
  Logic Levels:           17  (LUT4=1 LUT5=2 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.645    -0.895    dffr_EXMEM_RegWriteAddr/clk_out1
    SLICE_X11Y59         FDRE                                         r  dffr_EXMEM_RegWriteAddr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dffr_EXMEM_RegWriteAddr/q_reg[2]/Q
                         net (fo=6, routed)           1.020     0.581    dffr_EXMEM_RegWriteAddr/q_reg[4]_0[2]
    SLICE_X12Y58         LUT6 (Prop_lut6_I2_O)        0.124     0.705 r  dffr_EXMEM_RegWriteAddr/q[31]_i_23/O
                         net (fo=1, routed)           0.580     1.285    dffr_EXMEM_RegWriteAddr/q[31]_i_23_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I2_O)        0.124     1.409 r  dffr_EXMEM_RegWriteAddr/q[31]_i_12/O
                         net (fo=1, routed)           0.402     1.811    dffr_MEMWB_RegWriteAddr/q_reg[3]_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  dffr_MEMWB_RegWriteAddr/q[31]_i_6/O
                         net (fo=32, routed)          0.995     2.930    dffr_IDEX_EX/ForwardA_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I2_O)        0.124     3.054 r  dffr_IDEX_EX/q[31]_i_2__1/O
                         net (fo=40, routed)          1.638     4.692    dffr_IDEX_EX/q_reg[31]
    SLICE_X14Y65         LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dffr_IDEX_EX/q[14]_i_22/O
                         net (fo=1, routed)           0.282     5.098    dffr_IDEX_EX/q[14]_i_22_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.222 r  dffr_IDEX_EX/q[14]_i_21/O
                         net (fo=1, routed)           0.162     5.384    dffr_IDEX_EX/q[14]_i_21_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.508 r  dffr_IDEX_EX/q[14]_i_20/O
                         net (fo=1, routed)           0.291     5.799    dffr_IDEX_EX/q[14]_i_20_n_0
    SLICE_X15Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.923 r  dffr_IDEX_EX/q[14]_i_19/O
                         net (fo=1, routed)           0.436     6.360    dffr_IDEX_EX/q[14]_i_19_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I0_O)        0.124     6.484 r  dffr_IDEX_EX/q[14]_i_18/O
                         net (fo=1, routed)           0.452     6.936    dffr_IDEX_EX/q[14]_i_18_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.060 r  dffr_IDEX_EX/q[14]_i_17/O
                         net (fo=1, routed)           0.502     7.561    dffr_IDEX_EX/q[14]_i_17_n_0
    SLICE_X14Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.685 r  dffr_IDEX_EX/q[14]_i_14/O
                         net (fo=2, routed)           0.828     8.514    dffr_IDEX_EX/q[14]_i_14_n_0
    SLICE_X10Y66         LUT6 (Prop_lut6_I1_O)        0.124     8.638 r  dffr_IDEX_EX/q[6]_i_11/O
                         net (fo=4, routed)           0.816     9.454    dffr_IDEX_EX/q[6]_i_11_n_0
    SLICE_X11Y63         LUT5 (Prop_lut5_I0_O)        0.124     9.578 r  dffr_IDEX_EX/q[2]_i_14/O
                         net (fo=2, routed)           0.588    10.166    dffr_IDEX_EX/q[2]_i_14_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    10.290 r  dffr_IDEX_EX/q[1]_i_9/O
                         net (fo=1, routed)           0.000    10.290    dffr_IDEX_EX/q[1]_i_9_n_0
    SLICE_X12Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    10.504 r  dffr_IDEX_EX/q_reg[1]_i_4/O
                         net (fo=1, routed)           0.307    10.811    dffr_IDEX_EX/q_reg[1]_i_4_n_0
    SLICE_X12Y61         LUT4 (Prop_lut4_I0_O)        0.297    11.108 r  dffr_IDEX_EX/q[1]_i_2__0/O
                         net (fo=1, routed)           0.000    11.108    dffr_IDEX_EX/q[1]_i_2__0_n_0
    SLICE_X12Y61         MUXF7 (Prop_muxf7_I0_O)      0.209    11.317 r  dffr_IDEX_EX/q_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.317    dffr_EXMEM_ALUResult/D[1]
    SLICE_X12Y61         FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.521     8.501    dffr_EXMEM_ALUResult/clk
    SLICE_X12Y61         FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[1]/C
                         clock pessimism              0.559     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X12Y61         FDRE (Setup_fdre_C_D)        0.113     9.099    dffr_EXMEM_ALUResult/q_reg[1]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                 -2.218    

Slack (VIOLATED) :        -2.135ns  (required time - arrival time)
  Source:                 dffr_EXMEM_RegWriteAddr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dffr_EXMEM_ALUResult/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_div rise@10.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        12.122ns  (logic 2.440ns (20.129%)  route 9.682ns (79.871%))
  Logic Levels:           16  (LUT3=1 LUT5=3 LUT6=12)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.645    -0.895    dffr_EXMEM_RegWriteAddr/clk_out1
    SLICE_X11Y59         FDRE                                         r  dffr_EXMEM_RegWriteAddr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dffr_EXMEM_RegWriteAddr/q_reg[2]/Q
                         net (fo=6, routed)           1.020     0.581    dffr_EXMEM_RegWriteAddr/q_reg[4]_0[2]
    SLICE_X12Y58         LUT6 (Prop_lut6_I2_O)        0.124     0.705 r  dffr_EXMEM_RegWriteAddr/q[31]_i_23/O
                         net (fo=1, routed)           0.580     1.285    dffr_EXMEM_RegWriteAddr/q[31]_i_23_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I2_O)        0.124     1.409 r  dffr_EXMEM_RegWriteAddr/q[31]_i_12/O
                         net (fo=1, routed)           0.402     1.811    dffr_MEMWB_RegWriteAddr/q_reg[3]_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  dffr_MEMWB_RegWriteAddr/q[31]_i_6/O
                         net (fo=32, routed)          0.995     2.930    dffr_IDEX_EX/ForwardA_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I2_O)        0.124     3.054 r  dffr_IDEX_EX/q[31]_i_2__1/O
                         net (fo=40, routed)          1.102     4.156    dffr_IDEX_EX/q_reg[31]
    SLICE_X6Y66          LUT6 (Prop_lut6_I1_O)        0.124     4.280 r  dffr_IDEX_EX/q[17]_i_24/O
                         net (fo=1, routed)           0.566     4.846    dffr_IDEX_EX/q[17]_i_24_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.970 r  dffr_IDEX_EX/q[17]_i_23/O
                         net (fo=1, routed)           0.401     5.371    dffr_IDEX_EX/q[17]_i_23_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I0_O)        0.124     5.495 r  dffr_IDEX_EX/q[17]_i_22/O
                         net (fo=1, routed)           0.294     5.789    dffr_IDEX_EX/q[17]_i_22_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.124     5.913 r  dffr_IDEX_EX/q[17]_i_21/O
                         net (fo=1, routed)           0.162     6.075    dffr_IDEX_EX/q[17]_i_21_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.124     6.199 r  dffr_IDEX_EX/q[17]_i_20/O
                         net (fo=1, routed)           0.456     6.655    dffr_IDEX_EX/q[17]_i_20_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I0_O)        0.124     6.779 r  dffr_IDEX_EX/q[17]_i_17/O
                         net (fo=2, routed)           0.559     7.339    dffr_IDEX_EX/q[17]_i_17_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.463 r  dffr_IDEX_EX/q[17]_i_14/O
                         net (fo=2, routed)           0.897     8.359    dffr_IDEX_EX/q[17]_i_14_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I5_O)        0.124     8.483 r  dffr_IDEX_EX/q[17]_i_9/O
                         net (fo=3, routed)           0.428     8.911    dffr_IDEX_EX/q[17]_i_9_n_0
    SLICE_X8Y68          LUT3 (Prop_lut3_I0_O)        0.124     9.035 r  dffr_IDEX_EX/q[15]_i_10/O
                         net (fo=2, routed)           0.701     9.737    dffr_IDEX_Sa/q_reg[1]_5
    SLICE_X7Y68          LUT5 (Prop_lut5_I4_O)        0.124     9.861 r  dffr_IDEX_Sa/q[15]_i_7/O
                         net (fo=1, routed)           0.535    10.395    dffr_IDEX_EX/q_reg[0]_2[0]
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.124    10.519 r  dffr_IDEX_EX/q[15]_i_3/O
                         net (fo=1, routed)           0.584    11.103    dffr_IDEX_EX/q[15]_i_3_n_0
    SLICE_X5Y64          LUT5 (Prop_lut5_I2_O)        0.124    11.227 r  dffr_IDEX_EX/q[15]_i_1__1/O
                         net (fo=1, routed)           0.000    11.227    dffr_EXMEM_ALUResult/D[15]
    SLICE_X5Y64          FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.598     8.578    dffr_EXMEM_ALUResult/clk
    SLICE_X5Y64          FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[15]/C
                         clock pessimism              0.559     9.137    
                         clock uncertainty           -0.074     9.063    
    SLICE_X5Y64          FDRE (Setup_fdre_C_D)        0.029     9.092    dffr_EXMEM_ALUResult/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.092    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                 -2.135    

Slack (VIOLATED) :        -2.125ns  (required time - arrival time)
  Source:                 dffr_IDEX_RtAddr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dffr_EXMEM_ALUResult/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_div rise@10.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        12.170ns  (logic 3.783ns (31.085%)  route 8.387ns (68.915%))
  Logic Levels:           17  (CARRY4=3 LUT3=3 LUT5=6 LUT6=5)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.644    -0.896    dffr_IDEX_RtAddr/clk_out1
    SLICE_X11Y61         FDRE                                         r  dffr_IDEX_RtAddr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  dffr_IDEX_RtAddr/q_reg[2]/Q
                         net (fo=4, routed)           0.972     0.532    dffr_MEMWB_RegWriteAddr/q_reg[4]_1[2]
    SLICE_X11Y60         LUT6 (Prop_lut6_I2_O)        0.124     0.656 r  dffr_MEMWB_RegWriteAddr/q[31]_i_5__1/O
                         net (fo=1, routed)           0.302     0.958    dffr_MEMWB_RegWriteAddr/q[31]_i_5__1_n_0
    SLICE_X10Y61         LUT5 (Prop_lut5_I2_O)        0.124     1.082 r  dffr_MEMWB_RegWriteAddr/q[31]_i_2__2/O
                         net (fo=32, routed)          1.272     2.354    dffr_EXMEM_RegWriteAddr/ForwardB_00
    SLICE_X6Y59          LUT6 (Prop_lut6_I2_O)        0.124     2.478 f  dffr_EXMEM_RegWriteAddr/q[1]_i_1__2/O
                         net (fo=2, routed)           0.462     2.940    dffr_IDEX_Imm/MemWriteData_ex[1]
    SLICE_X7Y59          LUT3 (Prop_lut3_I1_O)        0.118     3.058 r  dffr_IDEX_Imm/q[1]_i_7/O
                         net (fo=14, routed)          0.604     3.662    dffr_IDEX_Imm/EX/ALU/p_0_in[1]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858     4.520 r  dffr_IDEX_Imm/q_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.520    dffr_IDEX_Sa/CO[0]
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.634 r  dffr_IDEX_Sa/q_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.634    dffr_IDEX_Sa/q_reg[8]_i_14_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.856 r  dffr_IDEX_Sa/q_reg[16]_i_16/O[0]
                         net (fo=1, routed)           0.418     5.274    dffr_IDEX_Sa/EX/ALU/B_adder0[9]
    SLICE_X3Y60          LUT3 (Prop_lut3_I1_O)        0.299     5.573 r  dffr_IDEX_Sa/q[9]_i_14/O
                         net (fo=3, routed)           0.448     6.021    dffr_IDEX_EX/B_adder__95[4]
    SLICE_X2Y61          LUT6 (Prop_lut6_I1_O)        0.124     6.145 r  dffr_IDEX_EX/q[10]_i_14/O
                         net (fo=2, routed)           0.622     6.767    dffr_IDEX_EX/EX/ALU/adder_32bits_ALU/mux_adder_inst2/adder_abits_inst1/coi_1
    SLICE_X3Y61          LUT3 (Prop_lut3_I2_O)        0.150     6.917 r  dffr_IDEX_EX/q[15]_i_25/O
                         net (fo=2, routed)           0.594     7.511    dffr_IDEX_EX/EX/ALU/adder_32bits_ALU/mux_adder_inst2/adder_abits_inst1/coi_2
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.326     7.837 r  dffr_IDEX_EX/q[15]_i_14/O
                         net (fo=5, routed)           0.449     8.286    dffr_IDEX_EX/EX/ALU/adder_32bits_ALU/cio_2
    SLICE_X1Y61          LUT5 (Prop_lut5_I1_O)        0.124     8.410 r  dffr_IDEX_EX/q[19]_i_14/O
                         net (fo=6, routed)           0.481     8.891    dffr_IDEX_EX/EX/ALU/adder_32bits_ALU/cio_3
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.124     9.015 r  dffr_IDEX_EX/q[31]_i_20/O
                         net (fo=9, routed)           0.646     9.661    dffr_IDEX_EX/EX/ALU/adder_32bits_ALU/cio_5
    SLICE_X3Y60          LUT5 (Prop_lut5_I1_O)        0.124     9.785 r  dffr_IDEX_EX/q[30]_i_12/O
                         net (fo=1, routed)           0.360    10.145    dffr_IDEX_EX/EX/ALU/adder_32bits_ALU/cio_6
    SLICE_X2Y60          LUT5 (Prop_lut5_I1_O)        0.124    10.269 r  dffr_IDEX_EX/q[30]_i_7/O
                         net (fo=1, routed)           0.282    10.551    dffr_IDEX_EX/EX/ALU/sum[30]
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.124    10.675 r  dffr_IDEX_EX/q[30]_i_4/O
                         net (fo=1, routed)           0.475    11.150    dffr_IDEX_EX/q[30]_i_4_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.124    11.274 r  dffr_IDEX_EX/q[30]_i_1__1/O
                         net (fo=1, routed)           0.000    11.274    dffr_EXMEM_ALUResult/D[30]
    SLICE_X2Y60          FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.603     8.583    dffr_EXMEM_ALUResult/clk
    SLICE_X2Y60          FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[30]/C
                         clock pessimism              0.559     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X2Y60          FDRE (Setup_fdre_C_D)        0.081     9.149    dffr_EXMEM_ALUResult/q_reg[30]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                 -2.125    

Slack (VIOLATED) :        -2.038ns  (required time - arrival time)
  Source:                 dffr_EXMEM_ALUResult/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dffr_EXMEM_ALUResult/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_div rise@10.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        11.984ns  (logic 2.562ns (21.380%)  route 9.422ns (78.620%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=1 LUT6=10 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.645    -0.895    dffr_EXMEM_ALUResult/clk
    SLICE_X11Y60         FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dffr_EXMEM_ALUResult/q_reg[2]/Q
                         net (fo=36, routed)          1.119     0.680    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_19_19/A0
    SLICE_X8Y61          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.132     0.812 r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_19_19/SP/O
                         net (fo=4, routed)           0.779     1.591    dffr_MEMWB_ALUResult/spo[19]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.124     1.715 r  dffr_MEMWB_ALUResult/regs_reg_r1_0_31_18_23_i_1/O
                         net (fo=4, routed)           0.688     2.403    dffr_EXMEM_RegWriteAddr/RegWriteData_wb[19]
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124     2.527 r  dffr_EXMEM_RegWriteAddr/q[19]_i_1__2/O
                         net (fo=2, routed)           0.636     3.162    dffr_IDEX_Imm/MemWriteData_ex[14]
    SLICE_X7Y62          LUT3 (Prop_lut3_I1_O)        0.124     3.286 f  dffr_IDEX_Imm/q[19]_i_7/O
                         net (fo=10, routed)          1.268     4.555    dffr_IDEX_EX/q_reg[15]_7
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.124     4.679 r  dffr_IDEX_EX/q[19]_i_27/O
                         net (fo=1, routed)           0.472     5.150    dffr_IDEX_EX/q[19]_i_27_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.274 r  dffr_IDEX_EX/q[19]_i_26/O
                         net (fo=1, routed)           0.313     5.588    dffr_IDEX_EX/q[19]_i_26_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.712 r  dffr_IDEX_EX/q[19]_i_25/O
                         net (fo=1, routed)           0.282     5.994    dffr_IDEX_EX/q[19]_i_25_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.118 r  dffr_IDEX_EX/q[19]_i_24/O
                         net (fo=1, routed)           0.162     6.280    dffr_IDEX_EX/q[19]_i_24_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.404 r  dffr_IDEX_EX/q[19]_i_23/O
                         net (fo=1, routed)           0.452     6.856    dffr_IDEX_EX/q[19]_i_23_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.980 r  dffr_IDEX_EX/q[19]_i_21/O
                         net (fo=2, routed)           0.316     7.296    dffr_IDEX_EX/q[19]_i_21_n_0
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.420 r  dffr_IDEX_EX/q[11]_i_15/O
                         net (fo=3, routed)           0.751     8.171    dffr_IDEX_EX/q[11]_i_15_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  dffr_IDEX_EX/q[11]_i_12/O
                         net (fo=4, routed)           0.825     9.120    dffr_IDEX_EX/q[11]_i_12_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.124     9.244 r  dffr_IDEX_EX/q[5]_i_8/O
                         net (fo=2, routed)           0.627     9.871    dffr_IDEX_EX/q[5]_i_8_n_0
    SLICE_X8Y63          LUT6 (Prop_lut6_I2_O)        0.124     9.995 r  dffr_IDEX_EX/q[4]_i_4/O
                         net (fo=1, routed)           0.732    10.727    dffr_IDEX_EX/q[4]_i_4_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I0_O)        0.124    10.851 r  dffr_IDEX_EX/q[4]_i_2/O
                         net (fo=1, routed)           0.000    10.851    dffr_IDEX_EX/q[4]_i_2_n_0
    SLICE_X9Y60          MUXF7 (Prop_muxf7_I0_O)      0.238    11.089 r  dffr_IDEX_EX/q_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.089    dffr_EXMEM_ALUResult/D[4]
    SLICE_X9Y60          FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.522     8.502    dffr_EXMEM_ALUResult/clk
    SLICE_X9Y60          FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[4]/C
                         clock pessimism              0.559     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X9Y60          FDRE (Setup_fdre_C_D)        0.064     9.051    dffr_EXMEM_ALUResult/q_reg[4]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                 -2.038    

Slack (VIOLATED) :        -1.955ns  (required time - arrival time)
  Source:                 dffr_EXMEM_ALUResult/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dffr_EXMEM_ALUResult/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_div rise@10.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        11.902ns  (logic 2.536ns (21.310%)  route 9.365ns (78.690%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=1 LUT6=10 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.645    -0.895    dffr_EXMEM_ALUResult/clk
    SLICE_X11Y60         FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dffr_EXMEM_ALUResult/q_reg[2]/Q
                         net (fo=36, routed)          1.119     0.680    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_19_19/A0
    SLICE_X8Y61          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.132     0.812 r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_19_19/SP/O
                         net (fo=4, routed)           0.779     1.591    dffr_MEMWB_ALUResult/spo[19]
    SLICE_X9Y63          LUT3 (Prop_lut3_I0_O)        0.124     1.715 r  dffr_MEMWB_ALUResult/regs_reg_r1_0_31_18_23_i_1/O
                         net (fo=4, routed)           0.688     2.403    dffr_EXMEM_RegWriteAddr/RegWriteData_wb[19]
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124     2.527 r  dffr_EXMEM_RegWriteAddr/q[19]_i_1__2/O
                         net (fo=2, routed)           0.636     3.162    dffr_IDEX_Imm/MemWriteData_ex[14]
    SLICE_X7Y62          LUT3 (Prop_lut3_I1_O)        0.124     3.286 f  dffr_IDEX_Imm/q[19]_i_7/O
                         net (fo=10, routed)          1.268     4.555    dffr_IDEX_EX/q_reg[15]_7
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.124     4.679 r  dffr_IDEX_EX/q[19]_i_27/O
                         net (fo=1, routed)           0.472     5.150    dffr_IDEX_EX/q[19]_i_27_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.274 r  dffr_IDEX_EX/q[19]_i_26/O
                         net (fo=1, routed)           0.313     5.588    dffr_IDEX_EX/q[19]_i_26_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.712 r  dffr_IDEX_EX/q[19]_i_25/O
                         net (fo=1, routed)           0.282     5.994    dffr_IDEX_EX/q[19]_i_25_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.118 r  dffr_IDEX_EX/q[19]_i_24/O
                         net (fo=1, routed)           0.162     6.280    dffr_IDEX_EX/q[19]_i_24_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.404 r  dffr_IDEX_EX/q[19]_i_23/O
                         net (fo=1, routed)           0.452     6.856    dffr_IDEX_EX/q[19]_i_23_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.980 r  dffr_IDEX_EX/q[19]_i_21/O
                         net (fo=2, routed)           0.316     7.296    dffr_IDEX_EX/q[19]_i_21_n_0
    SLICE_X12Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.420 r  dffr_IDEX_EX/q[11]_i_15/O
                         net (fo=3, routed)           0.751     8.171    dffr_IDEX_EX/q[11]_i_15_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  dffr_IDEX_EX/q[11]_i_12/O
                         net (fo=4, routed)           0.974     9.269    dffr_IDEX_EX/q[11]_i_12_n_0
    SLICE_X15Y65         LUT6 (Prop_lut6_I1_O)        0.124     9.393 r  dffr_IDEX_EX/q[9]_i_8/O
                         net (fo=2, routed)           0.467     9.860    dffr_IDEX_EX/q[9]_i_8_n_0
    SLICE_X15Y65         LUT6 (Prop_lut6_I0_O)        0.124     9.984 r  dffr_IDEX_EX/q[9]_i_4/O
                         net (fo=1, routed)           0.687    10.671    dffr_IDEX_EX/q[9]_i_4_n_0
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.124    10.795 r  dffr_IDEX_EX/q[9]_i_2/O
                         net (fo=1, routed)           0.000    10.795    dffr_IDEX_EX/q[9]_i_2_n_0
    SLICE_X13Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    11.007 r  dffr_IDEX_EX/q_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    11.007    dffr_EXMEM_ALUResult/D[9]
    SLICE_X13Y58         FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.523     8.503    dffr_EXMEM_ALUResult/clk
    SLICE_X13Y58         FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[9]/C
                         clock pessimism              0.559     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X13Y58         FDRE (Setup_fdre_C_D)        0.064     9.052    dffr_EXMEM_ALUResult/q_reg[9]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                 -1.955    

Slack (VIOLATED) :        -1.947ns  (required time - arrival time)
  Source:                 dffr_IDEX_RtAddr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dffr_EXMEM_ALUResult/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_div rise@10.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        11.938ns  (logic 3.783ns (31.688%)  route 8.155ns (68.312%))
  Logic Levels:           17  (CARRY4=3 LUT3=3 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.644    -0.896    dffr_IDEX_RtAddr/clk_out1
    SLICE_X11Y61         FDRE                                         r  dffr_IDEX_RtAddr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  dffr_IDEX_RtAddr/q_reg[2]/Q
                         net (fo=4, routed)           0.972     0.532    dffr_MEMWB_RegWriteAddr/q_reg[4]_1[2]
    SLICE_X11Y60         LUT6 (Prop_lut6_I2_O)        0.124     0.656 r  dffr_MEMWB_RegWriteAddr/q[31]_i_5__1/O
                         net (fo=1, routed)           0.302     0.958    dffr_MEMWB_RegWriteAddr/q[31]_i_5__1_n_0
    SLICE_X10Y61         LUT5 (Prop_lut5_I2_O)        0.124     1.082 r  dffr_MEMWB_RegWriteAddr/q[31]_i_2__2/O
                         net (fo=32, routed)          1.272     2.354    dffr_EXMEM_RegWriteAddr/ForwardB_00
    SLICE_X6Y59          LUT6 (Prop_lut6_I2_O)        0.124     2.478 f  dffr_EXMEM_RegWriteAddr/q[1]_i_1__2/O
                         net (fo=2, routed)           0.462     2.940    dffr_IDEX_Imm/MemWriteData_ex[1]
    SLICE_X7Y59          LUT3 (Prop_lut3_I1_O)        0.118     3.058 r  dffr_IDEX_Imm/q[1]_i_7/O
                         net (fo=14, routed)          0.604     3.662    dffr_IDEX_Imm/EX/ALU/p_0_in[1]
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858     4.520 r  dffr_IDEX_Imm/q_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.520    dffr_IDEX_Sa/CO[0]
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.634 r  dffr_IDEX_Sa/q_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.634    dffr_IDEX_Sa/q_reg[8]_i_14_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.856 r  dffr_IDEX_Sa/q_reg[16]_i_16/O[0]
                         net (fo=1, routed)           0.418     5.274    dffr_IDEX_Sa/EX/ALU/B_adder0[9]
    SLICE_X3Y60          LUT3 (Prop_lut3_I1_O)        0.299     5.573 r  dffr_IDEX_Sa/q[9]_i_14/O
                         net (fo=3, routed)           0.448     6.021    dffr_IDEX_EX/B_adder__95[4]
    SLICE_X2Y61          LUT6 (Prop_lut6_I1_O)        0.124     6.145 r  dffr_IDEX_EX/q[10]_i_14/O
                         net (fo=2, routed)           0.622     6.767    dffr_IDEX_EX/EX/ALU/adder_32bits_ALU/mux_adder_inst2/adder_abits_inst1/coi_1
    SLICE_X3Y61          LUT3 (Prop_lut3_I2_O)        0.150     6.917 r  dffr_IDEX_EX/q[15]_i_25/O
                         net (fo=2, routed)           0.594     7.511    dffr_IDEX_EX/EX/ALU/adder_32bits_ALU/mux_adder_inst2/adder_abits_inst1/coi_2
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.326     7.837 r  dffr_IDEX_EX/q[15]_i_14/O
                         net (fo=5, routed)           0.449     8.286    dffr_IDEX_EX/EX/ALU/adder_32bits_ALU/cio_2
    SLICE_X1Y61          LUT5 (Prop_lut5_I1_O)        0.124     8.410 r  dffr_IDEX_EX/q[19]_i_14/O
                         net (fo=6, routed)           0.481     8.891    dffr_IDEX_EX/EX/ALU/adder_32bits_ALU/cio_3
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.124     9.015 r  dffr_IDEX_EX/q[31]_i_20/O
                         net (fo=9, routed)           0.665     9.680    dffr_IDEX_EX/EX/ALU/adder_32bits_ALU/cio_5
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.124     9.804 r  dffr_IDEX_EX/q[28]_i_9/O
                         net (fo=1, routed)           0.426    10.230    dffr_IDEX_EX/EX/ALU/sum[28]
    SLICE_X1Y62          LUT6 (Prop_lut6_I5_O)        0.124    10.354 r  dffr_IDEX_EX/q[28]_i_5/O
                         net (fo=1, routed)           0.289    10.643    dffr_IDEX_EX/q[28]_i_5_n_0
    SLICE_X1Y63          LUT4 (Prop_lut4_I3_O)        0.124    10.767 r  dffr_IDEX_EX/q[28]_i_3/O
                         net (fo=1, routed)           0.151    10.919    dffr_IDEX_EX/q[28]_i_3_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124    11.043 r  dffr_IDEX_EX/q[28]_i_1__1/O
                         net (fo=1, routed)           0.000    11.043    dffr_EXMEM_ALUResult/D[28]
    SLICE_X1Y63          FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.600     8.580    dffr_EXMEM_ALUResult/clk
    SLICE_X1Y63          FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[28]/C
                         clock pessimism              0.559     9.139    
                         clock uncertainty           -0.074     9.065    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.031     9.096    dffr_EXMEM_ALUResult/q_reg[28]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                 -1.947    

Slack (VIOLATED) :        -1.931ns  (required time - arrival time)
  Source:                 dffr_MEMWB_RegWriteAddr/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dffr_EXMEM_ALUResult/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_div rise@10.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        11.907ns  (logic 2.611ns (21.928%)  route 9.296ns (78.072%))
  Logic Levels:           15  (LUT3=1 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.645    -0.895    dffr_MEMWB_RegWriteAddr/clk_out1
    SLICE_X10Y60         FDRE                                         r  dffr_MEMWB_RegWriteAddr/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  dffr_MEMWB_RegWriteAddr/q_reg[2]/Q
                         net (fo=102, routed)         0.853     0.476    dffr_MEMWB_RegWriteAddr/q_reg[0]_1[2]
    SLICE_X12Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.600 r  dffr_MEMWB_RegWriteAddr/q[31]_i_7__0/O
                         net (fo=2, routed)           0.568     1.168    dffr_EXMEM_RegWriteAddr/p_3_in
    SLICE_X11Y60         LUT6 (Prop_lut6_I5_O)        0.124     1.292 r  dffr_EXMEM_RegWriteAddr/q[31]_i_3__1/O
                         net (fo=32, routed)          0.728     2.019    dffr_EXMEM_RegWriteAddr/q[31]_i_3__1_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I3_O)        0.124     2.143 r  dffr_EXMEM_RegWriteAddr/q[27]_i_1__2/O
                         net (fo=2, routed)           0.969     3.113    dffr_IDEX_Imm/MemWriteData_ex[22]
    SLICE_X7Y61          LUT3 (Prop_lut3_I1_O)        0.149     3.262 f  dffr_IDEX_Imm/q[27]_i_8/O
                         net (fo=11, routed)          0.978     4.239    dffr_IDEX_EX/q_reg[15]_15
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.332     4.571 r  dffr_IDEX_EX/q[27]_i_17/O
                         net (fo=1, routed)           0.306     4.877    dffr_IDEX_EX/q[27]_i_17_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.001 r  dffr_IDEX_EX/q[27]_i_16/O
                         net (fo=1, routed)           0.593     5.594    dffr_IDEX_EX/q[27]_i_16_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.718 r  dffr_IDEX_EX/q[27]_i_15/O
                         net (fo=1, routed)           0.296     6.014    dffr_IDEX_EX/q[27]_i_15_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.138 r  dffr_IDEX_EX/q[27]_i_14/O
                         net (fo=1, routed)           0.149     6.287    dffr_IDEX_EX/q[27]_i_14_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.411 r  dffr_IDEX_EX/q[27]_i_13/O
                         net (fo=1, routed)           0.154     6.566    dffr_IDEX_EX/q[27]_i_13_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.690 r  dffr_IDEX_EX/q[27]_i_12/O
                         net (fo=2, routed)           0.504     7.193    dffr_IDEX_EX/q[27]_i_12_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124     7.317 r  dffr_IDEX_EX/q[27]_i_10/O
                         net (fo=5, routed)           1.069     8.386    dffr_IDEX_EX/q_reg[19]
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.124     8.510 r  dffr_IDEX_EX/q[19]_i_9/O
                         net (fo=4, routed)           1.126     9.637    dffr_IDEX_EX/q[19]_i_9_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I3_O)        0.124     9.761 r  dffr_IDEX_EX/q[17]_i_5/O
                         net (fo=1, routed)           0.343    10.104    dffr_IDEX_EX/EX/ALU/data11[17]
    SLICE_X9Y68          LUT5 (Prop_lut5_I0_O)        0.124    10.228 r  dffr_IDEX_EX/q[17]_i_3/O
                         net (fo=1, routed)           0.660    10.888    dffr_IDEX_EX/q[17]_i_3_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I3_O)        0.124    11.012 r  dffr_IDEX_EX/q[17]_i_1__1/O
                         net (fo=1, routed)           0.000    11.012    dffr_EXMEM_ALUResult/D[17]
    SLICE_X10Y62         FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         1.523     8.503    dffr_EXMEM_ALUResult/clk
    SLICE_X10Y62         FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[17]/C
                         clock pessimism              0.575     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X10Y62         FDRE (Setup_fdre_C_D)        0.077     9.081    dffr_EXMEM_ALUResult/q_reg[17]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                 -1.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dffr_EXMEM_MemWriteData/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.602    -0.562    dffr_EXMEM_MemWriteData/clk
    SLICE_X3Y60          FDRE                                         r  dffr_EXMEM_MemWriteData/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  dffr_EXMEM_MemWriteData/q_reg[14]/Q
                         net (fo=1, routed)           0.116    -0.305    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/D
    SLICE_X6Y60          RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.872    -0.801    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/WCLK
    SLICE_X6Y60          RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP/CLK
                         clock pessimism              0.275    -0.526    
    SLICE_X6Y60          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147    -0.379    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dffr_EXMEM_MemWriteData/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.572    -0.592    dffr_EXMEM_MemWriteData/clk
    SLICE_X9Y62          FDRE                                         r  dffr_EXMEM_MemWriteData/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  dffr_EXMEM_MemWriteData/q_reg[25]/Q
                         net (fo=1, routed)           0.116    -0.335    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/D
    SLICE_X8Y62          RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.842    -0.831    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/WCLK
    SLICE_X8Y62          RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/SP/CLK
                         clock pessimism              0.252    -0.579    
    SLICE_X8Y62          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147    -0.432    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_25_25/SP
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dffr_EXMEM_MemWriteData/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_18_18/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.573    -0.591    dffr_EXMEM_MemWriteData/clk
    SLICE_X9Y61          FDRE                                         r  dffr_EXMEM_MemWriteData/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  dffr_EXMEM_MemWriteData/q_reg[18]/Q
                         net (fo=1, routed)           0.116    -0.334    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_18_18/D
    SLICE_X8Y61          RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.844    -0.829    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_18_18/WCLK
    SLICE_X8Y61          RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_18_18/SP/CLK
                         clock pessimism              0.251    -0.578    
    SLICE_X8Y61          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147    -0.431    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_18_18/SP
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dffr_EXMEM_MemWriteData/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.574    -0.590    dffr_EXMEM_MemWriteData/clk
    SLICE_X10Y57         FDRE                                         r  dffr_EXMEM_MemWriteData/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  dffr_EXMEM_MemWriteData/q_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.314    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/D
    SLICE_X10Y58         RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.845    -0.828    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/WCLK
    SLICE_X10Y58         RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP/CLK
                         clock pessimism              0.254    -0.574    
    SLICE_X10Y58         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147    -0.427    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dffr_EXMEM_MemWriteData/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_23_23/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.600    -0.564    dffr_EXMEM_MemWriteData/clk
    SLICE_X6Y62          FDRE                                         r  dffr_EXMEM_MemWriteData/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  dffr_EXMEM_MemWriteData/q_reg[23]/Q
                         net (fo=1, routed)           0.113    -0.287    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_23_23/D
    SLICE_X6Y61          RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_23_23/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.872    -0.801    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_23_23/WCLK
    SLICE_X6Y61          RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_23_23/SP/CLK
                         clock pessimism              0.254    -0.547    
    SLICE_X6Y61          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.403    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_23_23/SP
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dffr_EXMEM_MemWriteData/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_9_9/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.566%)  route 0.120ns (48.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.573    -0.591    dffr_EXMEM_MemWriteData/clk
    SLICE_X9Y60          FDRE                                         r  dffr_EXMEM_MemWriteData/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  dffr_EXMEM_MemWriteData/q_reg[9]/Q
                         net (fo=1, routed)           0.120    -0.343    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_9_9/D
    SLICE_X10Y60         RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.844    -0.829    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_9_9/WCLK
    SLICE_X10Y60         RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_9_9/SP/CLK
                         clock pessimism              0.275    -0.554    
    SLICE_X10Y60         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.091    -0.463    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_9_9/SP
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dffr_EXMEM_MemWriteData/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_24_24/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.572    -0.592    dffr_EXMEM_MemWriteData/clk
    SLICE_X9Y62          FDRE                                         r  dffr_EXMEM_MemWriteData/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  dffr_EXMEM_MemWriteData/q_reg[24]/Q
                         net (fo=1, routed)           0.144    -0.307    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_24_24/D
    SLICE_X8Y62          RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.842    -0.831    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_24_24/WCLK
    SLICE_X8Y62          RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_24_24/SP/CLK
                         clock pessimism              0.252    -0.579    
    SLICE_X8Y62          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.435    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_24_24/SP
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dffr_EXMEM_MemWriteData/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.857%)  route 0.173ns (55.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.573    -0.591    dffr_EXMEM_MemWriteData/clk
    SLICE_X9Y60          FDRE                                         r  dffr_EXMEM_MemWriteData/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  dffr_EXMEM_MemWriteData/q_reg[10]/Q
                         net (fo=1, routed)           0.173    -0.277    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/D
    SLICE_X10Y59         RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.845    -0.828    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/WCLK
    SLICE_X10Y59         RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/CLK
                         clock pessimism              0.275    -0.553    
    SLICE_X10Y59         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147    -0.406    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dffr_EXMEM_MemWriteData/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.946%)  route 0.173ns (55.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.574    -0.590    dffr_EXMEM_MemWriteData/clk
    SLICE_X9Y59          FDRE                                         r  dffr_EXMEM_MemWriteData/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  dffr_EXMEM_MemWriteData/q_reg[5]/Q
                         net (fo=1, routed)           0.173    -0.277    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/D
    SLICE_X10Y58         RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.845    -0.828    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/WCLK
    SLICE_X10Y58         RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/SP/CLK
                         clock pessimism              0.275    -0.553    
    SLICE_X10Y58         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.409    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/SP
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dffr_EXMEM_ALUResult/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_6_6/SP/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_div  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.848%)  route 0.316ns (69.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.573    -0.591    dffr_EXMEM_ALUResult/clk
    SLICE_X11Y60         FDRE                                         r  dffr_EXMEM_ALUResult/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  dffr_EXMEM_ALUResult/q_reg[2]/Q
                         net (fo=36, routed)          0.316    -0.134    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_6_6/A0
    SLICE_X10Y60         RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_6_6/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_div
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=437, routed)         0.844    -0.829    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_6_6/WCLK
    SLICE_X10Y60         RAMS64E                                      r  dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_6_6/SP/CLK
                         clock pessimism              0.251    -0.578    
    SLICE_X10Y60         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.268    dataram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_div
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y58      dffr_EXMEM_ALUResult/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y66     dffr_EXMEM_ALUResult/q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y65     dffr_EXMEM_ALUResult/q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y64      dffr_EXMEM_ALUResult/q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y64      dffr_EXMEM_ALUResult/q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y66     dffr_EXMEM_ALUResult/q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y64      dffr_EXMEM_ALUResult/q_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y58      dffr_EXMEM_ALUResult/q_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y56     ID/MultiRegisters/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y56     ID/MultiRegisters/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y56     ID/MultiRegisters/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y56     ID/MultiRegisters/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y56     ID/MultiRegisters/regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y56     ID/MultiRegisters/regs_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y56     ID/MultiRegisters/regs_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y55      ID/MultiRegisters/regs_reg_r1_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y55      ID/MultiRegisters/regs_reg_r1_0_31_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y55      ID/MultiRegisters/regs_reg_r1_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y57      ID/MultiRegisters/regs_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y57      ID/MultiRegisters/regs_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y57      ID/MultiRegisters/regs_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y57      ID/MultiRegisters/regs_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y57      ID/MultiRegisters/regs_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y57      ID/MultiRegisters/regs_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y57      ID/MultiRegisters/regs_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y57      ID/MultiRegisters/regs_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y57      ID/MultiRegisters/regs_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y57      ID/MultiRegisters/regs_reg_r1_0_31_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_div
  To Clock:  clkfbout_clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_div
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBOUT



