TimeQuest Timing Analyzer report for radioberry
Tue Dec 11 16:54:49 2018
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'virt_ad9866_rxclk_tx'
 15. Slow 1200mV 85C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'spi_sck'
 17. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 18. Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 19. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 20. Slow 1200mV 85C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Setup: 'pi_clk'
 22. Slow 1200mV 85C Model Setup: 'pi_clk2'
 23. Slow 1200mV 85C Model Setup: 'spi_ce1'
 24. Slow 1200mV 85C Model Setup: 'ddr_mux:ddr_mux_inst1|rd_req'
 25. Slow 1200mV 85C Model Setup: 'ddr_mux:ddr_mux_inst2|rd_req'
 26. Slow 1200mV 85C Model Hold: 'spi_ce1'
 27. Slow 1200mV 85C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 29. Slow 1200mV 85C Model Hold: 'spi_sck'
 30. Slow 1200mV 85C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 85C Model Hold: 'ddr_mux:ddr_mux_inst1|rd_req'
 32. Slow 1200mV 85C Model Hold: 'ddr_mux:ddr_mux_inst2|rd_req'
 33. Slow 1200mV 85C Model Hold: 'pi_clk'
 34. Slow 1200mV 85C Model Hold: 'pi_clk2'
 35. Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 36. Slow 1200mV 85C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 37. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 38. Slow 1200mV 85C Model Hold: 'virt_ad9866_rxclk_tx'
 39. Slow 1200mV 85C Model Metastability Summary
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Setup: 'virt_ad9866_rxclk_tx'
 48. Slow 1200mV 0C Model Setup: 'spi_sck'
 49. Slow 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 50. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 51. Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 52. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 53. Slow 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Setup: 'pi_clk'
 55. Slow 1200mV 0C Model Setup: 'pi_clk2'
 56. Slow 1200mV 0C Model Setup: 'spi_ce1'
 57. Slow 1200mV 0C Model Setup: 'ddr_mux:ddr_mux_inst1|rd_req'
 58. Slow 1200mV 0C Model Setup: 'ddr_mux:ddr_mux_inst2|rd_req'
 59. Slow 1200mV 0C Model Hold: 'spi_ce1'
 60. Slow 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 62. Slow 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 63. Slow 1200mV 0C Model Hold: 'ddr_mux:ddr_mux_inst1|rd_req'
 64. Slow 1200mV 0C Model Hold: 'ddr_mux:ddr_mux_inst2|rd_req'
 65. Slow 1200mV 0C Model Hold: 'spi_sck'
 66. Slow 1200mV 0C Model Hold: 'pi_clk'
 67. Slow 1200mV 0C Model Hold: 'pi_clk2'
 68. Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 69. Slow 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 70. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 71. Slow 1200mV 0C Model Hold: 'virt_ad9866_rxclk_tx'
 72. Slow 1200mV 0C Model Metastability Summary
 73. Fast 1200mV 0C Model Setup Summary
 74. Fast 1200mV 0C Model Hold Summary
 75. Fast 1200mV 0C Model Recovery Summary
 76. Fast 1200mV 0C Model Removal Summary
 77. Fast 1200mV 0C Model Minimum Pulse Width Summary
 78. Fast 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 79. Fast 1200mV 0C Model Setup: 'virt_ad9866_rxclk_tx'
 80. Fast 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 81. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 82. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 83. Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 84. Fast 1200mV 0C Model Setup: 'spi_sck'
 85. Fast 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 86. Fast 1200mV 0C Model Setup: 'pi_clk2'
 87. Fast 1200mV 0C Model Setup: 'pi_clk'
 88. Fast 1200mV 0C Model Setup: 'spi_ce1'
 89. Fast 1200mV 0C Model Setup: 'ddr_mux:ddr_mux_inst1|rd_req'
 90. Fast 1200mV 0C Model Setup: 'ddr_mux:ddr_mux_inst2|rd_req'
 91. Fast 1200mV 0C Model Hold: 'spi_ce1'
 92. Fast 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Hold: 'spi_sck'
 94. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 95. Fast 1200mV 0C Model Hold: 'ddr_mux:ddr_mux_inst2|rd_req'
 96. Fast 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 97. Fast 1200mV 0C Model Hold: 'ddr_mux:ddr_mux_inst1|rd_req'
 98. Fast 1200mV 0C Model Hold: 'pi_clk'
 99. Fast 1200mV 0C Model Hold: 'pi_clk2'
100. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
101. Fast 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'
102. Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
103. Fast 1200mV 0C Model Hold: 'virt_ad9866_rxclk_tx'
104. Fast 1200mV 0C Model Metastability Summary
105. Multicorner Timing Analysis Summary
106. Board Trace Model Assignments
107. Input Transition Times
108. Signal Integrity Metrics (Slow 1200mv 0c Model)
109. Signal Integrity Metrics (Slow 1200mv 85c Model)
110. Signal Integrity Metrics (Fast 1200mv 0c Model)
111. Setup Transfers
112. Hold Transfers
113. Recovery Transfers
114. Removal Transfers
115. Report TCCS
116. Report RSKM
117. Unconstrained Paths Summary
118. Clock Status Summary
119. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                 ;
; Revision Name         ; radioberry                                          ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YE144C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  24.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; sdc/radioberry.sdc ; OK     ; Tue Dec 11 16:54:31 2018 ;
+--------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; Clock Name                                                 ; Type      ; Period   ; Frequency  ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                       ; Targets                                                        ;
+------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; ad9866:ad9866_inst|dut1_pc[0]                              ; Base      ; 10.000   ; 100.0 MHz  ; 0.000 ; 5.000    ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { ad9866:ad9866_inst|dut1_pc[0] }                              ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13.020   ; 76.8 MHz   ; 0.000 ; 6.510    ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk_76m8 ; ad9866pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 6.510    ; 153.6 MHz  ; 0.000 ; 3.255    ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk_76m8 ; ad9866pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 4.068    ; 245.76 MHz ; 0.000 ; 2.034    ; 50.00      ; 5         ; 16          ;       ;        ;           ;            ; false    ; clk_76m8 ; ad9866pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 100.091  ; 9.99 MHz   ; 0.000 ; 50.045   ; 50.00      ; 123       ; 16          ;       ;        ;           ;            ; false    ; clk_76m8 ; ad9866pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] } ;
; clk_76m8                                                   ; Base      ; 13.020   ; 76.8 MHz   ; 0.000 ; 6.510    ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { clk_76m8 }                                                   ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; Base      ; 5000.000 ; 0.2 MHz    ; 0.000 ; 2500.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { ddr_mux:ddr_mux_inst1|rd_req }                               ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; Base      ; 5000.000 ; 0.2 MHz    ; 0.000 ; 2500.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { ddr_mux:ddr_mux_inst2|rd_req }                               ;
; pi_clk                                                     ; Base      ; 208.333  ; 4.8 MHz    ; 0.000 ; 104.166  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { pi_clk }                                                     ;
; pi_clk2                                                    ; Base      ; 208.333  ; 4.8 MHz    ; 0.000 ; 104.166  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { pi_clk2 }                                                    ;
; spi_ce0                                                    ; Base      ; 2500.000 ; 0.4 MHz    ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { spi_ce[0] }                                                  ;
; spi_ce1                                                    ; Base      ; 2500.000 ; 0.4 MHz    ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { spi_ce[1] }                                                  ;
; spi_sck                                                    ; Base      ; 64.000   ; 15.63 MHz  ; 0.000 ; 32.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { spi_sck }                                                    ;
; spi_slave:spi_slave_rx2_inst|done                          ; Base      ; 2500.000 ; 0.4 MHz    ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { spi_slave:spi_slave_rx2_inst|done }                          ;
; spi_slave:spi_slave_rx_inst|done                           ; Base      ; 2500.000 ; 0.4 MHz    ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { spi_slave:spi_slave_rx_inst|done }                           ;
; virt_ad9866_rxclk_rx                                       ; Virtual   ; 6.510    ; 153.6 MHz  ; 0.000 ; 3.255    ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { }                                                            ;
; virt_ad9866_rxclk_tx                                       ; Virtual   ; 6.510    ; 153.6 MHz  ; 0.000 ; 3.255    ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { }                                                            ;
+------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                            ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note                                              ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------+
; 96.33 MHz  ; 96.33 MHz       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 108.84 MHz ; 108.84 MHz      ; spi_sck                                                    ;                                                   ;
; 131.89 MHz ; 131.89 MHz      ; ad9866:ad9866_inst|dut1_pc[0]                              ;                                                   ;
; 159.11 MHz ; 159.11 MHz      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 178.0 MHz  ; 63.75 MHz       ; spi_ce1                                                    ; limit due to minimum port rate restriction (tmin) ;
; 208.07 MHz ; 63.75 MHz       ; pi_clk                                                     ; limit due to minimum port rate restriction (tmin) ;
; 210.61 MHz ; 63.75 MHz       ; pi_clk2                                                    ; limit due to minimum port rate restriction (tmin) ;
; 274.5 MHz  ; 238.04 MHz      ; ddr_mux:ddr_mux_inst1|rd_req                               ; limit due to minimum period restriction (tmin)    ;
; 274.5 MHz  ; 238.04 MHz      ; ddr_mux:ddr_mux_inst2|rd_req                               ; limit due to minimum period restriction (tmin)    ;
; 288.43 MHz ; 288.43 MHz      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ;                                                   ;
; 401.12 MHz ; 238.04 MHz      ; spi_slave:spi_slave_rx_inst|done                           ; limit due to minimum period restriction (tmin)    ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+------------------------------------------------------------+----------+---------------+
; Clock                                                      ; Slack    ; End Point TNS ;
+------------------------------------------------------------+----------+---------------+
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.008    ; 0.000         ;
; virt_ad9866_rxclk_tx                                       ; 0.051    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.601    ; 0.000         ;
; spi_sck                                                    ; 0.735    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                           ; 1.067    ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; 1.209    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                          ; 1.669    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.639    ; 0.000         ;
; pi_clk                                                     ; 101.764  ; 0.000         ;
; pi_clk2                                                    ; 101.793  ; 0.000         ;
; spi_ce1                                                    ; 2494.382 ; 0.000         ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; 4996.357 ; 0.000         ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; 4996.357 ; 0.000         ;
+------------------------------------------------------------+----------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                 ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; spi_ce1                                                    ; 0.281 ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.330 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                           ; 0.435 ; 0.000         ;
; spi_sck                                                    ; 0.452 ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.453 ; 0.000         ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; 0.453 ; 0.000         ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; 0.453 ; 0.000         ;
; pi_clk                                                     ; 0.467 ; 0.000         ;
; pi_clk2                                                    ; 0.490 ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; 0.680 ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.748 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                          ; 0.969 ; 0.000         ;
; virt_ad9866_rxclk_tx                                       ; 3.074 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+------------------------------------------------------------+----------+---------------+
; Clock                                                      ; Slack    ; End Point TNS ;
+------------------------------------------------------------+----------+---------------+
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.178    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.510    ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; 4.439    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.535    ; 0.000         ;
; clk_76m8                                                   ; 6.059    ; 0.000         ;
; spi_sck                                                    ; 31.529   ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 49.233   ; 0.000         ;
; pi_clk                                                     ; 102.388  ; 0.000         ;
; pi_clk2                                                    ; 102.549  ; 0.000         ;
; spi_ce0                                                    ; 1248.993 ; 0.000         ;
; spi_ce1                                                    ; 1249.056 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                           ; 1249.471 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                          ; 1249.518 ; 0.000         ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; 2499.565 ; 0.000         ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; 2499.575 ; 0.000         ;
+------------------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                     ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.008 ; ad9866_rx[0]                                                   ; rffe_ad9866_rx_d1[0]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.196     ; 1.125      ;
; 0.010 ; ad9866_rxsync                                                  ; rffe_ad9866_rxsync_d1                                       ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.194     ; 1.125      ;
; 0.012 ; ad9866_rx[1]                                                   ; rffe_ad9866_rx_d1[1]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.192     ; 1.125      ;
; 0.014 ; ad9866_rx[2]                                                   ; rffe_ad9866_rx_d1[2]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.190     ; 1.125      ;
; 0.015 ; ad9866_rx[3]                                                   ; rffe_ad9866_rx_d1[3]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.189     ; 1.125      ;
; 0.015 ; ad9866_rx[4]                                                   ; rffe_ad9866_rx_d1[4]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.189     ; 1.125      ;
; 0.015 ; ad9866_rx[5]                                                   ; rffe_ad9866_rx_d1[5]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.189     ; 1.125      ;
; 0.225 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[17]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.332      ;
; 0.225 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[16]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.332      ;
; 0.225 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[15]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.332      ;
; 0.225 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[14]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.332      ;
; 0.225 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[13]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.332      ;
; 0.225 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[12]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.332      ;
; 0.225 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[11]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.332      ;
; 0.225 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[5]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.332      ;
; 0.225 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[4]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.332      ;
; 0.225 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[3]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.332      ;
; 0.225 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[1]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.332      ;
; 0.225 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[0]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.332      ;
; 0.225 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[2]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.332      ;
; 0.225 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[10]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.332      ;
; 0.225 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[9]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.332      ;
; 0.225 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[8]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.332      ;
; 0.225 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[7]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.332      ;
; 0.225 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[6]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.332      ;
; 0.289 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[17]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.268      ;
; 0.289 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[16]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.268      ;
; 0.289 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[15]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.268      ;
; 0.289 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[14]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.268      ;
; 0.289 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[13]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.268      ;
; 0.289 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[12]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.268      ;
; 0.289 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[11]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.268      ;
; 0.289 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[10]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.268      ;
; 0.289 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[3]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.268      ;
; 0.289 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[2]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.268      ;
; 0.289 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[1]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.268      ;
; 0.289 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[0]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.268      ;
; 0.289 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[9]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.268      ;
; 0.289 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[8]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.268      ;
; 0.289 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[7]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.268      ;
; 0.289 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[5]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.268      ;
; 0.289 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[4]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.268      ;
; 0.289 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[6]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.046      ; 6.268      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[35]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.108      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[34]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.108      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[33]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.108      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[32]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.108      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[31]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.108      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[30]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.108      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[29]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.108      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[22]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.108      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[21]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.108      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[20]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.108      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[18]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.108      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[19]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.108      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[28]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.108      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[27]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.108      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[26]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.108      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[25]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.108      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[24]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.108      ;
; 0.451 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[23]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.108      ;
; 0.492 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[35]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.067      ;
; 0.492 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[34]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.067      ;
; 0.492 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[33]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.067      ;
; 0.492 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[32]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.067      ;
; 0.492 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[31]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.067      ;
; 0.492 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[30]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.067      ;
; 0.492 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[29]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.067      ;
; 0.492 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[28]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.067      ;
; 0.492 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[23]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.067      ;
; 0.492 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[22]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.067      ;
; 0.492 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[19]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.067      ;
; 0.492 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[18]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.067      ;
; 0.492 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[21]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.067      ;
; 0.492 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[20]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.067      ;
; 0.492 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[27]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.067      ;
; 0.492 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[26]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.067      ;
; 0.492 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[25]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.067      ;
; 0.492 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[24]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.067      ;
; 0.497 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[35]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.062      ;
; 0.497 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[34]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.062      ;
; 0.497 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[33]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.062      ;
; 0.497 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[32]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.062      ;
; 0.497 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[31]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.062      ;
; 0.497 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[24]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.062      ;
; 0.497 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[23]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.062      ;
; 0.497 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[22]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.062      ;
; 0.497 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[21]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.062      ;
; 0.497 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[20]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.062      ;
; 0.497 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[19]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.062      ;
; 0.497 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[18]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.062      ;
; 0.497 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[30]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.062      ;
; 0.497 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[29]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.062      ;
; 0.497 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[28]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.062      ;
; 0.497 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[27]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.062      ;
; 0.497 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[26]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.062      ;
; 0.497 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[25]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.048      ; 6.062      ;
; 0.499 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[17] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 6.057      ;
; 0.499 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[16] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 6.057      ;
; 0.499 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[15] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.045      ; 6.057      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virt_ad9866_rxclk_tx'                                                                                                                     ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node       ; Launch Clock                                               ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; 0.051 ; ad9866_tx[5]~reg0  ; ad9866_tx[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 6.510        ; -0.440     ; 3.429      ;
; 0.061 ; ad9866_tx[2]~reg0  ; ad9866_tx[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 6.510        ; -0.430     ; 3.429      ;
; 0.063 ; ad9866_tx[3]~reg0  ; ad9866_tx[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 6.510        ; -0.428     ; 3.429      ;
; 0.073 ; ad9866_tx[0]~reg0  ; ad9866_tx[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 6.510        ; -0.418     ; 3.429      ;
; 0.239 ; ad9866_tx[1]~reg0  ; ad9866_tx[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 6.510        ; -0.430     ; 3.251      ;
; 0.256 ; ad9866_txsync~reg0 ; ad9866_txsync ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 6.510        ; -0.413     ; 3.251      ;
; 0.782 ; ad9866_tx[4]~reg0  ; ad9866_tx[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 10.000       ; -0.412     ; 6.216      ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                            ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.601 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.432      ; 3.900      ;
; 0.735 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.432      ; 3.766      ;
; 0.876 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.432      ; 3.625      ;
; 0.926 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.432      ; 3.575      ;
; 0.987 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.432      ; 3.514      ;
; 1.069 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.432      ; 3.432      ;
; 1.147 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.432      ; 3.354      ;
; 1.179 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.432      ; 3.322      ;
; 1.291 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.432      ; 3.210      ;
; 1.746 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.176      ;
; 1.746 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.176      ;
; 1.746 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.176      ;
; 1.746 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.176      ;
; 1.746 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.176      ;
; 1.746 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.176      ;
; 1.746 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.176      ;
; 1.746 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.176      ;
; 1.746 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.176      ;
; 1.746 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.176      ;
; 1.746 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.176      ;
; 1.817 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.105      ;
; 1.817 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.105      ;
; 1.817 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.105      ;
; 1.817 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.105      ;
; 1.817 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.105      ;
; 1.817 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.105      ;
; 1.817 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.105      ;
; 1.817 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.105      ;
; 1.817 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.105      ;
; 1.817 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.105      ;
; 1.817 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.105      ;
; 1.895 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.027      ;
; 1.895 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.027      ;
; 1.895 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.027      ;
; 1.895 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.027      ;
; 1.895 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.027      ;
; 1.895 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.027      ;
; 1.895 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.027      ;
; 1.895 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.027      ;
; 1.895 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.027      ;
; 1.895 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.027      ;
; 1.895 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 4.027      ;
; 1.958 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.964      ;
; 1.958 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.964      ;
; 1.958 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.964      ;
; 1.958 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.964      ;
; 1.958 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.964      ;
; 1.958 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.964      ;
; 1.958 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.964      ;
; 1.958 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.964      ;
; 1.958 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.964      ;
; 1.958 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.964      ;
; 1.958 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.964      ;
; 1.970 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.952      ;
; 1.970 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.952      ;
; 1.970 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.952      ;
; 1.970 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.952      ;
; 1.970 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.952      ;
; 1.970 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.952      ;
; 1.970 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.952      ;
; 1.970 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.952      ;
; 1.970 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.952      ;
; 1.970 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.952      ;
; 1.970 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.952      ;
; 1.992 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.432      ; 2.509      ;
; 2.037 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.885      ;
; 2.037 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.885      ;
; 2.037 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.885      ;
; 2.037 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.885      ;
; 2.037 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.885      ;
; 2.037 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.885      ;
; 2.037 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.885      ;
; 2.037 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.885      ;
; 2.037 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.885      ;
; 2.037 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.885      ;
; 2.037 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.885      ;
; 2.184 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.738      ;
; 2.184 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.738      ;
; 2.184 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.738      ;
; 2.184 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.738      ;
; 2.184 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.738      ;
; 2.184 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.738      ;
; 2.184 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.738      ;
; 2.184 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.738      ;
; 2.184 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.738      ;
; 2.184 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.738      ;
; 2.184 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.738      ;
; 2.279 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.643      ;
; 2.279 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.643      ;
; 2.279 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.643      ;
; 2.279 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.643      ;
; 2.279 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.643      ;
; 2.279 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.643      ;
; 2.279 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.643      ;
; 2.279 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.643      ;
; 2.279 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.643      ;
; 2.279 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.643      ;
; 2.279 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.643      ;
; 2.331 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.591      ;
; 2.331 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.079     ; 3.591      ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                               ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.735 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.610      ;
; 0.753 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.592      ;
; 0.773 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.572      ;
; 0.778 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.567      ;
; 0.790 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.555      ;
; 0.796 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.549      ;
; 0.816 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.529      ;
; 0.824 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.521      ;
; 0.833 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.512      ;
; 0.833 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.512      ;
; 0.841 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; spi_slave:spi_slave_rx2_inst|treg[25] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.449      ; 9.519      ;
; 0.868 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.446      ; 9.489      ;
; 0.874 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.471      ;
; 0.876 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.469      ;
; 0.877 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.446      ; 9.480      ;
; 0.883 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.462      ;
; 0.885 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.460      ;
; 0.888 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.457      ;
; 0.889 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.449      ; 9.471      ;
; 0.892 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.453      ;
; 0.901 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.444      ;
; 0.912 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.433      ;
; 0.921 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.424      ;
; 0.931 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.414      ;
; 0.934 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.411      ;
; 0.943 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.449      ; 9.417      ;
; 0.967 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.446      ; 9.390      ;
; 0.968 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.449      ; 9.392      ;
; 0.969 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.376      ;
; 0.975 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.418      ; 9.354      ;
; 0.982 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.442      ; 9.371      ;
; 0.985 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.360      ;
; 0.993 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.352      ;
; 0.993 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.418      ; 9.336      ;
; 0.994 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.351      ;
; 1.002 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.343      ;
; 1.003 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.342      ;
; 1.005 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.340      ;
; 1.007 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; spi_slave:spi_slave_rx2_inst|treg[20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.438      ; 9.342      ;
; 1.010 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.446      ; 9.347      ;
; 1.012 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.333      ;
; 1.012 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.449      ; 9.348      ;
; 1.014 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.331      ;
; 1.016 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; spi_slave:spi_slave_rx2_inst|treg[22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.449      ; 9.344      ;
; 1.018 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.446      ; 9.339      ;
; 1.022 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; spi_slave:spi_slave_rx2_inst|treg[20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.438      ; 9.327      ;
; 1.028 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; spi_slave:spi_slave_rx2_inst|treg[24] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.449      ; 9.332      ;
; 1.030 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.418      ; 9.299      ;
; 1.036 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.445      ; 9.320      ;
; 1.037 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.446      ; 9.320      ;
; 1.039 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.306      ;
; 1.042 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.303      ;
; 1.042 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.445      ; 9.314      ;
; 1.046 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.446      ; 9.311      ;
; 1.046 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.449      ; 9.314      ;
; 1.054 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[9] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.440      ; 9.297      ;
; 1.061 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.446      ; 9.296      ;
; 1.066 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.449      ; 9.294      ;
; 1.069 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; spi_slave:spi_slave_rx2_inst|treg[21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.438      ; 9.280      ;
; 1.072 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.273      ;
; 1.073 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.446      ; 9.284      ;
; 1.074 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.418      ; 9.255      ;
; 1.082 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.446      ; 9.275      ;
; 1.083 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.442      ; 9.270      ;
; 1.085 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.260      ;
; 1.088 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.418      ; 9.241      ;
; 1.099 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.445      ; 9.257      ;
; 1.099 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6] ; spi_slave:spi_slave_rx2_inst|treg[25] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.449      ; 9.261      ;
; 1.102 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.442      ; 9.251      ;
; 1.102 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[19] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.445      ; 9.254      ;
; 1.108 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.442      ; 9.245      ;
; 1.109 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.236      ;
; 1.113 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; spi_slave:spi_slave_rx2_inst|treg[25] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.442      ; 9.240      ;
; 1.115 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.230      ;
; 1.118 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.227      ;
; 1.121 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.442      ; 9.232      ;
; 1.123 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.442      ; 9.230      ;
; 1.128 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.217      ;
; 1.128 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.418      ; 9.201      ;
; 1.131 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7] ; spi_slave:spi_slave_rx2_inst|treg[24] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.449      ; 9.229      ;
; 1.132 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.430      ; 9.209      ;
; 1.133 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.418      ; 9.196      ;
; 1.137 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.449      ; 9.223      ;
; 1.138 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.418      ; 9.191      ;
; 1.140 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.418      ; 9.189      ;
; 1.140 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.418      ; 9.189      ;
; 1.141 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.446      ; 9.216      ;
; 1.142 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.446      ; 9.215      ;
; 1.143 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[25] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.449      ; 9.217      ;
; 1.147 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.449      ; 9.213      ;
; 1.149 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.442      ; 9.204      ;
; 1.149 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.440      ; 9.202      ;
; 1.149 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.438      ; 9.200      ;
; 1.149 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; spi_slave:spi_slave_rx2_inst|treg[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.438      ; 9.200      ;
; 1.150 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.442      ; 9.203      ;
; 1.151 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.446      ; 9.206      ;
; 1.151 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[9]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.434      ; 9.194      ;
; 1.155 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.438      ; 9.194      ;
; 1.156 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.418      ; 9.173      ;
; 1.157 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; spi_slave:spi_slave_rx2_inst|treg[20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.438      ; 9.192      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                                                                                                                                                                                                                                              ;
+----------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                              ; To Node                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.067    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.979      ; 3.950      ;
; 1.132    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.030      ; 3.936      ;
; 1.171    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.979      ; 3.846      ;
; 1.171    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.030      ; 3.897      ;
; 1.189    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.049      ; 3.898      ;
; 1.211    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.150      ; 3.977      ;
; 1.233    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.979      ; 3.784      ;
; 1.247    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.030      ; 3.821      ;
; 1.249    ; spi_slave:spi_slave_rx_inst|rdata[41]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.095      ; 3.884      ;
; 1.259    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.979      ; 3.758      ;
; 1.261    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.030      ; 3.807      ;
; 1.273    ; spi_slave:spi_slave_rx_inst|rdata[47]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.979      ; 3.744      ;
; 1.276    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.053      ; 3.815      ;
; 1.282    ; spi_slave:spi_slave_rx_inst|rdata[46]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.979      ; 3.735      ;
; 1.285    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.049      ; 3.802      ;
; 1.290    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.084      ; 3.832      ;
; 1.308    ; spi_slave:spi_slave_rx_inst|rdata[40]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.095      ; 3.825      ;
; 1.310    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.979      ; 3.707      ;
; 1.314    ; spi_slave:spi_slave_rx_inst|rdata[33]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.084      ; 3.808      ;
; 1.318    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.146      ; 3.866      ;
; 1.326    ; spi_slave:spi_slave_rx_inst|rdata[34]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.084      ; 3.796      ;
; 1.327    ; spi_slave:spi_slave_rx_inst|rdata[37]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.095      ; 3.806      ;
; 1.327    ; spi_slave:spi_slave_rx_inst|rdata[35]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.084      ; 3.795      ;
; 1.334    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.030      ; 3.734      ;
; 1.337    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.979      ; 3.680      ;
; 1.351    ; spi_slave:spi_slave_rx_inst|rdata[32]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.084      ; 3.771      ;
; 1.351    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.030      ; 3.717      ;
; 1.353    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.150      ; 3.835      ;
; 1.353    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.053      ; 3.738      ;
; 1.359    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.088      ; 3.767      ;
; 1.371    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.150      ; 3.817      ;
; 1.382    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.979      ; 3.635      ;
; 1.385    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.049      ; 3.702      ;
; 1.392    ; spi_slave:spi_slave_rx_inst|rdata[36]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.084      ; 3.730      ;
; 1.424    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.150      ; 3.764      ;
; 1.427    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.030      ; 3.641      ;
; 1.434    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.150      ; 3.754      ;
; 1.456    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.084      ; 3.666      ;
; 1.462    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.030      ; 3.606      ;
; 1.469    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.146      ; 3.715      ;
; 1.471    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.049      ; 3.616      ;
; 1.476    ; spi_slave:spi_slave_rx_inst|rdata[45]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.095      ; 3.657      ;
; 1.531    ; spi_slave:spi_slave_rx_inst|rdata[44]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.095      ; 3.602      ;
; 1.576    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 1.030      ; 3.492      ;
; 2497.507 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.167     ; 2.374      ;
; 2497.587 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.167     ; 2.294      ;
; 2498.191 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.171     ; 1.686      ;
; 2498.271 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.171     ; 1.606      ;
; 2498.321 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.167     ; 1.560      ;
; 2498.393 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[1]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.569     ; 1.039      ;
; 2498.577 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.171     ; 1.300      ;
; 2498.603 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.299      ;
; 2498.606 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.296      ;
; 2498.624 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.278      ;
; 2498.631 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[0]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.271      ;
; 2498.667 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.235      ;
; 2498.796 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.106      ;
; 2498.799 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.103      ;
; 2498.809 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.093      ;
; 2498.810 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.092      ;
; 2498.833 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 1.069      ;
; 2498.996 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 0.906      ;
; 2499.008 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[2]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 0.894      ;
; 2499.010 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 0.892      ;
; 2499.044 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 0.858      ;
; 2499.044 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 0.858      ;
; 2499.044 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.099     ; 0.858      ;
+----------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                   ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.209 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.458      ; 8.520      ;
; 1.229 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.457      ; 8.499      ;
; 1.312 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.461      ; 8.414      ;
; 1.361 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.416      ; 8.312      ;
; 1.397 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.417      ; 8.287      ;
; 1.555 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.458      ; 8.359      ;
; 1.647 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.461      ; 8.272      ;
; 1.692 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.415      ; 8.179      ;
; 1.892 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.459      ; 8.023      ;
; 2.037 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.426      ; 7.838      ;
; 2.058 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.427      ; 7.820      ;
; 2.058 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.425      ; 7.817      ;
; 2.239 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.415      ; 7.635      ;
; 5.891 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.458      ; 8.838      ;
; 6.067 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.457      ; 8.661      ;
; 6.098 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.461      ; 8.628      ;
; 6.341 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.458      ; 8.573      ;
; 6.423 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.459      ; 8.492      ;
; 6.434 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.461      ; 8.485      ;
; 6.894 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.534      ; 7.897      ;
; 6.930 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.535      ; 7.872      ;
; 7.167 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.533      ; 7.822      ;
; 7.586 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.544      ; 7.407      ;
; 7.787 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.545      ; 7.209      ;
; 7.811 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.543      ; 7.182      ;
; 7.956 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.533      ; 7.036      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                       ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; 1.669 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_iq[6]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.481      ; 2.803      ;
; 1.679 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_iq[13] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.481      ; 2.793      ;
; 1.684 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_iq[11] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.481      ; 2.788      ;
; 1.686 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_iq[12] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.481      ; 2.786      ;
; 1.691 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_iq[10] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.481      ; 2.781      ;
; 1.737 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_iq[7]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.481      ; 2.735      ;
; 1.745 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; tx_iq[33] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.619      ; 2.865      ;
; 1.745 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_iq[9]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.481      ; 2.727      ;
; 1.757 ; spi_slave:spi_slave_rx2_inst|rdata[61] ; tx_iq[61] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.601      ; 2.835      ;
; 1.762 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_iq[22] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.661      ; 2.890      ;
; 1.764 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; tx_iq[32] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.619      ; 2.846      ;
; 1.784 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_iq[4]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.673      ; 2.880      ;
; 1.784 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_iq[3]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.664      ; 2.871      ;
; 1.788 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_iq[26] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.661      ; 2.864      ;
; 1.801 ; spi_slave:spi_slave_rx2_inst|rdata[59] ; tx_iq[59] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.602      ; 2.792      ;
; 1.804 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_iq[8]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.481      ; 2.668      ;
; 1.837 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_iq[25] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.661      ; 2.815      ;
; 1.839 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_iq[2]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.664      ; 2.816      ;
; 1.860 ; spi_slave:spi_slave_rx2_inst|rdata[60] ; tx_iq[60] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.601      ; 2.732      ;
; 1.864 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_iq[30] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.618      ; 2.745      ;
; 1.875 ; spi_slave:spi_slave_rx2_inst|rdata[53] ; tx_iq[53] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.601      ; 2.717      ;
; 1.880 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; tx_iq[34] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.618      ; 2.729      ;
; 1.885 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_iq[31] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.618      ; 2.724      ;
; 1.888 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_iq[28] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.656      ; 2.759      ;
; 1.895 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_iq[27] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.661      ; 2.757      ;
; 1.898 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_iq[23] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.661      ; 2.754      ;
; 1.900 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_iq[18] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.710      ; 2.801      ;
; 1.900 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_iq[0]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.673      ; 2.764      ;
; 1.914 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_iq[15] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.710      ; 2.787      ;
; 1.924 ; spi_slave:spi_slave_rx2_inst|rdata[56] ; tx_iq[56] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.602      ; 2.669      ;
; 1.925 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; tx_iq[36] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.619      ; 2.685      ;
; 1.934 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_iq[19] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.703      ; 2.760      ;
; 1.934 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_iq[1]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.673      ; 2.730      ;
; 1.947 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_iq[29] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.656      ; 2.700      ;
; 1.949 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; tx_iq[41] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.661      ; 2.703      ;
; 1.949 ; spi_slave:spi_slave_rx2_inst|rdata[58] ; tx_iq[58] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.602      ; 2.644      ;
; 1.956 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; tx_iq[39] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.661      ; 2.696      ;
; 1.959 ; spi_slave:spi_slave_rx2_inst|rdata[51] ; tx_iq[51] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.636      ; 2.668      ;
; 1.959 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_iq[24] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.661      ; 2.693      ;
; 1.971 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; tx_iq[46] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.636      ; 2.656      ;
; 1.976 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; tx_iq[37] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.661      ; 2.676      ;
; 1.976 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; tx_iq[43] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.662      ; 2.677      ;
; 1.976 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_iq[16] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.710      ; 2.725      ;
; 1.987 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_iq[14] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.710      ; 2.714      ;
; 1.994 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_iq[5]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.663      ; 2.660      ;
; 2.003 ; spi_slave:spi_slave_rx2_inst|rdata[49] ; tx_iq[49] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.644      ; 2.632      ;
; 2.013 ; spi_slave:spi_slave_rx2_inst|rdata[54] ; tx_iq[54] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.604      ; 2.582      ;
; 2.025 ; spi_slave:spi_slave_rx2_inst|rdata[48] ; tx_iq[48] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.636      ; 2.602      ;
; 2.040 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; tx_iq[42] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.661      ; 2.612      ;
; 2.040 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; tx_iq[38] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.661      ; 2.612      ;
; 2.045 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_iq[20] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.707      ; 2.653      ;
; 2.053 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_iq[21] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.707      ; 2.645      ;
; 2.057 ; spi_slave:spi_slave_rx2_inst|rdata[50] ; tx_iq[50] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.645      ; 2.579      ;
; 2.065 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; tx_iq[40] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.661      ; 2.587      ;
; 2.068 ; spi_slave:spi_slave_rx2_inst|rdata[55] ; tx_iq[55] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.604      ; 2.527      ;
; 2.068 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_iq[17] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.710      ; 2.633      ;
; 2.072 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; tx_iq[35] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.620      ; 2.539      ;
; 2.081 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; tx_iq[44] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.666      ; 2.576      ;
; 2.093 ; spi_slave:spi_slave_rx2_inst|rdata[63] ; tx_iq[63] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.668      ; 2.566      ;
; 2.115 ; spi_slave:spi_slave_rx2_inst|rdata[57] ; tx_iq[57] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.602      ; 2.478      ;
; 2.124 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; tx_iq[45] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.666      ; 2.533      ;
; 2.136 ; spi_slave:spi_slave_rx2_inst|rdata[52] ; tx_iq[52] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.646      ; 2.501      ;
; 2.142 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; tx_iq[47] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.646      ; 2.495      ;
; 2.181 ; spi_slave:spi_slave_rx2_inst|rdata[62] ; tx_iq[62] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.668      ; 2.478      ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 2.639 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 10.302     ;
; 2.757 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 10.184     ;
; 2.791 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 10.150     ;
; 2.879 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 10.067     ;
; 2.887 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 10.054     ;
; 2.929 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 10.017     ;
; 2.957 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.989      ;
; 3.047 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.899      ;
; 3.081 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.865      ;
; 3.110 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.836      ;
; 3.127 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.819      ;
; 3.177 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.769      ;
; 3.188 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.758      ;
; 3.188 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.758      ;
; 3.205 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.741      ;
; 3.222 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.724      ;
; 3.251 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.695      ;
; 3.265 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.676      ;
; 3.287 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.659      ;
; 3.289 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.652      ;
; 3.300 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.646      ;
; 3.306 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.640      ;
; 3.329 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.617      ;
; 3.331 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.611      ;
; 3.340 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.606      ;
; 3.359 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.582      ;
; 3.365 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.581      ;
; 3.399 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.542      ;
; 3.407 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.534      ;
; 3.416 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.530      ;
; 3.436 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.510      ;
; 3.441 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.500      ;
; 3.445 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.497      ;
; 3.448 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.498      ;
; 3.449 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.493      ;
; 3.464 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.477      ;
; 3.483 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.459      ;
; 3.491 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.452      ;
; 3.494 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.452      ;
; 3.496 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.445      ;
; 3.502 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.444      ;
; 3.513 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.428      ;
; 3.537 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.404      ;
; 3.579 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.363      ;
; 3.580 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.366      ;
; 3.592 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.350      ;
; 3.593 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.348      ;
; 3.596 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.082     ; 9.343      ;
; 3.608 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.333      ;
; 3.624 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.317      ;
; 3.630 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.311      ;
; 3.637 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.304      ;
; 3.647 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.294      ;
; 3.663 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.283      ;
; 3.673 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.268      ;
; 3.674 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.267      ;
; 3.676 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.266      ;
; 3.693 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.249      ;
; 3.707 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.239      ;
; 3.714 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.082     ; 9.225      ;
; 3.722 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.221      ;
; 3.739 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.204      ;
; 3.742 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.199      ;
; 3.748 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.082     ; 9.191      ;
; 3.754 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.192      ;
; 3.771 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.170      ;
; 3.788 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.154      ;
; 3.797 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.145      ;
; 3.802 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.139      ;
; 3.807 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.134      ;
; 3.808 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.133      ;
; 3.817 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.125      ;
; 3.823 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.119      ;
; 3.824 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.117      ;
; 3.834 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.109      ;
; 3.840 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.102      ;
; 3.841 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.100      ;
; 3.844 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.082     ; 9.095      ;
; 3.850 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.092      ;
; 3.853 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.089      ;
; 3.855 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.086      ;
; 3.863 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.080      ;
; 3.872 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.069      ;
; 3.873 ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[8] ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.102     ; 9.046      ;
; 3.888 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.053      ;
; 3.899 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.078     ; 9.044      ;
; 3.910 ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[9] ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.102     ; 9.009      ;
; 3.912 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.029      ;
; 3.922 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 9.024      ;
; 3.923 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.019      ;
; 3.927 ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[8] ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.102     ; 8.992      ;
; 3.935 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 9.007      ;
; 3.936 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.005      ;
; 3.936 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 9.005      ;
; 3.964 ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[9] ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.102     ; 8.955      ;
; 3.964 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.075     ; 8.982      ;
; 3.964 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.079     ; 8.978      ;
; 3.965 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.080     ; 8.976      ;
; 3.965 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[44]                                         ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.076     ; 8.980      ;
; 3.966 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]                            ; transmitter:transmitter_inst|out_data[4]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.236     ; 2.309      ;
+-------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pi_clk'                                                                                                               ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 101.764 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.191     ; 2.213      ;
; 101.764 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.191     ; 2.213      ;
; 101.764 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.191     ; 2.213      ;
; 101.764 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.191     ; 2.213      ;
; 101.936 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.191     ; 2.041      ;
; 101.936 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.191     ; 2.041      ;
; 101.936 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.191     ; 2.041      ;
; 101.936 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.191     ; 2.041      ;
; 102.016 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.191     ; 1.961      ;
; 102.016 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.191     ; 1.961      ;
; 102.016 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.191     ; 1.961      ;
; 102.016 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.191     ; 1.961      ;
; 102.207 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.191     ; 1.770      ;
; 102.207 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.191     ; 1.770      ;
; 102.207 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.191     ; 1.770      ;
; 102.207 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.191     ; 1.770      ;
; 205.729 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 2.537      ;
; 206.019 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 2.247      ;
; 206.042 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 2.213      ;
; 206.042 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 2.213      ;
; 206.042 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 2.213      ;
; 206.042 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 2.213      ;
; 206.042 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 2.213      ;
; 206.214 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 2.041      ;
; 206.214 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 2.041      ;
; 206.214 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 2.041      ;
; 206.294 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 1.961      ;
; 206.294 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 1.961      ;
; 206.294 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 1.961      ;
; 206.294 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 1.961      ;
; 206.294 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 1.961      ;
; 206.485 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 1.770      ;
; 206.485 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 1.770      ;
; 206.485 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 1.770      ;
; 206.909 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 1.346      ;
; 207.296 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 0.959      ;
; 207.397 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 0.858      ;
; 207.397 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 208.333      ; -0.079     ; 0.858      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pi_clk2'                                                                                                              ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 101.793 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.120     ; 2.275      ;
; 101.793 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.120     ; 2.275      ;
; 101.793 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.120     ; 2.275      ;
; 101.793 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.120     ; 2.275      ;
; 101.793 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.120     ; 2.275      ;
; 101.793 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.120     ; 2.275      ;
; 101.793 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.120     ; 2.275      ;
; 101.793 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.120     ; 2.275      ;
; 101.826 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.120     ; 2.242      ;
; 101.826 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.120     ; 2.242      ;
; 101.826 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.120     ; 2.242      ;
; 101.826 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.120     ; 2.242      ;
; 101.826 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.120     ; 2.242      ;
; 101.826 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.120     ; 2.242      ;
; 101.826 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.120     ; 2.242      ;
; 101.826 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.120     ; 2.242      ;
; 206.007 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 2.291      ;
; 206.007 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 2.291      ;
; 206.007 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 2.291      ;
; 206.007 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 2.291      ;
; 206.007 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 2.291      ;
; 206.007 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 2.291      ;
; 206.007 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 2.291      ;
; 206.007 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 2.291      ;
; 206.040 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 2.258      ;
; 206.040 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 2.258      ;
; 206.040 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 2.258      ;
; 206.040 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 2.258      ;
; 206.040 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 2.258      ;
; 206.040 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 2.258      ;
; 206.040 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 2.258      ;
; 206.040 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 2.258      ;
; 206.942 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 1.356      ;
; 207.022 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 1.276      ;
; 207.033 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 1.265      ;
; 207.111 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 1.187      ;
; 207.440 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 0.858      ;
; 207.440 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.056     ; 0.858      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                   ;
+----------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                        ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2494.382 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.298     ; 5.341      ;
; 2494.435 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.298     ; 5.288      ;
; 2494.861 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 5.010      ;
; 2494.900 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.091     ; 5.030      ;
; 2494.914 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 4.957      ;
; 2494.942 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.298     ; 4.781      ;
; 2494.953 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.091     ; 4.977      ;
; 2494.995 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.298     ; 4.728      ;
; 2495.045 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.298     ; 4.678      ;
; 2495.098 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.298     ; 4.625      ;
; 2495.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 4.597      ;
; 2495.213 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.298     ; 4.510      ;
; 2495.238 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 4.544      ;
; 2495.397 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 4.474      ;
; 2495.450 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 4.421      ;
; 2495.523 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.298     ; 4.200      ;
; 2495.612 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 4.259      ;
; 2495.665 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 4.206      ;
; 2495.692 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 4.179      ;
; 2495.710 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.298     ; 4.013      ;
; 2495.724 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 4.058      ;
; 2495.726 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.298     ; 3.997      ;
; 2495.729 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.298     ; 3.994      ;
; 2495.731 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.091     ; 4.199      ;
; 2495.777 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 4.005      ;
; 2495.778 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 4.093      ;
; 2495.813 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.298     ; 3.910      ;
; 2495.828 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.342      ; 4.582      ;
; 2495.829 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.298     ; 3.894      ;
; 2495.831 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 4.040      ;
; 2495.832 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.298     ; 3.891      ;
; 2495.877 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.094      ; 4.285      ;
; 2495.918 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 3.864      ;
; 2495.929 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.583      ; 4.722      ;
; 2495.953 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 3.829      ;
; 2495.961 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 3.821      ;
; 2495.969 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 3.813      ;
; 2495.971 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 3.811      ;
; 2495.972 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 3.810      ;
; 2496.002 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.869      ;
; 2496.014 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 3.768      ;
; 2496.041 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.091     ; 3.889      ;
; 2496.192 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.424     ; 3.405      ;
; 2496.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.421      ; 4.292      ;
; 2496.218 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.424     ; 3.379      ;
; 2496.228 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.643      ;
; 2496.239 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.445      ; 4.274      ;
; 2496.241 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.561      ; 4.388      ;
; 2496.245 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.424     ; 3.352      ;
; 2496.249 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.467      ; 4.286      ;
; 2496.263 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.416      ; 4.221      ;
; 2496.271 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.424     ; 3.326      ;
; 2496.282 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.610      ; 4.396      ;
; 2496.344 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.416      ; 4.140      ;
; 2496.355 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a10~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.266      ; 3.979      ;
; 2496.373 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.424     ; 3.224      ;
; 2496.407 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.260      ; 3.921      ;
; 2496.426 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.424     ; 3.171      ;
; 2496.428 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.011      ; 3.604      ;
; 2496.443 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.428      ;
; 2496.455 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.260      ; 3.873      ;
; 2496.469 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.094      ; 3.693      ;
; 2496.470 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[5]                                             ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.230     ; 3.321      ;
; 2496.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 3.290      ;
; 2496.508 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 3.274      ;
; 2496.511 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 3.271      ;
; 2496.519 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.363      ; 3.912      ;
; 2496.521 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.583      ; 4.130      ;
; 2496.536 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.260      ; 3.792      ;
; 2496.538 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.333      ;
; 2496.566 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.295      ; 3.797      ;
; 2496.580 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.370     ; 3.071      ;
; 2496.593 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.445      ; 3.920      ;
; 2496.600 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.295      ; 3.763      ;
; 2496.609 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.262      ;
; 2496.615 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.408      ; 3.861      ;
; 2496.621 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.458      ; 3.905      ;
; 2496.630 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.182      ; 3.620      ;
; 2496.633 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.370     ; 3.018      ;
; 2496.658 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.398      ; 3.808      ;
; 2496.686 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 3.096      ;
; 2496.690 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.443      ; 3.821      ;
; 2496.699 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.494      ; 3.863      ;
; 2496.702 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 3.080      ;
; 2496.705 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 3.077      ;
; 2496.705 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.537      ; 3.900      ;
; 2496.718 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.284     ; 3.066      ;
; 2496.729 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 3.053      ;
; 2496.742 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.264     ; 3.062      ;
; 2496.745 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 3.037      ;
; 2496.748 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.239     ; 3.034      ;
; 2496.753 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.118      ;
; 2496.778 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.370     ; 2.873      ;
; 2496.786 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[6]                                             ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.230     ; 3.005      ;
; 2496.789 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[2]                                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.149     ; 3.083      ;
; 2496.821 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.370     ; 2.830      ;
; 2496.831 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.370     ; 2.820      ;
; 2496.833 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.561      ; 3.796      ;
; 2496.848 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.011      ; 3.184      ;
; 2496.853 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.011      ; 3.179      ;
+----------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ddr_mux:ddr_mux_inst1|rd_req'                                                                                                                                                                                                                                                                                                                           ;
+----------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 4996.357 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.657 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 3.267      ;
; 4996.661 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 3.263      ;
; 4996.677 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 3.247      ;
; 4996.681 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 3.243      ;
; 4996.707 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.213      ;
; 4996.711 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 3.209      ;
; 4996.761 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 3.163      ;
; 4996.765 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 3.159      ;
; 4996.953 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.238      ; 3.333      ;
; 4997.028 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.896      ;
; 4997.032 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.892      ;
; 4997.084 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.840      ;
; 4997.085 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.839      ;
; 4997.089 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.835      ;
; 4997.090 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.834      ;
; 4997.099 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.238      ; 3.187      ;
; 4997.101 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.823      ;
; 4997.120 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.804      ;
; 4997.134 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 2.786      ;
; 4997.135 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 2.785      ;
; 4997.151 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 2.769      ;
; 4997.173 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.751      ;
; 4997.174 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.750      ;
; 4997.196 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.728      ;
; 4997.305 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.242      ; 2.985      ;
; 4997.348 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.242      ; 2.942      ;
; 4997.374 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.211      ; 2.885      ;
; 4997.392 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.242      ; 2.898      ;
; 4997.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[6]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.113     ; 2.464      ;
; 4997.451 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.242      ; 2.839      ;
; 4997.455 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.469      ;
; 4997.456 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.468      ;
; 4997.472 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.452      ;
; 4997.501 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.423      ;
; 4997.511 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.413      ;
; 4997.517 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.407      ;
; 4997.518 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.406      ;
; 4997.543 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[8]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.110     ; 2.348      ;
; 4997.567 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 2.353      ;
; 4997.568 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 2.352      ;
; 4997.593 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.331      ;
; 4997.594 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.330      ;
; 4997.601 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.238      ; 2.685      ;
; 4997.661 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.211      ; 2.598      ;
; 4997.681 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.235      ; 2.602      ;
; 4997.685 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.211      ; 2.574      ;
; 4997.779 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.207      ; 2.476      ;
; 4997.797 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.215      ; 2.466      ;
; 4997.800 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 2.120      ;
; 4997.804 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.081     ; 2.116      ;
; 4997.827 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.235      ; 2.456      ;
; 4997.888 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.077     ; 2.036      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ddr_mux:ddr_mux_inst2|rd_req'                                                                                                                                                                                                                                                                                                                             ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.083     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4996.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.082     ; 3.476      ;
; 4997.093 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.827      ;
; 4997.093 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.827      ;
; 4997.184 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.736      ;
; 4997.184 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.736      ;
; 4997.247 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.673      ;
; 4997.294 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.626      ;
; 4997.294 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.626      ;
; 4997.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.562      ;
; 4997.407 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.211      ; 2.852      ;
; 4997.448 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.472      ;
; 4997.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.211      ; 2.805      ;
; 4997.463 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.212      ; 2.797      ;
; 4997.468 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.239      ; 2.819      ;
; 4997.470 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.450      ;
; 4997.470 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.450      ;
; 4997.505 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.240      ; 2.783      ;
; 4997.516 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.404      ;
; 4997.517 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.403      ;
; 4997.533 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.387      ;
; 4997.540 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.211      ; 2.719      ;
; 4997.591 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.329      ;
; 4997.592 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.328      ;
; 4997.608 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.312      ;
; 4997.608 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.312      ;
; 4997.615 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.305      ;
; 4997.624 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.296      ;
; 4997.680 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.211      ; 2.579      ;
; 4997.717 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.203      ;
; 4997.718 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.202      ;
; 4997.734 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.186      ;
; 4997.737 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.240      ; 2.551      ;
; 4997.758 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.212      ; 2.502      ;
; 4997.759 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.240      ; 2.529      ;
; 4997.762 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.212      ; 2.498      ;
; 4997.762 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.212      ; 2.498      ;
; 4997.795 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.240      ; 2.493      ;
; 4997.797 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.212      ; 2.463      ;
; 4997.814 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.211      ; 2.445      ;
; 4997.845 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.075      ;
; 4997.845 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.075      ;
; 4997.846 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.240      ; 2.442      ;
; 4997.865 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.212      ; 2.395      ;
; 4997.870 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.240      ; 2.418      ;
; 4997.891 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.212      ; 2.369      ;
; 4997.892 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.240      ; 2.396      ;
; 4997.893 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.027      ;
; 4997.894 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.026      ;
; 4997.895 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.212      ; 2.365      ;
; 4997.910 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 2.010      ;
; 4997.928 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.212      ; 2.332      ;
; 4997.947 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.081     ; 1.973      ;
; 4997.952 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.212      ; 2.308      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.281 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                                 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.327      ; 0.820      ;
; 0.281 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.327      ; 0.820      ;
; 0.409 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.182      ; 0.803      ;
; 0.409 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.182      ; 0.803      ;
; 0.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.182      ; 0.816      ;
; 0.460 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.233      ; 1.947      ;
; 0.462 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.327      ; 1.001      ;
; 0.477 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.327      ; 1.020      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.053      ; 0.746      ;
; 0.484 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[0]                                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.123      ; 0.819      ;
; 0.509 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.919      ; 1.682      ;
; 0.531 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.799      ;
; 0.531 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.182      ; 0.925      ;
; 0.535 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.803      ;
; 0.540 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.233      ; 2.027      ;
; 0.569 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.233      ; 2.056      ;
; 0.577 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.007      ; 0.796      ;
; 0.582 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.252      ; 1.046      ;
; 0.589 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                                 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.252      ; 1.053      ;
; 0.602 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.233      ; 2.089      ;
; 0.607 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 0.945      ;
; 0.607 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.182      ; 1.001      ;
; 0.607 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.355      ; 1.216      ;
; 0.612 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.182      ; 1.006      ;
; 0.625 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                                 ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.011     ; 0.826      ;
; 0.626 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.355      ; 1.235      ;
; 0.627 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.182      ; 1.021      ;
; 0.629 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.182      ; 1.023      ;
; 0.633 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.791      ; 1.678      ;
; 0.650 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.918      ;
; 0.651 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3] ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.918      ;
; 0.659 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.342      ; 1.255      ;
; 0.662 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.375      ; 1.291      ;
; 0.666 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.182      ; 1.060      ;
; 0.666 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.297      ; 1.217      ;
; 0.668 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.375      ; 1.297      ;
; 0.674 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.127      ; 1.013      ;
; 0.675 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.182      ; 1.069      ;
; 0.680 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 1.018      ;
; 0.683 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                                 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 0.949      ;
; 0.686 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 1.024      ;
; 0.690 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.958      ;
; 0.694 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 1.032      ;
; 0.696 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.123      ; 1.031      ;
; 0.706 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.720      ; 1.680      ;
; 0.710 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 1.048      ;
; 0.710 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                                        ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.127     ; 0.795      ;
; 0.712 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2] ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.979      ;
; 0.718 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[12]                                        ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.127     ; 0.803      ;
; 0.725 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 1.063      ;
; 0.726 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 1.064      ;
; 0.728 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.008      ; 0.948      ;
; 0.729 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.748      ; 1.731      ;
; 0.730 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.635      ; 1.619      ;
; 0.733 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.574      ; 1.561      ;
; 0.735 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.635      ; 1.624      ;
; 0.735 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a20~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.074      ; 2.063      ;
; 0.739 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.007      ;
; 0.739 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.720      ; 1.713      ;
; 0.740 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.008      ;
; 0.741 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.011     ; 0.942      ;
; 0.742 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.053      ; 1.007      ;
; 0.743 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.012      ;
; 0.746 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.053      ; 1.011      ;
; 0.749 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.013     ; 0.948      ;
; 0.749 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.017      ;
; 0.754 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.034      ; 2.042      ;
; 0.756 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.156      ; 1.166      ;
; 0.757 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.023      ;
; 0.759 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.926      ; 1.939      ;
; 0.764 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.054      ; 1.030      ;
; 0.766 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.635      ; 1.655      ;
; 0.767 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0] ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.308      ; 1.287      ;
; 0.768 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1] ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 1.035      ;
; 0.768 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.635      ; 1.657      ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                                          ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.330 ; transmitter:transmitter_inst|fir_q[8]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.063      ;
; 0.330 ; transmitter:transmitter_inst|fir_q[9]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.063      ;
; 0.348 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[0]                                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~porta_address_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.075      ;
; 0.352 ; transmitter:transmitter_inst|fir_q[12]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.085      ;
; 0.359 ; transmitter:transmitter_inst|fir_q[5]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.092      ;
; 0.370 ; transmitter:transmitter_inst|fir_q[15]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.103      ;
; 0.408 ; transmitter:transmitter_inst|fir_q[7]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.141      ;
; 0.411 ; transmitter:transmitter_inst|fir_i[4]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.144      ;
; 0.412 ; transmitter:transmitter_inst|fir_q[14]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.145      ;
; 0.418 ; C_EER_i[7]                                                                                                             ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.155      ;
; 0.420 ; C_EER_i[10]                                                                                                            ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.154      ;
; 0.422 ; C_EER_q[10]                                                                                                            ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.155      ;
; 0.423 ; transmitter:transmitter_inst|fir_i[3]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.156      ;
; 0.423 ; transmitter:transmitter_inst|fir_i[1]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.156      ;
; 0.424 ; transmitter:transmitter_inst|fir_q[10]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.157      ;
; 0.428 ; C_EER_i[6]                                                                                                             ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.165      ;
; 0.431 ; transmitter:transmitter_inst|fir_i[15]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.164      ;
; 0.432 ; transmitter:transmitter_inst|fir_q[1]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.165      ;
; 0.435 ; transmitter:transmitter_inst|fir_i[5]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.168      ;
; 0.439 ; transmitter:transmitter_inst|fir_q[4]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.172      ;
; 0.440 ; C_EER_q[6]                                                                                                             ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.174      ;
; 0.445 ; transmitter:transmitter_inst|fir_q[0]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.178      ;
; 0.445 ; transmitter:transmitter_inst|fir_q[13]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.178      ;
; 0.446 ; C_EER_q[13]                                                                                                            ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.179      ;
; 0.447 ; C_EER_i[1]                                                                                                             ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.180      ;
; 0.450 ; C_EER_i[11]                                                                                                            ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.184      ;
; 0.453 ; FirInterp5_1025_EER:fiEER|phase[2]                                                                                     ; FirInterp5_1025_EER:fiEER|phase[2]                                                                                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FirInterp5_1025_EER:fiEER|we                                                                                           ; FirInterp5_1025_EER:fiEER|we                                                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FirInterp5_1025_EER:fiEER|rstate.rWait                                                                                 ; FirInterp5_1025_EER:fiEER|rstate.rWait                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FirInterp5_1025_EER:fiEER|phase[1]                                                                                     ; FirInterp5_1025_EER:fiEER|phase[1]                                                                                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FirInterp5_1025_EER:fiEER|req                                                                                          ; FirInterp5_1025_EER:fiEER|req                                                                                                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                    ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                                              ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                      ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                      ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                       ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                                         ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                        ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FirInterp5_1025_EER:fiEER|waddr[0]                                                                                     ; FirInterp5_1025_EER:fiEER|waddr[0]                                                                                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                       ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                       ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                                         ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                                         ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                                         ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; transmitter:transmitter_inst|fir_i[14]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.188      ;
; 0.455 ; tx_gain[0]                                                                                                             ; tx_gain[0]                                                                                                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a1                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                            ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a0                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a2                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; initDone                                                                                                               ; initDone                                                                                                                                                         ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; transmitter:transmitter_inst|fir_q[11]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.189      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.435 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 0.746      ;
; 0.475 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 0.786      ;
; 0.491 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 0.802      ;
; 0.492 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[2]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 0.803      ;
; 0.640 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 0.951      ;
; 0.640 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 0.951      ;
; 0.687 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 0.998      ;
; 0.701 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 1.012      ;
; 0.702 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 1.013      ;
; 0.731 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 1.042      ;
; 0.736 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 1.047      ;
; 0.740 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 1.051      ;
; 0.787 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 1.098      ;
; 0.892 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[0]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.099      ; 1.203      ;
; 0.987 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.006      ; 1.247      ;
; 1.157 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[1]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.390     ; 0.979      ;
; 1.192 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.006      ; 1.452      ;
; 1.208 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.010      ; 1.472      ;
; 1.228 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.006      ; 1.488      ;
; 1.501 ; spi_slave:spi_slave_rx_inst|rdata[44]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.414      ; 3.199      ;
; 1.565 ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.352      ; 3.201      ;
; 1.596 ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.463      ; 3.343      ;
; 1.600 ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.370      ; 3.254      ;
; 1.610 ; spi_slave:spi_slave_rx_inst|rdata[45]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.414      ; 3.308      ;
; 1.636 ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.467      ; 3.387      ;
; 1.654 ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.467      ; 3.405      ;
; 1.654 ; spi_slave:spi_slave_rx_inst|rdata[37]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.414      ; 3.352      ;
; 1.656 ; spi_slave:spi_slave_rx_inst|rdata[36]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.404      ; 3.344      ;
; 1.665 ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.303      ; 3.252      ;
; 1.683 ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.370      ; 3.337      ;
; 1.699 ; spi_slave:spi_slave_rx_inst|rdata[32]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.404      ; 3.387      ;
; 1.701 ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.467      ; 3.452      ;
; 1.704 ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.404      ; 3.392      ;
; 1.705 ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.374      ; 3.363      ;
; 1.710 ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.408      ; 3.402      ;
; 1.731 ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.352      ; 3.367      ;
; 1.732 ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.352      ; 3.368      ;
; 1.738 ; spi_slave:spi_slave_rx_inst|rdata[41]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.414      ; 3.436      ;
; 1.740 ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.303      ; 3.327      ;
; 1.743 ; spi_slave:spi_slave_rx_inst|rdata[33]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.404      ; 3.431      ;
; 1.744 ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.463      ; 3.491      ;
; 1.744 ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.303      ; 3.331      ;
; 1.753 ; spi_slave:spi_slave_rx_inst|rdata[34]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.404      ; 3.441      ;
; 1.758 ; spi_slave:spi_slave_rx_inst|rdata[46]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.303      ; 3.345      ;
; 1.760 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.010      ; 2.024      ;
; 1.761 ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.352      ; 3.397      ;
; 1.761 ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.374      ; 3.419      ;
; 1.764 ; spi_slave:spi_slave_rx_inst|rdata[35]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.404      ; 3.452      ;
; 1.787 ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.352      ; 3.423      ;
; 1.794 ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.404      ; 3.482      ;
; 1.796 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.010      ; 2.060      ;
; 1.801 ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.370      ; 3.455      ;
; 1.801 ; spi_slave:spi_slave_rx_inst|rdata[47]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.303      ; 3.388      ;
; 1.801 ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.303      ; 3.388      ;
; 1.816 ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.352      ; 3.452      ;
; 1.817 ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.303      ; 3.404      ;
; 1.825 ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.303      ; 3.412      ;
; 1.827 ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.467      ; 3.578      ;
; 1.847 ; spi_slave:spi_slave_rx_inst|rdata[40]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.414      ; 3.545      ;
; 1.854 ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.352      ; 3.490      ;
; 1.856 ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.370      ; 3.510      ;
; 1.902 ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.352      ; 3.538      ;
; 1.904 ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.467      ; 3.655      ;
; 1.950 ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.352      ; 3.586      ;
; 1.970 ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.303      ; 3.557      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 0.000        ; 0.138      ; 0.802      ;
; 0.453 ; spi_slave:spi_slave_rx2_inst|rreg[25] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 0.000        ; 0.138      ; 0.803      ;
; 0.453 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 0.000        ; 0.138      ; 0.803      ;
; 0.454 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 0.000        ; 0.138      ; 0.804      ;
; 0.469 ; spi_slave:spi_slave_rx2_inst|rreg[28] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 0.000        ; 0.138      ; 0.819      ;
; 0.472 ; spi_slave:spi_slave_rx2_inst|rreg[55] ; spi_slave:spi_slave_rx2_inst|rdata[56] ; spi_sck      ; spi_sck     ; 0.000        ; 0.117      ; 0.801      ;
; 0.473 ; spi_slave:spi_slave_rx_inst|rreg[46]  ; spi_slave:spi_slave_rx_inst|rdata[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 0.794      ;
; 0.473 ; spi_slave:spi_slave_rx2_inst|rreg[46] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_sck      ; spi_sck     ; 0.000        ; 0.117      ; 0.802      ;
; 0.473 ; spi_slave:spi_slave_rx2_inst|rreg[49] ; spi_slave:spi_slave_rx2_inst|rdata[50] ; spi_sck      ; spi_sck     ; 0.000        ; 0.117      ; 0.802      ;
; 0.473 ; spi_slave:spi_slave_rx2_inst|rreg[56] ; spi_slave:spi_slave_rx2_inst|rdata[57] ; spi_sck      ; spi_sck     ; 0.000        ; 0.117      ; 0.802      ;
; 0.473 ; spi_slave:spi_slave_rx2_inst|rreg[57] ; spi_slave:spi_slave_rx2_inst|rdata[58] ; spi_sck      ; spi_sck     ; 0.000        ; 0.117      ; 0.802      ;
; 0.474 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.802      ;
; 0.474 ; spi_slave:spi_slave_rx2_inst|rreg[48] ; spi_slave:spi_slave_rx2_inst|rdata[49] ; spi_sck      ; spi_sck     ; 0.000        ; 0.117      ; 0.803      ;
; 0.474 ; spi_slave:spi_slave_rx2_inst|rreg[50] ; spi_slave:spi_slave_rx2_inst|rdata[51] ; spi_sck      ; spi_sck     ; 0.000        ; 0.117      ; 0.803      ;
; 0.474 ; spi_slave:spi_slave_rx2_inst|rreg[58] ; spi_slave:spi_slave_rx2_inst|rdata[59] ; spi_sck      ; spi_sck     ; 0.000        ; 0.117      ; 0.803      ;
; 0.475 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.803      ;
; 0.475 ; spi_slave:spi_slave_rx2_inst|rreg[47] ; spi_slave:spi_slave_rx2_inst|rdata[48] ; spi_sck      ; spi_sck     ; 0.000        ; 0.117      ; 0.804      ;
; 0.475 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_sck      ; spi_sck     ; 0.000        ; 0.117      ; 0.804      ;
; 0.476 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.804      ;
; 0.476 ; spi_slave:spi_slave_rx2_inst|rreg[0]  ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.804      ;
; 0.480 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_sck      ; spi_sck     ; 0.000        ; 0.110      ; 0.802      ;
; 0.480 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 0.000        ; 0.110      ; 0.802      ;
; 0.480 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 0.801      ;
; 0.480 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_sck      ; spi_sck     ; 0.000        ; 0.110      ; 0.802      ;
; 0.481 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 0.802      ;
; 0.481 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 0.000        ; 0.110      ; 0.803      ;
; 0.482 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 0.803      ;
; 0.483 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.803      ;
; 0.483 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.803      ;
; 0.483 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_sck      ; spi_sck     ; 0.000        ; 0.110      ; 0.805      ;
; 0.483 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rdata[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 0.804      ;
; 0.484 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.804      ;
; 0.484 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.804      ;
; 0.486 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.801      ;
; 0.488 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.803      ;
; 0.488 ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 0.000        ; 0.104      ; 0.804      ;
; 0.488 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.802      ;
; 0.488 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.802      ;
; 0.488 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.802      ;
; 0.489 ; spi_slave:spi_slave_rx2_inst|rreg[10] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_sck      ; spi_sck     ; 0.000        ; 0.104      ; 0.805      ;
; 0.489 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.804      ;
; 0.490 ; spi_slave:spi_slave_rx_inst|rreg[44]  ; spi_slave:spi_slave_rx_inst|rdata[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.802      ;
; 0.490 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.805      ;
; 0.490 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.804      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|rreg[43]  ; spi_slave:spi_slave_rx_inst|rdata[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.803      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.805      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.803      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|rreg[59] ; spi_slave:spi_slave_rx2_inst|rdata[60] ; spi_sck      ; spi_sck     ; 0.000        ; 0.117      ; 0.821      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_sck      ; spi_sck     ; 0.000        ; 0.110      ; 0.820      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_sck      ; spi_sck     ; 0.000        ; 0.077      ; 0.802      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 0.000        ; 0.077      ; 0.803      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_sck      ; spi_sck     ; 0.000        ; 0.077      ; 0.803      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_slave:spi_slave_rx_inst|treg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.794      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_slave:spi_slave_rx_inst|treg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.794      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_slave:spi_slave_rx_inst|treg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.794      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_slave:spi_slave_rx_inst|treg[33]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.794      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|treg[31]  ; spi_slave:spi_slave_rx_inst|treg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.794      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_slave:spi_slave_rx_inst|treg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_slave:spi_slave_rx_inst|treg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.795      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_slave:spi_slave_rx_inst|treg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.795      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_slave:spi_slave_rx_inst|treg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.796      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_slave:spi_slave_rx_inst|treg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.793      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_slave:spi_slave_rx_inst|treg[45]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[25]  ; spi_slave:spi_slave_rx_inst|treg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[18]  ; spi_slave:spi_slave_rx_inst|treg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.529 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.793      ;
; 0.530 ; spi_slave:spi_slave_rx_inst|rreg[41]  ; spi_slave:spi_slave_rx_inst|rreg[42]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.794      ;
; 0.531 ; spi_slave:spi_slave_rx_inst|rreg[42]  ; spi_slave:spi_slave_rx_inst|rreg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.795      ;
; 0.533 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.801      ;
; 0.533 ; spi_slave:spi_slave_rx2_inst|rreg[47] ; spi_slave:spi_slave_rx2_inst|rreg[48]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.801      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.802      ;
; 0.534 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.801      ;
; 0.534 ; spi_slave:spi_slave_rx2_inst|rreg[10] ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.800      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rreg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.802      ;
; 0.534 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.802      ;
; 0.534 ; spi_slave:spi_slave_rx2_inst|rreg[48] ; spi_slave:spi_slave_rx2_inst|rreg[49]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[50] ; spi_slave:spi_slave_rx2_inst|rreg[51]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[49] ; spi_slave:spi_slave_rx2_inst|rreg[50]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[58] ; spi_slave:spi_slave_rx2_inst|rreg[59]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[55] ; spi_slave:spi_slave_rx2_inst|rreg[56]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[0]  ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.801      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.803      ;
; 0.535 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.536 ; spi_slave:spi_slave_rx2_inst|rreg[56] ; spi_slave:spi_slave_rx2_inst|rreg[57]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rreg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.804      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.802      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rreg[8]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.801      ;
; 0.536 ; spi_slave:spi_slave_rx2_inst|rreg[15] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                                                       ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.453 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|banksel    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|banksel     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|banksel    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|banksel     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|banksel    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|banksel     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|banksel     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.465 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|we         ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|we          ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|we         ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|we         ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|we         ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|we          ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; tx_sync                                                      ; tx_sync                                                                                                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|we          ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|we          ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.758      ;
; 0.502 ; rffe_ad9866_rx_d2[1]                                         ; rx_data_assemble[7]                                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; rffe_ad9866_rx_d2[2]                                         ; rx_data_assemble[8]                                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; rffe_ad9866_rx_d2[0]                                         ; rx_data_assemble[6]                                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; rffe_ad9866_rx_d2[4]                                         ; rx_data_assemble[10]                                                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.513 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|raddr[3]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.164      ;
; 0.518 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|raddr[5]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.169      ;
; 0.520 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|raddr[2]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.171      ;
; 0.521 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[4]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 1.169      ;
; 0.521 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[1]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.173      ;
; 0.522 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[1]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.171      ;
; 0.525 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[4]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 1.173      ;
; 0.526 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[2]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.178      ;
; 0.527 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[4]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.179      ;
; 0.532 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[1]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 1.180      ;
; 0.542 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[5]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 1.190      ;
; 0.544 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[0]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.193      ;
; 0.551 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[5]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.203      ;
; 0.556 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[2]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.205      ;
; 0.559 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[6]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.211      ;
; 0.561 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[5]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.210      ;
; 0.561 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[6]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 1.209      ;
; 0.562 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|raddr[4]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.213      ;
; 0.563 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[0]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.212      ;
; 0.563 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|banksel     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 1.216      ;
; 0.564 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[5]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 1.212      ;
; 0.564 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[3]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.216      ;
; 0.565 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[3]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 1.213      ;
; 0.566 ; ad9866_rx[3]                                                 ; rffe_ad9866_rx_d1[3]                                                                                                                                          ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 1.007      ;
; 0.566 ; ad9866_rx[4]                                                 ; rffe_ad9866_rx_d1[4]                                                                                                                                          ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 1.007      ;
; 0.566 ; ad9866_rx[5]                                                 ; rffe_ad9866_rx_d1[5]                                                                                                                                          ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 1.007      ;
; 0.567 ; ad9866_rx[2]                                                 ; rffe_ad9866_rx_d1[2]                                                                                                                                          ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.285      ; 1.007      ;
; 0.568 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[1]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.217      ;
; 0.568 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[1]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 1.216      ;
; 0.569 ; ad9866_rx[1]                                                 ; rffe_ad9866_rx_d1[1]                                                                                                                                          ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.283      ; 1.007      ;
; 0.571 ; ad9866_rxsync                                                ; rffe_ad9866_rxsync_d1                                                                                                                                         ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.007      ;
; 0.573 ; ad9866_rx[0]                                                 ; rffe_ad9866_rx_d1[0]                                                                                                                                          ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.279      ; 1.007      ;
; 0.574 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[3]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.223      ;
; 0.577 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[3]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.226      ;
; 0.580 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[0]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 1.228      ;
; 0.595 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[3]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 1.243      ;
; 0.595 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[2]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.244      ;
; 0.605 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[3]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 1.253      ;
; 0.610 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|caddr[0]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 1.367      ;
; 0.659 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[6]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.388      ;
; 0.667 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[4]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.396      ;
; 0.669 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|banksel     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.396      ;
; 0.669 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|caddr[1]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 1.426      ;
; 0.685 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[6]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[6]                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.977      ;
; 0.685 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[4]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.414      ;
; 0.690 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[3]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.417      ;
; 0.691 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[2]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.418      ;
; 0.691 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[1]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.421      ;
; 0.692 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[35]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Raccum[23]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.982      ;
; 0.693 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|banksel    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.423      ;
; 0.694 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[4]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.447      ;
; 0.696 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[2]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.426      ;
; 0.697 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|counter[7]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|counter[7]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.989      ;
; 0.697 ; rffe_ad9866_rx_d2[5]                                         ; rx_data_assemble[11]                                                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.989      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[1]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.425      ;
; 0.698 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[5]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.427      ;
; 0.701 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[0]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.430      ;
; 0.702 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[0]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.432      ;
; 0.702 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|we         ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~porta_we_reg       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.433      ;
; 0.705 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|caddr[5]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 1.462      ;
; 0.706 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[3]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.499      ; 1.459      ;
; 0.709 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[2]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.438      ;
; 0.720 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|caddr[2]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 1.477      ;
; 0.721 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|raddr[5]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 1.369      ;
; 0.722 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.451      ;
; 0.727 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|we          ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~porta_we_reg        ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.457      ;
; 0.729 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[1]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.475      ; 1.458      ;
; 0.730 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[6]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.460      ;
; 0.732 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[5]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.462      ;
; 0.734 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[3]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.464      ;
; 0.739 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[33]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Raccum[21]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.030      ;
; 0.740 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Rmult[12]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Raccum[0]                                                                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Rmult[25]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Raccum[13]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[25]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Raccum[13]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.032      ;
; 0.744 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[26]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Raccum[14]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.035      ;
; 0.745 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Raccum[7]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Raccum[7]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.037      ;
; 0.747 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Raccum[3]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Raccum[3]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|counter[1] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|counter[1]                                                                                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Iaccum[2]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Iaccum[2]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.040      ;
+-------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ddr_mux:ddr_mux_inst1|rd_req'                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.453 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.080      ; 0.746      ;
; 0.500 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 0.793      ;
; 0.516 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 0.809      ;
; 0.533 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.080      ; 0.825      ;
; 0.535 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 0.828      ;
; 0.536 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.080      ; 0.828      ;
; 0.539 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.080      ; 0.831      ;
; 0.552 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.080      ; 0.844      ;
; 0.623 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.403      ; 1.280      ;
; 0.654 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.080      ; 0.946      ;
; 0.658 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 0.951      ;
; 0.665 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 0.958      ;
; 0.679 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.084      ; 0.975      ;
; 0.735 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.395      ; 1.384      ;
; 0.759 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.395      ; 1.408      ;
; 0.781 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.074      ;
; 0.782 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.075      ;
; 0.784 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.077      ;
; 0.784 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.077      ;
; 0.784 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.432      ;
; 0.790 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.083      ;
; 0.793 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.080      ; 1.085      ;
; 0.793 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.086      ;
; 0.795 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.080      ; 1.087      ;
; 0.800 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.093      ;
; 0.805 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.397      ; 1.456      ;
; 0.811 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.080      ; 1.103      ;
; 0.811 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.080      ; 1.103      ;
; 0.813 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.106      ;
; 0.814 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.402      ; 1.470      ;
; 0.814 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.402      ; 1.470      ;
; 0.827 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.395      ; 1.476      ;
; 0.829 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.399      ; 1.482      ;
; 0.833 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.126      ;
; 0.833 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.403      ; 1.490      ;
; 0.835 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.402      ; 1.491      ;
; 0.847 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.495      ;
; 0.922 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.080      ; 1.214      ;
; 0.924 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.395      ; 1.573      ;
; 0.942 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.403      ; 1.599      ;
; 0.945 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.238      ;
; 0.947 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.399      ; 1.600      ;
; 0.955 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.248      ;
; 1.036 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.077      ; 1.325      ;
; 1.037 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.077      ; 1.326      ;
; 1.052 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.077      ; 1.341      ;
; 1.063 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.399      ; 1.716      ;
; 1.064 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.357      ;
; 1.064 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.402      ; 1.720      ;
; 1.068 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.361      ;
; 1.069 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.362      ;
; 1.078 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.403      ; 1.735      ;
; 1.098 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.403      ; 1.755      ;
; 1.099 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.406      ; 1.759      ;
; 1.109 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.391      ; 1.754      ;
; 1.110 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.398      ; 1.762      ;
; 1.114 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.399      ; 1.767      ;
; 1.128 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.391      ; 1.773      ;
; 1.131 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.398      ; 1.783      ;
; 1.131 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.399      ; 1.784      ;
; 1.133 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.781      ;
; 1.138 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.786      ;
; 1.141 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.402      ; 1.797      ;
; 1.143 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.791      ;
; 1.147 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.402      ; 1.803      ;
; 1.159 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.807      ;
; 1.162 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.399      ; 1.815      ;
; 1.166 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.395      ; 1.815      ;
; 1.187 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.480      ;
; 1.189 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.399      ; 1.842      ;
; 1.191 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.484      ;
; 1.201 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.494      ;
; 1.203 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.406      ; 1.863      ;
; 1.205 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.498      ;
; 1.218 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.511      ;
; 1.224 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[3]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.090      ; 1.526      ;
; 1.233 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.399      ; 1.886      ;
; 1.238 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.080      ; 1.530      ;
; 1.241 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.080      ; 1.533      ;
; 1.242 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.535      ;
; 1.243 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.081      ; 1.536      ;
; 1.258 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.077      ; 1.547      ;
; 1.262 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.391      ; 1.907      ;
; 1.271 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.394      ; 1.919      ;
; 1.280 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.077      ; 1.569      ;
; 1.322 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.395      ; 1.971      ;
; 1.322 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.403      ; 1.979      ;
; 1.345 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.091      ; 1.648      ;
; 1.384 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.399      ; 2.037      ;
; 1.400 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.406      ; 2.060      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ddr_mux:ddr_mux_inst2|rd_req'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 0.746      ;
; 0.493 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.786      ;
; 0.494 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.395      ; 1.143      ;
; 0.517 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 0.809      ;
; 0.519 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 0.811      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 0.818      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 0.819      ;
; 0.533 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.826      ;
; 0.544 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.194      ;
; 0.570 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.220      ;
; 0.600 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.250      ;
; 0.627 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 0.919      ;
; 0.628 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.278      ;
; 0.632 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.925      ;
; 0.667 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.960      ;
; 0.687 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 0.980      ;
; 0.700 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 0.992      ;
; 0.768 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 1.060      ;
; 0.777 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 1.069      ;
; 0.779 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 1.071      ;
; 0.782 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.075      ;
; 0.784 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.077      ;
; 0.784 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.077      ;
; 0.784 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.077      ;
; 0.786 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 1.078      ;
; 0.786 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.079      ;
; 0.804 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.097      ;
; 0.819 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.397      ; 1.470      ;
; 0.822 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.402      ; 1.478      ;
; 0.826 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.476      ;
; 0.828 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.402      ; 1.484      ;
; 0.830 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 1.122      ;
; 0.832 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 1.124      ;
; 0.836 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.486      ;
; 0.842 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.492      ;
; 0.856 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.149      ;
; 0.856 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.397      ; 1.507      ;
; 0.857 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.402      ; 1.513      ;
; 0.876 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.526      ;
; 0.877 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.403      ; 1.534      ;
; 0.886 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.536      ;
; 0.887 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.395      ; 1.536      ;
; 0.898 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 1.190      ;
; 0.906 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.556      ;
; 0.993 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.286      ;
; 1.003 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.395      ; 1.652      ;
; 1.018 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.668      ;
; 1.024 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.317      ;
; 1.026 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.319      ;
; 1.032 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.682      ;
; 1.043 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.404      ; 1.701      ;
; 1.057 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.350      ;
; 1.058 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.351      ;
; 1.059 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.352      ;
; 1.063 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 1.355      ;
; 1.076 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 1.368      ;
; 1.078 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 1.370      ;
; 1.079 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.372      ;
; 1.080 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.373      ;
; 1.080 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.397      ; 1.731      ;
; 1.096 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.403      ; 1.753      ;
; 1.117 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.403      ; 1.774      ;
; 1.118 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.768      ;
; 1.138 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.404      ; 1.796      ;
; 1.142 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.403      ; 1.799      ;
; 1.144 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.403      ; 1.801      ;
; 1.145 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.404      ; 1.803      ;
; 1.151 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.396      ; 1.801      ;
; 1.170 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.397      ; 1.821      ;
; 1.172 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.404      ; 1.830      ;
; 1.181 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.474      ;
; 1.192 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.404      ; 1.850      ;
; 1.210 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.503      ;
; 1.211 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.504      ;
; 1.225 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 1.517      ;
; 1.231 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 1.523      ;
; 1.255 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.080      ; 1.547      ;
; 1.257 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.404      ; 1.915      ;
; 1.261 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.404      ; 1.919      ;
; 1.282 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.403      ; 1.939      ;
; 1.364 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.403      ; 2.021      ;
; 1.370 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.395      ; 2.019      ;
; 1.374 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.395      ; 2.023      ;
; 1.399 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.404      ; 2.057      ;
; 1.403 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.404      ; 2.061      ;
; 1.408 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.395      ; 2.057      ;
; 1.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.403      ; 2.081      ;
; 1.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.397      ; 2.077      ;
; 1.442 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.735      ;
; 1.443 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.081      ; 1.736      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pi_clk'                                                                                                                ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.467   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 0.758      ;
; 0.467   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 0.758      ;
; 0.538   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 0.829      ;
; 0.787   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 1.078      ;
; 0.788   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 1.079      ;
; 0.789   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 1.080      ;
; 0.842   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 1.133      ;
; 0.861   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 1.152      ;
; 0.862   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 1.153      ;
; 0.867   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 1.158      ;
; 1.031   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 1.322      ;
; 1.031   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 1.322      ;
; 1.031   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 1.322      ;
; 1.062   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 1.353      ;
; 1.066   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 1.357      ;
; 1.507   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 1.798      ;
; 1.507   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 1.798      ;
; 1.507   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 1.798      ;
; 1.507   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 1.798      ;
; 1.507   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.079      ; 1.798      ;
; 1.772   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 0.000        ; 0.091      ; 2.075      ;
; 1.891   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 0.000        ; 0.091      ; 2.194      ;
; 104.990 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.021      ; 1.077      ;
; 105.065 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.021      ; 1.152      ;
; 105.065 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.021      ; 1.152      ;
; 105.069 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.021      ; 1.156      ;
; 105.070 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.021      ; 1.157      ;
; 105.235 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.021      ; 1.322      ;
; 105.235 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.021      ; 1.322      ;
; 105.235 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.021      ; 1.322      ;
; 105.235 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.021      ; 1.322      ;
; 105.267 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.021      ; 1.354      ;
; 105.269 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.021      ; 1.356      ;
; 105.270 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.021      ; 1.357      ;
; 105.711 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.021      ; 1.798      ;
; 105.711 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.021      ; 1.798      ;
; 105.711 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.021      ; 1.798      ;
; 105.711 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.021      ; 1.798      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pi_clk2'                                                                                                               ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.490   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 0.758      ;
; 0.490   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 0.758      ;
; 0.750   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.018      ;
; 0.816   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.084      ;
; 0.855   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.123      ;
; 0.865   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.133      ;
; 0.879   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.147      ;
; 0.880   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.148      ;
; 0.882   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.150      ;
; 0.882   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.150      ;
; 0.883   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.151      ;
; 0.884   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.152      ;
; 0.889   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.157      ;
; 1.008   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.276      ;
; 1.057   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.325      ;
; 1.057   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.325      ;
; 1.057   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.325      ;
; 1.057   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.325      ;
; 1.057   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.325      ;
; 1.057   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.325      ;
; 1.057   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.325      ;
; 1.057   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.056      ; 1.325      ;
; 105.194 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.157      ; 1.397      ;
; 105.194 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.157      ; 1.397      ;
; 105.195 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.157      ; 1.398      ;
; 105.195 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.157      ; 1.398      ;
; 105.196 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.157      ; 1.399      ;
; 105.197 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.157      ; 1.400      ;
; 105.199 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.157      ; 1.402      ;
; 105.200 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.157      ; 1.403      ;
; 105.326 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.157      ; 1.529      ;
; 105.326 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.157      ; 1.529      ;
; 105.326 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.157      ; 1.529      ;
; 105.326 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.157      ; 1.529      ;
; 105.326 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.157      ; 1.529      ;
; 105.326 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.157      ; 1.529      ;
; 105.326 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.157      ; 1.529      ;
; 105.326 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.157      ; 1.529      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.759 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.630      ; 6.650      ;
; 0.878 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.641      ; 6.780      ;
; 0.912 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.643      ; 6.816      ;
; 1.104 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.642      ; 7.007      ;
; 1.380 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.632      ; 7.273      ;
; 1.430 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.631      ; 7.322      ;
; 1.524 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.630      ; 7.415      ;
; 1.930 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.796      ; 7.987      ;
; 2.089 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.793      ; 8.143      ;
; 2.106 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.793      ; 8.160      ;
; 2.109 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.796      ; 8.166      ;
; 0.798 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.677      ; 6.736      ;
; 2.157 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.792      ; 8.210      ;
; 6.192 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.748      ; 7.221      ;
; 6.353 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.759      ; 7.393      ;
; 6.356 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.761      ; 7.398      ;
; 6.375 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.760      ; 7.416      ;
; 6.276 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.795      ; 7.352      ;
; 6.550 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.796      ; 7.627      ;
; 6.634 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.750      ; 7.665      ;
; 6.683 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.749      ; 7.713      ;
; 6.706 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.748      ; 7.735      ;
; 6.708 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.793      ; 7.782      ;
; 6.728 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.796      ; 7.805      ;
; 6.737 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.792      ; 7.810      ;
; 6.786 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.793      ; 7.860      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.748 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.039      ;
; 0.770 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.061      ;
; 0.771 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.062      ;
; 0.795 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.086      ;
; 0.797 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.088      ;
; 0.797 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.088      ;
; 0.797 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.088      ;
; 0.798 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.089      ;
; 0.799 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.090      ;
; 0.821 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.112      ;
; 0.977 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.268      ;
; 1.107 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.611      ; 1.930      ;
; 1.125 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.416      ;
; 1.126 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.417      ;
; 1.150 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.441      ;
; 1.151 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.442      ;
; 1.158 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.449      ;
; 1.158 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.449      ;
; 1.159 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.450      ;
; 1.159 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.450      ;
; 1.160 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.451      ;
; 1.167 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.458      ;
; 1.167 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.458      ;
; 1.168 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.459      ;
; 1.168 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.459      ;
; 1.169 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.460      ;
; 1.257 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.548      ;
; 1.266 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.557      ;
; 1.281 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.572      ;
; 1.282 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.573      ;
; 1.290 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.581      ;
; 1.291 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.582      ;
; 1.298 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.589      ;
; 1.299 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.590      ;
; 1.299 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.590      ;
; 1.300 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.591      ;
; 1.307 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.598      ;
; 1.308 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.599      ;
; 1.308 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.599      ;
; 1.309 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.600      ;
; 1.332 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.623      ;
; 1.418 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.709      ;
; 1.421 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.712      ;
; 1.422 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.713      ;
; 1.430 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.721      ;
; 1.431 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.722      ;
; 1.438 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.729      ;
; 1.439 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.730      ;
; 1.440 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.731      ;
; 1.447 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.738      ;
; 1.448 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.739      ;
; 1.449 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.740      ;
; 1.472 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.763      ;
; 1.479 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.611      ; 2.302      ;
; 1.488 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.611      ; 2.311      ;
; 1.558 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.849      ;
; 1.561 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.852      ;
; 1.562 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.853      ;
; 1.570 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.861      ;
; 1.571 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.862      ;
; 1.578 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.869      ;
; 1.579 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.870      ;
; 1.587 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.878      ;
; 1.588 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.879      ;
; 1.612 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.903      ;
; 1.618 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.611      ; 2.441      ;
; 1.668 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.611      ; 2.491      ;
; 1.701 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.992      ;
; 1.710 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.001      ;
; 1.719 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.010      ;
; 1.728 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.019      ;
; 1.777 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.611      ; 2.600      ;
; 1.833 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.124      ;
; 1.833 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.124      ;
; 1.833 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.124      ;
; 1.833 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.124      ;
; 1.845 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.611      ; 2.668      ;
; 1.954 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.611      ; 2.777      ;
; 1.973 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.264      ;
; 1.973 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.264      ;
; 1.973 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.264      ;
; 2.023 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.611      ; 2.846      ;
; 2.024 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.611      ; 2.847      ;
; 2.071 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.362      ;
; 2.075 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.366      ;
; 2.075 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.366      ;
; 2.075 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.366      ;
; 2.075 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.366      ;
; 2.075 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.366      ;
; 2.075 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.366      ;
; 2.091 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.382      ;
; 2.091 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.382      ;
; 2.091 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.382      ;
; 2.091 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.382      ;
; 2.091 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.382      ;
; 2.091 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.382      ;
; 2.091 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.382      ;
; 2.091 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.382      ;
; 2.091 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.382      ;
; 2.091 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 2.382      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                        ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; 0.969 ; spi_slave:spi_slave_rx2_inst|rdata[62] ; tx_iq[62] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.981      ; 2.192      ;
; 1.006 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; tx_iq[47] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.960      ; 2.208      ;
; 1.045 ; spi_slave:spi_slave_rx2_inst|rdata[52] ; tx_iq[52] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.960      ; 2.247      ;
; 1.070 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; tx_iq[35] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.935      ; 2.247      ;
; 1.072 ; spi_slave:spi_slave_rx2_inst|rdata[50] ; tx_iq[50] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.959      ; 2.273      ;
; 1.072 ; spi_slave:spi_slave_rx2_inst|rdata[57] ; tx_iq[57] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.917      ; 2.231      ;
; 1.077 ; spi_slave:spi_slave_rx2_inst|rdata[63] ; tx_iq[63] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.981      ; 2.300      ;
; 1.110 ; spi_slave:spi_slave_rx2_inst|rdata[55] ; tx_iq[55] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.919      ; 2.271      ;
; 1.130 ; spi_slave:spi_slave_rx2_inst|rdata[54] ; tx_iq[54] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.919      ; 2.291      ;
; 1.132 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_iq[21] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.018      ; 2.392      ;
; 1.138 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_iq[17] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.021      ; 2.401      ;
; 1.139 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_iq[20] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.018      ; 2.399      ;
; 1.146 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_iq[24] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.974      ; 2.362      ;
; 1.159 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; tx_iq[45] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.979      ; 2.380      ;
; 1.160 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_iq[29] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.969      ; 2.371      ;
; 1.164 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; tx_iq[38] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.973      ; 2.379      ;
; 1.170 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; tx_iq[42] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.973      ; 2.385      ;
; 1.174 ; spi_slave:spi_slave_rx2_inst|rdata[58] ; tx_iq[58] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.917      ; 2.333      ;
; 1.176 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_iq[1]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.986      ; 2.404      ;
; 1.183 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; tx_iq[44] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.979      ; 2.404      ;
; 1.199 ; spi_slave:spi_slave_rx2_inst|rdata[48] ; tx_iq[48] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.950      ; 2.391      ;
; 1.202 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_iq[19] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.014      ; 2.458      ;
; 1.202 ; spi_slave:spi_slave_rx2_inst|rdata[49] ; tx_iq[49] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.958      ; 2.402      ;
; 1.205 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; tx_iq[37] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.973      ; 2.420      ;
; 1.206 ; spi_slave:spi_slave_rx2_inst|rdata[51] ; tx_iq[51] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.949      ; 2.397      ;
; 1.211 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_iq[14] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.021      ; 2.474      ;
; 1.213 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_iq[23] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.975      ; 2.430      ;
; 1.214 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_iq[31] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.933      ; 2.389      ;
; 1.215 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; tx_iq[46] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.949      ; 2.406      ;
; 1.216 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; tx_iq[39] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.973      ; 2.431      ;
; 1.219 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_iq[16] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.021      ; 2.482      ;
; 1.221 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; tx_iq[40] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.973      ; 2.436      ;
; 1.228 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_iq[0]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.986      ; 2.456      ;
; 1.231 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_iq[30] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.933      ; 2.406      ;
; 1.238 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; tx_iq[34] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.933      ; 2.413      ;
; 1.248 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; tx_iq[41] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.973      ; 2.463      ;
; 1.251 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_iq[15] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.021      ; 2.514      ;
; 1.255 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_iq[25] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.974      ; 2.471      ;
; 1.256 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_iq[2]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.977      ; 2.475      ;
; 1.261 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_iq[5]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.975      ; 2.478      ;
; 1.266 ; spi_slave:spi_slave_rx2_inst|rdata[59] ; tx_iq[59] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.917      ; 2.425      ;
; 1.274 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; tx_iq[43] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.974      ; 2.490      ;
; 1.278 ; spi_slave:spi_slave_rx2_inst|rdata[56] ; tx_iq[56] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.917      ; 2.437      ;
; 1.280 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; tx_iq[36] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.934      ; 2.456      ;
; 1.284 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_iq[4]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.986      ; 2.512      ;
; 1.298 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_iq[26] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.974      ; 2.514      ;
; 1.306 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; tx_iq[32] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.934      ; 2.482      ;
; 1.306 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_iq[22] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.974      ; 2.522      ;
; 1.320 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; tx_iq[33] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.934      ; 2.496      ;
; 1.324 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_iq[3]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.977      ; 2.543      ;
; 1.326 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_iq[27] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.974      ; 2.542      ;
; 1.347 ; spi_slave:spi_slave_rx2_inst|rdata[53] ; tx_iq[53] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.917      ; 2.506      ;
; 1.357 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_iq[28] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.969      ; 2.568      ;
; 1.358 ; spi_slave:spi_slave_rx2_inst|rdata[60] ; tx_iq[60] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.917      ; 2.517      ;
; 1.365 ; spi_slave:spi_slave_rx2_inst|rdata[61] ; tx_iq[61] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.917      ; 2.524      ;
; 1.378 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_iq[8]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.801      ; 2.421      ;
; 1.383 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_iq[18] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 1.021      ; 2.646      ;
; 1.433 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_iq[9]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.801      ; 2.476      ;
; 1.453 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_iq[7]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.801      ; 2.496      ;
; 1.470 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_iq[10] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.801      ; 2.513      ;
; 1.476 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_iq[13] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.801      ; 2.519      ;
; 1.482 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_iq[11] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.800      ; 2.524      ;
; 1.486 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_iq[12] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.801      ; 2.529      ;
; 1.504 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_iq[6]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.801      ; 2.547      ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virt_ad9866_rxclk_tx'                                                                                                                      ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node       ; Launch Clock                                               ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; 3.074 ; ad9866_txsync~reg0 ; ad9866_txsync ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.067      ; 3.201      ;
; 3.090 ; ad9866_tx[1]~reg0  ; ad9866_tx[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.051      ; 3.201      ;
; 3.274 ; ad9866_tx[0]~reg0  ; ad9866_tx[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.062      ; 3.396      ;
; 3.284 ; ad9866_tx[3]~reg0  ; ad9866_tx[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.052      ; 3.396      ;
; 3.285 ; ad9866_tx[2]~reg0  ; ad9866_tx[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.051      ; 3.396      ;
; 3.295 ; ad9866_tx[5]~reg0  ; ad9866_tx[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.041      ; 3.396      ;
; 5.866 ; ad9866_tx[4]~reg0  ; ad9866_tx[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.068      ; 5.994      ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 52
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.231
Worst Case Available Settling Time: 16.785 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                             ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note                                              ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------+
; 104.62 MHz ; 104.62 MHz      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 111.88 MHz ; 111.88 MHz      ; spi_sck                                                    ;                                                   ;
; 133.8 MHz  ; 133.8 MHz       ; ad9866:ad9866_inst|dut1_pc[0]                              ;                                                   ;
; 172.8 MHz  ; 172.8 MHz       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 190.15 MHz ; 63.75 MHz       ; spi_ce1                                                    ; limit due to minimum port rate restriction (tmin) ;
; 229.36 MHz ; 63.75 MHz       ; pi_clk                                                     ; limit due to minimum port rate restriction (tmin) ;
; 247.28 MHz ; 63.75 MHz       ; pi_clk2                                                    ; limit due to minimum port rate restriction (tmin) ;
; 302.76 MHz ; 238.04 MHz      ; ddr_mux:ddr_mux_inst1|rd_req                               ; limit due to minimum period restriction (tmin)    ;
; 302.76 MHz ; 238.04 MHz      ; ddr_mux:ddr_mux_inst2|rd_req                               ; limit due to minimum period restriction (tmin)    ;
; 317.16 MHz ; 317.16 MHz      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ;                                                   ;
; 420.7 MHz  ; 238.04 MHz      ; spi_slave:spi_slave_rx_inst|done                           ; limit due to minimum period restriction (tmin)    ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+------------------------------------------------------------+----------+---------------+
; Clock                                                      ; Slack    ; End Point TNS ;
+------------------------------------------------------------+----------+---------------+
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.216    ; 0.000         ;
; virt_ad9866_rxclk_tx                                       ; 0.384    ; 0.000         ;
; spi_sck                                                    ; 0.903    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.915    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                           ; 1.040    ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; 1.263    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                          ; 1.649    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.462    ; 0.000         ;
; pi_clk                                                     ; 101.987  ; 0.000         ;
; pi_clk2                                                    ; 102.145  ; 0.000         ;
; spi_ce1                                                    ; 2494.741 ; 0.000         ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; 4996.697 ; 0.000         ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; 4996.697 ; 0.000         ;
+------------------------------------------------------------+----------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; spi_ce1                                                    ; 0.271 ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.318 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                           ; 0.385 ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.401 ; 0.000         ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; 0.402 ; 0.000         ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; 0.402 ; 0.000         ;
; spi_sck                                                    ; 0.414 ; 0.000         ;
; pi_clk                                                     ; 0.421 ; 0.000         ;
; pi_clk2                                                    ; 0.443 ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; 0.618 ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.696 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                          ; 0.916 ; 0.000         ;
; virt_ad9866_rxclk_tx                                       ; 2.824 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+------------------------------------------------------------+----------+---------------+
; Clock                                                      ; Slack    ; End Point TNS ;
+------------------------------------------------------------+----------+---------------+
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.224    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.510    ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; 4.307    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.621    ; 0.000         ;
; clk_76m8                                                   ; 6.095    ; 0.000         ;
; spi_sck                                                    ; 31.398   ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 49.301   ; 0.000         ;
; pi_clk2                                                    ; 102.100  ; 0.000         ;
; pi_clk                                                     ; 102.191  ; 0.000         ;
; spi_ce0                                                    ; 1249.189 ; 0.000         ;
; spi_ce1                                                    ; 1249.202 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                           ; 1249.359 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                          ; 1249.452 ; 0.000         ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; 2499.538 ; 0.000         ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; 2499.554 ; 0.000         ;
+------------------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                     ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.216 ; ad9866_rx[0]                                                   ; rffe_ad9866_rx_d1[0]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.053     ; 1.066      ;
; 0.219 ; ad9866_rxsync                                                  ; rffe_ad9866_rxsync_d1                                       ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.050     ; 1.066      ;
; 0.220 ; ad9866_rx[1]                                                   ; rffe_ad9866_rx_d1[1]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.049     ; 1.066      ;
; 0.223 ; ad9866_rx[2]                                                   ; rffe_ad9866_rx_d1[2]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.046     ; 1.066      ;
; 0.223 ; ad9866_rx[3]                                                   ; rffe_ad9866_rx_d1[3]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.046     ; 1.066      ;
; 0.223 ; ad9866_rx[4]                                                   ; rffe_ad9866_rx_d1[4]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.046     ; 1.066      ;
; 0.225 ; ad9866_rx[5]                                                   ; rffe_ad9866_rx_d1[5]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.044     ; 1.066      ;
; 0.723 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[17]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.849      ;
; 0.723 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[16]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.849      ;
; 0.723 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[15]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.849      ;
; 0.723 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[14]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.849      ;
; 0.723 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[13]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.849      ;
; 0.723 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[12]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.849      ;
; 0.723 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[11]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.849      ;
; 0.723 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[5]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.849      ;
; 0.723 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[4]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.849      ;
; 0.723 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[3]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.849      ;
; 0.723 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[1]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.849      ;
; 0.723 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[0]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.849      ;
; 0.723 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[2]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.849      ;
; 0.723 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[10]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.849      ;
; 0.723 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[9]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.849      ;
; 0.723 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[8]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.849      ;
; 0.723 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[7]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.849      ;
; 0.723 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[6]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.849      ;
; 0.803 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[17]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.769      ;
; 0.803 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[16]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.769      ;
; 0.803 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[15]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.769      ;
; 0.803 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[14]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.769      ;
; 0.803 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[13]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.769      ;
; 0.803 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[12]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.769      ;
; 0.803 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[11]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.769      ;
; 0.803 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[10]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.769      ;
; 0.803 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[3]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.769      ;
; 0.803 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[2]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.769      ;
; 0.803 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[1]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.769      ;
; 0.803 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[0]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.769      ;
; 0.803 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[9]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.769      ;
; 0.803 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[8]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.769      ;
; 0.803 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[7]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.769      ;
; 0.803 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[5]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.769      ;
; 0.803 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[4]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.769      ;
; 0.803 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[6]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.769      ;
; 0.941 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[35]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.631      ;
; 0.941 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[34]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.631      ;
; 0.941 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[33]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.631      ;
; 0.941 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[32]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.631      ;
; 0.941 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[31]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.631      ;
; 0.941 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[30]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.631      ;
; 0.941 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[29]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.631      ;
; 0.941 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[22]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.631      ;
; 0.941 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[21]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.631      ;
; 0.941 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[20]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.631      ;
; 0.941 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[18]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.631      ;
; 0.941 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[19]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.631      ;
; 0.941 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[28]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.631      ;
; 0.941 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[27]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.631      ;
; 0.941 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[26]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.631      ;
; 0.941 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[25]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.631      ;
; 0.941 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[24]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.631      ;
; 0.941 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[23]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.631      ;
; 0.972 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[35]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.600      ;
; 0.972 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[34]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.600      ;
; 0.972 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[33]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.600      ;
; 0.972 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[32]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.600      ;
; 0.972 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[31]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.600      ;
; 0.972 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[30]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.600      ;
; 0.972 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[29]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.600      ;
; 0.972 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[28]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.600      ;
; 0.972 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[23]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.600      ;
; 0.972 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[22]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.600      ;
; 0.972 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[19]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.600      ;
; 0.972 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[18]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.600      ;
; 0.972 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[21]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.600      ;
; 0.972 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[20]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.600      ;
; 0.972 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[27]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.600      ;
; 0.972 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[26]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.600      ;
; 0.972 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[25]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.600      ;
; 0.972 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[24]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.060      ; 5.600      ;
; 0.984 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[35]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.061      ; 5.589      ;
; 0.984 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[34]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.061      ; 5.589      ;
; 0.984 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[33]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.061      ; 5.589      ;
; 0.984 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[32]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.061      ; 5.589      ;
; 0.984 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[31]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.061      ; 5.589      ;
; 0.984 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[24]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.061      ; 5.589      ;
; 0.984 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[23]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.061      ; 5.589      ;
; 0.984 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[22]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.061      ; 5.589      ;
; 0.984 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[21]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.061      ; 5.589      ;
; 0.984 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[20]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.061      ; 5.589      ;
; 0.984 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[19]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.061      ; 5.589      ;
; 0.984 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[18]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.061      ; 5.589      ;
; 0.984 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[30]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.061      ; 5.589      ;
; 0.984 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[29]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.061      ; 5.589      ;
; 0.984 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[28]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.061      ; 5.589      ;
; 0.984 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[27]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.061      ; 5.589      ;
; 0.984 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[26]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.061      ; 5.589      ;
; 0.984 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[25]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.061      ; 5.589      ;
; 1.005 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[17] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.566      ;
; 1.005 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[16] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.566      ;
; 1.005 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[15] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.059      ; 5.566      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virt_ad9866_rxclk_tx'                                                                                                                      ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node       ; Launch Clock                                               ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; 0.384 ; ad9866_tx[5]~reg0  ; ad9866_tx[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 6.510        ; -0.513     ; 3.023      ;
; 0.394 ; ad9866_tx[2]~reg0  ; ad9866_tx[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 6.510        ; -0.503     ; 3.023      ;
; 0.395 ; ad9866_tx[3]~reg0  ; ad9866_tx[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 6.510        ; -0.502     ; 3.023      ;
; 0.402 ; ad9866_tx[0]~reg0  ; ad9866_tx[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 6.510        ; -0.495     ; 3.023      ;
; 0.559 ; ad9866_tx[1]~reg0  ; ad9866_tx[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 6.510        ; -0.503     ; 2.858      ;
; 0.574 ; ad9866_txsync~reg0 ; ad9866_txsync ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 6.510        ; -0.488     ; 2.858      ;
; 1.586 ; ad9866_tx[4]~reg0  ; ad9866_tx[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 10.000       ; -0.488     ; 5.336      ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                               ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.903 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 9.119      ;
; 0.915 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 9.107      ;
; 0.939 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 9.083      ;
; 0.943 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 9.079      ;
; 0.968 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 9.054      ;
; 0.979 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; spi_slave:spi_slave_rx2_inst|treg[25] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.124      ; 9.057      ;
; 0.980 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 9.042      ;
; 0.995 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.122      ; 9.039      ;
; 1.004 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 9.018      ;
; 1.008 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 9.014      ;
; 1.010 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.122      ; 9.024      ;
; 1.031 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.991      ;
; 1.043 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.979      ;
; 1.046 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.976      ;
; 1.047 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.975      ;
; 1.058 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.964      ;
; 1.067 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.955      ;
; 1.069 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.124      ; 8.967      ;
; 1.071 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.951      ;
; 1.078 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.944      ;
; 1.079 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.943      ;
; 1.082 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.940      ;
; 1.086 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.936      ;
; 1.096 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.124      ; 8.940      ;
; 1.105 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; spi_slave:spi_slave_rx2_inst|treg[20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.114      ; 8.921      ;
; 1.111 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.911      ;
; 1.112 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.910      ;
; 1.118 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.121      ; 8.915      ;
; 1.119 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.903      ;
; 1.122 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.122      ; 8.912      ;
; 1.126 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.896      ;
; 1.126 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.095      ; 8.881      ;
; 1.137 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.122      ; 8.897      ;
; 1.139 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.122      ; 8.895      ;
; 1.142 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.880      ;
; 1.143 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.879      ;
; 1.147 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.124      ; 8.889      ;
; 1.162 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.095      ; 8.845      ;
; 1.166 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.095      ; 8.841      ;
; 1.170 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.852      ;
; 1.175 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.847      ;
; 1.178 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.122      ; 8.856      ;
; 1.182 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.840      ;
; 1.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.837      ;
; 1.187 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.117      ; 8.842      ;
; 1.190 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.832      ;
; 1.193 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.122      ; 8.841      ;
; 1.194 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[9] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.119      ; 8.837      ;
; 1.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.825      ;
; 1.202 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[19] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.117      ; 8.827      ;
; 1.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.122      ; 8.830      ;
; 1.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.816      ;
; 1.206 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.117      ; 8.823      ;
; 1.207 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; spi_slave:spi_slave_rx2_inst|treg[21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.114      ; 8.819      ;
; 1.208 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[9]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.814      ;
; 1.215 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.124      ; 8.821      ;
; 1.221 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.801      ;
; 1.222 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.800      ;
; 1.230 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.095      ; 8.777      ;
; 1.234 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.121      ; 8.799      ;
; 1.236 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.117      ; 8.793      ;
; 1.236 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6] ; spi_slave:spi_slave_rx2_inst|treg[25] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.124      ; 8.800      ;
; 1.247 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.107      ; 8.772      ;
; 1.250 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.772      ;
; 1.254 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7] ; spi_slave:spi_slave_rx2_inst|treg[25] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.124      ; 8.782      ;
; 1.258 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.122      ; 8.776      ;
; 1.258 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; spi_slave:spi_slave_rx2_inst|treg[25] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.121      ; 8.775      ;
; 1.258 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.114      ; 8.768      ;
; 1.260 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.121      ; 8.773      ;
; 1.266 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.122      ; 8.768      ;
; 1.267 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.121      ; 8.766      ;
; 1.270 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.095      ; 8.737      ;
; 1.273 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.122      ; 8.761      ;
; 1.276 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.121      ; 8.757      ;
; 1.277 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.114      ; 8.749      ;
; 1.282 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6] ; spi_slave:spi_slave_rx2_inst|treg[24] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.121      ; 8.751      ;
; 1.283 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.095      ; 8.724      ;
; 1.287 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.735      ;
; 1.287 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[25] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.124      ; 8.749      ;
; 1.288 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.119      ; 8.743      ;
; 1.289 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; spi_slave:spi_slave_rx2_inst|treg[19] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.114      ; 8.737      ;
; 1.291 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; spi_slave:spi_slave_rx2_inst|treg[24] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.121      ; 8.742      ;
; 1.293 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; spi_slave:spi_slave_rx2_inst|treg[20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.114      ; 8.733      ;
; 1.293 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[8]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.729      ;
; 1.293 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; spi_slave:spi_slave_rx2_inst|treg[22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.121      ; 8.740      ;
; 1.298 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; spi_slave:spi_slave_rx2_inst|treg[18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.114      ; 8.728      ;
; 1.298 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3] ; spi_slave:spi_slave_rx2_inst|treg[20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.114      ; 8.728      ;
; 1.300 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.107      ; 8.719      ;
; 1.303 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7] ; spi_slave:spi_slave_rx2_inst|treg[24] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.119      ; 8.728      ;
; 1.304 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.122      ; 8.730      ;
; 1.308 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.122      ; 8.726      ;
; 1.309 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.121      ; 8.724      ;
; 1.313 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; spi_slave:spi_slave_rx2_inst|treg[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.114      ; 8.713      ;
; 1.314 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.708      ;
; 1.317 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; spi_slave:spi_slave_rx2_inst|treg[20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.114      ; 8.709      ;
; 1.318 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.121      ; 8.715      ;
; 1.319 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.122      ; 8.715      ;
; 1.319 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.095      ; 8.688      ;
; 1.319 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; spi_slave:spi_slave_rx2_inst|treg[20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.114      ; 8.707      ;
; 1.320 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 2.110      ; 8.702      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                            ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.915 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.410      ; 3.565      ;
; 1.031 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.410      ; 3.449      ;
; 1.156 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.410      ; 3.324      ;
; 1.193 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.410      ; 3.287      ;
; 1.254 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.410      ; 3.226      ;
; 1.318 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.410      ; 3.162      ;
; 1.396 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.410      ; 3.084      ;
; 1.415 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.410      ; 3.065      ;
; 1.522 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.410      ; 2.958      ;
; 2.125 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.806      ;
; 2.125 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.806      ;
; 2.125 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.806      ;
; 2.125 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.806      ;
; 2.125 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.806      ;
; 2.125 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.806      ;
; 2.125 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.806      ;
; 2.125 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.806      ;
; 2.125 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.806      ;
; 2.125 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.806      ;
; 2.125 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.806      ;
; 2.147 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.410      ; 2.333      ;
; 2.236 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.695      ;
; 2.236 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.695      ;
; 2.236 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.695      ;
; 2.236 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.695      ;
; 2.236 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.695      ;
; 2.236 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.695      ;
; 2.236 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.695      ;
; 2.236 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.695      ;
; 2.236 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.695      ;
; 2.236 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.695      ;
; 2.236 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.695      ;
; 2.254 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.677      ;
; 2.254 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.677      ;
; 2.254 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.677      ;
; 2.254 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.677      ;
; 2.254 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.677      ;
; 2.254 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.677      ;
; 2.254 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.677      ;
; 2.254 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.677      ;
; 2.254 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.677      ;
; 2.254 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.677      ;
; 2.254 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.677      ;
; 2.344 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.587      ;
; 2.344 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.587      ;
; 2.344 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.587      ;
; 2.344 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.587      ;
; 2.344 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.587      ;
; 2.344 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.587      ;
; 2.344 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.587      ;
; 2.344 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.587      ;
; 2.344 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.587      ;
; 2.344 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.587      ;
; 2.344 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.587      ;
; 2.357 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.574      ;
; 2.357 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.574      ;
; 2.357 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.574      ;
; 2.357 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.574      ;
; 2.357 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.574      ;
; 2.357 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.574      ;
; 2.357 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.574      ;
; 2.357 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.574      ;
; 2.357 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.574      ;
; 2.357 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.574      ;
; 2.357 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.574      ;
; 2.378 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.553      ;
; 2.378 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.553      ;
; 2.378 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.553      ;
; 2.378 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.553      ;
; 2.378 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.553      ;
; 2.378 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.553      ;
; 2.378 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.553      ;
; 2.378 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.553      ;
; 2.378 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.553      ;
; 2.378 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.553      ;
; 2.378 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.553      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.503 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.428      ;
; 2.630 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.301      ;
; 2.630 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.301      ;
; 2.630 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.301      ;
; 2.630 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.301      ;
; 2.630 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.301      ;
; 2.630 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.301      ;
; 2.630 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.301      ;
; 2.630 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.301      ;
; 2.630 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.301      ;
; 2.630 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.301      ;
; 2.630 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.301      ;
; 2.637 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.294      ;
; 2.637 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.071     ; 3.294      ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                                                                                                                                                                                                                                               ;
+----------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                              ; To Node                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.040    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.810      ; 3.799      ;
; 1.115    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.862      ; 3.776      ;
; 1.144    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.810      ; 3.695      ;
; 1.157    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.862      ; 3.734      ;
; 1.167    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.878      ; 3.740      ;
; 1.180    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.972      ; 3.821      ;
; 1.191    ; spi_slave:spi_slave_rx_inst|rdata[41]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.925      ; 3.763      ;
; 1.200    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.810      ; 3.639      ;
; 1.217    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.810      ; 3.622      ;
; 1.232    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.862      ; 3.659      ;
; 1.238    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.882      ; 3.673      ;
; 1.239    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.862      ; 3.652      ;
; 1.239    ; spi_slave:spi_slave_rx_inst|rdata[46]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.810      ; 3.600      ;
; 1.246    ; spi_slave:spi_slave_rx_inst|rdata[47]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.810      ; 3.593      ;
; 1.253    ; spi_slave:spi_slave_rx_inst|rdata[40]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.925      ; 3.701      ;
; 1.260    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.917      ; 3.686      ;
; 1.262    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.878      ; 3.645      ;
; 1.271    ; spi_slave:spi_slave_rx_inst|rdata[37]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.925      ; 3.683      ;
; 1.271    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.810      ; 3.568      ;
; 1.276    ; spi_slave:spi_slave_rx_inst|rdata[33]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.917      ; 3.670      ;
; 1.294    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.968      ; 3.703      ;
; 1.300    ; spi_slave:spi_slave_rx_inst|rdata[35]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.917      ; 3.646      ;
; 1.303    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.810      ; 3.536      ;
; 1.305    ; spi_slave:spi_slave_rx_inst|rdata[34]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.917      ; 3.641      ;
; 1.315    ; spi_slave:spi_slave_rx_inst|rdata[32]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.917      ; 3.631      ;
; 1.316    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.862      ; 3.575      ;
; 1.317    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.862      ; 3.574      ;
; 1.320    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.921      ; 3.630      ;
; 1.321    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.882      ; 3.590      ;
; 1.341    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.810      ; 3.498      ;
; 1.348    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.972      ; 3.653      ;
; 1.354    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.972      ; 3.647      ;
; 1.356    ; spi_slave:spi_slave_rx_inst|rdata[36]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.917      ; 3.590      ;
; 1.358    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.878      ; 3.549      ;
; 1.376    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.972      ; 3.625      ;
; 1.385    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.972      ; 3.616      ;
; 1.412    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.862      ; 3.479      ;
; 1.417    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.862      ; 3.474      ;
; 1.431    ; spi_slave:spi_slave_rx_inst|rdata[45]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.925      ; 3.523      ;
; 1.431    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.968      ; 3.566      ;
; 1.435    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.878      ; 3.472      ;
; 1.435    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.917      ; 3.511      ;
; 1.481    ; spi_slave:spi_slave_rx_inst|rdata[44]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.925      ; 3.473      ;
; 1.546    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.862      ; 3.345      ;
; 2497.623 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.171     ; 2.245      ;
; 2497.699 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.171     ; 2.169      ;
; 2498.278 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.175     ; 1.586      ;
; 2498.354 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.175     ; 1.510      ;
; 2498.381 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.171     ; 1.487      ;
; 2498.491 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[1]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.527     ; 0.984      ;
; 2498.622 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.175     ; 1.242      ;
; 2498.740 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.089     ; 1.173      ;
; 2498.744 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.089     ; 1.169      ;
; 2498.748 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[0]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.089     ; 1.165      ;
; 2498.761 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.089     ; 1.152      ;
; 2498.800 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.089     ; 1.113      ;
; 2498.897 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.089     ; 1.016      ;
; 2498.898 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.089     ; 1.015      ;
; 2498.899 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.089     ; 1.014      ;
; 2498.912 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.089     ; 1.001      ;
; 2498.939 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.089     ; 0.974      ;
; 2499.088 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.089     ; 0.825      ;
; 2499.107 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[2]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.089     ; 0.806      ;
; 2499.108 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.089     ; 0.805      ;
; 2499.143 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.089     ; 0.770      ;
; 2499.143 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.089     ; 0.770      ;
; 2499.143 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.089     ; 0.770      ;
+----------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.263 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.860      ; 7.912      ;
; 1.286 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.861      ; 7.896      ;
; 1.332 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.896      ; 7.890      ;
; 1.439 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.895      ; 7.782      ;
; 1.491 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.898      ; 7.730      ;
; 1.737 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.896      ; 7.650      ;
; 1.794 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.858      ; 7.555      ;
; 1.798 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.898      ; 7.595      ;
; 1.875 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.868      ; 7.478      ;
; 1.894 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.870      ; 7.462      ;
; 1.900 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.867      ; 7.453      ;
; 2.086 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.859      ; 7.267      ;
; 1.965 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.897      ; 7.424      ;
; 5.727 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.896      ; 8.495      ;
; 5.944 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.895      ; 8.277      ;
; 5.954 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.898      ; 8.267      ;
; 6.200 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.896      ; 8.187      ;
; 6.244 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.897      ; 8.145      ;
; 6.261 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.898      ; 8.132      ;
; 6.989 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.964      ; 7.290      ;
; 7.012 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.965      ; 7.274      ;
; 7.173 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.962      ; 7.280      ;
; 7.806 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.972      ; 6.651      ;
; 7.992 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.974      ; 6.468      ;
; 8.003 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.971      ; 6.454      ;
; 8.114 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.963      ; 6.343      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                        ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; 1.649 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_iq[6]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.316      ; 2.659      ;
; 1.655 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_iq[13] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.316      ; 2.653      ;
; 1.660 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_iq[11] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.316      ; 2.648      ;
; 1.670 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_iq[10] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.316      ; 2.638      ;
; 1.672 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_iq[12] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.316      ; 2.636      ;
; 1.714 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_iq[7]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.316      ; 2.594      ;
; 1.724 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_iq[9]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.316      ; 2.584      ;
; 1.729 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; tx_iq[33] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.477      ; 2.740      ;
; 1.741 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_iq[22] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.518      ; 2.769      ;
; 1.745 ; spi_slave:spi_slave_rx2_inst|rdata[61] ; tx_iq[61] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.455      ; 2.702      ;
; 1.758 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; tx_iq[32] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.477      ; 2.711      ;
; 1.764 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_iq[4]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.536      ; 2.764      ;
; 1.764 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_iq[26] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.518      ; 2.746      ;
; 1.776 ; spi_slave:spi_slave_rx2_inst|rdata[59] ; tx_iq[59] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.455      ; 2.671      ;
; 1.785 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_iq[3]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.526      ; 2.733      ;
; 1.786 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_iq[8]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.316      ; 2.522      ;
; 1.821 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_iq[25] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.518      ; 2.689      ;
; 1.824 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_iq[2]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.526      ; 2.694      ;
; 1.835 ; spi_slave:spi_slave_rx2_inst|rdata[60] ; tx_iq[60] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.455      ; 2.612      ;
; 1.842 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_iq[30] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.476      ; 2.626      ;
; 1.862 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_iq[31] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.476      ; 2.606      ;
; 1.863 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; tx_iq[34] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.476      ; 2.605      ;
; 1.863 ; spi_slave:spi_slave_rx2_inst|rdata[53] ; tx_iq[53] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.455      ; 2.584      ;
; 1.878 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_iq[23] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.519      ; 2.633      ;
; 1.880 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_iq[28] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.514      ; 2.626      ;
; 1.886 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_iq[0]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.535      ; 2.641      ;
; 1.897 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_iq[27] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.518      ; 2.613      ;
; 1.901 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_iq[18] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.551      ; 2.642      ;
; 1.901 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_iq[15] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.551      ; 2.642      ;
; 1.903 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_iq[19] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.544      ; 2.633      ;
; 1.906 ; spi_slave:spi_slave_rx2_inst|rdata[56] ; tx_iq[56] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.455      ; 2.541      ;
; 1.910 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_iq[1]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.535      ; 2.617      ;
; 1.912 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; tx_iq[36] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.477      ; 2.557      ;
; 1.916 ; spi_slave:spi_slave_rx2_inst|rdata[58] ; tx_iq[58] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.455      ; 2.531      ;
; 1.922 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_iq[29] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.514      ; 2.584      ;
; 1.926 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_iq[24] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.518      ; 2.584      ;
; 1.931 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; tx_iq[39] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.501      ; 2.562      ;
; 1.933 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; tx_iq[41] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.501      ; 2.560      ;
; 1.938 ; spi_slave:spi_slave_rx2_inst|rdata[51] ; tx_iq[51] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.485      ; 2.539      ;
; 1.951 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; tx_iq[46] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.485      ; 2.526      ;
; 1.953 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; tx_iq[37] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.501      ; 2.540      ;
; 1.966 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; tx_iq[43] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.503      ; 2.529      ;
; 1.967 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_iq[16] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.551      ; 2.576      ;
; 1.971 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_iq[14] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.551      ; 2.572      ;
; 1.977 ; spi_slave:spi_slave_rx2_inst|rdata[48] ; tx_iq[48] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.485      ; 2.500      ;
; 1.979 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_iq[5]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.524      ; 2.537      ;
; 1.996 ; spi_slave:spi_slave_rx2_inst|rdata[49] ; tx_iq[49] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.495      ; 2.491      ;
; 1.999 ; spi_slave:spi_slave_rx2_inst|rdata[54] ; tx_iq[54] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.458      ; 2.451      ;
; 2.014 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; tx_iq[38] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.501      ; 2.479      ;
; 2.016 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_iq[20] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.548      ; 2.524      ;
; 2.019 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; tx_iq[42] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.501      ; 2.474      ;
; 2.024 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_iq[21] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.548      ; 2.516      ;
; 2.030 ; spi_slave:spi_slave_rx2_inst|rdata[50] ; tx_iq[50] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.496      ; 2.458      ;
; 2.041 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; tx_iq[40] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.501      ; 2.452      ;
; 2.047 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_iq[17] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.551      ; 2.496      ;
; 2.053 ; spi_slave:spi_slave_rx2_inst|rdata[55] ; tx_iq[55] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.458      ; 2.397      ;
; 2.055 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; tx_iq[35] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.477      ; 2.414      ;
; 2.061 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; tx_iq[44] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.507      ; 2.438      ;
; 2.080 ; spi_slave:spi_slave_rx2_inst|rdata[63] ; tx_iq[63] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.530      ; 2.442      ;
; 2.100 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; tx_iq[45] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.507      ; 2.399      ;
; 2.102 ; spi_slave:spi_slave_rx2_inst|rdata[57] ; tx_iq[57] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.455      ; 2.345      ;
; 2.110 ; spi_slave:spi_slave_rx2_inst|rdata[52] ; tx_iq[52] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.496      ; 2.378      ;
; 2.118 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; tx_iq[47] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.496      ; 2.370      ;
; 2.168 ; spi_slave:spi_slave_rx2_inst|rdata[62] ; tx_iq[62] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.530      ; 2.354      ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                      ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 3.462 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 9.488      ;
; 3.557 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.066     ; 9.399      ;
; 3.627 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.067     ; 9.328      ;
; 3.648 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 9.302      ;
; 3.701 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.066     ; 9.255      ;
; 3.706 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 9.244      ;
; 3.743 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.066     ; 9.213      ;
; 3.801 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.066     ; 9.155      ;
; 3.813 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.067     ; 9.142      ;
; 3.871 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.067     ; 9.084      ;
; 3.875 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.066     ; 9.081      ;
; 3.887 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.066     ; 9.069      ;
; 3.895 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.066     ; 9.061      ;
; 3.898 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 9.052      ;
; 3.899 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.066     ; 9.057      ;
; 3.945 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.066     ; 9.011      ;
; 3.945 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.067     ; 9.010      ;
; 3.963 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.067     ; 8.992      ;
; 3.965 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.067     ; 8.990      ;
; 3.969 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.067     ; 8.986      ;
; 4.019 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.066     ; 8.937      ;
; 4.027 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.923      ;
; 4.037 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.913      ;
; 4.039 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.066     ; 8.917      ;
; 4.043 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.066     ; 8.913      ;
; 4.051 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.066     ; 8.905      ;
; 4.064 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.887      ;
; 4.079 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.872      ;
; 4.080 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.872      ;
; 4.084 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.866      ;
; 4.088 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]  ; transmitter:transmitter_inst|out_data[4]                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.218     ; 2.206      ;
; 4.118 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.066     ; 8.838      ;
; 4.121 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.067     ; 8.834      ;
; 4.142 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.808      ;
; 4.149 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.067     ; 8.806      ;
; 4.165 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.785      ;
; 4.175 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.775      ;
; 4.188 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.067     ; 8.767      ;
; 4.195 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.066     ; 8.761      ;
; 4.204 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.747      ;
; 4.205 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.745      ;
; 4.207 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.067     ; 8.748      ;
; 4.213 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.737      ;
; 4.216 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.734      ;
; 4.223 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.727      ;
; 4.236 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.714      ;
; 4.236 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.714      ;
; 4.240 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.710      ;
; 4.250 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.701      ;
; 4.262 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.066     ; 8.694      ;
; 4.265 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.686      ;
; 4.266 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.686      ;
; 4.267 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.683      ;
; 4.270 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11] ; transmitter:transmitter_inst|out_data[7]                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.218     ; 2.024      ;
; 4.271 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.679      ;
; 4.281 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.669      ;
; 4.281 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.067     ; 8.674      ;
; 4.301 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.067     ; 8.654      ;
; 4.305 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.067     ; 8.650      ;
; 4.308 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.643      ;
; 4.323 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.628      ;
; 4.324 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.628      ;
; 4.345 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.605      ;
; 4.355 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.595      ;
; 4.365 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.585      ;
; 4.369 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.581      ;
; 4.373 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.577      ;
; 4.375 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.575      ;
; 4.379 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.571      ;
; 4.382 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.569      ;
; 4.390 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.561      ;
; 4.391 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.559      ;
; 4.392 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.558      ;
; 4.397 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.554      ;
; 4.398 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.554      ;
; 4.402 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.549      ;
; 4.406 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.545      ;
; 4.417 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.534      ;
; 4.417 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.533      ;
; 4.418 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.534      ;
; 4.421 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.530      ;
; 4.422 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.528      ;
; 4.422 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.070     ; 8.530      ;
; 4.448 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.503      ;
; 4.449 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.501      ;
; 4.449 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.502      ;
; 4.457 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.067     ; 8.498      ;
; 4.459 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.491      ;
; 4.480 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.470      ;
; 4.490 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.460      ;
; 4.492 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.458      ;
; 4.513 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[44]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.067     ; 8.442      ;
; 4.519 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]  ; transmitter:transmitter_inst|out_data[2]                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.220     ; 1.773      ;
; 4.521 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.429      ;
; 4.522 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.429      ;
; 4.523 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.427      ;
; 4.524 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.067     ; 8.431      ;
; 4.531 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.419      ;
; 4.542 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.071     ; 8.409      ;
; 4.543 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.072     ; 8.407      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pi_clk'                                                                                                                ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 101.987 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.161     ; 2.021      ;
; 101.987 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.161     ; 2.021      ;
; 101.987 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.161     ; 2.021      ;
; 101.987 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.161     ; 2.021      ;
; 102.144 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.161     ; 1.864      ;
; 102.144 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.161     ; 1.864      ;
; 102.144 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.161     ; 1.864      ;
; 102.144 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.161     ; 1.864      ;
; 102.168 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.161     ; 1.840      ;
; 102.168 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.161     ; 1.840      ;
; 102.168 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.161     ; 1.840      ;
; 102.168 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.161     ; 1.840      ;
; 102.384 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.161     ; 1.624      ;
; 102.384 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.161     ; 1.624      ;
; 102.384 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.161     ; 1.624      ;
; 102.384 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.161     ; 1.624      ;
; 205.899 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 208.333      ; -0.056     ; 2.380      ;
; 206.140 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 208.333      ; -0.056     ; 2.139      ;
; 206.246 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 2.021      ;
; 206.246 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 2.021      ;
; 206.246 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 2.021      ;
; 206.246 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 2.021      ;
; 206.246 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 2.021      ;
; 206.403 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 1.864      ;
; 206.403 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 1.864      ;
; 206.403 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 1.864      ;
; 206.427 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 1.840      ;
; 206.427 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 1.840      ;
; 206.427 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 1.840      ;
; 206.427 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 1.840      ;
; 206.427 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 1.840      ;
; 206.643 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 1.624      ;
; 206.643 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 1.624      ;
; 206.643 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 1.624      ;
; 207.069 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 1.198      ;
; 207.396 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 0.871      ;
; 207.497 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 0.770      ;
; 207.497 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 208.333      ; -0.068     ; 0.770      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pi_clk2'                                                                                                               ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 102.145 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; 104.167      ; 0.041      ; 2.085      ;
; 102.145 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; 104.167      ; 0.041      ; 2.085      ;
; 102.145 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; 104.167      ; 0.041      ; 2.085      ;
; 102.145 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; 104.167      ; 0.041      ; 2.085      ;
; 102.145 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; 104.167      ; 0.041      ; 2.085      ;
; 102.145 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; 104.167      ; 0.041      ; 2.085      ;
; 102.145 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; 104.167      ; 0.041      ; 2.085      ;
; 102.145 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; 104.167      ; 0.041      ; 2.085      ;
; 102.180 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; 104.167      ; 0.041      ; 2.050      ;
; 102.180 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; 104.167      ; 0.041      ; 2.050      ;
; 102.180 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; 104.167      ; 0.041      ; 2.050      ;
; 102.180 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; 104.167      ; 0.041      ; 2.050      ;
; 102.180 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; 104.167      ; 0.041      ; 2.050      ;
; 102.180 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; 104.167      ; 0.041      ; 2.050      ;
; 102.180 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; 104.167      ; 0.041      ; 2.050      ;
; 102.180 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; 104.167      ; 0.041      ; 2.050      ;
; 206.211 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 2.098      ;
; 206.211 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 2.098      ;
; 206.211 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 2.098      ;
; 206.211 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 2.098      ;
; 206.211 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 2.098      ;
; 206.211 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 2.098      ;
; 206.211 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 2.098      ;
; 206.211 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 2.098      ;
; 206.245 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 2.064      ;
; 206.245 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 2.064      ;
; 206.245 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 2.064      ;
; 206.245 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 2.064      ;
; 206.245 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 2.064      ;
; 206.245 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 2.064      ;
; 206.245 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 2.064      ;
; 206.245 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 2.064      ;
; 207.089 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 1.220      ;
; 207.158 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 1.151      ;
; 207.170 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 1.139      ;
; 207.226 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 1.083      ;
; 207.539 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 0.770      ;
; 207.539 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.046     ; 0.770      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                    ;
+----------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                        ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2494.741 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.260     ; 5.021      ;
; 2494.793 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.260     ; 4.969      ;
; 2495.148 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 4.740      ;
; 2495.151 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.083     ; 4.788      ;
; 2495.200 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 4.688      ;
; 2495.203 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.083     ; 4.736      ;
; 2495.271 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.259     ; 4.492      ;
; 2495.323 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.259     ; 4.440      ;
; 2495.325 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.259     ; 4.438      ;
; 2495.377 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.259     ; 4.386      ;
; 2495.474 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 4.340      ;
; 2495.520 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.260     ; 4.242      ;
; 2495.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 4.288      ;
; 2495.673 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 4.215      ;
; 2495.725 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 4.163      ;
; 2495.808 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.260     ; 3.954      ;
; 2495.859 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 4.029      ;
; 2495.911 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 3.977      ;
; 2495.927 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 3.961      ;
; 2495.930 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.083     ; 4.009      ;
; 2495.978 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.259     ; 3.785      ;
; 2495.992 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.318      ; 4.385      ;
; 2496.003 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 3.811      ;
; 2496.006 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.259     ; 3.757      ;
; 2496.009 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.259     ; 3.754      ;
; 2496.011 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 3.877      ;
; 2496.032 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.259     ; 3.731      ;
; 2496.055 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 3.759      ;
; 2496.060 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.259     ; 3.703      ;
; 2496.063 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 3.825      ;
; 2496.063 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.259     ; 3.700      ;
; 2496.077 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.097      ; 4.079      ;
; 2496.119 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.538      ; 4.478      ;
; 2496.173 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 3.641      ;
; 2496.181 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 3.633      ;
; 2496.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 3.611      ;
; 2496.209 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 3.605      ;
; 2496.212 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 3.602      ;
; 2496.215 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 3.673      ;
; 2496.218 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.083     ; 3.721      ;
; 2496.225 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 3.589      ;
; 2496.255 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 3.559      ;
; 2496.345 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.397      ; 4.111      ;
; 2496.387 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.421      ; 4.093      ;
; 2496.394 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.440      ; 4.105      ;
; 2496.417 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.520      ; 4.162      ;
; 2496.444 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.391      ; 4.006      ;
; 2496.449 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.562      ; 4.172      ;
; 2496.452 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 3.436      ;
; 2496.462 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.380     ; 3.180      ;
; 2496.489 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.380     ; 3.153      ;
; 2496.514 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.380     ; 3.128      ;
; 2496.521 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.391      ; 3.929      ;
; 2496.537 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a10~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.260      ; 3.782      ;
; 2496.541 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.380     ; 3.101      ;
; 2496.565 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.247      ; 3.741      ;
; 2496.615 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.380     ; 3.027      ;
; 2496.623 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[5]                                             ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.203     ; 3.196      ;
; 2496.630 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.097      ; 3.526      ;
; 2496.630 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.247      ; 3.676      ;
; 2496.638 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 3.250      ;
; 2496.667 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.380     ; 2.975      ;
; 2496.667 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.338      ; 3.730      ;
; 2496.672 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.538      ; 3.925      ;
; 2496.676 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.019      ; 3.365      ;
; 2496.707 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.247      ; 3.599      ;
; 2496.710 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 3.104      ;
; 2496.721 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.285      ; 3.623      ;
; 2496.729 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.422      ; 3.752      ;
; 2496.738 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 3.076      ;
; 2496.740 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 3.148      ;
; 2496.741 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 3.073      ;
; 2496.765 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.285      ; 3.579      ;
; 2496.765 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.384      ; 3.678      ;
; 2496.769 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.416      ; 3.706      ;
; 2496.790 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 3.098      ;
; 2496.801 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.376      ; 3.634      ;
; 2496.802 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.182      ; 3.439      ;
; 2496.824 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.464      ; 3.699      ;
; 2496.834 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.323     ; 2.865      ;
; 2496.842 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.422      ; 3.639      ;
; 2496.853 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.495      ; 3.701      ;
; 2496.869 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.236     ; 2.954      ;
; 2496.880 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 2.934      ;
; 2496.886 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.323     ; 2.813      ;
; 2496.894 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.216     ; 2.949      ;
; 2496.908 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 2.906      ;
; 2496.910 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 2.904      ;
; 2496.911 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 2.903      ;
; 2496.926 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.134     ; 2.962      ;
; 2496.938 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 2.876      ;
; 2496.941 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.208     ; 2.873      ;
; 2496.948 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[6]                                             ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.203     ; 2.871      ;
; 2496.948 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[2]                                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.135     ; 2.939      ;
; 2496.970 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.520      ; 3.609      ;
; 2497.002 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.562      ; 3.619      ;
; 2497.014 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.323     ; 2.685      ;
; 2497.041 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.323     ; 2.658      ;
; 2497.066 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.323     ; 2.633      ;
; 2497.067 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.356      ; 3.348      ;
+----------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ddr_mux:ddr_mux_inst1|rd_req'                                                                                                                                                                                                                                                                                                                            ;
+----------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.875 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.058      ;
; 4996.878 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.055      ;
; 4996.879 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.054      ;
; 4996.882 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 3.051      ;
; 4996.917 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 3.013      ;
; 4996.921 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 3.009      ;
; 4996.936 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.997      ;
; 4996.940 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.993      ;
; 4997.095 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.209      ; 3.153      ;
; 4997.202 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.731      ;
; 4997.206 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.727      ;
; 4997.228 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.209      ; 3.020      ;
; 4997.248 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.685      ;
; 4997.249 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.684      ;
; 4997.275 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.658      ;
; 4997.280 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.653      ;
; 4997.281 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.652      ;
; 4997.294 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.639      ;
; 4997.322 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 2.608      ;
; 4997.323 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 2.607      ;
; 4997.336 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 2.594      ;
; 4997.341 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.592      ;
; 4997.342 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.591      ;
; 4997.355 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.578      ;
; 4997.428 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.213      ; 2.824      ;
; 4997.468 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.212      ; 2.783      ;
; 4997.487 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.182      ; 2.734      ;
; 4997.516 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.213      ; 2.736      ;
; 4997.523 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[6]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.103     ; 2.376      ;
; 4997.561 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.213      ; 2.691      ;
; 4997.607 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.326      ;
; 4997.608 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.325      ;
; 4997.621 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.312      ;
; 4997.630 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.303      ;
; 4997.642 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.291      ;
; 4997.668 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[8]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.101     ; 2.233      ;
; 4997.682 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.210      ; 2.567      ;
; 4997.690 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.243      ;
; 4997.690 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.243      ;
; 4997.728 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.182      ; 2.493      ;
; 4997.732 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 2.198      ;
; 4997.732 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 2.198      ;
; 4997.747 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.183      ; 2.475      ;
; 4997.751 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.182      ;
; 4997.751 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 2.182      ;
; 4997.792 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.207      ; 2.454      ;
; 4997.888 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.179      ; 2.330      ;
; 4997.889 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.186      ; 2.336      ;
; 4997.925 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.207      ; 2.321      ;
; 4997.983 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 1.947      ;
; 4997.987 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.072     ; 1.943      ;
; 4998.017 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.069     ; 1.916      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ddr_mux:ddr_mux_inst2|rd_req'                                                                                                                                                                                                                                                                                                                              ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.070     ; 3.157      ;
; 4996.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4996.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.069     ; 3.157      ;
; 4997.305 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.625      ;
; 4997.305 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.625      ;
; 4997.366 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.564      ;
; 4997.366 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.564      ;
; 4997.452 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.478      ;
; 4997.472 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.458      ;
; 4997.472 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.458      ;
; 4997.507 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.183      ; 2.715      ;
; 4997.513 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.417      ;
; 4997.552 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.183      ; 2.670      ;
; 4997.558 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.210      ; 2.691      ;
; 4997.560 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.183      ; 2.662      ;
; 4997.619 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.311      ;
; 4997.621 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.211      ; 2.629      ;
; 4997.631 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.183      ; 2.591      ;
; 4997.636 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.294      ;
; 4997.636 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.294      ;
; 4997.707 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.223      ;
; 4997.708 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.222      ;
; 4997.721 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.209      ;
; 4997.731 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.183      ; 2.491      ;
; 4997.768 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.162      ;
; 4997.769 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.161      ;
; 4997.782 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.148      ;
; 4997.783 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.147      ;
; 4997.793 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.137      ;
; 4997.793 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.137      ;
; 4997.821 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.211      ; 2.429      ;
; 4997.837 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.184      ; 2.386      ;
; 4997.840 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.183      ; 2.382      ;
; 4997.847 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.184      ; 2.376      ;
; 4997.850 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.211      ; 2.400      ;
; 4997.862 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.211      ; 2.388      ;
; 4997.874 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.056      ;
; 4997.875 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.055      ;
; 4997.882 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.183      ; 2.340      ;
; 4997.885 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.183      ; 2.337      ;
; 4997.888 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 2.042      ;
; 4997.923 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.211      ; 2.327      ;
; 4997.943 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.184      ; 2.280      ;
; 4997.945 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.211      ; 2.305      ;
; 4997.961 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.184      ; 2.262      ;
; 4997.964 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.183      ; 2.258      ;
; 4997.967 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.183      ; 2.255      ;
; 4997.974 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.211      ; 2.276      ;
; 4997.997 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.183      ; 2.225      ;
; 4998.009 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.183      ; 2.213      ;
; 4998.017 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.210      ; 2.232      ;
; 4998.022 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 1.908      ;
; 4998.022 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 1.908      ;
; 4998.038 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 1.892      ;
; 4998.039 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.072     ; 1.891      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.271 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.294      ; 0.760      ;
; 0.273 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                                 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.294      ; 0.762      ;
; 0.389 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.161      ; 0.745      ;
; 0.390 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.161      ; 0.746      ;
; 0.405 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.161      ; 0.761      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.294      ; 0.914      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.428 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.102      ; 1.760      ;
; 0.434 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.294      ; 0.923      ;
; 0.456 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[0]                                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.108      ; 0.759      ;
; 0.465 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.830      ; 1.525      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.739      ;
; 0.496 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.739      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.161      ; 0.853      ;
; 0.505 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.102      ; 1.837      ;
; 0.526 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.102      ; 1.858      ;
; 0.530 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.217      ; 0.942      ;
; 0.532 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                                 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.217      ; 0.944      ;
; 0.539 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.006      ; 0.740      ;
; 0.556 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.161      ; 0.912      ;
; 0.556 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.324      ; 1.110      ;
; 0.560 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.161      ; 0.916      ;
; 0.567 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.161      ; 0.923      ;
; 0.568 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.111      ; 0.874      ;
; 0.571 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.324      ; 1.125      ;
; 0.573 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 1.102      ; 1.905      ;
; 0.576 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.713      ; 1.519      ;
; 0.590 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.161      ; 0.946      ;
; 0.595 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                                 ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.019     ; 0.771      ;
; 0.601 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.846      ;
; 0.603 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3] ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.847      ;
; 0.605 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.111      ; 0.911      ;
; 0.612 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.270      ; 1.112      ;
; 0.614 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.342      ; 1.186      ;
; 0.615 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.342      ; 1.187      ;
; 0.622 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.305      ; 1.157      ;
; 0.628 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.161      ; 0.984      ;
; 0.630 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.108      ; 0.933      ;
; 0.631 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                                 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.874      ;
; 0.633 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.111      ; 0.939      ;
; 0.634 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.111      ; 0.940      ;
; 0.636 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.660      ; 1.526      ;
; 0.638 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.161      ; 0.994      ;
; 0.639 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.884      ;
; 0.642 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2] ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.886      ;
; 0.642 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.111      ; 0.948      ;
; 0.644 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.111      ; 0.950      ;
; 0.655 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.679      ; 1.564      ;
; 0.659 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                                        ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.116     ; 0.738      ;
; 0.663 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.660      ; 1.553      ;
; 0.666 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.911      ;
; 0.667 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[12]                                        ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.116     ; 0.746      ;
; 0.670 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.913      ;
; 0.670 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.913      ;
; 0.671 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.914      ;
; 0.674 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.917      ;
; 0.675 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.920      ;
; 0.677 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.008      ; 0.880      ;
; 0.678 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.111      ; 0.984      ;
; 0.678 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.569      ; 1.477      ;
; 0.678 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.562      ; 1.470      ;
; 0.678 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.512      ; 1.420      ;
; 0.680 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a20~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.951      ; 1.861      ;
; 0.681 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.111      ; 0.987      ;
; 0.681 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.154      ; 1.065      ;
; 0.683 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.925      ;
; 0.685 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.837      ; 1.752      ;
; 0.687 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.662      ; 1.579      ;
; 0.690 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.932      ;
; 0.691 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.932      ; 1.853      ;
; 0.692 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0] ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.266      ; 1.153      ;
; 0.695 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.011     ; 0.879      ;
; 0.695 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.019     ; 0.871      ;
; 0.698 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.942      ;
; 0.701 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.945      ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                                          ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.318 ; transmitter:transmitter_inst|fir_q[8]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.971      ;
; 0.319 ; transmitter:transmitter_inst|fir_q[9]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.972      ;
; 0.330 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[0]                                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~porta_address_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 0.978      ;
; 0.339 ; transmitter:transmitter_inst|fir_q[12]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.992      ;
; 0.345 ; transmitter:transmitter_inst|fir_q[5]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.998      ;
; 0.355 ; transmitter:transmitter_inst|fir_q[15]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.008      ;
; 0.390 ; transmitter:transmitter_inst|fir_q[7]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.043      ;
; 0.394 ; transmitter:transmitter_inst|fir_i[4]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.047      ;
; 0.395 ; transmitter:transmitter_inst|fir_q[14]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.048      ;
; 0.401 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                       ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                      ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                      ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                        ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                       ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                       ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a0                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                    ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                                              ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FirInterp5_1025_EER:fiEER|req                                                                                          ; FirInterp5_1025_EER:fiEER|req                                                                                                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FirInterp5_1025_EER:fiEER|phase[2]                                                                                     ; FirInterp5_1025_EER:fiEER|phase[2]                                                                                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                                         ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FirInterp5_1025_EER:fiEER|waddr[0]                                                                                     ; FirInterp5_1025_EER:fiEER|waddr[0]                                                                                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                                         ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                                         ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                                         ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FirInterp5_1025_EER:fiEER|phase[1]                                                                                     ; FirInterp5_1025_EER:fiEER|phase[1]                                                                                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a1                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FirInterp5_1025_EER:fiEER|rstate.rWait                                                                                 ; FirInterp5_1025_EER:fiEER|rstate.rWait                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                            ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FirInterp5_1025_EER:fiEER|we                                                                                           ; FirInterp5_1025_EER:fiEER|we                                                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a2                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; transmitter:transmitter_inst|fir_i[1]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.056      ;
; 0.403 ; tx_gain[0]                                                                                                             ; tx_gain[0]                                                                                                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; C_EER_q[10]                                                                                                            ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.057      ;
; 0.403 ; C_EER_i[10]                                                                                                            ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.057      ;
; 0.403 ; initDone                                                                                                               ; initDone                                                                                                                                                         ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; C_EER_i[7]                                                                                                             ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.061      ;
; 0.405 ; transmitter:transmitter_inst|fir_i[3]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.059      ;
; 0.407 ; transmitter:transmitter_inst|fir_q[10]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.060      ;
; 0.412 ; transmitter:transmitter_inst|fir_i[15]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.066      ;
; 0.413 ; transmitter:transmitter_inst|fir_q[1]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.067      ;
; 0.413 ; C_EER_i[6]                                                                                                             ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.070      ;
; 0.415 ; transmitter:transmitter_inst|fir_i[5]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.068      ;
; 0.417 ; FirInterp5_1025_EER:fiEER|phase[0]                                                                                     ; FirInterp5_1025_EER:fiEER|phase[0]                                                                                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; transmitter:transmitter_inst|fir_q[4]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.071      ;
; 0.421 ; C_EER_q[6]                                                                                                             ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.075      ;
; 0.424 ; transmitter:transmitter_inst|fir_q[13]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.077      ;
; 0.424 ; transmitter:transmitter_inst|fir_q[0]                                                                                  ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.078      ;
; 0.425 ; C_EER_q[13]                                                                                                            ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.079      ;
; 0.426 ; C_EER_i[1]                                                                                                             ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.080      ;
; 0.429 ; C_EER_i[11]                                                                                                            ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.083      ;
; 0.434 ; transmitter:transmitter_inst|fir_i[14]                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.088      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.385 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.089      ; 0.669      ;
; 0.439 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.089      ; 0.723      ;
; 0.460 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.089      ; 0.744      ;
; 0.461 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[2]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.089      ; 0.745      ;
; 0.591 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.089      ; 0.875      ;
; 0.591 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.089      ; 0.875      ;
; 0.630 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.089      ; 0.914      ;
; 0.631 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.089      ; 0.915      ;
; 0.636 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.089      ; 0.920      ;
; 0.680 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.089      ; 0.964      ;
; 0.687 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.089      ; 0.971      ;
; 0.691 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.089      ; 0.975      ;
; 0.734 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.089      ; 1.018      ;
; 0.838 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[0]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.089      ; 1.122      ;
; 0.927 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.019     ; 1.138      ;
; 1.049 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[1]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.368     ; 0.876      ;
; 1.106 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.019     ; 1.317      ;
; 1.123 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.015     ; 1.338      ;
; 1.157 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.019     ; 1.368      ;
; 1.405 ; spi_slave:spi_slave_rx_inst|rdata[44]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.218      ; 2.883      ;
; 1.486 ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.157      ; 2.903      ;
; 1.495 ; spi_slave:spi_slave_rx_inst|rdata[45]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.218      ; 2.973      ;
; 1.498 ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.259      ; 3.017      ;
; 1.500 ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.173      ; 2.933      ;
; 1.534 ; spi_slave:spi_slave_rx_inst|rdata[37]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.218      ; 3.012      ;
; 1.539 ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.263      ; 3.062      ;
; 1.550 ; spi_slave:spi_slave_rx_inst|rdata[36]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.210      ; 3.020      ;
; 1.557 ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.263      ; 3.080      ;
; 1.563 ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.108      ; 2.931      ;
; 1.579 ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.173      ; 3.012      ;
; 1.585 ; spi_slave:spi_slave_rx_inst|rdata[32]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.210      ; 3.055      ;
; 1.593 ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.177      ; 3.030      ;
; 1.598 ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.263      ; 3.121      ;
; 1.599 ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.210      ; 3.069      ;
; 1.600 ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.214      ; 3.074      ;
; 1.606 ; spi_slave:spi_slave_rx_inst|rdata[41]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.218      ; 3.084      ;
; 1.613 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.015     ; 1.828      ;
; 1.625 ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.157      ; 3.042      ;
; 1.626 ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.108      ; 2.994      ;
; 1.628 ; spi_slave:spi_slave_rx_inst|rdata[33]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.210      ; 3.098      ;
; 1.637 ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.259      ; 3.156      ;
; 1.639 ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.157      ; 3.056      ;
; 1.639 ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.157      ; 3.056      ;
; 1.641 ; spi_slave:spi_slave_rx_inst|rdata[34]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.210      ; 3.111      ;
; 1.642 ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.108      ; 3.010      ;
; 1.648 ; spi_slave:spi_slave_rx_inst|rdata[35]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.210      ; 3.118      ;
; 1.649 ; spi_slave:spi_slave_rx_inst|rdata[46]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.108      ; 3.017      ;
; 1.653 ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.177      ; 3.090      ;
; 1.664 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.015     ; 1.879      ;
; 1.675 ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.210      ; 3.145      ;
; 1.680 ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.173      ; 3.113      ;
; 1.681 ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.157      ; 3.098      ;
; 1.683 ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.108      ; 3.051      ;
; 1.690 ; spi_slave:spi_slave_rx_inst|rdata[47]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.108      ; 3.058      ;
; 1.702 ; spi_slave:spi_slave_rx_inst|rdata[40]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.218      ; 3.180      ;
; 1.704 ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.108      ; 3.072      ;
; 1.706 ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.157      ; 3.123      ;
; 1.709 ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.108      ; 3.077      ;
; 1.712 ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.263      ; 3.235      ;
; 1.740 ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.173      ; 3.173      ;
; 1.744 ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.157      ; 3.161      ;
; 1.785 ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.157      ; 3.202      ;
; 1.806 ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.263      ; 3.329      ;
; 1.829 ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.157      ; 3.246      ;
; 1.847 ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 1.108      ; 3.215      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                       ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|banksel   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|banksel    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|banksel    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|banksel   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|banksel   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|banksel    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|banksel    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.416 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|we        ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|we         ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|we        ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|we         ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|we        ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|we        ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; tx_sync                                                     ; tx_sync                                                                                                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|we         ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|we         ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.445 ; ad9866_rx[5]                                                ; rffe_ad9866_rx_d1[5]                                                                                                                                          ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.369      ; 0.962      ;
; 0.446 ; ad9866_rx[3]                                                ; rffe_ad9866_rx_d1[3]                                                                                                                                          ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.368      ; 0.962      ;
; 0.446 ; ad9866_rx[4]                                                ; rffe_ad9866_rx_d1[4]                                                                                                                                          ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.368      ; 0.962      ;
; 0.447 ; ad9866_rx[2]                                                ; rffe_ad9866_rx_d1[2]                                                                                                                                          ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.367      ; 0.962      ;
; 0.450 ; ad9866_rx[1]                                                ; rffe_ad9866_rx_d1[1]                                                                                                                                          ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.364      ; 0.962      ;
; 0.452 ; ad9866_rxsync                                               ; rffe_ad9866_rxsync_d1                                                                                                                                         ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.362      ; 0.962      ;
; 0.454 ; ad9866_rx[0]                                                ; rffe_ad9866_rx_d1[0]                                                                                                                                          ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.360      ; 0.962      ;
; 0.471 ; rffe_ad9866_rx_d2[1]                                        ; rx_data_assemble[7]                                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; rffe_ad9866_rx_d2[2]                                        ; rx_data_assemble[8]                                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; rffe_ad9866_rx_d2[4]                                        ; rx_data_assemble[10]                                                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; rffe_ad9866_rx_d2[0]                                        ; rx_data_assemble[6]                                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.481 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|raddr[3]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.061      ;
; 0.486 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|raddr[5]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.066      ;
; 0.487 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[1]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.067      ;
; 0.487 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|raddr[2]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.067      ;
; 0.491 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[4]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.068      ;
; 0.492 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[1]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.069      ;
; 0.493 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[4]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.073      ;
; 0.494 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[4]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 1.070      ;
; 0.496 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[2]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.076      ;
; 0.501 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[1]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.078      ;
; 0.511 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[0]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.088      ;
; 0.511 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[5]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 1.087      ;
; 0.517 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[5]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.097      ;
; 0.523 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[2]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.100      ;
; 0.525 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[6]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.105      ;
; 0.527 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[5]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.104      ;
; 0.527 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|raddr[4]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.107      ;
; 0.527 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[6]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.104      ;
; 0.527 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|banksel    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.352      ; 1.109      ;
; 0.530 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[5]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.107      ;
; 0.530 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[0]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.107      ;
; 0.530 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[3]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.350      ; 1.110      ;
; 0.531 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[3]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 1.107      ;
; 0.535 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[1]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.112      ;
; 0.538 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[1]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 1.114      ;
; 0.540 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[3]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.117      ;
; 0.542 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[3]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.119      ;
; 0.544 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[0]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.121      ;
; 0.555 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[3]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.132      ;
; 0.555 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[2]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.132      ;
; 0.567 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[3]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.144      ;
; 0.568 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|caddr[0]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.444      ; 1.242      ;
; 0.609 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[6]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.259      ;
; 0.613 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[4]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.263      ;
; 0.614 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|banksel    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 1.261      ;
; 0.621 ; rffe_ad9866_rx_d2[5]                                        ; rx_data_assemble[11]                                                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.889      ;
; 0.622 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[6]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[6]                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.889      ;
; 0.625 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[35]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Raccum[23]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.891      ;
; 0.625 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|caddr[1]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.444      ; 1.299      ;
; 0.628 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|counter[7] ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|counter[7]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.895      ;
; 0.628 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[4]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.278      ;
; 0.632 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[3]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 1.279      ;
; 0.634 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|banksel   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.284      ;
; 0.635 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[1]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.285      ;
; 0.636 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[2]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 1.283      ;
; 0.640 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[1]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 1.287      ;
; 0.642 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[5]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.292      ;
; 0.642 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[0]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.292      ;
; 0.643 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[0]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.293      ;
; 0.645 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[4]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.439      ; 1.314      ;
; 0.646 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[2]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.296      ;
; 0.646 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[2]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.296      ;
; 0.651 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|we        ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~porta_we_reg       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.303      ;
; 0.658 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[3]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.439      ; 1.327      ;
; 0.658 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|caddr[5]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.444      ; 1.332      ;
; 0.661 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.311      ;
; 0.667 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|raddr[5]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.244      ;
; 0.668 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|caddr[2]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.444      ; 1.342      ;
; 0.668 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[1]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.318      ;
; 0.671 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|we         ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~porta_we_reg        ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.421      ; 1.322      ;
; 0.672 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[3]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.322      ;
; 0.672 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[6]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.322      ;
; 0.672 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[5]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.322      ;
; 0.686 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[33]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Raccum[21]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.953      ;
; 0.688 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[25]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Raccum[13]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Rmult[25]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Raccum[13]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[0]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 1.336      ;
; 0.690 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Rmult[12]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Raccum[0]                                                                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.693 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Raccum[7] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Raccum[7]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[26]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Raccum[14]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Raccum[3] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Raccum[3]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|counter[1] ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|counter[1]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ddr_mux:ddr_mux_inst1|rd_req'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.462 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.729      ;
; 0.483 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.750      ;
; 0.492 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.759      ;
; 0.495 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.762      ;
; 0.496 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.763      ;
; 0.499 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.766      ;
; 0.519 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.786      ;
; 0.588 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.350      ; 1.168      ;
; 0.604 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.871      ;
; 0.608 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.075      ; 0.878      ;
; 0.609 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.876      ;
; 0.615 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.882      ;
; 0.682 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.258      ;
; 0.704 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.280      ;
; 0.722 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.345      ; 1.297      ;
; 0.727 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.994      ;
; 0.728 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.995      ;
; 0.731 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.998      ;
; 0.732 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 0.999      ;
; 0.735 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.002      ;
; 0.737 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.004      ;
; 0.740 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.007      ;
; 0.745 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.012      ;
; 0.745 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.348      ; 1.323      ;
; 0.748 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.352      ; 1.330      ;
; 0.751 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.018      ;
; 0.755 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.349      ; 1.334      ;
; 0.758 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.025      ;
; 0.761 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.337      ;
; 0.762 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.029      ;
; 0.762 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.029      ;
; 0.768 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.344      ;
; 0.771 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.349      ; 1.350      ;
; 0.771 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.350      ; 1.351      ;
; 0.780 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.047      ;
; 0.797 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.345      ; 1.372      ;
; 0.839 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.106      ;
; 0.841 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.108      ;
; 0.849 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.116      ;
; 0.857 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.433      ;
; 0.877 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.453      ;
; 0.882 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.350      ; 1.462      ;
; 0.936 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.069      ; 1.200      ;
; 0.941 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.069      ; 1.205      ;
; 0.959 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.069      ; 1.223      ;
; 0.974 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.349      ; 1.553      ;
; 0.975 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.352      ; 1.557      ;
; 0.978 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.245      ;
; 0.979 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.246      ;
; 0.990 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.350      ; 1.570      ;
; 0.993 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.260      ;
; 1.004 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.353      ; 1.587      ;
; 1.017 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.342      ; 1.589      ;
; 1.018 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.349      ; 1.597      ;
; 1.020 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.349      ; 1.599      ;
; 1.027 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.350      ; 1.607      ;
; 1.029 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.349      ; 1.608      ;
; 1.035 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.345      ; 1.610      ;
; 1.036 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.342      ; 1.608      ;
; 1.045 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.621      ;
; 1.047 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.345      ; 1.622      ;
; 1.047 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.345      ; 1.622      ;
; 1.053 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.352      ; 1.635      ;
; 1.056 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.632      ;
; 1.056 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.345      ; 1.631      ;
; 1.059 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.352      ; 1.641      ;
; 1.078 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.654      ;
; 1.087 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.349      ; 1.666      ;
; 1.090 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[3]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.077      ; 1.362      ;
; 1.098 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.365      ;
; 1.102 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.369      ;
; 1.103 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.353      ; 1.686      ;
; 1.109 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.376      ;
; 1.113 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.380      ;
; 1.127 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.394      ;
; 1.133 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.349      ; 1.712      ;
; 1.140 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.069      ; 1.404      ;
; 1.145 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.412      ;
; 1.146 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.413      ;
; 1.151 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.418      ;
; 1.159 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.072      ; 1.426      ;
; 1.159 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.342      ; 1.731      ;
; 1.169 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.345      ; 1.744      ;
; 1.197 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.069      ; 1.461      ;
; 1.204 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.078      ; 1.477      ;
; 1.214 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.350      ; 1.794      ;
; 1.223 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.799      ;
; 1.262 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.346      ; 1.838      ;
; 1.275 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[7]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.078      ; 1.548      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ddr_mux:ddr_mux_inst2|rd_req'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.669      ;
; 0.456 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.723      ;
; 0.466 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.346      ; 1.042      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.745      ;
; 0.489 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.756      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.757      ;
; 0.493 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.760      ;
; 0.513 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.346      ; 1.089      ;
; 0.535 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.346      ; 1.111      ;
; 0.565 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.346      ; 1.141      ;
; 0.580 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.847      ;
; 0.586 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.346      ; 1.162      ;
; 0.587 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.854      ;
; 0.618 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.885      ;
; 0.622 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.889      ;
; 0.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.917      ;
; 0.711 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.978      ;
; 0.713 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.980      ;
; 0.722 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.989      ;
; 0.729 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.996      ;
; 0.730 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.997      ;
; 0.731 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.998      ;
; 0.731 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.998      ;
; 0.732 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 0.999      ;
; 0.733 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.000      ;
; 0.751 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.018      ;
; 0.755 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.332      ;
; 0.757 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.350      ; 1.337      ;
; 0.762 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.350      ; 1.342      ;
; 0.763 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.340      ;
; 0.769 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.346      ;
; 0.772 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.039      ;
; 0.775 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.352      ;
; 0.777 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.044      ;
; 0.792 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.369      ;
; 0.792 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.350      ; 1.372      ;
; 0.795 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.062      ;
; 0.811 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.350      ; 1.391      ;
; 0.812 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.389      ;
; 0.820 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.087      ;
; 0.822 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.346      ; 1.398      ;
; 0.835 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.346      ; 1.411      ;
; 0.838 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.415      ;
; 0.885 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.152      ;
; 0.914 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.491      ;
; 0.938 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.515      ;
; 0.943 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.210      ;
; 0.950 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.531      ;
; 0.955 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.346      ; 1.531      ;
; 0.962 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.229      ;
; 0.963 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.230      ;
; 0.969 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.236      ;
; 0.969 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.236      ;
; 0.971 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.238      ;
; 0.974 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.241      ;
; 0.990 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.257      ;
; 0.991 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.258      ;
; 0.991 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.568      ;
; 0.992 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.259      ;
; 0.999 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.580      ;
; 1.018 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.595      ;
; 1.020 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.601      ;
; 1.043 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.624      ;
; 1.044 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.625      ;
; 1.044 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.625      ;
; 1.048 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.629      ;
; 1.071 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.648      ;
; 1.072 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.649      ;
; 1.075 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.656      ;
; 1.089 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.670      ;
; 1.105 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.372      ;
; 1.114 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.381      ;
; 1.115 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.382      ;
; 1.138 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.405      ;
; 1.140 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.407      ;
; 1.144 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.411      ;
; 1.153 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.734      ;
; 1.158 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.739      ;
; 1.160 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.741      ;
; 1.233 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.810      ;
; 1.239 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.350      ; 1.819      ;
; 1.248 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.346      ; 1.824      ;
; 1.278 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.855      ;
; 1.284 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.865      ;
; 1.289 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.870      ;
; 1.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.347      ; 1.887      ;
; 1.312 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.579      ;
; 1.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.351      ; 1.895      ;
; 1.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.072      ; 1.586      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.414 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 0.000        ; 0.136      ; 0.745      ;
; 0.414 ; spi_slave:spi_slave_rx2_inst|rreg[25] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 0.000        ; 0.136      ; 0.745      ;
; 0.414 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 0.000        ; 0.136      ; 0.745      ;
; 0.416 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 0.000        ; 0.136      ; 0.747      ;
; 0.427 ; spi_slave:spi_slave_rx2_inst|rreg[28] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 0.000        ; 0.136      ; 0.758      ;
; 0.436 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.113      ; 0.744      ;
; 0.436 ; spi_slave:spi_slave_rx_inst|rreg[46]  ; spi_slave:spi_slave_rx_inst|rdata[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.738      ;
; 0.437 ; spi_slave:spi_slave_rx2_inst|rreg[55] ; spi_slave:spi_slave_rx2_inst|rdata[56] ; spi_sck      ; spi_sck     ; 0.000        ; 0.112      ; 0.744      ;
; 0.437 ; spi_slave:spi_slave_rx2_inst|rreg[57] ; spi_slave:spi_slave_rx2_inst|rdata[58] ; spi_sck      ; spi_sck     ; 0.000        ; 0.112      ; 0.744      ;
; 0.438 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.113      ; 0.746      ;
; 0.438 ; spi_slave:spi_slave_rx2_inst|rreg[0]  ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.113      ; 0.746      ;
; 0.438 ; spi_slave:spi_slave_rx2_inst|rreg[56] ; spi_slave:spi_slave_rx2_inst|rdata[57] ; spi_sck      ; spi_sck     ; 0.000        ; 0.112      ; 0.745      ;
; 0.438 ; spi_slave:spi_slave_rx2_inst|rreg[58] ; spi_slave:spi_slave_rx2_inst|rdata[59] ; spi_sck      ; spi_sck     ; 0.000        ; 0.112      ; 0.745      ;
; 0.439 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.113      ; 0.747      ;
; 0.440 ; spi_slave:spi_slave_rx2_inst|rreg[46] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 0.744      ;
; 0.441 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.743      ;
; 0.441 ; spi_slave:spi_slave_rx2_inst|rreg[48] ; spi_slave:spi_slave_rx2_inst|rdata[49] ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 0.745      ;
; 0.441 ; spi_slave:spi_slave_rx2_inst|rreg[49] ; spi_slave:spi_slave_rx2_inst|rdata[50] ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 0.745      ;
; 0.442 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.744      ;
; 0.442 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 0.746      ;
; 0.442 ; spi_slave:spi_slave_rx2_inst|rreg[50] ; spi_slave:spi_slave_rx2_inst|rdata[51] ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 0.746      ;
; 0.443 ; spi_slave:spi_slave_rx2_inst|rreg[47] ; spi_slave:spi_slave_rx2_inst|rdata[48] ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 0.747      ;
; 0.444 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rdata[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.746      ;
; 0.444 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.746      ;
; 0.445 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 0.745      ;
; 0.445 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 0.745      ;
; 0.445 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 0.745      ;
; 0.445 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 0.745      ;
; 0.445 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 0.745      ;
; 0.446 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 0.746      ;
; 0.446 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 0.746      ;
; 0.447 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 0.747      ;
; 0.448 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 0.748      ;
; 0.449 ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.746      ;
; 0.450 ; spi_slave:spi_slave_rx2_inst|rreg[10] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.747      ;
; 0.450 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.098      ; 0.743      ;
; 0.452 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.098      ; 0.745      ;
; 0.453 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.098      ; 0.746      ;
; 0.453 ; spi_slave:spi_slave_rx_inst|rreg[44]  ; spi_slave:spi_slave_rx_inst|rdata[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.745      ;
; 0.453 ; spi_slave:spi_slave_rx_inst|rreg[43]  ; spi_slave:spi_slave_rx_inst|rdata[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.745      ;
; 0.453 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.096      ; 0.744      ;
; 0.453 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.096      ; 0.744      ;
; 0.454 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.096      ; 0.745      ;
; 0.454 ; spi_slave:spi_slave_rx2_inst|rreg[59] ; spi_slave:spi_slave_rx2_inst|rdata[60] ; spi_sck      ; spi_sck     ; 0.000        ; 0.112      ; 0.761      ;
; 0.454 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.746      ;
; 0.455 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.098      ; 0.748      ;
; 0.456 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.096      ; 0.747      ;
; 0.456 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.096      ; 0.747      ;
; 0.458 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 0.000        ; 0.092      ; 0.745      ;
; 0.458 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_sck      ; spi_sck     ; 0.000        ; 0.092      ; 0.745      ;
; 0.459 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_sck      ; spi_sck     ; 0.000        ; 0.092      ; 0.746      ;
; 0.460 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_sck      ; spi_sck     ; 0.000        ; 0.105      ; 0.760      ;
; 0.471 ; spi_slave:spi_slave_rx_inst|rreg[19]  ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.222      ; 0.888      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_slave:spi_slave_rx_inst|treg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_slave:spi_slave_rx_inst|treg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_slave:spi_slave_rx_inst|treg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_slave:spi_slave_rx_inst|treg[33]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[31]  ; spi_slave:spi_slave_rx_inst|treg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_slave:spi_slave_rx_inst|treg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_slave:spi_slave_rx_inst|treg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_slave:spi_slave_rx_inst|treg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_slave:spi_slave_rx_inst|treg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_slave:spi_slave_rx_inst|treg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.737      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[25]  ; spi_slave:spi_slave_rx_inst|treg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|rreg[42]  ; spi_slave:spi_slave_rx_inst|rreg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_slave:spi_slave_rx_inst|treg[45]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|rreg[41]  ; spi_slave:spi_slave_rx_inst|rreg[42]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[18]  ; spi_slave:spi_slave_rx_inst|treg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.497 ; spi_slave:spi_slave_rx2_inst|rreg[58] ; spi_slave:spi_slave_rx2_inst|rreg[59]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.744      ;
; 0.497 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.743      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|rreg[19] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.745      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.745      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|rreg[15] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.745      ;
; 0.498 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.744      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|rreg[55] ; spi_slave:spi_slave_rx2_inst|rreg[56]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.745      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.744      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.744      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|rreg[10] ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.742      ;
; 0.499 ; spi_slave:spi_slave_rx2_inst|rreg[56] ; spi_slave:spi_slave_rx2_inst|rreg[57]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.746      ;
; 0.499 ; spi_slave:spi_slave_rx2_inst|rreg[57] ; spi_slave:spi_slave_rx2_inst|rreg[58]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.746      ;
; 0.499 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.746      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.745      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rreg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.745      ;
; 0.499 ; spi_slave:spi_slave_rx2_inst|rreg[0]  ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.744      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.744      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.744      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.744      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[25] ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.744      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rreg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.746      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.744      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[13] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.747      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[47] ; spi_slave:spi_slave_rx2_inst|rreg[48]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.744      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.745      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.745      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pi_clk'                                                                                                                 ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.421   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 0.684      ;
; 0.421   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 0.684      ;
; 0.497   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 0.760      ;
; 0.728   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 0.991      ;
; 0.730   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 0.993      ;
; 0.730   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 0.993      ;
; 0.793   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.056      ;
; 0.814   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.077      ;
; 0.815   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.078      ;
; 0.820   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.083      ;
; 0.955   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.218      ;
; 0.955   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.218      ;
; 0.955   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.218      ;
; 0.967   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.230      ;
; 0.987   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.250      ;
; 1.379   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.642      ;
; 1.379   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.642      ;
; 1.379   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.642      ;
; 1.379   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.642      ;
; 1.379   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.068      ; 1.642      ;
; 1.581   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 0.000        ; 0.081      ; 1.857      ;
; 1.719   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 0.000        ; 0.081      ; 1.995      ;
; 104.916 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.025      ; 0.990      ;
; 105.004 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.025      ; 1.078      ;
; 105.004 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.025      ; 1.078      ;
; 105.008 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.025      ; 1.082      ;
; 105.009 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.025      ; 1.083      ;
; 105.144 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.025      ; 1.218      ;
; 105.144 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.025      ; 1.218      ;
; 105.144 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.025      ; 1.218      ;
; 105.144 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.025      ; 1.218      ;
; 105.156 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.025      ; 1.230      ;
; 105.157 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.025      ; 1.231      ;
; 105.177 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.025      ; 1.251      ;
; 105.568 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.025      ; 1.642      ;
; 105.568 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.025      ; 1.642      ;
; 105.568 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.025      ; 1.642      ;
; 105.568 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; -104.166     ; 0.025      ; 1.642      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pi_clk2'                                                                                                                ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.443   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 0.684      ;
; 0.443   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 0.684      ;
; 0.711   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 0.952      ;
; 0.762   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.003      ;
; 0.795   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.036      ;
; 0.819   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.060      ;
; 0.835   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.076      ;
; 0.836   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.077      ;
; 0.838   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.079      ;
; 0.839   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.080      ;
; 0.840   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.081      ;
; 0.841   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.082      ;
; 0.847   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.088      ;
; 0.903   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.144      ;
; 0.989   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.230      ;
; 0.989   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.230      ;
; 0.989   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.230      ;
; 0.989   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.230      ;
; 0.989   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.230      ;
; 0.989   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.230      ;
; 0.989   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.230      ;
; 0.989   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.046      ; 1.230      ;
; 104.935 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.291      ; 1.255      ;
; 104.936 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.291      ; 1.256      ;
; 104.938 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.291      ; 1.258      ;
; 104.941 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.291      ; 1.261      ;
; 104.943 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.291      ; 1.263      ;
; 104.958 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.291      ; 1.278      ;
; 104.959 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.291      ; 1.279      ;
; 104.963 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.291      ; 1.283      ;
; 105.117 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.291      ; 1.437      ;
; 105.117 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.291      ; 1.437      ;
; 105.117 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.291      ; 1.437      ;
; 105.117 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.291      ; 1.437      ;
; 105.117 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.291      ; 1.437      ;
; 105.117 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.291      ; 1.437      ;
; 105.117 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.291      ; 1.437      ;
; 105.117 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; -104.166     ; 0.291      ; 1.437      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.709 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.050      ; 5.999      ;
; 0.802 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.059      ; 6.101      ;
; 0.819 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.061      ; 6.120      ;
; 0.995 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.060      ; 6.295      ;
; 1.267 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.052      ; 6.559      ;
; 1.316 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.051      ; 6.607      ;
; 1.610 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.050      ; 6.900      ;
; 2.056 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.195      ; 7.491      ;
; 2.200 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.193      ; 7.633      ;
; 2.213 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.193      ; 7.646      ;
; 2.227 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.195      ; 7.662      ;
; 2.274 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.192      ; 7.706      ;
; 0.722 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.090      ; 6.052      ;
; 6.308 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.194      ; 6.762      ;
; 6.382 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.195      ; 6.837      ;
; 6.463 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.154      ; 6.877      ;
; 6.538 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.193      ; 6.991      ;
; 6.552 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.195      ; 7.007      ;
; 6.570 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.192      ; 7.022      ;
; 6.608 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.193      ; 7.061      ;
; 6.639 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.165      ; 7.064      ;
; 6.640 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.163      ; 7.063      ;
; 6.652 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.164      ; 7.076      ;
; 6.733 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.156      ; 7.149      ;
; 6.735 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.154      ; 7.149      ;
; 6.781 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.155      ; 7.196      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.696 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.962      ;
; 0.714 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.980      ;
; 0.736 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.002      ;
; 0.740 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.006      ;
; 0.740 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.006      ;
; 0.742 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.008      ;
; 0.742 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.008      ;
; 0.742 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.008      ;
; 0.766 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.032      ;
; 0.896 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.162      ;
; 0.981 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 1.748      ;
; 1.036 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.302      ;
; 1.036 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.302      ;
; 1.058 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.324      ;
; 1.059 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.325      ;
; 1.061 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.327      ;
; 1.061 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.327      ;
; 1.061 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.327      ;
; 1.061 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.327      ;
; 1.064 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.330      ;
; 1.074 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.340      ;
; 1.076 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.342      ;
; 1.076 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.342      ;
; 1.076 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.342      ;
; 1.076 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.342      ;
; 1.132 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.398      ;
; 1.154 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.420      ;
; 1.158 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.424      ;
; 1.161 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.427      ;
; 1.180 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.446      ;
; 1.181 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.447      ;
; 1.183 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.449      ;
; 1.183 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.449      ;
; 1.183 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.449      ;
; 1.186 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.452      ;
; 1.196 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.462      ;
; 1.198 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.464      ;
; 1.198 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.464      ;
; 1.198 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.464      ;
; 1.242 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.508      ;
; 1.271 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.537      ;
; 1.276 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.542      ;
; 1.283 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.549      ;
; 1.302 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.568      ;
; 1.303 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.569      ;
; 1.305 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.571      ;
; 1.305 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.571      ;
; 1.308 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.574      ;
; 1.318 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.584      ;
; 1.320 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.586      ;
; 1.320 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.586      ;
; 1.346 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 2.113      ;
; 1.364 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.630      ;
; 1.370 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 2.137      ;
; 1.393 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.659      ;
; 1.398 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.664      ;
; 1.405 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.671      ;
; 1.424 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.690      ;
; 1.425 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.691      ;
; 1.427 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.693      ;
; 1.430 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.696      ;
; 1.440 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.706      ;
; 1.442 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.708      ;
; 1.483 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 2.250      ;
; 1.486 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.752      ;
; 1.519 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 2.286      ;
; 1.520 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.786      ;
; 1.546 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.812      ;
; 1.549 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.815      ;
; 1.564 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.830      ;
; 1.625 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 2.392      ;
; 1.647 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 2.414      ;
; 1.718 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.984      ;
; 1.718 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.984      ;
; 1.718 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.984      ;
; 1.718 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.984      ;
; 1.750 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 2.517      ;
; 1.821 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 2.588      ;
; 1.825 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.572      ; 2.592      ;
; 1.845 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.111      ;
; 1.845 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.111      ;
; 1.845 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.111      ;
; 1.914 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.180      ;
; 1.914 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.180      ;
; 1.914 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.180      ;
; 1.914 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.180      ;
; 1.914 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.180      ;
; 1.914 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.180      ;
; 1.914 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.180      ;
; 1.914 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.180      ;
; 1.914 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.180      ;
; 1.914 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.180      ;
; 1.935 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.201      ;
; 1.941 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.207      ;
; 1.941 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.207      ;
; 1.941 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.207      ;
; 1.941 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.207      ;
; 1.941 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.207      ;
; 1.941 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.207      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                         ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; 0.916 ; spi_slave:spi_slave_rx2_inst|rdata[62] ; tx_iq[62] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.818      ; 1.959      ;
; 0.963 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; tx_iq[47] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.786      ; 1.974      ;
; 1.004 ; spi_slave:spi_slave_rx2_inst|rdata[52] ; tx_iq[52] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.786      ; 2.015      ;
; 1.020 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; tx_iq[35] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.768      ; 2.013      ;
; 1.022 ; spi_slave:spi_slave_rx2_inst|rdata[50] ; tx_iq[50] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.785      ; 2.032      ;
; 1.022 ; spi_slave:spi_slave_rx2_inst|rdata[63] ; tx_iq[63] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.818      ; 2.065      ;
; 1.027 ; spi_slave:spi_slave_rx2_inst|rdata[57] ; tx_iq[57] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.747      ; 1.999      ;
; 1.060 ; spi_slave:spi_slave_rx2_inst|rdata[55] ; tx_iq[55] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.750      ; 2.035      ;
; 1.077 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_iq[24] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.807      ; 2.109      ;
; 1.081 ; spi_slave:spi_slave_rx2_inst|rdata[54] ; tx_iq[54] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.750      ; 2.056      ;
; 1.084 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_iq[21] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.835      ; 2.144      ;
; 1.085 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_iq[29] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.803      ; 2.113      ;
; 1.092 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_iq[20] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.835      ; 2.152      ;
; 1.093 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_iq[1]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.823      ; 2.141      ;
; 1.093 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_iq[17] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.838      ; 2.156      ;
; 1.114 ; spi_slave:spi_slave_rx2_inst|rdata[58] ; tx_iq[58] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.747      ; 2.086      ;
; 1.124 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; tx_iq[38] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.789      ; 2.138      ;
; 1.128 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; tx_iq[42] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.789      ; 2.142      ;
; 1.129 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; tx_iq[45] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.795      ; 2.149      ;
; 1.138 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_iq[31] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.767      ; 2.130      ;
; 1.142 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_iq[23] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.808      ; 2.175      ;
; 1.144 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_iq[0]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.823      ; 2.192      ;
; 1.145 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_iq[19] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.831      ; 2.201      ;
; 1.150 ; spi_slave:spi_slave_rx2_inst|rdata[48] ; tx_iq[48] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.773      ; 2.148      ;
; 1.153 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_iq[30] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.767      ; 2.145      ;
; 1.154 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; tx_iq[44] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.795      ; 2.174      ;
; 1.155 ; spi_slave:spi_slave_rx2_inst|rdata[51] ; tx_iq[51] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.773      ; 2.153      ;
; 1.156 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; tx_iq[37] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.789      ; 2.170      ;
; 1.158 ; spi_slave:spi_slave_rx2_inst|rdata[49] ; tx_iq[49] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.784      ; 2.167      ;
; 1.159 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; tx_iq[34] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.767      ; 2.151      ;
; 1.162 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; tx_iq[46] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.773      ; 2.160      ;
; 1.165 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_iq[14] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.838      ; 2.228      ;
; 1.166 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; tx_iq[39] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.789      ; 2.180      ;
; 1.170 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_iq[2]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.814      ; 2.209      ;
; 1.173 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_iq[16] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.838      ; 2.236      ;
; 1.177 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_iq[25] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.807      ; 2.209      ;
; 1.190 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_iq[5]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.811      ; 2.226      ;
; 1.193 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_iq[4]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.824      ; 2.242      ;
; 1.195 ; spi_slave:spi_slave_rx2_inst|rdata[59] ; tx_iq[59] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.747      ; 2.167      ;
; 1.197 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; tx_iq[40] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.789      ; 2.211      ;
; 1.200 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_iq[15] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.838      ; 2.263      ;
; 1.203 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; tx_iq[41] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.789      ; 2.217      ;
; 1.205 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; tx_iq[36] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.768      ; 2.198      ;
; 1.215 ; spi_slave:spi_slave_rx2_inst|rdata[56] ; tx_iq[56] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.747      ; 2.187      ;
; 1.216 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_iq[22] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.807      ; 2.248      ;
; 1.217 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_iq[26] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.807      ; 2.249      ;
; 1.227 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; tx_iq[32] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.768      ; 2.220      ;
; 1.235 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; tx_iq[33] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.768      ; 2.228      ;
; 1.237 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; tx_iq[43] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.790      ; 2.252      ;
; 1.243 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_iq[3]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.814      ; 2.282      ;
; 1.263 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_iq[27] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.807      ; 2.295      ;
; 1.267 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_iq[28] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.803      ; 2.295      ;
; 1.278 ; spi_slave:spi_slave_rx2_inst|rdata[53] ; tx_iq[53] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.747      ; 2.250      ;
; 1.286 ; spi_slave:spi_slave_rx2_inst|rdata[61] ; tx_iq[61] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.747      ; 2.258      ;
; 1.291 ; spi_slave:spi_slave_rx2_inst|rdata[60] ; tx_iq[60] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.747      ; 2.263      ;
; 1.334 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_iq[18] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.838      ; 2.397      ;
; 1.339 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_iq[8]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.612      ; 2.176      ;
; 1.396 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_iq[9]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.612      ; 2.233      ;
; 1.407 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_iq[7]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.612      ; 2.244      ;
; 1.423 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_iq[10] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.612      ; 2.260      ;
; 1.427 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_iq[13] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.612      ; 2.264      ;
; 1.431 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_iq[11] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.611      ; 2.267      ;
; 1.443 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_iq[12] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.612      ; 2.280      ;
; 1.454 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_iq[6]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.612      ; 2.291      ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virt_ad9866_rxclk_tx'                                                                                                                       ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node       ; Launch Clock                                               ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; 2.824 ; ad9866_txsync~reg0 ; ad9866_txsync ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; -0.071     ; 2.813      ;
; 2.837 ; ad9866_tx[1]~reg0  ; ad9866_tx[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; -0.084     ; 2.813      ;
; 3.006 ; ad9866_tx[0]~reg0  ; ad9866_tx[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; -0.077     ; 2.989      ;
; 3.012 ; ad9866_tx[3]~reg0  ; ad9866_tx[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; -0.083     ; 2.989      ;
; 3.013 ; ad9866_tx[2]~reg0  ; ad9866_tx[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; -0.084     ; 2.989      ;
; 3.023 ; ad9866_tx[5]~reg0  ; ad9866_tx[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; -0.094     ; 2.989      ;
; 5.177 ; ad9866_tx[4]~reg0  ; ad9866_tx[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; -0.070     ; 5.167      ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 52
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.231
Worst Case Available Settling Time: 17.003 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+------------------------------------------------------------+----------+---------------+
; Clock                                                      ; Slack    ; End Point TNS ;
+------------------------------------------------------------+----------+---------------+
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.218    ; 0.000         ;
; virt_ad9866_rxclk_tx                                       ; 2.012    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 2.591    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                           ; 2.687    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                          ; 3.020    ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; 3.148    ; 0.000         ;
; spi_sck                                                    ; 4.987    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.438    ; 0.000         ;
; pi_clk2                                                    ; 102.492  ; 0.000         ;
; pi_clk                                                     ; 102.624  ; 0.000         ;
; spi_ce1                                                    ; 2497.599 ; 0.000         ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; 4998.553 ; 0.000         ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; 4998.672 ; 0.000         ;
+------------------------------------------------------------+----------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; spi_ce1                                                    ; 0.085 ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.101 ; 0.000         ;
; spi_sck                                                    ; 0.176 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                           ; 0.179 ; 0.000         ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; 0.185 ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; 0.188 ; 0.000         ;
; pi_clk                                                     ; 0.192 ; 0.000         ;
; pi_clk2                                                    ; 0.203 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                          ; 0.214 ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.297 ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; 0.453 ; 0.000         ;
; virt_ad9866_rxclk_tx                                       ; 1.430 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+------------------------------------------------------------+----------+---------------+
; Clock                                                      ; Slack    ; End Point TNS ;
+------------------------------------------------------------+----------+---------------+
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.568    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.754    ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; 4.717    ; 0.000         ;
; clk_76m8                                                   ; 5.775    ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.008    ; 0.000         ;
; spi_sck                                                    ; 31.045   ; 0.000         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; 49.581   ; 0.000         ;
; pi_clk2                                                    ; 102.381  ; 0.000         ;
; pi_clk                                                     ; 102.811  ; 0.000         ;
; spi_ce0                                                    ; 1248.927 ; 0.000         ;
; spi_ce1                                                    ; 1248.988 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                           ; 1249.557 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                          ; 1249.626 ; 0.000         ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; 2499.655 ; 0.000         ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; 2499.656 ; 0.000         ;
+------------------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                     ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.218 ; ad9866_rx[0]                                                   ; rffe_ad9866_rx_d1[0]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.289     ; 0.901      ;
; 0.220 ; ad9866_rxsync                                                  ; rffe_ad9866_rxsync_d1                                       ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.287     ; 0.901      ;
; 0.222 ; ad9866_rx[1]                                                   ; rffe_ad9866_rx_d1[1]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.285     ; 0.901      ;
; 0.223 ; ad9866_rx[5]                                                   ; rffe_ad9866_rx_d1[5]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.284     ; 0.901      ;
; 0.224 ; ad9866_rx[2]                                                   ; rffe_ad9866_rx_d1[2]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.283     ; 0.901      ;
; 0.225 ; ad9866_rx[3]                                                   ; rffe_ad9866_rx_d1[3]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.282     ; 0.901      ;
; 0.225 ; ad9866_rx[4]                                                   ; rffe_ad9866_rx_d1[4]                                        ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; -0.282     ; 0.901      ;
; 3.741 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[17]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.758      ;
; 3.741 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[16]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.758      ;
; 3.741 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[15]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.758      ;
; 3.741 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[14]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.758      ;
; 3.741 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[13]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.758      ;
; 3.741 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[12]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.758      ;
; 3.741 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[11]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.758      ;
; 3.741 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[5]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.758      ;
; 3.741 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[4]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.758      ;
; 3.741 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[3]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.758      ;
; 3.741 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[1]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.758      ;
; 3.741 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[0]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.758      ;
; 3.741 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[2]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.758      ;
; 3.741 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[10]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.758      ;
; 3.741 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[9]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.758      ;
; 3.741 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[8]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.758      ;
; 3.741 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[7]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.758      ;
; 3.741 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_coef[6]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.758      ;
; 3.785 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[17]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.714      ;
; 3.785 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[16]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.714      ;
; 3.785 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[15]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.714      ;
; 3.785 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[14]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.714      ;
; 3.785 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[13]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.714      ;
; 3.785 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[12]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.714      ;
; 3.785 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[11]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.714      ;
; 3.785 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[10]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.714      ;
; 3.785 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[3]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.714      ;
; 3.785 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[2]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.714      ;
; 3.785 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[1]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.714      ;
; 3.785 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[0]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.714      ;
; 3.785 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[9]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.714      ;
; 3.785 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[8]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.714      ;
; 3.785 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[7]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.714      ;
; 3.785 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[5]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.714      ;
; 3.785 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[4]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.714      ;
; 3.785 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|reg_q[6]      ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Imult[17]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.714      ;
; 3.831 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[17] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.668      ;
; 3.831 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[16] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.668      ;
; 3.831 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[15] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.668      ;
; 3.831 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[14] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.668      ;
; 3.831 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[13] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.668      ;
; 3.831 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[12] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.668      ;
; 3.831 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[11] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.668      ;
; 3.831 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[4]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.668      ;
; 3.831 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[3]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.668      ;
; 3.831 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[2]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.668      ;
; 3.831 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[0]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.668      ;
; 3.831 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[1]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.668      ;
; 3.831 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[10] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.668      ;
; 3.831 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[9]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.668      ;
; 3.831 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[8]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.668      ;
; 3.831 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[7]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.668      ;
; 3.831 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[6]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.668      ;
; 3.831 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_coef[5]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.668      ;
; 3.847 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[35]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.003      ; 2.653      ;
; 3.847 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[34]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.003      ; 2.653      ;
; 3.847 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[33]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.003      ; 2.653      ;
; 3.847 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[32]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.003      ; 2.653      ;
; 3.847 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[31]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.003      ; 2.653      ;
; 3.847 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[30]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.003      ; 2.653      ;
; 3.847 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[29]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.003      ; 2.653      ;
; 3.847 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[28]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.003      ; 2.653      ;
; 3.847 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[23]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.003      ; 2.653      ;
; 3.847 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[22]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.003      ; 2.653      ;
; 3.847 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[19]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.003      ; 2.653      ;
; 3.847 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[18]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.003      ; 2.653      ;
; 3.847 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[21]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.003      ; 2.653      ;
; 3.847 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[20]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.003      ; 2.653      ;
; 3.847 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[27]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.003      ; 2.653      ;
; 3.847 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[26]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.003      ; 2.653      ;
; 3.847 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[25]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.003      ; 2.653      ;
; 3.847 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|reg_q[24]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[30]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.003      ; 2.653      ;
; 3.857 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[35]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.004      ; 2.644      ;
; 3.857 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[34]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.004      ; 2.644      ;
; 3.857 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[33]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.004      ; 2.644      ;
; 3.857 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[32]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.004      ; 2.644      ;
; 3.857 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[31]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.004      ; 2.644      ;
; 3.857 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[24]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.004      ; 2.644      ;
; 3.857 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[23]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.004      ; 2.644      ;
; 3.857 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[22]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.004      ; 2.644      ;
; 3.857 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[21]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.004      ; 2.644      ;
; 3.857 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[20]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.004      ; 2.644      ;
; 3.857 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[19]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.004      ; 2.644      ;
; 3.857 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[18]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.004      ; 2.644      ;
; 3.857 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[30]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.004      ; 2.644      ;
; 3.857 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[29]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.004      ; 2.644      ;
; 3.857 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[28]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.004      ; 2.644      ;
; 3.857 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[27]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.004      ; 2.644      ;
; 3.857 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[26]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.004      ; 2.644      ;
; 3.857 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|reg_q[25]     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|Rmult[34]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.004      ; 2.644      ;
; 3.875 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[17]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.624      ;
; 3.875 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[16]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.624      ;
; 3.875 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|reg_q[15]    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Imult[27] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.510        ; 0.002      ; 2.624      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virt_ad9866_rxclk_tx'                                                                                                                      ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node       ; Launch Clock                                               ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; 2.012 ; ad9866_tx[5]~reg0  ; ad9866_tx[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 6.510        ; -0.020     ; 1.888      ;
; 2.023 ; ad9866_tx[2]~reg0  ; ad9866_tx[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 6.510        ; -0.009     ; 1.888      ;
; 2.025 ; ad9866_tx[3]~reg0  ; ad9866_tx[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 6.510        ; -0.007     ; 1.888      ;
; 2.028 ; ad9866_tx[0]~reg0  ; ad9866_tx[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 6.510        ; -0.004     ; 1.888      ;
; 2.177 ; ad9866_tx[1]~reg0  ; ad9866_tx[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 6.510        ; -0.009     ; 1.734      ;
; 2.186 ; ad9866_txsync~reg0 ; ad9866_txsync ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 6.510        ; 0.000      ; 1.734      ;
; 3.604 ; ad9866_tx[4]~reg0  ; ad9866_tx[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 10.000       ; 0.003      ; 3.809      ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                            ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 2.591 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.164      ; 1.628      ;
; 2.652 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.164      ; 1.567      ;
; 2.702 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.164      ; 1.517      ;
; 2.741 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.164      ; 1.478      ;
; 2.754 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.164      ; 1.465      ;
; 2.809 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.164      ; 1.410      ;
; 2.809 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.164      ; 1.410      ;
; 2.860 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.164      ; 1.359      ;
; 2.877 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.164      ; 1.342      ;
; 3.192 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9] ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.068        ; 0.164      ; 1.027      ;
; 4.183 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.767      ;
; 4.183 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.767      ;
; 4.183 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.767      ;
; 4.183 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.767      ;
; 4.183 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.767      ;
; 4.183 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.767      ;
; 4.183 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.767      ;
; 4.183 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.767      ;
; 4.183 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.767      ;
; 4.183 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.767      ;
; 4.183 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.767      ;
; 4.217 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.733      ;
; 4.217 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.733      ;
; 4.217 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.733      ;
; 4.217 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.733      ;
; 4.217 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.733      ;
; 4.217 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.733      ;
; 4.217 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.733      ;
; 4.217 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.733      ;
; 4.217 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.733      ;
; 4.217 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.733      ;
; 4.217 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.733      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.704      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.704      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.704      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.704      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.704      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.704      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.704      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.704      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.704      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.704      ;
; 4.246 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.704      ;
; 4.248 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.702      ;
; 4.248 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.702      ;
; 4.248 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.702      ;
; 4.248 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.702      ;
; 4.248 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.702      ;
; 4.248 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.702      ;
; 4.248 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.702      ;
; 4.248 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.702      ;
; 4.248 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.702      ;
; 4.248 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.702      ;
; 4.248 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.702      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.665      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.665      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.665      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.665      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.665      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.665      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.665      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.665      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.665      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.665      ;
; 4.285 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.665      ;
; 4.355 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.595      ;
; 4.355 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.595      ;
; 4.355 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.595      ;
; 4.355 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.595      ;
; 4.355 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.595      ;
; 4.355 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.595      ;
; 4.355 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.595      ;
; 4.355 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.595      ;
; 4.355 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.595      ;
; 4.355 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.595      ;
; 4.355 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.595      ;
; 4.398 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.552      ;
; 4.398 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.552      ;
; 4.398 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.552      ;
; 4.398 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.552      ;
; 4.398 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.552      ;
; 4.398 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.552      ;
; 4.398 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.552      ;
; 4.398 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.552      ;
; 4.398 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.552      ;
; 4.398 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.552      ;
; 4.398 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.552      ;
; 4.422 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.528      ;
; 4.422 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.528      ;
; 4.422 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.528      ;
; 4.422 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.528      ;
; 4.422 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.528      ;
; 4.422 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.528      ;
; 4.422 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.528      ;
; 4.422 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.528      ;
; 4.422 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.528      ;
; 4.422 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.528      ;
; 4.422 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.528      ;
; 4.465 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.485      ;
; 4.465 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.000        ; -0.037     ; 1.485      ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                                                                                                                                                                                                                                               ;
+----------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                              ; To Node                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.687    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.573      ; 1.885      ;
; 2.696    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.552      ; 1.855      ;
; 2.715    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.630      ; 1.914      ;
; 2.715    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.573      ; 1.857      ;
; 2.731    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.573      ; 1.841      ;
; 2.747    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.580      ; 1.832      ;
; 2.756    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.630      ; 1.873      ;
; 2.773    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.552      ; 1.778      ;
; 2.777    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.573      ; 1.795      ;
; 2.778    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.591      ; 1.812      ;
; 2.779    ; spi_slave:spi_slave_rx_inst|rdata[40]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.599      ; 1.819      ;
; 2.781    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.552      ; 1.770      ;
; 2.783    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.573      ; 1.789      ;
; 2.788    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.573      ; 1.784      ;
; 2.797    ; spi_slave:spi_slave_rx_inst|rdata[47]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.552      ; 1.754      ;
; 2.800    ; spi_slave:spi_slave_rx_inst|rdata[35]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.591      ; 1.790      ;
; 2.801    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.580      ; 1.778      ;
; 2.807    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.584      ; 1.776      ;
; 2.807    ; spi_slave:spi_slave_rx_inst|rdata[34]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.591      ; 1.783      ;
; 2.809    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.552      ; 1.742      ;
; 2.813    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.626      ; 1.812      ;
; 2.814    ; spi_slave:spi_slave_rx_inst|rdata[33]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.591      ; 1.776      ;
; 2.816    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.591      ; 1.774      ;
; 2.818    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.595      ; 1.776      ;
; 2.821    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.573      ; 1.751      ;
; 2.826    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.573      ; 1.746      ;
; 2.828    ; spi_slave:spi_slave_rx_inst|rdata[46]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.552      ; 1.723      ;
; 2.829    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.552      ; 1.722      ;
; 2.835    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.630      ; 1.794      ;
; 2.840    ; spi_slave:spi_slave_rx_inst|rdata[32]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.591      ; 1.750      ;
; 2.845    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.584      ; 1.738      ;
; 2.845    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.552      ; 1.706      ;
; 2.852    ; spi_slave:spi_slave_rx_inst|rdata[36]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.591      ; 1.738      ;
; 2.854    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.630      ; 1.775      ;
; 2.858    ; spi_slave:spi_slave_rx_inst|rdata[41]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.599      ; 1.740      ;
; 2.860    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.630      ; 1.769      ;
; 2.862    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.580      ; 1.717      ;
; 2.884    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.552      ; 1.667      ;
; 2.888    ; spi_slave:spi_slave_rx_inst|rdata[37]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.599      ; 1.710      ;
; 2.902    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.626      ; 1.723      ;
; 2.903    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.580      ; 1.676      ;
; 2.903    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.573      ; 1.669      ;
; 2.918    ; spi_slave:spi_slave_rx_inst|rdata[45]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.599      ; 1.680      ;
; 2.962    ; spi_slave:spi_slave_rx_inst|rdata[44]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.599      ; 1.636      ;
; 2498.923 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.050     ; 1.036      ;
; 2498.942 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.050     ; 1.017      ;
; 2499.218 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.054     ; 0.737      ;
; 2499.228 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.050     ; 0.731      ;
; 2499.237 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.054     ; 0.718      ;
; 2499.304 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[1]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.232     ; 0.451      ;
; 2499.349 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.054     ; 0.606      ;
; 2499.387 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.044     ; 0.556      ;
; 2499.387 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.044     ; 0.556      ;
; 2499.396 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.044     ; 0.547      ;
; 2499.415 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[0]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.044     ; 0.528      ;
; 2499.415 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.044     ; 0.528      ;
; 2499.473 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.044     ; 0.470      ;
; 2499.474 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.044     ; 0.469      ;
; 2499.479 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.044     ; 0.464      ;
; 2499.499 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.044     ; 0.444      ;
; 2499.505 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.044     ; 0.438      ;
; 2499.562 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[2]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.044     ; 0.381      ;
; 2499.564 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.044     ; 0.379      ;
; 2499.565 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.044     ; 0.378      ;
; 2499.584 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.044     ; 0.359      ;
; 2499.584 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.044     ; 0.359      ;
; 2499.584 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 2500.000     ; -0.044     ; 0.359      ;
+----------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                        ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; 3.020 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_iq[6]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.398      ; 1.355      ;
; 3.020 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_iq[12] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.398      ; 1.355      ;
; 3.038 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_iq[10] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.398      ; 1.337      ;
; 3.038 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_iq[13] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.398      ; 1.337      ;
; 3.039 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_iq[11] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.398      ; 1.336      ;
; 3.045 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_iq[7]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.398      ; 1.330      ;
; 3.051 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_iq[9]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.398      ; 1.324      ;
; 3.072 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_iq[18] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.486      ; 1.391      ;
; 3.083 ; spi_slave:spi_slave_rx2_inst|rdata[61] ; tx_iq[61] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.421      ; 1.315      ;
; 3.104 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; tx_iq[43] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.450      ; 1.323      ;
; 3.106 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_iq[3]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.442      ; 1.313      ;
; 3.106 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_iq[8]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.398      ; 1.269      ;
; 3.114 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; tx_iq[41] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.449      ; 1.312      ;
; 3.125 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_iq[15] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.486      ; 1.338      ;
; 3.129 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; tx_iq[36] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.428      ; 1.276      ;
; 3.133 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; tx_iq[33] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.428      ; 1.272      ;
; 3.134 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_iq[26] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.447      ; 1.290      ;
; 3.134 ; spi_slave:spi_slave_rx2_inst|rdata[60] ; tx_iq[60] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.421      ; 1.264      ;
; 3.136 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; tx_iq[32] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.428      ; 1.269      ;
; 3.138 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; tx_iq[46] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.429      ; 1.268      ;
; 3.141 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_iq[4]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.450      ; 1.286      ;
; 3.143 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_iq[16] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.486      ; 1.320      ;
; 3.144 ; spi_slave:spi_slave_rx2_inst|rdata[51] ; tx_iq[51] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.429      ; 1.262      ;
; 3.146 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; tx_iq[44] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.451      ; 1.282      ;
; 3.146 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_iq[22] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.447      ; 1.278      ;
; 3.147 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_iq[14] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.486      ; 1.316      ;
; 3.149 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_iq[2]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.442      ; 1.270      ;
; 3.150 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_iq[25] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.447      ; 1.274      ;
; 3.152 ; spi_slave:spi_slave_rx2_inst|rdata[59] ; tx_iq[59] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.422      ; 1.247      ;
; 3.154 ; spi_slave:spi_slave_rx2_inst|rdata[53] ; tx_iq[53] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.421      ; 1.244      ;
; 3.156 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_iq[5]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.445      ; 1.266      ;
; 3.157 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; tx_iq[37] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.449      ; 1.269      ;
; 3.158 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; tx_iq[39] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.449      ; 1.268      ;
; 3.160 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; tx_iq[45] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.451      ; 1.268      ;
; 3.161 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_iq[0]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.450      ; 1.266      ;
; 3.163 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_iq[28] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.443      ; 1.257      ;
; 3.171 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_iq[23] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.447      ; 1.253      ;
; 3.177 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; tx_iq[38] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.449      ; 1.249      ;
; 3.178 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_iq[30] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.427      ; 1.226      ;
; 3.179 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; tx_iq[42] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.449      ; 1.247      ;
; 3.179 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; tx_iq[34] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.428      ; 1.226      ;
; 3.190 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_iq[19] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.479      ; 1.266      ;
; 3.191 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_iq[31] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.427      ; 1.213      ;
; 3.194 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_iq[27] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.447      ; 1.230      ;
; 3.195 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_iq[20] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.483      ; 1.265      ;
; 3.197 ; spi_slave:spi_slave_rx2_inst|rdata[58] ; tx_iq[58] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.422      ; 1.202      ;
; 3.200 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_iq[17] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.486      ; 1.263      ;
; 3.204 ; spi_slave:spi_slave_rx2_inst|rdata[56] ; tx_iq[56] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.422      ; 1.195      ;
; 3.204 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_iq[1]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.450      ; 1.223      ;
; 3.208 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_iq[21] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.483      ; 1.252      ;
; 3.208 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_iq[24] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.447      ; 1.216      ;
; 3.210 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_iq[29] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.443      ; 1.210      ;
; 3.213 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; tx_iq[40] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.449      ; 1.213      ;
; 3.214 ; spi_slave:spi_slave_rx2_inst|rdata[48] ; tx_iq[48] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.430      ; 1.193      ;
; 3.217 ; spi_slave:spi_slave_rx2_inst|rdata[54] ; tx_iq[54] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.421      ; 1.181      ;
; 3.223 ; spi_slave:spi_slave_rx2_inst|rdata[63] ; tx_iq[63] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.445      ; 1.199      ;
; 3.234 ; spi_slave:spi_slave_rx2_inst|rdata[55] ; tx_iq[55] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.421      ; 1.164      ;
; 3.249 ; spi_slave:spi_slave_rx2_inst|rdata[52] ; tx_iq[52] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.435      ; 1.163      ;
; 3.252 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; tx_iq[35] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.429      ; 1.154      ;
; 3.254 ; spi_slave:spi_slave_rx2_inst|rdata[50] ; tx_iq[50] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.434      ; 1.157      ;
; 3.263 ; spi_slave:spi_slave_rx2_inst|rdata[57] ; tx_iq[57] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.422      ; 1.136      ;
; 3.275 ; spi_slave:spi_slave_rx2_inst|rdata[49] ; tx_iq[49] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.433      ; 1.135      ;
; 3.284 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; tx_iq[47] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.435      ; 1.128      ;
; 3.303 ; spi_slave:spi_slave_rx2_inst|rdata[62] ; tx_iq[62] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.445      ; 1.119      ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 3.148 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.553      ; 4.072      ;
; 3.151 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.556      ; 4.073      ;
; 3.188 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.554      ; 4.033      ;
; 3.222 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.554      ; 4.094      ;
; 3.344 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.556      ; 3.975      ;
; 3.388 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.555      ; 3.929      ;
; 3.502 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.535      ; 3.696      ;
; 3.550 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.535      ; 3.650      ;
; 3.654 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.533      ; 3.641      ;
; 4.041 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.539      ; 3.256      ;
; 4.096 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.538      ; 3.200      ;
; 4.111 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.540      ; 3.187      ;
; 4.141 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.534      ; 3.156      ;
; 8.407 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.553      ; 3.813      ;
; 8.427 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.589      ; 3.825      ;
; 8.432 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.556      ; 3.792      ;
; 8.474 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.554      ; 3.747      ;
; 8.474 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.589      ; 3.780      ;
; 8.503 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.554      ; 3.813      ;
; 8.625 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.556      ; 3.694      ;
; 8.758 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.593      ; 3.593      ;
; 8.810 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.587      ; 3.539      ;
; 8.843 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.555      ; 3.474      ;
; 8.864 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.592      ; 3.486      ;
; 8.871 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.594      ; 3.481      ;
; 8.909 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.588      ; 3.442      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                               ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 4.987 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.659      ;
; 4.998 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.648      ;
; 5.000 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.646      ;
; 5.006 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.640      ;
; 5.017 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.629      ;
; 5.019 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.627      ;
; 5.023 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.623      ;
; 5.035 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.611      ;
; 5.041 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.770      ; 4.626      ;
; 5.042 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.604      ;
; 5.046 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.600      ;
; 5.048 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.598      ;
; 5.048 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.598      ;
; 5.059 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.587      ;
; 5.061 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.585      ;
; 5.071 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.575      ;
; 5.084 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.562      ;
; 5.096 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.550      ;
; 5.102 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.770      ; 4.565      ;
; 5.107 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.539      ;
; 5.109 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.537      ;
; 5.109 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.537      ;
; 5.111 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.535      ;
; 5.115 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.770      ; 4.552      ;
; 5.115 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.531      ;
; 5.118 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.745      ; 4.524      ;
; 5.126 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.520      ;
; 5.128 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.518      ;
; 5.128 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.518      ;
; 5.128 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.755      ; 4.524      ;
; 5.129 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.745      ; 4.513      ;
; 5.132 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.514      ;
; 5.134 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.512      ;
; 5.135 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; spi_slave:spi_slave_rx2_inst|treg[24] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.770      ; 4.532      ;
; 5.141 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.755      ; 4.511      ;
; 5.145 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.770      ; 4.522      ;
; 5.148 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.745      ; 4.494      ;
; 5.150 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.755      ; 4.502      ;
; 5.151 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.495      ;
; 5.157 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.489      ;
; 5.159 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.759      ; 4.497      ;
; 5.160 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.745      ; 4.482      ;
; 5.163 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.755      ; 4.489      ;
; 5.165 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; spi_slave:spi_slave_rx2_inst|treg[22] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.770      ; 4.502      ;
; 5.171 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.759      ; 4.485      ;
; 5.177 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.745      ; 4.465      ;
; 5.179 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.770      ; 4.488      ;
; 5.179 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.745      ; 4.463      ;
; 5.179 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.467      ;
; 5.180 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.466      ;
; 5.180 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.745      ; 4.462      ;
; 5.183 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.745      ; 4.459      ;
; 5.187 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.770      ; 4.480      ;
; 5.190 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; spi_slave:spi_slave_rx2_inst|treg[20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.753      ; 4.460      ;
; 5.192 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.454      ;
; 5.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.755      ; 4.453      ;
; 5.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.745      ; 4.440      ;
; 5.202 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; spi_slave:spi_slave_rx2_inst|treg[17] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.753      ; 4.448      ;
; 5.206 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; spi_slave:spi_slave_rx2_inst|treg[20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.753      ; 4.444      ;
; 5.208 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.745      ; 4.434      ;
; 5.209 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7] ; spi_slave:spi_slave_rx2_inst|treg[24] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.770      ; 4.458      ;
; 5.214 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.755      ; 4.438      ;
; 5.215 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; spi_slave:spi_slave_rx2_inst|treg[25] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.770      ; 4.452      ;
; 5.218 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.764      ; 4.443      ;
; 5.221 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.755      ; 4.431      ;
; 5.221 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.745      ; 4.421      ;
; 5.224 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.755      ; 4.428      ;
; 5.225 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.764      ; 4.436      ;
; 5.227 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.755      ; 4.425      ;
; 5.227 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.759      ; 4.429      ;
; 5.228 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.745      ; 4.414      ;
; 5.231 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]     ; spi_slave:spi_slave_rx2_inst|treg[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.745      ; 4.411      ;
; 5.234 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.764      ; 4.427      ;
; 5.235 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7]     ; spi_slave:spi_slave_rx2_inst|treg[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.411      ;
; 5.238 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.745      ; 4.404      ;
; 5.244 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]     ; spi_slave:spi_slave_rx2_inst|treg[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.745      ; 4.398      ;
; 5.246 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.755      ; 4.406      ;
; 5.246 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; spi_slave:spi_slave_rx2_inst|treg[20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.753      ; 4.404      ;
; 5.250 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.396      ;
; 5.254 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; spi_slave:spi_slave_rx2_inst|treg[21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.753      ; 4.396      ;
; 5.258 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; spi_slave:spi_slave_rx2_inst|treg[21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.753      ; 4.392      ;
; 5.260 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.764      ; 4.401      ;
; 5.269 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.764      ; 4.392      ;
; 5.273 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6] ; spi_slave:spi_slave_rx2_inst|treg[24] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.770      ; 4.394      ;
; 5.274 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.764      ; 4.387      ;
; 5.274 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; spi_slave:spi_slave_rx2_inst|treg[21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.753      ; 4.376      ;
; 5.275 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6]     ; spi_slave:spi_slave_rx2_inst|treg[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.749      ; 4.371      ;
; 5.276 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; spi_slave:spi_slave_rx2_inst|treg[25] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.770      ; 4.391      ;
; 5.277 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; spi_slave:spi_slave_rx2_inst|treg[20] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.753      ; 4.373      ;
; 5.281 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[24] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.770      ; 4.386      ;
; 5.283 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.770      ; 4.384      ;
; 5.285 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]     ; spi_slave:spi_slave_rx2_inst|treg[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.755      ; 4.367      ;
; 5.285 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; spi_slave:spi_slave_rx2_inst|treg[21] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.753      ; 4.365      ;
; 5.285 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[19] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.759      ; 4.371      ;
; 5.287 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9] ; spi_slave:spi_slave_rx2_inst|treg[26] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.770      ; 4.380      ;
; 5.288 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]     ; spi_slave:spi_slave_rx2_inst|treg[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.745      ; 4.354      ;
; 5.289 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7] ; spi_slave:spi_slave_rx2_inst|treg[25] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.770      ; 4.378      ;
; 5.289 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; spi_slave:spi_slave_rx2_inst|treg[18] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.753      ; 4.361      ;
; 5.291 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]     ; spi_slave:spi_slave_rx2_inst|treg[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.755      ; 4.361      ;
; 5.291 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; spi_slave:spi_slave_rx2_inst|treg[23] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck     ; 8.000        ; 1.770      ; 4.376      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 5.438 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]                             ; transmitter:transmitter_inst|out_data[4]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.070     ; 0.989      ;
; 5.506 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11]                            ; transmitter:transmitter_inst|out_data[7]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.070     ; 0.921      ;
; 5.593 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]                             ; transmitter:transmitter_inst|out_data[2]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.072     ; 0.832      ;
; 5.636 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]                             ; transmitter:transmitter_inst|out_data[3]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.072     ; 0.789      ;
; 5.678 ; DACDp[0]                                                                                     ; pure_DACD[0]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.112     ; 0.707      ;
; 5.695 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[15]                            ; transmitter:transmitter_inst|out_data[11]                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.071     ; 0.731      ;
; 5.717 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]                             ; transmitter:transmitter_inst|out_data[5]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.071     ; 0.709      ;
; 5.722 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10]                            ; transmitter:transmitter_inst|out_data[6]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.072     ; 0.703      ;
; 5.724 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]                             ; transmitter:transmitter_inst|out_data[1]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.072     ; 0.701      ;
; 5.737 ; DACDp[2]                                                                                     ; pure_DACD[2]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.111     ; 0.649      ;
; 5.766 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[14]                            ; transmitter:transmitter_inst|out_data[10]                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.071     ; 0.660      ;
; 5.768 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12]                            ; transmitter:transmitter_inst|out_data[8]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.072     ; 0.657      ;
; 5.784 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]                             ; transmitter:transmitter_inst|out_data[0]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.072     ; 0.641      ;
; 5.794 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13]                            ; transmitter:transmitter_inst|out_data[9]                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.072     ; 0.631      ;
; 5.844 ; DACDp[3]                                                                                     ; pure_DACD[3]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.112     ; 0.541      ;
; 5.855 ; DACDp[9]                                                                                     ; pure_DACD[9]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.112     ; 0.530      ;
; 5.930 ; DACDp[1]                                                                                     ; pure_DACD[1]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.113     ; 0.454      ;
; 5.931 ; DACDp[11]                                                                                    ; pure_DACD[11]                                                                                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.113     ; 0.453      ;
; 5.932 ; DACDp[6]                                                                                     ; pure_DACD[6]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.113     ; 0.452      ;
; 5.932 ; DACDp[4]                                                                                     ; pure_DACD[4]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.113     ; 0.452      ;
; 5.933 ; DACDp[7]                                                                                     ; pure_DACD[7]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.113     ; 0.451      ;
; 5.934 ; DACDp[8]                                                                                     ; pure_DACD[8]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.113     ; 0.450      ;
; 5.934 ; DACDp[5]                                                                                     ; pure_DACD[5]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.113     ; 0.450      ;
; 5.935 ; DACDp[10]                                                                                    ; pure_DACD[10]                                                                                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.510        ; -0.113     ; 0.449      ;
; 8.381 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.588      ;
; 8.392 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.577      ;
; 8.412 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.557      ;
; 8.475 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.494      ;
; 8.565 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.408      ;
; 8.576 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.397      ;
; 8.584 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.389      ;
; 8.595 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.378      ;
; 8.596 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.377      ;
; 8.615 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.358      ;
; 8.659 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.314      ;
; 8.665 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.308      ;
; 8.670 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.299      ;
; 8.676 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.297      ;
; 8.678 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.295      ;
; 8.684 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.289      ;
; 8.695 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.278      ;
; 8.696 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.277      ;
; 8.699 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.270      ;
; 8.715 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.258      ;
; 8.722 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.247      ;
; 8.733 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.236      ;
; 8.735 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.234      ;
; 8.746 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.223      ;
; 8.753 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.216      ;
; 8.759 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.214      ;
; 8.766 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.203      ;
; 8.778 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.195      ;
; 8.795 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.174      ;
; 8.816 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.153      ;
; 8.829 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.140      ;
; 8.830 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.143      ;
; 8.849 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.124      ;
; 8.866 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.103      ;
; 8.872 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.096      ;
; 8.873 ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10] ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.057     ; 4.077      ;
; 8.877 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.092      ;
; 8.883 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.090      ;
; 8.883 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.085      ;
; 8.897 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.072      ;
; 8.902 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.071      ;
; 8.902 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                            ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.056     ; 4.049      ;
; 8.903 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.065      ;
; 8.908 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.061      ;
; 8.909 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.060      ;
; 8.919 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.050      ;
; 8.920 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.049      ;
; 8.930 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.043      ;
; 8.933 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.036      ;
; 8.937 ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10] ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.057     ; 4.013      ;
; 8.939 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.030      ;
; 8.940 ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]  ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.057     ; 4.010      ;
; 8.940 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.029      ;
; 8.941 ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10] ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[40] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.057     ; 4.009      ;
; 8.943 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                            ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.056     ; 4.008      ;
; 8.944 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 4.029      ;
; 8.944 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.025      ;
; 8.960 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.009      ;
; 8.962 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                                            ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.056     ; 3.989      ;
; 8.964 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 4.005      ;
; 8.966 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.039     ; 4.002      ;
; 8.970 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                            ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21]                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.056     ; 3.981      ;
; 8.979 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 3.994      ;
; 8.980 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 3.989      ;
; 8.983 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 3.990      ;
; 8.988 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 3.981      ;
; 8.991 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 3.978      ;
; 8.995 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 3.974      ;
; 8.998 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 3.975      ;
; 9.001 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 3.968      ;
; 9.002 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.034     ; 3.971      ;
; 9.002 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 3.967      ;
; 9.003 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                                            ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.056     ; 3.948      ;
; 9.003 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]                                          ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16]                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.038     ; 3.966      ;
; 9.004 ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[8]  ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.057     ; 3.946      ;
; 9.005 ; receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10] ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[39] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.020       ; -0.057     ; 3.945      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pi_clk2'                                                                                                               ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 102.492 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.728     ; 0.954      ;
; 102.492 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.728     ; 0.954      ;
; 102.492 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.728     ; 0.954      ;
; 102.492 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.728     ; 0.954      ;
; 102.492 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.728     ; 0.954      ;
; 102.492 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.728     ; 0.954      ;
; 102.492 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.728     ; 0.954      ;
; 102.492 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.728     ; 0.954      ;
; 102.506 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.728     ; 0.940      ;
; 102.506 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.728     ; 0.940      ;
; 102.506 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.728     ; 0.940      ;
; 102.506 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.728     ; 0.940      ;
; 102.506 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.728     ; 0.940      ;
; 102.506 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.728     ; 0.940      ;
; 102.506 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.728     ; 0.940      ;
; 102.506 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; 104.167      ; -0.728     ; 0.940      ;
; 207.353 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.960      ;
; 207.353 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.960      ;
; 207.353 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.960      ;
; 207.353 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.960      ;
; 207.353 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.960      ;
; 207.353 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.960      ;
; 207.353 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.960      ;
; 207.353 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.960      ;
; 207.367 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.946      ;
; 207.367 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.946      ;
; 207.367 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.946      ;
; 207.367 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.946      ;
; 207.367 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.946      ;
; 207.367 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.946      ;
; 207.367 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.946      ;
; 207.367 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.946      ;
; 207.718 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.595      ;
; 207.766 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.547      ;
; 207.769 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.544      ;
; 207.811 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.502      ;
; 207.954 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.359      ;
; 207.954 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 208.333      ; -0.027     ; 0.359      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pi_clk'                                                                                                                ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 102.624 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.919      ;
; 102.624 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.919      ;
; 102.624 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.919      ;
; 102.624 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.919      ;
; 102.708 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.835      ;
; 102.708 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.835      ;
; 102.708 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.835      ;
; 102.708 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.835      ;
; 102.728 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.815      ;
; 102.728 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.815      ;
; 102.728 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.815      ;
; 102.728 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.815      ;
; 102.819 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.724      ;
; 102.819 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.724      ;
; 102.819 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.724      ;
; 102.819 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; 104.167      ; -0.611     ; 0.724      ;
; 207.236 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 208.333      ; -0.028     ; 1.056      ;
; 207.279 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 208.333      ; -0.028     ; 1.013      ;
; 207.363 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.919      ;
; 207.363 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.919      ;
; 207.363 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.919      ;
; 207.363 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.919      ;
; 207.363 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.919      ;
; 207.447 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.835      ;
; 207.447 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.835      ;
; 207.447 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.835      ;
; 207.467 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.815      ;
; 207.467 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.815      ;
; 207.467 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.815      ;
; 207.467 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.815      ;
; 207.467 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.815      ;
; 207.558 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.724      ;
; 207.558 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.724      ;
; 207.558 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.724      ;
; 207.697 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.585      ;
; 207.882 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.400      ;
; 207.923 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.359      ;
; 207.923 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 208.333      ; -0.038     ; 0.359      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                    ;
+----------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                        ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2497.599 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.132     ; 2.276      ;
; 2497.628 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.132     ; 2.247      ;
; 2497.754 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.051     ; 2.202      ;
; 2497.783 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.051     ; 2.173      ;
; 2497.787 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 2.140      ;
; 2497.795 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 2.062      ;
; 2497.816 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 2.111      ;
; 2497.823 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 2.034      ;
; 2497.843 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 2.014      ;
; 2497.871 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 1.986      ;
; 2497.939 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 1.947      ;
; 2497.967 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 1.919      ;
; 2497.989 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.132     ; 1.886      ;
; 2498.026 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.136      ; 2.139      ;
; 2498.039 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.888      ;
; 2498.068 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.859      ;
; 2498.076 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.020      ; 1.973      ;
; 2498.111 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.132     ; 1.764      ;
; 2498.125 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.271      ; 2.175      ;
; 2498.126 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.801      ;
; 2498.137 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 1.720      ;
; 2498.140 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 1.717      ;
; 2498.144 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.051     ; 1.812      ;
; 2498.146 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 1.711      ;
; 2498.155 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.772      ;
; 2498.177 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.750      ;
; 2498.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 1.672      ;
; 2498.188 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 1.669      ;
; 2498.188 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.183      ; 2.024      ;
; 2498.190 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 1.696      ;
; 2498.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 1.663      ;
; 2498.196 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.731      ;
; 2498.218 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 1.668      ;
; 2498.223 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.212      ; 2.018      ;
; 2498.225 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.702      ;
; 2498.227 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.205      ; 2.007      ;
; 2498.266 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.051     ; 1.690      ;
; 2498.268 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 1.618      ;
; 2498.281 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 1.605      ;
; 2498.281 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.264      ; 2.012      ;
; 2498.284 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 1.602      ;
; 2498.290 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 1.596      ;
; 2498.290 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 1.596      ;
; 2498.296 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 1.590      ;
; 2498.299 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.628      ;
; 2498.307 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.112      ; 1.834      ;
; 2498.318 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 1.568      ;
; 2498.325 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a10~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.120      ; 1.824      ;
; 2498.332 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.290      ; 1.987      ;
; 2498.333 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.207      ; 1.903      ;
; 2498.344 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.020      ; 1.705      ;
; 2498.350 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.207      ; 1.886      ;
; 2498.351 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[5]                                             ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 1.535      ;
; 2498.363 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.212     ; 1.432      ;
; 2498.367 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.167      ; 1.829      ;
; 2498.369 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.212     ; 1.426      ;
; 2498.382 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.205      ; 1.852      ;
; 2498.392 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.212     ; 1.403      ;
; 2498.393 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.271      ; 1.907      ;
; 2498.398 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.212     ; 1.397      ;
; 2498.400 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.141      ; 1.770      ;
; 2498.403 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.178     ; 1.448      ;
; 2498.417 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.141      ; 1.753      ;
; 2498.418 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.112      ; 1.723      ;
; 2498.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.163     ; 1.444      ;
; 2498.429 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.498      ;
; 2498.430 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.212     ; 1.365      ;
; 2498.432 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.199      ; 1.796      ;
; 2498.435 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a2~porta_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.112      ; 1.706      ;
; 2498.440 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.231      ; 1.820      ;
; 2498.442 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[2]                                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.486      ;
; 2498.444 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.196      ; 1.781      ;
; 2498.450 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a6~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.076      ; 1.655      ;
; 2498.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.195      ; 1.770      ;
; 2498.459 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.212     ; 1.336      ;
; 2498.461 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.199     ; 1.369      ;
; 2498.470 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.228      ; 1.787      ;
; 2498.483 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[6]                                             ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 1.403      ;
; 2498.506 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.242      ; 1.765      ;
; 2498.516 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.411      ;
; 2498.516 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.162     ; 1.351      ;
; 2498.526 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.022      ; 1.503      ;
; 2498.532 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 1.354      ;
; 2498.533 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.162     ; 1.334      ;
; 2498.535 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 1.351      ;
; 2498.539 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.178     ; 1.312      ;
; 2498.541 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.121     ; 1.345      ;
; 2498.541 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.163     ; 1.325      ;
; 2498.549 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a30~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.264      ; 1.744      ;
; 2498.549 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.157      ; 1.637      ;
; 2498.551 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.376      ;
; 2498.560 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.179     ; 1.268      ;
; 2498.560 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a8~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.140     ; 1.329      ;
; 2498.565 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 1.323      ;
; 2498.569 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 1.319      ;
; 2498.574 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 1.314      ;
; 2498.575 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 1.329      ;
; 2498.586 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.341      ;
; 2498.587 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a4~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 1.301      ;
; 2498.587 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.103     ; 1.339      ;
+----------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ddr_mux:ddr_mux_inst1|rd_req'                                                                                                                                                                                                                                                                                                                            ;
+----------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 4998.553 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.402      ;
; 4998.556 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.399      ;
; 4998.556 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.399      ;
; 4998.559 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.396      ;
; 4998.599 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.356      ;
; 4998.602 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.353      ;
; 4998.620 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.332      ;
; 4998.623 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.329      ;
; 4998.640 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.106      ; 1.475      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                          ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.673 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                         ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.034     ; 1.248      ;
; 4998.718 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.106      ; 1.397      ;
; 4998.723 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.232      ;
; 4998.724 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.231      ;
; 4998.727 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.228      ;
; 4998.735 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.220      ;
; 4998.737 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.218      ;
; 4998.746 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.209      ;
; 4998.755 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.200      ;
; 4998.758 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.197      ;
; 4998.781 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.174      ;
; 4998.783 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.172      ;
; 4998.792 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.163      ;
; 4998.802 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.150      ;
; 4998.804 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.148      ;
; 4998.813 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 1.139      ;
; 4998.816 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.109      ; 1.302      ;
; 4998.842 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.090      ; 1.257      ;
; 4998.844 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[6]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.055     ; 1.088      ;
; 4998.854 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.109      ; 1.264      ;
; 4998.860 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.107      ; 1.256      ;
; 4998.885 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.070      ;
; 4998.885 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.070      ;
; 4998.887 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.110      ; 1.232      ;
; 4998.894 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.109      ; 1.224      ;
; 4998.899 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[8]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.053     ; 1.035      ;
; 4998.914 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.090      ; 1.185      ;
; 4998.919 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.036      ;
; 4998.920 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.035      ;
; 4998.928 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.090      ; 1.171      ;
; 4998.937 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.018      ;
; 4998.939 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.016      ;
; 4998.940 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.087      ; 1.156      ;
; 4998.948 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 1.007      ;
; 4998.958 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.104      ; 1.155      ;
; 4998.963 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 0.992      ;
; 4998.964 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.032     ; 0.991      ;
; 4998.986 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 0.966      ;
; 4998.987 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; -0.035     ; 0.965      ;
; 4999.018 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.087      ; 1.078      ;
; 4999.036 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.104      ; 1.077      ;
; 4999.039 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.109      ; 1.079      ;
; 4999.039 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.107      ; 1.077      ;
; 4999.041 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 5000.000     ; 0.093      ; 1.061      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ddr_mux:ddr_mux_inst2|rd_req'                                                                                                                                                                                                                                                                                                                              ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.035     ; 1.248      ;
; 4998.766 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 1.185      ;
; 4998.766 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 1.185      ;
; 4998.795 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.106      ; 1.320      ;
; 4998.803 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 1.148      ;
; 4998.804 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 1.147      ;
; 4998.823 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.089      ; 1.275      ;
; 4998.826 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 1.125      ;
; 4998.858 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 1.093      ;
; 4998.871 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.089      ; 1.227      ;
; 4998.882 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.090      ; 1.217      ;
; 4998.893 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 1.058      ;
; 4998.893 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 1.058      ;
; 4998.897 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.089      ; 1.201      ;
; 4998.897 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.089      ; 1.201      ;
; 4998.926 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.090      ; 1.173      ;
; 4998.942 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 1.009      ;
; 4998.943 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 1.008      ;
; 4998.944 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.090      ; 1.155      ;
; 4998.946 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.107      ; 1.170      ;
; 4998.952 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 0.999      ;
; 4998.953 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 0.998      ;
; 4998.953 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.089      ; 1.145      ;
; 4998.959 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.107      ; 1.157      ;
; 4998.966 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 0.985      ;
; 4998.966 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 0.985      ;
; 4998.971 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.107      ; 1.145      ;
; 4998.973 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 0.978      ;
; 4998.973 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 0.978      ;
; 4998.973 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 0.978      ;
; 4998.976 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 0.975      ;
; 4998.977 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 0.974      ;
; 4998.984 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.090      ; 1.115      ;
; 4998.989 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.090      ; 1.110      ;
; 4998.991 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.107      ; 1.125      ;
; 4999.000 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.107      ; 1.116      ;
; 4999.021 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.090      ; 1.078      ;
; 4999.026 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.089      ; 1.072      ;
; 4999.029 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.090      ; 1.070      ;
; 4999.031 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 0.920      ;
; 4999.056 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.106      ; 1.059      ;
; 4999.058 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.090      ; 1.041      ;
; 4999.063 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.090      ; 1.036      ;
; 4999.065 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.107      ; 1.051      ;
; 4999.066 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 0.885      ;
; 4999.066 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 0.885      ;
; 4999.073 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 0.878      ;
; 4999.074 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.107      ; 1.042      ;
; 4999.077 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.090      ; 1.022      ;
; 4999.087 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.107      ; 1.029      ;
; 4999.091 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; 0.089      ; 1.007      ;
; 4999.093 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 0.858      ;
; 4999.094 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 5000.000     ; -0.036     ; 0.857      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.085 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.158      ; 0.327      ;
; 0.086 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                                 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.158      ; 0.328      ;
; 0.144 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.091      ; 0.319      ;
; 0.144 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.091      ; 0.319      ;
; 0.147 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.582      ; 0.833      ;
; 0.151 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.091      ; 0.326      ;
; 0.151 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.158      ; 0.393      ;
; 0.153 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.158      ; 0.395      ;
; 0.181 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[0]                                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.061      ; 0.326      ;
; 0.182 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.440      ; 0.726      ;
; 0.193 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.582      ; 0.879      ;
; 0.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.582      ; 0.881      ;
; 0.195 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.025      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.091      ; 0.376      ;
; 0.206 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.582      ; 0.892      ;
; 0.213 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.326      ;
; 0.216 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.327      ;
; 0.217 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.091      ; 0.392      ;
; 0.219 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.091      ; 0.394      ;
; 0.219 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.104      ; 0.407      ;
; 0.221 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.091      ; 0.396      ;
; 0.221 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                                 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.104      ; 0.409      ;
; 0.228 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 0.316      ;
; 0.230 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.091      ; 0.405      ;
; 0.243 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 0.389      ;
; 0.246 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 0.392      ;
; 0.249 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.363      ; 0.716      ;
; 0.253 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.146      ; 0.503      ;
; 0.253 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a14~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.146      ; 0.503      ;
; 0.257 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.091      ; 0.432      ;
; 0.257 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.504      ; 0.865      ;
; 0.257 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.362      ; 0.723      ;
; 0.258 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 0.404      ;
; 0.260 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.373      ;
; 0.260 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 0.406      ;
; 0.261 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.061      ; 0.406      ;
; 0.261 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 0.407      ;
; 0.262 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3] ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.372      ;
; 0.262 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 0.408      ;
; 0.263 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.164      ; 0.531      ;
; 0.263 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.164      ; 0.531      ;
; 0.265 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.091      ; 0.440      ;
; 0.266 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a28~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.362      ; 0.732      ;
; 0.272 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2] ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.382      ;
; 0.272 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                                 ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.022     ; 0.334      ;
; 0.274 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a26~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.447      ; 0.825      ;
; 0.276 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                                 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.387      ;
; 0.277 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a12~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.116      ; 0.497      ;
; 0.278 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a18~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.137      ; 0.519      ;
; 0.279 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.392      ;
; 0.281 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a20~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.490      ; 0.875      ;
; 0.281 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.184      ; 0.549      ;
; 0.281 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a0~porta_address_reg0      ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.350      ; 0.735      ;
; 0.283 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0] ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.132      ; 0.499      ;
; 0.284 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.025      ; 0.393      ;
; 0.284 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.395      ;
; 0.284 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 0.430      ;
; 0.285 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.396      ;
; 0.285 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.397      ;
; 0.285 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.504      ; 0.893      ;
; 0.287 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 0.433      ;
; 0.287 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                                        ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.057     ; 0.314      ;
; 0.288 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                        ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.025      ; 0.397      ;
; 0.288 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 0.401      ;
; 0.289 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.462      ; 0.855      ;
; 0.290 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.401      ;
; 0.292 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[12]                                        ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.057     ; 0.319      ;
; 0.293 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a16~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.273      ; 0.670      ;
; 0.296 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.407      ;
; 0.296 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                            ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.107      ; 0.487      ;
; 0.297 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.408      ;
; 0.299 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a22~porta_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.504      ; 0.907      ;
; 0.300 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                         ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.411      ;
; 0.301 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block11a24~porta_address_reg0     ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.338      ; 0.743      ;
; 0.302 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 0.390      ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                                                          ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.101 ; transmitter:transmitter_inst|fir_q[8]                                                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.426      ;
; 0.102 ; transmitter:transmitter_inst|fir_q[9]                                                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.427      ;
; 0.108 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[0]                                                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~porta_address_reg0                                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.431      ;
; 0.110 ; transmitter:transmitter_inst|fir_q[12]                                                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.435      ;
; 0.113 ; transmitter:transmitter_inst|fir_q[5]                                                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.438      ;
; 0.120 ; transmitter:transmitter_inst|fir_q[15]                                                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.445      ;
; 0.139 ; C_EER_i[7]                                                                                                                                 ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.468      ;
; 0.140 ; transmitter:transmitter_inst|fir_q[7]                                                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.465      ;
; 0.144 ; transmitter:transmitter_inst|fir_i[4]                                                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.469      ;
; 0.144 ; C_EER_i[6]                                                                                                                                 ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.473      ;
; 0.149 ; C_EER_q[10]                                                                                                                                ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; transmitter:transmitter_inst|fir_q[14]                                                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.151 ; transmitter:transmitter_inst|fir_i[1]                                                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; transmitter:transmitter_inst|fir_q[10]                                                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.476      ;
; 0.152 ; transmitter:transmitter_inst|fir_i[3]                                                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.478      ;
; 0.152 ; transmitter:transmitter_inst|fir_q[1]                                                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.478      ;
; 0.153 ; transmitter:transmitter_inst|fir_i[5]                                                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; transmitter:transmitter_inst|fir_q[4]                                                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; C_EER_i[10]                                                                                                                                ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.479      ;
; 0.154 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[5]                                                                                   ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.483      ;
; 0.154 ; C_EER_q[6]                                                                                                                                 ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.480      ;
; 0.156 ; transmitter:transmitter_inst|fir_q[13]                                                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.481      ;
; 0.157 ; C_EER_i[11]                                                                                                                                ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.483      ;
; 0.158 ; transmitter:transmitter_inst|fir_i[15]                                                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.484      ;
; 0.160 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[6]                                                                                   ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_address_reg0                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.161 ; transmitter:transmitter_inst|fir_q[0]                                                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.487      ;
; 0.162 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[6]                                                                                   ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.491      ;
; 0.162 ; transmitter:transmitter_inst|fir_q[11]                                                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.164 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[9]                                                                                   ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.493      ;
; 0.164 ; C_EER_q[13]                                                                                                                                ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.489      ;
; 0.166 ; FirInterp5_1025_EER:fiEER|caddr[3]                                                                                                         ; FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_a2c1:auto_generated|altsyncram:ram_block1a0|altsyncram_vg93:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.492      ;
; 0.166 ; transmitter:transmitter_inst|fir_i[14]                                                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.492      ;
; 0.166 ; C_EER_i[2]                                                                                                                                 ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.166 ; C_EER_i[1]                                                                                                                                 ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.167 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[8]                                                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~porta_address_reg0                                                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.490      ;
; 0.168 ; FirInterp5_1025_EER:fiEER|caddr[6]                                                                                                         ; FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_a2c1:auto_generated|altsyncram:ram_block1a0|altsyncram_vg93:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.169 ; transmitter:transmitter_inst|fir_q[6]                                                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.494      ;
; 0.169 ; FirInterp5_1025_EER:fiEER|waddr[7]                                                                                                         ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_address_reg0                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.497      ;
; 0.170 ; FirInterp5_1025_EER:fiEER|waddr[0]                                                                                                         ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_address_reg0                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.498      ;
; 0.171 ; C_EER_q[15]                                                                                                                                ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.497      ;
; 0.172 ; FirInterp5_1025_EER:fiEER|caddr[3]                                                                                                         ; FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_a2c1:auto_generated|altsyncram:ram_block1a0|altsyncram_vg93:auto_generated|ram_block1a9~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.172 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[8]                                                                                   ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.501      ;
; 0.173 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[9]                                                                                   ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.500      ;
; 0.173 ; FirInterp5_1025_EER:fiEER|caddr[4]                                                                                                         ; FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_a2c1:auto_generated|altsyncram:ram_block1a0|altsyncram_vg93:auto_generated|ram_block1a9~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.498      ;
; 0.175 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[5]                                                                                   ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_address_reg0                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.502      ;
; 0.176 ; FirInterp5_1025_EER:fiEER|caddr[9]                                                                                                         ; FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_a2c1:auto_generated|altsyncram:ram_block1a0|altsyncram_vg93:auto_generated|ram_block1a9~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.501      ;
; 0.176 ; FirInterp5_1025_EER:fiEER|waddr[6]                                                                                                         ; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_din1:auto_generated|ram_block1a0~porta_address_reg0                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.504      ;
; 0.177 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[4]                                                                                   ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a9~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.506      ;
; 0.178 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[6]                                                                                   ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.505      ;
; 0.178 ; FirInterp5_1025_EER:fiEER|caddr[2]                                                                                                         ; FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_a2c1:auto_generated|altsyncram:ram_block1a0|altsyncram_vg93:auto_generated|ram_block1a9~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.503      ;
; 0.179 ; FirInterp5_1025_EER:fiEER|caddr[4]                                                                                                         ; FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_a2c1:auto_generated|altsyncram:ram_block1a0|altsyncram_vg93:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.505      ;
; 0.180 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[4]                                                                                   ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_address_reg0                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.507      ;
; 0.180 ; FirInterp5_1025_EER:fiEER|caddr[7]                                                                                                         ; FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_a2c1:auto_generated|altsyncram:ram_block1a0|altsyncram_vg93:auto_generated|ram_block1a9~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.505      ;
; 0.181 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[4]                                                                                   ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.508      ;
; 0.182 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[3]                                                                                   ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated|ram_block1a0~porta_address_reg0                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.509      ;
; 0.183 ; FirInterp5_1025_EER:fiEER|caddr[7]                                                                                                         ; FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_a2c1:auto_generated|altsyncram:ram_block1a0|altsyncram_vg93:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.509      ;
; 0.184 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe16a[2]          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe17a[2]                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe18a[7]          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe19a[7]                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[7]          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe16a[7]                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; FirInterp5_1025_EER:fiEER|caddr[2]                                                                                                         ; FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_a2c1:auto_generated|altsyncram:ram_block1a0|altsyncram_vg93:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.510      ;
; 0.184 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe19a[6]      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe20a[6]                                                            ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe23a[5]        ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe24a[5]                                                              ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.185 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe14a[3]      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[3]                                                            ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[6]      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe16a[6]                                                            ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe18a[1]      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe19a[1]                                                            ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe11a[1] ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe12a[1]                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[1]          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe16a[1]                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe17a[4]          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe18a[4]                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe18a[3]      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe19a[3]                                                            ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe16a[3]          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe17a[3]                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe19a[2]      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe20a[2]                                                            ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe18a[6]          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe19a[6]                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe19a[3]          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe20a[3]                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe18a[10]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe19a[10]                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe18a[7]      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe19a[7]                                                            ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe17a[0]      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe18a[0]                                                            ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe19a[4]          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe20a[4]                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe18a[5]          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe19a[5]                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe19a[10]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe20a[10]                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe19a[7]          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe20a[7]                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a[2]  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2]                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe13a[2] ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe14a[2]                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[10]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe16a[10]                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[0]      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe16a[0]                                                            ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe18a[1]          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe19a[1]                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe17a[1]          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe18a[1]                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe16a[7]          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe17a[7]                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe19a[7]      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe20a[7]                                                            ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[4]      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe16a[4]                                                            ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe14a[4]      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[4]                                                            ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe14a[10]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[10]                                                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe19a[5]          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe20a[5]                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe25a[1]        ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe26a[1]                                                              ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe26a[1]        ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe20|dffe27a[1]                                                              ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a[1]  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[1]                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe19a[4]      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe20a[4]                                                            ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe14a[1]          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[1]                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe17a[3]      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe18a[3]                                                            ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe16a[3]      ; txFIFO:txFIFO_EER_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe17a[3]                                                            ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe14a[5]          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe13|dffe15a[5]                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.176 ; spi_slave:spi_slave_rx2_inst|rreg[25] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.318      ;
; 0.176 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.318      ;
; 0.177 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.319      ;
; 0.178 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.320      ;
; 0.183 ; spi_slave:spi_slave_rx2_inst|rreg[28] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.325      ;
; 0.187 ; spi_slave:spi_slave_rx_inst|rreg[46]  ; spi_slave:spi_slave_rx_inst|rdata[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.314      ;
; 0.189 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.045      ; 0.318      ;
; 0.189 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; spi_slave:spi_slave_rx2_inst|rreg[55] ; spi_slave:spi_slave_rx2_inst|rdata[56] ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.317      ;
; 0.190 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.045      ; 0.319      ;
; 0.190 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.045      ; 0.319      ;
; 0.190 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; spi_slave:spi_slave_rx2_inst|rreg[56] ; spi_slave:spi_slave_rx2_inst|rdata[57] ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.318      ;
; 0.190 ; spi_slave:spi_slave_rx2_inst|rreg[57] ; spi_slave:spi_slave_rx2_inst|rdata[58] ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.318      ;
; 0.190 ; spi_slave:spi_slave_rx2_inst|rreg[58] ; spi_slave:spi_slave_rx2_inst|rdata[59] ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.318      ;
; 0.191 ; spi_slave:spi_slave_rx2_inst|rreg[49] ; spi_slave:spi_slave_rx2_inst|rdata[50] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; spi_slave:spi_slave_rx2_inst|rreg[50] ; spi_slave:spi_slave_rx2_inst|rdata[51] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; spi_slave:spi_slave_rx2_inst|rreg[0]  ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.045      ; 0.320      ;
; 0.191 ; spi_slave:spi_slave_rx2_inst|rreg[46] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.318      ;
; 0.192 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; spi_slave:spi_slave_rx_inst|rreg[44]  ; spi_slave:spi_slave_rx_inst|rdata[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; spi_slave:spi_slave_rx_inst|rreg[43]  ; spi_slave:spi_slave_rx_inst|rdata[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rdata[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; spi_slave:spi_slave_rx2_inst|rreg[48] ; spi_slave:spi_slave_rx2_inst|rdata[49] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.319      ;
; 0.193 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; spi_slave:spi_slave_rx2_inst|rreg[47] ; spi_slave:spi_slave_rx2_inst|rdata[48] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; spi_slave:spi_slave_rx2_inst|rreg[10] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; spi_slave:spi_slave_rx_inst|rreg[4]   ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.321      ;
; 0.195 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.041      ; 0.320      ;
; 0.199 ; spi_slave:spi_slave_rx2_inst|rreg[59] ; spi_slave:spi_slave_rx2_inst|rdata[60] ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.327      ;
; 0.199 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.326      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_slave:spi_slave_rx_inst|treg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.313      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[31]  ; spi_slave:spi_slave_rx_inst|treg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_slave:spi_slave_rx_inst|treg[45]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_slave:spi_slave_rx_inst|treg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_slave:spi_slave_rx_inst|treg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_slave:spi_slave_rx_inst|treg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_slave:spi_slave_rx_inst|treg[33]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_slave:spi_slave_rx_inst|treg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[25]  ; spi_slave:spi_slave_rx_inst|treg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_slave:spi_slave_rx_inst|treg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_slave:spi_slave_rx_inst|treg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_slave:spi_slave_rx_inst|treg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_slave:spi_slave_rx_inst|treg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[18]  ; spi_slave:spi_slave_rx_inst|treg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.205 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.313      ;
; 0.206 ; spi_slave:spi_slave_rx_inst|rreg[19]  ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.095      ; 0.385      ;
; 0.206 ; spi_slave:spi_slave_rx_inst|rreg[42]  ; spi_slave:spi_slave_rx_inst|rreg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; spi_slave:spi_slave_rx_inst|rreg[41]  ; spi_slave:spi_slave_rx_inst|rreg[42]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.314      ;
; 0.208 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.317      ;
; 0.208 ; spi_slave:spi_slave_rx2_inst|rreg[16] ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[58] ; spi_slave:spi_slave_rx2_inst|rreg[59]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[15] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[10] ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.316      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[44]  ; spi_slave:spi_slave_rx_inst|rreg[45]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[55] ; spi_slave:spi_slave_rx2_inst|rreg[56]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_slave:spi_slave_rx_inst|rreg[16]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[49] ; spi_slave:spi_slave_rx2_inst|rreg[50]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[47] ; spi_slave:spi_slave_rx2_inst|rreg[48]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[13] ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[25] ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rreg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[50] ; spi_slave:spi_slave_rx2_inst|rreg[51]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[24] ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[0]  ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[56] ; spi_slave:spi_slave_rx2_inst|rreg[57]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.319      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.179 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.044      ; 0.307      ;
; 0.189 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.044      ; 0.317      ;
; 0.190 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.044      ; 0.318      ;
; 0.191 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[2]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.044      ; 0.319      ;
; 0.260 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.044      ; 0.388      ;
; 0.260 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.044      ; 0.388      ;
; 0.263 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.044      ; 0.391      ;
; 0.268 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.044      ; 0.396      ;
; 0.269 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.044      ; 0.397      ;
; 0.293 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.044      ; 0.421      ;
; 0.296 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.044      ; 0.424      ;
; 0.299 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.044      ; 0.427      ;
; 0.321 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6    ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.044      ; 0.449      ;
; 0.334 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[0]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.044      ; 0.462      ;
; 0.369 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.508      ;
; 0.449 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[1]                                        ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.152     ; 0.381      ;
; 0.475 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.038      ; 0.617      ;
; 0.480 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.619      ;
; 0.490 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.629      ;
; 0.522 ; spi_slave:spi_slave_rx_inst|rdata[44]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.749      ; 1.405      ;
; 0.546 ; spi_slave:spi_slave_rx_inst|rdata[45]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.749      ; 1.429      ;
; 0.569 ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.724      ; 1.427      ;
; 0.569 ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.774      ; 1.477      ;
; 0.579 ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.730      ; 1.443      ;
; 0.586 ; spi_slave:spi_slave_rx_inst|rdata[37]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.749      ; 1.469      ;
; 0.592 ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 1.430      ;
; 0.595 ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.777      ; 1.506      ;
; 0.598 ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.724      ; 1.456      ;
; 0.603 ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.777      ; 1.514      ;
; 0.603 ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.730      ; 1.467      ;
; 0.610 ; spi_slave:spi_slave_rx_inst|rdata[36]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.741      ; 1.485      ;
; 0.615 ; spi_slave:spi_slave_rx_inst|rdata[41]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.749      ; 1.498      ;
; 0.617 ; spi_slave:spi_slave_rx_inst|rdata[32]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.741      ; 1.492      ;
; 0.617 ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.733      ; 1.484      ;
; 0.618 ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.777      ; 1.529      ;
; 0.620 ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.741      ; 1.495      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 1.462      ;
; 0.631 ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.744      ; 1.509      ;
; 0.631 ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 1.469      ;
; 0.633 ; spi_slave:spi_slave_rx_inst|rdata[33]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.741      ; 1.508      ;
; 0.633 ; spi_slave:spi_slave_rx_inst|rdata[46]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 1.471      ;
; 0.634 ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.774      ; 1.542      ;
; 0.640 ; spi_slave:spi_slave_rx_inst|rdata[40]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.749      ; 1.523      ;
; 0.640 ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.724      ; 1.498      ;
; 0.642 ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.733      ; 1.509      ;
; 0.643 ; spi_slave:spi_slave_rx_inst|rdata[34]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.741      ; 1.518      ;
; 0.644 ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 1.482      ;
; 0.648 ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.724      ; 1.506      ;
; 0.650 ; spi_slave:spi_slave_rx_inst|rdata[35]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.741      ; 1.525      ;
; 0.652 ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.730      ; 1.516      ;
; 0.662 ; spi_slave:spi_slave_rx_inst|rdata[47]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 1.500      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.741      ; 1.539      ;
; 0.670 ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.724      ; 1.528      ;
; 0.670 ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 1.508      ;
; 0.670 ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.724      ; 1.528      ;
; 0.676 ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.777      ; 1.587      ;
; 0.677 ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0  ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.777      ; 1.588      ;
; 0.682 ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.724      ; 1.540      ;
; 0.685 ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 1.523      ;
; 0.690 ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.730      ; 1.554      ;
; 0.726 ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                   ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.724      ; 1.584      ;
; 0.738 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.038      ; 0.880      ;
; 0.740 ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.724      ; 1.598      ;
; 0.747 ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                  ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0   ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 1.585      ;
; 0.748 ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2]                             ; commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.038      ; 0.890      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ddr_mux:ddr_mux_inst2|rd_req'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.177      ; 0.466      ;
; 0.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.307      ;
; 0.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.318      ;
; 0.209 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.177      ; 0.492      ;
; 0.216 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.336      ;
; 0.216 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.336      ;
; 0.217 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.337      ;
; 0.226 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.177      ; 0.507      ;
; 0.233 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.177      ; 0.514      ;
; 0.240 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.177      ; 0.521      ;
; 0.253 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.373      ;
; 0.257 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.377      ;
; 0.263 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.383      ;
; 0.275 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.395      ;
; 0.291 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.411      ;
; 0.302 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.422      ;
; 0.306 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.426      ;
; 0.313 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.433      ;
; 0.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.182      ; 0.606      ;
; 0.325 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.445      ;
; 0.325 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.182      ; 0.611      ;
; 0.337 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.619      ;
; 0.338 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.458      ;
; 0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.460      ;
; 0.341 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.623      ;
; 0.342 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.624      ;
; 0.344 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.626      ;
; 0.349 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.182      ; 0.635      ;
; 0.350 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.182      ; 0.636      ;
; 0.353 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.635      ;
; 0.355 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.475      ;
; 0.360 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.177      ; 0.641      ;
; 0.363 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.645      ;
; 0.370 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.652      ;
; 0.378 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.498      ;
; 0.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.501      ;
; 0.404 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.524      ;
; 0.404 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.524      ;
; 0.411 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.693      ;
; 0.414 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.534      ;
; 0.419 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.177      ; 0.700      ;
; 0.421 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.177      ; 0.702      ;
; 0.422 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.704      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.713      ;
; 0.444 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.564      ;
; 0.445 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.565      ;
; 0.448 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.736      ;
; 0.456 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.576      ;
; 0.458 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.740      ;
; 0.461 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.748      ;
; 0.465 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.752      ;
; 0.467 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.749      ;
; 0.468 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.755      ;
; 0.470 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.757      ;
; 0.474 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.594      ;
; 0.483 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.770      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.772      ;
; 0.497 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.784      ;
; 0.498 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.618      ;
; 0.500 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.620      ;
; 0.500 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.782      ;
; 0.504 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.624      ;
; 0.506 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.626      ;
; 0.529 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.816      ;
; 0.531 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.818      ;
; 0.532 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.819      ;
; 0.542 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.824      ;
; 0.544 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.664      ;
; 0.554 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.182      ; 0.840      ;
; 0.569 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.851      ;
; 0.583 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a15~portb_address_reg0 ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.177      ; 0.864      ;
; 0.584 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.704      ;
; 0.587 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.707      ;
; 0.588 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.708      ;
; 0.590 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.877      ;
; 0.594 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a2~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.183      ; 0.881      ;
; 0.598 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a5~portb_address_reg0  ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.178      ; 0.880      ;
; 0.599 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; ddr_mux:ddr_mux_inst2|rd_req ; ddr_mux:ddr_mux_inst2|rd_req ; 0.000        ; 0.036      ; 0.719      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                                                       ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|banksel    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|banksel    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|banksel     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|banksel     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|banksel     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|banksel    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|banksel                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|banksel     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|banksel                                                                                                      ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; rffe_ad9866_rx_d2[1]                                         ; rx_data_assemble[7]                                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rffe_ad9866_rx_d2[2]                                         ; rx_data_assemble[8]                                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rffe_ad9866_rx_d2[4]                                         ; rx_data_assemble[10]                                                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|we         ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|we          ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|we         ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tx_sync                                                      ; tx_sync                                                                                                                                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|raddr[3]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.478      ;
; 0.194 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|we          ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rffe_ad9866_rx_d2[0]                                         ; rx_data_assemble[6]                                                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|we         ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|we         ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|we                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|we          ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[4]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.476      ;
; 0.194 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|we          ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|we                                                                                                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[1]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.481      ;
; 0.195 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|raddr[5]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.480      ;
; 0.198 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[4]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.481      ;
; 0.198 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|raddr[2]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.483      ;
; 0.199 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[1]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.481      ;
; 0.200 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[4]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.486      ;
; 0.200 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[2]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.486      ;
; 0.202 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[0]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.485      ;
; 0.204 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[1]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.487      ;
; 0.204 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[5]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.486      ;
; 0.206 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[5]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.492      ;
; 0.208 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[2]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.491      ;
; 0.211 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[6]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.497      ;
; 0.211 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[6]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.493      ;
; 0.211 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|banksel     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.497      ;
; 0.213 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[1]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.496      ;
; 0.213 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[3]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.495      ;
; 0.214 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[5]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.496      ;
; 0.214 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|raddr[1]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.496      ;
; 0.214 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|raddr[4]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.499      ;
; 0.215 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|raddr[3]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.501      ;
; 0.216 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[5]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.499      ;
; 0.217 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[0]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.499      ;
; 0.219 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|raddr[3]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.502      ;
; 0.221 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[3]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.503      ;
; 0.222 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[0]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.505      ;
; 0.226 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|raddr[3]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.509      ;
; 0.228 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|raddr[2]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.510      ;
; 0.230 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|raddr[3]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.512      ;
; 0.233 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|caddr[0]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.572      ;
; 0.254 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|banksel     ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.577      ;
; 0.255 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[6]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.581      ;
; 0.256 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[4]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.582      ;
; 0.257 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[4]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.600      ;
; 0.261 ; rffe_ad9866_rx_d2[5]                                         ; rx_data_assemble[11]                                                                                                                                          ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.383      ;
; 0.261 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[4]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.587      ;
; 0.262 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[3]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.605      ;
; 0.263 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[6]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[6]                                                                                                     ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|caddr[1]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.602      ;
; 0.264 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[2]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.590      ;
; 0.265 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|banksel    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.591      ;
; 0.265 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[35]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Raccum[23]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.384      ;
; 0.266 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|counter[7]  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|counter[7]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[3]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.590      ;
; 0.267 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[1]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.593      ;
; 0.268 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[2]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.591      ;
; 0.268 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[5]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.594      ;
; 0.271 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[1]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.594      ;
; 0.273 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[2]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.599      ;
; 0.274 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|caddr[0]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_hd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.600      ;
; 0.275 ; ad9866_rx[3]                                                 ; rffe_ad9866_rx_d1[3]                                                                                                                                          ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.050     ; 0.345      ;
; 0.275 ; ad9866_rx[4]                                                 ; rffe_ad9866_rx_d1[4]                                                                                                                                          ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.050     ; 0.345      ;
; 0.275 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[0]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.601      ;
; 0.275 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[6]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.601      ;
; 0.276 ; ad9866_rx[2]                                                 ; rffe_ad9866_rx_d1[2]                                                                                                                                          ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.051     ; 0.345      ;
; 0.276 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|banksel    ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.601      ;
; 0.277 ; ad9866_rx[5]                                                 ; rffe_ad9866_rx_d1[5]                                                                                                                                          ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.052     ; 0.345      ;
; 0.279 ; ad9866_rx[1]                                                 ; rffe_ad9866_rx_d1[1]                                                                                                                                          ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.054     ; 0.345      ;
; 0.279 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[1]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.622      ;
; 0.280 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[3]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.606      ;
; 0.280 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|caddr[5]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.619      ;
; 0.281 ; ad9866_rxsync                                                ; rffe_ad9866_rxsync_d1                                                                                                                                         ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.056     ; 0.345      ;
; 0.281 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|caddr[5]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.607      ;
; 0.281 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|caddr[1]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.607      ;
; 0.283 ; ad9866_rx[0]                                                 ; rffe_ad9866_rx_d1[0]                                                                                                                                          ; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.058     ; 0.345      ;
; 0.287 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|caddr[2]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_dd91:auto_generated|ram_block1a0~porta_address_reg0  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.626      ;
; 0.289 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|caddr[0]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_jd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.612      ;
; 0.292 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|raddr[5]   ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated|ram_block1a0~portb_address_reg0 ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.574      ;
; 0.292 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|caddr[2]    ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_fd91:auto_generated|ram_block1a0~porta_address_reg0   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.635      ;
; 0.294 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[33]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Raccum[21]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Rmult[12]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:CG|Raccum[0]                                                                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.297 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Rmult[25]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:BF|Raccum[13]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[25]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Raccum[13]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Raccum[7]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Raccum[7]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Raccum[3]  ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:DH|Raccum[3]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|counter[1] ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:BF|counter[1]                                                                                                  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Rmult[26]   ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:DH|Raccum[14]                                                                                                   ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
+-------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ddr_mux:ddr_mux_inst1|rd_req'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.188 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.307      ;
; 0.202 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.321      ;
; 0.219 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.338      ;
; 0.221 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.340      ;
; 0.222 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.341      ;
; 0.222 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.341      ;
; 0.227 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.346      ;
; 0.238 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.181      ; 0.523      ;
; 0.258 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.038      ; 0.380      ;
; 0.268 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.387      ;
; 0.270 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.389      ;
; 0.273 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.392      ;
; 0.300 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.176      ; 0.580      ;
; 0.312 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.176      ; 0.592      ;
; 0.317 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.436      ;
; 0.318 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.437      ;
; 0.318 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.437      ;
; 0.318 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.437      ;
; 0.321 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.176      ; 0.601      ;
; 0.322 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.441      ;
; 0.323 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.442      ;
; 0.324 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.443      ;
; 0.325 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.444      ;
; 0.326 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.182      ; 0.612      ;
; 0.327 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.610      ;
; 0.328 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.447      ;
; 0.329 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.448      ;
; 0.330 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.449      ;
; 0.332 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.182      ; 0.618      ;
; 0.334 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]              ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.453      ;
; 0.337 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.182      ; 0.623      ;
; 0.337 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.620      ;
; 0.338 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.176      ; 0.618      ;
; 0.339 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.458      ;
; 0.341 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.181      ; 0.626      ;
; 0.368 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.487      ;
; 0.371 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                      ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.490      ;
; 0.387 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.670      ;
; 0.390 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.181      ; 0.675      ;
; 0.390 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.176      ; 0.670      ;
; 0.393 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.176      ; 0.673      ;
; 0.394 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.513      ;
; 0.406 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.032      ; 0.522      ;
; 0.407 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.032      ; 0.523      ;
; 0.416 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.032      ; 0.532      ;
; 0.428 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.547      ;
; 0.444 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.181      ; 0.729      ;
; 0.447 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.184      ; 0.735      ;
; 0.450 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.569      ;
; 0.450 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.182      ; 0.736      ;
; 0.450 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.733      ;
; 0.452 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.571      ;
; 0.454 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.181      ; 0.739      ;
; 0.465 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.173      ; 0.742      ;
; 0.468 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.751      ;
; 0.468 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.751      ;
; 0.470 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.753      ;
; 0.472 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.755      ;
; 0.475 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.758      ;
; 0.479 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.173      ; 0.756      ;
; 0.479 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.176      ; 0.759      ;
; 0.484 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.176      ; 0.764      ;
; 0.487 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.176      ; 0.767      ;
; 0.487 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.176      ; 0.767      ;
; 0.488 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.182      ; 0.774      ;
; 0.494 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.032      ; 0.610      ;
; 0.495 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.176      ; 0.775      ;
; 0.497 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.184      ; 0.785      ;
; 0.497 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.780      ;
; 0.498 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.617      ;
; 0.499 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[3]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.042      ; 0.625      ;
; 0.501 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.620      ;
; 0.502 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                  ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.621      ;
; 0.505 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.624      ;
; 0.506 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.625      ;
; 0.511 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.630      ;
; 0.513 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.632      ;
; 0.521 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.032      ; 0.637      ;
; 0.521 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.640      ;
; 0.523 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                   ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.035      ; 0.642      ;
; 0.532 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.182      ; 0.818      ;
; 0.533 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a7~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.816      ;
; 0.547 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a4~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.173      ; 0.824      ;
; 0.555 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.176      ; 0.835      ;
; 0.557 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                               ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.043      ; 0.684      ;
; 0.559 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a1~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.176      ; 0.839      ;
; 0.563 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.181      ; 0.848      ;
; 0.575 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a6~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.858      ;
; 0.590 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0 ; ddr_mux:ddr_mux_inst1|rd_req ; ddr_mux:ddr_mux_inst1|rd_req ; 0.000        ; 0.179      ; 0.873      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pi_clk'                                                                                                                 ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.192   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.314      ;
; 0.192   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.314      ;
; 0.220   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.342      ;
; 0.308   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.430      ;
; 0.310   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.432      ;
; 0.310   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.432      ;
; 0.347   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.469      ;
; 0.353   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.475      ;
; 0.355   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.477      ;
; 0.360   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.482      ;
; 0.419   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.541      ;
; 0.420   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[0]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.542      ;
; 0.420   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[6]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.542      ;
; 0.420   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[2]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.542      ;
; 0.420   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.542      ;
; 0.593   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[7]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.715      ;
; 0.593   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[1]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.715      ;
; 0.593   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[4]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.715      ;
; 0.593   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[5]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.715      ;
; 0.593   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_n[3]  ; pi_clk       ; pi_clk      ; 0.000        ; 0.038      ; 0.715      ;
; 0.726   ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 0.000        ; 0.048      ; 0.858      ;
; 0.856   ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|rd_req     ; pi_clk       ; pi_clk      ; 0.000        ; 0.048      ; 0.988      ;
; 105.000 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.430      ;
; 105.045 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.475      ;
; 105.046 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.476      ;
; 105.050 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.480      ;
; 105.052 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.482      ;
; 105.110 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.540      ;
; 105.111 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.541      ;
; 105.112 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[7]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.542      ;
; 105.112 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[6]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.542      ;
; 105.112 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[1]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.542      ;
; 105.112 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[0]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.542      ;
; 105.113 ; ddr_mux:ddr_mux_inst1|mux_sel[0] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.543      ;
; 105.285 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[2]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.715      ;
; 105.285 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[4]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.715      ;
; 105.285 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[5]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.715      ;
; 105.285 ; ddr_mux:ddr_mux_inst1|mux_sel[1] ; ddr_mux:ddr_mux_inst1|data_p[3]  ; pi_clk       ; pi_clk      ; -104.166     ; -0.508     ; 0.715      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pi_clk2'                                                                                                                ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.203   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.314      ;
; 0.319   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.430      ;
; 0.330   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|rd_req     ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.441      ;
; 0.352   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.463      ;
; 0.362   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.473      ;
; 0.363   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.474      ;
; 0.365   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.476      ;
; 0.366   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.477      ;
; 0.366   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.477      ;
; 0.367   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.478      ;
; 0.368   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.479      ;
; 0.372   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.483      ;
; 0.392   ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.503      ;
; 0.435   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[5]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.546      ;
; 0.435   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[6]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.546      ;
; 0.435   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[4]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.546      ;
; 0.435   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[1]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.546      ;
; 0.435   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[0]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.546      ;
; 0.435   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[7]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.546      ;
; 0.435   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[3]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.546      ;
; 0.435   ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_n[2]  ; pi_clk2      ; pi_clk2     ; 0.000        ; 0.027      ; 0.546      ;
; 105.228 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.599     ; 0.547      ;
; 105.229 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.599     ; 0.548      ;
; 105.230 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.599     ; 0.549      ;
; 105.232 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.599     ; 0.551      ;
; 105.232 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.599     ; 0.551      ;
; 105.233 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.599     ; 0.552      ;
; 105.233 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.599     ; 0.552      ;
; 105.235 ; ddr_mux:ddr_mux_inst2|mux_sel[0] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.599     ; 0.554      ;
; 105.287 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[3]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.599     ; 0.606      ;
; 105.287 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[2]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.599     ; 0.606      ;
; 105.287 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[5]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.599     ; 0.606      ;
; 105.287 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[6]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.599     ; 0.606      ;
; 105.287 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[0]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.599     ; 0.606      ;
; 105.287 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[1]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.599     ; 0.606      ;
; 105.287 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[7]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.599     ; 0.606      ;
; 105.287 ; ddr_mux:ddr_mux_inst2|mux_sel[1] ; ddr_mux:ddr_mux_inst2|data_p[4]  ; pi_clk2      ; pi_clk2     ; -104.166     ; -0.599     ; 0.606      ;
+---------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                         ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+
; 0.214 ; spi_slave:spi_slave_rx2_inst|rdata[62] ; tx_iq[62] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.584      ; 0.912      ;
; 0.230 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; tx_iq[47] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.575      ; 0.919      ;
; 0.246 ; spi_slave:spi_slave_rx2_inst|rdata[57] ; tx_iq[57] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.563      ; 0.923      ;
; 0.251 ; spi_slave:spi_slave_rx2_inst|rdata[50] ; tx_iq[50] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.574      ; 0.939      ;
; 0.253 ; spi_slave:spi_slave_rx2_inst|rdata[52] ; tx_iq[52] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.575      ; 0.942      ;
; 0.260 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; tx_iq[35] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.569      ; 0.943      ;
; 0.268 ; spi_slave:spi_slave_rx2_inst|rdata[55] ; tx_iq[55] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.562      ; 0.944      ;
; 0.272 ; spi_slave:spi_slave_rx2_inst|rdata[63] ; tx_iq[63] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.584      ; 0.970      ;
; 0.279 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_iq[17] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.624      ; 1.017      ;
; 0.279 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_iq[21] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.621      ; 1.014      ;
; 0.287 ; spi_slave:spi_slave_rx2_inst|rdata[54] ; tx_iq[54] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.562      ; 0.963      ;
; 0.289 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_iq[20] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.621      ; 1.024      ;
; 0.295 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_iq[1]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.589      ; 0.998      ;
; 0.298 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_iq[24] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.586      ; 0.998      ;
; 0.299 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_iq[29] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.582      ; 0.995      ;
; 0.300 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; tx_iq[42] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.588      ; 1.002      ;
; 0.300 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_iq[19] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.617      ; 1.031      ;
; 0.305 ; spi_slave:spi_slave_rx2_inst|rdata[49] ; tx_iq[49] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.573      ; 0.992      ;
; 0.306 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; tx_iq[38] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.588      ; 1.008      ;
; 0.307 ; spi_slave:spi_slave_rx2_inst|rdata[58] ; tx_iq[58] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.563      ; 0.984      ;
; 0.311 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_iq[31] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.567      ; 0.992      ;
; 0.315 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; tx_iq[34] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.568      ; 0.997      ;
; 0.315 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_iq[14] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.624      ; 1.053      ;
; 0.316 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_iq[16] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.624      ; 1.054      ;
; 0.317 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_iq[30] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.567      ; 0.998      ;
; 0.321 ; spi_slave:spi_slave_rx2_inst|rdata[48] ; tx_iq[48] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.569      ; 1.004      ;
; 0.322 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; tx_iq[39] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.588      ; 1.024      ;
; 0.322 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; tx_iq[37] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.588      ; 1.024      ;
; 0.325 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_iq[23] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.587      ; 1.026      ;
; 0.329 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; tx_iq[46] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.569      ; 1.012      ;
; 0.330 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; tx_iq[40] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.588      ; 1.032      ;
; 0.335 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_iq[0]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.589      ; 1.038      ;
; 0.336 ; spi_slave:spi_slave_rx2_inst|rdata[51] ; tx_iq[51] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.569      ; 1.019      ;
; 0.336 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_iq[15] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.624      ; 1.074      ;
; 0.337 ; spi_slave:spi_slave_rx2_inst|rdata[56] ; tx_iq[56] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.563      ; 1.014      ;
; 0.341 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; tx_iq[36] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.568      ; 1.023      ;
; 0.344 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_iq[25] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.586      ; 1.044      ;
; 0.344 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_iq[22] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.586      ; 1.044      ;
; 0.345 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_iq[4]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.590      ; 1.049      ;
; 0.345 ; spi_slave:spi_slave_rx2_inst|rdata[59] ; tx_iq[59] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.563      ; 1.022      ;
; 0.348 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_iq[2]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.581      ; 1.043      ;
; 0.350 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; tx_iq[41] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.588      ; 1.052      ;
; 0.351 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; tx_iq[45] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.590      ; 1.055      ;
; 0.355 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_iq[26] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.586      ; 1.055      ;
; 0.357 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_iq[28] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.582      ; 1.053      ;
; 0.360 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; tx_iq[44] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.590      ; 1.064      ;
; 0.360 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_iq[27] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.586      ; 1.060      ;
; 0.361 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; tx_iq[32] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.568      ; 1.043      ;
; 0.362 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_iq[5]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.583      ; 1.059      ;
; 0.364 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; tx_iq[33] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.568      ; 1.046      ;
; 0.366 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_iq[8]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.539      ; 1.019      ;
; 0.373 ; spi_slave:spi_slave_rx2_inst|rdata[53] ; tx_iq[53] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.563      ; 1.050      ;
; 0.382 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_iq[3]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.581      ; 1.077      ;
; 0.385 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; tx_iq[43] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.589      ; 1.088      ;
; 0.387 ; spi_slave:spi_slave_rx2_inst|rdata[60] ; tx_iq[60] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.563      ; 1.064      ;
; 0.403 ; spi_slave:spi_slave_rx2_inst|rdata[61] ; tx_iq[61] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.563      ; 1.080      ;
; 0.405 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_iq[18] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.624      ; 1.143      ;
; 0.408 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_iq[9]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.539      ; 1.061      ;
; 0.416 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_iq[7]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.539      ; 1.069      ;
; 0.418 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_iq[11] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.538      ; 1.070      ;
; 0.419 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_iq[10] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.539      ; 1.072      ;
; 0.425 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_iq[13] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.539      ; 1.078      ;
; 0.428 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_iq[12] ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.539      ; 1.081      ;
; 0.434 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_iq[6]  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.539      ; 1.087      ;
+-------+----------------------------------------+-----------+--------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.297 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.308 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.429      ;
; 0.319 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.440      ;
; 0.321 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.442      ;
; 0.321 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.442      ;
; 0.321 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.442      ;
; 0.322 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.443      ;
; 0.322 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.443      ;
; 0.333 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.454      ;
; 0.378 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.499      ;
; 0.450 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.246      ; 0.780      ;
; 0.457 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.578      ;
; 0.468 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.589      ;
; 0.470 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.591      ;
; 0.479 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.600      ;
; 0.479 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.600      ;
; 0.480 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.601      ;
; 0.480 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.601      ;
; 0.480 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.601      ;
; 0.482 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.603      ;
; 0.482 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.603      ;
; 0.483 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.604      ;
; 0.483 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.604      ;
; 0.483 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.604      ;
; 0.520 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.641      ;
; 0.523 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.644      ;
; 0.527 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.648      ;
; 0.531 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.652      ;
; 0.533 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.655      ;
; 0.536 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.657      ;
; 0.545 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.666      ;
; 0.545 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.666      ;
; 0.546 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.667      ;
; 0.546 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.667      ;
; 0.548 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.669      ;
; 0.548 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.669      ;
; 0.549 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.670      ;
; 0.549 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.670      ;
; 0.590 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.711      ;
; 0.593 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.714      ;
; 0.597 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.718      ;
; 0.599 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.720      ;
; 0.600 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.721      ;
; 0.602 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.723      ;
; 0.606 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.246      ; 0.936      ;
; 0.611 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.732      ;
; 0.611 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.732      ;
; 0.612 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.733      ;
; 0.614 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.735      ;
; 0.614 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.735      ;
; 0.615 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.736      ;
; 0.619 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.246      ; 0.949      ;
; 0.656 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.777      ;
; 0.659 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.780      ;
; 0.663 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.784      ;
; 0.665 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.786      ;
; 0.666 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.787      ;
; 0.668 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.789      ;
; 0.676 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.246      ; 1.006      ;
; 0.677 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.798      ;
; 0.678 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.799      ;
; 0.680 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.801      ;
; 0.681 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.802      ;
; 0.698 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.246      ; 1.028      ;
; 0.729 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.850      ;
; 0.729 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.850      ;
; 0.729 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.850      ;
; 0.729 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.850      ;
; 0.729 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.850      ;
; 0.732 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.853      ;
; 0.744 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.865      ;
; 0.747 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.868      ;
; 0.755 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.246      ; 1.085      ;
; 0.765 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.246      ; 1.095      ;
; 0.788 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.909      ;
; 0.788 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.909      ;
; 0.788 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.909      ;
; 0.823 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.246      ; 1.153      ;
; 0.830 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.951      ;
; 0.833 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.954      ;
; 0.833 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.954      ;
; 0.833 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.954      ;
; 0.833 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.954      ;
; 0.833 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.954      ;
; 0.833 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.954      ;
; 0.852 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[9]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.973      ;
; 0.852 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.973      ;
; 0.852 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.973      ;
; 0.852 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.973      ;
; 0.852 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.973      ;
; 0.852 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.973      ;
; 0.852 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[8]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.973      ;
; 0.852 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[6]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.973      ;
; 0.852 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.973      ;
; 0.852 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[10] ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[7]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.973      ;
; 0.856 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[1]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.246      ; 1.186      ;
; 0.865 ; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_69j:auto_generated|counter_reg_bit[0]  ; PWM                                                                                                ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.246      ; 1.195      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.453 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.717      ; 3.275      ;
; 0.504 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.641      ; 3.250      ;
; 0.521 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.718      ; 3.344      ;
; 0.535 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.648      ; 3.288      ;
; 0.538 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.645      ; 3.288      ;
; 0.603 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.718      ; 3.426      ;
; 0.605 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.716      ; 3.426      ;
; 0.609 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.640      ; 3.354      ;
; 0.617 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.716      ; 3.438      ;
; 0.618 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.715      ; 3.438      ;
; 0.648 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.646      ; 3.399      ;
; 0.662 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.642      ; 3.409      ;
; 0.701 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.642      ; 3.448      ;
; 5.159 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.695      ; 2.979      ;
; 5.182 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.702      ; 3.009      ;
; 5.190 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.699      ; 3.014      ;
; 5.249 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.700      ; 3.074      ;
; 5.448 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.696      ; 3.269      ;
; 5.487 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.696      ; 3.308      ;
; 5.617 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.694      ; 3.436      ;
; 5.795 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.718      ; 3.638      ;
; 5.836 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.716      ; 3.677      ;
; 5.162 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.717      ; 3.004      ;
; 5.878 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.718      ; 3.721      ;
; 5.879 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.716      ; 3.720      ;
; 5.917 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.715      ; 3.757      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virt_ad9866_rxclk_tx'                                                                                                                       ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node       ; Launch Clock                                               ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+
; 1.430 ; ad9866_txsync~reg0 ; ad9866_txsync ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.233      ; 1.723      ;
; 1.438 ; ad9866_tx[1]~reg0  ; ad9866_tx[1]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.225      ; 1.723      ;
; 1.519 ; ad9866_tx[0]~reg0  ; ad9866_tx[0]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.230      ; 1.809      ;
; 1.523 ; ad9866_tx[3]~reg0  ; ad9866_tx[3]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.226      ; 1.809      ;
; 1.524 ; ad9866_tx[2]~reg0  ; ad9866_tx[2]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.225      ; 1.809      ;
; 1.534 ; ad9866_tx[5]~reg0  ; ad9866_tx[5]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.215      ; 1.809      ;
; 3.202 ; ad9866_tx[4]~reg0  ; ad9866_tx[4]  ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx ; 0.000        ; 0.236      ; 3.498      ;
+-------+--------------------+---------------+------------------------------------------------------------+----------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 52
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.231
Worst Case Available Settling Time: 18.273 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+-------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                       ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                            ; 0.008    ; 0.085 ; N/A      ; N/A     ; 1.178               ;
;  ad9866:ad9866_inst|dut1_pc[0]                              ; 1.209    ; 0.453 ; N/A      ; N/A     ; 4.307               ;
;  ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.639    ; 0.101 ; N/A      ; N/A     ; 5.535               ;
;  ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.008    ; 0.186 ; N/A      ; N/A     ; 1.510               ;
;  ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.601    ; 0.297 ; N/A      ; N/A     ; 1.178               ;
;  ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; N/A      ; N/A   ; N/A      ; N/A     ; 49.233              ;
;  clk_76m8                                                   ; N/A      ; N/A   ; N/A      ; N/A     ; 5.775               ;
;  ddr_mux:ddr_mux_inst1|rd_req                               ; 4996.357 ; 0.188 ; N/A      ; N/A     ; 2499.538            ;
;  ddr_mux:ddr_mux_inst2|rd_req                               ; 4996.357 ; 0.185 ; N/A      ; N/A     ; 2499.554            ;
;  pi_clk                                                     ; 101.764  ; 0.192 ; N/A      ; N/A     ; 102.191             ;
;  pi_clk2                                                    ; 101.793  ; 0.203 ; N/A      ; N/A     ; 102.100             ;
;  spi_ce0                                                    ; N/A      ; N/A   ; N/A      ; N/A     ; 1248.927            ;
;  spi_ce1                                                    ; 2494.382 ; 0.085 ; N/A      ; N/A     ; 1248.988            ;
;  spi_sck                                                    ; 0.735    ; 0.176 ; N/A      ; N/A     ; 31.045              ;
;  spi_slave:spi_slave_rx2_inst|done                          ; 1.649    ; 0.214 ; N/A      ; N/A     ; 1249.452            ;
;  spi_slave:spi_slave_rx_inst|done                           ; 1.040    ; 0.179 ; N/A      ; N/A     ; 1249.359            ;
;  virt_ad9866_rxclk_tx                                       ; 0.051    ; 1.430 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                                             ; 0.0      ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ad9866:ad9866_inst|dut1_pc[0]                              ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk_76m8                                                   ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ddr_mux:ddr_mux_inst1|rd_req                               ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ddr_mux:ddr_mux_inst2|rd_req                               ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pi_clk                                                     ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pi_clk2                                                    ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_ce0                                                    ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  spi_ce1                                                    ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_sck                                                    ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx2_inst|done                          ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx_inst|done                           ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  virt_ad9866_rxclk_tx                                       ; 0.000    ; 0.000 ; N/A      ; N/A     ; N/A                 ;
+-------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_tx[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_tx[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_tx[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_tx[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_tx[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_tx[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txsync   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txquietn ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_samples      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[0]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[1]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[2]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[3]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[4]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[5]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[6]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[7]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EER_PWM_out     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------+
; Input Transition Times                                           ;
+---------------+--------------+-----------------+-----------------+
; Pin           ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------+--------------+-----------------+-----------------+
; ad9866_clk    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_rxclk  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; pi_clk2       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; pi_clk        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ptt_in        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[1]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_76m8      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_sdo    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_rxsync ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_rx[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_rx[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_rx[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_rx[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_rx[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_rx[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+---------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_tx[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txsync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txquietn ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; rx_samples      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; data[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; data[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; data[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; data[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; data[4]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; data[5]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; data[6]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; data[7]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; EER_PWM_out     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_tx[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_tx[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txsync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txquietn ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; rx_samples      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; data[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; data[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; data[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; data[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; data[4]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; data[5]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; data[6]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; data[7]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; EER_PWM_out     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_tx[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_tx[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ad9866_tx[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_tx[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_tx[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_tx[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_txsync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ad9866_txquietn ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rx_samples      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; data[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; data[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; data[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; data[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; data[4]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; data[5]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; data[6]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; data[7]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; EER_PWM_out     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                 ; To Clock                                                   ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                              ; ad9866:ad9866_inst|dut1_pc[0]                              ; 14         ; 14         ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866:ad9866_inst|dut1_pc[0]                              ; false path ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ad9866:ad9866_inst|dut1_pc[0]                              ; false path ; 0          ; false path ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 342423     ; 12         ; 12         ; 12         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; spi_ce1                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; false path ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39529      ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 7          ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 338        ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; false path ; false path ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; false path ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ddr_mux:ddr_mux_inst1|rd_req                               ; false path ; 0          ; false path ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ddr_mux:ddr_mux_inst1|rd_req                               ; false path ; 0          ; false path ; 0          ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; ddr_mux:ddr_mux_inst1|rd_req                               ; 215        ; 0          ; 0          ; 0          ;
; pi_clk                                                     ; ddr_mux:ddr_mux_inst1|rd_req                               ; 0          ; false path ; 0          ; false path ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ddr_mux:ddr_mux_inst2|rd_req                               ; false path ; 0          ; false path ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ddr_mux:ddr_mux_inst2|rd_req                               ; false path ; 0          ; false path ; 0          ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; ddr_mux:ddr_mux_inst2|rd_req                               ; 204        ; 0          ; 0          ; 0          ;
; pi_clk2                                                    ; ddr_mux:ddr_mux_inst2|rd_req                               ; 0          ; false path ; 0          ; false path ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pi_clk                                                     ; false path ; 0          ; false path ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pi_clk                                                     ; false path ; 0          ; false path ; 0          ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; pi_clk                                                     ; false path ; 0          ; false path ; 0          ;
; pi_clk                                                     ; pi_clk                                                     ; 0          ; 32         ; 0          ; 38         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pi_clk2                                                    ; false path ; 0          ; false path ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pi_clk2                                                    ; false path ; 0          ; false path ; 0          ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; pi_clk2                                                    ; false path ; 0          ; false path ; 0          ;
; pi_clk2                                                    ; pi_clk2                                                    ; 0          ; 32         ; 0          ; 38         ;
; spi_ce1                                                    ; spi_ce1                                                    ; 0          ; 0          ; 0          ; 708        ;
; spi_slave:spi_slave_rx2_inst|done                          ; spi_ce1                                                    ; 0          ; 0          ; false path ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck                                                    ; 0          ; 0          ; 264        ; 0          ;
; spi_ce0                                                    ; spi_sck                                                    ; 99         ; 99         ; 48         ; 48         ;
; spi_ce1                                                    ; spi_sck                                                    ; 135        ; 135        ; 64         ; 64         ;
; spi_sck                                                    ; spi_sck                                                    ; 3416       ; 0          ; 784        ; 110        ;
; spi_ce1                                                    ; spi_slave:spi_slave_rx2_inst|done                          ; false path ; false path ; false path ; false path ;
; spi_sck                                                    ; spi_slave:spi_slave_rx2_inst|done                          ; 64         ; 0          ; 0          ; 0          ;
; spi_ce0                                                    ; spi_slave:spi_slave_rx_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                    ; spi_slave:spi_slave_rx_inst|done                           ; 44         ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                           ; spi_slave:spi_slave_rx_inst|done                           ; 23         ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx                                       ; 7          ; 0          ; 0          ; 0          ;
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                 ; To Clock                                                   ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                              ; ad9866:ad9866_inst|dut1_pc[0]                              ; 14         ; 14         ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866:ad9866_inst|dut1_pc[0]                              ; false path ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ad9866:ad9866_inst|dut1_pc[0]                              ; false path ; 0          ; false path ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 342423     ; 12         ; 12         ; 12         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; spi_ce1                                                    ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                           ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; false path ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39529      ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk_rx                                       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 7          ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 338        ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; false path ; false path ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; false path ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ddr_mux:ddr_mux_inst1|rd_req                               ; false path ; 0          ; false path ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ddr_mux:ddr_mux_inst1|rd_req                               ; false path ; 0          ; false path ; 0          ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; ddr_mux:ddr_mux_inst1|rd_req                               ; 215        ; 0          ; 0          ; 0          ;
; pi_clk                                                     ; ddr_mux:ddr_mux_inst1|rd_req                               ; 0          ; false path ; 0          ; false path ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ddr_mux:ddr_mux_inst2|rd_req                               ; false path ; 0          ; false path ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ddr_mux:ddr_mux_inst2|rd_req                               ; false path ; 0          ; false path ; 0          ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; ddr_mux:ddr_mux_inst2|rd_req                               ; 204        ; 0          ; 0          ; 0          ;
; pi_clk2                                                    ; ddr_mux:ddr_mux_inst2|rd_req                               ; 0          ; false path ; 0          ; false path ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pi_clk                                                     ; false path ; 0          ; false path ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pi_clk                                                     ; false path ; 0          ; false path ; 0          ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; pi_clk                                                     ; false path ; 0          ; false path ; 0          ;
; pi_clk                                                     ; pi_clk                                                     ; 0          ; 32         ; 0          ; 38         ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pi_clk2                                                    ; false path ; 0          ; false path ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; pi_clk2                                                    ; false path ; 0          ; false path ; 0          ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; pi_clk2                                                    ; false path ; 0          ; false path ; 0          ;
; pi_clk2                                                    ; pi_clk2                                                    ; 0          ; 32         ; 0          ; 38         ;
; spi_ce1                                                    ; spi_ce1                                                    ; 0          ; 0          ; 0          ; 708        ;
; spi_slave:spi_slave_rx2_inst|done                          ; spi_ce1                                                    ; 0          ; 0          ; false path ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck                                                    ; 0          ; 0          ; 264        ; 0          ;
; spi_ce0                                                    ; spi_sck                                                    ; 99         ; 99         ; 48         ; 48         ;
; spi_ce1                                                    ; spi_sck                                                    ; 135        ; 135        ; 64         ; 64         ;
; spi_sck                                                    ; spi_sck                                                    ; 3416       ; 0          ; 784        ; 110        ;
; spi_ce1                                                    ; spi_slave:spi_slave_rx2_inst|done                          ; false path ; false path ; false path ; false path ;
; spi_sck                                                    ; spi_slave:spi_slave_rx2_inst|done                          ; 64         ; 0          ; 0          ; 0          ;
; spi_ce0                                                    ; spi_slave:spi_slave_rx_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                    ; spi_slave:spi_slave_rx_inst|done                           ; 44         ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                           ; spi_slave:spi_slave_rx_inst|done                           ; 23         ; 0          ; 0          ; 0          ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; virt_ad9866_rxclk_tx                                       ; 7          ; 0          ; 0          ; 0          ;
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                        ;
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+------------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+------------+----------+
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ad9866:ad9866_inst|dut1_pc[0]                              ; false path ; 0          ; false path ; 0        ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0        ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; false path ; 0          ; 0          ; 0        ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ddr_mux:ddr_mux_inst1|rd_req                               ; false path ; 0          ; 0          ; 0        ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ddr_mux:ddr_mux_inst2|rd_req                               ; false path ; 0          ; 0          ; 0        ;
; pi_clk                                                     ; pi_clk2                                                    ; false path ; false path ; 0          ; 0        ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; spi_ce1                                                    ; 0          ; 0          ; false path ; 0        ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; spi_sck                                                    ; false path ; 0          ; false path ; 0        ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; spi_slave:spi_slave_rx2_inst|done                          ; false path ; 0          ; false path ; 0        ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; spi_slave:spi_slave_rx_inst|done                           ; false path ; 0          ; false path ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                         ;
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+------------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+------------+----------+
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ad9866:ad9866_inst|dut1_pc[0]                              ; false path ; 0          ; false path ; 0        ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0        ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; false path ; 0          ; 0          ; 0        ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ddr_mux:ddr_mux_inst1|rd_req                               ; false path ; 0          ; 0          ; 0        ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ddr_mux:ddr_mux_inst2|rd_req                               ; false path ; 0          ; 0          ; 0        ;
; pi_clk                                                     ; pi_clk2                                                    ; false path ; false path ; 0          ; 0        ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; spi_ce1                                                    ; 0          ; 0          ; false path ; 0        ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; spi_sck                                                    ; false path ; 0          ; false path ; 0        ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; spi_slave:spi_slave_rx2_inst|done                          ; false path ; 0          ; false path ; 0        ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; spi_slave:spi_slave_rx_inst|done                           ; false path ; 0          ; false path ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                              ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+-------------+
; Target                                                     ; Clock                                                      ; Type      ; Status      ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+-------------+
;                                                            ; virt_ad9866_rxclk_rx                                       ; Virtual   ; Constrained ;
;                                                            ; virt_ad9866_rxclk_tx                                       ; Virtual   ; Constrained ;
; ad9866:ad9866_inst|dut1_pc[0]                              ; ad9866:ad9866_inst|dut1_pc[0]                              ; Base      ; Constrained ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
; clk_76m8                                                   ; clk_76m8                                                   ; Base      ; Constrained ;
; ddr_mux:ddr_mux_inst1|rd_req                               ; ddr_mux:ddr_mux_inst1|rd_req                               ; Base      ; Constrained ;
; ddr_mux:ddr_mux_inst2|rd_req                               ; ddr_mux:ddr_mux_inst2|rd_req                               ; Base      ; Constrained ;
; pi_clk                                                     ; pi_clk                                                     ; Base      ; Constrained ;
; pi_clk2                                                    ; pi_clk2                                                    ; Base      ; Constrained ;
; spi_ce[0]                                                  ; spi_ce0                                                    ; Base      ; Constrained ;
; spi_ce[1]                                                  ; spi_ce1                                                    ; Base      ; Constrained ;
; spi_sck                                                    ; spi_sck                                                    ; Base      ; Constrained ;
; spi_slave:spi_slave_rx2_inst|done                          ; spi_slave:spi_slave_rx2_inst|done                          ; Base      ; Constrained ;
; spi_slave:spi_slave_rx_inst|done                           ; spi_slave:spi_slave_rx_inst|done                           ; Base      ; Constrained ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+-------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Tue Dec 11 16:54:25 2018
Info: Command: quartus_sta radioberry -c radioberry
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_nkk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_1f9:dffpipe20|dffe21a* 
    Info (332165): Entity dcfifo_tln1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3f9:dffpipe22|dffe23a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2f9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_umj1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp|dffpipe_3f9:dffpipe22|dffe23a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID File: C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Info (332104): Reading SDC File: 'sdc/radioberry.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {ad9866pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]} {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {ad9866pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]} {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {ad9866pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]} {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {ad9866pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 123 -multiply_by 16 -duty_cycle 50.00 -name {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3]} {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332009): The launch and latch times for the relationship between source clock: ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.008
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.008               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.051               0.000 virt_ad9866_rxclk_tx 
    Info (332119):     0.601               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.735               0.000 spi_sck 
    Info (332119):     1.067               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.209               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.669               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     2.639               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   101.764               0.000 pi_clk 
    Info (332119):   101.793               0.000 pi_clk2 
    Info (332119):  2494.382               0.000 spi_ce1 
    Info (332119):  4996.357               0.000 ddr_mux:ddr_mux_inst1|rd_req 
    Info (332119):  4996.357               0.000 ddr_mux:ddr_mux_inst2|rd_req 
Info (332146): Worst-case hold slack is 0.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.281               0.000 spi_ce1 
    Info (332119):     0.330               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.435               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.452               0.000 spi_sck 
    Info (332119):     0.453               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453               0.000 ddr_mux:ddr_mux_inst1|rd_req 
    Info (332119):     0.453               0.000 ddr_mux:ddr_mux_inst2|rd_req 
    Info (332119):     0.467               0.000 pi_clk 
    Info (332119):     0.490               0.000 pi_clk2 
    Info (332119):     0.680               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     0.748               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.969               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     3.074               0.000 virt_ad9866_rxclk_tx 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.178               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.510               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.439               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.535               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.059               0.000 clk_76m8 
    Info (332119):    31.529               0.000 spi_sck 
    Info (332119):    49.233               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):   102.388               0.000 pi_clk 
    Info (332119):   102.549               0.000 pi_clk2 
    Info (332119):  1248.993               0.000 spi_ce0 
    Info (332119):  1249.056               0.000 spi_ce1 
    Info (332119):  1249.471               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.518               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  2499.565               0.000 ddr_mux:ddr_mux_inst1|rd_req 
    Info (332119):  2499.575               0.000 ddr_mux:ddr_mux_inst2|rd_req 
Info (332114): Report Metastability: Found 52 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 52
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.231
    Info (332114): Worst Case Available Settling Time: 16.785 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332009): The launch and latch times for the relationship between source clock: ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332146): Worst-case setup slack is 0.216
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.216               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.384               0.000 virt_ad9866_rxclk_tx 
    Info (332119):     0.903               0.000 spi_sck 
    Info (332119):     0.915               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.040               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.263               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.649               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     3.462               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   101.987               0.000 pi_clk 
    Info (332119):   102.145               0.000 pi_clk2 
    Info (332119):  2494.741               0.000 spi_ce1 
    Info (332119):  4996.697               0.000 ddr_mux:ddr_mux_inst1|rd_req 
    Info (332119):  4996.697               0.000 ddr_mux:ddr_mux_inst2|rd_req 
Info (332146): Worst-case hold slack is 0.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.271               0.000 spi_ce1 
    Info (332119):     0.318               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.385               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.401               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 ddr_mux:ddr_mux_inst1|rd_req 
    Info (332119):     0.402               0.000 ddr_mux:ddr_mux_inst2|rd_req 
    Info (332119):     0.414               0.000 spi_sck 
    Info (332119):     0.421               0.000 pi_clk 
    Info (332119):     0.443               0.000 pi_clk2 
    Info (332119):     0.618               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     0.696               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.916               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     2.824               0.000 virt_ad9866_rxclk_tx 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.224
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.224               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.510               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.307               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.621               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.095               0.000 clk_76m8 
    Info (332119):    31.398               0.000 spi_sck 
    Info (332119):    49.301               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):   102.100               0.000 pi_clk2 
    Info (332119):   102.191               0.000 pi_clk 
    Info (332119):  1249.189               0.000 spi_ce0 
    Info (332119):  1249.202               0.000 spi_ce1 
    Info (332119):  1249.359               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.452               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  2499.538               0.000 ddr_mux:ddr_mux_inst1|rd_req 
    Info (332119):  2499.554               0.000 ddr_mux:ddr_mux_inst2|rd_req 
Info (332114): Report Metastability: Found 52 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 52
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.231
    Info (332114): Worst Case Available Settling Time: 17.003 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332009): The launch and latch times for the relationship between source clock: ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] and destination clock: spi_sck are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332146): Worst-case setup slack is 0.218
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.218               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.012               0.000 virt_ad9866_rxclk_tx 
    Info (332119):     2.591               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.687               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     3.020               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     3.148               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     4.987               0.000 spi_sck 
    Info (332119):     5.438               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   102.492               0.000 pi_clk2 
    Info (332119):   102.624               0.000 pi_clk 
    Info (332119):  2497.599               0.000 spi_ce1 
    Info (332119):  4998.553               0.000 ddr_mux:ddr_mux_inst1|rd_req 
    Info (332119):  4998.672               0.000 ddr_mux:ddr_mux_inst2|rd_req 
Info (332146): Worst-case hold slack is 0.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.085               0.000 spi_ce1 
    Info (332119):     0.101               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.176               0.000 spi_sck 
    Info (332119):     0.179               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.185               0.000 ddr_mux:ddr_mux_inst2|rd_req 
    Info (332119):     0.186               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.188               0.000 ddr_mux:ddr_mux_inst1|rd_req 
    Info (332119):     0.192               0.000 pi_clk 
    Info (332119):     0.203               0.000 pi_clk2 
    Info (332119):     0.214               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.297               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.453               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.430               0.000 virt_ad9866_rxclk_tx 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.568
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.568               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.754               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.717               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.775               0.000 clk_76m8 
    Info (332119):     6.008               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    31.045               0.000 spi_sck 
    Info (332119):    49.581               0.000 ad9866pll_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):   102.381               0.000 pi_clk2 
    Info (332119):   102.811               0.000 pi_clk 
    Info (332119):  1248.927               0.000 spi_ce0 
    Info (332119):  1248.988               0.000 spi_ce1 
    Info (332119):  1249.557               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.626               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  2499.655               0.000 ddr_mux:ddr_mux_inst2|rd_req 
    Info (332119):  2499.656               0.000 ddr_mux:ddr_mux_inst1|rd_req 
Info (332114): Report Metastability: Found 52 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 52
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.231
    Info (332114): Worst Case Available Settling Time: 18.273 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4975 megabytes
    Info: Processing ended: Tue Dec 11 16:54:49 2018
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:27


