<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\src\button.v<br>
C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\src\ddr3_memory_interface\ddr3_memory_interface.v<br>
C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\src\ddrtest.v<br>
C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\src\gowin_pll\gowin_pll.v<br>
C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\src\top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar 11 20:01:06 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 749.195MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.088s, Peak memory usage = 749.195MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.13s, Peak memory usage = 749.195MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.141s, Peak memory usage = 749.195MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.084s, Peak memory usage = 749.195MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 749.195MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 749.195MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 749.195MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.229s, Peak memory usage = 749.195MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.067s, Peak memory usage = 749.195MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.041s, Peak memory usage = 749.195MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.593s, Elapsed time = 0h 0m 0.61s, Peak memory usage = 749.195MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.143s, Peak memory usage = 749.195MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.546s, Elapsed time = 0h 0m 0.544s, Peak memory usage = 749.195MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 749.195MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>80</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>75</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>4641</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>754</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>3818</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3719</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>615</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1916</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1188</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>525</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>525</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>129</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8_MEM</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8_MEM</td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDDRDLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4276(3751 LUT, 525 ALU) / 138240</td>
<td>4%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>4641 / 139095</td>
<td>4%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139095</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>4641 / 139095</td>
<td>4%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>24 / 340</td>
<td>8%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n2096_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n2096_s2/O </td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.0</td>
<td>0.000</td>
<td>1.250</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>239.808(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>400.000(MHz)</td>
<td>1338.315(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>675.676(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.512</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.343</td>
<td>0.843</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.023</td>
<td>0.350</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>9.353</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s16/I1</td>
</tr>
<tr>
<td>9.833</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s16/COUT</td>
</tr>
<tr>
<td>9.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s17/CIN</td>
</tr>
<tr>
<td>9.873</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s17/COUT</td>
</tr>
<tr>
<td>9.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/CIN</td>
</tr>
<tr>
<td>9.913</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/COUT</td>
</tr>
<tr>
<td>9.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/CIN</td>
</tr>
<tr>
<td>9.953</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/CIN</td>
</tr>
<tr>
<td>9.993</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>9.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>10.033</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>10.033</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>10.073</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>10.403</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>10.857</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>11.187</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n226_s0/I2</td>
</tr>
<tr>
<td>11.593</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n226_s0/F</td>
</tr>
<tr>
<td>11.923</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.269</td>
<td>0.269</td>
<td>tCL</td>
<td>RR</td>
<td>4749</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0/CLK</td>
</tr>
<tr>
<td>10.564</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0</td>
</tr>
<tr>
<td>10.513</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.930, 53.910%; route: 1.320, 36.872%; tC2Q: 0.330, 9.218%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.512</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.343</td>
<td>0.843</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.023</td>
<td>0.350</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>9.353</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s16/I1</td>
</tr>
<tr>
<td>9.833</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s16/COUT</td>
</tr>
<tr>
<td>9.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s17/CIN</td>
</tr>
<tr>
<td>9.873</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s17/COUT</td>
</tr>
<tr>
<td>9.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/CIN</td>
</tr>
<tr>
<td>9.913</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/COUT</td>
</tr>
<tr>
<td>9.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/CIN</td>
</tr>
<tr>
<td>9.953</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/CIN</td>
</tr>
<tr>
<td>9.993</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>9.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>10.033</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>10.033</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>10.073</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>10.403</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>10.857</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>11.187</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n225_s0/I2</td>
</tr>
<tr>
<td>11.593</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n225_s0/F</td>
</tr>
<tr>
<td>11.923</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.269</td>
<td>0.269</td>
<td>tCL</td>
<td>RR</td>
<td>4749</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0/CLK</td>
</tr>
<tr>
<td>10.564</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0</td>
</tr>
<tr>
<td>10.513</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.930, 53.910%; route: 1.320, 36.872%; tC2Q: 0.330, 9.218%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.512</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.343</td>
<td>0.843</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.023</td>
<td>0.350</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>9.353</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s16/I1</td>
</tr>
<tr>
<td>9.833</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s16/COUT</td>
</tr>
<tr>
<td>9.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s17/CIN</td>
</tr>
<tr>
<td>9.873</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s17/COUT</td>
</tr>
<tr>
<td>9.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/CIN</td>
</tr>
<tr>
<td>9.913</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/COUT</td>
</tr>
<tr>
<td>9.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/CIN</td>
</tr>
<tr>
<td>9.953</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/CIN</td>
</tr>
<tr>
<td>9.993</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>9.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>10.033</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>10.033</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>10.073</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>10.403</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>10.857</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>11.187</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n224_s0/I2</td>
</tr>
<tr>
<td>11.593</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n224_s0/F</td>
</tr>
<tr>
<td>11.923</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.269</td>
<td>0.269</td>
<td>tCL</td>
<td>RR</td>
<td>4749</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0/CLK</td>
</tr>
<tr>
<td>10.564</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0</td>
</tr>
<tr>
<td>10.513</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.930, 53.910%; route: 1.320, 36.872%; tC2Q: 0.330, 9.218%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.512</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.343</td>
<td>0.843</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.023</td>
<td>0.350</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>9.353</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s16/I1</td>
</tr>
<tr>
<td>9.833</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s16/COUT</td>
</tr>
<tr>
<td>9.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s17/CIN</td>
</tr>
<tr>
<td>9.873</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s17/COUT</td>
</tr>
<tr>
<td>9.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/CIN</td>
</tr>
<tr>
<td>9.913</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/COUT</td>
</tr>
<tr>
<td>9.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/CIN</td>
</tr>
<tr>
<td>9.953</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/CIN</td>
</tr>
<tr>
<td>9.993</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>9.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>10.033</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>10.033</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>10.073</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>10.403</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>10.857</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>11.187</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n223_s0/I2</td>
</tr>
<tr>
<td>11.593</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n223_s0/F</td>
</tr>
<tr>
<td>11.923</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.269</td>
<td>0.269</td>
<td>tCL</td>
<td>RR</td>
<td>4749</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0/CLK</td>
</tr>
<tr>
<td>10.564</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0</td>
</tr>
<tr>
<td>10.513</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.930, 53.910%; route: 1.320, 36.872%; tC2Q: 0.330, 9.218%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.512</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.343</td>
<td>0.843</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.023</td>
<td>0.350</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>9.353</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s16/I1</td>
</tr>
<tr>
<td>9.833</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s16/COUT</td>
</tr>
<tr>
<td>9.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s17/CIN</td>
</tr>
<tr>
<td>9.873</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s17/COUT</td>
</tr>
<tr>
<td>9.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/CIN</td>
</tr>
<tr>
<td>9.913</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/COUT</td>
</tr>
<tr>
<td>9.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/CIN</td>
</tr>
<tr>
<td>9.953</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/COUT</td>
</tr>
<tr>
<td>9.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/CIN</td>
</tr>
<tr>
<td>9.993</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>9.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>10.033</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>10.033</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>10.073</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>10.403</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>10.857</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>11.187</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n222_s0/I2</td>
</tr>
<tr>
<td>11.593</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n222_s0/F</td>
</tr>
<tr>
<td>11.923</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.269</td>
<td>0.269</td>
<td>tCL</td>
<td>RR</td>
<td>4749</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.599</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0/CLK</td>
</tr>
<tr>
<td>10.564</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0</td>
</tr>
<tr>
<td>10.513</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.930, 53.910%; route: 1.320, 36.872%; tC2Q: 0.330, 9.218%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
