// Seed: 4075817894
module module_0 ();
  id_1(
      1, id_2, 1
  );
  wire id_3;
  initial $display(id_3);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  tri0 id_13;
  assign id_10 = 1;
  always begin
    id_12 = id_7;
  end
  assign id_11.id_13 = 1 | 1 & ~^1;
  module_0();
  wire id_14;
endmodule
