{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735022939668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735022939669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 08:48:59 2024 " "Processing started: Tue Dec 24 08:48:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735022939669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735022939669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arithmetic_unit -c arithmetic_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off arithmetic_unit -c arithmetic_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735022939669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735022940196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735022940197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_unit " "Found entity 1: arithmetic_unit" {  } { { "arithmetic_unit.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/arithmetic_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735022946383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735022946383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_operations.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic_operations.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_operations " "Found entity 1: arithmetic_operations" {  } { { "arithmetic_operations.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/arithmetic_operations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735022946416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735022946416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "binary_to_bcd.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/binary_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735022946430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735022946430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file display_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_controller " "Found entity 1: display_controller" {  } { { "display_controller.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/display_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735022946445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735022946445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/seven_segment_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735022946456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735022946456 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arithmetic_unit " "Elaborating entity \"arithmetic_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735022946621 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "numbers arithmetic_unit.v(10) " "Verilog HDL or VHDL warning at arithmetic_unit.v(10): object \"numbers\" assigned a value but never read" {  } { { "arithmetic_unit.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/arithmetic_unit.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735022946642 "|arithmetic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 arithmetic_unit.v(89) " "Verilog HDL assignment warning at arithmetic_unit.v(89): truncated value with size 32 to match size of target (3)" {  } { { "arithmetic_unit.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/arithmetic_unit.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735022946642 "|arithmetic_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_operations arithmetic_operations:alu " "Elaborating entity \"arithmetic_operations\" for hierarchy \"arithmetic_operations:alu\"" {  } { { "arithmetic_unit.v" "alu" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/arithmetic_unit.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735022946644 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "i divide_8bit arithmetic_operations.v(222) " "Verilog HDL warning at arithmetic_operations.v(222): variable i in static task or function divide_8bit may have unintended latch behavior" {  } { { "arithmetic_operations.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/arithmetic_operations.v" 222 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1735022946661 "|arithmetic_unit|arithmetic_operations:alu"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "temp_remainder divide_8bit arithmetic_operations.v(219) " "Verilog HDL warning at arithmetic_operations.v(219): variable temp_remainder in static task or function divide_8bit may have unintended latch behavior" {  } { { "arithmetic_operations.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/arithmetic_operations.v" 219 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1735022946661 "|arithmetic_unit|arithmetic_operations:alu"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "borrow divide_8bit arithmetic_operations.v(220) " "Verilog HDL warning at arithmetic_operations.v(220): variable borrow in static task or function divide_8bit may have unintended latch behavior" {  } { { "arithmetic_operations.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/arithmetic_operations.v" 220 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1735022946661 "|arithmetic_unit|arithmetic_operations:alu"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "j divide_8bit arithmetic_operations.v(222) " "Verilog HDL warning at arithmetic_operations.v(222): variable j in static task or function divide_8bit may have unintended latch behavior" {  } { { "arithmetic_operations.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/arithmetic_operations.v" 222 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1735022946662 "|arithmetic_unit|arithmetic_operations:alu"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "sub_result divide_8bit arithmetic_operations.v(221) " "Verilog HDL warning at arithmetic_operations.v(221): variable sub_result in static task or function divide_8bit may have unintended latch behavior" {  } { { "arithmetic_operations.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/arithmetic_operations.v" 221 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1735022946662 "|arithmetic_unit|arithmetic_operations:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 arithmetic_operations.v(86) " "Verilog HDL assignment warning at arithmetic_operations.v(86): truncated value with size 16 to match size of target (8)" {  } { { "arithmetic_operations.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/arithmetic_operations.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735022946662 "|arithmetic_unit|arithmetic_operations:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_result arithmetic_operations.v(27) " "Verilog HDL Always Construct warning at arithmetic_operations.v(27): inferring latch(es) for variable \"temp_result\", which holds its previous value in one or more paths through the always construct" {  } { { "arithmetic_operations.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/arithmetic_operations.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735022946662 "|arithmetic_unit|arithmetic_operations:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul_temp arithmetic_operations.v(27) " "Verilog HDL Always Construct warning at arithmetic_operations.v(27): inferring latch(es) for variable \"mul_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "arithmetic_operations.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/arithmetic_operations.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735022946662 "|arithmetic_unit|arithmetic_operations:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_controller display_controller:input_display " "Elaborating entity \"display_controller\" for hierarchy \"display_controller:input_display\"" {  } { { "arithmetic_unit.v" "input_display" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/arithmetic_unit.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735022946663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd display_controller:input_display\|binary_to_bcd:bcd_converter " "Elaborating entity \"binary_to_bcd\" for hierarchy \"display_controller:input_display\|binary_to_bcd:bcd_converter\"" {  } { { "display_controller.v" "bcd_converter" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/display_controller.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735022946692 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_bcd.v(17) " "Verilog HDL assignment warning at binary_to_bcd.v(17): truncated value with size 32 to match size of target (4)" {  } { { "binary_to_bcd.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/binary_to_bcd.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735022946704 "|arithmetic_unit|display_controller:input_display|binary_to_bcd:bcd_converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_bcd.v(18) " "Verilog HDL assignment warning at binary_to_bcd.v(18): truncated value with size 32 to match size of target (4)" {  } { { "binary_to_bcd.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/binary_to_bcd.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735022946705 "|arithmetic_unit|display_controller:input_display|binary_to_bcd:bcd_converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder display_controller:input_display\|seven_segment_decoder:seg0 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"display_controller:input_display\|seven_segment_decoder:seg0\"" {  } { { "display_controller.v" "seg0" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/display_controller.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735022946705 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1735022947524 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "arithmetic_unit.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/arithmetic_unit.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735022948009 "|arithmetic_unit|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "arithmetic_unit.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/arithmetic_unit.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735022948009 "|arithmetic_unit|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1735022948009 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735022948070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735022949017 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735022949017 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "arithmetic_unit.v" "" { Text "D:/me/Study with me/1st Semster/Logic design/lab/project/FinalProject/arithmetic_unit.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735022949237 "|arithmetic_unit|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1735022949237 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735022949238 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735022949238 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735022949238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735022949238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735022949263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 08:49:09 2024 " "Processing ended: Tue Dec 24 08:49:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735022949263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735022949263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735022949263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735022949263 ""}
