
---------- Begin Simulation Statistics ----------
final_tick                                14109676500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 113084                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661260                       # Number of bytes of host memory used
host_op_rate                                   225430                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    99.84                       # Real time elapsed on the host
host_tick_rate                              141318675                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11290577                       # Number of instructions simulated
sim_ops                                      22507585                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014110                       # Number of seconds simulated
sim_ticks                                 14109676500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   8126544                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6523998                       # number of cc regfile writes
system.cpu.committedInsts                    11290577                       # Number of Instructions Simulated
system.cpu.committedOps                      22507585                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.499372                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.499372                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   9617464                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9568042                       # number of floating regfile writes
system.cpu.idleCycles                           35671                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29167                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1625531                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.081128                       # Inst execution rate
system.cpu.iew.exec_refs                     12687420                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26755                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 7658496                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4868341                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4615                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                27440                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22862065                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              12660665                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             55736                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              30508747                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  54701                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4055987                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25411                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4197041                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1451                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27716                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23345229                       # num instructions consuming a value
system.cpu.iew.wb_count                      22634815                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.727198                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16976614                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.802103                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22636745                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 36757079                       # number of integer regfile reads
system.cpu.int_regfile_writes                11390968                       # number of integer regfile writes
system.cpu.ipc                               0.400100                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.400100                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               782      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11495492     37.61%     37.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     37.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    25      0.00%     37.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3203810     10.48%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  210      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 219      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     48.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1594391      5.22%     53.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569825      5.14%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4534751     14.84%     73.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1728      0.01%     73.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         8138085     26.63%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25112      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30564483                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                16043819                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            30636499                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9592269                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9855697                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2929807                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.095857                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   98490      3.36%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            13983      0.48%      3.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      3.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      3.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      3.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      3.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      3.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      3.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      3.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      3.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      3.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      3.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      3.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      3.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1368643     46.71%     50.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    21      0.00%     50.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1448649     49.45%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17449689                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           61636104                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13042546                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13360856                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22862062                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  30564483                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          354474                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             30147                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       515916                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      28183683                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.084474                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.892723                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18590997     65.96%     65.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3030636     10.75%     76.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1082517      3.84%     80.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1018711      3.61%     84.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1992829      7.07%     91.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1237423      4.39%     95.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              679963      2.41%     98.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              330385      1.17%     99.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              220222      0.78%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        28183683                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.083104                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads               978                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              941                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4868341                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27440                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                15948394                       # number of misc regfile reads
system.cpu.numCycles                         28219354                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       174531                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        382244                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1430305                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3129                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2862089                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3129                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1685088                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1683857                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25452                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1657753                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1656996                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.954336                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     297                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             285                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              266                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          358382                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             25379                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     28126230                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.800235                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.138318                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        23572870     83.81%     83.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          494870      1.76%     85.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          494908      1.76%     87.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1363256      4.85%     92.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           15700      0.06%     92.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          135444      0.48%     92.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           46153      0.16%     92.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          108039      0.38%     93.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1894990      6.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     28126230                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11290577                       # Number of instructions committed
system.cpu.commit.opsCommitted               22507585                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4810626                       # Number of memory references committed
system.cpu.commit.loads                       4784452                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1620560                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    9542479                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16130166                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   143                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          279      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11392610     50.62%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      3139623     13.95%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           96      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1594320      7.08%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      1569744      6.97%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1620342      7.20%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1140      0.01%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      3164110     14.06%     99.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        25034      0.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     22507585                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1894990                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1587714                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1587714                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1587714                       # number of overall hits
system.cpu.dcache.overall_hits::total         1587714                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3336625                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3336625                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3336625                       # number of overall misses
system.cpu.dcache.overall_misses::total       3336625                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 181363113497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 181363113497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 181363113497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 181363113497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4924339                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4924339                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4924339                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4924339                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.677578                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.677578                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.677578                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.677578                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54355.258232                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54355.258232                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54355.258232                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54355.258232                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7772569                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1034668                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.512138                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1809                       # number of writebacks
system.cpu.dcache.writebacks::total              1809                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1905312                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1905312                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1905312                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1905312                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1431313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1431313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1431313                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1431313                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  34989135497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34989135497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34989135497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34989135497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.290661                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.290661                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.290661                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.290661                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24445.481524                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24445.481524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24445.481524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24445.481524                       # average overall mshr miss latency
system.cpu.dcache.replacements                1430289                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1561657                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1561657                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3336507                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3336507                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 181354165500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 181354165500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4898164                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4898164                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.681175                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.681175                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54354.498732                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54354.498732                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1905310                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1905310                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1431197                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1431197                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  34980407500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  34980407500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.292191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.292191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24441.364466                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24441.364466                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8947997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8947997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004508                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004508                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75830.483051                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75830.483051                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8727997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8727997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004432                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004432                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75241.353448                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75241.353448                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14109676500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.982519                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3019027                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1431313                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.109271                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.982519                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          559                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          465                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21128669                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21128669                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14109676500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1306338                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              23283935                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2347096                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1220903                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  25411                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1627590                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   216                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               23114665                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   883                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     4929093                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       26758                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        127784                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            20                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14109676500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14109676500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14109676500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3338176                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11795418                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1685088                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1657312                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      24818821                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   51240                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  151                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           880                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3318501                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  7649                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           28183683                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.834590                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.119548                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 22997450     81.60%     81.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1541152      5.47%     87.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   147587      0.52%     87.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   167561      0.59%     88.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   180486      0.64%     88.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1509430      5.36%     94.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    58896      0.21%     94.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    88619      0.31%     94.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1492502      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             28183683                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.059714                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.417990                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3317888                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3317888                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3317888                       # number of overall hits
system.cpu.icache.overall_hits::total         3317888                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          613                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            613                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          613                       # number of overall misses
system.cpu.icache.overall_misses::total           613                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46895499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46895499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46895499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46895499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3318501                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3318501                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3318501                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3318501                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000185                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000185                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000185                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000185                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76501.629690                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76501.629690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76501.629690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76501.629690                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          365                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           73                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.icache.writebacks::total                16                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          142                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          471                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37916999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37916999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37916999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37916999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80503.182590                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80503.182590                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80503.182590                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80503.182590                       # average overall mshr miss latency
system.cpu.icache.replacements                     16                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3317888                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3317888                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          613                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           613                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46895499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46895499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3318501                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3318501                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000185                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000185                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76501.629690                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76501.629690                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          142                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37916999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37916999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80503.182590                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80503.182590                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14109676500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.524039                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3318358                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               470                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7060.336170                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.524039                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.405785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.405785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.443359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6637472                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6637472                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14109676500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3318657                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           198                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14109676500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14109676500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14109676500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         188                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   83889                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  15                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1266                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                1012757                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  14109676500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  25411                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1763936                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                12896778                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3039151                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              10458373                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               22973921                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 70868                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3038095                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                8817882                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   6946                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            27871577                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    47622451                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 21382099                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   9789400                       # Number of floating rename lookups
system.cpu.rename.committedMaps              27317465                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   554106                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6294887                       # count of insts added to the skid buffer
system.cpu.rob.reads                         49096960                       # The number of ROB reads
system.cpu.rob.writes                        45789411                       # The number of ROB writes
system.cpu.thread_0.numInsts                 11290577                       # Number of Instructions committed
system.cpu.thread_0.numOps                   22507585                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1224067                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1224070                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data             1224067                       # number of overall hits
system.l2.overall_hits::total                 1224070                       # number of overall hits
system.l2.demand_misses::.cpu.inst                468                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             207246                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207714                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               468                       # number of overall misses
system.l2.overall_misses::.cpu.data            207246                       # number of overall misses
system.l2.overall_misses::total                207714                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37176500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19454029500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19491206000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37176500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19454029500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19491206000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              471                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1431313                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1431784                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             471                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1431313                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1431784                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993631                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.144794                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.145074                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993631                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.144794                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.145074                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79436.965812                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93869.264063                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93836.746681                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79436.965812                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93869.264063                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93836.746681                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1388                       # number of writebacks
system.l2.writebacks::total                      1388                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        207246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207714                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       207246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207714                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32506500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17381569500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17414076000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32506500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17381569500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17414076000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.144794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.145074                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.144794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.145074                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69458.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83869.264063                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83836.794824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69458.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83869.264063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83836.794824                       # average overall mshr miss latency
system.l2.replacements                         174950                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1809                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1809                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1809                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1809                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           16                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               16                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           16                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           16                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2710                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2710                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8465000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8465000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.939655                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.939655                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77660.550459                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77660.550459                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7375000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7375000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.939655                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.939655                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67660.550459                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67660.550459                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37176500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37176500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79436.965812                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79436.965812                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32506500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32506500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69458.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69458.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1224060                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1224060                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       207137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          207137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  19445564500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19445564500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1431197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1431197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.144730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.144730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93877.793441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93877.793441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       207137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       207137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  17374194500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17374194500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.144730                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.144730                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83877.793441                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83877.793441                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14109676500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30045.327351                       # Cycle average of tags in use
system.l2.tags.total_refs                     2859378                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    207718                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.765673                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.417636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        55.212039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     29989.697677                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.915213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.916911                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1305                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        12721                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        17513                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1080                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11656074                       # Number of tag accesses
system.l2.tags.data_accesses                 11656074                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14109676500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    207232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002454118750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           82                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           82                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              398464                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1284                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      207713                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1388                       # Number of write requests accepted
system.mem_ctrls.readBursts                    207713                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1388                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     14                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.15                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207713                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1388                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  104190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   96312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           82                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2350.280488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    267.918645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5536.745644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           70     85.37%     85.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      1.22%     86.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            2      2.44%     89.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            8      9.76%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      1.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            82                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           82                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.658537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.632781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.945679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               54     65.85%     65.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      3.66%     69.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24     29.27%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            82                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13293632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                88832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    942.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   14109585000                       # Total gap between requests
system.mem_ctrls.avgGap                      67477.37                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13262848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        87424                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2118262.598012080416                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 939982429.788521409035                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6196031.496540689841                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       207246                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1388                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13294250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8846983500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 318976533500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28467.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     42688.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 229810182.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13263744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13293632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        88832                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        88832                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       207246                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         207713                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1388                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1388                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2118263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    940045932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        942164195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2118263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2118263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6295821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6295821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6295821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2118263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    940045932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       948460016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               207699                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1366                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13275                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12782                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13042                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12767                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12774                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12784                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          165                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          277                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4965921500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1038495000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8860277750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                23909.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           42659.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              110362                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1191                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.19                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        97509                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   137.211868                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.454120                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   216.187569                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        71290     73.11%     73.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        18162     18.63%     91.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1157      1.19%     92.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          671      0.69%     93.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          537      0.55%     94.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          502      0.51%     94.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          452      0.46%     95.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          416      0.43%     95.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4322      4.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        97509                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13292736                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              87424                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              942.100692                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.196031                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.41                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               53.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14109676500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       353430000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       187844910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      745358880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       3309480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1113727680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   5108424360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1116285120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8628380430                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   611.522201                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2673909000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    471120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  10964647500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       342805680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       182201745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      737611980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3821040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1113727680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4667649630                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1487463840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8535281595                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   604.923975                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3603968750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    471120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  10034587750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14109676500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             207604                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1388                       # Transaction distribution
system.membus.trans_dist::CleanEvict           173143                       # Transaction distribution
system.membus.trans_dist::ReadExReq               109                       # Transaction distribution
system.membus.trans_dist::ReadExResp              109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        207604                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       589957                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       589957                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 589957                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13382464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13382464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13382464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207713                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207713    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207713                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14109676500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           429614000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1115454500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1431667                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3197                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           16                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1602042                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              116                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             116                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           471                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1431197                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          957                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4292915                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4293872                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     91719808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               91750912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          174950                       # Total snoops (count)
system.tol2bus.snoopTraffic                     88832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1606734                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001947                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044087                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1603605     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3129      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1606734                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14109676500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1432869500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            705000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2146969500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            15.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
