{"Randolph Reitmeyer Jr.": [0, ["CAD for military systems, an essential link to LSI, VLSI and VHSIC technology", ["Randolph Reitmeyer Jr."], "http://dl.acm.org/citation.cfm?id=802273", 10, "dac", 1981]], "Charles M. Eastman": [0, ["Recent developments in representation in the science of design", ["Charles M. Eastman"], "http://dl.acm.org/citation.cfm?id=802274", 9, "dac", 1981]], "D. M. Selove": [0, ["The Hughes Automated Layout System - automated LSI/VLSI layout based on channel routing", ["G. Persky", "C. Enger", "D. M. Selove"], "http://dl.acm.org/citation.cfm?id=802275", 7, "dac", 1981]], "Tokinori Kozawa": [0, ["An algorithm for searching shortest path by propagating wave fronts in four quadrants", ["Xiong Ji-Guang", "Tokinori Kozawa"], "http://dl.acm.org/citation.cfm?id=802276", 8, "dac", 1981]], "Dieter A. Mlynski": [0, ["Computation of power supply nets in VLSI layout", ["Hans-Jurgen Rothermel", "Dieter A. Mlynski"], "http://dl.acm.org/citation.cfm?id=802277", 6, "dac", 1981]], "Akihiko Yamada": [0, ["Design automation status in Japan", ["Akihiko Yamada"], "http://dl.acm.org/citation.cfm?id=802278", 8, "dac", 1981]], "H. Matsuura": [0, ["A design automation system for electronic switching systems", ["T. Hosaka", "K. Ueda", "H. Matsuura"], "http://dl.acm.org/citation.cfm?id=802279", 8, "dac", 1981]], "Kozo Kinoshita": [0, ["An integrated computer aided design system for gate array masterslices: Part 1. Logic reorganization system LORES-2", ["Chiyoji Tanaka", "Shinichi Murai", "Shunichiro Nakamura", "Takuji Ogihara", "Masayuki Terai", "Kozo Kinoshita"], "http://dl.acm.org/citation.cfm?id=802280", 7, "dac", 1981]], "R. A. Scoble": [0, ["Creating and updating space occupancy and building plans using interactive graphics", ["R. A. Scoble"], "http://dl.acm.org/citation.cfm?id=802281", 8, "dac", 1981]], "Yehuda E. Kalay": [0, ["Interactive shape generation and spatial conflict testing", ["Yehuda E. Kalay"], "http://dl.acm.org/citation.cfm?id=802283", 7, "dac", 1981]], "Wendell E. Cory": [0, ["Symbolic simulation for functional verification with ADLIB and SDL", ["Wendell E. Cory"], "http://dl.acm.org/citation.cfm?id=802284", 8, "dac", 1981]], "Michael C. McFarland": [0, ["On proving the correctness of optimizing transformations in a digital design automation system", ["Michael C. McFarland"], "http://dl.acm.org/citation.cfm?id=802285", 8, "dac", 1981]], "Hans Wojtkowiak": [0, ["Deterministic systems design from functional specifications", ["Hans Wojtkowiak"], "http://dl.acm.org/citation.cfm?id=802286", 7, "dac", 1981]], "Shinichi Sato": [0, ["Hierarchical design verification for large digital systems", ["Tohru Sasaki", "Akihiko Yamada", "Toshinori Aoyama", "Katsutoshi Hasegawa", "Shunichi Kato", "Shinichi Sato"], "http://dl.acm.org/citation.cfm?id=802287", 8, "dac", 1981]], "Adrian Hlynka": [0, ["A simulator to replace wire rules for high speed computer design", ["Adrian Hlynka"], "http://dl.acm.org/citation.cfm?id=802288", 5, "dac", 1981]], "Yoji Tsuchiya": [0, ["A critical path delay check system", ["Ryotaro Kamikawai", "Minoru Yamada", "Tsuneyo Chiba", "Kenichi Furumaya", "Yoji Tsuchiya"], "http://dl.acm.org/citation.cfm?id=802289", 6, "dac", 1981]], "Albert E. Ruehli": [0, ["Survey of analysis, simulation and modeling for large scale logic circuits", ["Albert E. Ruehli"], "http://dl.acm.org/citation.cfm?id=802290", 6, "dac", 1981]], "Y. Abulaffio": [0, ["Routing of printed circuit boards", ["S. Aranoff", "Y. Abulaffio"], "http://dl.acm.org/citation.cfm?id=802291", 7, "dac", 1981]], "Sheldon B. Akers Jr.": [0, ["On the use of the linear assignment algorithm in module placement", ["Sheldon B. Akers Jr."], "http://dl.acm.org/citation.cfm?id=802292", 8, "dac", 1981]], "Charles F. Shupe": [0, ["Automatic component placement in an interactive minicomputer environment", ["Charles F. Shupe"], "http://dl.acm.org/citation.cfm?id=802293", 8, "dac", 1981]], "Tetsuro Kiyomatsu": [0, ["PAS-LOP: An automatic module location system for PWB", ["Gotaro Odawara", "Kazuhiko Iijima", "Naoto Ichihara", "Tetsuro Kiyomatsu"], "http://dl.acm.org/citation.cfm?id=802294", 7, "dac", 1981]], "Mike Mills": [0, ["A totally integrated systems approach to design and manufacturing at McDonnell Douglas Corporation", ["Mike Mills"], "http://dl.acm.org/citation.cfm?id=802295", 6, "dac", 1981]], "Gilbert W. Curl Jr.": [0, ["Mechanical design automation in IBM Poughkeepsie", ["Gilbert W. Curl Jr."], "http://dl.acm.org/citation.cfm?id=802296", 5, "dac", 1981]], "R. C. Hillyard": [0, ["Application of volumetric modeling to mechanical design and analysis", ["D. L. Dewhirst", "R. C. Hillyard"], "http://dl.acm.org/citation.cfm?id=802297", 8, "dac", 1981]], "Y. K. Chan": [0, ["A perspective view of the MODCON system", ["Y. K. Chan"], "http://dl.acm.org/citation.cfm?id=802298", 10, "dac", 1981]], "Miron Abramovici": [0, ["A maximal resolution guided-probe testing algorithm", ["Miron Abramovici"], "http://dl.acm.org/citation.cfm?id=802299", 7, "dac", 1981]], "Prathima Agrawal": [0, ["LSI product quality and fault coverage", ["Vishwani D. Agrawal", "Sharad C. Seth", "Prathima Agrawal"], "http://dl.acm.org/citation.cfm?id=802300", 8, "dac", 1981]], "Vijay Masurkar": [0, ["An algorithmic pretest development for fault identification in analog networks", ["Vijay Masurkar"], "http://dl.acm.org/citation.cfm?id=802301", 9, "dac", 1981]], "Jose-Maria Gobbi": [0, ["Hardware description levels and test for complex circuits", ["Catherine Bellon", "Gabriele Saucier", "Jose-Maria Gobbi"], "http://dl.acm.org/citation.cfm?id=802302", 7, "dac", 1981]], "S. Just": [0, ["Automatic generation and characterization of CMOS polycells", ["C. M. Lee", "Basant R. Chawla", "S. Just"], "http://dl.acm.org/citation.cfm?id=802303", 5, "dac", 1981]], "Neil Weste": [0, ["Virtual grid symbolic layout", ["Neil Weste"], "http://dl.acm.org/citation.cfm?id=802304", 9, "dac", 1981]], "Stephen Trimberger": [0, ["Combining graphics and a layout language in a single interactive system", ["Stephen Trimberger"], "http://dl.acm.org/citation.cfm?id=802305", 6, "dac", 1981]], "L. Reed": [0, ["The Cell Design System", ["D. Franco", "L. Reed"], "http://dl.acm.org/citation.cfm?id=802306", 8, "dac", 1981]], "C. Bures": [0, ["Functional level simulation in FANSIM3 - algorithms, data structures and results", ["S. Hirschhorn", "M. Hommel", "C. Bures"], "http://dl.acm.org/citation.cfm?id=802307", 8, "dac", 1981]], "Yasuhiro Ohno": [0, ["Diagnostic system for large scale logic cards and LSI'S", ["Susumu Goshima", "Yuichi Oka", "Tokinori Kozawa", "Teruo Mori", "Yoshimitsu Takeguchi", "Yasuhiro Ohno"], "http://dl.acm.org/citation.cfm?id=802308", 4, "dac", 1981]], "Barry C. Rosales": [0, ["PODEM-X: An automatic test generation system for VLSI logic structures", ["Prabhakar Goel", "Barry C. Rosales"], "http://dl.acm.org/citation.cfm?id=802309", 9, "dac", 1981]], "Alice C. Parker": [0, ["Digital system simulation: Current status and future trends or darwin's theory of simulation", ["Melvin A. Breuer", "Alice C. Parker"], "http://dl.acm.org/citation.cfm?id=802310", 7, "dac", 1981], ["Algorithms for multiple-criterion design of microprogrammed control hardware", ["Andrew W. Nagle", "Alice C. Parker"], "http://dl.acm.org/citation.cfm?id=802348", 8, "dac", 1981], ["A formal method for the specification, analysis, and design of register-transfer level digital logic", ["Louis J. Hafer", "Alice C. Parker"], "http://dl.acm.org/citation.cfm?id=802402", 8, "dac", 1981]], "Steve Sapiro": [0, ["BOLT-a block oriented design specification language", ["Dan Holt", "Steve Sapiro"], "http://dl.acm.org/citation.cfm?id=802311", 4, "dac", 1981]], "Dave Hutchings": [0, ["A MOS/LSI oriented logic simulator", ["Dan Holt", "Dave Hutchings"], "http://dl.acm.org/citation.cfm?id=802312", 8, "dac", 1981]], "Robert Kirk": [0, ["A timing verification system based on extracted MOS/VLSI circuit parameters", ["Pauline Ng", "Wolfram Glauert", "Robert Kirk"], "http://dl.acm.org/citation.cfm?id=802313", 5, "dac", 1981]], "Margaret Lie": [0, ["An automatic/interactive layout planning system for arbitrarily-sized rectangular building blocks", ["Chi-Song Horng", "Margaret Lie"], "http://dl.acm.org/citation.cfm?id=802314", 8, "dac", 1981]], "Douglas W. Brown": [0, ["A State-Machine Synthesizer - SMS", ["Douglas W. Brown"], "http://dl.acm.org/citation.cfm?id=802315", 5, "dac", 1981]], "Daniel D. Gajski": [0, ["Automatic generation of cells for recurrence structures", ["Avinoam Bilgory", "Daniel D. Gajski"], "http://dl.acm.org/citation.cfm?id=802316", 8, "dac", 1981]], "Shauchi Ong": [0, ["Overview of an Arithmetic Design System", ["Daniel E. Atkins", "Wentai Liu", "Shauchi Ong"], "http://dl.acm.org/citation.cfm?id=802317", 8, "dac", 1981]], "Suhas S. Patil": [0, ["ABLE: A LISP-based layout modeling language with user-definable procedural models for storage/logic array design", ["Gary B. Goates", "Suhas S. Patil"], "http://dl.acm.org/citation.cfm?id=802318", 8, "dac", 1981]], "H. Wayne Spence": [0, ["Government interest and involvement in design automation development (Panel Discussion)", ["Ronald Waxman", "Jonathan Allen", "Robert W. Dutton", "John M. Gould", "Charles W. Gwyn", "Paul Losleben", "Dan C. Nash", "Lawrence Sumney", "H. Wayne Spence"], "http://dl.acm.org/citation.cfm?id=802319", 2, "dac", 1981], ["Design Automation - a perspective (Position Paper)", ["H. Wayne Spence"], "http://dl.acm.org/citation.cfm?id=802326", 0, "dac", 1981]], "Jonathan Allen": [0, ["Government interest and involvement in design automation development (Position paper for the Panel Discussion)", ["Jonathan Allen"], "http://dl.acm.org/citation.cfm?id=802320", 0, "dac", 1981]], "Robert W. Dutton": [0, ["Position statement - tools for design automation from a university point of view", ["Robert W. Dutton"], "http://dl.acm.org/citation.cfm?id=802321", 0, "dac", 1981]], "John M. Gould": [0, ["Changing the Government's role in design automation (Position Paper)", ["John M. Gould"], "http://dl.acm.org/citation.cfm?id=802322", 2, "dac", 1981]], "Charles W. Gwyn": [0, ["Government interest and involvement in DA from the Sandia viewpoint", ["Charles W. Gwyn"], "http://dl.acm.org/citation.cfm?id=802323", 0, "dac", 1981]], "Paul Losleben": [0, ["Current issues in government interest and involvement in CAD", ["Paul Losleben"], "http://dl.acm.org/citation.cfm?id=802324", 5, "dac", 1981]], "Dan C. Nash": [0, ["Government actions to increase CAD software productivity", ["Dan C. Nash"], "http://dl.acm.org/citation.cfm?id=802325", 0, "dac", 1981]], "Larry W. Sumney": [0, ["Government interest and involvement in design automation development the VHSIC perspective", ["Larry W. Sumney"], "http://dl.acm.org/citation.cfm?id=802327", 3, "dac", 1981]], "Yacoub M. El-Ziq": [0, ["Automatic test generation for stuck-open faults in CMOS VLSI", ["Yacoub M. El-Ziq"], "http://dl.acm.org/citation.cfm?id=802328", 8, "dac", 1981]], "Jose L. Rivero": [0, ["Using error latch trace to obtain diagnostic information", ["Paul M. Almy", "Jose L. Rivero"], "http://dl.acm.org/citation.cfm?id=802329", 5, "dac", 1981]], "Robert M. McDermott": [0, ["Random fault analysis", ["Robert M. McDermott"], "http://dl.acm.org/citation.cfm?id=802330", 5, "dac", 1981]], "Robert J. Smith II": [0, ["Verification and optimization for LSI & PCB layout", ["H. Nelson Brady", "Robert J. Smith II"], "http://dl.acm.org/citation.cfm?id=802331", 7, "dac", 1981], ["A high-density multilayer PCB router based on necessary and sufficient conditions for single row routing", ["Raymond Y. Tsui", "Robert J. Smith II"], "http://dl.acm.org/citation.cfm?id=802332", 10, "dac", 1981], ["Performance of interconnection rip-up and reroute strategies", ["William A. Dees Jr.", "Robert J. Smith II"], "http://dl.acm.org/citation.cfm?id=802333", 9, "dac", 1981]], "William M. van Cleemput": [0, ["Automatic PLA synthesis from a DDL-P description", ["Sungho Kang", "William M. van Cleemput"], "http://dl.acm.org/citation.cfm?id=802334", 7, "dac", 1981], ["A parallel bit map processor architecture for DA algorithms", ["Tom Blank", "Mark Stefik", "William M. van Cleemput"], "http://dl.acm.org/citation.cfm?id=802401", 9, "dac", 1981]], "William J. Kubitz": [0, ["A computer-aided-design system for segmented-folded PLA macro-cells", ["I. Suwa", "William J. Kubitz"], "http://dl.acm.org/citation.cfm?id=802335", 8, "dac", 1981]], "Jean-Francois Paillotin": [0, ["Optimization of the PLA area", ["Jean-Francois Paillotin"], "http://dl.acm.org/citation.cfm?id=802336", 5, "dac", 1981]], "L. C. Cote": [0, ["Partitioning for VLSI placement problems", ["Arvind M. Patel", "L. C. Cote"], "http://dl.acm.org/citation.cfm?id=802337", 8, "dac", 1981]], "Andre Verdillon": [0, ["Automatic placement of rectangular blocks with the interconnection channels", ["R. Malladi", "Gilles Serrero", "Andre Verdillon"], "http://dl.acm.org/citation.cfm?id=802338", 7, "dac", 1981]], "D. Hatton": [0, ["Placement of variable size circuits on LSI masterslices", ["K. H. Khokhani", "Arvind M. Patel", "W. Ferguson", "J. Sessa", "D. Hatton"], "http://dl.acm.org/citation.cfm?id=802339", 9, "dac", 1981]], "Philip S. Wilcox": [0, ["A set of programs for MOS design", ["G. Sakauye", "Anna Lubiw", "J. Royle", "R. Epplett", "Jeffrey Tweedale", "E. S. Y. Shew", "E. Attfield", "Franc Brglez", "Philip S. Wilcox"], "http://dl.acm.org/citation.cfm?id=802340", 8, "dac", 1981]], "Yasuhiko Kanaya": [0, ["PAS-CIP: An interactive logic design system", ["Gotaro Odawara", "Satoshi Kurishima", "Hiroshi Aoyama", "Yasuhiko Kanaya"], "http://dl.acm.org/citation.cfm?id=802341", 8, "dac", 1981]], "Nobuaki Kawato": [0, ["A CAD system for logic design based on frames and demons", ["Takao Saito", "Takao Uehara", "Nobuaki Kawato"], "http://dl.acm.org/citation.cfm?id=802342", 6, "dac", 1981]], "Robert C. Goldstein": [0, ["Defining the bounding edges of a SynthaVision solid model", ["Robert C. Goldstein"], "http://dl.acm.org/citation.cfm?id=802343", 5, "dac", 1981]], "William Luts": [0, ["Geometric modeling technology", ["William Luts"], "http://dl.acm.org/citation.cfm?id=802344", 0, "dac", 1981]], "Franklin Gracer": [0, ["Interactive graphics for volume modeling", ["Robert N. Wolfe", "William J. Fitzgerald", "Franklin Gracer"], "http://dl.acm.org/citation.cfm?id=802345", 8, "dac", 1981]], "Daniel P. Siewiorek": [0, ["The modeling and synthesis of bus systems", ["Chia-Jeng Tseng", "Daniel P. Siewiorek"], "http://dl.acm.org/citation.cfm?id=802346", 8, "dac", 1981]], "Donald E. Thomas": [0, ["A technology relative Logic Synthesis and Module Selection system", ["G. W. Leive", "Donald E. Thomas"], "http://dl.acm.org/citation.cfm?id=802347", 7, "dac", 1981]], "Walter M. Anderson": [0, ["A multiprocessor raster display for interactive graphics system design", ["Walter M. Anderson"], "http://dl.acm.org/citation.cfm?id=802349", 4, "dac", 1981]], "Frank R. Ramsay": [0, ["A remote design station for customer Uncommitted Logic Array designs", ["Frank R. Ramsay"], "http://dl.acm.org/citation.cfm?id=802350", 7, "dac", 1981]], "Richard M. Jennings": [0, ["A low cost hierarchical system for VLSI layout and verification", ["Tom H. Edmondson", "Richard M. Jennings"], "http://dl.acm.org/citation.cfm?id=802351", 6, "dac", 1981]], "Sany M. Leinwand": [0, ["Process oriented logic simulation", ["Sany M. Leinwand"], "http://dl.acm.org/citation.cfm?id=802352", 7, "dac", 1981]], "D. E. Devlin": [0, ["GSP: A logic simulator for LSI", ["James R. Armstrong", "D. E. Devlin"], "http://dl.acm.org/citation.cfm?id=802353", 7, "dac", 1981]], "Howard E. Krohn": [0, ["Vector coding techniques for high speed digital simulation", ["Howard E. Krohn"], "http://dl.acm.org/citation.cfm?id=802354", 5, "dac", 1981]], "H. Willman": [0, ["Software engineering applied to computer-aided design (CAD) software development", ["Dan C. Nash", "H. Willman"], "http://dl.acm.org/citation.cfm?id=802355", 10, "dac", 1981]], "Stanley Wong": [0, ["Computer-aided computer-aided design: Improving CAD programmer productivity", ["Stanley Wong"], "http://dl.acm.org/citation.cfm?id=802356", 6, "dac", 1981]], "Maurizio Lenzerini": [0, ["INCOD: A system for Interactive Conceptual Data Base Design", ["Carlo Batini", "Maurizio Lenzerini"], "http://dl.acm.org/citation.cfm?id=802357", 9, "dac", 1981]], "Ulrich Lauther": [0, ["An O (N log N) algorithm for Boolean mask operations", ["Ulrich Lauther"], "http://dl.acm.org/citation.cfm?id=802358", 8, "dac", 1981]], "Tatsuki Ishii": [0, ["A concurrent pattern operation algorithm for VLSI mask data", ["Tokinori Kozawa", "Akira Tsukizoe", "Junya Sakemi", "Chihei Miura", "Tatsuki Ishii"], "http://dl.acm.org/citation.cfm?id=802359", 8, "dac", 1981]], "James A. Wilmore": [0, ["Efficient Boolean operations on IC masks", ["James A. Wilmore"], "http://dl.acm.org/citation.cfm?id=802360", 9, "dac", 1981]], "John McDermott": [0, ["Domain knowledge and the design process", ["John McDermott"], "http://dl.acm.org/citation.cfm?id=802361", 9, "dac", 1981]], "Gunther Zintl": [0, ["A CODASYL CAD data base system", ["Gunther Zintl"], "http://dl.acm.org/citation.cfm?id=802362", 6, "dac", 1981]], "David H. Jerome": [0, ["A vertically organized computer-aided design data base", ["Kenneth A. Roberts", "Thomas E. Baker", "David H. Jerome"], "http://dl.acm.org/citation.cfm?id=802363", 8, "dac", 1981]], "Lance A. Glasser": [0, ["The analog behavior of digital integrated circuits", ["Lance A. Glasser"], "http://dl.acm.org/citation.cfm?id=802364", 10, "dac", 1981]], "Jorge Rubinstein": [0, ["Signal delay in RC tree networks", ["Paul Penfield Jr.", "Jorge Rubinstein"], "http://dl.acm.org/citation.cfm?id=802365", 5, "dac", 1981]], "Harvey N. Lerman": [0, ["The generation of Technical Data Drawing Packages by the integration of Design Automation Graphics", ["Harvey N. Lerman"], "http://dl.acm.org/citation.cfm?id=802366", 5, "dac", 1981]], "James Crabbe": [0, ["User documentation for Design Automation at TI", ["Diana Mae Sims", "James Crabbe"], "http://dl.acm.org/citation.cfm?id=802367", 9, "dac", 1981]], "Roger Cleghorn": [0, ["PRIMEAIDS: An integrated electrical design environment", ["Roger Cleghorn"], "http://dl.acm.org/citation.cfm?id=802368", 7, "dac", 1981]], "Sadao Kodama": [0, ["Automatic input and interactive editing systems of logic circuit diagrams", ["Mitsuo Ishii", "Yoshikazu Ito", "Michiko Iwasaki", "Masanari Yamamoto", "Sadao Kodama"], "http://dl.acm.org/citation.cfm?id=802369", 7, "dac", 1981]], "Mark N. Haynie": [0, ["The relational/network Hybrid data model for Design Automation Databases", ["Mark N. Haynie"], "http://dl.acm.org/citation.cfm?id=802370", 7, "dac", 1981]], "Alain Pirotte": [0, ["Data structures for CAD object description", ["Michel Lacroix", "Alain Pirotte"], "http://dl.acm.org/citation.cfm?id=802371", 7, "dac", 1981]], "L. Hemachandra": [0, ["Some properties of a probabilistic model for global wiring", ["D. Wallace", "L. Hemachandra"], "http://dl.acm.org/citation.cfm?id=802372", 8, "dac", 1981]], "J. Heinisch": [0, ["Aiming at a general routing strategy", ["J. Heinisch"], "http://dl.acm.org/citation.cfm?id=802373", 8, "dac", 1981]], "William R. Heller": [0, ["Contrasts in physical design between LSI and VLSI", ["William R. Heller"], "http://dl.acm.org/citation.cfm?id=802374", 8, "dac", 1981]], "U. Jager": [0, ["Circuit recognition and verification based on layout information", ["I. Ablasser", "U. Jager"], "http://dl.acm.org/citation.cfm?id=802375", 6, "dac", 1981]], "Y. Goto": [0, ["PANAMAP-B: A mask verification system for bipolar IC", ["J. Yoshida", "T. Ozaki", "Y. Goto"], "http://dl.acm.org/citation.cfm?id=802376", 6, "dac", 1981]], "L. V. Corbin": [0, ["Custom VLSI electrical rule checking in an intelligent terminal", ["L. V. Corbin"], "http://dl.acm.org/citation.cfm?id=802377", 6, "dac", 1981]], "R. J. DInnocenzo": [0, ["A structured approach to selecting a CAD/CAM system", ["R. I. McNall Jr.", "R. J. DInnocenzo"], "http://dl.acm.org/citation.cfm?id=802378", 0, "dac", 1981]], "Michael P. Carroll": [0, ["The \"gap\" between users and designers of CAD/CAM systems: Search for solutions", ["Joseph Peled", "Michael P. Carroll"], "http://dl.acm.org/citation.cfm?id=802379", 3, "dac", 1981]], "Peter E. Barck": [0, ["The role of engineering in the evolving technology/automation interface", ["Peter E. Barck"], "http://dl.acm.org/citation.cfm?id=802380", 2, "dac", 1981]], "Ed Burdick": [0, ["What to do when the seat of your pants wears out - the formalization of the VLSI design process", ["Ed Burdick"], "http://dl.acm.org/citation.cfm?id=802381", 2, "dac", 1981]], "Paul Felton": [0, ["The effects of CAD on the engineering organization (Position paper)", ["Paul Felton"], "http://dl.acm.org/citation.cfm?id=802382", 2, "dac", 1981]], "R. P. Lydick": [0, ["The role of engineering in the evolving technology/automation interface", ["R. P. Lydick"], "http://dl.acm.org/citation.cfm?id=802383", 0, "dac", 1981]], "David R. Lambert": [0, ["Graphics language / one - IBM Corporate-Wide physical design data format", ["David R. Lambert"], "http://dl.acm.org/citation.cfm?id=802384", 7, "dac", 1981]], "Manfred A. Ward": [0, ["A total verification of printed circuit artwork", ["Manfred A. Ward"], "http://dl.acm.org/citation.cfm?id=802385", 6, "dac", 1981]], "Laurin Williams": [0, ["Automatic VLSI layout verification", ["Laurin Williams"], "http://dl.acm.org/citation.cfm?id=802386", 7, "dac", 1981]], "Edwin Kinnen": [0, ["An optimum layer assignment for routing in ICs and PCBs", ["Maciej J. Ciesielski", "Edwin Kinnen"], "http://dl.acm.org/citation.cfm?id=802387", 5, "dac", 1981]], "Isao Shirakawa": [0, ["On the layering problem of multilayer PWB wiring", ["Shuji Tsukiyama", "Ernest S. Kuh", "Isao Shirakawa"], "http://dl.acm.org/citation.cfm?id=802388", 8, "dac", 1981]], "Piotr Koziol": [0, ["TWIGY - a topological algorithm based routing system", ["Michel T. Doreau", "Piotr Koziol"], "http://dl.acm.org/citation.cfm?id=802389", 10, "dac", 1981]], "Larry Cooke": [0, ["A preprocessor for channel routing", ["Ming H. Young", "Larry Cooke"], "http://dl.acm.org/citation.cfm?id=802390", 6, "dac", 1981]], "Michi M. Wada": [0, ["A dogleg \"optimal\" channel router with completion enhancements", ["Michi M. Wada"], "http://dl.acm.org/citation.cfm?id=802391", 7, "dac", 1981]], "Lai-Chering Suen": [0, ["A statistical model for net length estimation", ["Lai-Chering Suen"], "http://dl.acm.org/citation.cfm?id=802392", 6, "dac", 1981]], "Will Sherwood": [0, ["A MOS modelling technique for 4-state true-value hierarchical logic simulation or Karnough knowledge", ["Will Sherwood"], "http://dl.acm.org/citation.cfm?id=802393", 11, "dac", 1981]], "Randal E. Bryant": [0, ["MOSSIM: A switch-level simulator for MOS LSI", ["Randal E. Bryant"], "http://dl.acm.org/citation.cfm?id=802394", 5, "dac", 1981]], "John M. Borky": [0, ["Functional modelling for logic simulation", ["Peter G. Raeth", "John M. Acken", "Gary B. Lamont", "John M. Borky"], "http://dl.acm.org/citation.cfm?id=802395", 5, "dac", 1981]], "Ying W. Ng": [0, ["AIDE - a tool for computer architecture design", ["D. J. Ellenberger", "Ying W. Ng"], "http://dl.acm.org/citation.cfm?id=802396", 8, "dac", 1981]], "L. Weston": [0, ["CELTIC - solving the problems of LSI design with an integrated polycell DA system", ["G. Martin", "J. Berrie", "T. Little", "D. Mackay", "J. McVean", "D. Tomsett", "L. Weston"], "http://dl.acm.org/citation.cfm?id=802397", 8, "dac", 1981]], "Mikio Tachibana": [0, ["An integrated computer aided design system for gate array masterslices: Part 2 the layout design system MARS-M3", ["Chiyoji Tanaka", "Shinichi Murai", "Hiroo Tsuji", "Toshihiko Yahara", "Kaoru Okazaki", "Masayuki Terai", "Reiji Katoh", "Mikio Tachibana"], "http://dl.acm.org/citation.cfm?id=802398", 8, "dac", 1981]], "Sieji Kimura": [0, ["SHARPS: A hierarchical layout system for VLSI", ["Toru Chiba", "Noboru Okuda", "Takashi Kambe", "Ikuo Nishioka", "Tsuneo Inufushi", "Sieji Kimura"], "http://dl.acm.org/citation.cfm?id=802399", 8, "dac", 1981]], "Toshihiko Yahara": [0, ["MILD - A cell-based layout system for MOS-LSI", ["Koji Sato", "Takao Nagai", "Mikio Tachibana", "Hiroyoshi Shimoyama", "Masaru Ozaki", "Toshihiko Yahara"], "http://dl.acm.org/citation.cfm?id=802400", 9, "dac", 1981]], "Leonard Berman": [0, ["On logic comparison", ["Leonard Berman"], "http://dl.acm.org/citation.cfm?id=802403", 8, "dac", 1981]], "Robert K. Montoye": [0, ["Area-time efficient addition in charge based technology", ["Robert K. Montoye"], "http://dl.acm.org/citation.cfm?id=802404", 11, "dac", 1981]], "F. C. Bergsten": [0, ["Computer-Aided Design, Manufacturing, Assembly and Test (CADMAT)", ["F. C. Bergsten"], "http://dl.acm.org/citation.cfm?id=802405", 8, "dac", 1981]], "R. L. Panko": [0, ["Test data verification - not just the final step for test data before release for production testing", ["Peter Solecky", "R. L. Panko"], "http://dl.acm.org/citation.cfm?id=802406", 10, "dac", 1981]], "Robert E. Beaudoin": [0, ["Structured trace diagnosis for LSSD board testing - an alternative to full fault simulated diagnosis", ["Frank C. Hsu", "Peter Solecky", "Robert E. Beaudoin"], "http://dl.acm.org/citation.cfm?id=802407", 7, "dac", 1981]]}