#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002314b8e29c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002314b8e2b50 .scope module, "top" "top" 3 6;
 .timescale 0 0;
v000002314b60b0a0_0 .var/2u "p_arr1", 7 0;
v000002314b8e2ce0_0 .var "st_packed", 7 0;
v000002314b8e2d80 .array/2u "unp_arr1", 0 7, 0 0;
v000002314b9147b0 .array/2u "unp_arr2", 0 7, 0 0;
    .scope S_000002314b8e2b50;
T_0 ;
    %vpi_call/w 3 24 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 3 25 "$dumpvars" {0 0 0};
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000002314b8e2ce0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002314b8e2ce0_0, 4, 4;
    %pushi/vec4 10, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002314b8e2ce0_0, 4, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002314b60b0a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002314b8e2d80, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002314b9147b0, 4, 0;
    %vpi_call/w 3 39 "$display", &A<v000002314b8e2d80, 0> {0 0 0};
    %vpi_call/w 3 40 "$display", &A<v000002314b9147b0, 0> {0 0 0};
    %delay 100, 0;
    %vpi_call/w 3 43 "$display", "at time = %0d", $time, ", end of the sim" {0 0 0};
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "src/top.sv";
