;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMZ 32, 9
	CMP @121, 103
	SPL -1, @-20
	ADD 0, 332
	SPL @0, @12
	SLT <-30, 23
	ADD 0, 332
	DJN 0, <332
	DJN 0, <332
	SUB @127, 106
	SUB 2, <0
	JMN @7, #201
	SUB -207, <-120
	SPL 2, <404
	SLT -101, <20
	SPL <621, -103
	SPL @0, @12
	SPL 2, <404
	ADD <-30, 3
	DJN 0, <332
	ADD <-30, 3
	SUB 22, 0
	SUB 22, 0
	SUB @721, <113
	ADD <-30, 9
	SLT 16, @772
	SUB -207, <-120
	SUB @121, 106
	DJN 10, #2
	ADD 210, @33
	DJN @-21, @-20
	ADD 0, 332
	ADD 0, 332
	SUB @-127, 100
	SUB @-127, 100
	SUB 1, 10
	SUB 1, 10
	ADD 210, @33
	MOV -1, <-20
	SPL 0, <332
	SPL 0, <332
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	ADD #270, <1
	CMP -207, <-120
