{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 18:52:30 2021 " "Info: Processing started: Mon May 10 18:52:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off crc -c crc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off crc -c crc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "usbconnection:inst\|dout\[2\] " "Warning: Node \"usbconnection:inst\|dout\[2\]\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usbconnection:inst\|a_in\[0\] " "Warning: Node \"usbconnection:inst\|a_in\[0\]\" is a latch" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 816 984 24 "clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "usbconnection:inst\|fstate.latch_data_from_host " "Info: Detected ripple clock \"usbconnection:inst\|fstate.latch_data_from_host\" as buffer" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "usbconnection:inst\|fstate.latch_data_from_host" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "usbconnection:inst\|fstate.send_data_host " "Info: Detected ripple clock \"usbconnection:inst\|fstate.send_data_host\" as buffer" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "usbconnection:inst\|fstate.send_data_host" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register usbconnection:inst\|fstate.send_data_host register usbconnection:inst\|a_in\[0\] 287.03 MHz 3.484 ns Internal " "Info: Clock \"clock\" has Internal fmax of 287.03 MHz between source register \"usbconnection:inst\|fstate.send_data_host\" and destination register \"usbconnection:inst\|a_in\[0\]\" (period= 3.484 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.223 ns + Longest register register " "Info: + Longest register to register delay is 1.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usbconnection:inst\|fstate.send_data_host 1 REG LCFF_X2_Y11_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y11_N19; Fanout = 5; REG Node = 'usbconnection:inst\|fstate.send_data_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { usbconnection:inst|fstate.send_data_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.206 ns) 0.666 ns inst3\[0\]~0 2 COMB LCCOMB_X2_Y11_N26 1 " "Info: 2: + IC(0.460 ns) + CELL(0.206 ns) = 0.666 ns; Loc. = LCCOMB_X2_Y11_N26; Fanout = 1; COMB Node = 'inst3\[0\]~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { usbconnection:inst|fstate.send_data_host inst3[0]~0 } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 488 536 40 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 1.223 ns usbconnection:inst\|a_in\[0\] 3 REG LCCOMB_X2_Y11_N22 1 " "Info: 3: + IC(0.351 ns) + CELL(0.206 ns) = 1.223 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 1; REG Node = 'usbconnection:inst\|a_in\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.412 ns ( 33.69 % ) " "Info: Total cell delay = 0.412 ns ( 33.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.811 ns ( 66.31 % ) " "Info: Total interconnect delay = 0.811 ns ( 66.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { usbconnection:inst|fstate.send_data_host inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.223 ns" { usbconnection:inst|fstate.send_data_host {} inst3[0]~0 {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.460ns 0.351ns } { 0.000ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.399 ns - Smallest " "Info: - Smallest clock skew is 1.399 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.392 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 5.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.217 ns) + CELL(0.970 ns) 4.297 ns usbconnection:inst\|fstate.latch_data_from_host 2 REG LCFF_X2_Y11_N13 4 " "Info: 2: + IC(2.217 ns) + CELL(0.970 ns) = 4.297 ns; Loc. = LCFF_X2_Y11_N13; Fanout = 4; REG Node = 'usbconnection:inst\|fstate.latch_data_from_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { clock usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.615 ns) 5.392 ns usbconnection:inst\|a_in\[0\] 3 REG LCCOMB_X2_Y11_N22 1 " "Info: 3: + IC(0.480 ns) + CELL(0.615 ns) = 5.392 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 1; REG Node = 'usbconnection:inst\|a_in\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.695 ns ( 49.98 % ) " "Info: Total cell delay = 2.695 ns ( 49.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.697 ns ( 50.02 % ) " "Info: Total interconnect delay = 2.697 ns ( 50.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { clock usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.392 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 2.217ns 0.480ns } { 0.000ns 1.110ns 0.970ns 0.615ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.993 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.217 ns) + CELL(0.666 ns) 3.993 ns usbconnection:inst\|fstate.send_data_host 2 REG LCFF_X2_Y11_N19 5 " "Info: 2: + IC(2.217 ns) + CELL(0.666 ns) = 3.993 ns; Loc. = LCFF_X2_Y11_N19; Fanout = 5; REG Node = 'usbconnection:inst\|fstate.send_data_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { clock usbconnection:inst|fstate.send_data_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 44.48 % ) " "Info: Total cell delay = 1.776 ns ( 44.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.217 ns ( 55.52 % ) " "Info: Total interconnect delay = 2.217 ns ( 55.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.993 ns" { clock usbconnection:inst|fstate.send_data_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.993 ns" { clock {} clock~combout {} usbconnection:inst|fstate.send_data_host {} } { 0.000ns 0.000ns 2.217ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { clock usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.392 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 2.217ns 0.480ns } { 0.000ns 1.110ns 0.970ns 0.615ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.993 ns" { clock usbconnection:inst|fstate.send_data_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.993 ns" { clock {} clock~combout {} usbconnection:inst|fstate.send_data_host {} } { 0.000ns 0.000ns 2.217ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.614 ns + " "Info: + Micro setup delay of destination is 1.614 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { usbconnection:inst|fstate.send_data_host inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.223 ns" { usbconnection:inst|fstate.send_data_host {} inst3[0]~0 {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.460ns 0.351ns } { 0.000ns 0.206ns 0.206ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { clock usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.392 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 2.217ns 0.480ns } { 0.000ns 1.110ns 0.970ns 0.615ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.993 ns" { clock usbconnection:inst|fstate.send_data_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.993 ns" { clock {} clock~combout {} usbconnection:inst|fstate.send_data_host {} } { 0.000ns 0.000ns 2.217ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register counter:inst5\|74161:inst\|f74161:sub\|87 counter:inst5\|inst3 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"counter:inst5\|74161:inst\|f74161:sub\|87\" and destination register \"counter:inst5\|inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.922 ns + Longest register register " "Info: + Longest register to register delay is 0.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst5\|74161:inst\|f74161:sub\|87 1 REG LCFF_X12_Y11_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N17; Fanout = 4; REG Node = 'counter:inst5\|74161:inst\|f74161:sub\|87'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst5|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.370 ns) 0.814 ns counter:inst5\|inst1 2 COMB LCCOMB_X12_Y11_N28 1 " "Info: 2: + IC(0.444 ns) + CELL(0.370 ns) = 0.814 ns; Loc. = LCCOMB_X12_Y11_N28; Fanout = 1; COMB Node = 'counter:inst5\|inst1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { counter:inst5|74161:inst|f74161:sub|87 counter:inst5|inst1 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/counter.bdf" { { 168 504 552 232 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.922 ns counter:inst5\|inst3 3 REG LCFF_X12_Y11_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.922 ns; Loc. = LCFF_X12_Y11_N29; Fanout = 1; REG Node = 'counter:inst5\|inst3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter:inst5|inst1 counter:inst5|inst3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/counter.bdf" { { 256 560 624 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 51.84 % ) " "Info: Total cell delay = 0.478 ns ( 51.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.444 ns ( 48.16 % ) " "Info: Total interconnect delay = 0.444 ns ( 48.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { counter:inst5|74161:inst|f74161:sub|87 counter:inst5|inst1 counter:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { counter:inst5|74161:inst|f74161:sub|87 {} counter:inst5|inst1 {} counter:inst5|inst3 {} } { 0.000ns 0.444ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.776 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 816 984 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G7 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 816 984 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.776 ns counter:inst5\|inst3 3 REG LCFF_X12_Y11_N29 1 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X12_Y11_N29; Fanout = 1; REG Node = 'counter:inst5\|inst3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk~clkctrl counter:inst5|inst3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/counter.bdf" { { 256 560 624 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 63.98 % ) " "Info: Total cell delay = 1.776 ns ( 63.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 36.02 % ) " "Info: Total interconnect delay = 1.000 ns ( 36.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst5|inst3 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.776 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 816 984 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G7 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 816 984 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.776 ns counter:inst5\|74161:inst\|f74161:sub\|87 3 REG LCFF_X12_Y11_N17 4 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X12_Y11_N17; Fanout = 4; REG Node = 'counter:inst5\|74161:inst\|f74161:sub\|87'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk~clkctrl counter:inst5|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 63.98 % ) " "Info: Total cell delay = 1.776 ns ( 63.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 36.02 % ) " "Info: Total interconnect delay = 1.000 ns ( 36.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter:inst5|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst5|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst5|inst3 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter:inst5|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst5|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/counter.bdf" { { 256 560 624 336 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { counter:inst5|74161:inst|f74161:sub|87 counter:inst5|inst1 counter:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { counter:inst5|74161:inst|f74161:sub|87 {} counter:inst5|inst1 {} counter:inst5|inst3 {} } { 0.000ns 0.444ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst5|inst3 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter:inst5|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst5|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { counter:inst5|inst3 {} } {  } {  } "" } } { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/counter.bdf" { { 256 560 624 336 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "usbconnection:inst\|fstate.set_wr_high usbconnection:inst\|a_in\[0\] clock 623 ps " "Info: Found hold time violation between source  pin or register \"usbconnection:inst\|fstate.set_wr_high\" and destination pin or register \"usbconnection:inst\|a_in\[0\]\" for clock \"clock\" (Hold time is 623 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.629 ns + Largest " "Info: + Largest clock skew is 2.629 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.392 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.217 ns) + CELL(0.970 ns) 4.297 ns usbconnection:inst\|fstate.latch_data_from_host 2 REG LCFF_X2_Y11_N13 4 " "Info: 2: + IC(2.217 ns) + CELL(0.970 ns) = 4.297 ns; Loc. = LCFF_X2_Y11_N13; Fanout = 4; REG Node = 'usbconnection:inst\|fstate.latch_data_from_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { clock usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.615 ns) 5.392 ns usbconnection:inst\|a_in\[0\] 3 REG LCCOMB_X2_Y11_N22 1 " "Info: 3: + IC(0.480 ns) + CELL(0.615 ns) = 5.392 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 1; REG Node = 'usbconnection:inst\|a_in\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.695 ns ( 49.98 % ) " "Info: Total cell delay = 2.695 ns ( 49.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.697 ns ( 50.02 % ) " "Info: Total interconnect delay = 2.697 ns ( 50.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { clock usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.392 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 2.217ns 0.480ns } { 0.000ns 1.110ns 0.970ns 0.615ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.763 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clock~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 2.763 ns usbconnection:inst\|fstate.set_wr_high 3 REG LCFF_X2_Y11_N25 4 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X2_Y11_N25; Fanout = 4; REG Node = 'usbconnection:inst\|fstate.set_wr_high'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clock~clkctrl usbconnection:inst|fstate.set_wr_high } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.28 % ) " "Info: Total cell delay = 1.776 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.72 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clock clock~clkctrl usbconnection:inst|fstate.set_wr_high } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|fstate.set_wr_high {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { clock usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.392 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 2.217ns 0.480ns } { 0.000ns 1.110ns 0.970ns 0.615ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clock clock~clkctrl usbconnection:inst|fstate.set_wr_high } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|fstate.set_wr_high {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.702 ns - Shortest register register " "Info: - Shortest register to register delay is 1.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usbconnection:inst\|fstate.set_wr_high 1 REG LCFF_X2_Y11_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y11_N25; Fanout = 4; REG Node = 'usbconnection:inst\|fstate.set_wr_high'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { usbconnection:inst|fstate.set_wr_high } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.651 ns) 1.145 ns inst3\[0\]~0 2 COMB LCCOMB_X2_Y11_N26 1 " "Info: 2: + IC(0.494 ns) + CELL(0.651 ns) = 1.145 ns; Loc. = LCCOMB_X2_Y11_N26; Fanout = 1; COMB Node = 'inst3\[0\]~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { usbconnection:inst|fstate.set_wr_high inst3[0]~0 } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 488 536 40 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 1.702 ns usbconnection:inst\|a_in\[0\] 3 REG LCCOMB_X2_Y11_N22 1 " "Info: 3: + IC(0.351 ns) + CELL(0.206 ns) = 1.702 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 1; REG Node = 'usbconnection:inst\|a_in\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.857 ns ( 50.35 % ) " "Info: Total cell delay = 0.857 ns ( 50.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 49.65 % ) " "Info: Total interconnect delay = 0.845 ns ( 49.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { usbconnection:inst|fstate.set_wr_high inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.702 ns" { usbconnection:inst|fstate.set_wr_high {} inst3[0]~0 {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.494ns 0.351ns } { 0.000ns 0.651ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { clock usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.392 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 2.217ns 0.480ns } { 0.000ns 1.110ns 0.970ns 0.615ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clock clock~clkctrl usbconnection:inst|fstate.set_wr_high } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|fstate.set_wr_high {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { usbconnection:inst|fstate.set_wr_high inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.702 ns" { usbconnection:inst|fstate.set_wr_high {} inst3[0]~0 {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.494ns 0.351ns } { 0.000ns 0.651ns 0.206ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "usbconnection:inst\|fstate.wait_ntxe_low ntxe clock 4.916 ns register " "Info: tsu for register \"usbconnection:inst\|fstate.wait_ntxe_low\" (data pin = \"ntxe\", clock pin = \"clock\") is 4.916 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.719 ns + Longest pin register " "Info: + Longest pin to register delay is 7.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns ntxe 1 PIN PIN_4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_4; Fanout = 2; PIN Node = 'ntxe'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ntxe } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 216 200 368 232 "ntxe" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.032 ns) + CELL(0.624 ns) 7.611 ns usbconnection:inst\|Selector1~1 2 COMB LCCOMB_X2_Y11_N8 1 " "Info: 2: + IC(6.032 ns) + CELL(0.624 ns) = 7.611 ns; Loc. = LCCOMB_X2_Y11_N8; Fanout = 1; COMB Node = 'usbconnection:inst\|Selector1~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.656 ns" { ntxe usbconnection:inst|Selector1~1 } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.719 ns usbconnection:inst\|fstate.wait_ntxe_low 3 REG LCFF_X2_Y11_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.719 ns; Loc. = LCFF_X2_Y11_N9; Fanout = 2; REG Node = 'usbconnection:inst\|fstate.wait_ntxe_low'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { usbconnection:inst|Selector1~1 usbconnection:inst|fstate.wait_ntxe_low } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.687 ns ( 21.86 % ) " "Info: Total cell delay = 1.687 ns ( 21.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.032 ns ( 78.14 % ) " "Info: Total interconnect delay = 6.032 ns ( 78.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.719 ns" { ntxe usbconnection:inst|Selector1~1 usbconnection:inst|fstate.wait_ntxe_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.719 ns" { ntxe {} ntxe~combout {} usbconnection:inst|Selector1~1 {} usbconnection:inst|fstate.wait_ntxe_low {} } { 0.000ns 0.000ns 6.032ns 0.000ns } { 0.000ns 0.955ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.763 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clock~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 2.763 ns usbconnection:inst\|fstate.wait_ntxe_low 3 REG LCFF_X2_Y11_N9 2 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X2_Y11_N9; Fanout = 2; REG Node = 'usbconnection:inst\|fstate.wait_ntxe_low'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clock~clkctrl usbconnection:inst|fstate.wait_ntxe_low } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.28 % ) " "Info: Total cell delay = 1.776 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.72 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clock clock~clkctrl usbconnection:inst|fstate.wait_ntxe_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|fstate.wait_ntxe_low {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.719 ns" { ntxe usbconnection:inst|Selector1~1 usbconnection:inst|fstate.wait_ntxe_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.719 ns" { ntxe {} ntxe~combout {} usbconnection:inst|Selector1~1 {} usbconnection:inst|fstate.wait_ntxe_low {} } { 0.000ns 0.000ns 6.032ns 0.000ns } { 0.000ns 0.955ns 0.624ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clock clock~clkctrl usbconnection:inst|fstate.wait_ntxe_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|fstate.wait_ntxe_low {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock din\[7\] usbconnection:inst\|fstate.latch_data_from_host 11.043 ns register " "Info: tco from clock \"clock\" to destination pin \"din\[7\]\" through register \"usbconnection:inst\|fstate.latch_data_from_host\" is 11.043 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.993 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.217 ns) + CELL(0.666 ns) 3.993 ns usbconnection:inst\|fstate.latch_data_from_host 2 REG LCFF_X2_Y11_N13 4 " "Info: 2: + IC(2.217 ns) + CELL(0.666 ns) = 3.993 ns; Loc. = LCFF_X2_Y11_N13; Fanout = 4; REG Node = 'usbconnection:inst\|fstate.latch_data_from_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { clock usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 44.48 % ) " "Info: Total cell delay = 1.776 ns ( 44.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.217 ns ( 55.52 % ) " "Info: Total interconnect delay = 2.217 ns ( 55.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.993 ns" { clock usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.993 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} } { 0.000ns 0.000ns 2.217ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.746 ns + Longest register pin " "Info: + Longest register to pin delay is 6.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usbconnection:inst\|fstate.latch_data_from_host 1 REG LCFF_X2_Y11_N13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y11_N13; Fanout = 4; REG Node = 'usbconnection:inst\|fstate.latch_data_from_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.616 ns) 1.370 ns road_sel:inst1\|sel~1 2 COMB LCCOMB_X2_Y11_N6 8 " "Info: 2: + IC(0.754 ns) + CELL(0.616 ns) = 1.370 ns; Loc. = LCCOMB_X2_Y11_N6; Fanout = 8; COMB Node = 'road_sel:inst1\|sel~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { usbconnection:inst|fstate.latch_data_from_host road_sel:inst1|sel~1 } "NODE_NAME" } } { "road_sel.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/road_sel.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.310 ns) + CELL(3.066 ns) 6.746 ns din\[7\] 3 PIN PIN_28 0 " "Info: 3: + IC(2.310 ns) + CELL(3.066 ns) = 6.746 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'din\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.376 ns" { road_sel:inst1|sel~1 din[7] } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 72 192 368 88 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.682 ns ( 54.58 % ) " "Info: Total cell delay = 3.682 ns ( 54.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.064 ns ( 45.42 % ) " "Info: Total interconnect delay = 3.064 ns ( 45.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.746 ns" { usbconnection:inst|fstate.latch_data_from_host road_sel:inst1|sel~1 din[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.746 ns" { usbconnection:inst|fstate.latch_data_from_host {} road_sel:inst1|sel~1 {} din[7] {} } { 0.000ns 0.754ns 2.310ns } { 0.000ns 0.616ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.993 ns" { clock usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.993 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} } { 0.000ns 0.000ns 2.217ns } { 0.000ns 1.110ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.746 ns" { usbconnection:inst|fstate.latch_data_from_host road_sel:inst1|sel~1 din[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.746 ns" { usbconnection:inst|fstate.latch_data_from_host {} road_sel:inst1|sel~1 {} din[7] {} } { 0.000ns 0.754ns 2.310ns } { 0.000ns 0.616ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "usbconnection:inst\|a_in\[0\] din\[0\] clock -2.032 ns register " "Info: th for register \"usbconnection:inst\|a_in\[0\]\" (data pin = \"din\[0\]\", clock pin = \"clock\") is -2.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.392 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.217 ns) + CELL(0.970 ns) 4.297 ns usbconnection:inst\|fstate.latch_data_from_host 2 REG LCFF_X2_Y11_N13 4 " "Info: 2: + IC(2.217 ns) + CELL(0.970 ns) = 4.297 ns; Loc. = LCFF_X2_Y11_N13; Fanout = 4; REG Node = 'usbconnection:inst\|fstate.latch_data_from_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { clock usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.615 ns) 5.392 ns usbconnection:inst\|a_in\[0\] 3 REG LCCOMB_X2_Y11_N22 1 " "Info: 3: + IC(0.480 ns) + CELL(0.615 ns) = 5.392 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 1; REG Node = 'usbconnection:inst\|a_in\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.695 ns ( 49.98 % ) " "Info: Total cell delay = 2.695 ns ( 49.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.697 ns ( 50.02 % ) " "Info: Total interconnect delay = 2.697 ns ( 50.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { clock usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.392 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 2.217ns 0.480ns } { 0.000ns 1.110ns 0.970ns 0.615ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.424 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns din\[0\] 1 PIN PIN_7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_7; Fanout = 1; PIN Node = 'din\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[0] } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 72 192 368 88 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns din~7 2 COMB IOC_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = IOC_X0_Y11_N1; Fanout = 1; COMB Node = 'din~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { din[0] din~7 } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 72 192 368 88 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.603 ns) + CELL(0.319 ns) 6.867 ns inst3\[0\]~0 3 COMB LCCOMB_X2_Y11_N26 1 " "Info: 3: + IC(5.603 ns) + CELL(0.319 ns) = 6.867 ns; Loc. = LCCOMB_X2_Y11_N26; Fanout = 1; COMB Node = 'inst3\[0\]~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.922 ns" { din~7 inst3[0]~0 } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 488 536 40 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 7.424 ns usbconnection:inst\|a_in\[0\] 4 REG LCCOMB_X2_Y11_N22 1 " "Info: 4: + IC(0.351 ns) + CELL(0.206 ns) = 7.424 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 1; REG Node = 'usbconnection:inst\|a_in\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 19.80 % ) " "Info: Total cell delay = 1.470 ns ( 19.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.954 ns ( 80.20 % ) " "Info: Total interconnect delay = 5.954 ns ( 80.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.424 ns" { din[0] din~7 inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.424 ns" { din[0] {} din~7 {} inst3[0]~0 {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 5.603ns 0.351ns } { 0.000ns 0.945ns 0.319ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { clock usbconnection:inst|fstate.latch_data_from_host usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.392 ns" { clock {} clock~combout {} usbconnection:inst|fstate.latch_data_from_host {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 2.217ns 0.480ns } { 0.000ns 1.110ns 0.970ns 0.615ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.424 ns" { din[0] din~7 inst3[0]~0 usbconnection:inst|a_in[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.424 ns" { din[0] {} din~7 {} inst3[0]~0 {} usbconnection:inst|a_in[0] {} } { 0.000ns 0.000ns 5.603ns 0.351ns } { 0.000ns 0.945ns 0.319ns 0.206ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 18:52:31 2021 " "Info: Processing ended: Mon May 10 18:52:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
