{"Source Block": ["verilog-ethernet/rtl/axis_stat_counter.v@89:99@HdlIdDef", "reg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg [TICK_COUNT_WIDTH-1:0] tick_count_reg = 0, tick_count_next;\nreg [BYTE_COUNT_WIDTH-1:0] byte_count_reg = 0, byte_count_next;\nreg [FRAME_COUNT_WIDTH-1:0] frame_count_reg = 0, frame_count_next;\nreg frame_reg = 0, frame_next;\n\nreg store_output;\nreg [$clog2(TOTAL_LENGTH)-1:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [TICK_COUNT_WIDTH-1:0] tick_count_output_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_stat_counter.v@84:94", "// state register\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_OUTPUT_DATA = 2'd1;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg [TICK_COUNT_WIDTH-1:0] tick_count_reg = 0, tick_count_next;\nreg [BYTE_COUNT_WIDTH-1:0] byte_count_reg = 0, byte_count_next;\nreg [FRAME_COUNT_WIDTH-1:0] frame_count_reg = 0, frame_count_next;\nreg frame_reg = 0, frame_next;\n"], ["verilog-ethernet/rtl/axis_stat_counter.v@91:101", "reg [TICK_COUNT_WIDTH-1:0] tick_count_reg = 0, tick_count_next;\nreg [BYTE_COUNT_WIDTH-1:0] byte_count_reg = 0, byte_count_next;\nreg [FRAME_COUNT_WIDTH-1:0] frame_count_reg = 0, frame_count_next;\nreg frame_reg = 0, frame_next;\n\nreg store_output;\nreg [$clog2(TOTAL_LENGTH)-1:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [TICK_COUNT_WIDTH-1:0] tick_count_output_reg = 0;\nreg [BYTE_COUNT_WIDTH-1:0] byte_count_output_reg = 0;\nreg [FRAME_COUNT_WIDTH-1:0] frame_count_output_reg = 0;\n"], ["verilog-ethernet/rtl/axis_stat_counter.v@86:96", "    STATE_IDLE = 2'd0,\n    STATE_OUTPUT_DATA = 2'd1;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg [TICK_COUNT_WIDTH-1:0] tick_count_reg = 0, tick_count_next;\nreg [BYTE_COUNT_WIDTH-1:0] byte_count_reg = 0, byte_count_next;\nreg [FRAME_COUNT_WIDTH-1:0] frame_count_reg = 0, frame_count_next;\nreg frame_reg = 0, frame_next;\n\nreg store_output;\n"], ["verilog-ethernet/rtl/axis_stat_counter.v@89:99", "reg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg [TICK_COUNT_WIDTH-1:0] tick_count_reg = 0, tick_count_next;\nreg [BYTE_COUNT_WIDTH-1:0] byte_count_reg = 0, byte_count_next;\nreg [FRAME_COUNT_WIDTH-1:0] frame_count_reg = 0, frame_count_next;\nreg frame_reg = 0, frame_next;\n\nreg store_output;\nreg [$clog2(TOTAL_LENGTH)-1:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [TICK_COUNT_WIDTH-1:0] tick_count_output_reg = 0;\n"], ["verilog-ethernet/rtl/axis_stat_counter.v@87:97", "    STATE_OUTPUT_DATA = 2'd1;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg [TICK_COUNT_WIDTH-1:0] tick_count_reg = 0, tick_count_next;\nreg [BYTE_COUNT_WIDTH-1:0] byte_count_reg = 0, byte_count_next;\nreg [FRAME_COUNT_WIDTH-1:0] frame_count_reg = 0, frame_count_next;\nreg frame_reg = 0, frame_next;\n\nreg store_output;\nreg [$clog2(TOTAL_LENGTH)-1:0] frame_ptr_reg = 0, frame_ptr_next;\n"], ["verilog-ethernet/rtl/axis_stat_counter.v@92:102", "reg [BYTE_COUNT_WIDTH-1:0] byte_count_reg = 0, byte_count_next;\nreg [FRAME_COUNT_WIDTH-1:0] frame_count_reg = 0, frame_count_next;\nreg frame_reg = 0, frame_next;\n\nreg store_output;\nreg [$clog2(TOTAL_LENGTH)-1:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [TICK_COUNT_WIDTH-1:0] tick_count_output_reg = 0;\nreg [BYTE_COUNT_WIDTH-1:0] byte_count_output_reg = 0;\nreg [FRAME_COUNT_WIDTH-1:0] frame_count_output_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_stat_counter.v@84:94", "// state register\nlocalparam [1:0]\n    STATE_IDLE = 2'd0,\n    STATE_OUTPUT_DATA = 2'd1;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg [TICK_COUNT_WIDTH-1:0] tick_count_reg = 0, tick_count_next;\nreg [BYTE_COUNT_WIDTH-1:0] byte_count_reg = 0, byte_count_next;\nreg [FRAME_COUNT_WIDTH-1:0] frame_count_reg = 0, frame_count_next;\nreg frame_reg = 0, frame_next;\n"], ["verilog-ethernet/rtl/axis_stat_counter.v@86:96", "    STATE_IDLE = 2'd0,\n    STATE_OUTPUT_DATA = 2'd1;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg [TICK_COUNT_WIDTH-1:0] tick_count_reg = 0, tick_count_next;\nreg [BYTE_COUNT_WIDTH-1:0] byte_count_reg = 0, byte_count_next;\nreg [FRAME_COUNT_WIDTH-1:0] frame_count_reg = 0, frame_count_next;\nreg frame_reg = 0, frame_next;\n\nreg store_output;\n"], ["verilog-ethernet/rtl/axis_stat_counter.v@88:98", "\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg [TICK_COUNT_WIDTH-1:0] tick_count_reg = 0, tick_count_next;\nreg [BYTE_COUNT_WIDTH-1:0] byte_count_reg = 0, byte_count_next;\nreg [FRAME_COUNT_WIDTH-1:0] frame_count_reg = 0, frame_count_next;\nreg frame_reg = 0, frame_next;\n\nreg store_output;\nreg [$clog2(TOTAL_LENGTH)-1:0] frame_ptr_reg = 0, frame_ptr_next;\n\n"], ["verilog-ethernet/rtl/axis_stat_counter.v@92:102", "reg [BYTE_COUNT_WIDTH-1:0] byte_count_reg = 0, byte_count_next;\nreg [FRAME_COUNT_WIDTH-1:0] frame_count_reg = 0, frame_count_next;\nreg frame_reg = 0, frame_next;\n\nreg store_output;\nreg [$clog2(TOTAL_LENGTH)-1:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [TICK_COUNT_WIDTH-1:0] tick_count_output_reg = 0;\nreg [BYTE_COUNT_WIDTH-1:0] byte_count_output_reg = 0;\nreg [FRAME_COUNT_WIDTH-1:0] frame_count_output_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_stat_counter.v@87:97", "    STATE_OUTPUT_DATA = 2'd1;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg [TICK_COUNT_WIDTH-1:0] tick_count_reg = 0, tick_count_next;\nreg [BYTE_COUNT_WIDTH-1:0] byte_count_reg = 0, byte_count_next;\nreg [FRAME_COUNT_WIDTH-1:0] frame_count_reg = 0, frame_count_next;\nreg frame_reg = 0, frame_next;\n\nreg store_output;\nreg [$clog2(TOTAL_LENGTH)-1:0] frame_ptr_reg = 0, frame_ptr_next;\n"], ["verilog-ethernet/rtl/axis_stat_counter.v@88:98", "\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\nreg [TICK_COUNT_WIDTH-1:0] tick_count_reg = 0, tick_count_next;\nreg [BYTE_COUNT_WIDTH-1:0] byte_count_reg = 0, byte_count_next;\nreg [FRAME_COUNT_WIDTH-1:0] frame_count_reg = 0, frame_count_next;\nreg frame_reg = 0, frame_next;\n\nreg store_output;\nreg [$clog2(TOTAL_LENGTH)-1:0] frame_ptr_reg = 0, frame_ptr_next;\n\n"]], "Diff Content": {"Delete": [[94, "reg frame_reg = 0, frame_next;\n"]], "Add": [[94, "reg frame_reg = 1'b0, frame_next;\n"]]}}