// Seed: 4178817876
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2,
    output logic id_3,
    output logic id_4,
    output logic id_5,
    input id_6,
    input id_7
);
  assign id_3 = id_7;
  type_20(
      ~id_3, id_3 * 1'b0, 1'h0
  );
  logic id_8;
  logic id_9;
  logic id_10;
  assign id_4 = 1;
  logic id_11;
  logic id_12;
  logic id_13 = 1;
  logic id_14 = 1;
endmodule
