// Seed: 181294865
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output id_11;
  output id_10;
  inout id_9;
  input id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  output id_4;
  inout id_3;
  inout id_2;
  input id_1;
  type_13(
      1, id_5, id_2
  );
  if (1) logic id_11;
  else begin
    initial id_10 = 1;
  end
  always id_5 = 'b0;
  logic id_12;
  assign id_7 = 1;
endmodule
