Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Jan  3 21:08:32 2013
 make -f Makefile hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Thu Jan  3 21:08:39 2013
 make -f Makefile bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm
rm -f implementation/system_map.ncd
rm -f implementation/download.bit
rm -f __xps/system_routed
Done!

********************************************************************************
At Local date and time: Thu Jan  3 21:08:44 2013
 make -f Makefile netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
Done!

********************************************************************************
At Local date and time: Thu Jan  3 21:08:48 2013
 make -f Makefile netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_
   00_b/data/microblaze_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_
   00_b/data/microblaze_v2_1_0.mpd line 320 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_
   00_b/data/microblaze_v2_1_0.mpd line 343 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x79c00000-0x79c0ffff) nf10_encap_0	axi_interconnect_0
  (0x79c20000-0x79c2ffff) nf10_decap_0	axi_interconnect_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/lmb_v10_v1_00_
   a/data/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/lmb_v10_v1_00_
   a/data/lmb_v10_v2_1_0.mpd line 70 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/bram_block_v1_
   00_a/data/bram_block_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 3 master(s) : 6
slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_
   00_b/data/microblaze_v2_1_0.mpd line 378 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_
   00_b/data/microblaze_v2_1_0.mpd line 379 
WARNING:EDK:4180 - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_
   00_b/data/microblaze_v2_1_0.mpd line 385 
WARNING:EDK:4180 - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_
   00_b/data/microblaze_v2_1_0.mpd line 386 
WARNING:EDK:4180 - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_
   00_b/data/microblaze_v2_1_0.mpd line 387 
WARNING:EDK:4180 - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No
   driver found. Port will be driven to GND -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_
   00_b/data/microblaze_v2_1_0.mpd line 423 
WARNING:EDK:4180 - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver
   found. Port will be driven to GND -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_
   00_b/data/microblaze_v2_1_0.mpd line 424 
WARNING:EDK:4180 - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver
   found. Port will be driven to GND -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_
   00_b/data/microblaze_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconne
   ct_v1_02_a/data/axi_interconnect_v2_1_0.mpd line 137 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_
   00_b/data/microblaze_v2_1_0.mpd line 215 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_
   00_b/data/microblaze_v2_1_0.mpd line 318 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_
   00_b/data/microblaze_v2_1_0.mpd line 341 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/lmb_bram_if_cn
   tlr_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/lmb_bram_if_cn
   tlr_v2_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 75 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No synchronous clock conversions in axi_interconnect axi_interconnect_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 236 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 268 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 300 - Copying (BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 332 - Copying (BBD-specified) netlist files.
IPNAME:dma INSTANCE:dma_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 466 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 185 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 220 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_ilmb -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_dlmb -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 160 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 167 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 176 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_bram_block -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 185 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:reset_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 192 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 205 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 236 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_1 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 268 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_2 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 300 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_10g_interface_3 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 332 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 363 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_1 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 371 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_2 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 379 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:diff_input_buf_3 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 387 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_mdio_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 395 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:axi_timebase_wdt_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 408 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_input_arbiter_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 417 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_bram_output_queues_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 432 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_nic_output_port_lookup_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 447 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_axi_sim_transactor_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 458 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dma_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 466 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_decap_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 518 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:nf10_encap_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 533 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 128 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 153 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 160 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 220 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_0_wrapper INSTANCE:nf10_10g_interface_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 236 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_0_wrapper.ngc
../nf10_10g_interface_0_wrapper

Reading NGO file
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_0_wrapper/nf10_10g_interface_0_wrapper.ngc" ...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_0_wrapper/xaui.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_0_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nf10_10g_interface_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_1_wrapper INSTANCE:nf10_10g_interface_1 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 268 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_1_wrapper.ngc
../nf10_10g_interface_1_wrapper

Reading NGO file
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_1_wrapper/nf10_10g_interface_1_wrapper.ngc" ...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_1_wrapper/xaui.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_1_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nf10_10g_interface_1_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_2_wrapper INSTANCE:nf10_10g_interface_2 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 300 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_2_wrapper.ngc
../nf10_10g_interface_2_wrapper

Reading NGO file
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_2_wrapper/nf10_10g_interface_2_wrapper.ngc" ...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_2_wrapper/xaui.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_2_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nf10_10g_interface_2_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_10g_interface_3_wrapper INSTANCE:nf10_10g_interface_3 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 332 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_10g_interface_3_wrapper.ngc
../nf10_10g_interface_3_wrapper

Reading NGO file
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_3_wrapper/nf10_10g_interface_3_wrapper.ngc" ...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_3_wrapper/xaui.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_3_wrapper/xgmac.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_10g_interface_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nf10_10g_interface_3_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 395 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_mdio_0_wrapper.ngc
../nf10_mdio_0_wrapper

Reading NGO file
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_mdio_0_wrapper/nf10_mdio_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_mdio_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nf10_mdio_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_input_arbiter_0_wrapper INSTANCE:nf10_input_arbiter_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 417 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_input_arbiter_0_wrapper.ngc
../nf10_input_arbiter_0_wrapper

Reading NGO file
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_input_arbiter_0_wrapper/nf10_input_arbiter_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_input_arbiter_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nf10_input_arbiter_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_bram_output_queues_0_wrapper INSTANCE:nf10_bram_output_queues_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 432 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd ..
nf10_bram_output_queues_0_wrapper.ngc ../nf10_bram_output_queues_0_wrapper

Reading NGO file
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_bram_output_queues_0_wrapper/nf10_bram_output_queues_0_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_bram_output_queues_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nf10_bram_output_queues_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_nic_output_port_lookup_0_wrapper
INSTANCE:nf10_nic_output_port_lookup_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 447 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd ..
nf10_nic_output_port_lookup_0_wrapper.ngc
../nf10_nic_output_port_lookup_0_wrapper

Reading NGO file
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_nic_output_port_lookup_0_wrapper/nf10_nic_output_port_lookup_0_wr
apper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_nic_output_port_lookup_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nf10_nic_output_port_lookup_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_axi_sim_transactor_0_wrapper INSTANCE:nf10_axi_sim_transactor_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 458 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd ..
nf10_axi_sim_transactor_0_wrapper.ngc ../nf10_axi_sim_transactor_0_wrapper

Reading NGO file
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_axi_sim_transactor_0_wrapper/nf10_axi_sim_transactor_0_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_axi_sim_transactor_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nf10_axi_sim_transactor_0_wrapper.blc"...

NGCBUILD done.
IPNAME:dma_0_wrapper INSTANCE:dma_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 466 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. dma_0_wrapper.ngc ../dma_0_wrapper

Reading NGO file
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/dma_0_wrapper/dma_0_wrapper.ngc" ...
Executing edif2ngd -noa "dma_engine.edf" "dma_engine.ngo"
Release 13.4 - edif2ngd O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 13.4 edif2ngd O.87xd (lin64)
INFO:NgdBuild - Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/data/edif2ngd.pfd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "dma_engine.ngo"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/dma_0_wrapper/dma_engine.ngo"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  21 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_decap_0_wrapper INSTANCE:nf10_decap_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 518 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_decap_0_wrapper.ngc
../nf10_decap_0_wrapper

Reading NGO file
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_decap_0_wrapper/nf10_decap_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_decap_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nf10_decap_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nf10_encap_0_wrapper INSTANCE:nf10_encap_0 -
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/system
.mhs line 533 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vtx240tff1759-2 -intstyle silent -i -sd .. nf10_encap_0_wrapper.ngc
../nf10_encap_0_wrapper

Reading NGO file
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_encap_0_wrapper/nf10_encap_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nf10_encap_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nf10_encap_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 824.00 seconds
Running NetFPGA-10G specific synthesis...
cd synthesis ; for scr in nf10/axi_interconnect_0_wrapper_xst.scr; do \
	xst -ifn ../$scr; \
done;
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex6/data/virtex6.acd>
Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
--> 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "axi_interconnect_0_wrapper_xst.prj"

---- Target Parameters
Target Device                      : Virtex6
Output File Name                   : "../implementation/axi_interconnect_0_wrapper.ngc"

---- Source Options
Top Module Name                    : axi_interconnect_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/axi_interconnect_0_wrapper}

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_upsizer.v" into library axi_interconnect_v1_02_a
Parsing module <axi_upsizer>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/a_upsizer.v" into library axi_interconnect_v1_02_a
Parsing module <a_upsizer>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/w_upsizer.v" into library axi_interconnect_v1_02_a
Parsing module <w_upsizer>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/r_upsizer.v" into library axi_interconnect_v1_02_a
Parsing module <r_upsizer>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/a_downsizer.v" into library axi_interconnect_v1_02_a
Parsing module <a_downsizer>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_downsizer.v" into library axi_interconnect_v1_02_a
Parsing module <axi_downsizer>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/b_downsizer.v" into library axi_interconnect_v1_02_a
Parsing module <b_downsizer>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/r_downsizer.v" into library axi_interconnect_v1_02_a
Parsing module <r_downsizer>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/w_downsizer.v" into library axi_interconnect_v1_02_a
Parsing module <w_downsizer>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_register_slice.v" into library axi_interconnect_v1_02_a
Parsing module <axi_register_slice>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v" into library axi_interconnect_v1_02_a
Parsing module <axic_register_slice>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_data_fifo.v" into library axi_interconnect_v1_02_a
Parsing module <axi_data_fifo>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_fifo.v" into library axi_interconnect_v1_02_a
Parsing module <axic_fifo>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/fifo_gen.v" into library axi_interconnect_v1_02_a
Parsing module <FIFO_GENERATOR_V8_1>.
Parsing module <fifo_gen>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_srl_fifo.v" into library axi_interconnect_v1_02_a
Parsing module <axic_srl_fifo>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_reg_srl_fifo.v" into library axi_interconnect_v1_02_a
Parsing module <axic_reg_srl_fifo>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/ndeep_srl.v" into library axi_interconnect_v1_02_a
Parsing module <ndeep_srl>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_mask_static.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_mask_static>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_mask.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_mask>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel_mask_static.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_sel_mask_static>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel_mask.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_sel_mask>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel_static.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_sel_static>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_sel.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_sel>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v" into library axi_interconnect_v1_02_a
Parsing module <comparator_static>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator.v" into library axi_interconnect_v1_02_a
Parsing module <comparator>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_and.v" into library axi_interconnect_v1_02_a
Parsing module <carry_and>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_latch_and.v" into library axi_interconnect_v1_02_a
Parsing module <carry_latch_and>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_or.v" into library axi_interconnect_v1_02_a
Parsing module <carry_or>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_latch_or.v" into library axi_interconnect_v1_02_a
Parsing module <carry_latch_or>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry.v" into library axi_interconnect_v1_02_a
Parsing module <carry>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux.v" into library axi_interconnect_v1_02_a
Parsing module <mux>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v" into library axi_interconnect_v1_02_a
Parsing module <mux_enc>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/command_fifo.v" into library axi_interconnect_v1_02_a
Parsing module <command_fifo>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar.v" into library axi_interconnect_v1_02_a
Parsing module <crossbar>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" into library axi_interconnect_v1_02_a
Parsing module <crossbar_sasd>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/data_fifo_bank.v" into library axi_interconnect_v1_02_a
Parsing module <data_fifo_bank>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" into library axi_interconnect_v1_02_a
Parsing module <converter_bank>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi3_conv.v" into library axi_interconnect_v1_02_a
Parsing module <axi3_conv>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/a_axi3_conv.v" into library axi_interconnect_v1_02_a
Parsing module <a_axi3_conv>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/w_axi3_conv.v" into library axi_interconnect_v1_02_a
Parsing module <w_axi3_conv>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/r_axi3_conv.v" into library axi_interconnect_v1_02_a
Parsing module <r_axi3_conv>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/register_slice_bank.v" into library axi_interconnect_v1_02_a
Parsing module <register_slice_bank>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/protocol_conv_bank.v" into library axi_interconnect_v1_02_a
Parsing module <protocol_conv_bank>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" into library axi_interconnect_v1_02_a
Parsing module <axi_interconnect>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter.v" into library axi_interconnect_v1_02_a
Parsing module <addr_arbiter>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter_sasd.v" into library axi_interconnect_v1_02_a
Parsing module <addr_arbiter_sasd>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/splitter.v" into library axi_interconnect_v1_02_a
Parsing module <splitter>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/decerr_slave.v" into library axi_interconnect_v1_02_a
Parsing module <decerr_slave>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/si_transactor.v" into library axi_interconnect_v1_02_a
Parsing module <si_transactor>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/wdata_router.v" into library axi_interconnect_v1_02_a
Parsing module <wdata_router>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/wdata_mux.v" into library axi_interconnect_v1_02_a
Parsing module <wdata_mux>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_decoder.v" into library axi_interconnect_v1_02_a
Parsing module <addr_decoder>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/nto1_mux.v" into library axi_interconnect_v1_02_a
Parsing module <nto1_mux>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/arbiter_resp.v" into library axi_interconnect_v1_02_a
Parsing module <arbiter_resp>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_conv.v" into library axi_interconnect_v1_02_a
Parsing module <clock_conv>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_sync_accel.v" into library axi_interconnect_v1_02_a
Parsing module <clock_sync_accel>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_sync_decel.v" into library axi_interconnect_v1_02_a
Parsing module <clock_sync_decel>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axilite_conv.v" into library axi_interconnect_v1_02_a
Parsing module <axilite_conv>.
Analyzing Verilog file "/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/hdl/axi_interconnect_0_wrapper.v" into library work
Parsing module <axi_interconnect_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <axi_interconnect_0_wrapper>.

Elaborating module
<axi_interconnect(C_BASEFAMILY="rtl",C_NUM_SLAVE_SLOTS=3,C_NUM_MASTER_SLOTS=6,C_AXI_ID_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_S_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_M_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000
000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_INTERCONNECT_DATA_WIDTH=32,C_S_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010,C_M_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_M_AXI_BASE_ADDR=16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001111001110000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001111001110000100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001111010100000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000001101000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001111010000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000011000000000000000000000,C_M_AXI_HIGH_ADDR=16384'b0111100111000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100111000010111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101010000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000110100000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011000001111111111111111,C_S_AXI_BASE_ID=512'b0100000000000000000000000000000000100000000000000000000000000000000,C_S_AXI_THREAD_ID_WIDTH=512'b0,C_S_AXI_IS_INTERCONNECT=16'b0,C_S_AXI_ACLK_RATIO=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
0000000000000000000000000000000100000000000000000000000000000001000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000,C_S_AXI_IS_ACLK_ASYNC=16'b0,C_M_AXI_ACLK_RATIO=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000,C_M_AXI_IS_ACLK_ASYNC=16'b0,C_INTERCONNECT_ACLK_RATIO=100000000,C_S_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_S_AXI_SUPPORTS_READ=16'b1111111111111111,C_M_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_M_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=
1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_CONNECTIVITY=512'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111,C_S_AXI_SINGLE_THREAD=16'b0,C_M_AXI_SUPPORTS_REORDERING=16'b1111111111111111,C_S_AXI_SUPPORTS_NARROW_BURST=16'b1111111111111010,C_M_AXI_SUPPORTS_NARROW_BURST=16'b1111111111111101,C_S_AXI_WRITE_ACCEPTANCE=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000
000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_S_AXI_READ_ACCEPTANCE=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_WRITE_ISSUING=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000
0000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_M_AXI_READ_ISSUING=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_S_AXI_ARB_PRIORITY=512'b0,C_M_AXI_SECURE=16'b0,C_S_AXI_WRITE_FIFO_DEPTH=512'b0,C_S_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_S_AXI_WRITE_FIFO_DELAY=16'b0,C_S_AXI_READ_FIFO_DEPTH=512'b0,C_S_AXI_READ_FIFO_TYPE=16'b1111111111111111,C_S_AXI_READ_FIFO_DELAY=16'b0,C_M_AXI_
WRITE_FIFO_DEPTH=512'b0,C_M_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_M_AXI_WRITE_FIFO_DELAY=16'b0,C_M_AXI_READ_FIFO_DEPTH=512'b0,C_M_AXI_READ_FIFO_TYPE=16'b1111111111111111,C_M_AXI_READ_FIFO_DELAY=16'b0,C_S_AXI_AW_REGISTER=512'b0,C_S_AXI_AR_REGISTER=512'b0,C_S_AXI_W_REGISTER=512'b0,C_S_AXI_R_REGISTER=512'b0,C_S_AXI_B_REGISTER=512'b0,C_M_AXI_AW_REGISTER=512'b0,C_M_AXI_AR_REGISTER=512'b0,C_M_AXI_W_REGISTER=512'b0,C_M_AXI_R_REGISTER=512'b0,C_M_AXI_B_REGISTER=512'b0,C_INTERCONNECT_R_REGISTER=0,C_INTERCONNECT_CONNECTIVITY_MODE=0,C_USE_CTRL_PORT=0,C_USE_INTERRUPT=1,C_RANGE_CHECK=1,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32,C_DEBUG=0>.

Elaborating module
<register_slice_bank(C_FAMILY="rtl",C_NUM_SLOTS=3,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000
0000000001000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_DATA_MAX_WIDTH=32,C_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_AW_REGISTER=512'b0,C_AXI_AR_REGISTER=512'b0,C_AXI_W_REGISTER=512'b0,C_AXI_R_REGISTER=512'b0,C_AXI_B_REGISTER=512'b0)>.

Elaborating module <axi_register_slice(C_FAMILY="rtl",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b0100000,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_REG_CONFIG_AW=32'b0,C_REG_CONFIG_AR=32'b0,C_REG_CONFIG_B=32'b0,C_REG_CONFIG_W=32'b0,C_REG_CONFIG_R=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=32'sb0111111,C_REG_CONFIG=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=32'sb0100110,C_REG_CONFIG=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=32'sb011,C_REG_CONFIG=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=32'sb0100100,C_REG_CONFIG=32'b0)>.

Elaborating module
<register_slice_bank(C_FAMILY="rtl",C_NUM_SLOTS=6,C_AXI_ID_WIDTH=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_AXI_ID_MAX_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000
00000000001000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_DATA_MAX_WIDTH=32,C_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_AW_REGISTER=512'b0,C_AXI_AR_REGISTER=512'b0,C_AXI_W_REGISTER=512'b0,C_AXI_R_REGISTER=512'b0,C_AXI_B_REGISTER=512'b0)>.

Elaborating module <axi_register_slice(C_FAMILY="rtl",C_AXI_ID_WIDTH=32'b010,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b0100000,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_REG_CONFIG_AW=32'b0,C_REG_CONFIG_AR=32'b0,C_REG_CONFIG_B=32'b0,C_REG_CONFIG_W=32'b0,C_REG_CONFIG_R=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=32'sb01000000,C_REG_CONFIG=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=32'sb0100111,C_REG_CONFIG=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=32'sb0100,C_REG_CONFIG=32'b0)>.

Elaborating module <axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=32'sb0100101,C_REG_CONFIG=32'b0)>.

Elaborating module
<protocol_conv_bank(C_FAMILY="rtl",C_NUM_SLOTS=6,C_AXI_ID_MAX_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_DATA_MAX_WIDTH=32,C_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>
.

Elaborating module <axilite_conv(C_FAMILY="rtl",C_AXI_ID_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_WRITE=1'b1,C_AXI_SUPPORTS_READ=1'b1,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.

Elaborating module
<converter_bank(C_FAMILY="rtl",C_NUM_SLOTS=3,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_S_AXI_DATA_WIDTH=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_M_AXI_DATA_WIDTH=96'b01000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010,C_AXI_IS_ACLK_ASYNC=16'b0,C_S_AXI_ACLK_RATIO=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000,C_M_AXI_ACLK_RATIO=96'b01011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SU
PPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_HEMISPHERE="si")>.

Elaborating module <clock_conv(C_FAMILY="rtl",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'sb0100000,C_AXI_IS_ACLK_ASYNC=1'b0,C_S_AXI_ACLK_RATIO=32'b0101111101011110000100000000,C_M_AXI_ACLK_RATIO=32'b0101111101011110000100000000,C_AXI_PROTOCOL=32'b010,C_AXI_SUPPORTS_WRITE=1'b1,C_AXI_SUPPORTS_READ=1'b1,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.

Elaborating module
<converter_bank(C_FAMILY="rtl",C_NUM_SLOTS=6,C_AXI_ID_WIDTH=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_AXI_ID_MAX_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_S_AXI_DATA_WIDTH=192'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_M_AXI_DATA_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_AXI_IS_ACLK_ASYNC=16'b0,C_S_AXI_ACLK_RATIO=192'b01011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000,C_M_AXI_ACLK_RATIO=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000
0000001000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_HEMISPHERE="mi")>.

Elaborating module <clock_conv(C_FAMILY="rtl",C_AXI_ID_WIDTH=32'b010,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'sb0100000,C_AXI_IS_ACLK_ASYNC=1'b0,C_S_AXI_ACLK_RATIO=32'b0101111101011110000100000000,C_M_AXI_ACLK_RATIO=32'b0101111101011110000100000000,C_AXI_PROTOCOL=32'b010,C_AXI_SUPPORTS_WRITE=1'b1,C_AXI_SUPPORTS_READ=1'b1,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.

Elaborating module
<data_fifo_bank(C_FAMILY="rtl",C_NUM_SLOTS=3,C_AXI_ID_WIDTH=512'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001,C_AXI_ID_MAX_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_AXI_DATA_WIDTH=96'b01000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_WRITE_FIFO_DEPTH=512'b0,C_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_AXI_WRITE_FIFO_DELAY=16'b0,C
_AXI_READ_FIFO_DEPTH=512'b0,C_AXI_READ_FIFO_TYPE=16'b1111111111111111,C_AXI_READ_FIFO_DELAY=16'b0)>.

Elaborating module <axi_data_fifo(C_FAMILY="rtl",C_AXI_ID_WIDTH=32'b01,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b0100000,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_WRITE_FIFO_DEPTH=32'b0,C_AXI_WRITE_FIFO_TYPE="lut",C_AXI_WRITE_FIFO_DELAY=1'b0,C_AXI_READ_FIFO_DEPTH=32'b0,C_AXI_READ_FIFO_TYPE="lut",C_AXI_READ_FIFO_DELAY=1'b0)>.

Elaborating module
<data_fifo_bank(C_FAMILY="rtl",C_NUM_SLOTS=6,C_AXI_ID_WIDTH=512'b010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_AXI_ID_MAX_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_AXI_DATA_WIDTH=192'b01000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000,C_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_AXI_SUPPORTS_READ=16'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI
_WRITE_FIFO_DEPTH=512'b0,C_AXI_WRITE_FIFO_TYPE=16'b1111111111111111,C_AXI_WRITE_FIFO_DELAY=16'b0,C_AXI_READ_FIFO_DEPTH=512'b0,C_AXI_READ_FIFO_TYPE=16'b1111111111111111,C_AXI_READ_FIFO_DELAY=16'b0)>.

Elaborating module <axi_data_fifo(C_FAMILY="rtl",C_AXI_ID_WIDTH=32'b010,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32'b0100000,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_WRITE_FIFO_DEPTH=32'b0,C_AXI_WRITE_FIFO_TYPE="lut",C_AXI_WRITE_FIFO_DELAY=1'b0,C_AXI_READ_FIFO_DEPTH=32'b0,C_AXI_READ_FIFO_TYPE="lut",C_AXI_READ_FIFO_DELAY=1'b0)>.

Elaborating module
<crossbar_sasd(C_MAX_NUM_SLOTS=16,C_NUM_ADDR_RANGES=16,C_FAMILY="rtl",C_NUM_SLAVE_SLOTS=3,C_NUM_MASTER_SLOTS=6,C_AXI_ID_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_INTERCONNECT_DATA_WIDTH=32,C_AXI_DATA_MAX_WIDTH=32,C_S_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010,C_M_AXI_PROTOCOL=512'b0100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010,C_M_AXI_BASE_ADDR=16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001111001110000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001111001110000100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001111010100000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000001101000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001111010000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000011000000000000000000000,C_M_AXI_HIGH_ADDR=16384'b0111100111000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100111000010111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101010000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000110100000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011000001111111111111111,C_S_AXI_BASE_ID=1024'b01000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000,C_S_AXI_HIGH_ID=1024'b01000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000,C_S_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_S_AXI_SUPPORTS_READ=16'b1111111111111111,C_M_AXI_SUPPORTS_WRITE=16'b1111111111111111,C_M_AXI_SUPPORTS_READ=16
'b1111111111111111,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_S_AXI_ARB_PRIORITY=512'b0,C_M_AXI_SECURE=16'b0,C_INTERCONNECT_R_REGISTER=0,C_USE_CTRL_PORT=0,C_USE_INTERRUPT=1,C_RANGE_CHECK=1,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32>.

Elaborating module <addr_arbiter_sasd(C_FAMILY="rtl",C_NUM_S=3,C_NUM_S_LOG=32'sb010,C_AMESG_WIDTH=61,C_GRANT_ENC=1,C_ARB_PRIORITY=512'b0)>.
WARNING:HDLCompiler:413 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter_sasd.v" Line 200: Result of 16-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter_sasd.v" Line 231: Result of 16-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter_sasd.v" Line 269: Result of 16-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter_sasd.v" Line 287: Result of 4-bit expression is truncated to fit in 2-bit target.

Elaborating module <mux_enc(C_FAMILY="rtl",C_RATIO=3,C_SEL_WIDTH=32'sb010,C_DATA_WIDTH=61)>.

Elaborating module
<addr_decoder(C_FAMILY="rtl",C_NUM_TARGETS=6,C_NUM_TARGETS_LOG=32'sb011,C_NUM_RANGES=16,C_ADDR_WIDTH=32,C_TARGET_ENC=1,C_TARGET_HOT=1,C_REGION_ENC=1,C_BASE_ADDR=16384'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000011110011100000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000011110011100001000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000011110101000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000011010000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000011110100000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000011000000000000000000000,C_HIGH_ADDR=16384'b01111001110000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111001110000101111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111010100000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001101000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111010000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011000001111111111111111,C_TARGET_QUAL=6'b111111,C_RESOLUTION=12>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01000000011000000000,C_DATA_WIDTH=20)>.

Elaborating module <carry_and(C_FAMILY="rtl")>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01111010000000000000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01000001101000000000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01111010100000000000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01111001110000100000,C_DATA_WIDTH=20)>.

Elaborating module <comparator_static(C_FAMILY="rtl",C_VALUE=20'b01111001110000000000,C_DATA_WIDTH=20)>.
WARNING:HDLCompiler:413 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_decoder.v" Line 212: Result of 32-bit expression is truncated to fit in 6-bit target.

Elaborating module <splitter(C_NUM_M=3)>.

Elaborating module <splitter(C_NUM_M=2)>.
WARNING:HDLCompiler:413 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" Line 651: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" Line 664: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <mux_enc(C_FAMILY="rtl",C_RATIO=7,C_SEL_WIDTH=32'sb011,C_DATA_WIDTH=1)>.

Elaborating module <mux_enc(C_FAMILY="rtl",C_RATIO=3,C_SEL_WIDTH=32'sb010,C_DATA_WIDTH=1)>.

Elaborating module <mux_enc(C_FAMILY="rtl",C_RATIO=3,C_SEL_WIDTH=32'sb010,C_DATA_WIDTH=32'sb0100111)>.

Elaborating module <mux_enc(C_FAMILY="rtl",C_RATIO=7,C_SEL_WIDTH=32'sb011,C_DATA_WIDTH=36)>.

Elaborating module <axic_register_slice(C_FAMILY="rtl",C_DATA_WIDTH=36,C_REG_CONFIG=0)>.

Elaborating module <mux_enc(C_FAMILY="rtl",C_RATIO=7,C_SEL_WIDTH=32'sb011,C_DATA_WIDTH=3)>.

Elaborating module <decerr_slave(C_AXI_ID_WIDTH=1,C_AXI_DATA_WIDTH=32,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1)>.
WARNING:HDLCompiler:413 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/decerr_slave.v" Line 208: Result of 32-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <axi_interconnect_0_wrapper>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/hdl/axi_interconnect_0_wrapper.v".
    Summary:
	no macro.
Unit <axi_interconnect_0_wrapper> synthesized.

Synthesizing Unit <axi_interconnect>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v".
        C_BASEFAMILY = "rtl"
        C_NUM_SLAVE_SLOTS = 3
        C_NUM_MASTER_SLOTS = 6
        C_AXI_ID_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_INTERCONNECT_DATA_WIDTH = 32
        C_S_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_M_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_M_AXI_BASE_ADDR =
16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111100111000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111100111000010000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111101010000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000110100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111101000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000001100000000000000
0000000
        C_M_AXI_HIGH_ADDR =
16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100111000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100111000010111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101010000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000110100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001100000111111111
1111111
        C_S_AXI_BASE_ID = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000
        C_S_AXI_THREAD_ID_WIDTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_IS_INTERCONNECT = 16'b0000000000000000
        C_S_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000
        C_S_AXI_IS_ACLK_ASYNC = 16'b0000000000000000
        C_M_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000
        C_M_AXI_IS_ACLK_ASYNC = 16'b0000000000000000
        C_INTERCONNECT_ACLK_RATIO = 100000000
        C_S_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_S_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_M_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_M_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_CONNECTIVITY = 512'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
        C_S_AXI_SINGLE_THREAD = 16'b0000000000000000
        C_M_AXI_SUPPORTS_REORDERING = 16'b1111111111111111
        C_S_AXI_SUPPORTS_NARROW_BURST = 16'b1111111111111010
        C_M_AXI_SUPPORTS_NARROW_BURST = 16'b1111111111111101
        C_S_AXI_WRITE_ACCEPTANCE = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_S_AXI_READ_ACCEPTANCE = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_M_AXI_WRITE_ISSUING = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_M_AXI_READ_ISSUING = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_S_AXI_ARB_PRIORITY = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_SECURE = 16'b0000000000000000
        C_S_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_S_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_S_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_S_AXI_READ_FIFO_DELAY = 16'b0000000000000000
        C_M_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_M_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_M_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_M_AXI_READ_FIFO_DELAY = 16'b0000000000000000
        C_S_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_S_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_INTERCONNECT_R_REGISTER = 0
        C_USE_CTRL_PORT = 0
        C_USE_INTERRUPT = 1
        C_RANGE_CHECK = 1
        C_S_AXI_CTRL_ADDR_WIDTH = 32
        C_S_AXI_CTRL_DATA_WIDTH = 32
        C_INTERCONNECT_CONNECTIVITY_MODE = 0
        C_DEBUG = 0
    Set property "syn_keep = 1" for signal <INTERCONNECT_ARESETN>.
    Set property "KEEP = TRUE" for signal <INTERCONNECT_ARESETN>.
WARNING:Xst:647 - Input <S_AXI_AWID<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLEN<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWSIZE<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWBURST<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLOCK<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWCACHE<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWQOS<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWUSER<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WLAST<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLEN<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARSIZE<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARBURST<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLOCK<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARCACHE<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARQOS<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RLAST<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_BID> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_BUSER> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_RID> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_RLAST> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <S_AXI_RUSER> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <M_AXI_AWREGION> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <M_AXI_WID> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1243: Output port <M_AXI_ARREGION> of the instance <si_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1364: Output port <M_AXI_AWUSER> of the instance <mi_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1364: Output port <M_AXI_WUSER> of the instance <mi_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1364: Output port <M_AXI_ARUSER> of the instance <mi_register_slice_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1597: Output port <M_AXI_RESET_OUT_N> of the instance <si_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1597: Output port <M_AXI_AWREGION> of the instance <si_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1597: Output port <M_AXI_ARREGION> of the instance <si_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1721: Output port <S_AXI_RESET_OUT_N> of the instance <mi_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1721: Output port <INTERCONNECT_RESET_OUT_N> of the instance <mi_converter_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1845: Output port <M_AXI_AWREGION> of the instance <si_data_fifo_bank> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_interconnect.v" line 1845: Output port <M_AXI_ARREGION> of the instance <si_data_fifo_bank> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_interconnect> synthesized.

Synthesizing Unit <register_slice_bank_1>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/register_slice_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 3
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
WARNING:Xst:647 - Input <S_AXI_AWID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <register_slice_bank_1> synthesized.

Synthesizing Unit <axi_register_slice_1>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_register_slice.v".
        C_FAMILY = "rtl"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 32'b00000000000000000000000000000000
        C_REG_CONFIG_W = 32'b00000000000000000000000000000000
        C_REG_CONFIG_B = 32'b00000000000000000000000000000000
        C_REG_CONFIG_AR = 32'b00000000000000000000000000000000
        C_REG_CONFIG_R = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <S_AXI_AWUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_register_slice_1> synthesized.

Synthesizing Unit <axic_register_slice_1>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "rtl"
        C_DATA_WIDTH = 63
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_1> synthesized.

Synthesizing Unit <axic_register_slice_2>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "rtl"
        C_DATA_WIDTH = 38
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_2> synthesized.

Synthesizing Unit <axic_register_slice_3>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "rtl"
        C_DATA_WIDTH = 3
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_3> synthesized.

Synthesizing Unit <axic_register_slice_4>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "rtl"
        C_DATA_WIDTH = 36
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_4> synthesized.

Synthesizing Unit <register_slice_bank_2>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/register_slice_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 6
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_AXI_ID_MAX_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_AW_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_AR_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_W_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_R_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_B_REGISTER = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Summary:
	no macro.
Unit <register_slice_bank_2> synthesized.

Synthesizing Unit <axi_register_slice_2>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_register_slice.v".
        C_FAMILY = "rtl"
        C_AXI_ID_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 32'b00000000000000000000000000000000
        C_REG_CONFIG_W = 32'b00000000000000000000000000000000
        C_REG_CONFIG_B = 32'b00000000000000000000000000000000
        C_REG_CONFIG_AR = 32'b00000000000000000000000000000000
        C_REG_CONFIG_R = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <S_AXI_AWUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_register_slice_2> synthesized.

Synthesizing Unit <axic_register_slice_5>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "rtl"
        C_DATA_WIDTH = 64
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_5> synthesized.

Synthesizing Unit <axic_register_slice_6>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "rtl"
        C_DATA_WIDTH = 39
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_6> synthesized.

Synthesizing Unit <axic_register_slice_7>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "rtl"
        C_DATA_WIDTH = 4
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_7> synthesized.

Synthesizing Unit <axic_register_slice_8>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "rtl"
        C_DATA_WIDTH = 37
        C_REG_CONFIG = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_8> synthesized.

Synthesizing Unit <protocol_conv_bank>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/protocol_conv_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 6
        C_AXI_ID_MAX_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
WARNING:Xst:647 - Input <S_AXI_AWLEN<47:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWSIZE<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWBURST<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLOCK<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWCACHE<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWREGION<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWQOS<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WLAST<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLEN<47:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARSIZE<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARBURST<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLOCK<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARCACHE<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARREGION<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARQOS<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RLAST<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <protocol_conv_bank> synthesized.

Synthesizing Unit <axilite_conv>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axilite_conv.v".
        C_FAMILY = "rtl"
        C_AXI_ID_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_WRITE = 1
        C_AXI_SUPPORTS_READ = 1
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
    Found 1-bit register for signal <write_active>.
    Found 1-bit register for signal <busy>.
    Found 2-bit register for signal <s_axid>.
    Found 1-bit register for signal <read_active>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <axilite_conv> synthesized.

Synthesizing Unit <converter_bank_1>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 3
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 96'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_S_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000
        C_M_AXI_ACLK_RATIO = 96'b000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000
        C_AXI_IS_ACLK_ASYNC = 16'b0000000000000000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_HEMISPHERE = "si"
WARNING:Xst:647 - Input <S_AXI_AWID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[1].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[2].clock_conv_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <converter_bank_1> synthesized.

Synthesizing Unit <clock_conv_1>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_conv.v".
        C_FAMILY = "rtl"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_S_AXI_ACLK_RATIO = 32'b00000101111101011110000100000000
        C_M_AXI_ACLK_RATIO = 32'b00000101111101011110000100000000
        C_AXI_IS_ACLK_ASYNC = 1'b0
        C_AXI_PROTOCOL = 32'b00000000000000000000000000000010
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_SUPPORTS_WRITE = 1
        C_AXI_SUPPORTS_READ = 1
    Set property "shift_extract = no" for signal <m_axi_reset_resync>.
    Set property "IOB = FALSE" for signal <m_axi_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <m_axi_reset_resync>.
    Set property "shift_extract = no" for signal <s_axi_reset_resync>.
    Set property "IOB = FALSE" for signal <s_axi_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <s_axi_reset_resync>.
    Set property "shift_extract = no" for signal <interconnect_reset_resync>.
    Set property "IOB = FALSE" for signal <interconnect_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <interconnect_reset_resync>.
    Set property "shift_extract = no" for signal <interconnect_reset_pipe>.
    Set property "shift_extract = no" for signal <m_axi_reset_pipe>.
    Set property "shift_extract = no" for signal <s_axi_reset_pipe>.
    Set property "KEEP = TRUE" for signal <S_AXI_ACLK>.
    Set property "KEEP = TRUE" for signal <M_AXI_ACLK>.
    Set property "syn_keep = 1" for signal <m_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <m_async_conv_reset>.
    Set property "shift_extract = no" for signal <m_async_conv_reset>.
    Set property "IOB = FALSE" for signal <m_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <m_async_conv_reset>.
    Set property "syn_keep = 1" for signal <s_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <s_async_conv_reset>.
    Set property "shift_extract = no" for signal <s_async_conv_reset>.
    Set property "IOB = FALSE" for signal <s_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <s_async_conv_reset>.
    Found 3-bit register for signal <interconnect_reset_resync>.
    Found 3-bit register for signal <interconnect_reset_pipe>.
    Found 1-bit register for signal <s_async_conv_reset>.
    Found 1-bit register for signal <m_async_conv_reset>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal S_AXI_ACLK may hinder XST clustering optimizations.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <clock_conv_1> synthesized.

Synthesizing Unit <converter_bank_2>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 6
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_AXI_ID_MAX_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 192'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_M_AXI_DATA_WIDTH = 512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_S_AXI_ACLK_RATIO = 192'b000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000
        C_M_AXI_ACLK_RATIO = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000000001011111010111100001000000000000010111110101111000010000000000000101111101011110000100000000
        C_AXI_IS_ACLK_ASYNC = 16'b0000000000000000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_HEMISPHERE = "mi"
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[1].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[2].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[3].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[4].clock_conv_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/converter_bank.v" line 549: Output port <INTERCONNECT_RESET_OUT_N> of the instance <gen_conv_slot[5].clock_conv_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <converter_bank_2> synthesized.

Synthesizing Unit <clock_conv_2>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/clock_conv.v".
        C_FAMILY = "rtl"
        C_AXI_ID_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_S_AXI_ACLK_RATIO = 32'b00000101111101011110000100000000
        C_M_AXI_ACLK_RATIO = 32'b00000101111101011110000100000000
        C_AXI_IS_ACLK_ASYNC = 1'b0
        C_AXI_PROTOCOL = 32'b00000000000000000000000000000010
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_SUPPORTS_WRITE = 1
        C_AXI_SUPPORTS_READ = 1
    Set property "shift_extract = no" for signal <m_axi_reset_resync>.
    Set property "IOB = FALSE" for signal <m_axi_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <m_axi_reset_resync>.
    Set property "shift_extract = no" for signal <s_axi_reset_resync>.
    Set property "IOB = FALSE" for signal <s_axi_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <s_axi_reset_resync>.
    Set property "shift_extract = no" for signal <interconnect_reset_resync>.
    Set property "IOB = FALSE" for signal <interconnect_reset_resync>.
    Set property "equivalent_register_removal = no" for signal <interconnect_reset_resync>.
    Set property "shift_extract = no" for signal <interconnect_reset_pipe>.
    Set property "shift_extract = no" for signal <m_axi_reset_pipe>.
    Set property "shift_extract = no" for signal <s_axi_reset_pipe>.
    Set property "KEEP = TRUE" for signal <S_AXI_ACLK>.
    Set property "KEEP = TRUE" for signal <M_AXI_ACLK>.
    Set property "syn_keep = 1" for signal <m_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <m_async_conv_reset>.
    Set property "shift_extract = no" for signal <m_async_conv_reset>.
    Set property "IOB = FALSE" for signal <m_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <m_async_conv_reset>.
    Set property "syn_keep = 1" for signal <s_async_conv_reset>.
    Set property "KEEP = TRUE" for signal <s_async_conv_reset>.
    Set property "shift_extract = no" for signal <s_async_conv_reset>.
    Set property "IOB = FALSE" for signal <s_async_conv_reset>.
    Set property "equivalent_register_removal = no" for signal <s_async_conv_reset>.
    Found 3-bit register for signal <interconnect_reset_resync>.
    Found 3-bit register for signal <interconnect_reset_pipe>.
    Found 1-bit register for signal <s_async_conv_reset>.
    Found 1-bit register for signal <m_async_conv_reset>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal S_AXI_ACLK may hinder XST clustering optimizations.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <clock_conv_2> synthesized.

Synthesizing Unit <data_fifo_bank_1>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/data_fifo_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 3
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001
        C_AXI_ID_MAX_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 96'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_AXI_READ_FIFO_DELAY = 16'b0000000000000000
WARNING:Xst:647 - Input <S_AXI_AWID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <data_fifo_bank_1> synthesized.

Synthesizing Unit <axi_data_fifo_1>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_data_fifo.v".
        C_FAMILY = "rtl"
        C_AXI_ID_WIDTH = 1
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_WRITE_FIFO_DEPTH = 0
        C_AXI_WRITE_FIFO_TYPE = "lut"
        C_AXI_WRITE_FIFO_DELAY = 0
        C_AXI_READ_FIFO_DEPTH = 0
        C_AXI_READ_FIFO_TYPE = "lut"
        C_AXI_READ_FIFO_DELAY = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_data_fifo_1> synthesized.

Synthesizing Unit <data_fifo_bank_2>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/data_fifo_bank.v".
        C_FAMILY = "rtl"
        C_NUM_SLOTS = 6
        C_AXI_ID_WIDTH = 512'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_AXI_ID_MAX_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_AXI_DATA_WIDTH = 192'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000
        C_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_WRITE_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_WRITE_FIFO_TYPE = 16'b1111111111111111
        C_AXI_WRITE_FIFO_DELAY = 16'b0000000000000000
        C_AXI_READ_FIFO_DEPTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_READ_FIFO_TYPE = 16'b1111111111111111
        C_AXI_READ_FIFO_DELAY = 16'b0000000000000000
    Summary:
	no macro.
Unit <data_fifo_bank_2> synthesized.

Synthesizing Unit <axi_data_fifo_2>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axi_data_fifo.v".
        C_FAMILY = "rtl"
        C_AXI_ID_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 32
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_AXI_WRITE_FIFO_DEPTH = 0
        C_AXI_WRITE_FIFO_TYPE = "lut"
        C_AXI_WRITE_FIFO_DELAY = 0
        C_AXI_READ_FIFO_DEPTH = 0
        C_AXI_READ_FIFO_TYPE = "lut"
        C_AXI_READ_FIFO_DELAY = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_data_fifo_2> synthesized.

Synthesizing Unit <crossbar_sasd>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v".
        C_MAX_NUM_SLOTS = 16
        C_NUM_ADDR_RANGES = 16
        C_FAMILY = "rtl"
        C_NUM_SLAVE_SLOTS = 3
        C_NUM_MASTER_SLOTS = 6
        C_AXI_ID_WIDTH = 2
        C_S_AXI_ID_WIDTH = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_AXI_ADDR_WIDTH = 32
        C_INTERCONNECT_DATA_WIDTH = 32
        C_AXI_DATA_MAX_WIDTH = 32
        C_S_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_M_AXI_PROTOCOL = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010
        C_M_AXI_BASE_ADDR =
16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111100111000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111100111000010000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111101010000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000110100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111101000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000001100000000000000
0000000
        C_M_AXI_HIGH_ADDR =
16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100111000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100111000010111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101010000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000110100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001100000111111111
1111111
        C_S_AXI_BASE_ID =
1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000
000000
        C_S_AXI_HIGH_ID =
1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000
000000
        C_S_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_S_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_M_AXI_SUPPORTS_WRITE = 16'b1111111111111111
        C_M_AXI_SUPPORTS_READ = 16'b1111111111111111
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_S_AXI_ARB_PRIORITY = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_M_AXI_SECURE = 16'b0000000000000000
        C_INTERCONNECT_R_REGISTER = 0
        C_USE_CTRL_PORT = 0
        C_USE_INTERRUPT = 1
        C_RANGE_CHECK = 1
        C_S_AXI_CTRL_ADDR_WIDTH = 32
        C_S_AXI_CTRL_DATA_WIDTH = 32
WARNING:Xst:647 - Input <M_AXI_BID<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RID<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_AWADDR<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_WDATA<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_ARADDR<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_WVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_BREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_ARVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_CTRL_RREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" line 1022: Output port <S_AXI_BID> of the instance <gen_crossbar.gen_decerr.decerr_slave_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/crossbar_sasd.v" line 1022: Output port <S_AXI_RID> of the instance <gen_crossbar.gen_decerr.decerr_slave_inst> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <m_atarget_enc>.
    Found 7-bit register for signal <m_atarget_hot>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <crossbar_sasd> synthesized.

Synthesizing Unit <addr_arbiter_sasd>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_arbiter_sasd.v".
        C_FAMILY = "rtl"
        C_NUM_S = 3
        C_NUM_S_LOG = 2
        C_AMESG_WIDTH = 61
        C_GRANT_ENC = 1
        C_ARB_PRIORITY = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Found 3-bit register for signal <s_arvalid_reg>.
    Found 1-bit register for signal <m_valid_i>.
    Found 3-bit register for signal <s_ready_i>.
    Found 3-bit register for signal <m_grant_hot_i>.
    Found 2-bit register for signal <m_grant_enc_i>.
    Found 1-bit register for signal <any_grant>.
    Found 3-bit register for signal <last_rr_hot>.
    Found 1-bit register for signal <grant_rnw>.
    Found 61-bit register for signal <m_amesg_i>.
    Found 3-bit register for signal <s_awvalid_reg>.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <addr_arbiter_sasd> synthesized.

Synthesizing Unit <mux_enc_1>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "rtl"
        C_RATIO = 3
        C_SEL_WIDTH = 2
        C_DATA_WIDTH = 61
    Summary:
	no macro.
Unit <mux_enc_1> synthesized.

Synthesizing Unit <addr_decoder>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/addr_decoder.v".
        C_FAMILY = "rtl"
        C_NUM_TARGETS = 6
        C_NUM_TARGETS_LOG = 3
        C_NUM_RANGES = 16
        C_ADDR_WIDTH = 32
        C_TARGET_ENC = 1
        C_TARGET_HOT = 1
        C_REGION_ENC = 1
        C_BASE_ADDR =
16384'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111100111000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111100111000010000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111101010000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000110100000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000111101000000000000000000
0000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000001100000000000000
0000000
        C_HIGH_ADDR =
16384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100111000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100111000010111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101010000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000110100000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101000000000111111111
1111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001100000111111111
1111111
        C_TARGET_QUAL = 6'b111111
        C_RESOLUTION = 12
        C_COMPARATOR_THRESHOLD = 6
WARNING:Xst:647 - Input <ADDR<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <addr_decoder> synthesized.

Synthesizing Unit <comparator_static_1>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01000000011000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_1> synthesized.

Synthesizing Unit <carry_and>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/carry_and.v".
        C_FAMILY = "rtl"
    Summary:
	no macro.
Unit <carry_and> synthesized.

Synthesizing Unit <comparator_static_2>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01111010000000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_2> synthesized.

Synthesizing Unit <comparator_static_3>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01000001101000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_3> synthesized.

Synthesizing Unit <comparator_static_4>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01111010100000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_4> synthesized.

Synthesizing Unit <comparator_static_5>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01111001110000100000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_5> synthesized.

Synthesizing Unit <comparator_static_6>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/comparator_static.v".
        C_FAMILY = "rtl"
        C_VALUE = 20'b01111001110000000000
        C_DATA_WIDTH = 20
    Summary:
	no macro.
Unit <comparator_static_6> synthesized.

Synthesizing Unit <splitter_1>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/splitter.v".
        C_NUM_M = 3
    Found 3-bit register for signal <m_ready_d>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <splitter_1> synthesized.

Synthesizing Unit <splitter_2>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/splitter.v".
        C_NUM_M = 2
    Found 2-bit register for signal <m_ready_d>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <splitter_2> synthesized.

Synthesizing Unit <mux_enc_2>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "rtl"
        C_RATIO = 7
        C_SEL_WIDTH = 3
        C_DATA_WIDTH = 1
    Summary:
	no macro.
Unit <mux_enc_2> synthesized.

Synthesizing Unit <mux_enc_3>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "rtl"
        C_RATIO = 3
        C_SEL_WIDTH = 2
        C_DATA_WIDTH = 1
    Summary:
	no macro.
Unit <mux_enc_3> synthesized.

Synthesizing Unit <mux_enc_4>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "rtl"
        C_RATIO = 3
        C_SEL_WIDTH = 2
        C_DATA_WIDTH = 39
    Summary:
	no macro.
Unit <mux_enc_4> synthesized.

Synthesizing Unit <mux_enc_5>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "rtl"
        C_RATIO = 7
        C_SEL_WIDTH = 3
        C_DATA_WIDTH = 36
    Summary:
	no macro.
Unit <mux_enc_5> synthesized.

Synthesizing Unit <axic_register_slice_9>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/axic_register_slice.v".
        C_FAMILY = "rtl"
        C_DATA_WIDTH = 36
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axic_register_slice_9> synthesized.

Synthesizing Unit <mux_enc_6>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/mux_enc.v".
        C_FAMILY = "rtl"
        C_RATIO = 7
        C_SEL_WIDTH = 3
        C_DATA_WIDTH = 3
    Summary:
	no macro.
Unit <mux_enc_6> synthesized.

Synthesizing Unit <decerr_slave>.
    Related source file is "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/hdl/verilog/decerr_slave.v".
        C_AXI_ID_WIDTH = 1
        C_AXI_DATA_WIDTH = 32
        C_AXI_BUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
    Found 1-bit register for signal <s_axi_awready_i>.
    Found 1-bit register for signal <s_axi_wready_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 1-bit register for signal <s_axi_bid_i>.
    Found 1-bit register for signal <read_cs>.
    Found 1-bit register for signal <s_axi_arready_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Found 1-bit register for signal <s_axi_rlast_i>.
    Found 1-bit register for signal <s_axi_rid_i>.
    Found 8-bit register for signal <read_cnt>.
    Found 2-bit register for signal <write_cs>.
    Found finite state machine <FSM_0> for signal <write_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | S_AXI_ARESET (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <GND_46_o_GND_46_o_sub_20_OUT<7:0>> created at line 208.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <decerr_slave> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit subtractor                                      : 1
# Registers                                            : 82
 1-bit register                                        : 46
 2-bit register                                        : 8
 3-bit register                                        : 25
 61-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 5
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 7
 61-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <decerr_slave>.
The following registers are absorbed into counter <read_cnt>: 1 register on signal <read_cnt>.
Unit <decerr_slave> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 8-bit down counter                                    : 1
# Registers                                            : 205
 Flip-Flops                                            : 205
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 4
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 7
 61-bit 2-to-1 multiplexer                             : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <m_grant_enc_i_0> in Unit <addr_arbiter_sasd> is equivalent to the following FF/Latch, which will be removed : <last_rr_hot_1> 
INFO:Xst:2261 - The FF/Latch <read_cs_0> in Unit <decerr_slave> is equivalent to the following FF/Latch, which will be removed : <s_axi_rvalid_i> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/FSM_0> on signal <write_cs[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

Optimizing unit <axi_interconnect_0_wrapper> ...

Optimizing unit <axi_interconnect> ...

Optimizing unit <clock_conv_1> ...

Optimizing unit <protocol_conv_bank> ...

Optimizing unit <axilite_conv> ...

Optimizing unit <clock_conv_2> ...

Optimizing unit <crossbar_sasd> ...

Optimizing unit <addr_arbiter_sasd> ...

Optimizing unit <splitter_1> ...

Optimizing unit <splitter_2> ...

Optimizing unit <decerr_slave> ...
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst, both signals M_AXI_ACLK and axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal M_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst, both signals M_AXI_ACLK and axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal M_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst, both signals S_AXI_ACLK and axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst, both signals S_AXI_ACLK and axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst, both signals S_AXI_ACLK and axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst, both signals S_AXI_ACLK and axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst, both signals S_AXI_ACLK and axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1303 - From in and out of unit axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst, both signals S_AXI_ACLK and axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK have a KEEP attribute, signal S_AXI_ACLK will be lost.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_44> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_42> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_41> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_40> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_39> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_38> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_37> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_36> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_35> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_34> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/s_axid_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/s_axid_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/s_axid_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/s_axid_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/s_axid_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/s_axid_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/s_axid_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_pipe_2> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_pipe_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_pipe_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_60> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_59> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_58> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_57> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_56> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_55> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_54> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_53> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_52> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_51> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_50> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_46> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_45> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_1> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_0> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:2677 - Node <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_43> of sequential type is unconnected in block <axi_interconnect_0_wrapper>.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_4> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_5> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_6> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_7> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd1> in Unit <axi_interconnect_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_bvalid_i> 
INFO:Xst:2261 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd2> in Unit <axi_interconnect_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_wready_i> 
INFO:Xst:2261 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_rlast_i> in Unit <axi_interconnect_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cs_0> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block axi_interconnect_0_wrapper, actual ratio is 1.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
FlipFlop axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw has been replicated 1 time(s)
FlipFlop axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 has been replicated 1 time(s)
FlipFlop axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2 has been replicated 1 time(s)
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 143
 Flip-Flops                                            : 143

=========================================================================
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> (without init value) has a constant value of 0 in block <axi_interconnect_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : axi_interconnect_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 485
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 39
#      LUT3                        : 62
#      LUT4                        : 68
#      LUT5                        : 141
#      LUT6                        : 163
#      MUXF7                       : 6
#      VCC                         : 1
# FlipFlops/Latches                : 143
#      FD                          : 30
#      FDE                         : 35
#      FDP                         : 27
#      FDR                         : 39
#      FDRE                        : 7
#      FDS                         : 4
#      FDSE                        : 1

Device utilization summary:
---------------------------

Selected Device : 6vcx75tff484-2 


Slice Logic Utilization: 
 Number of Slice Registers:             143  out of  93120     0% 
 Number of Slice LUTs:                  477  out of  46560     1% 
    Number used as Logic:               477  out of  46560     1% 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    524
   Number with an unused Flip Flop:     381  out of    524    72% 
   Number with an unused LUT:            47  out of    524     8% 
   Number of fully used LUT-FF pairs:    96  out of    524    18% 
   Number of unique control sets:        30

IO Utilization: 
 Number of IOs:                        2140
 Number of bonded IOBs:                   0  out of    240     0% 

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                    | Clock buffer(FF name)                                                                                | Load  |
--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK| NONE(axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_2)| 116   |
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK| NONE(axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset)       | 1     |
axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/S_AXI_ACLK| NONE(axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset)       | 1     |
axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/S_AXI_ACLK| NONE(axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset)       | 1     |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK| NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset)       | 4     |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK| NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset)       | 4     |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK| NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset)       | 4     |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK| NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_async_conv_reset)       | 4     |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK| NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_async_conv_reset)       | 4     |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK| NONE(axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_async_conv_reset)       | 4     |
--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.296ns (Maximum Frequency: 303.412MHz)
   Minimum input arrival time before clock: 3.086ns
   Maximum output required time after clock: 2.174ns
   Maximum combinational path delay: 1.480ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Clock period: 3.296ns (frequency: 303.412MHz)
  Total number of paths / destination ports: 2835 / 173
-------------------------------------------------------------------------
Delay:               3.296ns (Levels of Logic = 6)
  Source:            axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:       axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant (FF)
  Source Clock:      axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.317   0.568  axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_0)
     LUT4:I1->O            3   0.061   0.438  axi_interconnect_0/gen_sasd.crossbar_sasd_0/mi_awvalid<0>1 (axi_interconnect_0/cb_mf_awvalid<0>)
     LUT6:I4->O            1   0.061   0.426  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O10 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O9)
     LUT6:I4->O            1   0.061   0.426  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O12 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O11)
     LUT6:I4->O            5   0.061   0.380  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O13 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/mi_awready_mux)
     LUT6:I5->O            4   0.061   0.374  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_awready)
     LUT6:I5->O            1   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant_glue_set (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant
    ----------------------------------------
    Total                      3.296ns (0.683ns logic, 2.613ns route)
                                       (20.71553340gic, 79.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.872ns (frequency: 534.331MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.872ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.733  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            2   0.061   0.699  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/_n010311 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/_n01031)
     LUT5:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      1.872ns (0.439ns logic, 1.433ns route)
                                       (23.51560135gic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.872ns (frequency: 534.331MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.872ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.733  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            2   0.061   0.699  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/_n010311 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/_n01031)
     LUT5:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      1.872ns (0.439ns logic, 1.433ns route)
                                       (23.51564732gic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.874ns (frequency: 533.518MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.874ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/write_active to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.317   0.741  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I0->O            1   0.061   0.694  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/_n010311 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/_n01031)
     LUT5:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_active_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      1.874ns (0.439ns logic, 1.435ns route)
                                       (23.41571527gic, 76.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.877ns (frequency: 532.637MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.877ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/write_active to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.317   0.739  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            2   0.061   0.699  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/_n010311 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/_n01031)
     LUT5:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_active_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      1.877ns (0.439ns logic, 1.438ns route)
                                       (23.41576324gic, 76.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.872ns (frequency: 534.331MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.872ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/write_active to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.733  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            2   0.061   0.699  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/_n010311 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/_n01031)
     LUT5:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_active_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      1.872ns (0.439ns logic, 1.433ns route)
                                       (23.51603121gic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Clock period: 1.872ns (frequency: 534.331MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.872ns (Levels of Logic = 2)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active (FF)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.733  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            2   0.061   0.699  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/_n010311 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/_n01031)
     LUT5:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active
    ----------------------------------------
    Total                      1.872ns (0.439ns logic, 1.433ns route)
                                       (23.51607716gic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 1653 / 100
-------------------------------------------------------------------------
Offset:              3.086ns (Levels of Logic = 5)
  Source:            S_AXI_AWVALID<2> (PAD)
  Destination:       axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/last_rr_hot_0 (FF)
  Destination Clock: axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_AWVALID<2> to axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/last_rr_hot_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            2   0.061   0.701  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_avalid<2>1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_avalid<2>)
     LUT6:I0->O            2   0.061   0.362  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/carry_rr<5><0>1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/carry_rr<5>)
     LUT3:I2->O           41   0.061   0.557  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/next_rr_hot<1>1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/next_rr_enc<0>)
     LUT5:I3->O            3   0.061   0.369  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/_n02081 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/_n0208)
     LUT4:I3->O            1   0.061   0.339  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/Reset_OR_DriverANDClockEnable3 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.365          axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_enc_i_0
    ----------------------------------------
    Total                      3.086ns (0.757ns logic, 2.329ns route)
                                       (24.51614513gic, 75.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 18 / 3
-------------------------------------------------------------------------
Offset:              1.725ns (Levels of Logic = 3)
  Source:            S_AXI_BREADY<1> (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<1> to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           20   0.061   0.672  axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready)
     LUT5:I1->O            1   0.061   0.512  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT3:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.725ns (0.540ns logic, 1.185ns route)
                                       (31.31620454gic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 18 / 3
-------------------------------------------------------------------------
Offset:              1.725ns (Levels of Logic = 3)
  Source:            S_AXI_BREADY<1> (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<1> to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           20   0.061   0.672  axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready)
     LUT5:I1->O            1   0.061   0.512  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT3:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.725ns (0.540ns logic, 1.185ns route)
                                       (31.31624415gic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 18 / 3
-------------------------------------------------------------------------
Offset:              1.725ns (Levels of Logic = 3)
  Source:            S_AXI_BREADY<1> (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<1> to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           20   0.061   0.672  axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready)
     LUT5:I1->O            1   0.061   0.512  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT3:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.725ns (0.540ns logic, 1.185ns route)
                                       (31.31630356gic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 18 / 3
-------------------------------------------------------------------------
Offset:              1.725ns (Levels of Logic = 3)
  Source:            S_AXI_BREADY<1> (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<1> to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           20   0.061   0.672  axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready)
     LUT5:I1->O            1   0.061   0.512  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT3:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.725ns (0.540ns logic, 1.185ns route)
                                       (31.31634317gic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 18 / 3
-------------------------------------------------------------------------
Offset:              1.725ns (Levels of Logic = 3)
  Source:            S_AXI_BREADY<1> (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<1> to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           20   0.061   0.672  axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready)
     LUT5:I1->O            1   0.061   0.512  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT3:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.725ns (0.540ns logic, 1.185ns route)
                                       (31.31640260gic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 18 / 3
-------------------------------------------------------------------------
Offset:              1.725ns (Levels of Logic = 3)
  Source:            S_AXI_BREADY<1> (PAD)
  Destination:       axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy (FF)
  Destination Clock: axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: S_AXI_BREADY<1> to axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           20   0.061   0.672  axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bready)
     LUT5:I1->O            1   0.061   0.512  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o1 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_complete_write_complete_OR_2_o)
     LUT3:I0->O            1   0.061   0.000  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy_glue_set (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy_glue_set)
     FDR:D                    -0.002          axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy
    ----------------------------------------
    Total                      1.725ns (0.540ns logic, 1.185ns route)
                                       (31.31644221gic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 1731 / 798
-------------------------------------------------------------------------
Offset:              2.136ns (Levels of Logic = 3)
  Source:            axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:       S_AXI_BVALID<2> (PAD)
  Source Clock:      axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to S_AXI_BVALID<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            51   0.317   0.559  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw)
     LUT3:I1->O            3   0.061   0.708  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_valid_i<0>1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/n0658<0>)
     LUT6:I0->O            3   0.061   0.369  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O5 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bvalid)
     LUT2:I1->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_bvalid<2>1 (S_AXI_BVALID<2>)
    ----------------------------------------
    Total                      2.136ns (0.500ns logic, 1.636ns route)
                                       (23.41647676gic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 13 / 10
-------------------------------------------------------------------------
Offset:              2.174ns (Levels of Logic = 3)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       S_AXI_BVALID<2> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/write_active to S_AXI_BVALID<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.733  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I1->O            2   0.061   0.571  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O3 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O2)
     LUT6:I2->O            3   0.061   0.369  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O5 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bvalid)
     LUT2:I1->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_bvalid<2>1 (S_AXI_BVALID<2>)
    ----------------------------------------
    Total                      2.174ns (0.500ns logic, 1.674ns route)
                                       (23.01653516gic, 77.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 13 / 10
-------------------------------------------------------------------------
Offset:              2.046ns (Levels of Logic = 3)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active (FF)
  Destination:       S_AXI_BVALID<2> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active to S_AXI_BVALID<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.317   0.605  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_axilite.axilite_conv_inst/write_active)
     LUT6:I2->O            2   0.061   0.571  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O3 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O2)
     LUT6:I2->O            3   0.061   0.369  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O5 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bvalid)
     LUT2:I1->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_bvalid<2>1 (S_AXI_BVALID<2>)
    ----------------------------------------
    Total                      2.046ns (0.500ns logic, 1.546ns route)
                                       (24.41657336gic, 75.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 13 / 10
-------------------------------------------------------------------------
Offset:              2.035ns (Levels of Logic = 3)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_active (FF)
  Destination:       S_AXI_RVALID<2> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_active to S_AXI_RVALID<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.317   0.594  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_active)
     LUT4:I0->O            1   0.061   0.566  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rvalid_mux_inst/O4 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rvalid_mux_inst/O3)
     LUT6:I2->O            4   0.061   0.374  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rvalid_mux_inst/O5 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_rvalid)
     LUT2:I1->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_rvalid<2>1 (S_AXI_RVALID<2>)
    ----------------------------------------
    Total                      2.035ns (0.500ns logic, 1.535ns route)
                                       (24.61663152gic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 13 / 10
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 3)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_active (FF)
  Destination:       S_AXI_RVALID<2> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_active to S_AXI_RVALID<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.317   0.722  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_active)
     LUT5:I0->O            1   0.061   0.512  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rvalid_mux_inst/O1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rvalid_mux_inst/O)
     LUT6:I3->O            4   0.061   0.374  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rvalid_mux_inst/O5 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_rvalid)
     LUT2:I1->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_rvalid<2>1 (S_AXI_RVALID<2>)
    ----------------------------------------
    Total                      2.109ns (0.500ns logic, 1.609ns route)
                                       (23.71666765gic, 76.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 13 / 10
-------------------------------------------------------------------------
Offset:              2.023ns (Levels of Logic = 3)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active (FF)
  Destination:       S_AXI_RVALID<2> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active to S_AXI_RVALID<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.317   0.722  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active)
     LUT6:I1->O            1   0.061   0.426  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rvalid_mux_inst/O2 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rvalid_mux_inst/O1)
     LUT6:I4->O            4   0.061   0.374  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rvalid_mux_inst/O5 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_rvalid)
     LUT2:I1->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_rvalid<2>1 (S_AXI_RVALID<2>)
    ----------------------------------------
    Total                      2.023ns (0.500ns logic, 1.523ns route)
                                       (24.71672601gic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK'
  Total number of paths / destination ports: 13 / 10
-------------------------------------------------------------------------
Offset:              1.895ns (Levels of Logic = 3)
  Source:            axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active (FF)
  Destination:       S_AXI_RVALID<2> (PAD)
  Source Clock:      axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK rising

  Data Path: axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active to S_AXI_RVALID<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.317   0.594  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active)
     LUT6:I2->O            1   0.061   0.426  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rvalid_mux_inst/O2 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rvalid_mux_inst/O1)
     LUT6:I4->O            4   0.061   0.374  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rvalid_mux_inst/O5 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_rvalid)
     LUT2:I1->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_rvalid<2>1 (S_AXI_RVALID<2>)
    ----------------------------------------
    Total                      1.895ns (0.500ns logic, 1.395ns route)
                                       (26.41676415gic, 73.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1404 / 351
-------------------------------------------------------------------------
Delay:               1.480ns (Levels of Logic = 3)
  Source:            M_AXI_BVALID<1> (PAD)
  Destination:       S_AXI_BVALID<2> (PAD)

  Data Path: M_AXI_BVALID<1> to S_AXI_BVALID<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            2   0.061   0.571  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O3 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O2)
     LUT6:I2->O            3   0.061   0.369  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/O5 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_bvalid)
     LUT2:I1->O            0   0.061   0.000  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_bvalid<2>1 (S_AXI_BVALID<2>)
    ----------------------------------------
    Total                      1.480ns (0.540ns logic, 0.940ns route)
                                       (36.51701040gic, 63.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    1.872|         |         |         |
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    2.674|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK|    1.872|         |         |         |
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    2.674|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK|    1.877|         |         |         |
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    2.674|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK|    1.874|         |         |         |
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    2.674|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK|    1.872|         |         |         |
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    2.674|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK|    1.872|         |         |         |
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    2.674|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    3.316|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/M_AXI_ACLK|    3.247|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/M_AXI_ACLK|    3.194|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/M_AXI_ACLK|    3.006|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/M_AXI_ACLK|    3.030|         |         |         |
axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/M_AXI_ACLK|    3.116|         |         |         |
axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/M_AXI_ACLK|    3.296|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 12.78 secs
 
--> 


Total memory usage is 551272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  439 (   0 filtered)
Number of infos    :   36 (   0 filtered)

Running synthesis...
cd synthesis; xst -ifn "system_xst.scr"
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/pcores/" "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/contrib/pcores/" "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/std/pcores/" "/home/gengyl08/workSpace/NetFPGA-10G-live/lib/hw/xilinx/pcores/" "/cad_64/xilinx/ise13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/cad_64/xilinx/ise13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vtx240tff1759-2
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../hdl/system.v" in library work
Module <system> compiled
Module <axi_interconnect_0_wrapper> compiled
Module <microblaze_0_wrapper> compiled
Module <microblaze_0_ilmb_wrapper> compiled
Module <microblaze_0_dlmb_wrapper> compiled
Module <microblaze_0_i_bram_ctrl_wrapper> compiled
Module <microblaze_0_d_bram_ctrl_wrapper> compiled
Module <microblaze_0_bram_block_wrapper> compiled
Module <reset_0_wrapper> compiled
Module <rs232_uart_1_wrapper> compiled
Module <clock_generator_0_wrapper> compiled
Module <nf10_10g_interface_0_wrapper> compiled
Module <nf10_10g_interface_1_wrapper> compiled
Module <nf10_10g_interface_2_wrapper> compiled
Module <nf10_10g_interface_3_wrapper> compiled
Module <diff_input_buf_0_wrapper> compiled
Module <diff_input_buf_1_wrapper> compiled
Module <diff_input_buf_2_wrapper> compiled
Module <diff_input_buf_3_wrapper> compiled
Module <nf10_mdio_0_wrapper> compiled
Module <axi_timebase_wdt_0_wrapper> compiled
Module <nf10_input_arbiter_0_wrapper> compiled
Module <nf10_bram_output_queues_0_wrapper> compiled
Module <nf10_nic_output_port_lookup_0_wrapper> compiled
Module <nf10_axi_sim_transactor_0_wrapper> compiled
Module <dma_0_wrapper> compiled
Module <nf10_decap_0_wrapper> compiled
Module <nf10_encap_0_wrapper> compiled
No errors in compilation
Analysis of file <"system_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <system> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <system>.
Module <system> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_0> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_0> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232_Uart_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_timebase_wdt_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_2> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_3> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <dma_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_bram_block> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_d_bram_ctrl> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_dlmb> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_i_bram_ctrl> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_ilmb> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_10g_interface_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_10g_interface_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_10g_interface_2> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_10g_interface_3> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_axi_sim_transactor_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_bram_output_queues_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_decap_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_encap_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_input_arbiter_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_mdio_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_nic_output_port_lookup_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <reset_0> in unit <system>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "../hdl/system.v".
WARNING:Xst:646 - Signal <axi_interconnect_0_S_RLAST<2:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_S_RID<5:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_S_BID<5:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <axi_interconnect_0_S_AWLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <axi_interconnect_0_S_AWID<1>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <axi_interconnect_0_S_ARLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <axi_interconnect_0_S_ARID<1>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <axi_interconnect_0_S_ARESETN<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_WLAST<5:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_WLAST<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWSIZE<17:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWSIZE<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWLEN<47:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWLEN<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWID<11:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWID<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWCACHE<23:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWCACHE<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWBURST<11:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWBURST<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARSIZE<17:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARSIZE<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARLEN<47:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARLEN<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARID<11:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARID<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARCACHE<23:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARCACHE<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARBURST<11:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARBURST<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/axi_interconnect_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_ilmb_wrapper.ngc>.
Reading core <../implementation/microblaze_0_dlmb_wrapper.ngc>.
Reading core <../implementation/microblaze_0_i_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/microblaze_0_d_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/microblaze_0_bram_block_wrapper.ngc>.
Reading core <../implementation/reset_0_wrapper.ngc>.
Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/nf10_10g_interface_0_wrapper.ngc>.
INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for gcoving@stanford.edu on 10/14/2009. It is the responsibility of the Licensee of this core to adhere to the site restriction and other terms of the Xilinx Core Site License Agreement when using this core.


Reading core <../implementation/nf10_10g_interface_1_wrapper.ngc>.
INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for gcoving@stanford.edu on 10/14/2009. It is the responsibility of the Licensee of this core to adhere to the site restriction and other terms of the Xilinx Core Site License Agreement when using this core.


Reading core <../implementation/nf10_10g_interface_2_wrapper.ngc>.
INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for gcoving@stanford.edu on 10/14/2009. It is the responsibility of the Licensee of this core to adhere to the site restriction and other terms of the Xilinx Core Site License Agreement when using this core.


Reading core <../implementation/nf10_10g_interface_3_wrapper.ngc>.
INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for gcoving@stanford.edu on 10/14/2009. It is the responsibility of the Licensee of this core to adhere to the site restriction and other terms of the Xilinx Core Site License Agreement when using this core.


Reading core <../implementation/diff_input_buf_0_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_1_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_2_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_3_wrapper.ngc>.
Reading core <../implementation/nf10_mdio_0_wrapper.ngc>.
Reading core <../implementation/axi_timebase_wdt_0_wrapper.ngc>.
Reading core <../implementation/nf10_input_arbiter_0_wrapper.ngc>.
Reading core <../implementation/nf10_bram_output_queues_0_wrapper.ngc>.
Reading core <../implementation/nf10_nic_output_port_lookup_0_wrapper.ngc>.
Reading core <../implementation/nf10_axi_sim_transactor_0_wrapper.ngc>.
Reading core <../implementation/dma_0_wrapper.ngc>.
Reading core <../implementation/nf10_decap_0_wrapper.ngc>.
Reading core <../implementation/nf10_encap_0_wrapper.ngc>.
Loading core <axi_interconnect_0_wrapper> for timing and area information for instance <axi_interconnect_0>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <microblaze_0_ilmb_wrapper> for timing and area information for instance <microblaze_0_ilmb>.
Loading core <microblaze_0_dlmb_wrapper> for timing and area information for instance <microblaze_0_dlmb>.
Loading core <microblaze_0_i_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_i_bram_ctrl>.
Loading core <microblaze_0_d_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_d_bram_ctrl>.
Loading core <microblaze_0_bram_block_wrapper> for timing and area information for instance <microblaze_0_bram_block>.
Loading core <reset_0_wrapper> for timing and area information for instance <reset_0>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <nf10_10g_interface_0_wrapper> for timing and area information for instance <nf10_10g_interface_0>.
Loading core <nf10_10g_interface_1_wrapper> for timing and area information for instance <nf10_10g_interface_1>.
Loading core <nf10_10g_interface_2_wrapper> for timing and area information for instance <nf10_10g_interface_2>.
Loading core <nf10_10g_interface_3_wrapper> for timing and area information for instance <nf10_10g_interface_3>.
Loading core <diff_input_buf_0_wrapper> for timing and area information for instance <diff_input_buf_0>.
Loading core <diff_input_buf_1_wrapper> for timing and area information for instance <diff_input_buf_1>.
Loading core <diff_input_buf_2_wrapper> for timing and area information for instance <diff_input_buf_2>.
Loading core <diff_input_buf_3_wrapper> for timing and area information for instance <diff_input_buf_3>.
Loading core <nf10_mdio_0_wrapper> for timing and area information for instance <nf10_mdio_0>.
Loading core <axi_timebase_wdt_0_wrapper> for timing and area information for instance <axi_timebase_wdt_0>.
Loading core <nf10_input_arbiter_0_wrapper> for timing and area information for instance <nf10_input_arbiter_0>.
Loading core <nf10_bram_output_queues_0_wrapper> for timing and area information for instance <nf10_bram_output_queues_0>.
Loading core <nf10_nic_output_port_lookup_0_wrapper> for timing and area information for instance <nf10_nic_output_port_lookup_0>.
Loading core <nf10_axi_sim_transactor_0_wrapper> for timing and area information for instance <nf10_axi_sim_transactor_0>.
Loading core <dma_0_wrapper> for timing and area information for instance <dma_0>.
Loading core <nf10_decap_0_wrapper> for timing and area information for instance <nf10_decap_0>.
Loading core <nf10_encap_0_wrapper> for timing and area information for instance <nf10_encap_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_fifo_bram of type RAMB36SDP has been replaced by RAMB36SDP_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_3 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_2 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_1 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_3 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_2 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_1 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> in Unit <axi_interconnect_0> is equivalent to the following 8 FFs/Latches : <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> in Unit <axi_interconnect_0> is equivalent to the following 8 FFs/Latches : <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_resync_0> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_0> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_0> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_0> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_0> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_0> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_0> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_1> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_1> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_1> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_1> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_1> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_1> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_2> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_2> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_2> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_2> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_2> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_2> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_3> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_3> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_3> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_3> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_3> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_3> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_305> in Unit <u_cfg> is equivalent to the following 4 FFs/Latches : <rd_data_lo_ret_680> <rd_data_lo_ret_686> <rd_data_lo_ret_692> <rd_data_lo_ret_698> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_306> in Unit <u_cfg> is equivalent to the following 4 FFs/Latches : <rd_data_lo_ret_681> <rd_data_lo_ret_687> <rd_data_lo_ret_693> <rd_data_lo_ret_699> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_216> in Unit <u_cfg> is equivalent to the following 18 FFs/Latches : <rd_data_lo_ret_180> <rd_data_lo_ret_579> <rd_data_lo_ret_585> <rd_data_lo_ret_591> <rd_data_lo_ret_597> <rd_data_lo_ret_603> <rd_data_lo_ret_609> <rd_data_lo_ret_615> <rd_data_lo_ret_621> <rd_data_lo_ret_627> <rd_data_lo_ret_633> <rd_data_lo_ret_639> <rd_data_lo_ret_645> <rd_data_lo_ret_651> <rd_data_lo_ret_657> <rd_data_lo_ret_663> <rd_data_lo_ret_669> <rd_data_lo_ret_675> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_331> in Unit <u_cfg> is equivalent to the following 14 FFs/Latches : <rd_data_lo_ret_495> <rd_data_lo_ret_501> <rd_data_lo_ret_507> <rd_data_lo_ret_513> <rd_data_lo_ret_519> <rd_data_lo_ret_525> <rd_data_lo_ret_531> <rd_data_lo_ret_537> <rd_data_lo_ret_543> <rd_data_lo_ret_549> <rd_data_lo_ret_555> <rd_data_lo_ret_561> <rd_data_lo_ret_567> <rd_data_lo_ret_573> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_30> in Unit <u_cfg> is equivalent to the following 30 FFs/Latches : <rd_data_lo_ret_66> <rd_data_lo_ret_108> <rd_data_lo_ret_144> <rd_data_lo_ret_174> <rd_data_lo_ret_221> <rd_data_lo_ret_233> <rd_data_lo_ret_245> <rd_data_lo_ret_257> <rd_data_lo_ret_269> <rd_data_lo_ret_281> <rd_data_lo_ret_293> <rd_data_lo_ret_312> <rd_data_lo_ret_324> <rd_data_lo_ret_337> <rd_data_lo_ret_349> <rd_data_lo_ret_361> <rd_data_lo_ret_372> <rd_data_lo_ret_384> <rd_data_lo_ret_396> <rd_data_lo_ret_408> <rd_data_lo_ret_420> <rd_data_lo_ret_432> <rd_data_lo_ret_444> <rd_data_lo_ret_456> <rd_data_lo_ret_465> <rd_data_lo_ret_471> <rd_data_lo_ret_477> <rd_data_lo_ret_483> <rd_data_lo_ret_489> <rd_data_lo_ret_674> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_1> in Unit <u_cfg> is equivalent to the following 3 FFs/Latches : <rd_data_lo_ret_682> <rd_data_lo_ret_688> <rd_data_lo_ret_694> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_195> in Unit <u_cfg> is equivalent to the following 14 FFs/Latches : <rd_data_lo_ret_496> <rd_data_lo_ret_502> <rd_data_lo_ret_508> <rd_data_lo_ret_514> <rd_data_lo_ret_520> <rd_data_lo_ret_526> <rd_data_lo_ret_532> <rd_data_lo_ret_538> <rd_data_lo_ret_544> <rd_data_lo_ret_550> <rd_data_lo_ret_556> <rd_data_lo_ret_562> <rd_data_lo_ret_568> <rd_data_lo_ret_574> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_200> in Unit <u_cfg> is equivalent to the following 30 FFs/Latches : <rd_data_lo_ret_373> <rd_data_lo_ret_385> <rd_data_lo_ret_397> <rd_data_lo_ret_409> <rd_data_lo_ret_421> <rd_data_lo_ret_433> <rd_data_lo_ret_445> <rd_data_lo_ret_457> <rd_data_lo_ret_466> <rd_data_lo_ret_472> <rd_data_lo_ret_478> <rd_data_lo_ret_484> <rd_data_lo_ret_490> <rd_data_lo_ret_580> <rd_data_lo_ret_586> <rd_data_lo_ret_592> <rd_data_lo_ret_598> <rd_data_lo_ret_604> <rd_data_lo_ret_610> <rd_data_lo_ret_616> <rd_data_lo_ret_622> <rd_data_lo_ret_628> <rd_data_lo_ret_634> <rd_data_lo_ret_640> <rd_data_lo_ret_646> <rd_data_lo_ret_652> <rd_data_lo_ret_658> <rd_data_lo_ret_664> <rd_data_lo_ret_670> <rd_data_lo_ret_676> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_199> in Unit <u_cfg> is equivalent to the following 16 FFs/Latches : <rd_data_lo_ret_578> <rd_data_lo_ret_584> <rd_data_lo_ret_590> <rd_data_lo_ret_596> <rd_data_lo_ret_602> <rd_data_lo_ret_608> <rd_data_lo_ret_614> <rd_data_lo_ret_620> <rd_data_lo_ret_626> <rd_data_lo_ret_632> <rd_data_lo_ret_638> <rd_data_lo_ret_644> <rd_data_lo_ret_650> <rd_data_lo_ret_656> <rd_data_lo_ret_662> <rd_data_lo_ret_668> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_194> in Unit <u_cfg> is equivalent to the following 30 FFs/Latches : <rd_data_lo_ret_24> <rd_data_lo_ret_60> <rd_data_lo_ret_96> <rd_data_lo_ret_138> <rd_data_lo_ret_215> <rd_data_lo_ret_229> <rd_data_lo_ret_241> <rd_data_lo_ret_253> <rd_data_lo_ret_265> <rd_data_lo_ret_277> <rd_data_lo_ret_289> <rd_data_lo_ret_311> <rd_data_lo_ret_323> <rd_data_lo_ret_336> <rd_data_lo_ret_348> <rd_data_lo_ret_360> <rd_data_lo_ret_494> <rd_data_lo_ret_500> <rd_data_lo_ret_506> <rd_data_lo_ret_512> <rd_data_lo_ret_518> <rd_data_lo_ret_524> <rd_data_lo_ret_530> <rd_data_lo_ret_536> <rd_data_lo_ret_542> <rd_data_lo_ret_548> <rd_data_lo_ret_554> <rd_data_lo_ret_560> <rd_data_lo_ret_566> <rd_data_lo_ret_572> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_204> in Unit <u_cfg> is equivalent to the following 30 FFs/Latches : <rd_data_lo_ret_18> <rd_data_lo_ret_54> <rd_data_lo_ret_90> <rd_data_lo_ret_132> <rd_data_lo_ret_168> <rd_data_lo_ret_209> <rd_data_lo_ret_228> <rd_data_lo_ret_240> <rd_data_lo_ret_252> <rd_data_lo_ret_264> <rd_data_lo_ret_276> <rd_data_lo_ret_288> <rd_data_lo_ret_307> <rd_data_lo_ret_319> <rd_data_lo_ret_335> <rd_data_lo_ret_347> <rd_data_lo_ret_359> <rd_data_lo_ret_371> <rd_data_lo_ret_383> <rd_data_lo_ret_395> <rd_data_lo_ret_407> <rd_data_lo_ret_419> <rd_data_lo_ret_431> <rd_data_lo_ret_443> <rd_data_lo_ret_455> <rd_data_lo_ret_464> <rd_data_lo_ret_470> <rd_data_lo_ret_476> <rd_data_lo_ret_482> <rd_data_lo_ret_488> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_110> in Unit <u_cfg> is equivalent to the following 6 FFs/Latches : <rd_data_hi_ret_583> <rd_data_hi_ret_587> <rd_data_hi_ret_591> <rd_data_hi_ret_595> <rd_data_hi_ret_599> <rd_data_hi_ret_603> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_14> in Unit <u_cfg> is equivalent to the following 9 FFs/Latches : <rd_data_hi_ret_32> <rd_data_hi_ret_50> <rd_data_hi_ret_68> <rd_data_hi_ret_86> <rd_data_hi_ret_111> <rd_data_hi_ret_129> <rd_data_hi_ret_163> <rd_data_hi_ret_200> <rd_data_hi_ret_218> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_325> in Unit <u_cfg> is equivalent to the following 29 FFs/Latches : <rd_data_hi_ret_236> <rd_data_hi_ret_254> <rd_data_hi_ret_272> <rd_data_hi_ret_290> <rd_data_hi_ret_308> <rd_data_hi_ret_327> <rd_data_hi_ret_345> <rd_data_hi_ret_357> <rd_data_hi_ret_369> <rd_data_hi_ret_381> <rd_data_hi_ret_405> <rd_data_hi_ret_417> <rd_data_hi_ret_429> <rd_data_hi_ret_441> <rd_data_hi_ret_453> <rd_data_hi_ret_465> <rd_data_hi_ret_477> <rd_data_hi_ret_489> <rd_data_hi_ret_501> <rd_data_hi_ret_513> <rd_data_hi_ret_519> <rd_data_hi_ret_525> <rd_data_hi_ret_531> <rd_data_hi_ret_543> <rd_data_hi_ret_549> <rd_data_hi_ret_555> <rd_data_hi_ret_561> <rd_data_hi_ret_573> <rd_data_hi_ret_579> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_195> in Unit <u_cfg> is equivalent to the following 10 FFs/Latches : <rd_data_hi_ret_15> <rd_data_hi_ret_33> <rd_data_hi_ret_51> <rd_data_hi_ret_69> <rd_data_hi_ret_87> <rd_data_hi_ret_116> <rd_data_hi_ret_133> <rd_data_hi_ret_169> <rd_data_hi_ret_201> <rd_data_hi_ret_219> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_9> in Unit <u_cfg> is equivalent to the following 9 FFs/Latches : <rd_data_hi_ret_27> <rd_data_hi_ret_45> <rd_data_hi_ret_63> <rd_data_hi_ret_81> <rd_data_hi_ret_99> <rd_data_hi_ret_128> <rd_data_hi_ret_157> <rd_data_hi_ret_194> <rd_data_hi_ret_213> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_104> in Unit <u_cfg> is equivalent to the following 4 FFs/Latches : <rd_data_hi_ret_607> <rd_data_hi_ret_611> <rd_data_hi_ret_615> <rd_data_hi_ret_619> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_237> in Unit <u_cfg> is equivalent to the following 31 FFs/Latches : <rd_data_hi_ret_255> <rd_data_hi_ret_273> <rd_data_hi_ret_291> <rd_data_hi_ret_309> <rd_data_hi_ret_332> <rd_data_hi_ret_346> <rd_data_hi_ret_358> <rd_data_hi_ret_370> <rd_data_hi_ret_382> <rd_data_hi_ret_394> <rd_data_hi_ret_406> <rd_data_hi_ret_418> <rd_data_hi_ret_430> <rd_data_hi_ret_442> <rd_data_hi_ret_454> <rd_data_hi_ret_466> <rd_data_hi_ret_478> <rd_data_hi_ret_490> <rd_data_hi_ret_502> <rd_data_hi_ret_514> <rd_data_hi_ret_520> <rd_data_hi_ret_526> <rd_data_hi_ret_532> <rd_data_hi_ret_538> <rd_data_hi_ret_544> <rd_data_hi_ret_550> <rd_data_hi_ret_556> <rd_data_hi_ret_562> <rd_data_hi_ret_568> <rd_data_hi_ret_574> <rd_data_hi_ret_580> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_231> in Unit <u_cfg> is equivalent to the following 31 FFs/Latches : <rd_data_hi_ret_249> <rd_data_hi_ret_267> <rd_data_hi_ret_285> <rd_data_hi_ret_303> <rd_data_hi_ret_321> <rd_data_hi_ret_344> <rd_data_hi_ret_356> <rd_data_hi_ret_368> <rd_data_hi_ret_380> <rd_data_hi_ret_392> <rd_data_hi_ret_404> <rd_data_hi_ret_416> <rd_data_hi_ret_428> <rd_data_hi_ret_440> <rd_data_hi_ret_452> <rd_data_hi_ret_464> <rd_data_hi_ret_476> <rd_data_hi_ret_488> <rd_data_hi_ret_500> <rd_data_hi_ret_512> <rd_data_hi_ret_518> <rd_data_hi_ret_524> <rd_data_hi_ret_530> <rd_data_hi_ret_536> <rd_data_hi_ret_542> <rd_data_hi_ret_548> <rd_data_hi_ret_554> <rd_data_hi_ret_560> <rd_data_hi_ret_566> <rd_data_hi_ret_572> <rd_data_hi_ret_578> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_105> in Unit <u_cfg> is equivalent to the following 10 FFs/Latches : <rd_data_hi_ret_584> <rd_data_hi_ret_588> <rd_data_hi_ret_592> <rd_data_hi_ret_596> <rd_data_hi_ret_600> <rd_data_hi_ret_604> <rd_data_hi_ret_608> <rd_data_hi_ret_612> <rd_data_hi_ret_616> <rd_data_hi_ret_620> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_d1[6]> in Unit <u_mem_tx_pkt> is equivalent to the following FF/Latch : <rd_addr_lo_d1_6_rep3> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_d1[8]> in Unit <u_mem_tx_pkt> is equivalent to the following 3 FFs/Latches : <rd_addr_lo_d1_fast[8]> <rd_addr_lo_d1_8_rep1> <rd_addr_lo_d1_8_rep2> 
INFO:Xst:2260 - The FF/Latch <shift_tvalid_ret_0> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <shift_tvalid_ret_0_fast> <shift_tvalid_ret_0_rep1> <shift_tvalid_ret_0_rep2> <shift_tvalid_ret_0_rep3> <shift_tvalid_ret_0_rep4> 
INFO:Xst:2260 - The FF/Latch <pkt_buffer_full> in Unit <u_rx_ctrl> is equivalent to the following FF/Latch : <pkt_buffer_full_fast> 
INFO:Xst:2260 - The FF/Latch <mac_rx_state[0]> in Unit <u_rx_ctrl> is equivalent to the following 6 FFs/Latches : <mac_rx_state_fast[0]> <mac_rx_state_0_rep1> <mac_rx_state_0_rep2> <mac_rx_state_0_rep1_fast> <mac_rx_state_0_rep1_rep1> <mac_rx_state_0_rep1_rep2> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[4]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <shift_tstrb_fast[4]> <shift_tstrb_4_rep1> <shift_tstrb_4_rep2> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[5]> in Unit <u_rx_shift> is equivalent to the following 5 FFs/Latches : <shift_tstrb_fast[5]> <shift_tstrb_5_rep1> <shift_tstrb_5_rep2> <shift_tstrb_5_rep3> <shift_tstrb_5_rep4> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[7]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[7]> <shift_tstrb_7_rep1> <shift_tstrb_7_rep2> <shift_tstrb_7_rep3> 
INFO:Xst:2260 - The FF/Latch <shift_tvalid> in Unit <u_rx_shift> is equivalent to the following 8 FFs/Latches : <shift_tvalid_fast> <shift_tvalid_rep1> <shift_tvalid_fast_fast> <shift_tvalid_fast_rep1> <shift_tvalid_fast_rep2> <shift_tvalid_fast_rep3> <shift_tvalid_rep1_fast> <shift_tvalid_rep1_rep1> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[0]> in Unit <u_rx_shift> is equivalent to the following 5 FFs/Latches : <out_tstrb_fast[0]> <out_tstrb_0_rep1> <out_tstrb_0_rep2> <out_tstrb_0_rep3> <out_tstrb_0_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[1]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <out_tstrb_fast[1]> <out_tstrb_1_rep1> <out_tstrb_1_rep2> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[2]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <out_tstrb_fast[2]> <out_tstrb_2_rep1> <out_tstrb_2_rep2> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[5]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <out_tstrb_fast[5]> <out_tstrb_5_rep1> <out_tstrb_5_rep2> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[6]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <out_tstrb_fast[6]> <out_tstrb_6_rep1> <out_tstrb_6_rep2> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret[7]> in Unit <u_rx_shift> is equivalent to the following FF/Latch : <out_tstrb[7]> 
INFO:Xst:2260 - The FF/Latch <out_tvalid> in Unit <u_rx_shift> is equivalent to the following 5 FFs/Latches : <out_tvalid_fast> <out_tvalid_rep1> <out_tvalid_rep2> <out_tvalid_rep3> <out_tvalid_rep4> 
INFO:Xst:2260 - The FF/Latch <pkt_send_state[0]> in Unit <u_tx_ctrl> is equivalent to the following 4 FFs/Latches : <pkt_send_state_fast[0]> <pkt_send_state_0_rep1> <pkt_send_state_0_rep2> <pkt_send_state_0_rep3> 
INFO:Xst:2260 - The FF/Latch <mem_tx_pkt_head_l_ret[19]> in Unit <u_tx_ctrl> is equivalent to the following FF/Latch : <mem_tx_pkt_head_l[19]> 
INFO:Xst:2260 - The FF/Latch <w_almost_full_0_rep1_0> in Unit <wptr_full> is equivalent to the following 4 FFs/Latches : <w_almost_full_0_fast_0> <w_almost_full_0_rep1> <w_almost_full_0_fast> <w_almost_full_0> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_16> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_7> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_2> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_9> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret> in Unit <u_pcie_rd_q> is equivalent to the following 5 FFs/Latches : <rd_local_dw_size_ret_46> <rd_local_dw_size_ret_49> <rd_local_dw_size_ret_54> <rd_local_dw_size_ret_57> <rd_local_dw_size_ret_60> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_3> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_18> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_4> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_19> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_6> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_21> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_15> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_dw_len_reg_ret_8> <rd_dw_len_reg_ret_22> 
INFO:Xst:2260 - The FF/Latch <wr_en_hi_ret> in Unit <u_pcie_rx> is equivalent to the following FF/Latch : <wr_en_hi_ret_fast> 
INFO:Xst:2260 - The FF/Latch <rst_reg_fast> in Unit <u_pcie_rx> is equivalent to the following FF/Latch : <rst_reg_fast_iso> 
INFO:Xst:2260 - The FF/Latch <wr_en_lo_ret_0> in Unit <u_pcie_rx> is equivalent to the following 3 FFs/Latches : <wr_en_lo_ret_0_fast> <wr_en_lo_ret_0_rep1> <wr_en_lo_ret_0_rep2> 
INFO:Xst:2260 - The FF/Latch <rst_reg_rep2> in Unit <u_pcie_rx> is equivalent to the following 2 FFs/Latches : <rst_reg_rep1> <rst_reg> 
INFO:Xst:2260 - The FF/Latch <wr_en_hi> in Unit <u_pcie_rx_wr> is equivalent to the following 18 FFs/Latches : <wr_en_hi_fast> <wr_en_hi_rep1> <wr_en_hi_rep2> <wr_en_hi_fast_fast> <wr_en_hi_rep1_fast> <wr_en_hi_rep1_rep1> <wr_en_hi_rep1_rep1_fast> <wr_en_hi_rep1_rep1_rep1> <wr_en_hi_rep1_rep1_rep2> <wr_en_hi_rep1_rep1_rep3> <wr_en_hi_rep1_rep1_rep4> <wr_en_hi_rep1_fast_0> <wr_en_hi_rep1_rep1_0> <wr_en_hi_rep2_fast> <wr_en_hi_rep2_rep1> <wr_en_hi_rep2_rep2> <wr_en_hi_rep2_rep3> <wr_en_hi_rep2_rep4> 
INFO:Xst:2260 - The FF/Latch <state_1_rep2> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <state_1_rep1> <state[1]> 
INFO:Xst:2260 - The FF/Latch <op_1_rep1> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <op[1]> 
INFO:Xst:2260 - The FF/Latch <op[0]> in Unit <u_pcie_rx_wr> is equivalent to the following 3 FFs/Latches : <op_fast[0]> <op_0_rep1> <op_0_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_en_lo> in Unit <u_pcie_rx_wr> is equivalent to the following 18 FFs/Latches : <wr_en_lo_fast> <wr_en_lo_rep1> <wr_en_lo_rep2> <wr_en_lo_fast_fast> <wr_en_lo_rep1_fast> <wr_en_lo_rep1_rep1> <wr_en_lo_rep1_rep2> <wr_en_lo_rep1_rep2_fast> <wr_en_lo_rep1_rep2_rep1> <wr_en_lo_rep1_rep1_fast> <wr_en_lo_rep1_rep1_rep1> <wr_en_lo_fast_fast_0> <wr_en_lo_fast_rep1_0> <wr_en_lo_rep1_fast_fast> <wr_en_lo_rep1_fast_rep1> <wr_en_lo_rep1_fast_0> <wr_en_lo_rep1_rep1_0> <wr_en_lo_rep1_rep2_0> 
INFO:Xst:2260 - The FF/Latch <state_fast[0]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <state[0]> 
INFO:Xst:2260 - The FF/Latch <trn_reof_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_reof_n_reg_fast> 
INFO:Xst:2260 - The FF/Latch <trn_rerrfwd_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_rerrfwd_n_reg_fast> 
INFO:Xst:2260 - The FF/Latch <op[0]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <op_fast[0]> <op_0_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_rsrc_rdy_n_reg_fast> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[1]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_mem_select_fast[1]> 
INFO:Xst:2260 - The FF/Latch <state_1_rep2> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <state_1_rep1> <state[1]> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[40]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[40]> <trn_rd_reg_40_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[41]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[41]> <trn_rd_reg_41_rep1> <trn_rd_reg_41_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[42]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[42]> <trn_rd_reg_42_rep1> <trn_rd_reg_42_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[43]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[43]> <trn_rd_reg_43_rep1> <trn_rd_reg_43_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret> in Unit <u_pcie_tx> is equivalent to the following 3 FFs/Latches : <trn_td_ppl1_ret_4> <trn_td_ppl1_ret_6> <trn_td_ppl1_ret_8> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret> in Unit <u_pcie_tx> is equivalent to the following 13 FFs/Latches : <rd_addr_hi_ret_fast> <rd_addr_hi_ret_rep1> <rd_addr_hi_ret_fast_0> <rd_addr_hi_ret_rep1_0> <rd_addr_hi_ret_rep2> <rd_addr_hi_ret_rep3> <rd_addr_hi_ret_rep4> <rd_addr_hi_ret_rep1_fast> <rd_addr_hi_ret_rep1_rep1> <rd_addr_hi_ret_rep1_rep2> <rd_addr_hi_ret_fast_fast> <rd_addr_hi_ret_fast_rep1> <rd_addr_hi_ret_fast_rep2> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11> in Unit <u_pcie_tx> is equivalent to the following 8 FFs/Latches : <rd_addr_hi_ret_11_fast> <rd_addr_hi_ret_11_rep1> <rd_addr_lo_ret_2> <rd_addr_hi_ret_14> <rd_addr_hi_ret_22> <rd_addr_hi_ret_11_fast_0> <rd_addr_hi_ret_11_rep1_0> <rd_addr_hi_ret_11_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret_1> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <trn_td_ppl1_ret_9> 
INFO:Xst:2260 - The FF/Latch <ppl_stall_d1_fast_rep2> in Unit <u_pcie_tx> is equivalent to the following 6 FFs/Latches : <ppl_stall_d1_fast_rep1> <ppl_stall_d1_fast_fast> <ppl_stall_d1_rep2> <ppl_stall_d1_rep1> <ppl_stall_d1_fast> <ppl_stall_d1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_fast_ret> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <rd_addr_lo_ret_1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_rep1_ret> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <rd_addr_hi_ret_1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_rep1_ret_0> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <rd_addr_hi_ret_3> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_fast_ret_0> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <rd_addr_lo_ret_3> 
INFO:Xst:2260 - The FF/Latch <state[1]> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[1]> <state_1_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_27> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_20> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11_fast_ret> in Unit <u_pcie_tx_wr> is equivalent to the following 5 FFs/Latches : <rd_addr_hi_ret_11> <rd_addr_hi_ret_11_fast> <rd_addr_hi_ret_11_fast_0> <rd_addr_hi_ret_11_rep1> <rd_addr_hi_ret_11_rep2> 
INFO:Xst:2260 - The FF/Latch <state[0]> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <state_fast[0]> <state_0_rep1> <state_0_rep2> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_76> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_29> 
INFO:Xst:2260 - The FF/Latch <addr_ret_40> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <addr_ret_40_fast> <addr_ret_40_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11_ret> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_2> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11_ret_0> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_17> 
INFO:Xst:2260 - The FF/Latch <op_ret_1> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <op_ret_1_fast> <op_ret_1_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_21> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_8> 
INFO:Xst:2260 - The FF/Latch <deq_data_0_rep1> in Unit <u_wr_q> is equivalent to the following FF/Latch : <deq_data_fast[0]> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret> in Unit <u_pcie_tx_cm> is equivalent to the following 2 FFs/Latches : <trn_td_ppl1_ret_3> <trn_td_ppl1_ret_6> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_ret_5> in Unit <u_pcie_tx_cm> is equivalent to the following FF/Latch : <rd_addr_lo_ret_16> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_ret> in Unit <u_pcie_tx_cm> is equivalent to the following FF/Latch : <rd_addr_lo_ret_9> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret_1> in Unit <u_pcie_tx_cm> is equivalent to the following 2 FFs/Latches : <trn_td_ppl1_ret_4> <trn_td_ppl1_ret_7> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret_2> in Unit <u_pcie_tx_cm> is equivalent to the following FF/Latch : <trn_td_ppl1_ret_5> 
INFO:Xst:2260 - The FF/Latch <state[0]> in Unit <u_pcie_tx_cm> is equivalent to the following 3 FFs/Latches : <state_fast[0]> <state_0_rep1> <state_0_rep2> 
INFO:Xst:2260 - The FF/Latch <state[1]> in Unit <u_pcie_tx_cm> is equivalent to the following 3 FFs/Latches : <state_fast[1]> <state_1_rep1> <state_1_rep2> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> in Unit <axi_interconnect_0> is equivalent to the following 8 FFs/Latches : <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_async_conv_reset> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> in Unit <axi_interconnect_0> is equivalent to the following 8 FFs/Latches : <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/interconnect_reset_resync_0> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_0> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_0> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_0> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_0> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_0> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_0> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_1> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_1> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_1> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_1> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_1> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_1> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_2> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_2> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_2> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_2> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_2> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_2> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_3> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_3> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_3> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_3> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_3> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_3> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_305> in Unit <u_cfg> is equivalent to the following 4 FFs/Latches : <rd_data_lo_ret_680> <rd_data_lo_ret_686> <rd_data_lo_ret_692> <rd_data_lo_ret_698> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_306> in Unit <u_cfg> is equivalent to the following 4 FFs/Latches : <rd_data_lo_ret_681> <rd_data_lo_ret_687> <rd_data_lo_ret_693> <rd_data_lo_ret_699> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_216> in Unit <u_cfg> is equivalent to the following 18 FFs/Latches : <rd_data_lo_ret_180> <rd_data_lo_ret_579> <rd_data_lo_ret_585> <rd_data_lo_ret_591> <rd_data_lo_ret_597> <rd_data_lo_ret_603> <rd_data_lo_ret_609> <rd_data_lo_ret_615> <rd_data_lo_ret_621> <rd_data_lo_ret_627> <rd_data_lo_ret_633> <rd_data_lo_ret_639> <rd_data_lo_ret_645> <rd_data_lo_ret_651> <rd_data_lo_ret_657> <rd_data_lo_ret_663> <rd_data_lo_ret_669> <rd_data_lo_ret_675> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_331> in Unit <u_cfg> is equivalent to the following 14 FFs/Latches : <rd_data_lo_ret_495> <rd_data_lo_ret_501> <rd_data_lo_ret_507> <rd_data_lo_ret_513> <rd_data_lo_ret_519> <rd_data_lo_ret_525> <rd_data_lo_ret_531> <rd_data_lo_ret_537> <rd_data_lo_ret_543> <rd_data_lo_ret_549> <rd_data_lo_ret_555> <rd_data_lo_ret_561> <rd_data_lo_ret_567> <rd_data_lo_ret_573> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_30> in Unit <u_cfg> is equivalent to the following 30 FFs/Latches : <rd_data_lo_ret_66> <rd_data_lo_ret_108> <rd_data_lo_ret_144> <rd_data_lo_ret_174> <rd_data_lo_ret_221> <rd_data_lo_ret_233> <rd_data_lo_ret_245> <rd_data_lo_ret_257> <rd_data_lo_ret_269> <rd_data_lo_ret_281> <rd_data_lo_ret_293> <rd_data_lo_ret_312> <rd_data_lo_ret_324> <rd_data_lo_ret_337> <rd_data_lo_ret_349> <rd_data_lo_ret_361> <rd_data_lo_ret_372> <rd_data_lo_ret_384> <rd_data_lo_ret_396> <rd_data_lo_ret_408> <rd_data_lo_ret_420> <rd_data_lo_ret_432> <rd_data_lo_ret_444> <rd_data_lo_ret_456> <rd_data_lo_ret_465> <rd_data_lo_ret_471> <rd_data_lo_ret_477> <rd_data_lo_ret_483> <rd_data_lo_ret_489> <rd_data_lo_ret_674> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_1> in Unit <u_cfg> is equivalent to the following 3 FFs/Latches : <rd_data_lo_ret_682> <rd_data_lo_ret_688> <rd_data_lo_ret_694> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_195> in Unit <u_cfg> is equivalent to the following 14 FFs/Latches : <rd_data_lo_ret_496> <rd_data_lo_ret_502> <rd_data_lo_ret_508> <rd_data_lo_ret_514> <rd_data_lo_ret_520> <rd_data_lo_ret_526> <rd_data_lo_ret_532> <rd_data_lo_ret_538> <rd_data_lo_ret_544> <rd_data_lo_ret_550> <rd_data_lo_ret_556> <rd_data_lo_ret_562> <rd_data_lo_ret_568> <rd_data_lo_ret_574> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_200> in Unit <u_cfg> is equivalent to the following 30 FFs/Latches : <rd_data_lo_ret_373> <rd_data_lo_ret_385> <rd_data_lo_ret_397> <rd_data_lo_ret_409> <rd_data_lo_ret_421> <rd_data_lo_ret_433> <rd_data_lo_ret_445> <rd_data_lo_ret_457> <rd_data_lo_ret_466> <rd_data_lo_ret_472> <rd_data_lo_ret_478> <rd_data_lo_ret_484> <rd_data_lo_ret_490> <rd_data_lo_ret_580> <rd_data_lo_ret_586> <rd_data_lo_ret_592> <rd_data_lo_ret_598> <rd_data_lo_ret_604> <rd_data_lo_ret_610> <rd_data_lo_ret_616> <rd_data_lo_ret_622> <rd_data_lo_ret_628> <rd_data_lo_ret_634> <rd_data_lo_ret_640> <rd_data_lo_ret_646> <rd_data_lo_ret_652> <rd_data_lo_ret_658> <rd_data_lo_ret_664> <rd_data_lo_ret_670> <rd_data_lo_ret_676> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_199> in Unit <u_cfg> is equivalent to the following 16 FFs/Latches : <rd_data_lo_ret_578> <rd_data_lo_ret_584> <rd_data_lo_ret_590> <rd_data_lo_ret_596> <rd_data_lo_ret_602> <rd_data_lo_ret_608> <rd_data_lo_ret_614> <rd_data_lo_ret_620> <rd_data_lo_ret_626> <rd_data_lo_ret_632> <rd_data_lo_ret_638> <rd_data_lo_ret_644> <rd_data_lo_ret_650> <rd_data_lo_ret_656> <rd_data_lo_ret_662> <rd_data_lo_ret_668> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_194> in Unit <u_cfg> is equivalent to the following 30 FFs/Latches : <rd_data_lo_ret_24> <rd_data_lo_ret_60> <rd_data_lo_ret_96> <rd_data_lo_ret_138> <rd_data_lo_ret_215> <rd_data_lo_ret_229> <rd_data_lo_ret_241> <rd_data_lo_ret_253> <rd_data_lo_ret_265> <rd_data_lo_ret_277> <rd_data_lo_ret_289> <rd_data_lo_ret_311> <rd_data_lo_ret_323> <rd_data_lo_ret_336> <rd_data_lo_ret_348> <rd_data_lo_ret_360> <rd_data_lo_ret_494> <rd_data_lo_ret_500> <rd_data_lo_ret_506> <rd_data_lo_ret_512> <rd_data_lo_ret_518> <rd_data_lo_ret_524> <rd_data_lo_ret_530> <rd_data_lo_ret_536> <rd_data_lo_ret_542> <rd_data_lo_ret_548> <rd_data_lo_ret_554> <rd_data_lo_ret_560> <rd_data_lo_ret_566> <rd_data_lo_ret_572> 
INFO:Xst:2260 - The FF/Latch <rd_data_lo_ret_204> in Unit <u_cfg> is equivalent to the following 30 FFs/Latches : <rd_data_lo_ret_18> <rd_data_lo_ret_54> <rd_data_lo_ret_90> <rd_data_lo_ret_132> <rd_data_lo_ret_168> <rd_data_lo_ret_209> <rd_data_lo_ret_228> <rd_data_lo_ret_240> <rd_data_lo_ret_252> <rd_data_lo_ret_264> <rd_data_lo_ret_276> <rd_data_lo_ret_288> <rd_data_lo_ret_307> <rd_data_lo_ret_319> <rd_data_lo_ret_335> <rd_data_lo_ret_347> <rd_data_lo_ret_359> <rd_data_lo_ret_371> <rd_data_lo_ret_383> <rd_data_lo_ret_395> <rd_data_lo_ret_407> <rd_data_lo_ret_419> <rd_data_lo_ret_431> <rd_data_lo_ret_443> <rd_data_lo_ret_455> <rd_data_lo_ret_464> <rd_data_lo_ret_470> <rd_data_lo_ret_476> <rd_data_lo_ret_482> <rd_data_lo_ret_488> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_110> in Unit <u_cfg> is equivalent to the following 6 FFs/Latches : <rd_data_hi_ret_583> <rd_data_hi_ret_587> <rd_data_hi_ret_591> <rd_data_hi_ret_595> <rd_data_hi_ret_599> <rd_data_hi_ret_603> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_14> in Unit <u_cfg> is equivalent to the following 9 FFs/Latches : <rd_data_hi_ret_32> <rd_data_hi_ret_50> <rd_data_hi_ret_68> <rd_data_hi_ret_86> <rd_data_hi_ret_111> <rd_data_hi_ret_129> <rd_data_hi_ret_163> <rd_data_hi_ret_200> <rd_data_hi_ret_218> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_325> in Unit <u_cfg> is equivalent to the following 29 FFs/Latches : <rd_data_hi_ret_236> <rd_data_hi_ret_254> <rd_data_hi_ret_272> <rd_data_hi_ret_290> <rd_data_hi_ret_308> <rd_data_hi_ret_327> <rd_data_hi_ret_345> <rd_data_hi_ret_357> <rd_data_hi_ret_369> <rd_data_hi_ret_381> <rd_data_hi_ret_405> <rd_data_hi_ret_417> <rd_data_hi_ret_429> <rd_data_hi_ret_441> <rd_data_hi_ret_453> <rd_data_hi_ret_465> <rd_data_hi_ret_477> <rd_data_hi_ret_489> <rd_data_hi_ret_501> <rd_data_hi_ret_513> <rd_data_hi_ret_519> <rd_data_hi_ret_525> <rd_data_hi_ret_531> <rd_data_hi_ret_543> <rd_data_hi_ret_549> <rd_data_hi_ret_555> <rd_data_hi_ret_561> <rd_data_hi_ret_573> <rd_data_hi_ret_579> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_195> in Unit <u_cfg> is equivalent to the following 10 FFs/Latches : <rd_data_hi_ret_15> <rd_data_hi_ret_33> <rd_data_hi_ret_51> <rd_data_hi_ret_69> <rd_data_hi_ret_87> <rd_data_hi_ret_116> <rd_data_hi_ret_133> <rd_data_hi_ret_169> <rd_data_hi_ret_201> <rd_data_hi_ret_219> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_9> in Unit <u_cfg> is equivalent to the following 9 FFs/Latches : <rd_data_hi_ret_27> <rd_data_hi_ret_45> <rd_data_hi_ret_63> <rd_data_hi_ret_81> <rd_data_hi_ret_99> <rd_data_hi_ret_128> <rd_data_hi_ret_157> <rd_data_hi_ret_194> <rd_data_hi_ret_213> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_104> in Unit <u_cfg> is equivalent to the following 4 FFs/Latches : <rd_data_hi_ret_607> <rd_data_hi_ret_611> <rd_data_hi_ret_615> <rd_data_hi_ret_619> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_237> in Unit <u_cfg> is equivalent to the following 31 FFs/Latches : <rd_data_hi_ret_255> <rd_data_hi_ret_273> <rd_data_hi_ret_291> <rd_data_hi_ret_309> <rd_data_hi_ret_332> <rd_data_hi_ret_346> <rd_data_hi_ret_358> <rd_data_hi_ret_370> <rd_data_hi_ret_382> <rd_data_hi_ret_394> <rd_data_hi_ret_406> <rd_data_hi_ret_418> <rd_data_hi_ret_430> <rd_data_hi_ret_442> <rd_data_hi_ret_454> <rd_data_hi_ret_466> <rd_data_hi_ret_478> <rd_data_hi_ret_490> <rd_data_hi_ret_502> <rd_data_hi_ret_514> <rd_data_hi_ret_520> <rd_data_hi_ret_526> <rd_data_hi_ret_532> <rd_data_hi_ret_538> <rd_data_hi_ret_544> <rd_data_hi_ret_550> <rd_data_hi_ret_556> <rd_data_hi_ret_562> <rd_data_hi_ret_568> <rd_data_hi_ret_574> <rd_data_hi_ret_580> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_231> in Unit <u_cfg> is equivalent to the following 31 FFs/Latches : <rd_data_hi_ret_249> <rd_data_hi_ret_267> <rd_data_hi_ret_285> <rd_data_hi_ret_303> <rd_data_hi_ret_321> <rd_data_hi_ret_344> <rd_data_hi_ret_356> <rd_data_hi_ret_368> <rd_data_hi_ret_380> <rd_data_hi_ret_392> <rd_data_hi_ret_404> <rd_data_hi_ret_416> <rd_data_hi_ret_428> <rd_data_hi_ret_440> <rd_data_hi_ret_452> <rd_data_hi_ret_464> <rd_data_hi_ret_476> <rd_data_hi_ret_488> <rd_data_hi_ret_500> <rd_data_hi_ret_512> <rd_data_hi_ret_518> <rd_data_hi_ret_524> <rd_data_hi_ret_530> <rd_data_hi_ret_536> <rd_data_hi_ret_542> <rd_data_hi_ret_548> <rd_data_hi_ret_554> <rd_data_hi_ret_560> <rd_data_hi_ret_566> <rd_data_hi_ret_572> <rd_data_hi_ret_578> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_105> in Unit <u_cfg> is equivalent to the following 10 FFs/Latches : <rd_data_hi_ret_584> <rd_data_hi_ret_588> <rd_data_hi_ret_592> <rd_data_hi_ret_596> <rd_data_hi_ret_600> <rd_data_hi_ret_604> <rd_data_hi_ret_608> <rd_data_hi_ret_612> <rd_data_hi_ret_616> <rd_data_hi_ret_620> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_d1[6]> in Unit <u_mem_tx_pkt> is equivalent to the following FF/Latch : <rd_addr_lo_d1_6_rep3> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_d1[8]> in Unit <u_mem_tx_pkt> is equivalent to the following 3 FFs/Latches : <rd_addr_lo_d1_fast[8]> <rd_addr_lo_d1_8_rep1> <rd_addr_lo_d1_8_rep2> 
INFO:Xst:2260 - The FF/Latch <shift_tvalid_ret_0> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <shift_tvalid_ret_0_fast> <shift_tvalid_ret_0_rep1> <shift_tvalid_ret_0_rep2> <shift_tvalid_ret_0_rep3> <shift_tvalid_ret_0_rep4> 
INFO:Xst:2260 - The FF/Latch <pkt_buffer_full> in Unit <u_rx_ctrl> is equivalent to the following FF/Latch : <pkt_buffer_full_fast> 
INFO:Xst:2260 - The FF/Latch <mac_rx_state[0]> in Unit <u_rx_ctrl> is equivalent to the following 6 FFs/Latches : <mac_rx_state_fast[0]> <mac_rx_state_0_rep1> <mac_rx_state_0_rep2> <mac_rx_state_0_rep1_fast> <mac_rx_state_0_rep1_rep1> <mac_rx_state_0_rep1_rep2> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[4]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <shift_tstrb_fast[4]> <shift_tstrb_4_rep1> <shift_tstrb_4_rep2> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[5]> in Unit <u_rx_shift> is equivalent to the following 5 FFs/Latches : <shift_tstrb_fast[5]> <shift_tstrb_5_rep1> <shift_tstrb_5_rep2> <shift_tstrb_5_rep3> <shift_tstrb_5_rep4> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[7]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[7]> <shift_tstrb_7_rep1> <shift_tstrb_7_rep2> <shift_tstrb_7_rep3> 
INFO:Xst:2260 - The FF/Latch <shift_tvalid> in Unit <u_rx_shift> is equivalent to the following 8 FFs/Latches : <shift_tvalid_fast> <shift_tvalid_rep1> <shift_tvalid_fast_fast> <shift_tvalid_fast_rep1> <shift_tvalid_fast_rep2> <shift_tvalid_fast_rep3> <shift_tvalid_rep1_fast> <shift_tvalid_rep1_rep1> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[0]> in Unit <u_rx_shift> is equivalent to the following 5 FFs/Latches : <out_tstrb_fast[0]> <out_tstrb_0_rep1> <out_tstrb_0_rep2> <out_tstrb_0_rep3> <out_tstrb_0_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[1]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <out_tstrb_fast[1]> <out_tstrb_1_rep1> <out_tstrb_1_rep2> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[2]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <out_tstrb_fast[2]> <out_tstrb_2_rep1> <out_tstrb_2_rep2> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[5]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <out_tstrb_fast[5]> <out_tstrb_5_rep1> <out_tstrb_5_rep2> 
INFO:Xst:2260 - The FF/Latch <out_tstrb[6]> in Unit <u_rx_shift> is equivalent to the following 3 FFs/Latches : <out_tstrb_fast[6]> <out_tstrb_6_rep1> <out_tstrb_6_rep2> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret[7]> in Unit <u_rx_shift> is equivalent to the following FF/Latch : <out_tstrb[7]> 
INFO:Xst:2260 - The FF/Latch <out_tvalid> in Unit <u_rx_shift> is equivalent to the following 5 FFs/Latches : <out_tvalid_fast> <out_tvalid_rep1> <out_tvalid_rep2> <out_tvalid_rep3> <out_tvalid_rep4> 
INFO:Xst:2260 - The FF/Latch <pkt_send_state[0]> in Unit <u_tx_ctrl> is equivalent to the following 4 FFs/Latches : <pkt_send_state_fast[0]> <pkt_send_state_0_rep1> <pkt_send_state_0_rep2> <pkt_send_state_0_rep3> 
INFO:Xst:2260 - The FF/Latch <mem_tx_pkt_head_l_ret[19]> in Unit <u_tx_ctrl> is equivalent to the following FF/Latch : <mem_tx_pkt_head_l[19]> 
INFO:Xst:2260 - The FF/Latch <w_almost_full_0_rep1_0> in Unit <wptr_full> is equivalent to the following 4 FFs/Latches : <w_almost_full_0_fast_0> <w_almost_full_0_rep1> <w_almost_full_0_fast> <w_almost_full_0> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_16> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_7> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_2> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_9> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret> in Unit <u_pcie_rd_q> is equivalent to the following 5 FFs/Latches : <rd_local_dw_size_ret_46> <rd_local_dw_size_ret_49> <rd_local_dw_size_ret_54> <rd_local_dw_size_ret_57> <rd_local_dw_size_ret_60> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_3> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_18> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_4> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_19> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_6> in Unit <u_pcie_rd_q> is equivalent to the following FF/Latch : <rd_dw_len_reg_ret_21> 
INFO:Xst:2260 - The FF/Latch <rd_dw_len_reg_ret_15> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_dw_len_reg_ret_8> <rd_dw_len_reg_ret_22> 
INFO:Xst:2260 - The FF/Latch <wr_en_hi_ret> in Unit <u_pcie_rx> is equivalent to the following FF/Latch : <wr_en_hi_ret_fast> 
INFO:Xst:2260 - The FF/Latch <rst_reg_fast> in Unit <u_pcie_rx> is equivalent to the following FF/Latch : <rst_reg_fast_iso> 
INFO:Xst:2260 - The FF/Latch <wr_en_lo_ret_0> in Unit <u_pcie_rx> is equivalent to the following 3 FFs/Latches : <wr_en_lo_ret_0_fast> <wr_en_lo_ret_0_rep1> <wr_en_lo_ret_0_rep2> 
INFO:Xst:2260 - The FF/Latch <rst_reg_rep2> in Unit <u_pcie_rx> is equivalent to the following 2 FFs/Latches : <rst_reg_rep1> <rst_reg> 
INFO:Xst:2260 - The FF/Latch <wr_en_hi> in Unit <u_pcie_rx_wr> is equivalent to the following 18 FFs/Latches : <wr_en_hi_fast> <wr_en_hi_rep1> <wr_en_hi_rep2> <wr_en_hi_fast_fast> <wr_en_hi_rep1_fast> <wr_en_hi_rep1_rep1> <wr_en_hi_rep1_rep1_fast> <wr_en_hi_rep1_rep1_rep1> <wr_en_hi_rep1_rep1_rep2> <wr_en_hi_rep1_rep1_rep3> <wr_en_hi_rep1_rep1_rep4> <wr_en_hi_rep1_fast_0> <wr_en_hi_rep1_rep1_0> <wr_en_hi_rep2_fast> <wr_en_hi_rep2_rep1> <wr_en_hi_rep2_rep2> <wr_en_hi_rep2_rep3> <wr_en_hi_rep2_rep4> 
INFO:Xst:2260 - The FF/Latch <state_1_rep2> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <state_1_rep1> <state[1]> 
INFO:Xst:2260 - The FF/Latch <op_1_rep1> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <op[1]> 
INFO:Xst:2260 - The FF/Latch <op[0]> in Unit <u_pcie_rx_wr> is equivalent to the following 3 FFs/Latches : <op_fast[0]> <op_0_rep1> <op_0_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_en_lo> in Unit <u_pcie_rx_wr> is equivalent to the following 18 FFs/Latches : <wr_en_lo_fast> <wr_en_lo_rep1> <wr_en_lo_rep2> <wr_en_lo_fast_fast> <wr_en_lo_rep1_fast> <wr_en_lo_rep1_rep1> <wr_en_lo_rep1_rep2> <wr_en_lo_rep1_rep2_fast> <wr_en_lo_rep1_rep2_rep1> <wr_en_lo_rep1_rep1_fast> <wr_en_lo_rep1_rep1_rep1> <wr_en_lo_fast_fast_0> <wr_en_lo_fast_rep1_0> <wr_en_lo_rep1_fast_fast> <wr_en_lo_rep1_fast_rep1> <wr_en_lo_rep1_fast_0> <wr_en_lo_rep1_rep1_0> <wr_en_lo_rep1_rep2_0> 
INFO:Xst:2260 - The FF/Latch <state_fast[0]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <state[0]> 
INFO:Xst:2260 - The FF/Latch <trn_reof_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_reof_n_reg_fast> 
INFO:Xst:2260 - The FF/Latch <trn_rerrfwd_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_rerrfwd_n_reg_fast> 
INFO:Xst:2260 - The FF/Latch <op[0]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <op_fast[0]> <op_0_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_rsrc_rdy_n_reg_fast> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[1]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_mem_select_fast[1]> 
INFO:Xst:2260 - The FF/Latch <state_1_rep2> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <state_1_rep1> <state[1]> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[40]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[40]> <trn_rd_reg_40_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[41]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[41]> <trn_rd_reg_41_rep1> <trn_rd_reg_41_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[42]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[42]> <trn_rd_reg_42_rep1> <trn_rd_reg_42_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[43]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[43]> <trn_rd_reg_43_rep1> <trn_rd_reg_43_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret> in Unit <u_pcie_tx> is equivalent to the following 3 FFs/Latches : <trn_td_ppl1_ret_4> <trn_td_ppl1_ret_6> <trn_td_ppl1_ret_8> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret> in Unit <u_pcie_tx> is equivalent to the following 13 FFs/Latches : <rd_addr_hi_ret_fast> <rd_addr_hi_ret_rep1> <rd_addr_hi_ret_fast_0> <rd_addr_hi_ret_rep1_0> <rd_addr_hi_ret_rep2> <rd_addr_hi_ret_rep3> <rd_addr_hi_ret_rep4> <rd_addr_hi_ret_rep1_fast> <rd_addr_hi_ret_rep1_rep1> <rd_addr_hi_ret_rep1_rep2> <rd_addr_hi_ret_fast_fast> <rd_addr_hi_ret_fast_rep1> <rd_addr_hi_ret_fast_rep2> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11> in Unit <u_pcie_tx> is equivalent to the following 8 FFs/Latches : <rd_addr_hi_ret_11_fast> <rd_addr_hi_ret_11_rep1> <rd_addr_lo_ret_2> <rd_addr_hi_ret_14> <rd_addr_hi_ret_22> <rd_addr_hi_ret_11_fast_0> <rd_addr_hi_ret_11_rep1_0> <rd_addr_hi_ret_11_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret_1> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <trn_td_ppl1_ret_9> 
INFO:Xst:2260 - The FF/Latch <ppl_stall_d1_fast_rep2> in Unit <u_pcie_tx> is equivalent to the following 6 FFs/Latches : <ppl_stall_d1_fast_rep1> <ppl_stall_d1_fast_fast> <ppl_stall_d1_rep2> <ppl_stall_d1_rep1> <ppl_stall_d1_fast> <ppl_stall_d1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_fast_ret> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <rd_addr_lo_ret_1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_rep1_ret> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <rd_addr_hi_ret_1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_rep1_ret_0> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <rd_addr_hi_ret_3> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_fast_ret_0> in Unit <u_pcie_tx> is equivalent to the following FF/Latch : <rd_addr_lo_ret_3> 
INFO:Xst:2260 - The FF/Latch <state[1]> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[1]> <state_1_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_27> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_20> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11_fast_ret> in Unit <u_pcie_tx_wr> is equivalent to the following 5 FFs/Latches : <rd_addr_hi_ret_11> <rd_addr_hi_ret_11_fast> <rd_addr_hi_ret_11_fast_0> <rd_addr_hi_ret_11_rep1> <rd_addr_hi_ret_11_rep2> 
INFO:Xst:2260 - The FF/Latch <state[0]> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <state_fast[0]> <state_0_rep1> <state_0_rep2> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_76> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_29> 
INFO:Xst:2260 - The FF/Latch <addr_ret_40> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <addr_ret_40_fast> <addr_ret_40_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11_ret> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_2> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11_ret_0> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_17> 
INFO:Xst:2260 - The FF/Latch <op_ret_1> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <op_ret_1_fast> <op_ret_1_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_21> in Unit <u_pcie_tx_wr> is equivalent to the following FF/Latch : <rd_addr_hi_ret_8> 
INFO:Xst:2260 - The FF/Latch <deq_data_0_rep1> in Unit <u_wr_q> is equivalent to the following FF/Latch : <deq_data_fast[0]> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret> in Unit <u_pcie_tx_cm> is equivalent to the following 2 FFs/Latches : <trn_td_ppl1_ret_3> <trn_td_ppl1_ret_6> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_ret_5> in Unit <u_pcie_tx_cm> is equivalent to the following FF/Latch : <rd_addr_lo_ret_16> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_ret> in Unit <u_pcie_tx_cm> is equivalent to the following FF/Latch : <rd_addr_lo_ret_9> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret_1> in Unit <u_pcie_tx_cm> is equivalent to the following 2 FFs/Latches : <trn_td_ppl1_ret_4> <trn_td_ppl1_ret_7> 
INFO:Xst:2260 - The FF/Latch <trn_td_ppl1_ret_2> in Unit <u_pcie_tx_cm> is equivalent to the following FF/Latch : <trn_td_ppl1_ret_5> 
INFO:Xst:2260 - The FF/Latch <state[0]> in Unit <u_pcie_tx_cm> is equivalent to the following 3 FFs/Latches : <state_fast[0]> <state_0_rep1> <state_0_rep2> 
INFO:Xst:2260 - The FF/Latch <state[1]> in Unit <u_pcie_tx_cm> is equivalent to the following 3 FFs/Latches : <state_fast[1]> <state_1_rep1> <state_1_rep2> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 113

Cell Usage :
# BELS                             : 52822
#      GND                         : 106
#      INV                         : 546
#      LUT1                        : 823
#      LUT1_L                      : 715
#      LUT2                        : 2593
#      LUT2_L                      : 190
#      LUT3                        : 9373
#      LUT3_L                      : 1384
#      LUT4                        : 5896
#      LUT4_L                      : 309
#      LUT5                        : 5451
#      LUT5_L                      : 939
#      LUT6                        : 15171
#      LUT6_2                      : 101
#      LUT6_L                      : 2047
#      MULT_AND                    : 2
#      MUXCY                       : 1425
#      MUXCY_L                     : 1856
#      MUXF5                       : 4
#      MUXF7                       : 952
#      MUXF8                       : 38
#      VCC                         : 69
#      XORCY                       : 2832
# FlipFlops/Latches                : 54615
#      FD                          : 7190
#      FDC                         : 1320
#      FDCE                        : 241
#      FDCP                        : 64
#      FDE                         : 9348
#      FDP                         : 389
#      FDPE                        : 9
#      FDR                         : 14776
#      FDRE                        : 18042
#      FDRS                        : 1155
#      FDRSE                       : 208
#      FDS                         : 1370
#      FDSE                        : 502
#      LDP_1                       : 1
# RAMS                             : 781
#      RAM32M                      : 472
#      RAM32X1D                    : 39
#      RAM64M                      : 36
#      RAM64X1D                    : 32
#      RAMB18                      : 16
#      RAMB18SDP                   : 159
#      RAMB36_EXP                  : 24
#      RAMB36SDP_EXP               : 3
# Shift Registers                  : 1006
#      SRL16                       : 819
#      SRL16E                      : 10
#      SRLC16E                     : 177
# Clock Buffers                    : 18
#      BUFG                        : 18
# IO Buffers                       : 108
#      IBUF                        : 51
#      IBUFDS                      : 5
#      IOBUF                       : 1
#      OBUF                        : 51
# GigabitIOs                       : 12
#      GTX_DUAL                    : 12
# Others                           : 27
#      FIFO18_36                   : 16
#      FIFO36_72_EXP               : 8
#      PCIE_INTERNAL_1_1           : 1
#      PLL_ADV                     : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vtx240tff1759-2 


Slice Logic Utilization: 
 Number of Slice Registers:           54615  out of  149760    36% 
 Number of Slice LUTs:                48718  out of  149760    32% 
    Number used as Logic:             45538  out of  149760    30% 
    Number used as Memory:             3180  out of  39360     8% 
       Number used as RAM:             2174
       Number used as SRL:             1006

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  75802
   Number with an unused Flip Flop:   21187  out of  75802    27% 
   Number with an unused LUT:         27084  out of  75802    35% 
   Number of fully used LUT-FF pairs: 27531  out of  75802    36% 
   Number of unique control sets:      3083

IO Utilization: 
 Number of IOs:                         113
 Number of bonded IOBs:                 103  out of    680    15% 

Specific Feature Utilization:
 Number of Block RAM/FIFO:              131  out of    324    40% 
    Number using Block RAM only:        115
    Number using FIFO only:              16
 Number of BUFG/BUFGCTRLs:               18  out of     32    56% 
 Number of GTX_DUALs:                    12  out of     24    50% 
 Number of PLL_ADVs:                      2  out of      6    33% 

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                        | Clock buffer(FF name)                                                      | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0                                                                                                | BUFG                                                                       | 3697  |
nf10_10g_interface_0/nf10_10g_interface_0/txoutclk                                                                                                  | BUFG                                                                       | 3997  |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1                                                          | BUFG                                                                       | 458   |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1                                                                                                | BUFG                                                                       | 23759 |
nf10_10g_interface_1/nf10_10g_interface_1/txoutclk                                                                                                  | BUFG                                                                       | 3997  |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1                                                          | BUFG                                                                       | 458   |
nf10_10g_interface_2/nf10_10g_interface_2/txoutclk                                                                                                  | BUFG                                                                       | 3997  |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1                                                          | BUFG                                                                       | 458   |
nf10_10g_interface_3/nf10_10g_interface_3/txoutclk                                                                                                  | BUFG                                                                       | 3997  |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1                                                          | BUFG                                                                       | 458   |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1                                                                                                 | BUFG                                                                       | 10614 |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0                                                                                                 | BUFG                                                                       | 451   |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout                                                                                           | BUFG                                                                       | 114   |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset<0>(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset_0_and00001:O)| NONE(*)(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0)| 1     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>                                                                            | BUFG                                                                       | 18    |
----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                            | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+
dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FSM_Scst_FSM_inv(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/rst_n_inv1_INV_0:O)                                                                    | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_0)                                  | 418   |
dma_0/dma_0/u_dma/u_iface/trn_rdst_rdy_n(dma_0/dma_0/u_dma/u_iface/rst_reg_p:Q)                                                                                                                                                                | NONE(dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/rptr_empty/rbin[0])                                              | 212   |
nf10_10g_interface_0/nf10_10g_interface_0/converter_master/axi_resetn_inv(nf10_10g_interface_0/nf10_10g_interface_0/reset1_INV_0:O)                                                                                                            | NONE(nf10_10g_interface_0/nf10_10g_interface_0/rx_queue/err_state_FSM_FFd1)                                                | 164   |
nf10_10g_interface_1/nf10_10g_interface_1/converter_master/axi_resetn_inv(nf10_10g_interface_1/nf10_10g_interface_1/reset1_INV_0:O)                                                                                                            | NONE(nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/err_state_FSM_FFd1)                                                | 164   |
nf10_10g_interface_2/nf10_10g_interface_2/converter_master/axi_resetn_inv(nf10_10g_interface_2/nf10_10g_interface_2/reset1_INV_0:O)                                                                                                            | NONE(nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/err_state_FSM_FFd1)                                                | 164   |
nf10_10g_interface_3/nf10_10g_interface_3/converter_master/axi_resetn_inv(nf10_10g_interface_3/nf10_10g_interface_3/reset1_INV_0:O)                                                                                                            | NONE(nf10_10g_interface_3/nf10_10g_interface_3/rx_queue/err_state_FSM_FFd1)                                                | 164   |
dma_0/dma_0/u_dma/u_iface/x_rst_t/rst_reg_t(dma_0/dma_0/u_dma/u_iface/x_rst_t/SyncA_clkB_1[0]:Q)                                                                                                                                               | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/genblk1.u_fifo_x/afifo/rptr_empty/rbin[0])                                     | 112   |
dma_0/dma_0/u_dma/u_pcie_rx/rst_reg(dma_0/dma_0/u_dma/u_pcie_rx/rst_reg:Q)                                                                                                                                                                     | NONE(dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/rptr_empty/rbin[0])                                         | 96    |
dma_0/S_AXI_BRESP<0>(dma_0/XST_GND:G)                                                                                                                                                                                                          | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].reset)                                                | 74    |
dma_0/dma_0/u_dma/u_iface/x_rst_r/rst_reg_r(dma_0/dma_0/u_dma/u_iface/x_rst_r/SyncA_clkB_1[0]:Q)                                                                                                                                               | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/genblk1.u_fifo_x/afifo/rptr_empty/rbin[0])                                     | 69    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0]_tx_elec_idle_not0000(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0]_tx_elec_idle_not00001_INV_0:O)                                                            | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].reset)                                                | 64    |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i1:O)                                | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0)  | 34    |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i1:O)                                | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0)  | 34    |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i1:O)                                | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0)  | 34    |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i1:O)                                | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0)  | 34    |
dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                     | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                          | 32    |
dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                     | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                          | 32    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv(axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0:O)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0) | 27    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i_not0000(dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i_not00001_INV_0:O)                                                                                                                              | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0)                                                    | 20    |
dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/GND(dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/GND:G)                                                                 | NONE(dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/mem_mem_0_0)                        | 20    |
microblaze_0_bram_block/microblaze_0_bram_block/pgassign12<0>(microblaze_0_bram_block/microblaze_0_bram_block/XST_GND:G)                                                                                                                       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0)                                                             | 16    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/cfg_function_number<0>(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/XST_GND:G)                                                                                                                                      | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_regBank)                               | 10    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/d_user_reset_n_inv(dma_0/dma_0/ep/pcie_ep0/pcie_blk/d_user_reset_n_inv1:O)                                                                                                                                    | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/reg_enable_ltssm_reset)                                                              | 9     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv(dma_0/dma_0/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv1:O)                                                                          | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/crm_pwr_soft_reset_n_aftersentcpl)                           | 9     |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_1(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1:Q)| NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6) | 9     |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_2(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2:Q)| NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17)| 9     |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_3(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3:Q)| NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0)   | 9     |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_1(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1:Q)| NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6) | 9     |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_2(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2:Q)| NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17)| 9     |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_3(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3:Q)| NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0)   | 9     |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_1(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1:Q)| NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6) | 9     |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_2(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2:Q)| NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17)| 9     |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_3(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3:Q)| NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0)   | 9     |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_1(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1:Q)| NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6) | 9     |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_2(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2:Q)| NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17)| 9     |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_3(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3:Q)| NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0)   | 9     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                           | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)             | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                           | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)             | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                           | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)             | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                           | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)             | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                             | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)              | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                             | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)              | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                             | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)              | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                             | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)              | 8     |
nf10_10g_interface_0/m_axis_tuser<16>(nf10_10g_interface_0/XST_VCC:P)                                                                                                                                                                          | NONE(nf10_10g_interface_0/nf10_10g_interface_0/rx_queue/rx_fifo)                                                           | 8     |
nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch1:O)                                                                      | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1)                       | 8     |
nf10_10g_interface_1/m_axis_tuser<18>(nf10_10g_interface_1/XST_VCC:P)                                                                                                                                                                          | NONE(nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo)                                                           | 8     |
nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch1:O)                                                                      | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1)                       | 8     |
nf10_10g_interface_2/m_axis_tuser<20>(nf10_10g_interface_2/XST_VCC:P)                                                                                                                                                                          | NONE(nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo)                                                           | 8     |
nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch1:O)                                                                      | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1)                       | 8     |
nf10_10g_interface_3/m_axis_tuser<22>(nf10_10g_interface_3/XST_VCC:P)                                                                                                                                                                          | NONE(nf10_10g_interface_3/nf10_10g_interface_3/rx_queue/rx_fifo)                                                           | 8     |
nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch1:O)                                                                      | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1)                       | 8     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/pipe_reset_l0(dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_ep:PIPERESETL0)                                                                                                                                           | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/delayed_elec_idle_reset)                                      | 4     |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/clk_156_reset_txsync_r3(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/clk_156_reset_txsync_r3:Q)                                                                                   | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/reset_dclk_r_0)                                  | 4     |
nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_rx_rst_asynch(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_rx_rst_asynch1:O)                                                                                          | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1)                                 | 4     |
nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_tx_rst_asynch(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_tx_rst_asynch1:O)                                                                                          | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1)                                 | 4     |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/clk_156_reset_txsync_r3(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/clk_156_reset_txsync_r3:Q)                                                                                   | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/reset_dclk_r_0)                                  | 4     |
nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_rx_rst_asynch(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_rx_rst_asynch1:O)                                                                                          | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1)                                 | 4     |
nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_tx_rst_asynch(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_tx_rst_asynch1:O)                                                                                          | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1)                                 | 4     |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/clk_156_reset_txsync_r3(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/clk_156_reset_txsync_r3:Q)                                                                                   | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/reset_dclk_r_0)                                  | 4     |
nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_rx_rst_asynch(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_rx_rst_asynch1:O)                                                                                          | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1)                                 | 4     |
nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_tx_rst_asynch(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_tx_rst_asynch1:O)                                                                                          | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1)                                 | 4     |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/clk_156_reset_txsync_r3(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/clk_156_reset_txsync_r3:Q)                                                                                   | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/reset_dclk_r_0)                                  | 4     |
nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_rx_rst_asynch(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_rx_rst_asynch1:O)                                                                                          | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1)                                 | 4     |
nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_tx_rst_asynch(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_tx_rst_asynch1:O)                                                                                          | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1)                                 | 4     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tx_sync_reset(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tx_sync_reset1:O)                                                                                                | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/reset_usrclk_r_0)                              | 2     |
dma_0/dma_0/converter_master/axi_resetn_inv(dma_0/dma_0/ep/pcie_ep0/GTPRESET1_INV_0:O)                                                                                                                                                         | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/rst_pcie)                                                     | 1     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0_and0000(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0_and00001:O)                                                                                      | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0)                                                   | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.965ns (Maximum Frequency: 167.635MHz)
   Minimum input arrival time before clock: 1.481ns
   Maximum output required time after clock: 3.605ns
   Maximum combinational path delay: 1.196ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Clock period: 5.965ns (frequency: 167.635MHz)
  Total number of paths / destination ports: 288707 / 7926
-------------------------------------------------------------------------
Delay:               5.965ns (Levels of Logic = 9)
  Source:            RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:       dma_0/dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to dma_0/dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             22   0.396   0.915  RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg)
     LUT5:I0->O            5   0.086   0.919  RS232_Uart_1/UARTLITE_CORE_I/ip2bus_wrack1 (S_AXI_AWREADY)
     end scope: 'RS232_Uart_1'
     begin scope: 'axi_interconnect_0'
     LUT6:I0->O            1   0.086   0.487  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/O1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/O)
     LUT6:I4->O            6   0.086   0.435  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/O3 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_wready)
     LUT2:I1->O            3   0.086   0.910  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_wready<2>1 (S_AXI_WREADY<2>)
     end scope: 'axi_interconnect_0'
     begin scope: 'dma_0'
     LUT6:I0->O            1   0.086   0.412  dma_0/u_axi_m/I_RD_WR_CNTLR/sig_wr_cmplt_SW1 (N207)
     LUT5:I4->O            2   0.086   0.416  dma_0/u_axi_m/I_RD_WR_CNTLR/sig_wr_cmplt (dma_0/u_axi_m/I_RD_WR_CNTLR/sig_wr_cmplt)
     LUT6:I5->O            2   0.086   0.290  dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local_or00001 (dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local_or0000)
     FDRE:CE                   0.185          dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local
    ----------------------------------------
    Total                      5.965ns (1.183ns logic, 4.782ns route)
                                       (19.82441341gic, 80.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_0/nf10_10g_interface_0/txoutclk'
  Clock period: 5.086ns (frequency: 196.628MHz)
  Total number of paths / destination ports: 60167 / 7508
-------------------------------------------------------------------------
Delay:               5.086ns (Levels of Logic = 10)
  Source:            nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (FF)
  Destination:       nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0 (FF)
  Source Clock:      nf10_10g_interface_0/nf10_10g_interface_0/txoutclk rising
  Destination Clock: nf10_10g_interface_0/nf10_10g_interface_0/txoutclk rising

  Data Path: nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 to nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.396   0.957  U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg<6>)
     LUT6:I0->O            1   0.086   0.600  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1_SW2 (N375)
     LUT3:I0->O            5   0.086   0.680  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20)
     LUT5:I1->O            1   0.086   0.412  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>_SW0 (N529)
     LUT6:I5->O            1   0.086   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>)
     MUXCY:S->O            1   0.305   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2>)
     MUXCY:CI->O           0   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3>)
     XORCY:CI->O           3   0.300   0.421  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<4> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb<4>)
     LUT3:I2->O           11   0.086   0.332  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en)
     FDRE:CE                   0.185          U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
    ----------------------------------------
    Total                      5.086ns (1.684ns logic, 3.401ns route)
                                       (33.12450656gic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1'
  Clock period: 2.790ns (frequency: 358.365MHz)
  Total number of paths / destination ports: 4473 / 679
-------------------------------------------------------------------------
Delay:               2.790ns (Levels of Logic = 4)
  Source:            nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (FF)
  Destination:       nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13 (FF)
  Source Clock:      nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising
  Destination Clock: nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising

  Data Path: nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 to nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.396   0.496  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r<0>)
     LUT2:I0->O            1   0.086   0.412  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11_SW0 (N102)
     LUT6:I5->O            3   0.086   0.421  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11 (nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/N14)
     LUT4:I3->O           14   0.086   0.722  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>1 (nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_mux_0_i<0>)
     LUT4:I0->O            1   0.086   0.000  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_d<13>111 (nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_d<13>)
     FDR:D                    -0.022          nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13
    ----------------------------------------
    Total                      2.790ns (0.740ns logic, 2.050ns route)
                                       (26.52456420gic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Clock period: 4.933ns (frequency: 202.699MHz)
  Total number of paths / destination ports: 903740 / 49324
-------------------------------------------------------------------------
Delay:               4.933ns (Levels of Logic = 29)
  Source:            dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk7.u_ram_vld_2/genblk1.genblk2.u_dram/rd_data[4] (FF)
  Destination:       dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/mem_tx_pkt_head_l_ret (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk7.u_ram_vld_2/genblk1.genblk2.u_dram/rd_data[4] to dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/mem_tx_pkt_head_l_ret
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.396   0.901  rd_data[4] (rd_vld_bits(4))
     end scope: 'genblk1.genblk2.u_dram'
     end scope: 'genblk7.u_ram_vld_2'
     LUT6:I0->O            1   0.086   0.000  rd_vld_lo_6 (rd_vld_lo_6_0)
     MUXF7:I1->O           1   0.214   0.000  rd_vld_lo_15mux_RNO (rd_vld_lo_15muxnet_0_0)
     MUXF8:I0->O          20   0.161   0.575  rd_vld_lo_15mux (rd_vld_lo_15mux)
     end scope: 'u_mem_tx_pkt'
     begin scope: 'u_tx_ctrl'
     LUT4:I2->O           34   0.086   0.595  pkt_send_state_ns_0_a3[1] (tx_pend_q_deq_en_0_sqmuxa)
     LUT5:I3->O           41   0.086   0.521  svbl_251.svbl_257.svbl_259.svbl_260.mem_tx_pkt_head_nxt29lto19_RNIUP4O1 (un1_mem_tx_pkt_port_nxt_0_sqmuxa_2_0_i)
     LUT3_L:I2->LO         2   0.086   0.126  mem_tx_pkt_head_l_reten[0] (mem_tx_pkt_head_loi[0])
     LUT2:I1->O            2   0.086   0.000  un1_mem_tx_pkt_end_axb_0 (un1_mem_tx_pkt_end_axb_0_reti)
     MUXCY_L:S->LO         1   0.305   0.000  un1_mem_tx_pkt_end_cry_0 (un1_mem_tx_pkt_end_cry_0)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_mem_tx_pkt_end_cry_1 (un1_mem_tx_pkt_end_cry_1)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_mem_tx_pkt_end_cry_2 (un1_mem_tx_pkt_end_cry_2)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_mem_tx_pkt_end_cry_3 (un1_mem_tx_pkt_end_cry_3)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_mem_tx_pkt_end_cry_4 (un1_mem_tx_pkt_end_cry_4)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_mem_tx_pkt_end_cry_5 (un1_mem_tx_pkt_end_cry_5)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_mem_tx_pkt_end_cry_6 (un1_mem_tx_pkt_end_cry_6)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_mem_tx_pkt_end_cry_7 (un1_mem_tx_pkt_end_cry_7)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_mem_tx_pkt_end_cry_8 (un1_mem_tx_pkt_end_cry_8)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_mem_tx_pkt_end_cry_9 (un1_mem_tx_pkt_end_cry_9)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_mem_tx_pkt_end_cry_10 (un1_mem_tx_pkt_end_cry_10)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_mem_tx_pkt_end_cry_11 (un1_mem_tx_pkt_end_cry_11)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_mem_tx_pkt_end_cry_12 (un1_mem_tx_pkt_end_cry_12)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_mem_tx_pkt_end_cry_13 (un1_mem_tx_pkt_end_cry_13)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_mem_tx_pkt_end_cry_14 (un1_mem_tx_pkt_end_cry_14)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_mem_tx_pkt_end_cry_15 (un1_mem_tx_pkt_end_cry_15)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_mem_tx_pkt_end_cry_16 (un1_mem_tx_pkt_end_cry_16)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_mem_tx_pkt_end_cry_17 (un1_mem_tx_pkt_end_cry_17)
     MUXCY_L:CI->LO        0   0.023   0.000  un1_mem_tx_pkt_end_cry_18 (un1_mem_tx_pkt_end_cry_18)
     XORCY:CI->O           1   0.300   0.000  un1_mem_tx_pkt_end_s_19 (N_8251_reti)
     FDR:D                    -0.022          mem_tx_pkt_head_l_ret
    ----------------------------------------
    Total                      4.933ns (2.215ns logic, 2.718ns route)
                                       (44.92466663gic, 55.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_1/nf10_10g_interface_1/txoutclk'
  Clock period: 5.086ns (frequency: 196.628MHz)
  Total number of paths / destination ports: 60167 / 7508
-------------------------------------------------------------------------
Delay:               5.086ns (Levels of Logic = 10)
  Source:            nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (FF)
  Destination:       nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0 (FF)
  Source Clock:      nf10_10g_interface_1/nf10_10g_interface_1/txoutclk rising
  Destination Clock: nf10_10g_interface_1/nf10_10g_interface_1/txoutclk rising

  Data Path: nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 to nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.396   0.957  U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg<6>)
     LUT6:I0->O            1   0.086   0.600  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1_SW2 (N375)
     LUT3:I0->O            5   0.086   0.680  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20)
     LUT5:I1->O            1   0.086   0.412  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>_SW0 (N529)
     LUT6:I5->O            1   0.086   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>)
     MUXCY:S->O            1   0.305   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2>)
     MUXCY:CI->O           0   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3>)
     XORCY:CI->O           3   0.300   0.421  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<4> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb<4>)
     LUT3:I2->O           11   0.086   0.332  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en)
     FDRE:CE                   0.185          U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
    ----------------------------------------
    Total                      5.086ns (1.684ns logic, 3.401ns route)
                                       (33.12476200gic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1'
  Clock period: 2.790ns (frequency: 358.365MHz)
  Total number of paths / destination ports: 4473 / 679
-------------------------------------------------------------------------
Delay:               2.790ns (Levels of Logic = 4)
  Source:            nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (FF)
  Destination:       nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13 (FF)
  Source Clock:      nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising
  Destination Clock: nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising

  Data Path: nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 to nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.396   0.496  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r<0>)
     LUT2:I0->O            1   0.086   0.412  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11_SW0 (N102)
     LUT6:I5->O            3   0.086   0.421  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11 (nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/N14)
     LUT4:I3->O           14   0.086   0.722  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>1 (nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_mux_0_i<0>)
     LUT4:I0->O            1   0.086   0.000  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_d<13>111 (nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_d<13>)
     FDR:D                    -0.022          nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13
    ----------------------------------------
    Total                      2.790ns (0.740ns logic, 2.050ns route)
                                       (26.52503742gic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_2/nf10_10g_interface_2/txoutclk'
  Clock period: 5.086ns (frequency: 196.628MHz)
  Total number of paths / destination ports: 60167 / 7508
-------------------------------------------------------------------------
Delay:               5.086ns (Levels of Logic = 10)
  Source:            nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (FF)
  Destination:       nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0 (FF)
  Source Clock:      nf10_10g_interface_2/nf10_10g_interface_2/txoutclk rising
  Destination Clock: nf10_10g_interface_2/nf10_10g_interface_2/txoutclk rising

  Data Path: nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 to nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.396   0.957  U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg<6>)
     LUT6:I0->O            1   0.086   0.600  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1_SW2 (N375)
     LUT3:I0->O            5   0.086   0.680  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20)
     LUT5:I1->O            1   0.086   0.412  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>_SW0 (N529)
     LUT6:I5->O            1   0.086   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>)
     MUXCY:S->O            1   0.305   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2>)
     MUXCY:CI->O           0   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3>)
     XORCY:CI->O           3   0.300   0.421  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<4> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb<4>)
     LUT3:I2->O           11   0.086   0.332  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en)
     FDRE:CE                   0.185          U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
    ----------------------------------------
    Total                      5.086ns (1.684ns logic, 3.401ns route)
                                       (33.12513257gic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1'
  Clock period: 2.790ns (frequency: 358.365MHz)
  Total number of paths / destination ports: 4473 / 679
-------------------------------------------------------------------------
Delay:               2.790ns (Levels of Logic = 4)
  Source:            nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (FF)
  Destination:       nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13 (FF)
  Source Clock:      nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising
  Destination Clock: nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising

  Data Path: nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 to nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.396   0.496  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r<0>)
     LUT2:I0->O            1   0.086   0.412  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11_SW0 (N102)
     LUT6:I5->O            3   0.086   0.421  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/N14)
     LUT4:I3->O           14   0.086   0.722  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>1 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_mux_0_i<0>)
     LUT4:I0->O            1   0.086   0.000  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_d<13>111 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_d<13>)
     FDR:D                    -0.022          nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13
    ----------------------------------------
    Total                      2.790ns (0.740ns logic, 2.050ns route)
                                       (26.52521021gic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_3/nf10_10g_interface_3/txoutclk'
  Clock period: 5.086ns (frequency: 196.628MHz)
  Total number of paths / destination ports: 60167 / 7508
-------------------------------------------------------------------------
Delay:               5.086ns (Levels of Logic = 10)
  Source:            nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (FF)
  Destination:       nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0 (FF)
  Source Clock:      nf10_10g_interface_3/nf10_10g_interface_3/txoutclk rising
  Destination Clock: nf10_10g_interface_3/nf10_10g_interface_3/txoutclk rising

  Data Path: nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 to nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.396   0.957  U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg<6>)
     LUT6:I0->O            1   0.086   0.600  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1_SW2 (N375)
     LUT3:I0->O            5   0.086   0.680  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20)
     LUT5:I1->O            1   0.086   0.412  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>_SW0 (N529)
     LUT6:I5->O            1   0.086   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>)
     MUXCY:S->O            1   0.305   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2>)
     MUXCY:CI->O           0   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3>)
     XORCY:CI->O           3   0.300   0.421  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<4> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb<4>)
     LUT3:I2->O           11   0.086   0.332  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en)
     FDRE:CE                   0.185          U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
    ----------------------------------------
    Total                      5.086ns (1.684ns logic, 3.401ns route)
                                       (33.12530336gic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1'
  Clock period: 2.790ns (frequency: 358.365MHz)
  Total number of paths / destination ports: 4473 / 679
-------------------------------------------------------------------------
Delay:               2.790ns (Levels of Logic = 4)
  Source:            nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (FF)
  Destination:       nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13 (FF)
  Source Clock:      nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising
  Destination Clock: nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising

  Data Path: nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 to nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.396   0.496  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r<0>)
     LUT2:I0->O            1   0.086   0.412  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11_SW0 (N102)
     LUT6:I5->O            3   0.086   0.421  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11 (nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/N14)
     LUT4:I3->O           14   0.086   0.722  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>1 (nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_mux_0_i<0>)
     LUT4:I0->O            1   0.086   0.000  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_d<13>111 (nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_d<13>)
     FDR:D                    -0.022          nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13
    ----------------------------------------
    Total                      2.790ns (0.740ns logic, 2.050ns route)
                                       (26.52536100gic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1'
  Clock period: 3.643ns (frequency: 274.507MHz)
  Total number of paths / destination ports: 166240 / 23706
-------------------------------------------------------------------------
Delay:               3.643ns (Levels of Logic = 11)
  Source:            dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/dw_count[1] (FF)
  Destination:       dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/dw_count_ret_1 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1 rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1 rising

  Data Path: dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/dw_count[1] to dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/dw_count_ret_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.396   0.910  dw_count[1] (dw_count[1])
     LUT6:I0->O            1   0.086   0.000  un1_dw_count_axb_1 (un1_dw_count_axb_1)
     MUXCY_L:S->LO         1   0.305   0.000  un1_dw_count_cry_1 (un1_dw_count_cry_1)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_2 (un1_dw_count_cry_2)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_3 (un1_dw_count_cry_3)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_4 (un1_dw_count_cry_4)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_5 (un1_dw_count_cry_5)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_6 (un1_dw_count_cry_6)
     XORCY:CI->O           1   0.300   0.412  un1_dw_count_s_7 (un1_dw_count_s_7_0)
     LUT6:I5->O            1   0.086   0.487  dw_count_5_iv_i_i_a2[7] (N_1456)
     LUT6_L:I4->LO         2   0.086   0.376  dw_count_5_iv_i_i_a2_RNIG8HU[7] (N_416_i)
     LUT6_L:I2->LO         1   0.086   0.000  trn_teof_n_2_sqmuxa_0_a2 (N_770_reti)
     FD:D                     -0.022          dw_count_ret_1
    ----------------------------------------
    Total                      3.643ns (1.459ns logic, 2.184ns route)
                                       (40.02542463gic, 60.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0'
  Clock period: 3.837ns (frequency: 260.619MHz)
  Total number of paths / destination ports: 11242 / 813
-------------------------------------------------------------------------
Delay:               3.837ns (Levels of Logic = 5)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_1 (FF)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_0 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0 rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0 rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_1 to dma_0/dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.396   0.910  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_1 (dma_0/ep/pcie_ep0/pcie_blk/pipe_rx_data<1>)
     LUT6:I0->O            2   0.086   0.666  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_and000011 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/N17)
     LUT6:I2->O            4   0.086   0.500  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_and00001 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0)
     LUT4:I2->O            2   0.086   0.416  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l7_out_or00011_1 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l7_out_or00011)
     LUT6:I5->O           28   0.086   0.519  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l0_out_mux0000<0>111 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/N14)
     LUT4:I3->O            1   0.086   0.000  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_mux0000<7>1 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_mux0000<7>)
     FD:D                     -0.022          dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_0
    ----------------------------------------
    Total                      3.837ns (0.826ns logic, 3.011ns route)
                                       (21.52547233gic, 78.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout'
  Clock period: 2.404ns (frequency: 415.947MHz)
  Total number of paths / destination ports: 528 / 215
-------------------------------------------------------------------------
Delay:               2.404ns (Levels of Logic = 2)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 (FF)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_5 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 to dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            3   0.396   0.671  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 (dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5)
     LUT4:I0->O            1   0.086   0.412  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_mux0000<1>2_SW0 (N10)
     LUT6:I5->O            1   0.086   0.286  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_mux0000<1>2 (dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/N10)
     FDSE:S                    0.468          dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_5
    ----------------------------------------
    Total                      2.404ns (1.036ns logic, 1.368ns route)
                                       (43.12553221gic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>'
  Clock period: 2.668ns (frequency: 374.770MHz)
  Total number of paths / destination ports: 298 / 34
-------------------------------------------------------------------------
Delay:               2.668ns (Levels of Logic = 3)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.396   0.604  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>)
     LUT3:I0->O            1   0.086   0.412  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0 (N76)
     LUT6:I5->O            3   0.086   0.496  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000 (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000)
     LUT2:I0->O            8   0.086   0.318  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011 (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001)
     FDCE:CE                   0.185          dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
    ----------------------------------------
    Total                      2.668ns (0.839ns logic, 1.829ns route)
                                       (31.42557263gic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.481ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       reset_0/reset_0/EXT_LPF/exr_d1 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: RESET to reset_0/reset_0/EXT_LPF/exr_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.694   0.290  RESET_IBUF (RESET_IBUF)
     begin scope: 'reset_0'
     INV:I->O              1   0.212   0.286  reset_0/EXT_LPF/exr_d1_or000011_INV_0 (reset_0/EXT_LPF/exr_d1_or00001)
     FDS:D                    -0.022          reset_0/EXT_LPF/exr_d1
    ----------------------------------------
    Total                      1.481ns (0.906ns logic, 0.575ns route)
                                       (61.22561576gic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.286ns (Levels of Logic = 0)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i:LOCKED (PAD)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (FF)
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i:LOCKED to dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         1   0.000   0.286  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll_pll_lk_out)
     FDCE:D                   -0.022          dma_0/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    ----------------------------------------
    Total                      0.286ns (0.000ns logic, 0.286ns route)
                                       (0.02564425gic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              3.605ns (Levels of Logic = 4)
  Source:            axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_2 (FF)
  Destination:       PHY_RST_N (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_2 to PHY_RST_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             44   0.396   0.396  axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_2 (axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe<2>)
     INV:I->O            438   0.212   0.458  axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_RESET_OUT_N1_INV_0 (M_AXI_ARESET_OUT_N<0>)
     end scope: 'axi_interconnect_0'
     begin scope: 'nf10_mdio_0'
     end scope: 'nf10_mdio_0'
     OBUF:I->O                 2.144          PHY_RST_N_OBUF (PHY_RST_N)
    ----------------------------------------
    Total                      3.605ns (2.752ns logic, 0.853ns route)
                                       (76.32567675gic, 23.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.196ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST (PAD)

  Data Path: RESET to clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.694   0.290  RESET_IBUF (RESET_IBUF)
     begin scope: 'clock_generator_0'
     INV:I->O              0   0.212   0.000  clock_generator_0/PLL0_INST/rsti1_INV_0 (clock_generator_0/PLL0_INST/rsti)
    PLL_ADV:RST                0.000          clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    ----------------------------------------
    Total                      1.196ns (0.906ns logic, 0.290ns route)
                                       (75.82572176gic, 24.2% route)

=========================================================================


Total REAL time to Xst completion: 206.00 secs
Total CPU time to Xst completion: 202.62 secs
 
--> 


Total memory usage is 1404604 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :  324 (   0 filtered)

Done!

********************************************************************************
At Local date and time: Thu Jan  3 21:28:56 2013
 make -f Makefile bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /cad_64/xilinx/ise13.4/ISE_DS/ISE/xilinx/data/fpga.flw
into working directory
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/implem
entation 

Using Flow File:
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/implem
entation/fpga.flw 
Using Option File(s): 
 /home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/implem
entation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/system.ngc" ...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/axi_interconnect_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/microblaze_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/microblaze_0_bram_block_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/reset_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_1_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_2_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_3_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/diff_input_buf_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/diff_input_buf_1_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/diff_input_buf_2_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/diff_input_buf_3_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_mdio_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/axi_timebase_wdt_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_input_arbiter_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_bram_output_queues_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_nic_output_port_lookup_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_axi_sim_transactor_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/dma_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_decap_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_encap_0_wrapper.ngc"...
Applying constraints in
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

   The license for this core was generated for gcoving@stanford.edu on
   10/14/2009. It is the responsibility of the Licensee of this core to adhere
   to the site restriction and other terms of the Xilinx Core Site License
   Agreement when using this core.


INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

   The license for this core was generated for gcoving@stanford.edu on
   10/14/2009. It is the responsibility of the Licensee of this core to adhere
   to the site restriction and other terms of the Xilinx Core Site License
   Agreement when using this core.


INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

   The license for this core was generated for gcoving@stanford.edu on
   10/14/2009. It is the responsibility of the Licensee of this core to adhere
   to the site restriction and other terms of the Xilinx Core Site License
   Agreement when using this core.


INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

   The license for this core was generated for gcoving@stanford.edu on
   10/14/2009. It is the responsibility of the Licensee of this core to adhere
   to the site restriction and other terms of the Xilinx Core Site License
   Agreement when using this core.


INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

   The license for this core was generated for gcoving@stanford.edu on
   10/14/2009. It is the responsibility of the Licensee of this core to adhere
   to the site restriction and other terms of the Xilinx Core Site License
   Agreement when using this core.


INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

   The license for this core was generated for gcoving@stanford.edu on
   10/14/2009. It is the responsibility of the Licensee of this core to adhere
   to the site restriction and other terms of the Xilinx Core Site License
   Agreement when using this core.


INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

   The license for this core was generated for gcoving@stanford.edu on
   10/14/2009. It is the responsibility of the Licensee of this core to adhere
   to the site restriction and other terms of the Xilinx Core Site License
   Agreement when using this core.


INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

   The license for this core was generated for gcoving@stanford.edu on
   10/14/2009. It is the responsibility of the Licensee of this core to adhere
   to the site restriction and other terms of the Xilinx Core Site License
   Agreement when using this core.


Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'MGTCLK', used in period specification
   'TS_MGTCLK', was traced into PLL_ADV instance
   dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT0: <TIMESPEC TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout0 =
   PERIOD "dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout0" TS_MGTCLK * 2.5
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'MGTCLK', used in period specification
   'TS_MGTCLK', was traced into PLL_ADV instance
   dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT1: <TIMESPEC TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout1 =
   PERIOD "dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout1" TS_MGTCLK * 1.25
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'MGTCLK', used in period specification
   'TS_MGTCLK', was traced into PLL_ADV instance
   dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT2: <TIMESPEC TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout2 =
   PERIOD "dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout2" TS_MGTCLK * 1.25
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'MGTCLK', used in period specification
   'TS_MGTCLK', was traced into PLL_ADV instance
   dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT3: <TIMESPEC
   TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_txsync_clkout = PERIOD
   "dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_txsync_clkout" TS_MGTCLK * 1.25
   HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[28].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[29].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[31].MEM_E
   X_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  27 sec
Total CPU time to NGDBUILD completion:  1 min  26 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -mt 4 -o system_map.ncd -w -pr b -xe n -ol high -t 7 -register_duplication
on -logic_opt on -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vtx240tff1759-2".
WARNING:Map:292 - This current release of ISE limits the number of cores used by
   the Placer to 2.  Setting -mt to 2.
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-matlab.stanford.edu:7193@cadlic0.stanford.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vtx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "mac0_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac1_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac2_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac3_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:48 - The timing specification "TS_mac0_flow" has been discarded
   because its FROM group (mac0_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac1_flow" has been discarded
   because its FROM group (mac1_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac2_flow" has been discarded
   because its FROM group (mac2_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac3_flow" has been discarded
   because its FROM group (mac3_flow_grp) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   0].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   0].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   0].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   0].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   1].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   1].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   1].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   1].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   0].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   0].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   0].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   0].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   1].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   1].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   1].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   1].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mra
   m_regBank
   of frag RDRCLKU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mra
   m_regBank_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mra
   m_regBank
   of frag RDRCLKL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mra
   m_regBank_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_
   bram/mem_mem_0_0/RAMB36SDP_EXP
   of frag RDRCLKU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_
   bram/mem_mem_0_0/RAMB36SDP_EXP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_
   bram/mem_mem_0_0/RAMB36SDP_EXP
   of frag RDRCLKL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_
   bram/mem_mem_0_0/RAMB36SDP_EXP_RDRCLKL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_CLK_TIG_5_path" TIG ignored
   during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 40 secs 
Total CPU  time at the beginning of Placer: 2 mins 39 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2e89f407) REAL time: 2 mins 51 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:2e89f407) REAL time: 2 mins 52 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7afb87d4) REAL time: 2 mins 52 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:8e88ed48) REAL time: 2 mins 53 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:8e88ed48) REAL time: 7 mins 40 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:8e88ed48) REAL time: 7 mins 44 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:b2cd56af) REAL time: 7 mins 52 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:b2cd56af) REAL time: 7 mins 52 secs 

........................................
.
.....................................................................
Phase 9.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 24
# Number of Global Clock Networks: 16
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "nf10_10g_interface_0/nf10_10g_interface_0/clk156_bufg" LOC = "BUFGCTRL_X0Y25" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/clk156_bufg" LOC = "BUFGCTRL_X0Y27" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/clk156_bufg" LOC = "BUFGCTRL_X0Y29" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/clk156_bufg" LOC = "BUFGCTRL_X0Y31" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2" LOC = "BUFGCTRL_X0Y0" ;
INST "nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv_BUFG" LOC = "BUFGCTRL_X0Y3" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.coreclk_pll_bufg" LOC = "BUFGCTRL_X0Y23" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.txsync_clk_pll_bufg" LOC = "BUFGCTRL_X0Y22" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.gtxclk_pll_bufg" LOC = "BUFGCTRL_X0Y21" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y30" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y28" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y26" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y24" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg" LOC = "BUFGCTRL_X0Y20" ;
INST "CLK" LOC = "AN25" ;
INST "nf10_10g_interface_3_xaui_rx_l0_n_pin" LOC = "IPAD_X0Y72" ;
INST "nf10_10g_interface_3_xaui_rx_l0_p_pin" LOC = "IPAD_X0Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l1_n_pin" LOC = "IPAD_X0Y74" ;
INST "nf10_10g_interface_3_xaui_rx_l1_p_pin" LOC = "IPAD_X0Y75" ;
INST "nf10_10g_interface_3_xaui_rx_l2_n_pin" LOC = "IPAD_X0Y66" ;
INST "nf10_10g_interface_3_xaui_rx_l2_p_pin" LOC = "IPAD_X0Y67" ;
INST "nf10_10g_interface_3_xaui_rx_l3_n_pin" LOC = "IPAD_X0Y68" ;
INST "nf10_10g_interface_3_xaui_rx_l3_p_pin" LOC = "IPAD_X0Y69" ;
INST "pcie_clk_n" LOC = "IPAD_X2Y22" ;
INST "pcie_clk_p" LOC = "IPAD_X2Y23" ;
INST "nf10_10g_interface_0_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y44" ;
INST "nf10_10g_interface_0_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y45" ;
INST "nf10_10g_interface_0_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y42" ;
INST "nf10_10g_interface_0_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y43" ;
INST "nf10_10g_interface_0_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y50" ;
INST "nf10_10g_interface_0_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y51" ;
INST "nf10_10g_interface_0_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y48" ;
INST "nf10_10g_interface_0_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y49" ;
INST "refclk_A_n" LOC = "IPAD_X2Y52" ;
INST "refclk_A_p" LOC = "IPAD_X2Y53" ;
INST "refclk_B_n" LOC = "IPAD_X2Y64" ;
INST "refclk_B_p" LOC = "IPAD_X2Y65" ;
INST "refclk_C_n" LOC = "IPAD_X2Y76" ;
INST "refclk_C_p" LOC = "IPAD_X2Y77" ;
INST "refclk_D_n" LOC = "IPAD_X0Y76" ;
INST "refclk_D_p" LOC = "IPAD_X0Y77" ;
INST "nf10_10g_interface_1_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y56" ;
INST "nf10_10g_interface_1_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y57" ;
INST "nf10_10g_interface_1_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y54" ;
INST "nf10_10g_interface_1_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y55" ;
INST "nf10_10g_interface_1_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y62" ;
INST "nf10_10g_interface_1_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y63" ;
INST "nf10_10g_interface_1_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y60" ;
INST "nf10_10g_interface_1_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y61" ;
INST "pcie_top_0_pci_exp_0_rxn_pin" LOC = "IPAD_X2Y30" ;
INST "pcie_top_0_pci_exp_0_rxp_pin" LOC = "IPAD_X2Y31" ;
INST "pcie_top_0_pci_exp_1_rxn_pin" LOC = "IPAD_X2Y32" ;
INST "pcie_top_0_pci_exp_1_rxp_pin" LOC = "IPAD_X2Y33" ;
INST "pcie_top_0_pci_exp_2_rxn_pin" LOC = "IPAD_X2Y24" ;
INST "pcie_top_0_pci_exp_2_rxp_pin" LOC = "IPAD_X2Y25" ;
INST "pcie_top_0_pci_exp_3_rxn_pin" LOC = "IPAD_X2Y26" ;
INST "pcie_top_0_pci_exp_3_rxp_pin" LOC = "IPAD_X2Y27" ;
INST "pcie_top_0_pci_exp_4_rxn_pin" LOC = "IPAD_X2Y18" ;
INST "pcie_top_0_pci_exp_4_rxp_pin" LOC = "IPAD_X2Y19" ;
INST "pcie_top_0_pci_exp_5_rxn_pin" LOC = "IPAD_X2Y20" ;
INST "pcie_top_0_pci_exp_5_rxp_pin" LOC = "IPAD_X2Y21" ;
INST "pcie_top_0_pci_exp_6_rxn_pin" LOC = "IPAD_X2Y12" ;
INST "pcie_top_0_pci_exp_6_rxp_pin" LOC = "IPAD_X2Y13" ;
INST "pcie_top_0_pci_exp_7_rxn_pin" LOC = "IPAD_X2Y14" ;
INST "pcie_top_0_pci_exp_7_rxp_pin" LOC = "IPAD_X2Y15" ;
INST "nf10_10g_interface_2_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y68" ;
INST "nf10_10g_interface_2_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y69" ;
INST "nf10_10g_interface_2_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y66" ;
INST "nf10_10g_interface_2_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y67" ;
INST "nf10_10g_interface_2_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y74" ;
INST "nf10_10g_interface_2_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y75" ;
INST "nf10_10g_interface_2_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y72" ;
INST "nf10_10g_interface_2_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y73" ;
INST "nf10_10g_interface_3_xaui_tx_l0_n_pin" LOC = "OPAD_X0Y44" ;
INST "nf10_10g_interface_3_xaui_tx_l0_p_pin" LOC = "OPAD_X0Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l1_n_pin" LOC = "OPAD_X0Y46" ;
INST "nf10_10g_interface_3_xaui_tx_l1_p_pin" LOC = "OPAD_X0Y47" ;
INST "nf10_10g_interface_3_xaui_tx_l2_n_pin" LOC = "OPAD_X0Y40" ;
INST "nf10_10g_interface_3_xaui_tx_l2_p_pin" LOC = "OPAD_X0Y41" ;
INST "nf10_10g_interface_3_xaui_tx_l3_n_pin" LOC = "OPAD_X0Y42" ;
INST "nf10_10g_interface_3_xaui_tx_l3_p_pin" LOC = "OPAD_X0Y43" ;
INST "nf10_10g_interface_0_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y26" ;
INST "nf10_10g_interface_0_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y27" ;
INST "nf10_10g_interface_0_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y24" ;
INST "nf10_10g_interface_0_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y25" ;
INST "nf10_10g_interface_0_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y30" ;
INST "nf10_10g_interface_0_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y31" ;
INST "nf10_10g_interface_0_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y28" ;
INST "nf10_10g_interface_0_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y29" ;
INST "nf10_10g_interface_1_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y34" ;
INST "nf10_10g_interface_1_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y35" ;
INST "nf10_10g_interface_1_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y32" ;
INST "nf10_10g_interface_1_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y33" ;
INST "nf10_10g_interface_1_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y38" ;
INST "nf10_10g_interface_1_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y39" ;
INST "nf10_10g_interface_1_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y36" ;
INST "nf10_10g_interface_1_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y37" ;
INST "pcie_top_0_pci_exp_0_txn_pin" LOC = "OPAD_X1Y20" ;
INST "pcie_top_0_pci_exp_0_txp_pin" LOC = "OPAD_X1Y21" ;
INST "pcie_top_0_pci_exp_1_txn_pin" LOC = "OPAD_X1Y22" ;
INST "pcie_top_0_pci_exp_1_txp_pin" LOC = "OPAD_X1Y23" ;
INST "pcie_top_0_pci_exp_2_txn_pin" LOC = "OPAD_X1Y16" ;
INST "pcie_top_0_pci_exp_2_txp_pin" LOC = "OPAD_X1Y17" ;
INST "pcie_top_0_pci_exp_3_txn_pin" LOC = "OPAD_X1Y18" ;
INST "pcie_top_0_pci_exp_3_txp_pin" LOC = "OPAD_X1Y19" ;
INST "pcie_top_0_pci_exp_4_txn_pin" LOC = "OPAD_X1Y12" ;
INST "pcie_top_0_pci_exp_4_txp_pin" LOC = "OPAD_X1Y13" ;
INST "pcie_top_0_pci_exp_5_txn_pin" LOC = "OPAD_X1Y14" ;
INST "pcie_top_0_pci_exp_5_txp_pin" LOC = "OPAD_X1Y15" ;
INST "pcie_top_0_pci_exp_6_txn_pin" LOC = "OPAD_X1Y8" ;
INST "pcie_top_0_pci_exp_6_txp_pin" LOC = "OPAD_X1Y9" ;
INST "pcie_top_0_pci_exp_7_txn_pin" LOC = "OPAD_X1Y10" ;
INST "pcie_top_0_pci_exp_7_txp_pin" LOC = "OPAD_X1Y11" ;
INST "nf10_10g_interface_2_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y42" ;
INST "nf10_10g_interface_2_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y43" ;
INST "nf10_10g_interface_2_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y40" ;
INST "nf10_10g_interface_2_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y41" ;
INST "nf10_10g_interface_2_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y46" ;
INST "nf10_10g_interface_2_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y47" ;
INST "nf10_10g_interface_2_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y44" ;
INST "nf10_10g_interface_2_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y45" ;
INST "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i" LOC = "PLL_ADV_X0Y5" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i" LOC = "GTX_DUAL_X1Y5" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[2].GT_i" LOC = "GTX_DUAL_X1Y4" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[4].GT_i" LOC = "GTX_DUAL_X1Y3" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[6].GT_i" LOC = "GTX_DUAL_X1Y2" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y11" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y10" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y9" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y8" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y7" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y6" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y11" ;
INST "diff_input_buf_2/diff_input_buf_2/U0" LOC = "BUFDS_X1Y11" ;
INST "diff_input_buf_0/diff_input_buf_0/U0" LOC = "BUFDS_X1Y7" ;
INST "dma_0/dma_0/pcie_clk_ibuf" LOC = "BUFDS_X1Y3" ;
INST "diff_input_buf_3/diff_input_buf_3/U0" LOC = "BUFDS_X0Y11" ;
INST "diff_input_buf_1/diff_input_buf_1/U0" LOC = "BUFDS_X1Y9" ;

# nf10_10g_interface_0/nf10_10g_interface_0/clk156 driven by BUFGCTRL_X0Y25
NET "nf10_10g_interface_0/nf10_10g_interface_0/clk156" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X0Y11 ;

# nf10_10g_interface_1/nf10_10g_interface_1/clk156 driven by BUFGCTRL_X0Y27
NET "nf10_10g_interface_1/nf10_10g_interface_1/clk156" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/clk156 driven by BUFGCTRL_X0Y29
NET "nf10_10g_interface_2/nf10_10g_interface_2/clk156" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X0Y3, CLOCKREGION_X0Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/clk156 driven by BUFGCTRL_X0Y31
NET "nf10_10g_interface_3/nf10_10g_interface_3/clk156" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X0Y8, CLOCKREGION_X0Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# control_clk driven by BUFGCTRL_X0Y2
NET "control_clk" TNM_NET = "TN_control_clk" ;
TIMEGRP "TN_control_clk" AREA_GROUP = "CLKAG_control_clk" ;
AREA_GROUP "CLKAG_control_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# core_clk driven by BUFGCTRL_X0Y1
NET "core_clk" TNM_NET = "TN_core_clk" ;
TIMEGRP "TN_core_clk" AREA_GROUP = "CLKAG_core_clk" ;
AREA_GROUP "CLKAG_core_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg driven by BUFGCTRL_X0Y0
NET "dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg" TNM_NET = "TN_dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg" ;
TIMEGRP "TN_dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg" AREA_GROUP = "CLKAG_dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg" ;
AREA_GROUP "CLKAG_dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg" RANGE =   CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y8 ;

# nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv driven by BUFGCTRL_X0Y3
NET "nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv" TNM_NET = "TN_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv" ;
TIMEGRP "TN_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv" AREA_GROUP = "CLKAG_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv" ;
AREA_GROUP "CLKAG_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv" RANGE =   CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X1Y10 ;

# dma_0/dma_0/ep/pcie_ep0/core_clk driven by BUFGCTRL_X0Y23
NET "dma_0/dma_0/ep/pcie_ep0/core_clk" TNM_NET = "TN_dma_0/dma_0/ep/pcie_ep0/core_clk" ;
TIMEGRP "TN_dma_0/dma_0/ep/pcie_ep0/core_clk" AREA_GROUP = "CLKAG_dma_0/dma_0/ep/pcie_ep0/core_clk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/ep/pcie_ep0/core_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk driven by BUFGCTRL_X0Y22
NET "dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk" TNM_NET = "TN_dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk" ;
TIMEGRP "TN_dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk" AREA_GROUP = "CLKAG_dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk driven by BUFGCTRL_X0Y21
NET "dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk" TNM_NET = "TN_dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk" ;
TIMEGRP "TN_dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk" AREA_GROUP = "CLKAG_dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk" RANGE =   CLOCKREGION_X1Y2, CLOCKREGION_X1Y3, CLOCKREGION_X1Y4, CLOCKREGION_X1Y5 ;

# nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y30
NET "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y28
NET "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y26
NET "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X1Y7, CLOCKREGION_X1Y8, CLOCKREGION_X1Y9, CLOCKREGION_X1Y10, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y24
NET "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9 ;

# dma_0/dma_0/ep/pcie_ep0/user_clk driven by BUFGCTRL_X0Y20
NET "dma_0/dma_0/ep/pcie_ep0/user_clk" TNM_NET = "TN_dma_0/dma_0/ep/pcie_ep0/user_clk" ;
TIMEGRP "TN_dma_0/dma_0/ep/pcie_ep0/user_clk" AREA_GROUP = "CLKAG_dma_0/dma_0/ep/pcie_ep0/user_clk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/ep/pcie_ep0/user_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 24
Number of Global Clock Networks: 16

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |    755 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     57 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |    830 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |    330 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    147 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     48 |    761 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     85 |   1238 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    118 |    599 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    239 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    103 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    118 |    963 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     99 |    895 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    186 |    785 |dma_0/dma_0/ep/pcie_ep0/user_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    106 |    170 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    391 |   1890 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     52 |control_clk
     13 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    105 |    756 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    207 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    109 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      5 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     13 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |    105 |   1129 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     63 |    773 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |dma_0/dma_0/ep/pcie_ep0/core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     81 |    964 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     74 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     49 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    146 |   1895 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |    551 |control_clk
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |    595 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     41 |     73 |dma_0/dma_0/ep/pcie_ep0/user_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    347 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    115 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     11 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    117 |   1681 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     15 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    109 |   1203 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    128 |dma_0/dma_0/ep/pcie_ep0/core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    256 |   1229 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     21 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    116 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     17 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    365 |   2721 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |    797 |control_clk
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    128 |    561 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    118 |    316 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    202 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |    264 |   1940 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      1 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     35 |control_clk
     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    238 |   1342 |core_clk
      4 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |    172 |dma_0/dma_0/ep/pcie_ep0/core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |     36 |   1381 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     92 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     22 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |    274 |   3080 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    398 |control_clk
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    302 |   1013 |core_clk
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    136 |    433 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     28 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     94 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    438 |   1966 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     29 |control_clk
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     81 |    715 |core_clk
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    129 |dma_0/dma_0/ep/pcie_ep0/core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |   1842 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    145 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     15 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    117 |   2876 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    137 |    401 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    218 |   1182 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     17 |dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    235 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     96 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |     26 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     33 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    371 |   1994 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 10/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     59 |control_clk
     11 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    126 |    881 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |dma_0/dma_0/ep/pcie_ep0/core_clk
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |   1452 |dma_0/dma_0/ep/pcie_ep0/user_clk
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     48 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    185 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    353 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     20 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    128 |   2984 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     11 |    363 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    110 |   1049 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    213 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    100 |    117 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |     58 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    265 |   1842 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     76 |control_clk
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    142 |   1177 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |    215 |dma_0/dma_0/ep/pcie_ep0/user_clk
      3 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |    599 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      3 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    269 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    152 |    489 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    375 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     18 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    322 |   3204 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y8> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    144 |    729 |core_clk
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |    604 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |    172 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    112 |    257 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    199 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    322 |   1993 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y8> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     37 |control_clk
     21 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    207 |   2229 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     13 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    359 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    125 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    120 |    194 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1093 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     25 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    331 |   4050 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     43 |    828 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    106 |    313 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     28 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     70 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    269 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    184 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     11 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    149 |   1692 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     78 |control_clk
     22 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     59 |   2036 |core_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |    214 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    217 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |    156 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1361 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     26 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     97 |   4062 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y10> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     51 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |     10 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    144 |    314 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    776 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    230 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   1452 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y10> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     81 |control_clk
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    346 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    497 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    112 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    524 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    177 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    128 |    196 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    152 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    130 |   2085 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y11> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    202 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |    652 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    224 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |   1152 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y11> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     75 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    352 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |   1001 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    277 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     52 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |   1789 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 9.30  Global Clock Region Assignment (Checksum:b2cd56af) REAL time: 9 mins 32 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:b2cd56af) REAL time: 9 mins 32 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:b2cd56af) REAL time: 9 mins 33 secs 

Phase 12.8  Global Placement
...................................
........................................................................
.......................................................................
......................................................................
............................................
............................................
...................................................
..............
Phase 12.8  Global Placement (Checksum:39a4d019) REAL time: 14 mins 4 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:39a4d019) REAL time: 14 mins 4 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:39a4d019) REAL time: 14 mins 7 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:4e1597a) REAL time: 21 mins 17 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:4e1597a) REAL time: 21 mins 20 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:4e1597a) REAL time: 21 mins 23 secs 

Total REAL time to Placer completion: 21 mins 53 secs 
Total CPU  time to Placer completion: 23 mins 53 secs 
Running physical synthesis...
...............
Physical synthesis completed.
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  107
Slice Logic Utilization:
  Number of Slice Registers:                47,602 out of 149,760   31%
    Number used as Flip Flops:              47,597
    Number used as Latches:                      1
    Number used as Latch-thrus:                  4
  Number of Slice LUTs:                     42,115 out of 149,760   28%
    Number used as logic:                   39,305 out of 149,760   26%
      Number using O6 output only:          36,394
      Number using O5 output only:           1,278
      Number using O5 and O6:                1,633
    Number used as Memory:                   2,327 out of  39,360    5%
      Number used as Dual Port RAM:          1,515
        Number using O6 output only:           218
        Number using O5 output only:            17
        Number using O5 and O6:              1,280
      Number used as Shift Register:           812
        Number using O6 output only:           812
    Number used as exclusive route-thru:       483
  Number of route-thrus:                     1,840
    Number using O6 output only:             1,653
    Number using O5 output only:                83
    Number using O5 and O6:                    104

Slice Logic Distribution:
  Number of occupied Slices:                18,945 out of  37,440   50%
  Number of LUT Flip Flop pairs used:       60,486
    Number with an unused Flip Flop:        12,884 out of  60,486   21%
    Number with an unused LUT:              18,371 out of  60,486   30%
    Number of fully used LUT-FF pairs:      29,231 out of  60,486   48%
    Number of unique control sets:           2,363
    Number of slice register sites lost
      to control set restrictions:           5,235 out of 149,760    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         7 out of     680    1%
    Number of LOCed IOBs:                        7 out of       7  100%
    IOB Flip Flops:                              6
    Number of bonded IPADs:                     58
      Number of LOCed IPADs:                    10 out of      58   17%
    Number of bonded OPADs:                     48

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                     144 out of     324   44%
    Number using BlockRAM only:                120
    Number using FIFO only:                     24
    Total primitives used:
      Number of 36k BlockRAM used:              27
      Number of 18k BlockRAM used:             160
      Number of 36k FIFO used:                   8
      Number of 18k FIFO used:                  16
    Total Memory used (KB):                  4,428 out of  11,664   37%
  Number of BUFG/BUFGCTRLs:                     16 out of      32   50%
    Number used as BUFGs:                       16
  Number of BUFDSs:                              5 out of      24   20%
  Number of GTX_DUALs:                          12 out of      24   50%
    Number of LOCed GTX_DUALs:                  12 out of      12  100%
  Number of PCIEs:                               1 out of       1  100%
  Number of PLL_ADVs:                            2 out of       6   33%

Average Fanout of Non-Clock Nets:                3.73

Peak Memory Usage:  2628 MB
Total REAL time to MAP completion:  23 mins 24 secs 
Total CPU time to MAP completion (all processors):   25 mins 23 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -mt 4 -w -ol high -xe n system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </cad_64/xilinx/ise13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/cad_64/xilinx/ise13.4/ISE_DS/ISE/:/cad_64/xilinx/ise13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-matlab.stanford.edu:7193@cadlic0.stanford.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vtx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BUFDSs                          5 out of 24     20%
   Number of BUFGs                          16 out of 32     50%
   Number of FIFO36_72_EXPs                  8 out of 324     2%
   Number of GTX_DUALs                      12 out of 24     50%
      Number of LOCed GTX_DUALs             12 out of 12    100%

   Number of ILOGICs                         3 out of 1280    1%
   Number of External IOBs                   7 out of 680     1%
      Number of LOCed IOBs                   7 out of 7     100%

   Number of External IPADs                 58 out of 826     7%
      Number of LOCed IPADs                 10 out of 58     17%

   Number of OLOGICs                         3 out of 1280    1%
   Number of External OPADs                 48 out of 96     50%
      Number of LOCed OPADs                  0 out of 48      0%

   Number of PCIEs                           1 out of 1     100%
   Number of PLL_ADVs                        2 out of 6      33%
   Number of RAMB18X2s                      13 out of 324     4%
      Number of LOCed RAMB18X2s              1 out of 13      7%

   Number of RAMB18X2SDPs                   80 out of 324    24%
      Number of LOCed RAMB18X2SDPs           1 out of 80      1%

   Number of RAMB36SDP_EXPs                  3 out of 324     1%
      Number of LOCed RAMB36SDP_EXPs         3 out of 3     100%

   Number of RAMB36_EXPs                    24 out of 324     7%
      Number of LOCed RAMB36_EXPs           20 out of 24     83%

   Number of RAMBFIFO18_36s                 16 out of 324     4%
   Number of Slices                      18945 out of 37440  50%
   Number of Slice Registers             47602 out of 149760 31%
      Number used as Flip Flops          47597
      Number used as Latches                 1
      Number used as LatchThrus              4

   Number of Slice LUTS                  42115 out of 149760 28%
   Number of Slice LUT-Flip Flop pairs   60486 out of 149760 40%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
WARNING:Timing:3223 - Timing constraint PATH "TS_CLK_TIG_5_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not
   attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 276700 unrouted;      REAL time: 1 mins 22 secs 

Phase  2  : 242498 unrouted;      REAL time: 1 mins 27 secs 

Phase  3  : 111253 unrouted;      REAL time: 2 mins 51 secs 

Phase  4  : 111230 unrouted; (Setup:0, Hold:145574, Component Switching Limit:0)     REAL time: 3 mins 2 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:139537, Component Switching Limit:0)     REAL time: 3 mins 55 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:139537, Component Switching Limit:0)     REAL time: 3 mins 55 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:139537, Component Switching Limit:0)     REAL time: 3 mins 55 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:139537, Component Switching Limit:0)     REAL time: 3 mins 55 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 37 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 53 secs 
Total REAL time to Router completion: 4 mins 53 secs 
Total CPU time to Router completion (all processors): 6 mins 28 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         control_clk | BUFGCTRL_X0Y2| No   | 1304 |  1.162     |  2.595      |
+---------------------+--------------+------+------+------------+-------------+
|            core_clk | BUFGCTRL_X0Y1| No   | 6345 |  1.037     |  2.460      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/ep/pcie_ |              |      |      |            |             |
|        ep0/user_clk |BUFGCTRL_X0Y20| No   | 3465 |  0.868     |  2.295      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            3/clk156 |BUFGCTRL_X0Y31| No   | 1147 |  0.815     |  2.622      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            2/clk156 |BUFGCTRL_X0Y29| No   | 1141 |  0.888     |  2.493      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            1/clk156 |BUFGCTRL_X0Y27| No   | 1140 |  0.933     |  2.537      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            0/clk156 |BUFGCTRL_X0Y25| No   | 1117 |  0.704     |  2.421      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/ep/pcie_ |              |      |      |            |             |
|        ep0/core_clk |BUFGCTRL_X0Y23| No   |  181 |  0.577     |  2.261      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|3/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y30| No   |  201 |  0.261     |  2.617      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|2/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y28| No   |  200 |  0.386     |  2.442      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|1/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y26| No   |  202 |  0.360     |  2.357      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|0/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y24| No   |  186 |  0.366     |  2.154      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/ep/pcie_ |              |      |      |            |             |
|ep0/pcie_blk/txsync_ |              |      |      |            |             |
|                 clk |BUFGCTRL_X0Y22| No   |   66 |  0.471     |  2.263      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/ep/pcie_ |              |      |      |            |             |
| ep0/REFCLK_OUT_bufg | BUFGCTRL_X0Y0| No   |    7 |  0.010     |  1.515      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/ep/pcie_ |              |      |      |            |             |
|ep0/pcie_blk/gt_usrc |              |      |      |            |             |
|                  lk |BUFGCTRL_X0Y21| No   |   16 |  0.385     |  2.261      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/ep/pcie_ |              |      |      |            |             |
|ep0/pcie_blk/SIO/.pc |              |      |      |            |             |
|ie_gt_wrapper_i/icdr |              |      |      |            |             |
|            reset<0> |         Local|      |    1 |  0.000     |  0.621      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

WARNING:Timing:3223 - Timing constraint PATH "TS_CLK_TIG_5_path" TIG; ignored 
   during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clock | SETUP       |     0.307ns|     7.693ns|       0|           0
  ing_i_clkout1 = PERIOD TIMEGRP         "d | HOLD        |     0.001ns|            |       0|           0
  ma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_ | MINPERIOD   |     0.000ns|     8.000ns|       0|           0
  i_clkout1" TS_MGTCLK * 1.25         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clock | SETUP       |     0.048ns|     3.952ns|       0|           0
  ing_i_clkout0 = PERIOD TIMEGRP         "d | HOLD        |     0.072ns|            |       0|           0
  ma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_ | MINPERIOD   |     0.000ns|     4.000ns|       0|           0
  i_clkout0" TS_MGTCLK * 2.5         HIGH 5 |             |            |            |        |            
  0% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.029ns|     6.221ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.143ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.6 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk156_top = PERIOD TIMEGRP "clk156_to | SETUP       |     0.032ns|     6.368ns|       0|           0
  p" 156.25 MHz HIGH 50% | HOLD        |     0.026ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.097ns|     9.903ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.093ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk156_rec = PERIOD TIMEGRP "clk156_re | SETUP       |     0.125ns|     6.275ns|       0|           0
  c" 156.25 MHz HIGH 50% | HOLD        |     0.136ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Pin to Pin Skew Constraint                | MAXDELAY    |     0.229ns|     0.530ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clock | SETUP       |     1.931ns|     6.069ns|       0|           0
  ing_i_txsync_clkout = PERIOD TIMEGRP      | HOLD        |     0.364ns|            |       0|           0
      "dma_0_dma_0_ep_pcie_ep0_pcie_blk_clo |             |            |            |        |            
  cking_i_txsync_clkout" TS_MGTCLK          |             |            |            |        |            
  * 1.25 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MGTCLK = PERIOD TIMEGRP "MGTCLK" 100 M | SETUP       |     6.465ns|     3.535ns|       0|           0
  Hz HIGH 50% | HOLD        |     0.588ns|            |       0|           0
                                            | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clock | SETUP       |     6.072ns|     1.928ns|       0|           0
  ing_i_clkout2 = PERIOD TIMEGRP         "d | HOLD        |     0.836ns|            |       0|           0
  ma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_ | MINPERIOD   |     6.001ns|     1.999ns|       0|           0
  i_clkout2" TS_MGTCLK * 1.25         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac3_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.634ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac2_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.933ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac1_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.789ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac0_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.805ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_CLK_TIG_5_path" TIG              | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_CLK_TIG_4_path" TIG              | SETUP       |         N/A|     8.009ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_CLK_TIG_3_path" TIG              | SETUP       |         N/A|     8.942ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_CLK_TIG_2_path" TIG              | SETUP       |         N/A|    -1.032ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_CLK_TIG_1_path" TIG              | SETUP       |         N/A|     8.976ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_CLK_TIG_0_path" TIG              | MAXDELAY    |         N/A|     4.637ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.983ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.173ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.954ns|            0|            0|            0|      1130440|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.903ns|          N/A|            0|            0|       230168|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      6.250ns|      6.221ns|          N/A|            0|            0|       900272|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_MGTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MGTCLK                      |     10.000ns|      4.000ns|     10.000ns|            0|            0|          298|       181641|
| TS_dma_0_dma_0_ep_pcie_ep0_pci|      4.000ns|      4.000ns|          N/A|            0|            0|        11558|            0|
| e_blk_clocking_i_clkout0      |             |             |             |             |             |             |             |
| TS_dma_0_dma_0_ep_pcie_ep0_pci|      8.000ns|      8.000ns|          N/A|            0|            0|       169309|            0|
| e_blk_clocking_i_clkout1      |             |             |             |             |             |             |             |
| TS_dma_0_dma_0_ep_pcie_ep0_pci|      8.000ns|      1.999ns|          N/A|            0|            0|           28|            0|
| e_blk_clocking_i_clkout2      |             |             |             |             |             |             |             |
| TS_dma_0_dma_0_ep_pcie_ep0_pci|      8.000ns|      6.069ns|          N/A|            0|            0|          746|            0|
| e_blk_clocking_i_txsync_clkout|             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 5 mins 20 secs 
Total CPU time to PAR completion (all processors): 6 mins 54 secs 

Peak Memory Usage:  2462 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 100 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
ERROR: ld.so: object '/cad_64/xilinx/ise13.4/ISE_DS/ISE/' from LD_PRELOAD cannot be preloaded: ignored.
ERROR: ld.so: object '/cad_64/xilinx/ise13.4/ISE_DS/EDK/lib/lin64/libXst_Core.so' from LD_PRELOAD cannot be preloaded: ignored.
Running: trce -e 100 -xml system.twx system.ncd system.pcf
ERROR: ld.so: object '/cad_64/xilinx/ise13.4/ISE_DS/ISE/' from LD_PRELOAD cannot be preloaded: ignored.
ERROR: ld.so: object '/cad_64/xilinx/ise13.4/ISE_DS/EDK/lib/lin64/libXst_Core.so' from LD_PRELOAD cannot be preloaded: ignored.
Release 13.4 - Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/cad_64/xilinx/ise13.4/ISE_DS/ISE/:/cad_64/xilinx/ise13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
WARNING:Timing:3223 - Timing constraint PATH "TS_CLK_TIG_5_path" TIG; ignored
   during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce_real -e 100 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vtx240t,-2 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report, limited to 100 items per constraint
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 1550476 paths, 0 nets, and 247965 connections

Design statistics:
   Minimum period:   9.903ns (Maximum frequency: 100.979MHz)


Analysis completed Thu Jan  3 22:01:04 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 4
Total time: 1 mins 36 secs 
/cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce: line 5: 22691 Segmentation fault      $DIR/trce_real "$@"
ERROR:Xflow - Program post_par_trce returned error code 139. Aborting flow
   execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu Jan  3 22:44:58 2013
 make -f Makefile bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vtx240tff1759-2 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File:
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/implem
entation/fpga.flw 
Using Option File(s): 
 /home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vtx240tff1759-2 -nt timestamp -bm system.bmm
/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/implem
entation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/system.ngc" ...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/axi_interconnect_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/microblaze_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/microblaze_0_bram_block_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/reset_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_1_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_2_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_10g_interface_3_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/diff_input_buf_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/diff_input_buf_1_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/diff_input_buf_2_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/diff_input_buf_3_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_mdio_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/axi_timebase_wdt_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_input_arbiter_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_bram_output_queues_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_nic_output_port_lookup_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_axi_sim_transactor_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/dma_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_decap_0_wrapper.ngc"...
Loading design module
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/nf10_encap_0_wrapper.ngc"...
Applying constraints in
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/imple
mentation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

   The license for this core was generated for gcoving@stanford.edu on
   10/14/2009. It is the responsibility of the Licensee of this core to adhere
   to the site restriction and other terms of the Xilinx Core Site License
   Agreement when using this core.


INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

   The license for this core was generated for gcoving@stanford.edu on
   10/14/2009. It is the responsibility of the Licensee of this core to adhere
   to the site restriction and other terms of the Xilinx Core Site License
   Agreement when using this core.


INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

   The license for this core was generated for gcoving@stanford.edu on
   10/14/2009. It is the responsibility of the Licensee of this core to adhere
   to the site restriction and other terms of the Xilinx Core Site License
   Agreement when using this core.


INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

   The license for this core was generated for gcoving@stanford.edu on
   10/14/2009. It is the responsibility of the Licensee of this core to adhere
   to the site restriction and other terms of the Xilinx Core Site License
   Agreement when using this core.


INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

   The license for this core was generated for gcoving@stanford.edu on
   10/14/2009. It is the responsibility of the Licensee of this core to adhere
   to the site restriction and other terms of the Xilinx Core Site License
   Agreement when using this core.


INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

   The license for this core was generated for gcoving@stanford.edu on
   10/14/2009. It is the responsibility of the Licensee of this core to adhere
   to the site restriction and other terms of the Xilinx Core Site License
   Agreement when using this core.


INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

   The license for this core was generated for gcoving@stanford.edu on
   10/14/2009. It is the responsibility of the Licensee of this core to adhere
   to the site restriction and other terms of the Xilinx Core Site License
   Agreement when using this core.


INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use
   this component. This license does not give you access to source code
   implementing this component.

   The license for this core was generated for gcoving@stanford.edu on
   10/14/2009. It is the responsibility of the Licensee of this core to adhere
   to the site restriction and other terms of the Xilinx Core Site License
   Agreement when using this core.


Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'MGTCLK', used in period specification
   'TS_MGTCLK', was traced into PLL_ADV instance
   dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT0: <TIMESPEC TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout0 =
   PERIOD "dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout0" TS_MGTCLK * 2.5
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'MGTCLK', used in period specification
   'TS_MGTCLK', was traced into PLL_ADV instance
   dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT1: <TIMESPEC TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout1 =
   PERIOD "dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout1" TS_MGTCLK * 1.25
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'MGTCLK', used in period specification
   'TS_MGTCLK', was traced into PLL_ADV instance
   dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT2: <TIMESPEC TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout2 =
   PERIOD "dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_clkout2" TS_MGTCLK * 1.25
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'MGTCLK', used in period specification
   'TS_MGTCLK', was traced into PLL_ADV instance
   dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT3: <TIMESPEC
   TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_txsync_clkout = PERIOD
   "dma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_i_txsync_clkout" TS_MGTCLK * 1.25
   HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[28].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[29].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[31].MEM_E
   X_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  22 sec
Total CPU time to NGDBUILD completion:  1 min  21 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -mt 4 -o system_map.ncd -w -pr b -xe n -ol high -t 7 -register_duplication
on -logic_opt on -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vtx240tff1759-2".
WARNING:Map:292 - This current release of ISE limits the number of cores used by
   the Placer to 2.  Setting -mt to 2.
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-matlab.stanford.edu:7193@cadlic0.stanford.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vtx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "mac0_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac1_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac2_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "mac3_flow_grp" have been optimized
   out of the design.
WARNING:MapLib:48 - The timing specification "TS_mac0_flow" has been discarded
   because its FROM group (mac0_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac1_flow" has been discarded
   because its FROM group (mac1_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac2_flow" has been discarded
   because its FROM group (mac2_flow_grp) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_mac3_flow" has been discarded
   because its FROM group (mac3_flow_grp) was optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKAL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBU connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3
   of frag REGCLKBL connected to power/ground net
   microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   0].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   0].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   0].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   0].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   1].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   1].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   1].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[
   1].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   0].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   0].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   0].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   0].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   1].ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   1].ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   1].ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[
   1].ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_1/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_2/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_br
   am/mem_mem_0_3/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi
   /genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKAL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP
   of frag REGCLKBL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/
   genblk1.u_bram/mem_mem_0_0/RAMB36_EXP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mra
   m_regBank
   of frag RDRCLKU connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mra
   m_regBank_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mra
   m_regBank
   of frag RDRCLKL connected to power/ground net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mra
   m_regBank_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_
   bram/mem_mem_0_0/RAMB36SDP_EXP
   of frag RDRCLKU connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_
   bram/mem_mem_0_0/RAMB36SDP_EXP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_
   bram/mem_mem_0_0/RAMB36SDP_EXP
   of frag RDRCLKL connected to power/ground net
   dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_
   bram/mem_mem_0_0/RAMB36SDP_EXP_RDRCLKL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_CLK_TIG_5_path" TIG ignored
   during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 40 secs 
Total CPU  time at the beginning of Placer: 2 mins 38 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2e89f407) REAL time: 2 mins 50 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:2e89f407) REAL time: 2 mins 51 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7afb87d4) REAL time: 2 mins 51 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:8e88ed48) REAL time: 2 mins 51 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:8e88ed48) REAL time: 7 mins 41 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:8e88ed48) REAL time: 7 mins 45 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:b2cd56af) REAL time: 7 mins 53 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:b2cd56af) REAL time: 7 mins 53 secs 

........................................
.
.....................................................................
Phase 9.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 24
# Number of Global Clock Networks: 16
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "nf10_10g_interface_0/nf10_10g_interface_0/clk156_bufg" LOC = "BUFGCTRL_X0Y25" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/clk156_bufg" LOC = "BUFGCTRL_X0Y27" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/clk156_bufg" LOC = "BUFGCTRL_X0Y29" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/clk156_bufg" LOC = "BUFGCTRL_X0Y31" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2" LOC = "BUFGCTRL_X0Y0" ;
INST "nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv_BUFG" LOC = "BUFGCTRL_X0Y3" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.coreclk_pll_bufg" LOC = "BUFGCTRL_X0Y23" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.txsync_clk_pll_bufg" LOC = "BUFGCTRL_X0Y22" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.gtxclk_pll_bufg" LOC = "BUFGCTRL_X0Y21" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y30" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y28" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y26" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i_BUFG" LOC = "BUFGCTRL_X0Y24" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg" LOC = "BUFGCTRL_X0Y20" ;
INST "CLK" LOC = "AN25" ;
INST "nf10_10g_interface_3_xaui_rx_l0_n_pin" LOC = "IPAD_X0Y72" ;
INST "nf10_10g_interface_3_xaui_rx_l0_p_pin" LOC = "IPAD_X0Y73" ;
INST "nf10_10g_interface_3_xaui_rx_l1_n_pin" LOC = "IPAD_X0Y74" ;
INST "nf10_10g_interface_3_xaui_rx_l1_p_pin" LOC = "IPAD_X0Y75" ;
INST "nf10_10g_interface_3_xaui_rx_l2_n_pin" LOC = "IPAD_X0Y66" ;
INST "nf10_10g_interface_3_xaui_rx_l2_p_pin" LOC = "IPAD_X0Y67" ;
INST "nf10_10g_interface_3_xaui_rx_l3_n_pin" LOC = "IPAD_X0Y68" ;
INST "nf10_10g_interface_3_xaui_rx_l3_p_pin" LOC = "IPAD_X0Y69" ;
INST "pcie_clk_n" LOC = "IPAD_X2Y22" ;
INST "pcie_clk_p" LOC = "IPAD_X2Y23" ;
INST "nf10_10g_interface_0_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y44" ;
INST "nf10_10g_interface_0_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y45" ;
INST "nf10_10g_interface_0_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y42" ;
INST "nf10_10g_interface_0_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y43" ;
INST "nf10_10g_interface_0_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y50" ;
INST "nf10_10g_interface_0_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y51" ;
INST "nf10_10g_interface_0_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y48" ;
INST "nf10_10g_interface_0_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y49" ;
INST "refclk_A_n" LOC = "IPAD_X2Y52" ;
INST "refclk_A_p" LOC = "IPAD_X2Y53" ;
INST "refclk_B_n" LOC = "IPAD_X2Y64" ;
INST "refclk_B_p" LOC = "IPAD_X2Y65" ;
INST "refclk_C_n" LOC = "IPAD_X2Y76" ;
INST "refclk_C_p" LOC = "IPAD_X2Y77" ;
INST "refclk_D_n" LOC = "IPAD_X0Y76" ;
INST "refclk_D_p" LOC = "IPAD_X0Y77" ;
INST "nf10_10g_interface_1_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y56" ;
INST "nf10_10g_interface_1_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y57" ;
INST "nf10_10g_interface_1_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y54" ;
INST "nf10_10g_interface_1_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y55" ;
INST "nf10_10g_interface_1_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y62" ;
INST "nf10_10g_interface_1_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y63" ;
INST "nf10_10g_interface_1_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y60" ;
INST "nf10_10g_interface_1_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y61" ;
INST "pcie_top_0_pci_exp_0_rxn_pin" LOC = "IPAD_X2Y30" ;
INST "pcie_top_0_pci_exp_0_rxp_pin" LOC = "IPAD_X2Y31" ;
INST "pcie_top_0_pci_exp_1_rxn_pin" LOC = "IPAD_X2Y32" ;
INST "pcie_top_0_pci_exp_1_rxp_pin" LOC = "IPAD_X2Y33" ;
INST "pcie_top_0_pci_exp_2_rxn_pin" LOC = "IPAD_X2Y24" ;
INST "pcie_top_0_pci_exp_2_rxp_pin" LOC = "IPAD_X2Y25" ;
INST "pcie_top_0_pci_exp_3_rxn_pin" LOC = "IPAD_X2Y26" ;
INST "pcie_top_0_pci_exp_3_rxp_pin" LOC = "IPAD_X2Y27" ;
INST "pcie_top_0_pci_exp_4_rxn_pin" LOC = "IPAD_X2Y18" ;
INST "pcie_top_0_pci_exp_4_rxp_pin" LOC = "IPAD_X2Y19" ;
INST "pcie_top_0_pci_exp_5_rxn_pin" LOC = "IPAD_X2Y20" ;
INST "pcie_top_0_pci_exp_5_rxp_pin" LOC = "IPAD_X2Y21" ;
INST "pcie_top_0_pci_exp_6_rxn_pin" LOC = "IPAD_X2Y12" ;
INST "pcie_top_0_pci_exp_6_rxp_pin" LOC = "IPAD_X2Y13" ;
INST "pcie_top_0_pci_exp_7_rxn_pin" LOC = "IPAD_X2Y14" ;
INST "pcie_top_0_pci_exp_7_rxp_pin" LOC = "IPAD_X2Y15" ;
INST "nf10_10g_interface_2_xaui_rx_l0_n_pin" LOC = "IPAD_X2Y68" ;
INST "nf10_10g_interface_2_xaui_rx_l0_p_pin" LOC = "IPAD_X2Y69" ;
INST "nf10_10g_interface_2_xaui_rx_l1_n_pin" LOC = "IPAD_X2Y66" ;
INST "nf10_10g_interface_2_xaui_rx_l1_p_pin" LOC = "IPAD_X2Y67" ;
INST "nf10_10g_interface_2_xaui_rx_l2_n_pin" LOC = "IPAD_X2Y74" ;
INST "nf10_10g_interface_2_xaui_rx_l2_p_pin" LOC = "IPAD_X2Y75" ;
INST "nf10_10g_interface_2_xaui_rx_l3_n_pin" LOC = "IPAD_X2Y72" ;
INST "nf10_10g_interface_2_xaui_rx_l3_p_pin" LOC = "IPAD_X2Y73" ;
INST "nf10_10g_interface_3_xaui_tx_l0_n_pin" LOC = "OPAD_X0Y44" ;
INST "nf10_10g_interface_3_xaui_tx_l0_p_pin" LOC = "OPAD_X0Y45" ;
INST "nf10_10g_interface_3_xaui_tx_l1_n_pin" LOC = "OPAD_X0Y46" ;
INST "nf10_10g_interface_3_xaui_tx_l1_p_pin" LOC = "OPAD_X0Y47" ;
INST "nf10_10g_interface_3_xaui_tx_l2_n_pin" LOC = "OPAD_X0Y40" ;
INST "nf10_10g_interface_3_xaui_tx_l2_p_pin" LOC = "OPAD_X0Y41" ;
INST "nf10_10g_interface_3_xaui_tx_l3_n_pin" LOC = "OPAD_X0Y42" ;
INST "nf10_10g_interface_3_xaui_tx_l3_p_pin" LOC = "OPAD_X0Y43" ;
INST "nf10_10g_interface_0_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y26" ;
INST "nf10_10g_interface_0_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y27" ;
INST "nf10_10g_interface_0_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y24" ;
INST "nf10_10g_interface_0_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y25" ;
INST "nf10_10g_interface_0_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y30" ;
INST "nf10_10g_interface_0_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y31" ;
INST "nf10_10g_interface_0_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y28" ;
INST "nf10_10g_interface_0_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y29" ;
INST "nf10_10g_interface_1_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y34" ;
INST "nf10_10g_interface_1_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y35" ;
INST "nf10_10g_interface_1_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y32" ;
INST "nf10_10g_interface_1_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y33" ;
INST "nf10_10g_interface_1_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y38" ;
INST "nf10_10g_interface_1_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y39" ;
INST "nf10_10g_interface_1_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y36" ;
INST "nf10_10g_interface_1_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y37" ;
INST "pcie_top_0_pci_exp_0_txn_pin" LOC = "OPAD_X1Y20" ;
INST "pcie_top_0_pci_exp_0_txp_pin" LOC = "OPAD_X1Y21" ;
INST "pcie_top_0_pci_exp_1_txn_pin" LOC = "OPAD_X1Y22" ;
INST "pcie_top_0_pci_exp_1_txp_pin" LOC = "OPAD_X1Y23" ;
INST "pcie_top_0_pci_exp_2_txn_pin" LOC = "OPAD_X1Y16" ;
INST "pcie_top_0_pci_exp_2_txp_pin" LOC = "OPAD_X1Y17" ;
INST "pcie_top_0_pci_exp_3_txn_pin" LOC = "OPAD_X1Y18" ;
INST "pcie_top_0_pci_exp_3_txp_pin" LOC = "OPAD_X1Y19" ;
INST "pcie_top_0_pci_exp_4_txn_pin" LOC = "OPAD_X1Y12" ;
INST "pcie_top_0_pci_exp_4_txp_pin" LOC = "OPAD_X1Y13" ;
INST "pcie_top_0_pci_exp_5_txn_pin" LOC = "OPAD_X1Y14" ;
INST "pcie_top_0_pci_exp_5_txp_pin" LOC = "OPAD_X1Y15" ;
INST "pcie_top_0_pci_exp_6_txn_pin" LOC = "OPAD_X1Y8" ;
INST "pcie_top_0_pci_exp_6_txp_pin" LOC = "OPAD_X1Y9" ;
INST "pcie_top_0_pci_exp_7_txn_pin" LOC = "OPAD_X1Y10" ;
INST "pcie_top_0_pci_exp_7_txp_pin" LOC = "OPAD_X1Y11" ;
INST "nf10_10g_interface_2_xaui_tx_l0_n_pin" LOC = "OPAD_X1Y42" ;
INST "nf10_10g_interface_2_xaui_tx_l0_p_pin" LOC = "OPAD_X1Y43" ;
INST "nf10_10g_interface_2_xaui_tx_l1_n_pin" LOC = "OPAD_X1Y40" ;
INST "nf10_10g_interface_2_xaui_tx_l1_p_pin" LOC = "OPAD_X1Y41" ;
INST "nf10_10g_interface_2_xaui_tx_l2_n_pin" LOC = "OPAD_X1Y46" ;
INST "nf10_10g_interface_2_xaui_tx_l2_p_pin" LOC = "OPAD_X1Y47" ;
INST "nf10_10g_interface_2_xaui_tx_l3_n_pin" LOC = "OPAD_X1Y44" ;
INST "nf10_10g_interface_2_xaui_tx_l3_p_pin" LOC = "OPAD_X1Y45" ;
INST "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i" LOC = "PLL_ADV_X0Y5" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i" LOC = "GTX_DUAL_X1Y5" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[2].GT_i" LOC = "GTX_DUAL_X1Y4" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[4].GT_i" LOC = "GTX_DUAL_X1Y3" ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[6].GT_i" LOC = "GTX_DUAL_X1Y2" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y11" ;
INST "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y10" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y9" ;
INST "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y8" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y7" ;
INST "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X1Y6" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y10" ;
INST "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i" LOC = "GTX_DUAL_X0Y11" ;
INST "diff_input_buf_2/diff_input_buf_2/U0" LOC = "BUFDS_X1Y11" ;
INST "diff_input_buf_0/diff_input_buf_0/U0" LOC = "BUFDS_X1Y7" ;
INST "dma_0/dma_0/pcie_clk_ibuf" LOC = "BUFDS_X1Y3" ;
INST "diff_input_buf_3/diff_input_buf_3/U0" LOC = "BUFDS_X0Y11" ;
INST "diff_input_buf_1/diff_input_buf_1/U0" LOC = "BUFDS_X1Y9" ;

# nf10_10g_interface_0/nf10_10g_interface_0/clk156 driven by BUFGCTRL_X0Y25
NET "nf10_10g_interface_0/nf10_10g_interface_0/clk156" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X0Y11 ;

# nf10_10g_interface_1/nf10_10g_interface_1/clk156 driven by BUFGCTRL_X0Y27
NET "nf10_10g_interface_1/nf10_10g_interface_1/clk156" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/clk156 driven by BUFGCTRL_X0Y29
NET "nf10_10g_interface_2/nf10_10g_interface_2/clk156" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X0Y3, CLOCKREGION_X0Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_3/nf10_10g_interface_3/clk156 driven by BUFGCTRL_X0Y31
NET "nf10_10g_interface_3/nf10_10g_interface_3/clk156" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/clk156" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/clk156" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X0Y8, CLOCKREGION_X0Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# control_clk driven by BUFGCTRL_X0Y2
NET "control_clk" TNM_NET = "TN_control_clk" ;
TIMEGRP "TN_control_clk" AREA_GROUP = "CLKAG_control_clk" ;
AREA_GROUP "CLKAG_control_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# core_clk driven by BUFGCTRL_X0Y1
NET "core_clk" TNM_NET = "TN_core_clk" ;
TIMEGRP "TN_core_clk" AREA_GROUP = "CLKAG_core_clk" ;
AREA_GROUP "CLKAG_core_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg driven by BUFGCTRL_X0Y0
NET "dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg" TNM_NET = "TN_dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg" ;
TIMEGRP "TN_dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg" AREA_GROUP = "CLKAG_dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg" ;
AREA_GROUP "CLKAG_dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg" RANGE =   CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y8 ;

# nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv driven by BUFGCTRL_X0Y3
NET "nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv" TNM_NET = "TN_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv" ;
TIMEGRP "TN_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv" AREA_GROUP = "CLKAG_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv" ;
AREA_GROUP "CLKAG_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv" RANGE =   CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X1Y10 ;

# dma_0/dma_0/ep/pcie_ep0/core_clk driven by BUFGCTRL_X0Y23
NET "dma_0/dma_0/ep/pcie_ep0/core_clk" TNM_NET = "TN_dma_0/dma_0/ep/pcie_ep0/core_clk" ;
TIMEGRP "TN_dma_0/dma_0/ep/pcie_ep0/core_clk" AREA_GROUP = "CLKAG_dma_0/dma_0/ep/pcie_ep0/core_clk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/ep/pcie_ep0/core_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk driven by BUFGCTRL_X0Y22
NET "dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk" TNM_NET = "TN_dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk" ;
TIMEGRP "TN_dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk" AREA_GROUP = "CLKAG_dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk driven by BUFGCTRL_X0Y21
NET "dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk" TNM_NET = "TN_dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk" ;
TIMEGRP "TN_dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk" AREA_GROUP = "CLKAG_dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk" RANGE =   CLOCKREGION_X1Y2, CLOCKREGION_X1Y3, CLOCKREGION_X1Y4, CLOCKREGION_X1Y5 ;

# nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y30
NET "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y28
NET "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y26
NET "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X1Y7, CLOCKREGION_X1Y8, CLOCKREGION_X1Y9, CLOCKREGION_X1Y10, CLOCKREGION_X1Y11 ;

# nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i driven by BUFGCTRL_X0Y24
NET "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" TNM_NET = "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
TIMEGRP "TN_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" AREA_GROUP = "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" ;
AREA_GROUP "CLKAG_nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9 ;

# dma_0/dma_0/ep/pcie_ep0/user_clk driven by BUFGCTRL_X0Y20
NET "dma_0/dma_0/ep/pcie_ep0/user_clk" TNM_NET = "TN_dma_0/dma_0/ep/pcie_ep0/user_clk" ;
TIMEGRP "TN_dma_0/dma_0/ep/pcie_ep0/user_clk" AREA_GROUP = "CLKAG_dma_0/dma_0/ep/pcie_ep0/user_clk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/ep/pcie_ep0/user_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7, CLOCKREGION_X0Y8, CLOCKREGION_X1Y8, CLOCKREGION_X0Y9, CLOCKREGION_X1Y9, CLOCKREGION_X0Y10, CLOCKREGION_X1Y10, CLOCKREGION_X0Y11, CLOCKREGION_X1Y11 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 24
Number of Global Clock Networks: 16

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |    755 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     57 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |    830 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |    330 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    147 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     48 |    761 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     85 |   1238 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    118 |    599 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    239 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    103 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    118 |    963 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     99 |    895 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    186 |    785 |dma_0/dma_0/ep/pcie_ep0/user_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    106 |    170 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    391 |   1890 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     52 |control_clk
     13 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    105 |    756 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    207 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    109 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      5 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     13 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |    105 |   1129 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     63 |    773 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |dma_0/dma_0/ep/pcie_ep0/core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     81 |    964 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     74 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     49 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    146 |   1895 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |    551 |control_clk
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |    595 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     41 |     73 |dma_0/dma_0/ep/pcie_ep0/user_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    347 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    115 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     11 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    117 |   1681 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     15 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    109 |   1203 |core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    128 |dma_0/dma_0/ep/pcie_ep0/core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    256 |   1229 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     21 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    116 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     17 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    365 |   2721 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |    797 |control_clk
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    128 |    561 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    118 |    316 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    202 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |    264 |   1940 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      1 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     35 |control_clk
     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    238 |   1342 |core_clk
      4 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |    172 |dma_0/dma_0/ep/pcie_ep0/core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |     36 |   1381 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     92 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     22 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |    274 |   3080 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    398 |control_clk
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    302 |   1013 |core_clk
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    136 |    433 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     28 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     94 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    438 |   1966 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     29 |control_clk
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     81 |    715 |core_clk
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    129 |dma_0/dma_0/ep/pcie_ep0/core_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/gt_usrclk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |dma_0/dma_0/ep/pcie_ep0/pcie_blk/txsync_clk
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |   1842 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    145 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     15 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    117 |   2876 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |     16 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    137 |    401 |control_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    218 |   1182 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     17 |dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    235 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     96 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |     26 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     33 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    371 |   1994 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 10/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     59 |control_clk
     11 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    126 |    881 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |dma_0/dma_0/ep/pcie_ep0/core_clk
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |   1452 |dma_0/dma_0/ep/pcie_ep0/user_clk
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     48 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    185 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    353 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     20 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    128 |   2984 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      1 |     60 |     60 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     11 |    363 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    110 |   1049 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    213 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    100 |    117 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |     58 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    265 |   1842 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |      0 |      1 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     76 |control_clk
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    142 |   1177 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |    215 |dma_0/dma_0/ep/pcie_ep0/user_clk
      3 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |    599 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      3 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    269 |nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    152 |    489 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    375 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     18 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    322 |   3204 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y8> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      1 |     40 |     40 |      8 |      0 |      0 |      0 |      1 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    144 |    729 |core_clk
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dma_0/dma_0/ep/pcie_ep0/REFCLK_OUT_bufg
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |dma_0/dma_0/ep/pcie_ep0/user_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |    604 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |    172 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    112 |    257 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    199 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    322 |   1993 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y8> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     37 |control_clk
     21 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    207 |   2229 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     13 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    359 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    125 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    120 |    194 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1093 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     25 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    331 |   4050 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     43 |    828 |core_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    106 |    313 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     28 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     70 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    269 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    184 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     11 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    149 |   1692 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y9> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     78 |control_clk
     22 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     59 |   2036 |core_clk
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |    214 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    217 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |    156 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1361 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     26 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     97 |   4062 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y10> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |control_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     51 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |     10 |nf10_10g_interface_0/nf10_10g_interface_0/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    144 |    314 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    776 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    230 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   1452 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y10> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     81 |control_clk
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    346 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    497 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    112 |nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    524 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    177 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    128 |    196 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    152 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_resetn_inv
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    130 |   2085 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y11> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     80 |     80 |      8 |      0 |      0 |      0 |      2 |      0 |   3520 |   6400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    202 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |    652 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    224 |nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |   1152 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y11> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   3040 |   6080 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     75 |control_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |core_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    352 |nf10_10g_interface_1/nf10_10g_interface_1/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |   1001 |nf10_10g_interface_2/nf10_10g_interface_2/clk156
      2 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    277 |nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     52 |nf10_10g_interface_3/nf10_10g_interface_3/clk156
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |   1789 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 9.30  Global Clock Region Assignment (Checksum:b2cd56af) REAL time: 9 mins 31 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:b2cd56af) REAL time: 9 mins 31 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:b2cd56af) REAL time: 9 mins 32 secs 

Phase 12.8  Global Placement
...................................
........................................................................
.......................................................................
......................................................................
............................................
............................................
...................................................
..............
Phase 12.8  Global Placement (Checksum:39a4d019) REAL time: 13 mins 59 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:39a4d019) REAL time: 13 mins 59 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:39a4d019) REAL time: 14 mins 2 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:4e1597a) REAL time: 20 mins 59 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:4e1597a) REAL time: 21 mins 2 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:4e1597a) REAL time: 21 mins 4 secs 

Total REAL time to Placer completion: 21 mins 35 secs 
Total CPU  time to Placer completion: 23 mins 34 secs 
Running physical synthesis...
...............
Physical synthesis completed.
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  107
Slice Logic Utilization:
  Number of Slice Registers:                47,602 out of 149,760   31%
    Number used as Flip Flops:              47,597
    Number used as Latches:                      1
    Number used as Latch-thrus:                  4
  Number of Slice LUTs:                     42,115 out of 149,760   28%
    Number used as logic:                   39,305 out of 149,760   26%
      Number using O6 output only:          36,394
      Number using O5 output only:           1,278
      Number using O5 and O6:                1,633
    Number used as Memory:                   2,327 out of  39,360    5%
      Number used as Dual Port RAM:          1,515
        Number using O6 output only:           218
        Number using O5 output only:            17
        Number using O5 and O6:              1,280
      Number used as Shift Register:           812
        Number using O6 output only:           812
    Number used as exclusive route-thru:       483
  Number of route-thrus:                     1,840
    Number using O6 output only:             1,653
    Number using O5 output only:                83
    Number using O5 and O6:                    104

Slice Logic Distribution:
  Number of occupied Slices:                18,945 out of  37,440   50%
  Number of LUT Flip Flop pairs used:       60,486
    Number with an unused Flip Flop:        12,884 out of  60,486   21%
    Number with an unused LUT:              18,371 out of  60,486   30%
    Number of fully used LUT-FF pairs:      29,231 out of  60,486   48%
    Number of unique control sets:           2,363
    Number of slice register sites lost
      to control set restrictions:           5,235 out of 149,760    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         7 out of     680    1%
    Number of LOCed IOBs:                        7 out of       7  100%
    IOB Flip Flops:                              6
    Number of bonded IPADs:                     58
      Number of LOCed IPADs:                    10 out of      58   17%
    Number of bonded OPADs:                     48

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                     144 out of     324   44%
    Number using BlockRAM only:                120
    Number using FIFO only:                     24
    Total primitives used:
      Number of 36k BlockRAM used:              27
      Number of 18k BlockRAM used:             160
      Number of 36k FIFO used:                   8
      Number of 18k FIFO used:                  16
    Total Memory used (KB):                  4,428 out of  11,664   37%
  Number of BUFG/BUFGCTRLs:                     16 out of      32   50%
    Number used as BUFGs:                       16
  Number of BUFDSs:                              5 out of      24   20%
  Number of GTX_DUALs:                          12 out of      24   50%
    Number of LOCed GTX_DUALs:                  12 out of      12  100%
  Number of PCIEs:                               1 out of       1  100%
  Number of PLL_ADVs:                            2 out of       6   33%

Average Fanout of Non-Clock Nets:                3.73

Peak Memory Usage:  2633 MB
Total REAL time to MAP completion:  23 mins 4 secs 
Total CPU time to MAP completion (all processors):   25 mins 2 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -mt 4 -w -ol high -xe n system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </cad_64/xilinx/ise13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/cad_64/xilinx/ise13.4/ISE_DS/ISE/:/cad_64/xilinx/ise13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-matlab.stanford.edu:7193@cadlic0.stanford.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vtx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BUFDSs                          5 out of 24     20%
   Number of BUFGs                          16 out of 32     50%
   Number of FIFO36_72_EXPs                  8 out of 324     2%
   Number of GTX_DUALs                      12 out of 24     50%
      Number of LOCed GTX_DUALs             12 out of 12    100%

   Number of ILOGICs                         3 out of 1280    1%
   Number of External IOBs                   7 out of 680     1%
      Number of LOCed IOBs                   7 out of 7     100%

   Number of External IPADs                 58 out of 826     7%
      Number of LOCed IPADs                 10 out of 58     17%

   Number of OLOGICs                         3 out of 1280    1%
   Number of External OPADs                 48 out of 96     50%
      Number of LOCed OPADs                  0 out of 48      0%

   Number of PCIEs                           1 out of 1     100%
   Number of PLL_ADVs                        2 out of 6      33%
   Number of RAMB18X2s                      13 out of 324     4%
      Number of LOCed RAMB18X2s              1 out of 13      7%

   Number of RAMB18X2SDPs                   80 out of 324    24%
      Number of LOCed RAMB18X2SDPs           1 out of 80      1%

   Number of RAMB36SDP_EXPs                  3 out of 324     1%
      Number of LOCed RAMB36SDP_EXPs         3 out of 3     100%

   Number of RAMB36_EXPs                    24 out of 324     7%
      Number of LOCed RAMB36_EXPs           20 out of 24     83%

   Number of RAMBFIFO18_36s                 16 out of 324     4%
   Number of Slices                      18945 out of 37440  50%
   Number of Slice Registers             47602 out of 149760 31%
      Number used as Flip Flops          47597
      Number used as Latches                 1
      Number used as LatchThrus              4

   Number of Slice LUTS                  42115 out of 149760 28%
   Number of Slice LUT-Flip Flop pairs   60486 out of 149760 40%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
WARNING:Timing:3223 - Timing constraint PATH "TS_CLK_TIG_5_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not
   attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 276700 unrouted;      REAL time: 1 mins 22 secs 

Phase  2  : 242498 unrouted;      REAL time: 1 mins 28 secs 

Phase  3  : 111253 unrouted;      REAL time: 2 mins 51 secs 

Phase  4  : 111230 unrouted; (Setup:0, Hold:145574, Component Switching Limit:0)     REAL time: 3 mins 2 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:139537, Component Switching Limit:0)     REAL time: 3 mins 55 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:139537, Component Switching Limit:0)     REAL time: 3 mins 55 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:139537, Component Switching Limit:0)     REAL time: 3 mins 55 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:139537, Component Switching Limit:0)     REAL time: 3 mins 55 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 38 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 55 secs 
Total REAL time to Router completion: 4 mins 55 secs 
Total CPU time to Router completion (all processors): 6 mins 30 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         control_clk | BUFGCTRL_X0Y2| No   | 1304 |  1.162     |  2.595      |
+---------------------+--------------+------+------+------------+-------------+
|            core_clk | BUFGCTRL_X0Y1| No   | 6345 |  1.037     |  2.460      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/ep/pcie_ |              |      |      |            |             |
|        ep0/user_clk |BUFGCTRL_X0Y20| No   | 3465 |  0.868     |  2.295      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            3/clk156 |BUFGCTRL_X0Y31| No   | 1147 |  0.815     |  2.622      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            2/clk156 |BUFGCTRL_X0Y29| No   | 1141 |  0.888     |  2.493      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            1/clk156 |BUFGCTRL_X0Y27| No   | 1140 |  0.933     |  2.537      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            0/clk156 |BUFGCTRL_X0Y25| No   | 1117 |  0.704     |  2.421      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/ep/pcie_ |              |      |      |            |             |
|        ep0/core_clk |BUFGCTRL_X0Y23| No   |  181 |  0.577     |  2.261      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|3/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y30| No   |  201 |  0.261     |  2.617      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|2/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y28| No   |  200 |  0.386     |  2.442      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|1/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y26| No   |  202 |  0.360     |  2.357      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|0/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y24| No   |  186 |  0.366     |  2.154      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/ep/pcie_ |              |      |      |            |             |
|ep0/pcie_blk/txsync_ |              |      |      |            |             |
|                 clk |BUFGCTRL_X0Y22| No   |   66 |  0.471     |  2.263      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/ep/pcie_ |              |      |      |            |             |
| ep0/REFCLK_OUT_bufg | BUFGCTRL_X0Y0| No   |    7 |  0.010     |  1.515      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/ep/pcie_ |              |      |      |            |             |
|ep0/pcie_blk/gt_usrc |              |      |      |            |             |
|                  lk |BUFGCTRL_X0Y21| No   |   16 |  0.385     |  2.261      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/ep/pcie_ |              |      |      |            |             |
|ep0/pcie_blk/SIO/.pc |              |      |      |            |             |
|ie_gt_wrapper_i/icdr |              |      |      |            |             |
|            reset<0> |         Local|      |    1 |  0.000     |  0.621      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

WARNING:Timing:3223 - Timing constraint PATH "TS_CLK_TIG_5_path" TIG; ignored 
   during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clock | SETUP       |     0.307ns|     7.693ns|       0|           0
  ing_i_clkout1 = PERIOD TIMEGRP         "d | HOLD        |     0.001ns|            |       0|           0
  ma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_ | MINPERIOD   |     0.000ns|     8.000ns|       0|           0
  i_clkout1" TS_MGTCLK * 1.25         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clock | SETUP       |     0.048ns|     3.952ns|       0|           0
  ing_i_clkout0 = PERIOD TIMEGRP         "d | HOLD        |     0.072ns|            |       0|           0
  ma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_ | MINPERIOD   |     0.000ns|     4.000ns|       0|           0
  i_clkout0" TS_MGTCLK * 2.5         HIGH 5 |             |            |            |        |            
  0% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.029ns|     6.221ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.143ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.6 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk156_top = PERIOD TIMEGRP "clk156_to | SETUP       |     0.032ns|     6.368ns|       0|           0
  p" 156.25 MHz HIGH 50% | HOLD        |     0.026ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.097ns|     9.903ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.093ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk156_rec = PERIOD TIMEGRP "clk156_re | SETUP       |     0.125ns|     6.275ns|       0|           0
  c" 156.25 MHz HIGH 50% | HOLD        |     0.136ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Pin to Pin Skew Constraint                | MAXDELAY    |     0.229ns|     0.530ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clock | SETUP       |     1.931ns|     6.069ns|       0|           0
  ing_i_txsync_clkout = PERIOD TIMEGRP      | HOLD        |     0.364ns|            |       0|           0
      "dma_0_dma_0_ep_pcie_ep0_pcie_blk_clo |             |            |            |        |            
  cking_i_txsync_clkout" TS_MGTCLK          |             |            |            |        |            
  * 1.25 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MGTCLK = PERIOD TIMEGRP "MGTCLK" 100 M | SETUP       |     6.465ns|     3.535ns|       0|           0
  Hz HIGH 50% | HOLD        |     0.588ns|            |       0|           0
                                            | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dma_0_dma_0_ep_pcie_ep0_pcie_blk_clock | SETUP       |     6.072ns|     1.928ns|       0|           0
  ing_i_clkout2 = PERIOD TIMEGRP         "d | HOLD        |     0.836ns|            |       0|           0
  ma_0_dma_0_ep_pcie_ep0_pcie_blk_clocking_ | MINPERIOD   |     6.001ns|     1.999ns|       0|           0
  i_clkout2" TS_MGTCLK * 1.25         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac3_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.634ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac2_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.933ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac1_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.789ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac0_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.805ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_CLK_TIG_5_path" TIG              | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_CLK_TIG_4_path" TIG              | SETUP       |         N/A|     8.009ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_CLK_TIG_3_path" TIG              | SETUP       |         N/A|     8.942ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_CLK_TIG_2_path" TIG              | SETUP       |         N/A|    -1.032ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_CLK_TIG_1_path" TIG              | SETUP       |         N/A|     8.976ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_CLK_TIG_0_path" TIG              | MAXDELAY    |         N/A|     4.637ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.983ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.173ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.954ns|            0|            0|            0|      1130440|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.903ns|          N/A|            0|            0|       230168|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      6.250ns|      6.221ns|          N/A|            0|            0|       900272|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_MGTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MGTCLK                      |     10.000ns|      4.000ns|     10.000ns|            0|            0|          298|       181641|
| TS_dma_0_dma_0_ep_pcie_ep0_pci|      4.000ns|      4.000ns|          N/A|            0|            0|        11558|            0|
| e_blk_clocking_i_clkout0      |             |             |             |             |             |             |             |
| TS_dma_0_dma_0_ep_pcie_ep0_pci|      8.000ns|      8.000ns|          N/A|            0|            0|       169309|            0|
| e_blk_clocking_i_clkout1      |             |             |             |             |             |             |             |
| TS_dma_0_dma_0_ep_pcie_ep0_pci|      8.000ns|      1.999ns|          N/A|            0|            0|           28|            0|
| e_blk_clocking_i_clkout2      |             |             |             |             |             |             |             |
| TS_dma_0_dma_0_ep_pcie_ep0_pci|      8.000ns|      6.069ns|          N/A|            0|            0|          746|            0|
| e_blk_clocking_i_txsync_clkout|             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 5 mins 22 secs 
Total CPU time to PAR completion (all processors): 6 mins 57 secs 

Peak Memory Usage:  2459 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 100 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
ERROR: ld.so: object '/cad_64/xilinx/ise13.4/ISE_DS/ISE/' from LD_PRELOAD cannot be preloaded: ignored.
ERROR: ld.so: object '/cad_64/xilinx/ise13.4/ISE_DS/EDK/lib/lin64/libXst_Core.so' from LD_PRELOAD cannot be preloaded: ignored.
Running: trce -e 100 -xml system.twx system.ncd system.pcf
ERROR: ld.so: object '/cad_64/xilinx/ise13.4/ISE_DS/ISE/' from LD_PRELOAD cannot be preloaded: ignored.
ERROR: ld.so: object '/cad_64/xilinx/ise13.4/ISE_DS/EDK/lib/lin64/libXst_Core.so' from LD_PRELOAD cannot be preloaded: ignored.
Release 13.4 - Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/cad_64/xilinx/ise13.4/ISE_DS/ISE/:/cad_64/xilinx/ise13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
WARNING:Timing:3223 - Timing constraint PATH "TS_CLK_TIG_5_path" TIG; ignored
   during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/cad_64/xilinx/ise13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce_real -e 100 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vtx240t,-2 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report, limited to 100 items per constraint
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 1550476 paths, 0 nets, and 247965 connections

Design statistics:
   Minimum period:   9.903ns (Maximum frequency: 100.979MHz)


Analysis completed Thu Jan  3 23:16:45 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 4
Total time: 1 mins 36 secs 


xflow done!
touch __xps/system_routed
xilperl /cad_64/xilinx/ise13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 13.4 - Bitgen O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</cad_64/xilinx/ise13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</cad_64/xilinx/ise13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/cad_64/xilinx/ise13.4/ISE_DS/ISE/:/cad_64/xilinx/ise13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2
Opened constraints file system.pcf.

Thu Jan  3 23:17:13 2013


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3' at 'RAMB36_X1Y35' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2' at 'RAMB36_X1Y36' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1' at 'RAMB36_X1Y34' location successfully updated with design data.


INFO:(null):100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0' at 'RAMB36_X1Y33' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:1842 - One or more GTXs are being used in this design.
   Evaluate the SelectIO-To-GTX Crosstalk section of the Virtex-5 RocketIO GTX
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTX performance. 
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset<0> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp1116.PULL is set but the tri state is not configured. 
DRC detected 0 errors and 5 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@ee-matlab.stanford.edu:7193@cadlic0.stanford.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vtx240t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/etc/system.filters
Done writing Tab View settings to:
	/home/gengyl08/workSpace/NetFPGA-10G-live/contrib-projects/encap_decap/hw/etc/system.gui
