// Seed: 2278558172
module module_0;
  logic id_1, id_2;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd35
) (
    input  tri1 _id_0,
    output wire id_1,
    input  wand id_2
);
  parameter id_4 = (-1 + ~1 < {1, 1}) & 1;
  module_0 modCall_1 ();
  wire id_5;
  logic [1 : id_0] id_6;
  ;
  parameter id_7 = 1'b0;
endmodule
module module_2 #(
    parameter id_0 = 32'd84,
    parameter id_6 = 32'd40
) (
    output wor _id_0,
    input wire id_1,
    input tri0 id_2,
    output wand id_3,
    input wor id_4,
    output supply0 id_5,
    input wor _id_6,
    input wor id_7,
    output supply0 id_8,
    output tri1 id_9
);
  module_0 modCall_1 ();
  parameter id_11 = 1;
  logic [id_0  +  id_6 : 1 'b0] id_12;
  logic [1 : id_0] id_13;
  assign (strong1, strong0) id_0 = id_6;
  assign id_3 = -1;
endmodule
